{
    "type": "Root",
    "cxx_class": "Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "System",
        "name": "system",
        "path": "system",
        "byte_order": "little",
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "kvm_vm": null,
        "m5ops_base": 4294901760,
        "mem_mode": "atomic",
        "mem_ranges": [
            "0:17179869184"
        ],
        "memories": [
            "system.mem_ctrls.dram"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [
            {
                "type": "RedirectPath",
                "cxx_class": "RedirectPath",
                "name": "redirect_paths0",
                "path": "system.redirect_paths0",
                "app_path": "/proc",
                "eventq_index": 0,
                "host_paths": [
                    "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/fs/proc"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "RedirectPath",
                "name": "redirect_paths1",
                "path": "system.redirect_paths1",
                "app_path": "/sys",
                "eventq_index": 0,
                "host_paths": [
                    "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/fs/sys"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "RedirectPath",
                "name": "redirect_paths2",
                "path": "system.redirect_paths2",
                "app_path": "/tmp",
                "eventq_index": 0,
                "host_paths": [
                    "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/fs/tmp"
                ]
            },
            {
                "type": "RedirectPath",
                "cxx_class": "RedirectPath",
                "name": "redirect_paths3",
                "path": "system.redirect_paths3",
                "app_path": "/lib64",
                "eventq_index": 0,
                "host_paths": [
                    "/home/utils/gcc-6.2.0/lib64"
                ]
            }
        ],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": null,
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                333
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.voltage_domain"
        },
        "cpu": [
            {
                "type": "AtomicSimpleCPU",
                "cxx_class": "AtomicSimpleCPU",
                "name": "cpu0",
                "path": "system.cpu0",
                "branchPred": null,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "cpu_id": 0,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "dtb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "dtb",
                    "path": "system.cpu0.dtb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.cpu0.dtb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu0.dtb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.cpu0.mmucache.mmubus.cpu_side_ports[1]",
                            "is_source": "True"
                        }
                    }
                },
                "eventq_index": 0,
                "function_trace": false,
                "function_trace_start": 0,
                "interrupts": [
                    {
                        "type": "X86LocalApic",
                        "cxx_class": "X86ISA::Interrupts",
                        "name": "interrupts",
                        "path": "system.cpu0.interrupts",
                        "clk_domain": {
                            "type": "DerivedClockDomain",
                            "cxx_class": "DerivedClockDomain",
                            "name": "clk_domain",
                            "path": "system.cpu0.interrupts.clk_domain",
                            "clk_divider": 16,
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0
                        },
                        "eventq_index": 0,
                        "int_latency": 1000,
                        "pio_latency": 100000,
                        "system": "system",
                        "int_requestor": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.membus.cpu_side_ports[2]",
                            "is_source": "True"
                        },
                        "int_responder": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.membus.mem_side_ports[1]",
                            "is_source": "False"
                        },
                        "pio": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.membus.mem_side_ports[0]",
                            "is_source": "False"
                        }
                    }
                ],
                "isa": [
                    {
                        "type": "X86ISA",
                        "cxx_class": "X86ISA::ISA",
                        "name": "isa",
                        "path": "system.cpu0.isa",
                        "eventq_index": 0
                    }
                ],
                "itb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "itb",
                    "path": "system.cpu0.itb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.cpu0.itb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu0.itb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.cpu0.mmucache.mmubus.cpu_side_ports[0]",
                            "is_source": "True"
                        }
                    }
                },
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 250000000,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.cpu0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 3333333333,
                "pwr_gating_latency": 300,
                "simpoint_start_insts": [],
                "simulate_data_stalls": false,
                "simulate_inst_stalls": false,
                "socket_id": 0,
                "switched_out": false,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "Trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.cpu0.tracer",
                    "eventq_index": 0
                },
                "wait_for_remote_gdb": false,
                "width": 1,
                "workload": [
                    {
                        "type": "Process",
                        "cxx_class": "Process",
                        "name": "workload",
                        "path": "system.cpu0.workload",
                        "cmd": [
                            "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/lbm_r_base.gem5_se-m64",
                            "3000",
                            "reference.dat",
                            "0",
                            "0",
                            "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/100_100_130_ldc.of"
                        ],
                        "cwd": "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/",
                        "drivers": [],
                        "egid": 100,
                        "env": [],
                        "errout": "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/lbm.err_0",
                        "euid": 100,
                        "eventq_index": 0,
                        "executable": "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/lbm_r_base.gem5_se-m64",
                        "gid": 100,
                        "input": "cin",
                        "kvmInSE": false,
                        "maxStackSize": 67108864,
                        "output": "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/lbm.out_0",
                        "pgid": 100,
                        "pid": 100,
                        "ppid": 0,
                        "release": "5.1.0",
                        "simpoint": 0,
                        "system": "system",
                        "uid": 100,
                        "useArchPT": false
                    }
                ],
                "dcache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "dcache",
                    "path": "system.cpu0.dcache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu0.dcache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu0.dcache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu0.dcache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu0.dcache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu0.dcache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu0.dcache.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu0.dcache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu0.l2bus.cpu_side_ports[1]",
                        "is_source": "True"
                    }
                },
                "icache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "icache",
                    "path": "system.cpu0.icache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu0.icache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu0.icache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu0.icache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu0.icache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu0.icache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu0.icache.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu0.icache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu0.l2bus.cpu_side_ports[0]",
                        "is_source": "True"
                    }
                },
                "l2bus": {
                    "type": "CoherentXBar",
                    "cxx_class": "CoherentXBar",
                    "name": "l2bus",
                    "path": "system.cpu0.l2bus",
                    "clk_domain": "system.cpu_clk_domain",
                    "eventq_index": 0,
                    "forward_latency": 0,
                    "frontend_latency": 1,
                    "header_latency": 1,
                    "max_outstanding_snoops": 512,
                    "max_routing_table_size": 512,
                    "point_of_coherency": false,
                    "point_of_unification": true,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu0.l2bus.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "response_latency": 1,
                    "snoop_filter": {
                        "type": "SnoopFilter",
                        "cxx_class": "SnoopFilter",
                        "name": "snoop_filter",
                        "path": "system.cpu0.l2bus.snoop_filter",
                        "eventq_index": 0,
                        "lookup_latency": 0,
                        "max_capacity": 8388608,
                        "system": "system"
                    },
                    "snoop_response_latency": 1,
                    "system": "system",
                    "use_default_range": false,
                    "width": 32,
                    "cpu_side_ports": {
                        "role": "GEM5 RESPONDER",
                        "peer": [
                            "system.cpu0.icache.mem_side",
                            "system.cpu0.dcache.mem_side",
                            "system.cpu0.mmucache.mem_side"
                        ],
                        "is_source": "False"
                    },
                    "mem_side_ports": {
                        "role": "GEM5 REQUESTOR",
                        "peer": [
                            "system.cpu0.l2cache.cpu_side"
                        ],
                        "is_source": "True"
                    }
                },
                "l2cache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "l2cache",
                    "path": "system.cpu0.l2cache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 16,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 10,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 20,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu0.l2cache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu0.l2cache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 262144,
                    "system": "system",
                    "tag_latency": 10,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu0.l2cache.tags",
                        "assoc": 16,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu0.l2cache.tags.indexing_policy",
                            "assoc": 16,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 262144
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu0.l2cache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu0.l2cache.replacement_policy",
                        "sequential_access": false,
                        "size": 262144,
                        "system": "system",
                        "tag_latency": 10,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu0.l2bus.mem_side_ports[0]",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.l3bus.cpu_side_ports[0]",
                        "is_source": "True"
                    }
                },
                "mmucache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "mmucache",
                    "path": "system.cpu0.mmucache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 4,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 20,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu0.mmucache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu0.mmucache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 8192,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu0.mmucache.tags",
                        "assoc": 4,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu0.mmucache.tags.indexing_policy",
                            "assoc": 4,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 8192
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu0.mmucache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu0.mmucache.replacement_policy",
                        "sequential_access": false,
                        "size": 8192,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "mmubus": {
                        "type": "CoherentXBar",
                        "cxx_class": "CoherentXBar",
                        "name": "mmubus",
                        "path": "system.cpu0.mmucache.mmubus",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "forward_latency": 0,
                        "frontend_latency": 1,
                        "header_latency": 1,
                        "max_outstanding_snoops": 512,
                        "max_routing_table_size": 512,
                        "point_of_coherency": false,
                        "point_of_unification": true,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu0.mmucache.mmubus.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "response_latency": 1,
                        "snoop_filter": {
                            "type": "SnoopFilter",
                            "cxx_class": "SnoopFilter",
                            "name": "snoop_filter",
                            "path": "system.cpu0.mmucache.mmubus.snoop_filter",
                            "eventq_index": 0,
                            "lookup_latency": 0,
                            "max_capacity": 8388608,
                            "system": "system"
                        },
                        "snoop_response_latency": 1,
                        "system": "system",
                        "use_default_range": false,
                        "width": 32,
                        "cpu_side_ports": {
                            "role": "GEM5 RESPONDER",
                            "peer": [
                                "system.cpu0.itb.walker.port",
                                "system.cpu0.dtb.walker.port"
                            ],
                            "is_source": "False"
                        },
                        "mem_side_ports": {
                            "role": "GEM5 REQUESTOR",
                            "peer": [
                                "system.cpu0.mmucache.cpu_side"
                            ],
                            "is_source": "True"
                        }
                    },
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu0.mmucache.mmubus.mem_side_ports[0]",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu0.l2bus.cpu_side_ports[2]",
                        "is_source": "True"
                    }
                },
                "dcache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu0.dcache.cpu_side",
                    "is_source": "True"
                },
                "icache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu0.icache.cpu_side",
                    "is_source": "True"
                }
            },
            {
                "type": "AtomicSimpleCPU",
                "cxx_class": "AtomicSimpleCPU",
                "name": "cpu1",
                "path": "system.cpu1",
                "branchPred": null,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "cpu_id": 1,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "dtb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "dtb",
                    "path": "system.cpu1.dtb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.cpu1.dtb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu1.dtb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.cpu1.mmucache.mmubus.cpu_side_ports[1]",
                            "is_source": "True"
                        }
                    }
                },
                "eventq_index": 0,
                "function_trace": false,
                "function_trace_start": 0,
                "interrupts": [
                    {
                        "type": "X86LocalApic",
                        "cxx_class": "X86ISA::Interrupts",
                        "name": "interrupts",
                        "path": "system.cpu1.interrupts",
                        "clk_domain": {
                            "type": "DerivedClockDomain",
                            "cxx_class": "DerivedClockDomain",
                            "name": "clk_domain",
                            "path": "system.cpu1.interrupts.clk_domain",
                            "clk_divider": 16,
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0
                        },
                        "eventq_index": 0,
                        "int_latency": 1000,
                        "pio_latency": 100000,
                        "system": "system",
                        "int_requestor": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.membus.cpu_side_ports[3]",
                            "is_source": "True"
                        },
                        "int_responder": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.membus.mem_side_ports[3]",
                            "is_source": "False"
                        },
                        "pio": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.membus.mem_side_ports[2]",
                            "is_source": "False"
                        }
                    }
                ],
                "isa": [
                    {
                        "type": "X86ISA",
                        "cxx_class": "X86ISA::ISA",
                        "name": "isa",
                        "path": "system.cpu1.isa",
                        "eventq_index": 0
                    }
                ],
                "itb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "itb",
                    "path": "system.cpu1.itb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.cpu1.itb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu1.itb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.cpu1.mmucache.mmubus.cpu_side_ports[0]",
                            "is_source": "True"
                        }
                    }
                },
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 250000000,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.cpu1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 3333333333,
                "pwr_gating_latency": 300,
                "simpoint_start_insts": [],
                "simulate_data_stalls": false,
                "simulate_inst_stalls": false,
                "socket_id": 0,
                "switched_out": false,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "Trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.cpu1.tracer",
                    "eventq_index": 0
                },
                "wait_for_remote_gdb": false,
                "width": 1,
                "workload": [
                    {
                        "type": "Process",
                        "cxx_class": "Process",
                        "name": "workload",
                        "path": "system.cpu1.workload",
                        "cmd": [
                            "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/lbm_r_base.gem5_se-m64",
                            "3000",
                            "reference.dat",
                            "0",
                            "0",
                            "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/100_100_130_ldc.of"
                        ],
                        "cwd": "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/",
                        "drivers": [],
                        "egid": 100,
                        "env": [],
                        "errout": "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/lbm.err_1",
                        "euid": 100,
                        "eventq_index": 0,
                        "executable": "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/lbm_r_base.gem5_se-m64",
                        "gid": 100,
                        "input": "cin",
                        "kvmInSE": false,
                        "maxStackSize": 67108864,
                        "output": "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/lbm.out_1",
                        "pgid": 100,
                        "pid": 101,
                        "ppid": 0,
                        "release": "5.1.0",
                        "simpoint": 0,
                        "system": "system",
                        "uid": 100,
                        "useArchPT": false
                    }
                ],
                "dcache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "dcache",
                    "path": "system.cpu1.dcache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu1.dcache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu1.dcache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu1.dcache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu1.dcache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu1.dcache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu1.dcache.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu1.dcache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu1.l2bus.cpu_side_ports[1]",
                        "is_source": "True"
                    }
                },
                "icache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "icache",
                    "path": "system.cpu1.icache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu1.icache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu1.icache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu1.icache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu1.icache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu1.icache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu1.icache.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu1.icache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu1.l2bus.cpu_side_ports[0]",
                        "is_source": "True"
                    }
                },
                "l2bus": {
                    "type": "CoherentXBar",
                    "cxx_class": "CoherentXBar",
                    "name": "l2bus",
                    "path": "system.cpu1.l2bus",
                    "clk_domain": "system.cpu_clk_domain",
                    "eventq_index": 0,
                    "forward_latency": 0,
                    "frontend_latency": 1,
                    "header_latency": 1,
                    "max_outstanding_snoops": 512,
                    "max_routing_table_size": 512,
                    "point_of_coherency": false,
                    "point_of_unification": true,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu1.l2bus.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "response_latency": 1,
                    "snoop_filter": {
                        "type": "SnoopFilter",
                        "cxx_class": "SnoopFilter",
                        "name": "snoop_filter",
                        "path": "system.cpu1.l2bus.snoop_filter",
                        "eventq_index": 0,
                        "lookup_latency": 0,
                        "max_capacity": 8388608,
                        "system": "system"
                    },
                    "snoop_response_latency": 1,
                    "system": "system",
                    "use_default_range": false,
                    "width": 32,
                    "cpu_side_ports": {
                        "role": "GEM5 RESPONDER",
                        "peer": [
                            "system.cpu1.icache.mem_side",
                            "system.cpu1.dcache.mem_side",
                            "system.cpu1.mmucache.mem_side"
                        ],
                        "is_source": "False"
                    },
                    "mem_side_ports": {
                        "role": "GEM5 REQUESTOR",
                        "peer": [
                            "system.cpu1.l2cache.cpu_side"
                        ],
                        "is_source": "True"
                    }
                },
                "l2cache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "l2cache",
                    "path": "system.cpu1.l2cache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 16,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 10,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 20,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu1.l2cache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu1.l2cache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 262144,
                    "system": "system",
                    "tag_latency": 10,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu1.l2cache.tags",
                        "assoc": 16,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu1.l2cache.tags.indexing_policy",
                            "assoc": 16,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 262144
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu1.l2cache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu1.l2cache.replacement_policy",
                        "sequential_access": false,
                        "size": 262144,
                        "system": "system",
                        "tag_latency": 10,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu1.l2bus.mem_side_ports[0]",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.l3bus.cpu_side_ports[1]",
                        "is_source": "True"
                    }
                },
                "mmucache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "mmucache",
                    "path": "system.cpu1.mmucache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 4,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 20,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu1.mmucache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu1.mmucache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 8192,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu1.mmucache.tags",
                        "assoc": 4,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu1.mmucache.tags.indexing_policy",
                            "assoc": 4,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 8192
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu1.mmucache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu1.mmucache.replacement_policy",
                        "sequential_access": false,
                        "size": 8192,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "mmubus": {
                        "type": "CoherentXBar",
                        "cxx_class": "CoherentXBar",
                        "name": "mmubus",
                        "path": "system.cpu1.mmucache.mmubus",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "forward_latency": 0,
                        "frontend_latency": 1,
                        "header_latency": 1,
                        "max_outstanding_snoops": 512,
                        "max_routing_table_size": 512,
                        "point_of_coherency": false,
                        "point_of_unification": true,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu1.mmucache.mmubus.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "response_latency": 1,
                        "snoop_filter": {
                            "type": "SnoopFilter",
                            "cxx_class": "SnoopFilter",
                            "name": "snoop_filter",
                            "path": "system.cpu1.mmucache.mmubus.snoop_filter",
                            "eventq_index": 0,
                            "lookup_latency": 0,
                            "max_capacity": 8388608,
                            "system": "system"
                        },
                        "snoop_response_latency": 1,
                        "system": "system",
                        "use_default_range": false,
                        "width": 32,
                        "cpu_side_ports": {
                            "role": "GEM5 RESPONDER",
                            "peer": [
                                "system.cpu1.itb.walker.port",
                                "system.cpu1.dtb.walker.port"
                            ],
                            "is_source": "False"
                        },
                        "mem_side_ports": {
                            "role": "GEM5 REQUESTOR",
                            "peer": [
                                "system.cpu1.mmucache.cpu_side"
                            ],
                            "is_source": "True"
                        }
                    },
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu1.mmucache.mmubus.mem_side_ports[0]",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu1.l2bus.cpu_side_ports[2]",
                        "is_source": "True"
                    }
                },
                "dcache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu1.dcache.cpu_side",
                    "is_source": "True"
                },
                "icache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu1.icache.cpu_side",
                    "is_source": "True"
                }
            },
            {
                "type": "AtomicSimpleCPU",
                "cxx_class": "AtomicSimpleCPU",
                "name": "cpu2",
                "path": "system.cpu2",
                "branchPred": null,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "cpu_id": 2,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "dtb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "dtb",
                    "path": "system.cpu2.dtb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.cpu2.dtb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu2.dtb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.cpu2.mmucache.mmubus.cpu_side_ports[1]",
                            "is_source": "True"
                        }
                    }
                },
                "eventq_index": 0,
                "function_trace": false,
                "function_trace_start": 0,
                "interrupts": [
                    {
                        "type": "X86LocalApic",
                        "cxx_class": "X86ISA::Interrupts",
                        "name": "interrupts",
                        "path": "system.cpu2.interrupts",
                        "clk_domain": {
                            "type": "DerivedClockDomain",
                            "cxx_class": "DerivedClockDomain",
                            "name": "clk_domain",
                            "path": "system.cpu2.interrupts.clk_domain",
                            "clk_divider": 16,
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0
                        },
                        "eventq_index": 0,
                        "int_latency": 1000,
                        "pio_latency": 100000,
                        "system": "system",
                        "int_requestor": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.membus.cpu_side_ports[4]",
                            "is_source": "True"
                        },
                        "int_responder": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.membus.mem_side_ports[5]",
                            "is_source": "False"
                        },
                        "pio": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.membus.mem_side_ports[4]",
                            "is_source": "False"
                        }
                    }
                ],
                "isa": [
                    {
                        "type": "X86ISA",
                        "cxx_class": "X86ISA::ISA",
                        "name": "isa",
                        "path": "system.cpu2.isa",
                        "eventq_index": 0
                    }
                ],
                "itb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "itb",
                    "path": "system.cpu2.itb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.cpu2.itb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu2.itb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.cpu2.mmucache.mmubus.cpu_side_ports[0]",
                            "is_source": "True"
                        }
                    }
                },
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 250000000,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.cpu2.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 3333333333,
                "pwr_gating_latency": 300,
                "simpoint_start_insts": [],
                "simulate_data_stalls": false,
                "simulate_inst_stalls": false,
                "socket_id": 0,
                "switched_out": false,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "Trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.cpu2.tracer",
                    "eventq_index": 0
                },
                "wait_for_remote_gdb": false,
                "width": 1,
                "workload": [
                    {
                        "type": "Process",
                        "cxx_class": "Process",
                        "name": "workload",
                        "path": "system.cpu2.workload",
                        "cmd": [
                            "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/lbm_r_base.gem5_se-m64",
                            "3000",
                            "reference.dat",
                            "0",
                            "0",
                            "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/100_100_130_ldc.of"
                        ],
                        "cwd": "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/",
                        "drivers": [],
                        "egid": 100,
                        "env": [],
                        "errout": "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/lbm.err_2",
                        "euid": 100,
                        "eventq_index": 0,
                        "executable": "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/lbm_r_base.gem5_se-m64",
                        "gid": 100,
                        "input": "cin",
                        "kvmInSE": false,
                        "maxStackSize": 67108864,
                        "output": "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/lbm.out_2",
                        "pgid": 100,
                        "pid": 102,
                        "ppid": 0,
                        "release": "5.1.0",
                        "simpoint": 0,
                        "system": "system",
                        "uid": 100,
                        "useArchPT": false
                    }
                ],
                "dcache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "dcache",
                    "path": "system.cpu2.dcache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu2.dcache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu2.dcache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu2.dcache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu2.dcache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu2.dcache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu2.dcache.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu2.dcache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu2.l2bus.cpu_side_ports[1]",
                        "is_source": "True"
                    }
                },
                "icache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "icache",
                    "path": "system.cpu2.icache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu2.icache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu2.icache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu2.icache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu2.icache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu2.icache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu2.icache.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu2.icache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu2.l2bus.cpu_side_ports[0]",
                        "is_source": "True"
                    }
                },
                "l2bus": {
                    "type": "CoherentXBar",
                    "cxx_class": "CoherentXBar",
                    "name": "l2bus",
                    "path": "system.cpu2.l2bus",
                    "clk_domain": "system.cpu_clk_domain",
                    "eventq_index": 0,
                    "forward_latency": 0,
                    "frontend_latency": 1,
                    "header_latency": 1,
                    "max_outstanding_snoops": 512,
                    "max_routing_table_size": 512,
                    "point_of_coherency": false,
                    "point_of_unification": true,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu2.l2bus.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "response_latency": 1,
                    "snoop_filter": {
                        "type": "SnoopFilter",
                        "cxx_class": "SnoopFilter",
                        "name": "snoop_filter",
                        "path": "system.cpu2.l2bus.snoop_filter",
                        "eventq_index": 0,
                        "lookup_latency": 0,
                        "max_capacity": 8388608,
                        "system": "system"
                    },
                    "snoop_response_latency": 1,
                    "system": "system",
                    "use_default_range": false,
                    "width": 32,
                    "cpu_side_ports": {
                        "role": "GEM5 RESPONDER",
                        "peer": [
                            "system.cpu2.icache.mem_side",
                            "system.cpu2.dcache.mem_side",
                            "system.cpu2.mmucache.mem_side"
                        ],
                        "is_source": "False"
                    },
                    "mem_side_ports": {
                        "role": "GEM5 REQUESTOR",
                        "peer": [
                            "system.cpu2.l2cache.cpu_side"
                        ],
                        "is_source": "True"
                    }
                },
                "l2cache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "l2cache",
                    "path": "system.cpu2.l2cache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 16,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 10,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 20,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu2.l2cache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu2.l2cache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 262144,
                    "system": "system",
                    "tag_latency": 10,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu2.l2cache.tags",
                        "assoc": 16,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu2.l2cache.tags.indexing_policy",
                            "assoc": 16,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 262144
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu2.l2cache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu2.l2cache.replacement_policy",
                        "sequential_access": false,
                        "size": 262144,
                        "system": "system",
                        "tag_latency": 10,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu2.l2bus.mem_side_ports[0]",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.l3bus.cpu_side_ports[2]",
                        "is_source": "True"
                    }
                },
                "mmucache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "mmucache",
                    "path": "system.cpu2.mmucache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 4,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 20,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu2.mmucache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu2.mmucache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 8192,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu2.mmucache.tags",
                        "assoc": 4,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu2.mmucache.tags.indexing_policy",
                            "assoc": 4,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 8192
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu2.mmucache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu2.mmucache.replacement_policy",
                        "sequential_access": false,
                        "size": 8192,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "mmubus": {
                        "type": "CoherentXBar",
                        "cxx_class": "CoherentXBar",
                        "name": "mmubus",
                        "path": "system.cpu2.mmucache.mmubus",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "forward_latency": 0,
                        "frontend_latency": 1,
                        "header_latency": 1,
                        "max_outstanding_snoops": 512,
                        "max_routing_table_size": 512,
                        "point_of_coherency": false,
                        "point_of_unification": true,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu2.mmucache.mmubus.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "response_latency": 1,
                        "snoop_filter": {
                            "type": "SnoopFilter",
                            "cxx_class": "SnoopFilter",
                            "name": "snoop_filter",
                            "path": "system.cpu2.mmucache.mmubus.snoop_filter",
                            "eventq_index": 0,
                            "lookup_latency": 0,
                            "max_capacity": 8388608,
                            "system": "system"
                        },
                        "snoop_response_latency": 1,
                        "system": "system",
                        "use_default_range": false,
                        "width": 32,
                        "cpu_side_ports": {
                            "role": "GEM5 RESPONDER",
                            "peer": [
                                "system.cpu2.itb.walker.port",
                                "system.cpu2.dtb.walker.port"
                            ],
                            "is_source": "False"
                        },
                        "mem_side_ports": {
                            "role": "GEM5 REQUESTOR",
                            "peer": [
                                "system.cpu2.mmucache.cpu_side"
                            ],
                            "is_source": "True"
                        }
                    },
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu2.mmucache.mmubus.mem_side_ports[0]",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu2.l2bus.cpu_side_ports[2]",
                        "is_source": "True"
                    }
                },
                "dcache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu2.dcache.cpu_side",
                    "is_source": "True"
                },
                "icache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu2.icache.cpu_side",
                    "is_source": "True"
                }
            },
            {
                "type": "AtomicSimpleCPU",
                "cxx_class": "AtomicSimpleCPU",
                "name": "cpu3",
                "path": "system.cpu3",
                "branchPred": null,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "cpu_id": 3,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "dtb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "dtb",
                    "path": "system.cpu3.dtb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.cpu3.dtb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu3.dtb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.cpu3.mmucache.mmubus.cpu_side_ports[1]",
                            "is_source": "True"
                        }
                    }
                },
                "eventq_index": 0,
                "function_trace": false,
                "function_trace_start": 0,
                "interrupts": [
                    {
                        "type": "X86LocalApic",
                        "cxx_class": "X86ISA::Interrupts",
                        "name": "interrupts",
                        "path": "system.cpu3.interrupts",
                        "clk_domain": {
                            "type": "DerivedClockDomain",
                            "cxx_class": "DerivedClockDomain",
                            "name": "clk_domain",
                            "path": "system.cpu3.interrupts.clk_domain",
                            "clk_divider": 16,
                            "clk_domain": "system.cpu_clk_domain",
                            "eventq_index": 0
                        },
                        "eventq_index": 0,
                        "int_latency": 1000,
                        "pio_latency": 100000,
                        "system": "system",
                        "int_requestor": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.membus.cpu_side_ports[5]",
                            "is_source": "True"
                        },
                        "int_responder": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.membus.mem_side_ports[7]",
                            "is_source": "False"
                        },
                        "pio": {
                            "role": "GEM5 RESPONDER",
                            "peer": "system.membus.mem_side_ports[6]",
                            "is_source": "False"
                        }
                    }
                ],
                "isa": [
                    {
                        "type": "X86ISA",
                        "cxx_class": "X86ISA::ISA",
                        "name": "isa",
                        "path": "system.cpu3.isa",
                        "eventq_index": 0
                    }
                ],
                "itb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "itb",
                    "path": "system.cpu3.itb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.cpu3.itb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu3.itb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system",
                        "port": {
                            "role": "GEM5 REQUESTOR",
                            "peer": "system.cpu3.mmucache.mmubus.cpu_side_ports[0]",
                            "is_source": "True"
                        }
                    }
                },
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 250000000,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.cpu3.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 3333333333,
                "pwr_gating_latency": 300,
                "simpoint_start_insts": [],
                "simulate_data_stalls": false,
                "simulate_inst_stalls": false,
                "socket_id": 0,
                "switched_out": false,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "Trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.cpu3.tracer",
                    "eventq_index": 0
                },
                "wait_for_remote_gdb": false,
                "width": 1,
                "workload": [
                    {
                        "type": "Process",
                        "cxx_class": "Process",
                        "name": "workload",
                        "path": "system.cpu3.workload",
                        "cmd": [
                            "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/lbm_r_base.gem5_se-m64",
                            "3000",
                            "reference.dat",
                            "0",
                            "0",
                            "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/100_100_130_ldc.of"
                        ],
                        "cwd": "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/",
                        "drivers": [],
                        "egid": 100,
                        "env": [],
                        "errout": "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/lbm.err_3",
                        "euid": 100,
                        "eventq_index": 0,
                        "executable": "/opt/spec2017/benchspec/CPU/519.lbm_r/run/run_base_refrate_gem5_se-m64.0000/lbm_r_base.gem5_se-m64",
                        "gid": 100,
                        "input": "cin",
                        "kvmInSE": false,
                        "maxStackSize": 67108864,
                        "output": "/home/user/PrIDE/performance/gem5/stats/pride_multiprogram_16GBmem_250Mn.SPEC2017.C4/RFM2.BR2.4C/lbm/lbm.out_3",
                        "pgid": 100,
                        "pid": 103,
                        "ppid": 0,
                        "release": "5.1.0",
                        "simpoint": 0,
                        "system": "system",
                        "uid": 100,
                        "useArchPT": false
                    }
                ],
                "dcache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "dcache",
                    "path": "system.cpu3.dcache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu3.dcache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu3.dcache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu3.dcache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu3.dcache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu3.dcache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu3.dcache.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu3.dcache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu3.l2bus.cpu_side_ports[1]",
                        "is_source": "True"
                    }
                },
                "icache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "icache",
                    "path": "system.cpu3.icache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 8,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 16,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu3.icache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu3.icache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 32768,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu3.icache.tags",
                        "assoc": 8,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu3.icache.tags.indexing_policy",
                            "assoc": 8,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 32768
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu3.icache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu3.icache.replacement_policy",
                        "sequential_access": false,
                        "size": 32768,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 20,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu3.icache_port",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu3.l2bus.cpu_side_ports[0]",
                        "is_source": "True"
                    }
                },
                "l2bus": {
                    "type": "CoherentXBar",
                    "cxx_class": "CoherentXBar",
                    "name": "l2bus",
                    "path": "system.cpu3.l2bus",
                    "clk_domain": "system.cpu_clk_domain",
                    "eventq_index": 0,
                    "forward_latency": 0,
                    "frontend_latency": 1,
                    "header_latency": 1,
                    "max_outstanding_snoops": 512,
                    "max_routing_table_size": 512,
                    "point_of_coherency": false,
                    "point_of_unification": true,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu3.l2bus.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "response_latency": 1,
                    "snoop_filter": {
                        "type": "SnoopFilter",
                        "cxx_class": "SnoopFilter",
                        "name": "snoop_filter",
                        "path": "system.cpu3.l2bus.snoop_filter",
                        "eventq_index": 0,
                        "lookup_latency": 0,
                        "max_capacity": 8388608,
                        "system": "system"
                    },
                    "snoop_response_latency": 1,
                    "system": "system",
                    "use_default_range": false,
                    "width": 32,
                    "cpu_side_ports": {
                        "role": "GEM5 RESPONDER",
                        "peer": [
                            "system.cpu3.icache.mem_side",
                            "system.cpu3.dcache.mem_side",
                            "system.cpu3.mmucache.mem_side"
                        ],
                        "is_source": "False"
                    },
                    "mem_side_ports": {
                        "role": "GEM5 REQUESTOR",
                        "peer": [
                            "system.cpu3.l2cache.cpu_side"
                        ],
                        "is_source": "True"
                    }
                },
                "l2cache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "l2cache",
                    "path": "system.cpu3.l2cache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 16,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 10,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 20,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu3.l2cache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu3.l2cache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 262144,
                    "system": "system",
                    "tag_latency": 10,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu3.l2cache.tags",
                        "assoc": 16,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu3.l2cache.tags.indexing_policy",
                            "assoc": 16,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 262144
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu3.l2cache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu3.l2cache.replacement_policy",
                        "sequential_access": false,
                        "size": 262144,
                        "system": "system",
                        "tag_latency": 10,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu3.l2bus.mem_side_ports[0]",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.l3bus.cpu_side_ports[3]",
                        "is_source": "True"
                    }
                },
                "mmucache": {
                    "type": "Cache",
                    "cxx_class": "Cache",
                    "name": "mmucache",
                    "path": "system.cpu3.mmucache",
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ],
                    "assoc": 4,
                    "clk_domain": "system.cpu_clk_domain",
                    "clusivity": "mostly_incl",
                    "compressor": null,
                    "data_latency": 1,
                    "demand_mshr_reserve": 1,
                    "eventq_index": 0,
                    "is_read_only": false,
                    "max_miss_count": 0,
                    "mshrs": 20,
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.cpu3.mmucache.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "prefetch_on_access": false,
                    "prefetcher": null,
                    "replacement_policy": {
                        "type": "LRURP",
                        "cxx_class": "LRURP",
                        "name": "replacement_policy",
                        "path": "system.cpu3.mmucache.replacement_policy",
                        "eventq_index": 0
                    },
                    "response_latency": 1,
                    "sequential_access": false,
                    "size": 8192,
                    "system": "system",
                    "tag_latency": 1,
                    "tags": {
                        "type": "BaseSetAssoc",
                        "cxx_class": "BaseSetAssoc",
                        "name": "tags",
                        "path": "system.cpu3.mmucache.tags",
                        "assoc": 4,
                        "block_size": 64,
                        "clk_domain": "system.cpu_clk_domain",
                        "entry_size": 64,
                        "eventq_index": 0,
                        "indexing_policy": {
                            "type": "SetAssociative",
                            "cxx_class": "SetAssociative",
                            "name": "indexing_policy",
                            "path": "system.cpu3.mmucache.tags.indexing_policy",
                            "assoc": 4,
                            "entry_size": 64,
                            "eventq_index": 0,
                            "size": 8192
                        },
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu3.mmucache.tags.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "replacement_policy": "system.cpu3.mmucache.replacement_policy",
                        "sequential_access": false,
                        "size": 8192,
                        "system": "system",
                        "tag_latency": 1,
                        "warmup_percentage": 0
                    },
                    "tgts_per_mshr": 12,
                    "warmup_percentage": 0,
                    "write_allocator": null,
                    "write_buffers": 8,
                    "writeback_clean": true,
                    "mmubus": {
                        "type": "CoherentXBar",
                        "cxx_class": "CoherentXBar",
                        "name": "mmubus",
                        "path": "system.cpu3.mmucache.mmubus",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "forward_latency": 0,
                        "frontend_latency": 1,
                        "header_latency": 1,
                        "max_outstanding_snoops": 512,
                        "max_routing_table_size": 512,
                        "point_of_coherency": false,
                        "point_of_unification": true,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.cpu3.mmucache.mmubus.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "response_latency": 1,
                        "snoop_filter": {
                            "type": "SnoopFilter",
                            "cxx_class": "SnoopFilter",
                            "name": "snoop_filter",
                            "path": "system.cpu3.mmucache.mmubus.snoop_filter",
                            "eventq_index": 0,
                            "lookup_latency": 0,
                            "max_capacity": 8388608,
                            "system": "system"
                        },
                        "snoop_response_latency": 1,
                        "system": "system",
                        "use_default_range": false,
                        "width": 32,
                        "cpu_side_ports": {
                            "role": "GEM5 RESPONDER",
                            "peer": [
                                "system.cpu3.itb.walker.port",
                                "system.cpu3.dtb.walker.port"
                            ],
                            "is_source": "False"
                        },
                        "mem_side_ports": {
                            "role": "GEM5 REQUESTOR",
                            "peer": [
                                "system.cpu3.mmucache.cpu_side"
                            ],
                            "is_source": "True"
                        }
                    },
                    "cpu_side": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.cpu3.mmucache.mmubus.mem_side_ports[0]",
                        "is_source": "False"
                    },
                    "mem_side": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.cpu3.l2bus.cpu_side_ports[2]",
                        "is_source": "True"
                    }
                },
                "dcache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu3.dcache.cpu_side",
                    "is_source": "True"
                },
                "icache_port": {
                    "role": "GEM5 REQUESTOR",
                    "peer": "system.cpu3.icache.cpu_side",
                    "is_source": "True"
                }
            }
        ],
        "cpu_clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "SrcClockDomain",
            "name": "cpu_clk_domain",
            "path": "system.cpu_clk_domain",
            "clock": [
                333
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": "system.cpu_voltage_domain"
        },
        "cpu_voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "VoltageDomain",
            "name": "cpu_voltage_domain",
            "path": "system.cpu_voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "l3bus": {
            "type": "CoherentXBar",
            "cxx_class": "CoherentXBar",
            "name": "l3bus",
            "path": "system.l3bus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 0,
            "frontend_latency": 1,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": false,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "PowerState",
                "name": "power_state",
                "path": "system.l3bus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 1,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "SnoopFilter",
                "name": "snoop_filter",
                "path": "system.l3bus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 33554432,
                "system": "system"
            },
            "snoop_response_latency": 1,
            "system": "system",
            "use_default_range": false,
            "width": 64,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.cpu0.l2cache.mem_side",
                    "system.cpu1.l2cache.mem_side",
                    "system.cpu2.l2cache.mem_side",
                    "system.cpu3.l2cache.mem_side"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.l3cache.cpu_side"
                ],
                "is_source": "True"
            }
        },
        "l3cache": {
            "type": "Cache",
            "cxx_class": "Cache",
            "name": "l3cache",
            "path": "system.l3cache",
            "addr_ranges": [
                "0:18446744073709551615"
            ],
            "assoc": 16,
            "clk_domain": "system.clk_domain",
            "clusivity": "mostly_excl",
            "compressor": null,
            "data_latency": 40,
            "demand_mshr_reserve": 1,
            "eventq_index": 0,
            "is_read_only": false,
            "max_miss_count": 0,
            "mshrs": 256,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "PowerState",
                "name": "power_state",
                "path": "system.l3cache.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "prefetch_on_access": false,
            "prefetcher": null,
            "replacement_policy": {
                "type": "LRURP",
                "cxx_class": "LRURP",
                "name": "replacement_policy",
                "path": "system.l3cache.replacement_policy",
                "eventq_index": 0
            },
            "response_latency": 20,
            "sequential_access": false,
            "size": 4194304,
            "system": "system",
            "tag_latency": 40,
            "tags": {
                "type": "BaseSetAssoc",
                "cxx_class": "BaseSetAssoc",
                "name": "tags",
                "path": "system.l3cache.tags",
                "assoc": 16,
                "block_size": 64,
                "clk_domain": "system.clk_domain",
                "entry_size": 64,
                "eventq_index": 0,
                "indexing_policy": {
                    "type": "SetAssociative",
                    "cxx_class": "SetAssociative",
                    "name": "indexing_policy",
                    "path": "system.l3cache.tags.indexing_policy",
                    "assoc": 16,
                    "entry_size": 64,
                    "eventq_index": 0,
                    "size": 4194304
                },
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.l3cache.tags.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "replacement_policy": "system.l3cache.replacement_policy",
                "sequential_access": false,
                "size": 4194304,
                "system": "system",
                "tag_latency": 40,
                "warmup_percentage": 0
            },
            "tgts_per_mshr": 12,
            "warmup_percentage": 0,
            "write_allocator": null,
            "write_buffers": 8,
            "writeback_clean": false,
            "cpu_side": {
                "role": "GEM5 RESPONDER",
                "peer": "system.l3bus.mem_side_ports[0]",
                "is_source": "False"
            },
            "mem_side": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.cpu_side_ports[1]",
                "is_source": "True"
            }
        },
        "mem_ctrls": [
            {
                "type": "MemCtrl",
                "cxx_class": "MemCtrl",
                "name": "mem_ctrls",
                "path": "system.mem_ctrls",
                "clk_domain": "system.clk_domain",
                "command_window": 10000,
                "dram": {
                    "type": "DRAMInterface",
                    "cxx_class": "DRAMInterface",
                    "name": "dram",
                    "path": "system.mem_ctrls.dram",
                    "IDD0": 0.043000000000000003,
                    "IDD02": 0.003,
                    "IDD2N": 0.034,
                    "IDD2N2": 0.0,
                    "IDD2P0": 0.0,
                    "IDD2P02": 0.0,
                    "IDD2P1": 0.025,
                    "IDD2P12": 0.0,
                    "IDD3N": 0.038,
                    "IDD3N2": 0.003,
                    "IDD3P0": 0.0,
                    "IDD3P02": 0.0,
                    "IDD3P1": 0.032,
                    "IDD3P12": 0.0,
                    "IDD4R": 0.11,
                    "IDD4R2": 0.0,
                    "IDD4W": 0.10300000000000001,
                    "IDD4W2": 0.0,
                    "IDD5": 0.25,
                    "IDD52": 0.0,
                    "IDD6": 0.03,
                    "IDD62": 0.0,
                    "VDD": 1.2,
                    "VDD2": 2.5,
                    "activation_limit": 4,
                    "addr_mapping": "RoRaBaCoCh",
                    "bank_groups_per_rank": 4,
                    "banks_per_rank": 32,
                    "beats_per_clock": 2,
                    "burst_length": 8,
                    "clk_domain": "system.clk_domain",
                    "conf_table_reported": true,
                    "data_clock_sync": false,
                    "device_bus_width": 4,
                    "device_rowbuffer_size": 512,
                    "device_size": 1073741824,
                    "devices_per_rank": 16,
                    "dll": true,
                    "enable_dram_powerdown": false,
                    "eventq_index": 0,
                    "image_file": "",
                    "in_addr_map": true,
                    "kvm_map": true,
                    "max_accesses_per_row": 16,
                    "null": false,
                    "page_policy": "open_adaptive",
                    "power_model": [],
                    "power_state": {
                        "type": "PowerState",
                        "cxx_class": "PowerState",
                        "name": "power_state",
                        "path": "system.mem_ctrls.dram.power_state",
                        "clk_gate_bins": 20,
                        "clk_gate_max": 1000000000000,
                        "clk_gate_min": 1000,
                        "default_state": "UNDEFINED",
                        "eventq_index": 0,
                        "leaders": [],
                        "possible_states": []
                    },
                    "range": "0:17179869184",
                    "ranks_per_channel": 1,
                    "read_buffer_size": 64,
                    "tAAD": 833,
                    "tBURST": 3332,
                    "tBURST_MAX": 3332,
                    "tBURST_MIN": 3332,
                    "tCCD_L": 5000,
                    "tCCD_L_WR": 5000,
                    "tCK": 833,
                    "tCL": 14160,
                    "tCS": 1666,
                    "tPPD": 0,
                    "tRAS": 32000,
                    "tRCD": 14160,
                    "tREFI": 3900000,
                    "tRFC": 350000,
                    "tRP": 14160,
                    "tRRD": 3332,
                    "tRRD_L": 4900,
                    "tRTP": 7500,
                    "tRTW": 1666,
                    "tWR": 15000,
                    "tWTR": 5000,
                    "tWTR_L": 5000,
                    "tXAW": 13328,
                    "tXP": 6000,
                    "tXPDLL": 0,
                    "tXS": 340000,
                    "tXSDLL": 0,
                    "two_cycle_activate": false,
                    "write_buffer_size": 128
                },
                "eventq_index": 0,
                "mem_sched_policy": "fcfs",
                "min_writes_per_switch": 16,
                "nvm": null,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrls.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "qos_policy": null,
                "qos_priorities": 1,
                "qos_priority_escalation": false,
                "qos_q_policy": "fifo",
                "qos_requestors": [
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    "",
                    ""
                ],
                "qos_syncro_scheduler": false,
                "qos_turnaround_policy": null,
                "rh_actual_threshold": 4800,
                "rh_bh_black_list_threshold": 50,
                "rh_defense": true,
                "rh_detector": "MG",
                "rh_mg_entries": 1700,
                "rh_mitigation": "RFM",
                "rh_rfm_blast_radius": 2,
                "rh_rfm_maxacts_per_trefi": 79,
                "rh_rfm_per_trefi": 2,
                "rh_rit_acc_delay": 1250,
                "rh_rq_cache_sets": 256,
                "rh_rq_drain_threshold": 64,
                "rh_rq_qr_size": 23053,
                "rh_rq_rows_per_btv_bit": 16,
                "rh_rq_virtualize_rit": true,
                "rh_rrs_swap_delay": 2740000,
                "rh_rrs_tuples": 3400,
                "rh_threshold": 800,
                "static_backend_latency": 10000,
                "static_frontend_latency": 10000,
                "system": "system",
                "write_high_thresh_perc": 85,
                "write_low_thresh_perc": 50,
                "port": {
                    "role": "GEM5 RESPONDER",
                    "peer": "system.membus.mem_side_ports[8]",
                    "is_source": "False"
                }
            }
        ],
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 4,
            "system": "system",
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.system_port",
                    "system.l3cache.mem_side",
                    "system.cpu0.interrupts.int_requestor",
                    "system.cpu1.interrupts.int_requestor",
                    "system.cpu2.interrupts.int_requestor",
                    "system.cpu3.interrupts.int_requestor"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.cpu0.interrupts.pio",
                    "system.cpu0.interrupts.int_responder",
                    "system.cpu1.interrupts.pio",
                    "system.cpu1.interrupts.int_responder",
                    "system.cpu2.interrupts.pio",
                    "system.cpu2.interrupts.int_responder",
                    "system.cpu3.interrupts.pio",
                    "system.cpu3.interrupts.int_responder",
                    "system.mem_ctrls.port"
                ],
                "is_source": "True"
            }
        },
        "switch_cpus": [
            {
                "type": "DerivO3CPU",
                "cxx_class": "DerivO3CPU",
                "name": "switch_cpus0",
                "path": "system.switch_cpus0",
                "LFSTSize": 1024,
                "LQEntries": 32,
                "LSQCheckLoads": true,
                "LSQDepCheckShift": 4,
                "SQEntries": 32,
                "SSITSize": 1024,
                "activity": 0,
                "backComSize": 5,
                "branchPred": {
                    "type": "TournamentBP",
                    "cxx_class": "TournamentBP",
                    "name": "branchPred",
                    "path": "system.switch_cpus0.branchPred",
                    "BTBEntries": 4096,
                    "BTBTagSize": 16,
                    "RASSize": 16,
                    "choiceCtrBits": 2,
                    "choicePredictorSize": 8192,
                    "eventq_index": 0,
                    "globalCtrBits": 2,
                    "globalPredictorSize": 8192,
                    "indirectBranchPred": {
                        "type": "SimpleIndirectPredictor",
                        "cxx_class": "SimpleIndirectPredictor",
                        "name": "indirectBranchPred",
                        "path": "system.switch_cpus0.branchPred.indirectBranchPred",
                        "eventq_index": 0,
                        "indirectGHRBits": 13,
                        "indirectHashGHR": true,
                        "indirectHashTargets": true,
                        "indirectPathLength": 3,
                        "indirectSets": 256,
                        "indirectTagSize": 16,
                        "indirectWays": 2,
                        "instShiftAmt": 2,
                        "numThreads": 1
                    },
                    "instShiftAmt": 2,
                    "localCtrBits": 2,
                    "localHistoryTableSize": 2048,
                    "localPredictorSize": 2048,
                    "numThreads": 1
                },
                "cacheLoadPorts": 200,
                "cacheStorePorts": 200,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "commitToDecodeDelay": 1,
                "commitToFetchDelay": 1,
                "commitToIEWDelay": 1,
                "commitToRenameDelay": 1,
                "commitWidth": 8,
                "cpu_id": 0,
                "decodeToFetchDelay": 1,
                "decodeToRenameDelay": 1,
                "decodeWidth": 8,
                "dispatchWidth": 8,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "dtb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "dtb",
                    "path": "system.switch_cpus0.dtb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.switch_cpus0.dtb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus0.dtb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system"
                    }
                },
                "eventq_index": 0,
                "fetchBufferSize": 64,
                "fetchQueueSize": 32,
                "fetchToDecodeDelay": 1,
                "fetchTrapLatency": 1,
                "fetchWidth": 8,
                "forwardComSize": 5,
                "fuPool": {
                    "type": "FUPool",
                    "cxx_class": "FUPool",
                    "name": "fuPool",
                    "path": "system.switch_cpus0.fuPool",
                    "FUList": [
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList0",
                            "path": "system.switch_cpus0.fuPool.FUList0",
                            "count": 6,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus0.fuPool.FUList0.opList",
                                    "eventq_index": 0,
                                    "opClass": "IntAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList1",
                            "path": "system.switch_cpus0.fuPool.FUList1",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus0.fuPool.FUList1.opList0",
                                    "eventq_index": 0,
                                    "opClass": "IntMult",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus0.fuPool.FUList1.opList1",
                                    "eventq_index": 0,
                                    "opClass": "IntDiv",
                                    "opLat": 1,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList2",
                            "path": "system.switch_cpus0.fuPool.FUList2",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus0.fuPool.FUList2.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatAdd",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus0.fuPool.FUList2.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatCmp",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus0.fuPool.FUList2.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatCvt",
                                    "opLat": 2,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList3",
                            "path": "system.switch_cpus0.fuPool.FUList3",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus0.fuPool.FUList3.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatMult",
                                    "opLat": 4,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus0.fuPool.FUList3.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMultAcc",
                                    "opLat": 5,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus0.fuPool.FUList3.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMisc",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList3",
                                    "path": "system.switch_cpus0.fuPool.FUList3.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatDiv",
                                    "opLat": 12,
                                    "pipelined": false
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList4",
                                    "path": "system.switch_cpus0.fuPool.FUList3.opList4",
                                    "eventq_index": 0,
                                    "opClass": "FloatSqrt",
                                    "opLat": 24,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList4",
                            "path": "system.switch_cpus0.fuPool.FUList4",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus0.fuPool.FUList4.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus0.fuPool.FUList4.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList5",
                            "path": "system.switch_cpus0.fuPool.FUList5",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList00",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList00",
                                    "eventq_index": 0,
                                    "opClass": "SimdAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList01",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList01",
                                    "eventq_index": 0,
                                    "opClass": "SimdAddAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList02",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList02",
                                    "eventq_index": 0,
                                    "opClass": "SimdAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList03",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList03",
                                    "eventq_index": 0,
                                    "opClass": "SimdCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList04",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList04",
                                    "eventq_index": 0,
                                    "opClass": "SimdCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList05",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList05",
                                    "eventq_index": 0,
                                    "opClass": "SimdMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList06",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList06",
                                    "eventq_index": 0,
                                    "opClass": "SimdMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList07",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList07",
                                    "eventq_index": 0,
                                    "opClass": "SimdMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList08",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList08",
                                    "eventq_index": 0,
                                    "opClass": "SimdShift",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList09",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList09",
                                    "eventq_index": 0,
                                    "opClass": "SimdShiftAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList10",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList10",
                                    "eventq_index": 0,
                                    "opClass": "SimdDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList11",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList11",
                                    "eventq_index": 0,
                                    "opClass": "SimdSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList12",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList12",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList13",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList13",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList14",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList14",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList15",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList15",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList16",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList16",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList17",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList17",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList18",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList18",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList19",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList19",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList20",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList20",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList21",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList21",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList22",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList22",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList23",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList23",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList24",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList24",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList25",
                                    "path": "system.switch_cpus0.fuPool.FUList5.opList25",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList6",
                            "path": "system.switch_cpus0.fuPool.FUList6",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus0.fuPool.FUList6.opList",
                                    "eventq_index": 0,
                                    "opClass": "SimdPredAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList7",
                            "path": "system.switch_cpus0.fuPool.FUList7",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus0.fuPool.FUList7.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus0.fuPool.FUList7.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList8",
                            "path": "system.switch_cpus0.fuPool.FUList8",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus0.fuPool.FUList8.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus0.fuPool.FUList8.opList1",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus0.fuPool.FUList8.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList3",
                                    "path": "system.switch_cpus0.fuPool.FUList8.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList9",
                            "path": "system.switch_cpus0.fuPool.FUList9",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus0.fuPool.FUList9.opList",
                                    "eventq_index": 0,
                                    "opClass": "IprAccess",
                                    "opLat": 3,
                                    "pipelined": false
                                }
                            ]
                        }
                    ],
                    "eventq_index": 0
                },
                "function_trace": false,
                "function_trace_start": 0,
                "iewToCommitDelay": 1,
                "iewToDecodeDelay": 1,
                "iewToFetchDelay": 1,
                "iewToRenameDelay": 1,
                "interrupts": [],
                "isa": [
                    "system.cpu0.isa"
                ],
                "issueToExecuteDelay": 1,
                "issueWidth": 8,
                "itb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "itb",
                    "path": "system.switch_cpus0.itb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.switch_cpus0.itb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus0.itb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system"
                    }
                },
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 250000000,
                "needsTSO": true,
                "numIQEntries": 64,
                "numPhysCCRegs": 1280,
                "numPhysFloatRegs": 256,
                "numPhysIntRegs": 256,
                "numPhysVecPredRegs": 32,
                "numPhysVecRegs": 256,
                "numROBEntries": 192,
                "numRobs": 1,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.switch_cpus0.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 3333333333,
                "pwr_gating_latency": 300,
                "renameToDecodeDelay": 1,
                "renameToFetchDelay": 1,
                "renameToIEWDelay": 2,
                "renameToROBDelay": 1,
                "renameWidth": 8,
                "simpoint_start_insts": [],
                "smtCommitPolicy": "RoundRobin",
                "smtFetchPolicy": "SingleThread",
                "smtIQPolicy": "Partitioned",
                "smtIQThreshold": 100,
                "smtLSQPolicy": "Partitioned",
                "smtLSQThreshold": 100,
                "smtNumFetchingThreads": 1,
                "smtROBPolicy": "Partitioned",
                "smtROBThreshold": 100,
                "socket_id": 0,
                "squashWidth": 8,
                "store_set_clear_period": 250000,
                "switched_out": true,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "Trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.switch_cpus0.tracer",
                    "eventq_index": 0
                },
                "trapLatency": 13,
                "wait_for_remote_gdb": false,
                "wbWidth": 8,
                "workload": [
                    "system.cpu0.workload"
                ]
            },
            {
                "type": "DerivO3CPU",
                "cxx_class": "DerivO3CPU",
                "name": "switch_cpus1",
                "path": "system.switch_cpus1",
                "LFSTSize": 1024,
                "LQEntries": 32,
                "LSQCheckLoads": true,
                "LSQDepCheckShift": 4,
                "SQEntries": 32,
                "SSITSize": 1024,
                "activity": 0,
                "backComSize": 5,
                "branchPred": {
                    "type": "TournamentBP",
                    "cxx_class": "TournamentBP",
                    "name": "branchPred",
                    "path": "system.switch_cpus1.branchPred",
                    "BTBEntries": 4096,
                    "BTBTagSize": 16,
                    "RASSize": 16,
                    "choiceCtrBits": 2,
                    "choicePredictorSize": 8192,
                    "eventq_index": 0,
                    "globalCtrBits": 2,
                    "globalPredictorSize": 8192,
                    "indirectBranchPred": {
                        "type": "SimpleIndirectPredictor",
                        "cxx_class": "SimpleIndirectPredictor",
                        "name": "indirectBranchPred",
                        "path": "system.switch_cpus1.branchPred.indirectBranchPred",
                        "eventq_index": 0,
                        "indirectGHRBits": 13,
                        "indirectHashGHR": true,
                        "indirectHashTargets": true,
                        "indirectPathLength": 3,
                        "indirectSets": 256,
                        "indirectTagSize": 16,
                        "indirectWays": 2,
                        "instShiftAmt": 2,
                        "numThreads": 1
                    },
                    "instShiftAmt": 2,
                    "localCtrBits": 2,
                    "localHistoryTableSize": 2048,
                    "localPredictorSize": 2048,
                    "numThreads": 1
                },
                "cacheLoadPorts": 200,
                "cacheStorePorts": 200,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "commitToDecodeDelay": 1,
                "commitToFetchDelay": 1,
                "commitToIEWDelay": 1,
                "commitToRenameDelay": 1,
                "commitWidth": 8,
                "cpu_id": 1,
                "decodeToFetchDelay": 1,
                "decodeToRenameDelay": 1,
                "decodeWidth": 8,
                "dispatchWidth": 8,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "dtb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "dtb",
                    "path": "system.switch_cpus1.dtb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.switch_cpus1.dtb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus1.dtb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system"
                    }
                },
                "eventq_index": 0,
                "fetchBufferSize": 64,
                "fetchQueueSize": 32,
                "fetchToDecodeDelay": 1,
                "fetchTrapLatency": 1,
                "fetchWidth": 8,
                "forwardComSize": 5,
                "fuPool": {
                    "type": "FUPool",
                    "cxx_class": "FUPool",
                    "name": "fuPool",
                    "path": "system.switch_cpus1.fuPool",
                    "FUList": [
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList0",
                            "path": "system.switch_cpus1.fuPool.FUList0",
                            "count": 6,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus1.fuPool.FUList0.opList",
                                    "eventq_index": 0,
                                    "opClass": "IntAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList1",
                            "path": "system.switch_cpus1.fuPool.FUList1",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus1.fuPool.FUList1.opList0",
                                    "eventq_index": 0,
                                    "opClass": "IntMult",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus1.fuPool.FUList1.opList1",
                                    "eventq_index": 0,
                                    "opClass": "IntDiv",
                                    "opLat": 1,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList2",
                            "path": "system.switch_cpus1.fuPool.FUList2",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus1.fuPool.FUList2.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatAdd",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus1.fuPool.FUList2.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatCmp",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus1.fuPool.FUList2.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatCvt",
                                    "opLat": 2,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList3",
                            "path": "system.switch_cpus1.fuPool.FUList3",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus1.fuPool.FUList3.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatMult",
                                    "opLat": 4,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus1.fuPool.FUList3.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMultAcc",
                                    "opLat": 5,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus1.fuPool.FUList3.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMisc",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList3",
                                    "path": "system.switch_cpus1.fuPool.FUList3.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatDiv",
                                    "opLat": 12,
                                    "pipelined": false
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList4",
                                    "path": "system.switch_cpus1.fuPool.FUList3.opList4",
                                    "eventq_index": 0,
                                    "opClass": "FloatSqrt",
                                    "opLat": 24,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList4",
                            "path": "system.switch_cpus1.fuPool.FUList4",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus1.fuPool.FUList4.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus1.fuPool.FUList4.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList5",
                            "path": "system.switch_cpus1.fuPool.FUList5",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList00",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList00",
                                    "eventq_index": 0,
                                    "opClass": "SimdAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList01",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList01",
                                    "eventq_index": 0,
                                    "opClass": "SimdAddAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList02",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList02",
                                    "eventq_index": 0,
                                    "opClass": "SimdAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList03",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList03",
                                    "eventq_index": 0,
                                    "opClass": "SimdCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList04",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList04",
                                    "eventq_index": 0,
                                    "opClass": "SimdCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList05",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList05",
                                    "eventq_index": 0,
                                    "opClass": "SimdMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList06",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList06",
                                    "eventq_index": 0,
                                    "opClass": "SimdMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList07",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList07",
                                    "eventq_index": 0,
                                    "opClass": "SimdMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList08",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList08",
                                    "eventq_index": 0,
                                    "opClass": "SimdShift",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList09",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList09",
                                    "eventq_index": 0,
                                    "opClass": "SimdShiftAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList10",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList10",
                                    "eventq_index": 0,
                                    "opClass": "SimdDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList11",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList11",
                                    "eventq_index": 0,
                                    "opClass": "SimdSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList12",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList12",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList13",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList13",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList14",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList14",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList15",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList15",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList16",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList16",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList17",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList17",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList18",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList18",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList19",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList19",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList20",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList20",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList21",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList21",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList22",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList22",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList23",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList23",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList24",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList24",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList25",
                                    "path": "system.switch_cpus1.fuPool.FUList5.opList25",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList6",
                            "path": "system.switch_cpus1.fuPool.FUList6",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus1.fuPool.FUList6.opList",
                                    "eventq_index": 0,
                                    "opClass": "SimdPredAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList7",
                            "path": "system.switch_cpus1.fuPool.FUList7",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus1.fuPool.FUList7.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus1.fuPool.FUList7.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList8",
                            "path": "system.switch_cpus1.fuPool.FUList8",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus1.fuPool.FUList8.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus1.fuPool.FUList8.opList1",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus1.fuPool.FUList8.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList3",
                                    "path": "system.switch_cpus1.fuPool.FUList8.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList9",
                            "path": "system.switch_cpus1.fuPool.FUList9",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus1.fuPool.FUList9.opList",
                                    "eventq_index": 0,
                                    "opClass": "IprAccess",
                                    "opLat": 3,
                                    "pipelined": false
                                }
                            ]
                        }
                    ],
                    "eventq_index": 0
                },
                "function_trace": false,
                "function_trace_start": 0,
                "iewToCommitDelay": 1,
                "iewToDecodeDelay": 1,
                "iewToFetchDelay": 1,
                "iewToRenameDelay": 1,
                "interrupts": [],
                "isa": [
                    "system.cpu1.isa"
                ],
                "issueToExecuteDelay": 1,
                "issueWidth": 8,
                "itb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "itb",
                    "path": "system.switch_cpus1.itb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.switch_cpus1.itb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus1.itb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system"
                    }
                },
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 250000000,
                "needsTSO": true,
                "numIQEntries": 64,
                "numPhysCCRegs": 1280,
                "numPhysFloatRegs": 256,
                "numPhysIntRegs": 256,
                "numPhysVecPredRegs": 32,
                "numPhysVecRegs": 256,
                "numROBEntries": 192,
                "numRobs": 1,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.switch_cpus1.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 3333333333,
                "pwr_gating_latency": 300,
                "renameToDecodeDelay": 1,
                "renameToFetchDelay": 1,
                "renameToIEWDelay": 2,
                "renameToROBDelay": 1,
                "renameWidth": 8,
                "simpoint_start_insts": [],
                "smtCommitPolicy": "RoundRobin",
                "smtFetchPolicy": "SingleThread",
                "smtIQPolicy": "Partitioned",
                "smtIQThreshold": 100,
                "smtLSQPolicy": "Partitioned",
                "smtLSQThreshold": 100,
                "smtNumFetchingThreads": 1,
                "smtROBPolicy": "Partitioned",
                "smtROBThreshold": 100,
                "socket_id": 0,
                "squashWidth": 8,
                "store_set_clear_period": 250000,
                "switched_out": true,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "Trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.switch_cpus1.tracer",
                    "eventq_index": 0
                },
                "trapLatency": 13,
                "wait_for_remote_gdb": false,
                "wbWidth": 8,
                "workload": [
                    "system.cpu1.workload"
                ]
            },
            {
                "type": "DerivO3CPU",
                "cxx_class": "DerivO3CPU",
                "name": "switch_cpus2",
                "path": "system.switch_cpus2",
                "LFSTSize": 1024,
                "LQEntries": 32,
                "LSQCheckLoads": true,
                "LSQDepCheckShift": 4,
                "SQEntries": 32,
                "SSITSize": 1024,
                "activity": 0,
                "backComSize": 5,
                "branchPred": {
                    "type": "TournamentBP",
                    "cxx_class": "TournamentBP",
                    "name": "branchPred",
                    "path": "system.switch_cpus2.branchPred",
                    "BTBEntries": 4096,
                    "BTBTagSize": 16,
                    "RASSize": 16,
                    "choiceCtrBits": 2,
                    "choicePredictorSize": 8192,
                    "eventq_index": 0,
                    "globalCtrBits": 2,
                    "globalPredictorSize": 8192,
                    "indirectBranchPred": {
                        "type": "SimpleIndirectPredictor",
                        "cxx_class": "SimpleIndirectPredictor",
                        "name": "indirectBranchPred",
                        "path": "system.switch_cpus2.branchPred.indirectBranchPred",
                        "eventq_index": 0,
                        "indirectGHRBits": 13,
                        "indirectHashGHR": true,
                        "indirectHashTargets": true,
                        "indirectPathLength": 3,
                        "indirectSets": 256,
                        "indirectTagSize": 16,
                        "indirectWays": 2,
                        "instShiftAmt": 2,
                        "numThreads": 1
                    },
                    "instShiftAmt": 2,
                    "localCtrBits": 2,
                    "localHistoryTableSize": 2048,
                    "localPredictorSize": 2048,
                    "numThreads": 1
                },
                "cacheLoadPorts": 200,
                "cacheStorePorts": 200,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "commitToDecodeDelay": 1,
                "commitToFetchDelay": 1,
                "commitToIEWDelay": 1,
                "commitToRenameDelay": 1,
                "commitWidth": 8,
                "cpu_id": 2,
                "decodeToFetchDelay": 1,
                "decodeToRenameDelay": 1,
                "decodeWidth": 8,
                "dispatchWidth": 8,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "dtb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "dtb",
                    "path": "system.switch_cpus2.dtb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.switch_cpus2.dtb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus2.dtb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system"
                    }
                },
                "eventq_index": 0,
                "fetchBufferSize": 64,
                "fetchQueueSize": 32,
                "fetchToDecodeDelay": 1,
                "fetchTrapLatency": 1,
                "fetchWidth": 8,
                "forwardComSize": 5,
                "fuPool": {
                    "type": "FUPool",
                    "cxx_class": "FUPool",
                    "name": "fuPool",
                    "path": "system.switch_cpus2.fuPool",
                    "FUList": [
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList0",
                            "path": "system.switch_cpus2.fuPool.FUList0",
                            "count": 6,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus2.fuPool.FUList0.opList",
                                    "eventq_index": 0,
                                    "opClass": "IntAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList1",
                            "path": "system.switch_cpus2.fuPool.FUList1",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus2.fuPool.FUList1.opList0",
                                    "eventq_index": 0,
                                    "opClass": "IntMult",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus2.fuPool.FUList1.opList1",
                                    "eventq_index": 0,
                                    "opClass": "IntDiv",
                                    "opLat": 1,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList2",
                            "path": "system.switch_cpus2.fuPool.FUList2",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus2.fuPool.FUList2.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatAdd",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus2.fuPool.FUList2.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatCmp",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus2.fuPool.FUList2.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatCvt",
                                    "opLat": 2,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList3",
                            "path": "system.switch_cpus2.fuPool.FUList3",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus2.fuPool.FUList3.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatMult",
                                    "opLat": 4,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus2.fuPool.FUList3.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMultAcc",
                                    "opLat": 5,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus2.fuPool.FUList3.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMisc",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList3",
                                    "path": "system.switch_cpus2.fuPool.FUList3.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatDiv",
                                    "opLat": 12,
                                    "pipelined": false
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList4",
                                    "path": "system.switch_cpus2.fuPool.FUList3.opList4",
                                    "eventq_index": 0,
                                    "opClass": "FloatSqrt",
                                    "opLat": 24,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList4",
                            "path": "system.switch_cpus2.fuPool.FUList4",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus2.fuPool.FUList4.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus2.fuPool.FUList4.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList5",
                            "path": "system.switch_cpus2.fuPool.FUList5",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList00",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList00",
                                    "eventq_index": 0,
                                    "opClass": "SimdAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList01",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList01",
                                    "eventq_index": 0,
                                    "opClass": "SimdAddAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList02",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList02",
                                    "eventq_index": 0,
                                    "opClass": "SimdAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList03",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList03",
                                    "eventq_index": 0,
                                    "opClass": "SimdCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList04",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList04",
                                    "eventq_index": 0,
                                    "opClass": "SimdCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList05",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList05",
                                    "eventq_index": 0,
                                    "opClass": "SimdMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList06",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList06",
                                    "eventq_index": 0,
                                    "opClass": "SimdMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList07",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList07",
                                    "eventq_index": 0,
                                    "opClass": "SimdMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList08",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList08",
                                    "eventq_index": 0,
                                    "opClass": "SimdShift",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList09",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList09",
                                    "eventq_index": 0,
                                    "opClass": "SimdShiftAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList10",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList10",
                                    "eventq_index": 0,
                                    "opClass": "SimdDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList11",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList11",
                                    "eventq_index": 0,
                                    "opClass": "SimdSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList12",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList12",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList13",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList13",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList14",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList14",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList15",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList15",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList16",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList16",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList17",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList17",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList18",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList18",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList19",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList19",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList20",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList20",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList21",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList21",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList22",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList22",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList23",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList23",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList24",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList24",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList25",
                                    "path": "system.switch_cpus2.fuPool.FUList5.opList25",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList6",
                            "path": "system.switch_cpus2.fuPool.FUList6",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus2.fuPool.FUList6.opList",
                                    "eventq_index": 0,
                                    "opClass": "SimdPredAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList7",
                            "path": "system.switch_cpus2.fuPool.FUList7",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus2.fuPool.FUList7.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus2.fuPool.FUList7.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList8",
                            "path": "system.switch_cpus2.fuPool.FUList8",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus2.fuPool.FUList8.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus2.fuPool.FUList8.opList1",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus2.fuPool.FUList8.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList3",
                                    "path": "system.switch_cpus2.fuPool.FUList8.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList9",
                            "path": "system.switch_cpus2.fuPool.FUList9",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus2.fuPool.FUList9.opList",
                                    "eventq_index": 0,
                                    "opClass": "IprAccess",
                                    "opLat": 3,
                                    "pipelined": false
                                }
                            ]
                        }
                    ],
                    "eventq_index": 0
                },
                "function_trace": false,
                "function_trace_start": 0,
                "iewToCommitDelay": 1,
                "iewToDecodeDelay": 1,
                "iewToFetchDelay": 1,
                "iewToRenameDelay": 1,
                "interrupts": [],
                "isa": [
                    "system.cpu2.isa"
                ],
                "issueToExecuteDelay": 1,
                "issueWidth": 8,
                "itb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "itb",
                    "path": "system.switch_cpus2.itb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.switch_cpus2.itb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus2.itb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system"
                    }
                },
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 250000000,
                "needsTSO": true,
                "numIQEntries": 64,
                "numPhysCCRegs": 1280,
                "numPhysFloatRegs": 256,
                "numPhysIntRegs": 256,
                "numPhysVecPredRegs": 32,
                "numPhysVecRegs": 256,
                "numROBEntries": 192,
                "numRobs": 1,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.switch_cpus2.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 3333333333,
                "pwr_gating_latency": 300,
                "renameToDecodeDelay": 1,
                "renameToFetchDelay": 1,
                "renameToIEWDelay": 2,
                "renameToROBDelay": 1,
                "renameWidth": 8,
                "simpoint_start_insts": [],
                "smtCommitPolicy": "RoundRobin",
                "smtFetchPolicy": "SingleThread",
                "smtIQPolicy": "Partitioned",
                "smtIQThreshold": 100,
                "smtLSQPolicy": "Partitioned",
                "smtLSQThreshold": 100,
                "smtNumFetchingThreads": 1,
                "smtROBPolicy": "Partitioned",
                "smtROBThreshold": 100,
                "socket_id": 0,
                "squashWidth": 8,
                "store_set_clear_period": 250000,
                "switched_out": true,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "Trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.switch_cpus2.tracer",
                    "eventq_index": 0
                },
                "trapLatency": 13,
                "wait_for_remote_gdb": false,
                "wbWidth": 8,
                "workload": [
                    "system.cpu2.workload"
                ]
            },
            {
                "type": "DerivO3CPU",
                "cxx_class": "DerivO3CPU",
                "name": "switch_cpus3",
                "path": "system.switch_cpus3",
                "LFSTSize": 1024,
                "LQEntries": 32,
                "LSQCheckLoads": true,
                "LSQDepCheckShift": 4,
                "SQEntries": 32,
                "SSITSize": 1024,
                "activity": 0,
                "backComSize": 5,
                "branchPred": {
                    "type": "TournamentBP",
                    "cxx_class": "TournamentBP",
                    "name": "branchPred",
                    "path": "system.switch_cpus3.branchPred",
                    "BTBEntries": 4096,
                    "BTBTagSize": 16,
                    "RASSize": 16,
                    "choiceCtrBits": 2,
                    "choicePredictorSize": 8192,
                    "eventq_index": 0,
                    "globalCtrBits": 2,
                    "globalPredictorSize": 8192,
                    "indirectBranchPred": {
                        "type": "SimpleIndirectPredictor",
                        "cxx_class": "SimpleIndirectPredictor",
                        "name": "indirectBranchPred",
                        "path": "system.switch_cpus3.branchPred.indirectBranchPred",
                        "eventq_index": 0,
                        "indirectGHRBits": 13,
                        "indirectHashGHR": true,
                        "indirectHashTargets": true,
                        "indirectPathLength": 3,
                        "indirectSets": 256,
                        "indirectTagSize": 16,
                        "indirectWays": 2,
                        "instShiftAmt": 2,
                        "numThreads": 1
                    },
                    "instShiftAmt": 2,
                    "localCtrBits": 2,
                    "localHistoryTableSize": 2048,
                    "localPredictorSize": 2048,
                    "numThreads": 1
                },
                "cacheLoadPorts": 200,
                "cacheStorePorts": 200,
                "checker": null,
                "clk_domain": "system.cpu_clk_domain",
                "commitToDecodeDelay": 1,
                "commitToFetchDelay": 1,
                "commitToIEWDelay": 1,
                "commitToRenameDelay": 1,
                "commitWidth": 8,
                "cpu_id": 3,
                "decodeToFetchDelay": 1,
                "decodeToRenameDelay": 1,
                "decodeWidth": 8,
                "dispatchWidth": 8,
                "do_checkpoint_insts": true,
                "do_statistics_insts": true,
                "dtb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "dtb",
                    "path": "system.switch_cpus3.dtb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.switch_cpus3.dtb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus3.dtb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system"
                    }
                },
                "eventq_index": 0,
                "fetchBufferSize": 64,
                "fetchQueueSize": 32,
                "fetchToDecodeDelay": 1,
                "fetchTrapLatency": 1,
                "fetchWidth": 8,
                "forwardComSize": 5,
                "fuPool": {
                    "type": "FUPool",
                    "cxx_class": "FUPool",
                    "name": "fuPool",
                    "path": "system.switch_cpus3.fuPool",
                    "FUList": [
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList0",
                            "path": "system.switch_cpus3.fuPool.FUList0",
                            "count": 6,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus3.fuPool.FUList0.opList",
                                    "eventq_index": 0,
                                    "opClass": "IntAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList1",
                            "path": "system.switch_cpus3.fuPool.FUList1",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus3.fuPool.FUList1.opList0",
                                    "eventq_index": 0,
                                    "opClass": "IntMult",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus3.fuPool.FUList1.opList1",
                                    "eventq_index": 0,
                                    "opClass": "IntDiv",
                                    "opLat": 1,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList2",
                            "path": "system.switch_cpus3.fuPool.FUList2",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus3.fuPool.FUList2.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatAdd",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus3.fuPool.FUList2.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatCmp",
                                    "opLat": 2,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus3.fuPool.FUList2.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatCvt",
                                    "opLat": 2,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList3",
                            "path": "system.switch_cpus3.fuPool.FUList3",
                            "count": 2,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus3.fuPool.FUList3.opList0",
                                    "eventq_index": 0,
                                    "opClass": "FloatMult",
                                    "opLat": 4,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus3.fuPool.FUList3.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMultAcc",
                                    "opLat": 5,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus3.fuPool.FUList3.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMisc",
                                    "opLat": 3,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList3",
                                    "path": "system.switch_cpus3.fuPool.FUList3.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatDiv",
                                    "opLat": 12,
                                    "pipelined": false
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList4",
                                    "path": "system.switch_cpus3.fuPool.FUList3.opList4",
                                    "eventq_index": 0,
                                    "opClass": "FloatSqrt",
                                    "opLat": 24,
                                    "pipelined": false
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList4",
                            "path": "system.switch_cpus3.fuPool.FUList4",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus3.fuPool.FUList4.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus3.fuPool.FUList4.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList5",
                            "path": "system.switch_cpus3.fuPool.FUList5",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList00",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList00",
                                    "eventq_index": 0,
                                    "opClass": "SimdAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList01",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList01",
                                    "eventq_index": 0,
                                    "opClass": "SimdAddAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList02",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList02",
                                    "eventq_index": 0,
                                    "opClass": "SimdAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList03",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList03",
                                    "eventq_index": 0,
                                    "opClass": "SimdCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList04",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList04",
                                    "eventq_index": 0,
                                    "opClass": "SimdCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList05",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList05",
                                    "eventq_index": 0,
                                    "opClass": "SimdMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList06",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList06",
                                    "eventq_index": 0,
                                    "opClass": "SimdMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList07",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList07",
                                    "eventq_index": 0,
                                    "opClass": "SimdMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList08",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList08",
                                    "eventq_index": 0,
                                    "opClass": "SimdShift",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList09",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList09",
                                    "eventq_index": 0,
                                    "opClass": "SimdShiftAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList10",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList10",
                                    "eventq_index": 0,
                                    "opClass": "SimdDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList11",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList11",
                                    "eventq_index": 0,
                                    "opClass": "SimdSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList12",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList12",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList13",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList13",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList14",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList14",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList15",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList15",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatCvt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList16",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList16",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatDiv",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList17",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList17",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMisc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList18",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList18",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMult",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList19",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList19",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatMultAcc",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList20",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList20",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatSqrt",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList21",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList21",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList22",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList22",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList23",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList23",
                                    "eventq_index": 0,
                                    "opClass": "SimdReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList24",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList24",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceAdd",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList25",
                                    "path": "system.switch_cpus3.fuPool.FUList5.opList25",
                                    "eventq_index": 0,
                                    "opClass": "SimdFloatReduceCmp",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList6",
                            "path": "system.switch_cpus3.fuPool.FUList6",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus3.fuPool.FUList6.opList",
                                    "eventq_index": 0,
                                    "opClass": "SimdPredAlu",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList7",
                            "path": "system.switch_cpus3.fuPool.FUList7",
                            "count": 0,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus3.fuPool.FUList7.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus3.fuPool.FUList7.opList1",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList8",
                            "path": "system.switch_cpus3.fuPool.FUList8",
                            "count": 4,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList0",
                                    "path": "system.switch_cpus3.fuPool.FUList8.opList0",
                                    "eventq_index": 0,
                                    "opClass": "MemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList1",
                                    "path": "system.switch_cpus3.fuPool.FUList8.opList1",
                                    "eventq_index": 0,
                                    "opClass": "MemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList2",
                                    "path": "system.switch_cpus3.fuPool.FUList8.opList2",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemRead",
                                    "opLat": 1,
                                    "pipelined": true
                                },
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList3",
                                    "path": "system.switch_cpus3.fuPool.FUList8.opList3",
                                    "eventq_index": 0,
                                    "opClass": "FloatMemWrite",
                                    "opLat": 1,
                                    "pipelined": true
                                }
                            ]
                        },
                        {
                            "type": "FUDesc",
                            "cxx_class": "FUDesc",
                            "name": "FUList9",
                            "path": "system.switch_cpus3.fuPool.FUList9",
                            "count": 1,
                            "eventq_index": 0,
                            "opList": [
                                {
                                    "type": "OpDesc",
                                    "cxx_class": "OpDesc",
                                    "name": "opList",
                                    "path": "system.switch_cpus3.fuPool.FUList9.opList",
                                    "eventq_index": 0,
                                    "opClass": "IprAccess",
                                    "opLat": 3,
                                    "pipelined": false
                                }
                            ]
                        }
                    ],
                    "eventq_index": 0
                },
                "function_trace": false,
                "function_trace_start": 0,
                "iewToCommitDelay": 1,
                "iewToDecodeDelay": 1,
                "iewToFetchDelay": 1,
                "iewToRenameDelay": 1,
                "interrupts": [],
                "isa": [
                    "system.cpu3.isa"
                ],
                "issueToExecuteDelay": 1,
                "issueWidth": 8,
                "itb": {
                    "type": "X86TLB",
                    "cxx_class": "X86ISA::TLB",
                    "name": "itb",
                    "path": "system.switch_cpus3.itb",
                    "eventq_index": 0,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "X86ISA::Walker",
                        "name": "walker",
                        "path": "system.switch_cpus3.itb.walker",
                        "clk_domain": "system.cpu_clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "PowerState",
                            "name": "power_state",
                            "path": "system.switch_cpus3.itb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system"
                    }
                },
                "max_insts_all_threads": 0,
                "max_insts_any_thread": 250000000,
                "needsTSO": true,
                "numIQEntries": 64,
                "numPhysCCRegs": 1280,
                "numPhysFloatRegs": 256,
                "numPhysIntRegs": 256,
                "numPhysVecPredRegs": 32,
                "numPhysVecRegs": 256,
                "numROBEntries": 192,
                "numRobs": 1,
                "numThreads": 1,
                "power_gating_on_idle": false,
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "PowerState",
                    "name": "power_state",
                    "path": "system.switch_cpus3.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": [
                        "ON",
                        "CLK_GATED",
                        "OFF"
                    ]
                },
                "progress_interval": 3333333333,
                "pwr_gating_latency": 300,
                "renameToDecodeDelay": 1,
                "renameToFetchDelay": 1,
                "renameToIEWDelay": 2,
                "renameToROBDelay": 1,
                "renameWidth": 8,
                "simpoint_start_insts": [],
                "smtCommitPolicy": "RoundRobin",
                "smtFetchPolicy": "SingleThread",
                "smtIQPolicy": "Partitioned",
                "smtIQThreshold": 100,
                "smtLSQPolicy": "Partitioned",
                "smtLSQThreshold": 100,
                "smtNumFetchingThreads": 1,
                "smtROBPolicy": "Partitioned",
                "smtROBThreshold": 100,
                "socket_id": 0,
                "squashWidth": 8,
                "store_set_clear_period": 250000,
                "switched_out": true,
                "syscallRetryLatency": 10000,
                "system": "system",
                "tracer": {
                    "type": "ExeTracer",
                    "cxx_class": "Trace::ExeTracer",
                    "name": "tracer",
                    "path": "system.switch_cpus3.tracer",
                    "eventq_index": 0
                },
                "trapLatency": 13,
                "wait_for_remote_gdb": false,
                "wbWidth": 8,
                "workload": [
                    "system.cpu3.workload"
                ]
            }
        ],
        "voltage_domain": {
            "type": "VoltageDomain",
            "cxx_class": "VoltageDomain",
            "name": "voltage_domain",
            "path": "system.voltage_domain",
            "eventq_index": 0,
            "voltage": [
                1.0
            ]
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "system.membus.cpu_side_ports[0]",
            "is_source": "True"
        }
    }
}