
allears_GEN2_64PIN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be7c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ae4  0800c010  0800c010  0001c010  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800caf4  0800caf4  00020214  2**0
                  CONTENTS
  4 .ARM          00000008  0800caf4  0800caf4  0001caf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cafc  0800cafc  00020214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cafc  0800cafc  0001cafc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cb00  0800cb00  0001cb00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000214  20000000  0800cb04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e4  20000214  0800cd18  00020214  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  200009f8  0800cd18  000209f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025897  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004caf  00000000  00000000  00045adb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000172d3  00000000  00000000  0004a78a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016c8  00000000  00000000  00061a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018c0  00000000  00000000  00063128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cf9b  00000000  00000000  000649e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000079d5  00000000  00000000  00081983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00089358  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053ac  00000000  00000000  000893a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000214 	.word	0x20000214
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bff4 	.word	0x0800bff4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000218 	.word	0x20000218
 80001cc:	0800bff4 	.word	0x0800bff4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <HAL_ADC_ErrorCallback>:
	}
}

void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
	adc1_cur_state = ECHO_ADC1_ERROR;
 8000ff8:	2305      	movs	r3, #5
 8000ffa:	4a02      	ldr	r2, [pc, #8]	; (8001004 <HAL_ADC_ErrorCallback+0xc>)
 8000ffc:	7013      	strb	r3, [r2, #0]
	adc2_cur_state = ECHO_ADC2_ERROR;
 8000ffe:	4a02      	ldr	r2, [pc, #8]	; (8001008 <HAL_ADC_ErrorCallback+0x10>)
 8001000:	7013      	strb	r3, [r2, #0]
//HAL_UART_Transmit(&huart2, (uint8_t*) "ADC ERROR CALLBACK!!\r\n", 22, 1000);
}
 8001002:	4770      	bx	lr
 8001004:	20000000 	.word	0x20000000
 8001008:	20000001 	.word	0x20000001

0800100c <Echo_ADC1_Enable>:

/*
 * ADC ENABLE
 * */
void Echo_ADC1_Enable(void)
{
 800100c:	b508      	push	{r3, lr}
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 800100e:	217f      	movs	r1, #127	; 0x7f
 8001010:	4803      	ldr	r0, [pc, #12]	; (8001020 <Echo_ADC1_Enable+0x14>)
 8001012:	f002 fbce 	bl	80037b2 <HAL_ADCEx_Calibration_Start>
 8001016:	b900      	cbnz	r0, 800101a <Echo_ADC1_Enable+0xe>
	{
		Error_Handler();
	}
}
 8001018:	bd08      	pop	{r3, pc}
		Error_Handler();
 800101a:	f001 f863 	bl	80020e4 <Error_Handler>
}
 800101e:	e7fb      	b.n	8001018 <Echo_ADC1_Enable+0xc>
 8001020:	20000604 	.word	0x20000604

08001024 <Echo_ADC2_Enable>:

void Echo_ADC2_Enable(void)
{
 8001024:	b508      	push	{r3, lr}
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED) != HAL_OK)
 8001026:	217f      	movs	r1, #127	; 0x7f
 8001028:	4803      	ldr	r0, [pc, #12]	; (8001038 <Echo_ADC2_Enable+0x14>)
 800102a:	f002 fbc2 	bl	80037b2 <HAL_ADCEx_Calibration_Start>
 800102e:	b900      	cbnz	r0, 8001032 <Echo_ADC2_Enable+0xe>
	{
		Error_Handler();
	}
}
 8001030:	bd08      	pop	{r3, pc}
		Error_Handler();
 8001032:	f001 f857 	bl	80020e4 <Error_Handler>
}
 8001036:	e7fb      	b.n	8001030 <Echo_ADC2_Enable+0xc>
 8001038:	20000668 	.word	0x20000668

0800103c <Echo_Start_ADC1_Conv>:

/*
 * ADC START CONVERSION
 * */
void Echo_Start_ADC1_Conv()
{
 800103c:	b508      	push	{r3, lr}
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) ADC1_CONV_BUF,
 800103e:	220a      	movs	r2, #10
 8001040:	4904      	ldr	r1, [pc, #16]	; (8001054 <Echo_Start_ADC1_Conv+0x18>)
 8001042:	4805      	ldr	r0, [pc, #20]	; (8001058 <Echo_Start_ADC1_Conv+0x1c>)
 8001044:	f002 faa8 	bl	8003598 <HAL_ADC_Start_DMA>
 8001048:	b900      	cbnz	r0, 800104c <Echo_Start_ADC1_Conv+0x10>
	ADC1_CHK_CH_NUM * ECHO_ADC1_RCV_SIZE) != HAL_OK)
	{
		Error_Handler();
	}
}
 800104a:	bd08      	pop	{r3, pc}
		Error_Handler();
 800104c:	f001 f84a 	bl	80020e4 <Error_Handler>
}
 8001050:	e7fb      	b.n	800104a <Echo_Start_ADC1_Conv+0xe>
 8001052:	bf00      	nop
 8001054:	20000238 	.word	0x20000238
 8001058:	20000604 	.word	0x20000604

0800105c <HAL_ADC_ConvCpltCallback>:
{
 800105c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800105e:	4604      	mov	r4, r0
	if (hadc->Instance == hadc1.Instance)
 8001060:	6802      	ldr	r2, [r0, #0]
 8001062:	4b29      	ldr	r3, [pc, #164]	; (8001108 <HAL_ADC_ConvCpltCallback+0xac>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	429a      	cmp	r2, r3
 8001068:	d037      	beq.n	80010da <HAL_ADC_ConvCpltCallback+0x7e>
	if (hadc->Instance == hadc2.Instance)
 800106a:	6822      	ldr	r2, [r4, #0]
 800106c:	4b27      	ldr	r3, [pc, #156]	; (800110c <HAL_ADC_ConvCpltCallback+0xb0>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	429a      	cmp	r2, r3
 8001072:	d047      	beq.n	8001104 <HAL_ADC_ConvCpltCallback+0xa8>
}
 8001074:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			setpup_adc[index] = ADC1_CONV_BUF[index]; // STEPUP_FEEDBACK
 8001076:	4a26      	ldr	r2, [pc, #152]	; (8001110 <HAL_ADC_ConvCpltCallback+0xb4>)
 8001078:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800107c:	4a25      	ldr	r2, [pc, #148]	; (8001114 <HAL_ADC_ConvCpltCallback+0xb8>)
 800107e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int index = 0; index < ECHO_ADC1_RCV_SIZE; index++)
 8001082:	3301      	adds	r3, #1
 8001084:	2b09      	cmp	r3, #9
 8001086:	ddf6      	ble.n	8001076 <HAL_ADC_ConvCpltCallback+0x1a>
		if (vpw_set_flag == true)
 8001088:	4b23      	ldr	r3, [pc, #140]	; (8001118 <HAL_ADC_ConvCpltCallback+0xbc>)
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	b313      	cbz	r3, 80010d4 <HAL_ADC_ConvCpltCallback+0x78>
			if (fabs(setpup_adc[0] - setpup_adc[1]) < 20
 800108e:	4b21      	ldr	r3, [pc, #132]	; (8001114 <HAL_ADC_ConvCpltCallback+0xb8>)
 8001090:	881e      	ldrh	r6, [r3, #0]
 8001092:	885d      	ldrh	r5, [r3, #2]
 8001094:	1b70      	subs	r0, r6, r5
 8001096:	f7ff fa45 	bl	8000524 <__aeabi_i2d>
 800109a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800109e:	2200      	movs	r2, #0
 80010a0:	4b1e      	ldr	r3, [pc, #120]	; (800111c <HAL_ADC_ConvCpltCallback+0xc0>)
 80010a2:	f7ff fd1b 	bl	8000adc <__aeabi_dcmplt>
 80010a6:	b1a8      	cbz	r0, 80010d4 <HAL_ADC_ConvCpltCallback+0x78>
					&& fabs(setpup_adc[1] - setpup_adc[2]) < 20
 80010a8:	4b1a      	ldr	r3, [pc, #104]	; (8001114 <HAL_ADC_ConvCpltCallback+0xb8>)
 80010aa:	889f      	ldrh	r7, [r3, #4]
 80010ac:	1be8      	subs	r0, r5, r7
 80010ae:	f7ff fa39 	bl	8000524 <__aeabi_i2d>
 80010b2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80010b6:	2200      	movs	r2, #0
 80010b8:	4b18      	ldr	r3, [pc, #96]	; (800111c <HAL_ADC_ConvCpltCallback+0xc0>)
 80010ba:	f7ff fd0f 	bl	8000adc <__aeabi_dcmplt>
 80010be:	b148      	cbz	r0, 80010d4 <HAL_ADC_ConvCpltCallback+0x78>
					&& fabs(setpup_adc[2] - setpup_adc[0]) < 20)
 80010c0:	1bb8      	subs	r0, r7, r6
 80010c2:	f7ff fa2f 	bl	8000524 <__aeabi_i2d>
 80010c6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80010ca:	2200      	movs	r2, #0
 80010cc:	4b13      	ldr	r3, [pc, #76]	; (800111c <HAL_ADC_ConvCpltCallback+0xc0>)
 80010ce:	f7ff fd05 	bl	8000adc <__aeabi_dcmplt>
 80010d2:	b920      	cbnz	r0, 80010de <HAL_ADC_ConvCpltCallback+0x82>
		Echo_Start_ADC1_Conv();
 80010d4:	f7ff ffb2 	bl	800103c <Echo_Start_ADC1_Conv>
 80010d8:	e7c7      	b.n	800106a <HAL_ADC_ConvCpltCallback+0xe>
		for (int index = 0; index < ECHO_ADC1_RCV_SIZE; index++)
 80010da:	2300      	movs	r3, #0
 80010dc:	e7d2      	b.n	8001084 <HAL_ADC_ConvCpltCallback+0x28>
				Echo_VPW_TP_OFF();
 80010de:	f000 fc56 	bl	800198e <Echo_VPW_TP_OFF>
				vpw_set_flag = false;
 80010e2:	4b0d      	ldr	r3, [pc, #52]	; (8001118 <HAL_ADC_ConvCpltCallback+0xbc>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
 80010e8:	e7f4      	b.n	80010d4 <HAL_ADC_ConvCpltCallback+0x78>
			peak_adc[index] = ADC2_CONV_BUF[index]; // PEAK_DETECTION
 80010ea:	4a0d      	ldr	r2, [pc, #52]	; (8001120 <HAL_ADC_ConvCpltCallback+0xc4>)
 80010ec:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80010f0:	4a0c      	ldr	r2, [pc, #48]	; (8001124 <HAL_ADC_ConvCpltCallback+0xc8>)
 80010f2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int index = 0; index < ECHO_ADC2_RCV_SIZE; index++)
 80010f6:	3301      	adds	r3, #1
 80010f8:	2b09      	cmp	r3, #9
 80010fa:	ddf6      	ble.n	80010ea <HAL_ADC_ConvCpltCallback+0x8e>
		adc2_cur_state = ECHO_ADC2_CONV_OK; //Echo_Set_ADC2_State(ECHO_ADC2_CONV_OK);
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <HAL_ADC_ConvCpltCallback+0xcc>)
 80010fe:	2203      	movs	r2, #3
 8001100:	701a      	strb	r2, [r3, #0]
}
 8001102:	e7b7      	b.n	8001074 <HAL_ADC_ConvCpltCallback+0x18>
		for (int index = 0; index < ECHO_ADC2_RCV_SIZE; index++)
 8001104:	2300      	movs	r3, #0
 8001106:	e7f7      	b.n	80010f8 <HAL_ADC_ConvCpltCallback+0x9c>
 8001108:	20000604 	.word	0x20000604
 800110c:	20000668 	.word	0x20000668
 8001110:	20000238 	.word	0x20000238
 8001114:	20000274 	.word	0x20000274
 8001118:	200004f4 	.word	0x200004f4
 800111c:	40340000 	.word	0x40340000
 8001120:	2000024c 	.word	0x2000024c
 8001124:	20000260 	.word	0x20000260
 8001128:	20000001 	.word	0x20000001

0800112c <Echo_Start_ADC2_Conv>:

void Echo_Start_ADC2_Conv()
{
 800112c:	b508      	push	{r3, lr}
	if (HAL_ADC_Start_DMA(&hadc2, (uint32_t*) ADC2_CONV_BUF,
 800112e:	220a      	movs	r2, #10
 8001130:	4904      	ldr	r1, [pc, #16]	; (8001144 <Echo_Start_ADC2_Conv+0x18>)
 8001132:	4805      	ldr	r0, [pc, #20]	; (8001148 <Echo_Start_ADC2_Conv+0x1c>)
 8001134:	f002 fa30 	bl	8003598 <HAL_ADC_Start_DMA>
 8001138:	b900      	cbnz	r0, 800113c <Echo_Start_ADC2_Conv+0x10>
	ADC2_CHK_CH_NUM * ECHO_ADC2_RCV_SIZE) != HAL_OK)
	{
		Error_Handler();
	}
}
 800113a:	bd08      	pop	{r3, pc}
		Error_Handler();
 800113c:	f000 ffd2 	bl	80020e4 <Error_Handler>
}
 8001140:	e7fb      	b.n	800113a <Echo_Start_ADC2_Conv+0xe>
 8001142:	bf00      	nop
 8001144:	2000024c 	.word	0x2000024c
 8001148:	20000668 	.word	0x20000668

0800114c <Echo_Stop_ADC1_Conv>:

/*
 * ADC STOP CONVERSION
 * */
void Echo_Stop_ADC1_Conv()
{
 800114c:	b508      	push	{r3, lr}
	if (HAL_ADC_Stop_DMA(&hadc1) != HAL_OK)
 800114e:	4804      	ldr	r0, [pc, #16]	; (8001160 <Echo_Stop_ADC1_Conv+0x14>)
 8001150:	f002 faee 	bl	8003730 <HAL_ADC_Stop_DMA>
 8001154:	b900      	cbnz	r0, 8001158 <Echo_Stop_ADC1_Conv+0xc>
	{
		Error_Handler();
	}
}
 8001156:	bd08      	pop	{r3, pc}
		Error_Handler();
 8001158:	f000 ffc4 	bl	80020e4 <Error_Handler>
}
 800115c:	e7fb      	b.n	8001156 <Echo_Stop_ADC1_Conv+0xa>
 800115e:	bf00      	nop
 8001160:	20000604 	.word	0x20000604

08001164 <Echo_Stop_ADC2_Conv>:

void Echo_Stop_ADC2_Conv()
{
 8001164:	b508      	push	{r3, lr}
	if (HAL_ADC_Stop_DMA(&hadc2) != HAL_OK)
 8001166:	4804      	ldr	r0, [pc, #16]	; (8001178 <Echo_Stop_ADC2_Conv+0x14>)
 8001168:	f002 fae2 	bl	8003730 <HAL_ADC_Stop_DMA>
 800116c:	b900      	cbnz	r0, 8001170 <Echo_Stop_ADC2_Conv+0xc>
	{
		Error_Handler();
	}
}
 800116e:	bd08      	pop	{r3, pc}
		Error_Handler();
 8001170:	f000 ffb8 	bl	80020e4 <Error_Handler>
}
 8001174:	e7fb      	b.n	800116e <Echo_Stop_ADC2_Conv+0xa>
 8001176:	bf00      	nop
 8001178:	20000668 	.word	0x20000668

0800117c <Echo_Stepup_ADC1_AVG>:
 * */
float Echo_Stepup_ADC1_AVG()
{
	float adc1_avg = 0;

	for (int i = 0; i < ECHO_ADC1_RCV_SIZE; i++)
 800117c:	2300      	movs	r3, #0
	float adc1_avg = 0;
 800117e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80011a8 <Echo_Stepup_ADC1_AVG+0x2c>
	for (int i = 0; i < ECHO_ADC1_RCV_SIZE; i++)
 8001182:	e009      	b.n	8001198 <Echo_Stepup_ADC1_AVG+0x1c>
	{
		adc1_avg += setpup_adc[i];
 8001184:	4a09      	ldr	r2, [pc, #36]	; (80011ac <Echo_Stepup_ADC1_AVG+0x30>)
 8001186:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800118a:	ee07 2a90 	vmov	s15, r2
 800118e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001192:	ee37 7a27 	vadd.f32	s14, s14, s15
	for (int i = 0; i < ECHO_ADC1_RCV_SIZE; i++)
 8001196:	3301      	adds	r3, #1
 8001198:	2b09      	cmp	r3, #9
 800119a:	ddf3      	ble.n	8001184 <Echo_Stepup_ADC1_AVG+0x8>
	}
	return adc1_avg / ECHO_ADC1_RCV_SIZE;
}
 800119c:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80011a0:	ee87 0a00 	vdiv.f32	s0, s14, s0
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	00000000 	.word	0x00000000
 80011ac:	20000274 	.word	0x20000274

080011b0 <Echo_ADC_Calc_Stepup_V>:

/*
 * VOLTAGE CALC FUNCTION
 * */
float Echo_ADC_Calc_Stepup_V(uint16_t in_adc_val, float r1, float r2)
{
 80011b0:	ee07 0a90 	vmov	s15, r0
	float f_adc_val;
	uint32_t vdda = 3300UL;
	float v_ref = (float) (vdda * 0.001);
	float v_out;

	f_adc_val = in_adc_val / 4095.f;
 80011b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011b8:	eddf 6a07 	vldr	s13, [pc, #28]	; 80011d8 <Echo_ADC_Calc_Stepup_V+0x28>
 80011bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
	v_out = (v_ref * f_adc_val) * ((r1 + r2) / r2);
 80011c0:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80011dc <Echo_ADC_Calc_Stepup_V+0x2c>
 80011c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011c8:	ee30 0a20 	vadd.f32	s0, s0, s1
 80011cc:	ee80 7a20 	vdiv.f32	s14, s0, s1

	return v_out;
}
 80011d0:	ee27 0a87 	vmul.f32	s0, s15, s14
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	457ff000 	.word	0x457ff000
 80011dc:	40533333 	.word	0x40533333

080011e0 <Echo_Get_ADC1_State>:
/**********************/

echo_adc1_state_t Echo_Get_ADC1_State(void)
{
	return ECHO_ADC1_CUR_STATE;
}
 80011e0:	4b01      	ldr	r3, [pc, #4]	; (80011e8 <Echo_Get_ADC1_State+0x8>)
 80011e2:	7818      	ldrb	r0, [r3, #0]
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	20000230 	.word	0x20000230

080011ec <Echo_Set_ADC1_State>:
{
	return ECHO_ADC2_CUR_STATE;
}

void Echo_Set_ADC1_State(echo_adc1_state_t state)
{
 80011ec:	b510      	push	{r4, lr}
 80011ee:	4604      	mov	r4, r0
	switch (state)
 80011f0:	1e43      	subs	r3, r0, #1
 80011f2:	2b04      	cmp	r3, #4
 80011f4:	d806      	bhi.n	8001204 <Echo_Set_ADC1_State+0x18>
 80011f6:	e8df f003 	tbb	[pc, r3]
 80011fa:	0803      	.short	0x0803
 80011fc:	0b05      	.short	0x0b05
 80011fe:	0f          	.byte	0x0f
 80011ff:	00          	.byte	0x00
	{
	case ECHO_ADC1_STATE_INIT:
		break;
	case ECHO_ADC1_IDLE:
		Echo_Stop_ADC1_Conv();
 8001200:	f7ff ffa4 	bl	800114c <Echo_Stop_ADC1_Conv>
		Echo_Stop_ADC1_Conv();
		break;
	default:
		break;
	}
	ECHO_ADC1_CUR_STATE = state;
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <Echo_Set_ADC1_State+0x34>)
 8001206:	701c      	strb	r4, [r3, #0]
}
 8001208:	bd10      	pop	{r4, pc}
		Echo_Start_ADC1_Conv();
 800120a:	f7ff ff17 	bl	800103c <Echo_Start_ADC1_Conv>
		break;
 800120e:	e7f9      	b.n	8001204 <Echo_Set_ADC1_State+0x18>
		adc1_cur_state = ECHO_ADC1_RUN;
 8001210:	4b04      	ldr	r3, [pc, #16]	; (8001224 <Echo_Set_ADC1_State+0x38>)
 8001212:	2202      	movs	r2, #2
 8001214:	701a      	strb	r2, [r3, #0]
		break;
 8001216:	e7f5      	b.n	8001204 <Echo_Set_ADC1_State+0x18>
		Echo_Stop_ADC1_Conv();
 8001218:	f7ff ff98 	bl	800114c <Echo_Stop_ADC1_Conv>
		break;
 800121c:	e7f2      	b.n	8001204 <Echo_Set_ADC1_State+0x18>
 800121e:	bf00      	nop
 8001220:	20000230 	.word	0x20000230
 8001224:	20000000 	.word	0x20000000

08001228 <Echo_ADC_Handle>:
{
 8001228:	b508      	push	{r3, lr}
	if (ECHO_ADC1_CUR_STATE != adc1_cur_state)
 800122a:	4b05      	ldr	r3, [pc, #20]	; (8001240 <Echo_ADC_Handle+0x18>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	4a05      	ldr	r2, [pc, #20]	; (8001244 <Echo_ADC_Handle+0x1c>)
 8001230:	7810      	ldrb	r0, [r2, #0]
 8001232:	4283      	cmp	r3, r0
 8001234:	d100      	bne.n	8001238 <Echo_ADC_Handle+0x10>
}
 8001236:	bd08      	pop	{r3, pc}
		Echo_Set_ADC1_State(adc1_cur_state);
 8001238:	f7ff ffd8 	bl	80011ec <Echo_Set_ADC1_State>
}
 800123c:	e7fb      	b.n	8001236 <Echo_ADC_Handle+0xe>
 800123e:	bf00      	nop
 8001240:	20000230 	.word	0x20000230
 8001244:	20000000 	.word	0x20000000

08001248 <Echo_Set_ADC2_State>:

void Echo_Set_ADC2_State(echo_adc2_state_t state)
{
 8001248:	b510      	push	{r4, lr}
 800124a:	4604      	mov	r4, r0
	switch (state)
 800124c:	1e43      	subs	r3, r0, #1
 800124e:	2b04      	cmp	r3, #4
 8001250:	d806      	bhi.n	8001260 <Echo_Set_ADC2_State+0x18>
 8001252:	e8df f003 	tbb	[pc, r3]
 8001256:	0803      	.short	0x0803
 8001258:	0b05      	.short	0x0b05
 800125a:	0f          	.byte	0x0f
 800125b:	00          	.byte	0x00
	{
	case ECHO_ADC2_STATE_INIT:
		break;
	case ECHO_ADC2_IDLE:
		Echo_Stop_ADC2_Conv();
 800125c:	f7ff ff82 	bl	8001164 <Echo_Stop_ADC2_Conv>
		Echo_Stop_ADC2_Conv();
		break;
	default:
		break;
	}
	ECHO_ADC2_CUR_STATE = state;
 8001260:	4b06      	ldr	r3, [pc, #24]	; (800127c <Echo_Set_ADC2_State+0x34>)
 8001262:	701c      	strb	r4, [r3, #0]
}
 8001264:	bd10      	pop	{r4, pc}
		Echo_Start_ADC2_Conv();
 8001266:	f7ff ff61 	bl	800112c <Echo_Start_ADC2_Conv>
		break;
 800126a:	e7f9      	b.n	8001260 <Echo_Set_ADC2_State+0x18>
		Echo_Set_ADC2_State(ECHO_ADC2_RUN);
 800126c:	2002      	movs	r0, #2
 800126e:	f7ff ffeb 	bl	8001248 <Echo_Set_ADC2_State>
		break;
 8001272:	e7f5      	b.n	8001260 <Echo_Set_ADC2_State+0x18>
		Echo_Stop_ADC2_Conv();
 8001274:	f7ff ff76 	bl	8001164 <Echo_Stop_ADC2_Conv>
		break;
 8001278:	e7f2      	b.n	8001260 <Echo_Set_ADC2_State+0x18>
 800127a:	bf00      	nop
 800127c:	20000234 	.word	0x20000234

08001280 <Echo_ADC_State_Init>:
{
 8001280:	b508      	push	{r3, lr}
	ECHO_ADC1_CUR_STATE = echo_adc1_state_max;
 8001282:	2306      	movs	r3, #6
 8001284:	4a07      	ldr	r2, [pc, #28]	; (80012a4 <Echo_ADC_State_Init+0x24>)
 8001286:	7013      	strb	r3, [r2, #0]
	ECHO_ADC2_CUR_STATE = echo_adc2_state_max;
 8001288:	4a07      	ldr	r2, [pc, #28]	; (80012a8 <Echo_ADC_State_Init+0x28>)
 800128a:	7013      	strb	r3, [r2, #0]
	Echo_Set_ADC1_State(ECHO_ADC1_STATE_INIT);
 800128c:	2000      	movs	r0, #0
 800128e:	f7ff ffad 	bl	80011ec <Echo_Set_ADC1_State>
	Echo_Set_ADC2_State(ECHO_ADC2_STATE_INIT);
 8001292:	2000      	movs	r0, #0
 8001294:	f7ff ffd8 	bl	8001248 <Echo_Set_ADC2_State>
	Echo_ADC1_Enable();
 8001298:	f7ff feb8 	bl	800100c <Echo_ADC1_Enable>
	Echo_ADC2_Enable();
 800129c:	f7ff fec2 	bl	8001024 <Echo_ADC2_Enable>
}
 80012a0:	bd08      	pop	{r3, pc}
 80012a2:	bf00      	nop
 80012a4:	20000230 	.word	0x20000230
 80012a8:	20000234 	.word	0x20000234

080012ac <Echo_Btn_IsHandled>:
echo_btn_state_data_t echo_btn_state;

bool Echo_Btn_IsHandled(void)
{
	return ECHO_BTN_STATE_HANDLED;
}
 80012ac:	4b01      	ldr	r3, [pc, #4]	; (80012b4 <Echo_Btn_IsHandled+0x8>)
 80012ae:	7898      	ldrb	r0, [r3, #2]
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	20000288 	.word	0x20000288

080012b8 <Echo_Btn_Handled_Clear>:

void Echo_Btn_Handled_Clear(void)
{
	ECHO_BTN_STATE_HANDLED = false;
 80012b8:	4b01      	ldr	r3, [pc, #4]	; (80012c0 <Echo_Btn_Handled_Clear+0x8>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	709a      	strb	r2, [r3, #2]
}
 80012be:	4770      	bx	lr
 80012c0:	20000288 	.word	0x20000288

080012c4 <Echo_Btn_Handle>:
{
	ECHO_BTN_STATE_HANDLE_ENABLE = enable;
}

void Echo_Btn_Handle(void)
{
 80012c4:	b510      	push	{r4, lr}
 80012c6:	b084      	sub	sp, #16
	bool pressed;
#ifdef DEBUG
	char res_msg[10] =
 80012c8:	2300      	movs	r3, #0
 80012ca:	9301      	str	r3, [sp, #4]
 80012cc:	9302      	str	r3, [sp, #8]
 80012ce:	f8ad 300c 	strh.w	r3, [sp, #12]
	{ '\0', };
#endif

	/* Only works when battery is normal level */
	pressed = ECHO_BTN_IS_PRESSED();
 80012d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012d6:	481b      	ldr	r0, [pc, #108]	; (8001344 <Echo_Btn_Handle+0x80>)
 80012d8:	f002 ffce 	bl	8004278 <HAL_GPIO_ReadPin>
 80012dc:	2801      	cmp	r0, #1
 80012de:	bf14      	ite	ne
 80012e0:	2200      	movne	r2, #0
 80012e2:	2201      	moveq	r2, #1

	if (pressed != ECHO_BTN_STATE_PRESSED)
 80012e4:	4b18      	ldr	r3, [pc, #96]	; (8001348 <Echo_Btn_Handle+0x84>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d10a      	bne.n	8001302 <Echo_Btn_Handle+0x3e>
			ECHO_BTN_STATE_HANDLED = true;
			ECHO_BTN_STATE_HELD_TICK = 0;
		}
	}
	/* Check held */
	else if (ECHO_BTN_STATE_PRESSED == true)
 80012ec:	b1cb      	cbz	r3, 8001322 <Echo_Btn_Handle+0x5e>
	{
		if (ECHO_BTN_STATE_HELD_TICK == ECHO_BTN_HELD_TIME)
 80012ee:	4b16      	ldr	r3, [pc, #88]	; (8001348 <Echo_Btn_Handle+0x84>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	2b0a      	cmp	r3, #10
 80012f4:	d01a      	beq.n	800132c <Echo_Btn_Handle+0x68>
			sprintf((char*) res_msg, (const char*) "BTN: %d\r\n", pressed);
			ECHO_SHELL_PRINT(("%s\n",res_msg));
#endif
			ECHO_BTN_STATE_HELD_TICK++;
		}
		else if (ECHO_BTN_STATE_HELD_TICK < ECHO_BTN_HELD_TIME)
 80012f6:	2b09      	cmp	r3, #9
 80012f8:	d813      	bhi.n	8001322 <Echo_Btn_Handle+0x5e>
		{
			ECHO_BTN_STATE_HELD_TICK++;
 80012fa:	3301      	adds	r3, #1
 80012fc:	4a12      	ldr	r2, [pc, #72]	; (8001348 <Echo_Btn_Handle+0x84>)
 80012fe:	6053      	str	r3, [r2, #4]
		else
		{
			/* Ignored */
		}
	}
}
 8001300:	e00f      	b.n	8001322 <Echo_Btn_Handle+0x5e>
		ECHO_BTN_STATE_PRESSED = pressed;
 8001302:	4c11      	ldr	r4, [pc, #68]	; (8001348 <Echo_Btn_Handle+0x84>)
 8001304:	7022      	strb	r2, [r4, #0]
		sprintf((char*) res_msg, (const char*) "BTN: %d\r\n", pressed);
 8001306:	4911      	ldr	r1, [pc, #68]	; (800134c <Echo_Btn_Handle+0x88>)
 8001308:	a801      	add	r0, sp, #4
 800130a:	f006 fbfb 	bl	8007b04 <siprintf>
		ECHO_SHELL_PRINT(("%s\n",res_msg));
 800130e:	a801      	add	r0, sp, #4
 8001310:	f006 fbea 	bl	8007ae8 <puts>
		if (ECHO_BTN_STATE_PRESSED == false)
 8001314:	7823      	ldrb	r3, [r4, #0]
 8001316:	b133      	cbz	r3, 8001326 <Echo_Btn_Handle+0x62>
			ECHO_BTN_STATE_HANDLED = true;
 8001318:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <Echo_Btn_Handle+0x84>)
 800131a:	2201      	movs	r2, #1
 800131c:	709a      	strb	r2, [r3, #2]
			ECHO_BTN_STATE_HELD_TICK = 0;
 800131e:	2200      	movs	r2, #0
 8001320:	605a      	str	r2, [r3, #4]
}
 8001322:	b004      	add	sp, #16
 8001324:	bd10      	pop	{r4, pc}
			Echo_Btn_Handled_Clear();
 8001326:	f7ff ffc7 	bl	80012b8 <Echo_Btn_Handled_Clear>
 800132a:	e7fa      	b.n	8001322 <Echo_Btn_Handle+0x5e>
			sprintf((char*) res_msg, (const char*) "BTN: %d\r\n", pressed);
 800132c:	4907      	ldr	r1, [pc, #28]	; (800134c <Echo_Btn_Handle+0x88>)
 800132e:	a801      	add	r0, sp, #4
 8001330:	f006 fbe8 	bl	8007b04 <siprintf>
			ECHO_SHELL_PRINT(("%s\n",res_msg));
 8001334:	a801      	add	r0, sp, #4
 8001336:	f006 fbd7 	bl	8007ae8 <puts>
			ECHO_BTN_STATE_HELD_TICK++;
 800133a:	4a03      	ldr	r2, [pc, #12]	; (8001348 <Echo_Btn_Handle+0x84>)
 800133c:	6853      	ldr	r3, [r2, #4]
 800133e:	3301      	adds	r3, #1
 8001340:	6053      	str	r3, [r2, #4]
 8001342:	e7ee      	b.n	8001322 <Echo_Btn_Handle+0x5e>
 8001344:	48000800 	.word	0x48000800
 8001348:	20000288 	.word	0x20000288
 800134c:	0800c01c 	.word	0x0800c01c

08001350 <GetPage>:

static uint32_t GetPage(uint32_t Addr)
{
	uint32_t page = 0;

	if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8001350:	4b0b      	ldr	r3, [pc, #44]	; (8001380 <GetPage+0x30>)
 8001352:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	; 0x5e0
 8001356:	b291      	uxth	r1, r2
 8001358:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800135c:	4299      	cmp	r1, r3
 800135e:	d00a      	beq.n	8001376 <GetPage+0x26>
 8001360:	4b08      	ldr	r3, [pc, #32]	; (8001384 <GetPage+0x34>)
 8001362:	ea03 2382 	and.w	r3, r3, r2, lsl #10
 8001366:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800136a:	4283      	cmp	r3, r0
 800136c:	d905      	bls.n	800137a <GetPage+0x2a>
	{
		/* Bank 1 */
		page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 800136e:	f100 4078 	add.w	r0, r0, #4160749568	; 0xf8000000
 8001372:	0ac0      	lsrs	r0, r0, #11
 8001374:	4770      	bx	lr
	if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8001376:	4b04      	ldr	r3, [pc, #16]	; (8001388 <GetPage+0x38>)
 8001378:	e7f7      	b.n	800136a <GetPage+0x1a>
	}
	else
	{
		/* Bank 2 */
		page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 800137a:	1ac0      	subs	r0, r0, r3
 800137c:	0ac0      	lsrs	r0, r0, #11
	}

	return page;
}
 800137e:	4770      	bx	lr
 8001380:	1fff7000 	.word	0x1fff7000
 8001384:	03fffc00 	.word	0x03fffc00
 8001388:	08020000 	.word	0x08020000

0800138c <GetBank>:

static uint32_t GetBank(uint32_t Addr)
{
	return FLASH_BANK_1;
}
 800138c:	2001      	movs	r0, #1
 800138e:	4770      	bx	lr

08001390 <Echo_Flash_Write>:

HAL_StatusTypeDef Echo_Flash_Write()
{
 8001390:	b570      	push	{r4, r5, r6, lr}
	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 8001392:	f002 fd13 	bl	8003dbc <HAL_FLASH_Unlock>

	/* Erase the user Flash area*/
	FirstPage = GetPage(FLASH_USER_START_ADDR);
 8001396:	4e20      	ldr	r6, [pc, #128]	; (8001418 <Echo_Flash_Write+0x88>)
 8001398:	4630      	mov	r0, r6
 800139a:	f7ff ffd9 	bl	8001350 <GetPage>
 800139e:	4605      	mov	r5, r0
 80013a0:	4b1e      	ldr	r3, [pc, #120]	; (800141c <Echo_Flash_Write+0x8c>)
 80013a2:	6018      	str	r0, [r3, #0]
	NbOfPages = GetPage(FLASH_USER_END_ADDR) - FirstPage + 1;
 80013a4:	481e      	ldr	r0, [pc, #120]	; (8001420 <Echo_Flash_Write+0x90>)
 80013a6:	f7ff ffd3 	bl	8001350 <GetPage>
 80013aa:	1b44      	subs	r4, r0, r5
 80013ac:	3401      	adds	r4, #1
 80013ae:	4b1d      	ldr	r3, [pc, #116]	; (8001424 <Echo_Flash_Write+0x94>)
 80013b0:	601c      	str	r4, [r3, #0]
	BankNumber = GetBank(FLASH_USER_START_ADDR);
 80013b2:	4630      	mov	r0, r6
 80013b4:	f7ff ffea 	bl	800138c <GetBank>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4a1b      	ldr	r2, [pc, #108]	; (8001428 <Echo_Flash_Write+0x98>)
 80013bc:	6010      	str	r0, [r2, #0]

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80013be:	481b      	ldr	r0, [pc, #108]	; (800142c <Echo_Flash_Write+0x9c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	6002      	str	r2, [r0, #0]
	EraseInitStruct.Banks = BankNumber;
 80013c4:	6043      	str	r3, [r0, #4]
	EraseInitStruct.Page = FirstPage;
 80013c6:	6085      	str	r5, [r0, #8]
	EraseInitStruct.NbPages = NbOfPages;
 80013c8:	60c4      	str	r4, [r0, #12]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80013ca:	4919      	ldr	r1, [pc, #100]	; (8001430 <Echo_Flash_Write+0xa0>)
 80013cc:	f002 fe00 	bl	8003fd0 <HAL_FLASHEx_Erase>
 80013d0:	b9a8      	cbnz	r0, 80013fe <Echo_Flash_Write+0x6e>
 80013d2:	4604      	mov	r4, r0
		/*Error occurred while page erase.*/
		return HAL_FLASH_GetError();
	}

	/* Program the user Flash area word by word*/
	Address = FLASH_USER_START_ADDR;
 80013d4:	4b17      	ldr	r3, [pc, #92]	; (8001434 <Echo_Flash_Write+0xa4>)
 80013d6:	4a10      	ldr	r2, [pc, #64]	; (8001418 <Echo_Flash_Write+0x88>)
 80013d8:	601a      	str	r2, [r3, #0]

	while (Address < FLASH_USER_END_ADDR)
 80013da:	4b16      	ldr	r3, [pc, #88]	; (8001434 <Echo_Flash_Write+0xa4>)
 80013dc:	6819      	ldr	r1, [r3, #0]
 80013de:	4b10      	ldr	r3, [pc, #64]	; (8001420 <Echo_Flash_Write+0x90>)
 80013e0:	4299      	cmp	r1, r3
 80013e2:	d214      	bcs.n	800140e <Echo_Flash_Write+0x7e>
	{
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, DATA_WRITE)
 80013e4:	4b14      	ldr	r3, [pc, #80]	; (8001438 <Echo_Flash_Write+0xa8>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ec:	2000      	movs	r0, #0
 80013ee:	f002 fd41 	bl	8003e74 <HAL_FLASH_Program>
 80013f2:	b940      	cbnz	r0, 8001406 <Echo_Flash_Write+0x76>
				== HAL_OK)
		{
			Address = Address + 4;
 80013f4:	4a0f      	ldr	r2, [pc, #60]	; (8001434 <Echo_Flash_Write+0xa4>)
 80013f6:	6813      	ldr	r3, [r2, #0]
 80013f8:	3304      	adds	r3, #4
 80013fa:	6013      	str	r3, [r2, #0]
 80013fc:	e7ed      	b.n	80013da <Echo_Flash_Write+0x4a>
		return HAL_FLASH_GetError();
 80013fe:	f002 fcff 	bl	8003e00 <HAL_FLASH_GetError>
 8001402:	b2c4      	uxtb	r4, r0
 8001404:	e005      	b.n	8001412 <Echo_Flash_Write+0x82>
		}
		/* Error occurred while writing data in Flash memory.
		 User can add here some code to deal with this error */
		else
		{
			return HAL_FLASH_GetError();
 8001406:	f002 fcfb 	bl	8003e00 <HAL_FLASH_GetError>
 800140a:	b2c4      	uxtb	r4, r0
 800140c:	e001      	b.n	8001412 <Echo_Flash_Write+0x82>
		}
	}
	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 800140e:	f002 fced 	bl	8003dec <HAL_FLASH_Lock>
	return HAL_OK;
}
 8001412:	4620      	mov	r0, r4
 8001414:	bd70      	pop	{r4, r5, r6, pc}
 8001416:	bf00      	nop
 8001418:	0801e000 	.word	0x0801e000
 800141c:	200002a8 	.word	0x200002a8
 8001420:	0801ffff 	.word	0x0801ffff
 8001424:	200002ac 	.word	0x200002ac
 8001428:	20000294 	.word	0x20000294
 800142c:	20000298 	.word	0x20000298
 8001430:	200002b0 	.word	0x200002b0
 8001434:	20000290 	.word	0x20000290
 8001438:	20000008 	.word	0x20000008

0800143c <Echo_Flash_Read>:

HAL_StatusTypeDef Echo_Flash_Read()
{
	memcpy(&pwm_param, (pwm_pulse_param_t*) FLASH_USER_START_ADDR,
 800143c:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <Echo_Flash_Read+0x2c>)
 800143e:	4a0b      	ldr	r2, [pc, #44]	; (800146c <Echo_Flash_Read+0x30>)
 8001440:	6810      	ldr	r0, [r2, #0]
 8001442:	6018      	str	r0, [r3, #0]
 8001444:	8892      	ldrh	r2, [r2, #4]
 8001446:	809a      	strh	r2, [r3, #4]
			sizeof(pwm_param));
	if (pwm_param.dead_time == 0 && pwm_param.pulse_freq == 0
 8001448:	881b      	ldrh	r3, [r3, #0]
 800144a:	b93b      	cbnz	r3, 800145c <Echo_Flash_Read+0x20>
 800144c:	4b06      	ldr	r3, [pc, #24]	; (8001468 <Echo_Flash_Read+0x2c>)
 800144e:	889b      	ldrh	r3, [r3, #4]
 8001450:	b933      	cbnz	r3, 8001460 <Echo_Flash_Read+0x24>
			&& pwm_param.pulse_width == 0)
 8001452:	4b05      	ldr	r3, [pc, #20]	; (8001468 <Echo_Flash_Read+0x2c>)
 8001454:	885b      	ldrh	r3, [r3, #2]
 8001456:	b12b      	cbz	r3, 8001464 <Echo_Flash_Read+0x28>
	{
		return HAL_ERROR;
	}
	else
	{
		return HAL_OK;
 8001458:	2000      	movs	r0, #0
 800145a:	4770      	bx	lr
 800145c:	2000      	movs	r0, #0
 800145e:	4770      	bx	lr
 8001460:	2000      	movs	r0, #0
 8001462:	4770      	bx	lr
		return HAL_ERROR;
 8001464:	2001      	movs	r0, #1
	}
}
 8001466:	4770      	bx	lr
 8001468:	200003ec 	.word	0x200003ec
 800146c:	0801e000 	.word	0x0801e000

08001470 <Echo_LED_CTRL>:
	ECHO_LED_ON = false;
	Echo_LED_Off_All();
}

static void Echo_LED_CTRL(echo_led_color_t colors)
{
 8001470:	b508      	push	{r3, lr}
	if (colors == ECHO_LED_COLOR_NONE)
 8001472:	b148      	cbz	r0, 8001488 <Echo_LED_CTRL+0x18>
	Echo_LED_Red_On();
	else
	Echo_LED_Red_Off();
#endif
#ifdef LED_GREEN_EN
		if (colors & ECHO_LED_GREEN)
 8001474:	f010 0f02 	tst.w	r0, #2
 8001478:	d00d      	beq.n	8001496 <Echo_LED_CTRL+0x26>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800147a:	2201      	movs	r2, #1
 800147c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001480:	4808      	ldr	r0, [pc, #32]	; (80014a4 <Echo_LED_CTRL+0x34>)
 8001482:	f002 ff00 	bl	8004286 <HAL_GPIO_WritePin>
	Echo_LED_Blue_On();
	else
	Echo_LED_Blue_Off();
#endif
	}
}
 8001486:	bd08      	pop	{r3, pc}
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001488:	2200      	movs	r2, #0
 800148a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800148e:	4805      	ldr	r0, [pc, #20]	; (80014a4 <Echo_LED_CTRL+0x34>)
 8001490:	f002 fef9 	bl	8004286 <HAL_GPIO_WritePin>
}
 8001494:	e7f7      	b.n	8001486 <Echo_LED_CTRL+0x16>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001496:	2200      	movs	r2, #0
 8001498:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800149c:	4801      	ldr	r0, [pc, #4]	; (80014a4 <Echo_LED_CTRL+0x34>)
 800149e:	f002 fef2 	bl	8004286 <HAL_GPIO_WritePin>
}
 80014a2:	e7f0      	b.n	8001486 <Echo_LED_CTRL+0x16>
 80014a4:	48000400 	.word	0x48000400

080014a8 <Echo_LED_Init>:

void Echo_LED_Init(void)
{
 80014a8:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80014aa:	2200      	movs	r2, #0
 80014ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014b0:	4803      	ldr	r0, [pc, #12]	; (80014c0 <Echo_LED_Init+0x18>)
 80014b2:	f002 fee8 	bl	8004286 <HAL_GPIO_WritePin>
	Echo_LED_Off_All();
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 80014b6:	4b03      	ldr	r3, [pc, #12]	; (80014c4 <Echo_LED_Init+0x1c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	735a      	strb	r2, [r3, #13]
}
 80014bc:	bd08      	pop	{r3, pc}
 80014be:	bf00      	nop
 80014c0:	48000400 	.word	0x48000400
 80014c4:	200002b4 	.word	0x200002b4

080014c8 <Echo_LED_Enable>:

void Echo_LED_Enable(void)
{
 80014c8:	b538      	push	{r3, r4, r5, lr}
#ifdef DEBUG
	ECHO_SHELL_PRINT(("Echo_LED_Enable()\r\n"));
 80014ca:	4808      	ldr	r0, [pc, #32]	; (80014ec <Echo_LED_Enable+0x24>)
 80014cc:	f006 fb0c 	bl	8007ae8 <puts>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 80014d0:	4d07      	ldr	r5, [pc, #28]	; (80014f0 <Echo_LED_Enable+0x28>)
 80014d2:	2400      	movs	r4, #0
 80014d4:	736c      	strb	r4, [r5, #13]
	ECHO_LED_ON = false;
 80014d6:	702c      	strb	r4, [r5, #0]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80014d8:	4622      	mov	r2, r4
 80014da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014de:	4805      	ldr	r0, [pc, #20]	; (80014f4 <Echo_LED_Enable+0x2c>)
 80014e0:	f002 fed1 	bl	8004286 <HAL_GPIO_WritePin>
#endif
	Echo_LED_State_Reset();
	ECHO_LED_STATE_IND_TIMEOUT_RESET();
 80014e4:	60ac      	str	r4, [r5, #8]
 80014e6:	732c      	strb	r4, [r5, #12]
}
 80014e8:	bd38      	pop	{r3, r4, r5, pc}
 80014ea:	bf00      	nop
 80014ec:	0800c028 	.word	0x0800c028
 80014f0:	200002b4 	.word	0x200002b4
 80014f4:	48000400 	.word	0x48000400

080014f8 <Echo_Set_LED_State>:
{
	return ECHO_LED_IND_DISABLED();
}

void Echo_Set_LED_State(echo_led_sate_t led_state)
{
 80014f8:	b570      	push	{r4, r5, r6, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	4604      	mov	r4, r0
	echo_led_state_ind_t led_ind;
#ifdef DEBUG
	ECHO_SHELL_PRINT(("Echo_LED_StateSet()\r\n"));
 80014fe:	481b      	ldr	r0, [pc, #108]	; (800156c <Echo_Set_LED_State+0x74>)
 8001500:	f006 faf2 	bl	8007ae8 <puts>
#endif
	Echo_LED_Enable();
 8001504:	f7ff ffe0 	bl	80014c8 <Echo_LED_Enable>

	if (ECHO_LED_IND_DISABLED() == true)
 8001508:	4b19      	ldr	r3, [pc, #100]	; (8001570 <Echo_Set_LED_State+0x78>)
 800150a:	7b1b      	ldrb	r3, [r3, #12]
 800150c:	bb13      	cbnz	r3, 8001554 <Echo_Set_LED_State+0x5c>
		return;

	if (led_state >= ECHO_LED_STATE_MAX)
 800150e:	2c02      	cmp	r4, #2
 8001510:	d900      	bls.n	8001514 <Echo_Set_LED_State+0x1c>
		led_state = ECHO_LED_STATE_NONE;
 8001512:	2400      	movs	r4, #0

	if (led_state == ECHO_LED_CUR_STATE)
 8001514:	4b16      	ldr	r3, [pc, #88]	; (8001570 <Echo_Set_LED_State+0x78>)
 8001516:	7b5b      	ldrb	r3, [r3, #13]
 8001518:	42a3      	cmp	r3, r4
 800151a:	d01b      	beq.n	8001554 <Echo_Set_LED_State+0x5c>
	{
		return;
	}

	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(led_state);
 800151c:	4b15      	ldr	r3, [pc, #84]	; (8001574 <Echo_Set_LED_State+0x7c>)
 800151e:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8001522:	eb03 0142 	add.w	r1, r3, r2, lsl #1
 8001526:	f813 6012 	ldrb.w	r6, [r3, r2, lsl #1]
 800152a:	f88d 6000 	strb.w	r6, [sp]
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(led_state);
 800152e:	884d      	ldrh	r5, [r1, #2]
 8001530:	f8ad 5002 	strh.w	r5, [sp, #2]
	led_ind.on_time = ECHO_LED_STATE_IND_ON_TIME_GET(led_state);
 8001534:	888b      	ldrh	r3, [r1, #4]
 8001536:	f8ad 3004 	strh.w	r3, [sp, #4]

	Echo_LED_CTRL(ECHO_LED_COLOR_NONE);
 800153a:	2000      	movs	r0, #0
 800153c:	f7ff ff98 	bl	8001470 <Echo_LED_CTRL>

	/* Check steady on or off */
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME)
 8001540:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001544:	429d      	cmp	r5, r3
 8001546:	d107      	bne.n	8001558 <Echo_Set_LED_State+0x60>
	{
		ECHO_LED_ON = false;
 8001548:	4b09      	ldr	r3, [pc, #36]	; (8001570 <Echo_Set_LED_State+0x78>)
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
		ECHO_LED_TIME_TICK = 0;
 800154e:	605a      	str	r2, [r3, #4]
		Echo_LED_CTRL(led_ind.led_colors);
		ECHO_LED_ON = true;
		ECHO_LED_TIME_TICK = HAL_GetTick();
	}

	ECHO_LED_CUR_STATE = led_state;
 8001550:	4b07      	ldr	r3, [pc, #28]	; (8001570 <Echo_Set_LED_State+0x78>)
 8001552:	735c      	strb	r4, [r3, #13]

}
 8001554:	b002      	add	sp, #8
 8001556:	bd70      	pop	{r4, r5, r6, pc}
		Echo_LED_CTRL(led_ind.led_colors);
 8001558:	4630      	mov	r0, r6
 800155a:	f7ff ff89 	bl	8001470 <Echo_LED_CTRL>
		ECHO_LED_ON = true;
 800155e:	4d04      	ldr	r5, [pc, #16]	; (8001570 <Echo_Set_LED_State+0x78>)
 8001560:	2301      	movs	r3, #1
 8001562:	702b      	strb	r3, [r5, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 8001564:	f001 fb52 	bl	8002c0c <HAL_GetTick>
 8001568:	6068      	str	r0, [r5, #4]
 800156a:	e7f1      	b.n	8001550 <Echo_Set_LED_State+0x58>
 800156c:	0800c03c 	.word	0x0800c03c
 8001570:	200002b4 	.word	0x200002b4
 8001574:	0800c068 	.word	0x0800c068

08001578 <Echo_LED_Handle>:
}
void Echo_LED_Handle(void)
{
	echo_led_state_ind_t led_ind;

	if (ECHO_LED_CUR_STATE == ECHO_LED_STATE_NONE)
 8001578:	4b36      	ldr	r3, [pc, #216]	; (8001654 <Echo_LED_Handle+0xdc>)
 800157a:	7b5b      	ldrb	r3, [r3, #13]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d067      	beq.n	8001650 <Echo_LED_Handle+0xd8>
{
 8001580:	b570      	push	{r4, r5, r6, lr}
 8001582:	b082      	sub	sp, #8
	{
		return;
	}
	if (ECHO_LED_CUR_STATE >= ECHO_LED_STATE_MAX)
 8001584:	2b02      	cmp	r3, #2
 8001586:	d838      	bhi.n	80015fa <Echo_LED_Handle+0x82>
		Echo_LED_State_Reset();
		return;
	}

	/* Check timeout of LED indication */
	if (ECHO_LED_TIMEOUT_TICK == ECHO_LED_IND_TIMEOUT)
 8001588:	4a32      	ldr	r2, [pc, #200]	; (8001654 <Echo_LED_Handle+0xdc>)
 800158a:	6892      	ldr	r2, [r2, #8]
 800158c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001590:	428a      	cmp	r2, r1
 8001592:	d03d      	beq.n	8001610 <Echo_LED_Handle+0x98>
#endif
		Echo_LED_State_Reset();
		ECHO_LED_TIMED_OUT = true;
		return;
	}
	else if (ECHO_LED_TIMEOUT_TICK < ECHO_LED_IND_TIMEOUT)
 8001594:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8001598:	428a      	cmp	r2, r1
 800159a:	d837      	bhi.n	800160c <Echo_LED_Handle+0x94>
	{
		ECHO_LED_TIMEOUT_TICK++;
 800159c:	3201      	adds	r2, #1
 800159e:	492d      	ldr	r1, [pc, #180]	; (8001654 <Echo_LED_Handle+0xdc>)
 80015a0:	608a      	str	r2, [r1, #8]
	else
	{
		return;
	}

	led_ind.led_colors = ECHO_LED_STATE_IND_COLORS_GET(ECHO_LED_CUR_STATE);
 80015a2:	4a2d      	ldr	r2, [pc, #180]	; (8001658 <Echo_LED_Handle+0xe0>)
 80015a4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80015a8:	eb02 0041 	add.w	r0, r2, r1, lsl #1
 80015ac:	f812 5011 	ldrb.w	r5, [r2, r1, lsl #1]
 80015b0:	f88d 5000 	strb.w	r5, [sp]
	led_ind.off_time = ECHO_LED_STATE_IND_OFF_TIME_GET(ECHO_LED_CUR_STATE);
 80015b4:	8844      	ldrh	r4, [r0, #2]
 80015b6:	f8ad 4002 	strh.w	r4, [sp, #2]
	led_ind.on_time = ECHO_LED_STATE_IND_ON_TIME_GET(ECHO_LED_CUR_STATE);
 80015ba:	8886      	ldrh	r6, [r0, #4]
 80015bc:	f8ad 6004 	strh.w	r6, [sp, #4]

	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME
			|| led_ind.off_time == ECHO_LED_STEADY_ON_TIME)
 80015c0:	1e63      	subs	r3, r4, #1
 80015c2:	b29b      	uxth	r3, r3
	if (led_ind.off_time == ECHO_LED_STEADY_OFF_TIME
 80015c4:	f64f 72fd 	movw	r2, #65533	; 0xfffd
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d81f      	bhi.n	800160c <Echo_LED_Handle+0x94>
	{
		return;
	}

	if (ECHO_LED_ON == false
 80015cc:	4b21      	ldr	r3, [pc, #132]	; (8001654 <Echo_LED_Handle+0xdc>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	b36b      	cbz	r3, 800162e <Echo_LED_Handle+0xb6>
	{
		Echo_LED_CTRL(led_ind.led_colors);
		ECHO_LED_ON = true;
		ECHO_LED_TIME_TICK = HAL_GetTick();
	}
	else if (ECHO_LED_ON == true
 80015d2:	4b20      	ldr	r3, [pc, #128]	; (8001654 <Echo_LED_Handle+0xdc>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	b1cb      	cbz	r3, 800160c <Echo_LED_Handle+0x94>
			&& HAL_GetTick() - ECHO_LED_TIME_TICK >= led_ind.on_time)
 80015d8:	f001 fb18 	bl	8002c0c <HAL_GetTick>
 80015dc:	4b1d      	ldr	r3, [pc, #116]	; (8001654 <Echo_LED_Handle+0xdc>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	1ac0      	subs	r0, r0, r3
 80015e2:	42b0      	cmp	r0, r6
 80015e4:	d312      	bcc.n	800160c <Echo_LED_Handle+0x94>
	{
		Echo_LED_CTRL(ECHO_LED_STATE_NONE);
 80015e6:	2000      	movs	r0, #0
 80015e8:	f7ff ff42 	bl	8001470 <Echo_LED_CTRL>
		ECHO_LED_ON = false;
 80015ec:	4c19      	ldr	r4, [pc, #100]	; (8001654 <Echo_LED_Handle+0xdc>)
 80015ee:	2300      	movs	r3, #0
 80015f0:	7023      	strb	r3, [r4, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 80015f2:	f001 fb0b 	bl	8002c0c <HAL_GetTick>
 80015f6:	6060      	str	r0, [r4, #4]
 80015f8:	e008      	b.n	800160c <Echo_LED_Handle+0x94>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 80015fa:	4b16      	ldr	r3, [pc, #88]	; (8001654 <Echo_LED_Handle+0xdc>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	735a      	strb	r2, [r3, #13]
	ECHO_LED_ON = false;
 8001600:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001602:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001606:	4815      	ldr	r0, [pc, #84]	; (800165c <Echo_LED_Handle+0xe4>)
 8001608:	f002 fe3d 	bl	8004286 <HAL_GPIO_WritePin>
	}
}
 800160c:	b002      	add	sp, #8
 800160e:	bd70      	pop	{r4, r5, r6, pc}
		ECHO_SHELL_PRINT(("LED IND Timeout\r\n"));
 8001610:	4813      	ldr	r0, [pc, #76]	; (8001660 <Echo_LED_Handle+0xe8>)
 8001612:	f006 fa69 	bl	8007ae8 <puts>
	ECHO_LED_CUR_STATE = ECHO_LED_STATE_NONE;
 8001616:	4c0f      	ldr	r4, [pc, #60]	; (8001654 <Echo_LED_Handle+0xdc>)
 8001618:	2200      	movs	r2, #0
 800161a:	7362      	strb	r2, [r4, #13]
	ECHO_LED_ON = false;
 800161c:	7022      	strb	r2, [r4, #0]
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800161e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001622:	480e      	ldr	r0, [pc, #56]	; (800165c <Echo_LED_Handle+0xe4>)
 8001624:	f002 fe2f 	bl	8004286 <HAL_GPIO_WritePin>
		ECHO_LED_TIMED_OUT = true;
 8001628:	2301      	movs	r3, #1
 800162a:	7323      	strb	r3, [r4, #12]
		return;
 800162c:	e7ee      	b.n	800160c <Echo_LED_Handle+0x94>
			&& HAL_GetTick() - ECHO_LED_TIME_TICK >= led_ind.off_time)
 800162e:	f001 faed 	bl	8002c0c <HAL_GetTick>
 8001632:	4b08      	ldr	r3, [pc, #32]	; (8001654 <Echo_LED_Handle+0xdc>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	1ac0      	subs	r0, r0, r3
 8001638:	42a0      	cmp	r0, r4
 800163a:	d3ca      	bcc.n	80015d2 <Echo_LED_Handle+0x5a>
		Echo_LED_CTRL(led_ind.led_colors);
 800163c:	4628      	mov	r0, r5
 800163e:	f7ff ff17 	bl	8001470 <Echo_LED_CTRL>
		ECHO_LED_ON = true;
 8001642:	4c04      	ldr	r4, [pc, #16]	; (8001654 <Echo_LED_Handle+0xdc>)
 8001644:	2301      	movs	r3, #1
 8001646:	7023      	strb	r3, [r4, #0]
		ECHO_LED_TIME_TICK = HAL_GetTick();
 8001648:	f001 fae0 	bl	8002c0c <HAL_GetTick>
 800164c:	6060      	str	r0, [r4, #4]
 800164e:	e7dd      	b.n	800160c <Echo_LED_Handle+0x94>
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	200002b4 	.word	0x200002b4
 8001658:	0800c068 	.word	0x0800c068
 800165c:	48000400 	.word	0x48000400
 8001660:	0800c054 	.word	0x0800c054

08001664 <__io_putchar>:
#else 	/* Keil */
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001664:	b500      	push	{lr}
 8001666:	b083      	sub	sp, #12
 8001668:	9001      	str	r0, [sp, #4]
	if (ch == '\n')
 800166a:	280a      	cmp	r0, #10
 800166c:	d00a      	beq.n	8001684 <__io_putchar+0x20>
	{
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) "\r", 1, 0xFFFF);
	}
	HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) &ch, 1, 0xFFFF);
 800166e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001672:	2201      	movs	r2, #1
 8001674:	a901      	add	r1, sp, #4
 8001676:	4807      	ldr	r0, [pc, #28]	; (8001694 <__io_putchar+0x30>)
 8001678:	f005 f97d 	bl	8006976 <HAL_UART_Transmit>
	return ch;
}
 800167c:	9801      	ldr	r0, [sp, #4]
 800167e:	b003      	add	sp, #12
 8001680:	f85d fb04 	ldr.w	pc, [sp], #4
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, (uint8_t*) "\r", 1, 0xFFFF);
 8001684:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001688:	2201      	movs	r2, #1
 800168a:	4903      	ldr	r1, [pc, #12]	; (8001698 <__io_putchar+0x34>)
 800168c:	4801      	ldr	r0, [pc, #4]	; (8001694 <__io_putchar+0x30>)
 800168e:	f005 f972 	bl	8006976 <HAL_UART_Transmit>
 8001692:	e7ec      	b.n	800166e <__io_putchar+0xa>
 8001694:	20000954 	.word	0x20000954
 8001698:	0800c5bc 	.word	0x0800c5bc

0800169c <Echo_ShellPrint_Char>:

void Echo_ShellPrint_Char(uint8_t *data, uint16_t len)
{
	uint16_t i;

	if (len == 0)
 800169c:	b179      	cbz	r1, 80016be <Echo_ShellPrint_Char+0x22>
{
 800169e:	b570      	push	{r4, r5, r6, lr}
 80016a0:	4605      	mov	r5, r0
 80016a2:	460e      	mov	r6, r1
		return;

	for (i = 0; i < len; i++)
 80016a4:	2400      	movs	r4, #0
 80016a6:	e004      	b.n	80016b2 <Echo_ShellPrint_Char+0x16>
	{
		ECHO_SHELL_PRINT(("%c", data[i]));
 80016a8:	5d28      	ldrb	r0, [r5, r4]
 80016aa:	f006 f999 	bl	80079e0 <putchar>
	for (i = 0; i < len; i++)
 80016ae:	3401      	adds	r4, #1
 80016b0:	b2a4      	uxth	r4, r4
 80016b2:	42b4      	cmp	r4, r6
 80016b4:	d3f8      	bcc.n	80016a8 <Echo_ShellPrint_Char+0xc>
	}

	ECHO_SHELL_PRINT(("\n"));
 80016b6:	200a      	movs	r0, #10
 80016b8:	f006 f992 	bl	80079e0 <putchar>
}
 80016bc:	bd70      	pop	{r4, r5, r6, pc}
 80016be:	4770      	bx	lr

080016c0 <Echo_Print_Manual>:

/*
 * PIRNT MANUAL
 */
void Echo_Print_Manual()
{
 80016c0:	b508      	push	{r3, lr}
	ECHO_SHELL_PRINT(("%s\n",help_manual));
 80016c2:	4b02      	ldr	r3, [pc, #8]	; (80016cc <Echo_Print_Manual+0xc>)
 80016c4:	6818      	ldr	r0, [r3, #0]
 80016c6:	f006 fa0f 	bl	8007ae8 <puts>
}
 80016ca:	bd08      	pop	{r3, pc}
 80016cc:	20000004 	.word	0x20000004

080016d0 <Echo_Print_Version>:

/*
 * PIRNT VERSION
 */
void Echo_Print_Version()
{
 80016d0:	b500      	push	{lr}
 80016d2:	b08b      	sub	sp, #44	; 0x2c
	char res_msg[40] =
 80016d4:	2100      	movs	r1, #0
 80016d6:	9100      	str	r1, [sp, #0]
 80016d8:	2224      	movs	r2, #36	; 0x24
 80016da:	a801      	add	r0, sp, #4
 80016dc:	f005 fae6 	bl	8006cac <memset>
	{ '\0', };

	sprintf(res_msg, "\r\nVERSION INFO: %s \r\n", ECHO_FW_VER);
 80016e0:	4a05      	ldr	r2, [pc, #20]	; (80016f8 <Echo_Print_Version+0x28>)
 80016e2:	4906      	ldr	r1, [pc, #24]	; (80016fc <Echo_Print_Version+0x2c>)
 80016e4:	4668      	mov	r0, sp
 80016e6:	f006 fa0d 	bl	8007b04 <siprintf>
	ECHO_SHELL_PRINT(("%s\n",res_msg));
 80016ea:	4668      	mov	r0, sp
 80016ec:	f006 f9fc 	bl	8007ae8 <puts>
}
 80016f0:	b00b      	add	sp, #44	; 0x2c
 80016f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80016f6:	bf00      	nop
 80016f8:	0800c07c 	.word	0x0800c07c
 80016fc:	0800c088 	.word	0x0800c088

08001700 <Echo_Shell_Input_Print>:
/*
 *  INPUT DATA PRINT
 */
void Echo_Shell_Input_Print()
{
	if (echo_uart2_rcv_byte != 0)
 8001700:	4b07      	ldr	r3, [pc, #28]	; (8001720 <Echo_Shell_Input_Print+0x20>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	b903      	cbnz	r3, 8001708 <Echo_Shell_Input_Print+0x8>
 8001706:	4770      	bx	lr
{
 8001708:	b510      	push	{r4, lr}
	{
		HAL_UART_Transmit(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1, 10);
 800170a:	4c05      	ldr	r4, [pc, #20]	; (8001720 <Echo_Shell_Input_Print+0x20>)
 800170c:	230a      	movs	r3, #10
 800170e:	2201      	movs	r2, #1
 8001710:	4621      	mov	r1, r4
 8001712:	4804      	ldr	r0, [pc, #16]	; (8001724 <Echo_Shell_Input_Print+0x24>)
 8001714:	f005 f92f 	bl	8006976 <HAL_UART_Transmit>
		echo_uart2_rcv_byte = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	7023      	strb	r3, [r4, #0]
	}
}
 800171c:	bd10      	pop	{r4, pc}
 800171e:	bf00      	nop
 8001720:	200004f9 	.word	0x200004f9
 8001724:	20000954 	.word	0x20000954

08001728 <Echo_Shell_Init>:
/**********************/

void Echo_Shell_Init(void)
{
 8001728:	b510      	push	{r4, lr}
	memset(SHELL_MSG_RCV_BUF, '\0', SHELL_MSG_RCV_BUF_SIZE);
 800172a:	4c05      	ldr	r4, [pc, #20]	; (8001740 <Echo_Shell_Init+0x18>)
 800172c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001730:	2100      	movs	r1, #0
 8001732:	1c60      	adds	r0, r4, #1
 8001734:	f005 faba 	bl	8006cac <memset>
	SHELL_MSG_RCV_POS = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	7023      	strb	r3, [r4, #0]
}
 800173c:	bd10      	pop	{r4, pc}
 800173e:	bf00      	nop
 8001740:	200002c4 	.word	0x200002c4

08001744 <Echo_AdminCMD_Check>:

/*
 * CMD EXE >> ADMIN COMMAND CHECK
 */
void Echo_AdminCMD_Check(uint8_t *data, uint16_t len)
{
 8001744:	b538      	push	{r3, r4, r5, lr}
 8001746:	4605      	mov	r5, r0
	uint8_t admin_cmd_cnt;

	for (admin_cmd_cnt = 0; admin_cmd_cnt < admin_cmd_max; admin_cmd_cnt++)
 8001748:	2400      	movs	r4, #0
 800174a:	2c05      	cmp	r4, #5
 800174c:	d80c      	bhi.n	8001768 <Echo_AdminCMD_Check+0x24>
	{
		if (strncmp((const char*) data,
				(const char*) admin_cmd_str_table[admin_cmd_cnt].str,
 800174e:	4b13      	ldr	r3, [pc, #76]	; (800179c <Echo_AdminCMD_Check+0x58>)
				admin_cmd_str_table[admin_cmd_cnt].len) == 0)
 8001750:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
		if (strncmp((const char*) data,
 8001754:	7912      	ldrb	r2, [r2, #4]
 8001756:	f853 1034 	ldr.w	r1, [r3, r4, lsl #3]
 800175a:	4628      	mov	r0, r5
 800175c:	f006 fa6b 	bl	8007c36 <strncmp>
 8001760:	b110      	cbz	r0, 8001768 <Echo_AdminCMD_Check+0x24>
	for (admin_cmd_cnt = 0; admin_cmd_cnt < admin_cmd_max; admin_cmd_cnt++)
 8001762:	3401      	adds	r4, #1
 8001764:	b2e4      	uxtb	r4, r4
 8001766:	e7f0      	b.n	800174a <Echo_AdminCMD_Check+0x6>
		{
			break;
		}
	}
	switch (admin_cmd_cnt)
 8001768:	2c05      	cmp	r4, #5
 800176a:	d806      	bhi.n	800177a <Echo_AdminCMD_Check+0x36>
 800176c:	e8df f004 	tbb	[pc, r4]
 8001770:	0c090603 	.word	0x0c090603
 8001774:	120f      	.short	0x120f
	{
	case START:
		Echo_Set_Sys_FSM_State_Start();
 8001776:	f000 fb41 	bl	8001dfc <Echo_Set_Sys_FSM_State_Start>
		break;

	default:
		break;
	}
}
 800177a:	bd38      	pop	{r3, r4, r5, pc}
		Echo_Set_Sys_FSM_State_Stop();
 800177c:	f000 fb44 	bl	8001e08 <Echo_Set_Sys_FSM_State_Stop>
		break;
 8001780:	e7fb      	b.n	800177a <Echo_AdminCMD_Check+0x36>
		Echo_Flash_Write();
 8001782:	f7ff fe05 	bl	8001390 <Echo_Flash_Write>
		break;
 8001786:	e7f8      	b.n	800177a <Echo_AdminCMD_Check+0x36>
		Echo_Factory_Reset();
 8001788:	f000 f96c 	bl	8001a64 <Echo_Factory_Reset>
		break;
 800178c:	e7f5      	b.n	800177a <Echo_AdminCMD_Check+0x36>
		Echo_Print_Manual();
 800178e:	f7ff ff97 	bl	80016c0 <Echo_Print_Manual>
		break;
 8001792:	e7f2      	b.n	800177a <Echo_AdminCMD_Check+0x36>
		Echo_Print_Version();
 8001794:	f7ff ff9c 	bl	80016d0 <Echo_Print_Version>
}
 8001798:	e7ef      	b.n	800177a <Echo_AdminCMD_Check+0x36>
 800179a:	bf00      	nop
 800179c:	0800c374 	.word	0x0800c374

080017a0 <Echo_ParameterCMD_Check>:

/*
 * CMD EXE >> PARAMETER COMMAND CHECK
 */
void Echo_ParameterCMD_Check(uint8_t *data, uint16_t len)
{
 80017a0:	b570      	push	{r4, r5, r6, lr}
 80017a2:	4605      	mov	r5, r0
 80017a4:	460e      	mov	r6, r1
	uint8_t param_cmd_cnt = 0;

	for (param_cmd_cnt = 0; param_cmd_cnt < parameter_cmd_max; param_cmd_cnt++)
 80017a6:	2400      	movs	r4, #0
 80017a8:	2c08      	cmp	r4, #8
 80017aa:	d80c      	bhi.n	80017c6 <Echo_ParameterCMD_Check+0x26>
	{
		if (strncmp((const char*) data,
				(const char*) parameter_cmd_str_table[param_cmd_cnt].str,
 80017ac:	4b18      	ldr	r3, [pc, #96]	; (8001810 <Echo_ParameterCMD_Check+0x70>)
				parameter_cmd_str_table[param_cmd_cnt].len) == 0)
 80017ae:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
		if (strncmp((const char*) data,
 80017b2:	7912      	ldrb	r2, [r2, #4]
 80017b4:	f853 1034 	ldr.w	r1, [r3, r4, lsl #3]
 80017b8:	4628      	mov	r0, r5
 80017ba:	f006 fa3c 	bl	8007c36 <strncmp>
 80017be:	b110      	cbz	r0, 80017c6 <Echo_ParameterCMD_Check+0x26>
	for (param_cmd_cnt = 0; param_cmd_cnt < parameter_cmd_max; param_cmd_cnt++)
 80017c0:	3401      	adds	r4, #1
 80017c2:	b2e4      	uxtb	r4, r4
 80017c4:	e7f0      	b.n	80017a8 <Echo_ParameterCMD_Check+0x8>
		{
			break;
		}
	}

	switch (param_cmd_cnt)
 80017c6:	2c08      	cmp	r4, #8
 80017c8:	d80a      	bhi.n	80017e0 <Echo_ParameterCMD_Check+0x40>
 80017ca:	e8df f004 	tbb	[pc, r4]
 80017ce:	0a05      	.short	0x0a05
 80017d0:	1b1b160f 	.word	0x1b1b160f
 80017d4:	1b1b      	.short	0x1b1b
 80017d6:	1b          	.byte	0x1b
 80017d7:	00          	.byte	0x00
	{
	case SET_DEADTIME:
		Echo_Set_DT(data, len);
 80017d8:	4631      	mov	r1, r6
 80017da:	4628      	mov	r0, r5
 80017dc:	f000 f984 	bl	8001ae8 <Echo_Set_DT>
		break;

	default:
		break;
	}
}
 80017e0:	bd70      	pop	{r4, r5, r6, pc}
		Echo_Set_PW(data, len);
 80017e2:	4631      	mov	r1, r6
 80017e4:	4628      	mov	r0, r5
 80017e6:	f000 f995 	bl	8001b14 <Echo_Set_PW>
		break;
 80017ea:	e7f9      	b.n	80017e0 <Echo_ParameterCMD_Check+0x40>
		Echo_Set_Sys_FSM_State_Stop();
 80017ec:	f000 fb0c 	bl	8001e08 <Echo_Set_Sys_FSM_State_Stop>
		Echo_Set_HZ(data, len);
 80017f0:	4631      	mov	r1, r6
 80017f2:	4628      	mov	r0, r5
 80017f4:	f000 f99e 	bl	8001b34 <Echo_Set_HZ>
		break;
 80017f8:	e7f2      	b.n	80017e0 <Echo_ParameterCMD_Check+0x40>
		Echo_Set_V_PW(data, len);
 80017fa:	4631      	mov	r1, r6
 80017fc:	4628      	mov	r0, r5
 80017fe:	f000 f9cd 	bl	8001b9c <Echo_Set_V_PW>
		break;
 8001802:	e7ed      	b.n	80017e0 <Echo_ParameterCMD_Check+0x40>
		Echo_Get_Res_Data(param_cmd_cnt - 4);
 8001804:	1f20      	subs	r0, r4, #4
 8001806:	b2c0      	uxtb	r0, r0
 8001808:	f000 f8ca 	bl	80019a0 <Echo_Get_Res_Data>
}
 800180c:	e7e8      	b.n	80017e0 <Echo_ParameterCMD_Check+0x40>
 800180e:	bf00      	nop
 8001810:	0800c3a4 	.word	0x0800c3a4

08001814 <Echo_Shell_CMD_Handle>:
{
 8001814:	b510      	push	{r4, lr}
	while (Echo_Uart2_Get_RCV_Q(&st_byte) == true
 8001816:	e008      	b.n	800182a <Echo_Shell_CMD_Handle+0x16>
			SHELL_MSG_RCV_BUF[SHELL_MSG_RCV_POS] = st_byte;
 8001818:	4a31      	ldr	r2, [pc, #196]	; (80018e0 <Echo_Shell_CMD_Handle+0xcc>)
 800181a:	7811      	ldrb	r1, [r2, #0]
 800181c:	1850      	adds	r0, r2, r1
 800181e:	7043      	strb	r3, [r0, #1]
			SHELL_MSG_RCV_POS++;
 8001820:	3101      	adds	r1, #1
 8001822:	b2cc      	uxtb	r4, r1
 8001824:	7014      	strb	r4, [r2, #0]
			if (st_byte == 13)
 8001826:	2b0d      	cmp	r3, #13
 8001828:	d011      	beq.n	800184e <Echo_Shell_CMD_Handle+0x3a>
	while (Echo_Uart2_Get_RCV_Q(&st_byte) == true
 800182a:	482e      	ldr	r0, [pc, #184]	; (80018e4 <Echo_Shell_CMD_Handle+0xd0>)
 800182c:	f000 fb9e 	bl	8001f6c <Echo_Uart2_Get_RCV_Q>
 8001830:	b350      	cbz	r0, 8001888 <Echo_Shell_CMD_Handle+0x74>
		SHELL_MSG_RCV_FLUSH_CHK_TIME = HAL_GetTick();
 8001832:	f001 f9eb 	bl	8002c0c <HAL_GetTick>
 8001836:	4b2a      	ldr	r3, [pc, #168]	; (80018e0 <Echo_Shell_CMD_Handle+0xcc>)
 8001838:	f8c3 0104 	str.w	r0, [r3, #260]	; 0x104
		if ((st_byte == '#') || SHELL_MSG_RCV_POS != 0)
 800183c:	4b29      	ldr	r3, [pc, #164]	; (80018e4 <Echo_Shell_CMD_Handle+0xd0>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b23      	cmp	r3, #35	; 0x23
 8001842:	d0e9      	beq.n	8001818 <Echo_Shell_CMD_Handle+0x4>
 8001844:	4a26      	ldr	r2, [pc, #152]	; (80018e0 <Echo_Shell_CMD_Handle+0xcc>)
 8001846:	7812      	ldrb	r2, [r2, #0]
 8001848:	2a00      	cmp	r2, #0
 800184a:	d0ee      	beq.n	800182a <Echo_Shell_CMD_Handle+0x16>
 800184c:	e7e4      	b.n	8001818 <Echo_Shell_CMD_Handle+0x4>
				if (strncmp((const char*) SHELL_MSG_RCV_BUF,
 800184e:	2204      	movs	r2, #4
 8001850:	4925      	ldr	r1, [pc, #148]	; (80018e8 <Echo_Shell_CMD_Handle+0xd4>)
 8001852:	4826      	ldr	r0, [pc, #152]	; (80018ec <Echo_Shell_CMD_Handle+0xd8>)
 8001854:	f006 f9ef 	bl	8007c36 <strncmp>
 8001858:	b128      	cbz	r0, 8001866 <Echo_Shell_CMD_Handle+0x52>
						|| strncmp((const char*) SHELL_MSG_RCV_BUF,
 800185a:	2204      	movs	r2, #4
 800185c:	4924      	ldr	r1, [pc, #144]	; (80018f0 <Echo_Shell_CMD_Handle+0xdc>)
 800185e:	4823      	ldr	r0, [pc, #140]	; (80018ec <Echo_Shell_CMD_Handle+0xd8>)
 8001860:	f006 f9e9 	bl	8007c36 <strncmp>
 8001864:	b958      	cbnz	r0, 800187e <Echo_Shell_CMD_Handle+0x6a>
					Echo_ParameterCMD_Check(SHELL_MSG_RCV_BUF,
 8001866:	4621      	mov	r1, r4
 8001868:	4820      	ldr	r0, [pc, #128]	; (80018ec <Echo_Shell_CMD_Handle+0xd8>)
 800186a:	f7ff ff99 	bl	80017a0 <Echo_ParameterCMD_Check>
				Echo_Shell_Init();
 800186e:	f7ff ff5b 	bl	8001728 <Echo_Shell_Init>
				SHELL_MSG_RCV_HANDSHAKING_TIME = HAL_GetTick();
 8001872:	f001 f9cb 	bl	8002c0c <HAL_GetTick>
 8001876:	4b1a      	ldr	r3, [pc, #104]	; (80018e0 <Echo_Shell_CMD_Handle+0xcc>)
 8001878:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
 800187c:	e7d5      	b.n	800182a <Echo_Shell_CMD_Handle+0x16>
					Echo_AdminCMD_Check(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 800187e:	4621      	mov	r1, r4
 8001880:	481a      	ldr	r0, [pc, #104]	; (80018ec <Echo_Shell_CMD_Handle+0xd8>)
 8001882:	f7ff ff5f 	bl	8001744 <Echo_AdminCMD_Check>
 8001886:	e7f2      	b.n	800186e <Echo_Shell_CMD_Handle+0x5a>
	if (SHELL_MSG_RCV_POS > 0)
 8001888:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <Echo_Shell_CMD_Handle+0xcc>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	b923      	cbnz	r3, 8001898 <Echo_Shell_CMD_Handle+0x84>
	if (Echo_Get_Sys_FSM_State() == ECHO_SYS_STATE_RUN)
 800188e:	f000 faaf 	bl	8001df0 <Echo_Get_Sys_FSM_State>
 8001892:	2802      	cmp	r0, #2
 8001894:	d014      	beq.n	80018c0 <Echo_Shell_CMD_Handle+0xac>
}
 8001896:	bd10      	pop	{r4, pc}
		if (HAL_GetTick() - SHELL_MSG_RCV_FLUSH_CHK_TIME
 8001898:	f001 f9b8 	bl	8002c0c <HAL_GetTick>
 800189c:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <Echo_Shell_CMD_Handle+0xcc>)
 800189e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80018a2:	1ac0      	subs	r0, r0, r3
 80018a4:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 80018a8:	d9f1      	bls.n	800188e <Echo_Shell_CMD_Handle+0x7a>
			ECHO_SHELL_PRINT(("BT_MSG: Flush timeout\n"));
 80018aa:	4812      	ldr	r0, [pc, #72]	; (80018f4 <Echo_Shell_CMD_Handle+0xe0>)
 80018ac:	f006 f91c 	bl	8007ae8 <puts>
			ECHO_SHELL_PRINT_CHAR(SHELL_MSG_RCV_BUF, SHELL_MSG_RCV_POS);
 80018b0:	480b      	ldr	r0, [pc, #44]	; (80018e0 <Echo_Shell_CMD_Handle+0xcc>)
 80018b2:	f810 1b01 	ldrb.w	r1, [r0], #1
 80018b6:	f7ff fef1 	bl	800169c <Echo_ShellPrint_Char>
			Echo_Shell_Init();
 80018ba:	f7ff ff35 	bl	8001728 <Echo_Shell_Init>
 80018be:	e7e6      	b.n	800188e <Echo_Shell_CMD_Handle+0x7a>
		if (HAL_GetTick() - SHELL_MSG_RCV_HANDSHAKING_TIME
 80018c0:	f001 f9a4 	bl	8002c0c <HAL_GetTick>
 80018c4:	4b06      	ldr	r3, [pc, #24]	; (80018e0 <Echo_Shell_CMD_Handle+0xcc>)
 80018c6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80018ca:	1ac0      	subs	r0, r0, r3
 80018cc:	f242 7310 	movw	r3, #10000	; 0x2710
 80018d0:	4298      	cmp	r0, r3
 80018d2:	d9e0      	bls.n	8001896 <Echo_Shell_CMD_Handle+0x82>
			SHELL_MSG_RCV_HANDSHAKING_TIME = HAL_GetTick();
 80018d4:	f001 f99a 	bl	8002c0c <HAL_GetTick>
 80018d8:	4b01      	ldr	r3, [pc, #4]	; (80018e0 <Echo_Shell_CMD_Handle+0xcc>)
 80018da:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
}
 80018de:	e7da      	b.n	8001896 <Echo_Shell_CMD_Handle+0x82>
 80018e0:	200002c4 	.word	0x200002c4
 80018e4:	200003d0 	.word	0x200003d0
 80018e8:	0800c0a0 	.word	0x0800c0a0
 80018ec:	200002c5 	.word	0x200002c5
 80018f0:	0800c0a8 	.word	0x0800c0a8
 80018f4:	0800c0b0 	.word	0x0800c0b0

080018f8 <HAL_TIM_PeriodElapsedCallback>:
	}
}
#endif

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018f8:	b508      	push	{r3, lr}
 80018fa:	ed2d 8b02 	vpush	{d8}
		ECHO_SHELL_PRINT(
				("PEAK VOLTAGE : %f\n",Echo_ADC_Calc_Peak_V(adc_avg_data)));
	}
#endif

	if (htim->Instance == TIM16)
 80018fe:	6802      	ldr	r2, [r0, #0]
 8001900:	4b18      	ldr	r3, [pc, #96]	; (8001964 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001902:	429a      	cmp	r2, r3
 8001904:	d002      	beq.n	800190c <HAL_TIM_PeriodElapsedCallback+0x14>
			ADC2_CONV_OK = false;
		}

#endif
	}
}
 8001906:	ecbd 8b02 	vpop	{d8}
 800190a:	bd08      	pop	{r3, pc}
		if (Echo_Get_ADC1_State() == ECHO_ADC1_CONV_OK)
 800190c:	f7ff fc68 	bl	80011e0 <Echo_Get_ADC1_State>
 8001910:	2803      	cmp	r0, #3
 8001912:	d1f8      	bne.n	8001906 <HAL_TIM_PeriodElapsedCallback+0xe>
			float adc_avg_data = Echo_Stepup_ADC1_AVG();
 8001914:	f7ff fc32 	bl	800117c <Echo_Stepup_ADC1_AVG>
 8001918:	eeb0 8a40 	vmov.f32	s16, s0
			ECHO_SHELL_PRINT(("ADC1 DATA : %f\n",adc_avg_data));
 800191c:	ee10 0a10 	vmov	r0, s0
 8001920:	f7fe fe12 	bl	8000548 <__aeabi_f2d>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	480f      	ldr	r0, [pc, #60]	; (8001968 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800192a:	f006 f841 	bl	80079b0 <iprintf>
			ECHO_SHELL_PRINT(
 800192e:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 8001932:	eddf 0a0e 	vldr	s1, [pc, #56]	; 800196c <HAL_TIM_PeriodElapsedCallback+0x74>
 8001936:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8001970 <HAL_TIM_PeriodElapsedCallback+0x78>
 800193a:	ee18 3a10 	vmov	r3, s16
 800193e:	b298      	uxth	r0, r3
 8001940:	f7ff fc36 	bl	80011b0 <Echo_ADC_Calc_Stepup_V>
 8001944:	ee10 0a10 	vmov	r0, s0
 8001948:	f7fe fdfe 	bl	8000548 <__aeabi_f2d>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4808      	ldr	r0, [pc, #32]	; (8001974 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001952:	f006 f82d 	bl	80079b0 <iprintf>
			ECHO_SHELL_PRINT(("----------\r\n"));
 8001956:	4808      	ldr	r0, [pc, #32]	; (8001978 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001958:	f006 f8c6 	bl	8007ae8 <puts>
			Echo_Set_ADC1_State(ECHO_ADC1_PRINT_OK);
 800195c:	2004      	movs	r0, #4
 800195e:	f7ff fc45 	bl	80011ec <Echo_Set_ADC1_State>
}
 8001962:	e7d0      	b.n	8001906 <HAL_TIM_PeriodElapsedCallback+0xe>
 8001964:	40014400 	.word	0x40014400
 8001968:	0800c3ec 	.word	0x0800c3ec
 800196c:	42dc0000 	.word	0x42dc0000
 8001970:	45610000 	.word	0x45610000
 8001974:	0800c3fc 	.word	0x0800c3fc
 8001978:	0800c414 	.word	0x0800c414

0800197c <Echo_VPW_SET_TP_ON>:
	Echo_Pulse_V_PW_Config();
	Echo_Get_Res_Data(RESPONSE_VOLTAGE_PW);
}

void Echo_VPW_SET_TP_ON(void)
{
 800197c:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(DAC0_GPIO_Port, DAC0_Pin, GPIO_PIN_SET);
 800197e:	2201      	movs	r2, #1
 8001980:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001984:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001988:	f002 fc7d 	bl	8004286 <HAL_GPIO_WritePin>
}
 800198c:	bd08      	pop	{r3, pc}

0800198e <Echo_VPW_TP_OFF>:

void Echo_VPW_TP_OFF(void)
{
 800198e:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(DAC0_GPIO_Port, DAC0_Pin, GPIO_PIN_RESET);
 8001990:	2200      	movs	r2, #0
 8001992:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001996:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800199a:	f002 fc74 	bl	8004286 <HAL_GPIO_WritePin>
}
 800199e:	bd08      	pop	{r3, pc}

080019a0 <Echo_Get_Res_Data>:

/*
 * DATA PRINTER
 * */
void Echo_Get_Res_Data(uint8_t select_msg)
{
 80019a0:	b510      	push	{r4, lr}
 80019a2:	b088      	sub	sp, #32
 80019a4:	4604      	mov	r4, r0
	char mes_head[11] =
 80019a6:	2300      	movs	r3, #0
 80019a8:	9305      	str	r3, [sp, #20]
 80019aa:	9306      	str	r3, [sp, #24]
 80019ac:	f8cd 301b 	str.w	r3, [sp, #27]
	{ '\0', };
	strcpy((char*) mes_head,
 80019b0:	4b22      	ldr	r3, [pc, #136]	; (8001a3c <Echo_Get_Res_Data+0x9c>)
 80019b2:	f853 1030 	ldr.w	r1, [r3, r0, lsl #3]
 80019b6:	a805      	add	r0, sp, #20
 80019b8:	f006 f935 	bl	8007c26 <strcpy>
			(const char*) get_prm_cmd_str_table[select_msg].str);

	switch (select_msg)
 80019bc:	2c04      	cmp	r4, #4
 80019be:	d80b      	bhi.n	80019d8 <Echo_Get_Res_Data+0x38>
 80019c0:	e8df f004 	tbb	[pc, r4]
 80019c4:	20181003 	.word	0x20181003
 80019c8:	2d          	.byte	0x2d
 80019c9:	00          	.byte	0x00
	{
	case RESPONSE_DEADTIME:
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 80019ca:	4b1d      	ldr	r3, [pc, #116]	; (8001a40 <Echo_Get_Res_Data+0xa0>)
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	aa05      	add	r2, sp, #20
 80019d0:	491c      	ldr	r1, [pc, #112]	; (8001a44 <Echo_Get_Res_Data+0xa4>)
 80019d2:	481d      	ldr	r0, [pc, #116]	; (8001a48 <Echo_Get_Res_Data+0xa8>)
 80019d4:	f006 f896 	bl	8007b04 <siprintf>
				pwm_param.pulse_width, pwm_param.pulse_freq, v_step_tv);
		break;
	default:
		break;
	}
	ECHO_SHELL_PRINT(("%s\r\n", res_msg));
 80019d8:	491b      	ldr	r1, [pc, #108]	; (8001a48 <Echo_Get_Res_Data+0xa8>)
 80019da:	481c      	ldr	r0, [pc, #112]	; (8001a4c <Echo_Get_Res_Data+0xac>)
 80019dc:	f005 ffe8 	bl	80079b0 <iprintf>
}
 80019e0:	b008      	add	sp, #32
 80019e2:	bd10      	pop	{r4, pc}
		sprintf((char*) res_msg, (const char*) "%s %d us\r\n\r\n", mes_head,
 80019e4:	4b16      	ldr	r3, [pc, #88]	; (8001a40 <Echo_Get_Res_Data+0xa0>)
 80019e6:	885b      	ldrh	r3, [r3, #2]
 80019e8:	aa05      	add	r2, sp, #20
 80019ea:	4916      	ldr	r1, [pc, #88]	; (8001a44 <Echo_Get_Res_Data+0xa4>)
 80019ec:	4816      	ldr	r0, [pc, #88]	; (8001a48 <Echo_Get_Res_Data+0xa8>)
 80019ee:	f006 f889 	bl	8007b04 <siprintf>
		break;
 80019f2:	e7f1      	b.n	80019d8 <Echo_Get_Res_Data+0x38>
		sprintf((char*) res_msg, (const char*) "%s %d Hz\r\n\r\n", mes_head,
 80019f4:	4b12      	ldr	r3, [pc, #72]	; (8001a40 <Echo_Get_Res_Data+0xa0>)
 80019f6:	889b      	ldrh	r3, [r3, #4]
 80019f8:	aa05      	add	r2, sp, #20
 80019fa:	4915      	ldr	r1, [pc, #84]	; (8001a50 <Echo_Get_Res_Data+0xb0>)
 80019fc:	4812      	ldr	r0, [pc, #72]	; (8001a48 <Echo_Get_Res_Data+0xa8>)
 80019fe:	f006 f881 	bl	8007b04 <siprintf>
		break;
 8001a02:	e7e9      	b.n	80019d8 <Echo_Get_Res_Data+0x38>
		sprintf((char*) res_msg, (const char*) "%s %d PW\r\n\r\n", mes_head,
 8001a04:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <Echo_Get_Res_Data+0xb4>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	aa05      	add	r2, sp, #20
 8001a0a:	4913      	ldr	r1, [pc, #76]	; (8001a58 <Echo_Get_Res_Data+0xb8>)
 8001a0c:	480e      	ldr	r0, [pc, #56]	; (8001a48 <Echo_Get_Res_Data+0xa8>)
 8001a0e:	f006 f879 	bl	8007b04 <siprintf>
		Echo_VPW_SET_TP_ON();
 8001a12:	f7ff ffb3 	bl	800197c <Echo_VPW_SET_TP_ON>
		vpw_set_flag = true;
 8001a16:	4b11      	ldr	r3, [pc, #68]	; (8001a5c <Echo_Get_Res_Data+0xbc>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	701a      	strb	r2, [r3, #0]
		break;
 8001a1c:	e7dc      	b.n	80019d8 <Echo_Get_Res_Data+0x38>
				"VPW: %d us\r\n\r\n", mes_head, pwm_param.dead_time,
 8001a1e:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <Echo_Get_Res_Data+0xa0>)
				pwm_param.pulse_width, pwm_param.pulse_freq, v_step_tv);
 8001a20:	885a      	ldrh	r2, [r3, #2]
 8001a22:	8899      	ldrh	r1, [r3, #4]
		sprintf((char*) res_msg, (const char*) "%s\r\n"
 8001a24:	480b      	ldr	r0, [pc, #44]	; (8001a54 <Echo_Get_Res_Data+0xb4>)
 8001a26:	6800      	ldr	r0, [r0, #0]
 8001a28:	9002      	str	r0, [sp, #8]
 8001a2a:	9101      	str	r1, [sp, #4]
 8001a2c:	9200      	str	r2, [sp, #0]
 8001a2e:	881b      	ldrh	r3, [r3, #0]
 8001a30:	aa05      	add	r2, sp, #20
 8001a32:	490b      	ldr	r1, [pc, #44]	; (8001a60 <Echo_Get_Res_Data+0xc0>)
 8001a34:	4804      	ldr	r0, [pc, #16]	; (8001a48 <Echo_Get_Res_Data+0xa8>)
 8001a36:	f006 f865 	bl	8007b04 <siprintf>
		break;
 8001a3a:	e7cd      	b.n	80019d8 <Echo_Get_Res_Data+0x38>
 8001a3c:	0800c51c 	.word	0x0800c51c
 8001a40:	200003ec 	.word	0x200003ec
 8001a44:	0800c420 	.word	0x0800c420
 8001a48:	200003f4 	.word	0x200003f4
 8001a4c:	0800c484 	.word	0x0800c484
 8001a50:	0800c430 	.word	0x0800c430
 8001a54:	2000000c 	.word	0x2000000c
 8001a58:	0800c440 	.word	0x0800c440
 8001a5c:	200004f4 	.word	0x200004f4
 8001a60:	0800c450 	.word	0x0800c450

08001a64 <Echo_Factory_Reset>:

/*
 * FACTORY RESET
 * */
void Echo_Factory_Reset()
{
 8001a64:	b508      	push	{r3, lr}
	pwm_param.dead_time = 20;
 8001a66:	4b07      	ldr	r3, [pc, #28]	; (8001a84 <Echo_Factory_Reset+0x20>)
 8001a68:	2214      	movs	r2, #20
 8001a6a:	801a      	strh	r2, [r3, #0]
	pwm_param.pulse_width = 1000;
 8001a6c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a70:	805a      	strh	r2, [r3, #2]
	pwm_param.pulse_freq = 100;
 8001a72:	2264      	movs	r2, #100	; 0x64
 8001a74:	809a      	strh	r2, [r3, #4]
	v_step_tv = VOLTAGE_STEP_TARGET_VALUE;
 8001a76:	4b04      	ldr	r3, [pc, #16]	; (8001a88 <Echo_Factory_Reset+0x24>)
 8001a78:	220a      	movs	r2, #10
 8001a7a:	601a      	str	r2, [r3, #0]
	Echo_Flash_Write();
 8001a7c:	f7ff fc88 	bl	8001390 <Echo_Flash_Write>
}
 8001a80:	bd08      	pop	{r3, pc}
 8001a82:	bf00      	nop
 8001a84:	200003ec 	.word	0x200003ec
 8001a88:	2000000c 	.word	0x2000000c

08001a8c <Echo_Pulse_Prm_Config>:
#ifdef ECHO_PULSE_DMA
/*
 * PWM VALUE WRITE TO REGISTOR
 * */
void Echo_Pulse_Prm_Config()
{
 8001a8c:	b410      	push	{r4}
	/* HZ SETTING */
	TIM2->CNT = 0;
 8001a8e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a92:	2300      	movs	r3, #0
 8001a94:	6243      	str	r3, [r0, #36]	; 0x24
	TIM2->ARR = PULSE_FREQ_ARR - 1;
 8001a96:	4910      	ldr	r1, [pc, #64]	; (8001ad8 <Echo_Pulse_Prm_Config+0x4c>)
 8001a98:	888a      	ldrh	r2, [r1, #4]
 8001a9a:	4b10      	ldr	r3, [pc, #64]	; (8001adc <Echo_Pulse_Prm_Config+0x50>)
 8001a9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	62c3      	str	r3, [r0, #44]	; 0x2c

	/* PULSE and DEAD TIME SETTING */
	TIM2->CCR2 = ANODE_PULSE_TIME;
 8001aa4:	884a      	ldrh	r2, [r1, #2]
 8001aa6:	f102 030a 	add.w	r3, r2, #10
 8001aaa:	6383      	str	r3, [r0, #56]	; 0x38
	cathode_pwm_arr[0] = CATHODE_PULSE_TIME0;
 8001aac:	880b      	ldrh	r3, [r1, #0]
 8001aae:	eb03 0042 	add.w	r0, r3, r2, lsl #1
 8001ab2:	f100 040a 	add.w	r4, r0, #10
 8001ab6:	490a      	ldr	r1, [pc, #40]	; (8001ae0 <Echo_Pulse_Prm_Config+0x54>)
 8001ab8:	600c      	str	r4, [r1, #0]
	cathode_pwm_arr[1] = CATHODE_PULSE_TIME1;
 8001aba:	4413      	add	r3, r2
 8001abc:	604b      	str	r3, [r1, #4]
	current_ctrl_proc_arr[0] = CURRENT_CTRL_TIME0;
 8001abe:	3205      	adds	r2, #5
 8001ac0:	4908      	ldr	r1, [pc, #32]	; (8001ae4 <Echo_Pulse_Prm_Config+0x58>)
 8001ac2:	600a      	str	r2, [r1, #0]
	current_ctrl_proc_arr[1] = CURRENT_CTRL_TIME1;
 8001ac4:	3305      	adds	r3, #5
 8001ac6:	604b      	str	r3, [r1, #4]
	current_ctrl_proc_arr[2] = CURRENT_CTRL_TIME2;
 8001ac8:	3005      	adds	r0, #5
 8001aca:	6088      	str	r0, [r1, #8]
	current_ctrl_proc_arr[3] = CURRENT_CTRL_TIME3;
 8001acc:	2305      	movs	r3, #5
 8001ace:	60cb      	str	r3, [r1, #12]
}
 8001ad0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	200003ec 	.word	0x200003ec
 8001adc:	000f4240 	.word	0x000f4240
 8001ae0:	200003d4 	.word	0x200003d4
 8001ae4:	200003dc 	.word	0x200003dc

08001ae8 <Echo_Set_DT>:
{
 8001ae8:	b510      	push	{r4, lr}
	sscanf((const char*) data, (const char*) "#setDT,%hd%*[^\r]",
 8001aea:	4c08      	ldr	r4, [pc, #32]	; (8001b0c <Echo_Set_DT+0x24>)
 8001aec:	4622      	mov	r2, r4
 8001aee:	4908      	ldr	r1, [pc, #32]	; (8001b10 <Echo_Set_DT+0x28>)
 8001af0:	f006 f828 	bl	8007b44 <siscanf>
	if (pwm_param.dead_time < (GLICH_DEBOUNCING_TIME * 2))
 8001af4:	8823      	ldrh	r3, [r4, #0]
 8001af6:	2b09      	cmp	r3, #9
 8001af8:	d801      	bhi.n	8001afe <Echo_Set_DT+0x16>
		pwm_param.dead_time = GLICH_DEBOUNCING_TIME * 2;
 8001afa:	220a      	movs	r2, #10
 8001afc:	8022      	strh	r2, [r4, #0]
	Echo_Pulse_Prm_Config();
 8001afe:	f7ff ffc5 	bl	8001a8c <Echo_Pulse_Prm_Config>
	Echo_Get_Res_Data(RESPONSE_DEADTIME);
 8001b02:	2000      	movs	r0, #0
 8001b04:	f7ff ff4c 	bl	80019a0 <Echo_Get_Res_Data>
}
 8001b08:	bd10      	pop	{r4, pc}
 8001b0a:	bf00      	nop
 8001b0c:	200003ec 	.word	0x200003ec
 8001b10:	0800c48c 	.word	0x0800c48c

08001b14 <Echo_Set_PW>:
{
 8001b14:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setPW,%hd%*[^\r]",
 8001b16:	4a05      	ldr	r2, [pc, #20]	; (8001b2c <Echo_Set_PW+0x18>)
 8001b18:	4905      	ldr	r1, [pc, #20]	; (8001b30 <Echo_Set_PW+0x1c>)
 8001b1a:	f006 f813 	bl	8007b44 <siscanf>
	Echo_Pulse_Prm_Config();
 8001b1e:	f7ff ffb5 	bl	8001a8c <Echo_Pulse_Prm_Config>
	Echo_Get_Res_Data(RESPONSE_PULSEWIDTH);
 8001b22:	2001      	movs	r0, #1
 8001b24:	f7ff ff3c 	bl	80019a0 <Echo_Get_Res_Data>
}
 8001b28:	bd08      	pop	{r3, pc}
 8001b2a:	bf00      	nop
 8001b2c:	200003ee 	.word	0x200003ee
 8001b30:	0800c4a0 	.word	0x0800c4a0

08001b34 <Echo_Set_HZ>:
{
 8001b34:	b510      	push	{r4, lr}
	sscanf((const char*) data, (const char*) "#setHZ,%hd%*[^\r]",
 8001b36:	4c11      	ldr	r4, [pc, #68]	; (8001b7c <Echo_Set_HZ+0x48>)
 8001b38:	1d22      	adds	r2, r4, #4
 8001b3a:	4911      	ldr	r1, [pc, #68]	; (8001b80 <Echo_Set_HZ+0x4c>)
 8001b3c:	f006 f802 	bl	8007b44 <siscanf>
	if (PULSE_FREQ_ARR <= (TOTAL_PULSE_WIDTH_TIME * 2))
 8001b40:	88a3      	ldrh	r3, [r4, #4]
 8001b42:	4a10      	ldr	r2, [pc, #64]	; (8001b84 <Echo_Set_HZ+0x50>)
 8001b44:	fb92 f2f3 	sdiv	r2, r2, r3
 8001b48:	8863      	ldrh	r3, [r4, #2]
 8001b4a:	3305      	adds	r3, #5
 8001b4c:	8821      	ldrh	r1, [r4, #0]
 8001b4e:	440b      	add	r3, r1
 8001b50:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 8001b54:	dc01      	bgt.n	8001b5a <Echo_Set_HZ+0x26>
		pwm_param.pulse_freq = 1;
 8001b56:	2201      	movs	r2, #1
 8001b58:	80a2      	strh	r2, [r4, #4]
	if (Echo_Get_Sys_FSM_State() == ECHO_SYS_STATE_RUN)
 8001b5a:	f000 f949 	bl	8001df0 <Echo_Get_Sys_FSM_State>
 8001b5e:	2802      	cmp	r0, #2
 8001b60:	d005      	beq.n	8001b6e <Echo_Set_HZ+0x3a>
		Echo_Pulse_Prm_Config();
 8001b62:	f7ff ff93 	bl	8001a8c <Echo_Pulse_Prm_Config>
	Echo_Get_Res_Data(RESPONSE_FREQUENCY);
 8001b66:	2002      	movs	r0, #2
 8001b68:	f7ff ff1a 	bl	80019a0 <Echo_Get_Res_Data>
}
 8001b6c:	bd10      	pop	{r4, pc}
		Echo_Set_Sys_FSM_State_Stop();
 8001b6e:	f000 f94b 	bl	8001e08 <Echo_Set_Sys_FSM_State_Stop>
		Echo_Pulse_Prm_Config();
 8001b72:	f7ff ff8b 	bl	8001a8c <Echo_Pulse_Prm_Config>
		Echo_Set_Sys_FSM_State_Start();
 8001b76:	f000 f941 	bl	8001dfc <Echo_Set_Sys_FSM_State_Start>
 8001b7a:	e7f4      	b.n	8001b66 <Echo_Set_HZ+0x32>
 8001b7c:	200003ec 	.word	0x200003ec
 8001b80:	0800c4b4 	.word	0x0800c4b4
 8001b84:	000f4240 	.word	0x000f4240

08001b88 <Echo_Pulse_V_PW_Config>:
/*
 * STEP UP PWM VALUE WRITE TO REGISTOR
 * */
void Echo_Pulse_V_PW_Config()
{
	TIM1->CCR1 = v_step_tv;
 8001b88:	4b02      	ldr	r3, [pc, #8]	; (8001b94 <Echo_Pulse_V_PW_Config+0xc>)
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	4b02      	ldr	r3, [pc, #8]	; (8001b98 <Echo_Pulse_V_PW_Config+0x10>)
 8001b8e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	2000000c 	.word	0x2000000c
 8001b98:	40012c00 	.word	0x40012c00

08001b9c <Echo_Set_V_PW>:
{
 8001b9c:	b508      	push	{r3, lr}
	sscanf((const char*) data, (const char*) "#setVPW,%d%*[^\r]", &v_step_tv);
 8001b9e:	4a09      	ldr	r2, [pc, #36]	; (8001bc4 <Echo_Set_V_PW+0x28>)
 8001ba0:	4909      	ldr	r1, [pc, #36]	; (8001bc8 <Echo_Set_V_PW+0x2c>)
 8001ba2:	f005 ffcf 	bl	8007b44 <siscanf>
	if (Echo_Get_Sys_FSM_State() == ECHO_SYS_STATE_RUN)
 8001ba6:	f000 f923 	bl	8001df0 <Echo_Get_Sys_FSM_State>
 8001baa:	2802      	cmp	r0, #2
 8001bac:	d005      	beq.n	8001bba <Echo_Set_V_PW+0x1e>
	Echo_Pulse_V_PW_Config();
 8001bae:	f7ff ffeb 	bl	8001b88 <Echo_Pulse_V_PW_Config>
	Echo_Get_Res_Data(RESPONSE_VOLTAGE_PW);
 8001bb2:	2003      	movs	r0, #3
 8001bb4:	f7ff fef4 	bl	80019a0 <Echo_Get_Res_Data>
}
 8001bb8:	bd08      	pop	{r3, pc}
		HAL_TIM_Base_Start_IT(&htim16);
 8001bba:	4804      	ldr	r0, [pc, #16]	; (8001bcc <Echo_Set_V_PW+0x30>)
 8001bbc:	f003 fae2 	bl	8005184 <HAL_TIM_Base_Start_IT>
 8001bc0:	e7f5      	b.n	8001bae <Echo_Set_V_PW+0x12>
 8001bc2:	bf00      	nop
 8001bc4:	2000000c 	.word	0x2000000c
 8001bc8:	0800c4c8 	.word	0x0800c4c8
 8001bcc:	20000838 	.word	0x20000838

08001bd0 <Echo_StepUP_Stop>:

/*
 * Stimulation Voltage Setting Start AND Stop
 * */
void Echo_StepUP_Stop()
{
 8001bd0:	b508      	push	{r3, lr}
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4803      	ldr	r0, [pc, #12]	; (8001be4 <Echo_StepUP_Stop+0x14>)
 8001bd6:	f004 f8f5 	bl	8005dc4 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(&htim16);
 8001bda:	4803      	ldr	r0, [pc, #12]	; (8001be8 <Echo_StepUP_Stop+0x18>)
 8001bdc:	f003 fb08 	bl	80051f0 <HAL_TIM_Base_Stop_IT>
}
 8001be0:	bd08      	pop	{r3, pc}
 8001be2:	bf00      	nop
 8001be4:	200007ec 	.word	0x200007ec
 8001be8:	20000838 	.word	0x20000838

08001bec <Echo_Stim_Stop>:
{
 8001bec:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2); // ANODE
 8001bee:	4c0a      	ldr	r4, [pc, #40]	; (8001c18 <Echo_Stim_Stop+0x2c>)
 8001bf0:	2104      	movs	r1, #4
 8001bf2:	4620      	mov	r0, r4
 8001bf4:	f004 f8e6 	bl	8005dc4 <HAL_TIM_PWM_Stop>
	HAL_TIM_OC_Stop_DMA(&htim2, TIM_CHANNEL_1); // CURRENT
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	4620      	mov	r0, r4
 8001bfc:	f003 ffbc 	bl	8005b78 <HAL_TIM_OC_Stop_DMA>
	HAL_TIM_OC_Stop_DMA(&htim2, TIM_CHANNEL_4); // CATHODE
 8001c00:	210c      	movs	r1, #12
 8001c02:	4620      	mov	r0, r4
 8001c04:	f003 ffb8 	bl	8005b78 <HAL_TIM_OC_Stop_DMA>
	Echo_StepUP_Stop();
 8001c08:	f7ff ffe2 	bl	8001bd0 <Echo_StepUP_Stop>
	Echo_Stop_ADC2_Conv();
 8001c0c:	f7ff faaa 	bl	8001164 <Echo_Stop_ADC2_Conv>
	HAL_TIM_Base_Stop_IT(&htim2);
 8001c10:	4620      	mov	r0, r4
 8001c12:	f003 faed 	bl	80051f0 <HAL_TIM_Base_Stop_IT>
}
 8001c16:	bd10      	pop	{r4, pc}
 8001c18:	20000884 	.word	0x20000884

08001c1c <Echo_StepUP_Start>:

void Echo_StepUP_Start()
{
 8001c1c:	b508      	push	{r3, lr}
	TIM1->CCR1 = v_step_tv;
 8001c1e:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <Echo_StepUP_Start+0x1c>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <Echo_StepUP_Start+0x20>)
 8001c24:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001c26:	2100      	movs	r1, #0
 8001c28:	4805      	ldr	r0, [pc, #20]	; (8001c40 <Echo_StepUP_Start+0x24>)
 8001c2a:	f004 f833 	bl	8005c94 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim16);
 8001c2e:	4805      	ldr	r0, [pc, #20]	; (8001c44 <Echo_StepUP_Start+0x28>)
 8001c30:	f003 faa8 	bl	8005184 <HAL_TIM_Base_Start_IT>
}
 8001c34:	bd08      	pop	{r3, pc}
 8001c36:	bf00      	nop
 8001c38:	2000000c 	.word	0x2000000c
 8001c3c:	40012c00 	.word	0x40012c00
 8001c40:	200007ec 	.word	0x200007ec
 8001c44:	20000838 	.word	0x20000838

08001c48 <Echo_Stim_Start>:
{
 8001c48:	b510      	push	{r4, lr}
 8001c4a:	b08a      	sub	sp, #40	; 0x28
	TIM_MasterConfigTypeDef sMasterConfig =
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	9307      	str	r3, [sp, #28]
 8001c50:	9308      	str	r3, [sp, #32]
 8001c52:	9309      	str	r3, [sp, #36]	; 0x24
	TIM_OC_InitTypeDef sConfigOC =
 8001c54:	9300      	str	r3, [sp, #0]
 8001c56:	9301      	str	r3, [sp, #4]
 8001c58:	9302      	str	r3, [sp, #8]
 8001c5a:	9303      	str	r3, [sp, #12]
 8001c5c:	9304      	str	r3, [sp, #16]
 8001c5e:	9305      	str	r3, [sp, #20]
 8001c60:	9306      	str	r3, [sp, #24]
	htim2.Instance = TIM2;
 8001c62:	4841      	ldr	r0, [pc, #260]	; (8001d68 <Echo_Stim_Start+0x120>)
 8001c64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c68:	6002      	str	r2, [r0, #0]
	htim2.Init.Prescaler = 79;
 8001c6a:	224f      	movs	r2, #79	; 0x4f
 8001c6c:	6042      	str	r2, [r0, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c6e:	6083      	str	r3, [r0, #8]
	htim2.Init.Period = 999;
 8001c70:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c74:	60c2      	str	r2, [r0, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c76:	6103      	str	r3, [r0, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c78:	2380      	movs	r3, #128	; 0x80
 8001c7a:	6183      	str	r3, [r0, #24]
	if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001c7c:	f003 fc92 	bl	80055a4 <HAL_TIM_OC_Init>
 8001c80:	2800      	cmp	r0, #0
 8001c82:	d15e      	bne.n	8001d42 <Echo_Stim_Start+0xfa>
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c84:	4838      	ldr	r0, [pc, #224]	; (8001d68 <Echo_Stim_Start+0x120>)
 8001c86:	f003 fcbd 	bl	8005604 <HAL_TIM_PWM_Init>
 8001c8a:	2800      	cmp	r0, #0
 8001c8c:	d15c      	bne.n	8001d48 <Echo_Stim_Start+0x100>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c8e:	2320      	movs	r3, #32
 8001c90:	9307      	str	r3, [sp, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c92:	2300      	movs	r3, #0
 8001c94:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c96:	a907      	add	r1, sp, #28
 8001c98:	4833      	ldr	r0, [pc, #204]	; (8001d68 <Echo_Stim_Start+0x120>)
 8001c9a:	f004 f8e9 	bl	8005e70 <HAL_TIMEx_MasterConfigSynchronization>
 8001c9e:	2800      	cmp	r0, #0
 8001ca0:	d155      	bne.n	8001d4e <Echo_Stim_Start+0x106>
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001ca2:	2330      	movs	r3, #48	; 0x30
 8001ca4:	9300      	str	r3, [sp, #0]
	sConfigOC.Pulse = 5;
 8001ca6:	2305      	movs	r3, #5
 8001ca8:	9301      	str	r3, [sp, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001caa:	2200      	movs	r2, #0
 8001cac:	9202      	str	r2, [sp, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cae:	9204      	str	r2, [sp, #16]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cb0:	4669      	mov	r1, sp
 8001cb2:	482d      	ldr	r0, [pc, #180]	; (8001d68 <Echo_Stim_Start+0x120>)
 8001cb4:	f003 fd12 	bl	80056dc <HAL_TIM_OC_ConfigChannel>
 8001cb8:	2800      	cmp	r0, #0
 8001cba:	d14b      	bne.n	8001d54 <Echo_Stim_Start+0x10c>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cbc:	2360      	movs	r3, #96	; 0x60
 8001cbe:	9300      	str	r3, [sp, #0]
	sConfigOC.Pulse = 1010;
 8001cc0:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8001cc4:	9301      	str	r3, [sp, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cc6:	2204      	movs	r2, #4
 8001cc8:	4669      	mov	r1, sp
 8001cca:	4827      	ldr	r0, [pc, #156]	; (8001d68 <Echo_Stim_Start+0x120>)
 8001ccc:	f003 fd43 	bl	8005756 <HAL_TIM_PWM_ConfigChannel>
 8001cd0:	2800      	cmp	r0, #0
 8001cd2:	d142      	bne.n	8001d5a <Echo_Stim_Start+0x112>
	__HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 8001cd4:	4824      	ldr	r0, [pc, #144]	; (8001d68 <Echo_Stim_Start+0x120>)
 8001cd6:	6802      	ldr	r2, [r0, #0]
 8001cd8:	6993      	ldr	r3, [r2, #24]
 8001cda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001cde:	6193      	str	r3, [r2, #24]
	sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001ce0:	2330      	movs	r3, #48	; 0x30
 8001ce2:	9300      	str	r3, [sp, #0]
	sConfigOC.Pulse = 1040;
 8001ce4:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8001ce8:	9301      	str	r3, [sp, #4]
	if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cea:	220c      	movs	r2, #12
 8001cec:	4669      	mov	r1, sp
 8001cee:	f003 fcf5 	bl	80056dc <HAL_TIM_OC_ConfigChannel>
 8001cf2:	2800      	cmp	r0, #0
 8001cf4:	d134      	bne.n	8001d60 <Echo_Stim_Start+0x118>
	HAL_TIM_MspPostInit(&htim2);
 8001cf6:	4c1c      	ldr	r4, [pc, #112]	; (8001d68 <Echo_Stim_Start+0x120>)
 8001cf8:	4620      	mov	r0, r4
 8001cfa:	f000 fd6d 	bl	80027d8 <HAL_TIM_MspPostInit>
	Echo_Pulse_Prm_Config();
 8001cfe:	f7ff fec5 	bl	8001a8c <Echo_Pulse_Prm_Config>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // PA1 TIM2 CH_2 ANODE
 8001d02:	2104      	movs	r1, #4
 8001d04:	4620      	mov	r0, r4
 8001d06:	f003 ffc5 	bl	8005c94 <HAL_TIM_PWM_Start>
	HAL_TIM_OC_Start_DMA(&htim2, TIM_CHANNEL_1,
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	4a17      	ldr	r2, [pc, #92]	; (8001d6c <Echo_Stim_Start+0x124>)
 8001d0e:	2100      	movs	r1, #0
 8001d10:	4620      	mov	r0, r4
 8001d12:	f003 fdcd 	bl	80058b0 <HAL_TIM_OC_Start_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch1, (DMA_IT_TC | DMA_IT_HT)); // HAL_DMA_Start_IT
 8001d16:	4b16      	ldr	r3, [pc, #88]	; (8001d70 <Echo_Stim_Start+0x128>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	6813      	ldr	r3, [r2, #0]
 8001d1c:	f023 0306 	bic.w	r3, r3, #6
 8001d20:	6013      	str	r3, [r2, #0]
	HAL_TIM_OC_Start_DMA(&htim2, TIM_CHANNEL_4, (uint32_t*) cathode_pwm_arr, 2); // PA3 TIM2 CH_4 CATHODE
 8001d22:	2302      	movs	r3, #2
 8001d24:	4a13      	ldr	r2, [pc, #76]	; (8001d74 <Echo_Stim_Start+0x12c>)
 8001d26:	210c      	movs	r1, #12
 8001d28:	4620      	mov	r0, r4
 8001d2a:	f003 fdc1 	bl	80058b0 <HAL_TIM_OC_Start_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_tim2_ch2_ch4, (DMA_IT_TC | DMA_IT_HT)); // HAL_DMA_Start_IT
 8001d2e:	4b12      	ldr	r3, [pc, #72]	; (8001d78 <Echo_Stim_Start+0x130>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	6813      	ldr	r3, [r2, #0]
 8001d34:	f023 0306 	bic.w	r3, r3, #6
 8001d38:	6013      	str	r3, [r2, #0]
	Echo_StepUP_Start();
 8001d3a:	f7ff ff6f 	bl	8001c1c <Echo_StepUP_Start>
}
 8001d3e:	b00a      	add	sp, #40	; 0x28
 8001d40:	bd10      	pop	{r4, pc}
		Error_Handler();
 8001d42:	f000 f9cf 	bl	80020e4 <Error_Handler>
 8001d46:	e79d      	b.n	8001c84 <Echo_Stim_Start+0x3c>
		Error_Handler();
 8001d48:	f000 f9cc 	bl	80020e4 <Error_Handler>
 8001d4c:	e79f      	b.n	8001c8e <Echo_Stim_Start+0x46>
		Error_Handler();
 8001d4e:	f000 f9c9 	bl	80020e4 <Error_Handler>
 8001d52:	e7a6      	b.n	8001ca2 <Echo_Stim_Start+0x5a>
		Error_Handler();
 8001d54:	f000 f9c6 	bl	80020e4 <Error_Handler>
 8001d58:	e7b0      	b.n	8001cbc <Echo_Stim_Start+0x74>
		Error_Handler();
 8001d5a:	f000 f9c3 	bl	80020e4 <Error_Handler>
 8001d5e:	e7b9      	b.n	8001cd4 <Echo_Stim_Start+0x8c>
		Error_Handler();
 8001d60:	f000 f9c0 	bl	80020e4 <Error_Handler>
 8001d64:	e7c7      	b.n	8001cf6 <Echo_Stim_Start+0xae>
 8001d66:	bf00      	nop
 8001d68:	20000884 	.word	0x20000884
 8001d6c:	200003dc 	.word	0x200003dc
 8001d70:	2000075c 	.word	0x2000075c
 8001d74:	200003d4 	.word	0x200003d4
 8001d78:	200007a4 	.word	0x200007a4

08001d7c <Echo_PCI_State_Init>:
	MX_TIM6_Init();
}
/**********************/

void Echo_PCI_State_Init()
{
 8001d7c:	b500      	push	{lr}
 8001d7e:	b08f      	sub	sp, #60	; 0x3c
	HAL_Delay(200);
 8001d80:	20c8      	movs	r0, #200	; 0xc8
 8001d82:	f000 ff49 	bl	8002c18 <HAL_Delay>
	char res_msg[55] =
 8001d86:	2100      	movs	r1, #0
 8001d88:	9100      	str	r1, [sp, #0]
 8001d8a:	2233      	movs	r2, #51	; 0x33
 8001d8c:	a801      	add	r0, sp, #4
 8001d8e:	f004 ff8d 	bl	8006cac <memset>
	{ '\0', };
	// FLASH READ
	if (Echo_Flash_Read() != HAL_OK)
 8001d92:	f7ff fb53 	bl	800143c <Echo_Flash_Read>
 8001d96:	b150      	cbz	r0, 8001dae <Echo_PCI_State_Init+0x32>
	{
		pwm_param.dead_time = 20;
 8001d98:	4b12      	ldr	r3, [pc, #72]	; (8001de4 <Echo_PCI_State_Init+0x68>)
 8001d9a:	2214      	movs	r2, #20
 8001d9c:	801a      	strh	r2, [r3, #0]
		pwm_param.pulse_width = 1000;
 8001d9e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001da2:	805a      	strh	r2, [r3, #2]
		pwm_param.pulse_freq = 100;
 8001da4:	2264      	movs	r2, #100	; 0x64
 8001da6:	809a      	strh	r2, [r3, #4]
		v_step_tv = VOLTAGE_STEP_TARGET_VALUE;
 8001da8:	4b0f      	ldr	r3, [pc, #60]	; (8001de8 <Echo_PCI_State_Init+0x6c>)
 8001daa:	220a      	movs	r2, #10
 8001dac:	601a      	str	r2, [r3, #0]
	}

	Echo_Print_Version();
 8001dae:	f7ff fc8f 	bl	80016d0 <Echo_Print_Version>
	sprintf((char*) res_msg, (const char*) "Echo_PCI_State_Init()\r\n"
 8001db2:	f002 ff99 	bl	8004ce8 <HAL_RCC_GetHCLKFreq>
 8001db6:	4602      	mov	r2, r0
 8001db8:	490c      	ldr	r1, [pc, #48]	; (8001dec <Echo_PCI_State_Init+0x70>)
 8001dba:	4668      	mov	r0, sp
 8001dbc:	f005 fea2 	bl	8007b04 <siprintf>
			"SYSTEM CLOCK : %lu Hz\r\n", HAL_RCC_GetHCLKFreq());

	ECHO_SHELL_PRINT(("%s\n", res_msg));
 8001dc0:	4668      	mov	r0, sp
 8001dc2:	f005 fe91 	bl	8007ae8 <puts>
	Echo_ADC_State_Init();
 8001dc6:	f7ff fa5b 	bl	8001280 <Echo_ADC_State_Init>
	Echo_Print_Manual();
 8001dca:	f7ff fc79 	bl	80016c0 <Echo_Print_Manual>
	Echo_LED_Init();
 8001dce:	f7ff fb6b 	bl	80014a8 <Echo_LED_Init>
	Echo_Sys_FSM_State_Init();
 8001dd2:	f000 f85f 	bl	8001e94 <Echo_Sys_FSM_State_Init>
	Echo_Shell_Init();
 8001dd6:	f7ff fca7 	bl	8001728 <Echo_Shell_Init>
	Echo_Uart2_INTERRUPT_ENA();
 8001dda:	f000 f887 	bl	8001eec <Echo_Uart2_INTERRUPT_ENA>
}
 8001dde:	b00f      	add	sp, #60	; 0x3c
 8001de0:	f85d fb04 	ldr.w	pc, [sp], #4
 8001de4:	200003ec 	.word	0x200003ec
 8001de8:	2000000c 	.word	0x2000000c
 8001dec:	0800c544 	.word	0x0800c544

08001df0 <Echo_Get_Sys_FSM_State>:
}

echo_sys_state_t Echo_Get_Sys_FSM_State(void)
{
	return ECHO_CUR_SYS_STATE;
}
 8001df0:	4b01      	ldr	r3, [pc, #4]	; (8001df8 <Echo_Get_Sys_FSM_State+0x8>)
 8001df2:	7818      	ldrb	r0, [r3, #0]
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	200004f8 	.word	0x200004f8

08001dfc <Echo_Set_Sys_FSM_State_Start>:

void Echo_Set_Sys_FSM_State_Start()
{
	cur_state = ECHO_SYS_STATE_RUN;
 8001dfc:	4b01      	ldr	r3, [pc, #4]	; (8001e04 <Echo_Set_Sys_FSM_State_Start+0x8>)
 8001dfe:	2202      	movs	r2, #2
 8001e00:	701a      	strb	r2, [r3, #0]
}
 8001e02:	4770      	bx	lr
 8001e04:	20000010 	.word	0x20000010

08001e08 <Echo_Set_Sys_FSM_State_Stop>:

void Echo_Set_Sys_FSM_State_Stop()
{
	cur_state = ECHO_SYS_STATE_IDLE;
 8001e08:	4b01      	ldr	r3, [pc, #4]	; (8001e10 <Echo_Set_Sys_FSM_State_Stop+0x8>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	701a      	strb	r2, [r3, #0]
}
 8001e0e:	4770      	bx	lr
 8001e10:	20000010 	.word	0x20000010

08001e14 <Echo_Set_Sys_FSM_State>:
	 }
	 */
}

void Echo_Set_Sys_FSM_State(echo_sys_state_t state)
{
 8001e14:	b510      	push	{r4, lr}
 8001e16:	4604      	mov	r4, r0
	/*
	 if (ECHO_CUR_STATE == state || state >= echo_state_max)
	 return;
	 */

	switch (state)
 8001e18:	2803      	cmp	r0, #3
 8001e1a:	d828      	bhi.n	8001e6e <Echo_Set_Sys_FSM_State+0x5a>
 8001e1c:	e8df f000 	tbb	[pc, r0]
 8001e20:	20140802 	.word	0x20140802
	{

	case ECHO_SYS_STATE_INIT:
#ifdef DEBUG
#ifdef ECHO_PULSE_INTERRUPT
		ECHO_SHELL_PRINT(("ECHO STATE INIT\r\n"));
 8001e24:	4814      	ldr	r0, [pc, #80]	; (8001e78 <Echo_Set_Sys_FSM_State+0x64>)
 8001e26:	f005 fe5f 	bl	8007ae8 <puts>
		ECHO_SHELL_PRINT(("UNKNOWN ECHO STATE: %d\n", state));
#endif
		break;

	}
	ECHO_CUR_SYS_STATE = state;
 8001e2a:	4b14      	ldr	r3, [pc, #80]	; (8001e7c <Echo_Set_Sys_FSM_State+0x68>)
 8001e2c:	701c      	strb	r4, [r3, #0]
}
 8001e2e:	bd10      	pop	{r4, pc}
		Echo_Stim_Stop();
 8001e30:	f7ff fedc 	bl	8001bec <Echo_Stim_Stop>
		Echo_Set_LED_State(ECHO_LED_IDLE);
 8001e34:	2001      	movs	r0, #1
 8001e36:	f7ff fb5f 	bl	80014f8 <Echo_Set_LED_State>
		adc1_cur_state = ECHO_ADC1_IDLE;
 8001e3a:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <Echo_Set_Sys_FSM_State+0x6c>)
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	701a      	strb	r2, [r3, #0]
		ECHO_SHELL_PRINT(("ECHO STATE IDLE\r\n"));
 8001e40:	4810      	ldr	r0, [pc, #64]	; (8001e84 <Echo_Set_Sys_FSM_State+0x70>)
 8001e42:	f005 fe51 	bl	8007ae8 <puts>
		break;
 8001e46:	e7f0      	b.n	8001e2a <Echo_Set_Sys_FSM_State+0x16>
		Echo_Stim_Start();
 8001e48:	f7ff fefe 	bl	8001c48 <Echo_Stim_Start>
		Echo_Set_LED_State(ECHO_LED_RUN);
 8001e4c:	2002      	movs	r0, #2
 8001e4e:	f7ff fb53 	bl	80014f8 <Echo_Set_LED_State>
		adc1_cur_state = ECHO_ADC1_RUN;
 8001e52:	4b0b      	ldr	r3, [pc, #44]	; (8001e80 <Echo_Set_Sys_FSM_State+0x6c>)
 8001e54:	2202      	movs	r2, #2
 8001e56:	701a      	strb	r2, [r3, #0]
		ECHO_SHELL_PRINT(("ECHO STATE RUN\r\n"));
 8001e58:	480b      	ldr	r0, [pc, #44]	; (8001e88 <Echo_Set_Sys_FSM_State+0x74>)
 8001e5a:	f005 fe45 	bl	8007ae8 <puts>
		break;
 8001e5e:	e7e4      	b.n	8001e2a <Echo_Set_Sys_FSM_State+0x16>
		Echo_Set_LED_State(ECHO_LED_IDLE);
 8001e60:	2001      	movs	r0, #1
 8001e62:	f7ff fb49 	bl	80014f8 <Echo_Set_LED_State>
		ECHO_SHELL_PRINT(("ECHO STATE ERROR\r\n"));
 8001e66:	4809      	ldr	r0, [pc, #36]	; (8001e8c <Echo_Set_Sys_FSM_State+0x78>)
 8001e68:	f005 fe3e 	bl	8007ae8 <puts>
		break;
 8001e6c:	e7dd      	b.n	8001e2a <Echo_Set_Sys_FSM_State+0x16>
		ECHO_SHELL_PRINT(("UNKNOWN ECHO STATE: %d\n", state));
 8001e6e:	4601      	mov	r1, r0
 8001e70:	4807      	ldr	r0, [pc, #28]	; (8001e90 <Echo_Set_Sys_FSM_State+0x7c>)
 8001e72:	f005 fd9d 	bl	80079b0 <iprintf>
		break;
 8001e76:	e7d8      	b.n	8001e2a <Echo_Set_Sys_FSM_State+0x16>
 8001e78:	0800c574 	.word	0x0800c574
 8001e7c:	200004f8 	.word	0x200004f8
 8001e80:	20000000 	.word	0x20000000
 8001e84:	0800c588 	.word	0x0800c588
 8001e88:	0800c59c 	.word	0x0800c59c
 8001e8c:	0800c5ac 	.word	0x0800c5ac
 8001e90:	0800c5c0 	.word	0x0800c5c0

08001e94 <Echo_Sys_FSM_State_Init>:
{
 8001e94:	b508      	push	{r3, lr}
	ECHO_CUR_SYS_STATE = echo_sys_state_max;
 8001e96:	4b03      	ldr	r3, [pc, #12]	; (8001ea4 <Echo_Sys_FSM_State_Init+0x10>)
 8001e98:	2204      	movs	r2, #4
 8001e9a:	701a      	strb	r2, [r3, #0]
	Echo_Set_Sys_FSM_State(ECHO_SYS_STATE_INIT);
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f7ff ffb9 	bl	8001e14 <Echo_Set_Sys_FSM_State>
}
 8001ea2:	bd08      	pop	{r3, pc}
 8001ea4:	200004f8 	.word	0x200004f8

08001ea8 <Echo_Sys_FSM_State_Handle>:
{
 8001ea8:	b508      	push	{r3, lr}
	if (Echo_Btn_IsHandled() == true)
 8001eaa:	f7ff f9ff 	bl	80012ac <Echo_Btn_IsHandled>
 8001eae:	b128      	cbz	r0, 8001ebc <Echo_Sys_FSM_State_Handle+0x14>
		if (cur_state == ECHO_SYS_STATE_IDLE)
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <Echo_Sys_FSM_State_Handle+0x3c>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	2b01      	cmp	r3, #1
 8001eb6:	d008      	beq.n	8001eca <Echo_Sys_FSM_State_Handle+0x22>
		else if (cur_state == ECHO_SYS_STATE_RUN)
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d00a      	beq.n	8001ed2 <Echo_Sys_FSM_State_Handle+0x2a>
	if (ECHO_CUR_SYS_STATE != cur_state)
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <Echo_Sys_FSM_State_Handle+0x40>)
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	4a08      	ldr	r2, [pc, #32]	; (8001ee4 <Echo_Sys_FSM_State_Handle+0x3c>)
 8001ec2:	7810      	ldrb	r0, [r2, #0]
 8001ec4:	4283      	cmp	r3, r0
 8001ec6:	d108      	bne.n	8001eda <Echo_Sys_FSM_State_Handle+0x32>
}
 8001ec8:	bd08      	pop	{r3, pc}
			cur_state = ECHO_SYS_STATE_RUN;
 8001eca:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <Echo_Sys_FSM_State_Handle+0x3c>)
 8001ecc:	2202      	movs	r2, #2
 8001ece:	701a      	strb	r2, [r3, #0]
 8001ed0:	e7f4      	b.n	8001ebc <Echo_Sys_FSM_State_Handle+0x14>
			cur_state = ECHO_SYS_STATE_IDLE;
 8001ed2:	4b04      	ldr	r3, [pc, #16]	; (8001ee4 <Echo_Sys_FSM_State_Handle+0x3c>)
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	701a      	strb	r2, [r3, #0]
 8001ed8:	e7f0      	b.n	8001ebc <Echo_Sys_FSM_State_Handle+0x14>
		Echo_Set_Sys_FSM_State(cur_state);
 8001eda:	f7ff ff9b 	bl	8001e14 <Echo_Set_Sys_FSM_State>
		Echo_Btn_Handled_Clear();
 8001ede:	f7ff f9eb 	bl	80012b8 <Echo_Btn_Handled_Clear>
}
 8001ee2:	e7f1      	b.n	8001ec8 <Echo_Sys_FSM_State_Handle+0x20>
 8001ee4:	20000010 	.word	0x20000010
 8001ee8:	200004f8 	.word	0x200004f8

08001eec <Echo_Uart2_INTERRUPT_ENA>:

/*
 * UART2 INTERRUPT ENABLE
 * */
void Echo_Uart2_INTERRUPT_ENA(void)
{
 8001eec:	b510      	push	{r4, lr}
	/* Clear state REGs */
	ECHO_USART2_STATE_RESET();
 8001eee:	4b07      	ldr	r3, [pc, #28]	; (8001f0c <Echo_Uart2_INTERRUPT_ENA+0x20>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	801a      	strh	r2, [r3, #0]
 8001ef4:	805a      	strh	r2, [r3, #2]
 8001ef6:	809a      	strh	r2, [r3, #4]
	HAL_UART_AbortReceive_IT(&ECHO_USART2_HANDLE);
 8001ef8:	4c05      	ldr	r4, [pc, #20]	; (8001f10 <Echo_Uart2_INTERRUPT_ENA+0x24>)
 8001efa:	4620      	mov	r0, r4
 8001efc:	f004 f87e 	bl	8005ffc <HAL_UART_AbortReceive_IT>
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001f00:	2201      	movs	r2, #1
 8001f02:	4904      	ldr	r1, [pc, #16]	; (8001f14 <Echo_Uart2_INTERRUPT_ENA+0x28>)
 8001f04:	4620      	mov	r0, r4
 8001f06:	f004 fe77 	bl	8006bf8 <HAL_UART_Receive_IT>
}
 8001f0a:	bd10      	pop	{r4, pc}
 8001f0c:	200004fc 	.word	0x200004fc
 8001f10:	20000954 	.word	0x20000954
 8001f14:	200004f9 	.word	0x200004f9

08001f18 <HAL_UART_RxCpltCallback>:

/*
 * 1. UART RX Interrupt
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001f18:	b508      	push	{r3, lr}
	if (huart->Instance == USART1)
 8001f1a:	6803      	ldr	r3, [r0, #0]
 8001f1c:	4a0f      	ldr	r2, [pc, #60]	; (8001f5c <HAL_UART_RxCpltCallback+0x44>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d003      	beq.n	8001f2a <HAL_UART_RxCpltCallback+0x12>
	{
	}
	else if (huart->Instance == USART2)
 8001f22:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d005      	beq.n	8001f36 <HAL_UART_RxCpltCallback+0x1e>
	{
		Echo_Uart2_RCV_Q_Put_INLINE(echo_uart2_rcv_byte);
	}
	HAL_UART_Receive_IT(&ECHO_USART2_HANDLE, &echo_uart2_rcv_byte, 1);
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	490c      	ldr	r1, [pc, #48]	; (8001f60 <HAL_UART_RxCpltCallback+0x48>)
 8001f2e:	480d      	ldr	r0, [pc, #52]	; (8001f64 <HAL_UART_RxCpltCallback+0x4c>)
 8001f30:	f004 fe62 	bl	8006bf8 <HAL_UART_Receive_IT>
}
 8001f34:	bd08      	pop	{r3, pc}
		Echo_Uart2_RCV_Q_Put_INLINE(echo_uart2_rcv_byte);
 8001f36:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <HAL_UART_RxCpltCallback+0x48>)
 8001f38:	7818      	ldrb	r0, [r3, #0]
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001f3a:	4a0b      	ldr	r2, [pc, #44]	; (8001f68 <HAL_UART_RxCpltCallback+0x50>)
 8001f3c:	8853      	ldrh	r3, [r2, #2]
 8001f3e:	3301      	adds	r3, #1
			% ECHO_USART2_RCV_Q_SIZE;
 8001f40:	4259      	negs	r1, r3
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	b2c9      	uxtb	r1, r1
 8001f46:	bf58      	it	pl
 8001f48:	424b      	negpl	r3, r1
	echo_uart2_state.q_rear = (echo_uart2_state.q_rear + 1)
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	8053      	strh	r3, [r2, #2]
	echo_uart2_state.queue[echo_uart2_state.q_rear] = item;
 8001f4e:	4413      	add	r3, r2
 8001f50:	7198      	strb	r0, [r3, #6]
	echo_uart2_state.item_num++;
 8001f52:	8893      	ldrh	r3, [r2, #4]
 8001f54:	3301      	adds	r3, #1
 8001f56:	8093      	strh	r3, [r2, #4]
}
 8001f58:	e7e7      	b.n	8001f2a <HAL_UART_RxCpltCallback+0x12>
 8001f5a:	bf00      	nop
 8001f5c:	40013800 	.word	0x40013800
 8001f60:	200004f9 	.word	0x200004f9
 8001f64:	20000954 	.word	0x20000954
 8001f68:	200004fc 	.word	0x200004fc

08001f6c <Echo_Uart2_Get_RCV_Q>:
/**********************/

bool Echo_Uart2_Get_RCV_Q(uint8_t *item)
{
 8001f6c:	b538      	push	{r3, r4, r5, lr}
 8001f6e:	4604      	mov	r4, r0
	bool data_valid;
#ifdef DEBUG
	ECHO_SHELL_PRINT(("aulUsart1GetRcvQ()\n"));
 8001f70:	480f      	ldr	r0, [pc, #60]	; (8001fb0 <Echo_Uart2_Get_RCV_Q+0x44>)
 8001f72:	f005 fdb9 	bl	8007ae8 <puts>
#endif
	data_valid = false;

	if (echo_uart2_state.item_num > 0)
 8001f76:	4b0f      	ldr	r3, [pc, #60]	; (8001fb4 <Echo_Uart2_Get_RCV_Q+0x48>)
 8001f78:	889b      	ldrh	r3, [r3, #4]
 8001f7a:	b90b      	cbnz	r3, 8001f80 <Echo_Uart2_Get_RCV_Q+0x14>
	data_valid = false;
 8001f7c:	2000      	movs	r0, #0
		;

		data_valid = true;
	}
	return data_valid;
}
 8001f7e:	bd38      	pop	{r3, r4, r5, pc}
		echo_uart2_state.q_front = (echo_uart2_state.q_front + 1)
 8001f80:	4d0c      	ldr	r5, [pc, #48]	; (8001fb4 <Echo_Uart2_Get_RCV_Q+0x48>)
 8001f82:	882b      	ldrh	r3, [r5, #0]
 8001f84:	3301      	adds	r3, #1
				% ECHO_USART2_RCV_Q_SIZE;
 8001f86:	425a      	negs	r2, r3
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	b2d2      	uxtb	r2, r2
 8001f8c:	bf58      	it	pl
 8001f8e:	4253      	negpl	r3, r2
		echo_uart2_state.q_front = (echo_uart2_state.q_front + 1)
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	802b      	strh	r3, [r5, #0]
		*item = echo_uart2_state.queue[echo_uart2_state.q_front];
 8001f94:	442b      	add	r3, r5
 8001f96:	799b      	ldrb	r3, [r3, #6]
 8001f98:	7023      	strb	r3, [r4, #0]
		ECHO_USART2_MUTEX_LOCK
 8001f9a:	2026      	movs	r0, #38	; 0x26
 8001f9c:	f001 fd3a 	bl	8003a14 <HAL_NVIC_DisableIRQ>
		echo_uart2_state.item_num--;
 8001fa0:	88ab      	ldrh	r3, [r5, #4]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	80ab      	strh	r3, [r5, #4]
		ECHO_USART2_MUTEX_UNLOCK
 8001fa6:	2026      	movs	r0, #38	; 0x26
 8001fa8:	f001 fd26 	bl	80039f8 <HAL_NVIC_EnableIRQ>
		data_valid = true;
 8001fac:	2001      	movs	r0, #1
 8001fae:	e7e6      	b.n	8001f7e <Echo_Uart2_Get_RCV_Q+0x12>
 8001fb0:	0800c5d8 	.word	0x0800c5d8
 8001fb4:	200004fc 	.word	0x200004fc

08001fb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fb8:	b570      	push	{r4, r5, r6, lr}
 8001fba:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fbc:	2400      	movs	r4, #0
 8001fbe:	9405      	str	r4, [sp, #20]
 8001fc0:	9406      	str	r4, [sp, #24]
 8001fc2:	9407      	str	r4, [sp, #28]
 8001fc4:	9408      	str	r4, [sp, #32]
 8001fc6:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fc8:	4b2a      	ldr	r3, [pc, #168]	; (8002074 <MX_GPIO_Init+0xbc>)
 8001fca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001fcc:	f042 0204 	orr.w	r2, r2, #4
 8001fd0:	64da      	str	r2, [r3, #76]	; 0x4c
 8001fd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001fd4:	f002 0204 	and.w	r2, r2, #4
 8001fd8:	9201      	str	r2, [sp, #4]
 8001fda:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fdc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001fde:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fe2:	64da      	str	r2, [r3, #76]	; 0x4c
 8001fe4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001fe6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001fea:	9202      	str	r2, [sp, #8]
 8001fec:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ff0:	f042 0201 	orr.w	r2, r2, #1
 8001ff4:	64da      	str	r2, [r3, #76]	; 0x4c
 8001ff6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001ff8:	f002 0201 	and.w	r2, r2, #1
 8001ffc:	9203      	str	r2, [sp, #12]
 8001ffe:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002000:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002002:	f042 0202 	orr.w	r2, r2, #2
 8002006:	64da      	str	r2, [r3, #76]	; 0x4c
 8002008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	9304      	str	r3, [sp, #16]
 8002010:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|DAC0_Pin|DAC1_Pin
 8002012:	4622      	mov	r2, r4
 8002014:	f641 6130 	movw	r1, #7728	; 0x1e30
 8002018:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800201c:	f002 f933 	bl	8004286 <HAL_GPIO_WritePin>
                          |DAC2_Pin|DAC3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, QCC_CTRL0_Pin|QCC_CTRL1_Pin|LED_Pin|BIPHASIC_SW_Pin
 8002020:	4d15      	ldr	r5, [pc, #84]	; (8002078 <MX_GPIO_Init+0xc0>)
 8002022:	4622      	mov	r2, r4
 8002024:	f242 0133 	movw	r1, #8243	; 0x2033
 8002028:	4628      	mov	r0, r5
 800202a:	f002 f92c 	bl	8004286 <HAL_GPIO_WritePin>
                          |PEAK_DISCHG_SW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : START_BTN_Pin */
  GPIO_InitStruct.Pin = START_BTN_Pin;
 800202e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002032:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002034:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002036:	2302      	movs	r3, #2
 8002038:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(START_BTN_GPIO_Port, &GPIO_InitStruct);
 800203a:	a905      	add	r1, sp, #20
 800203c:	480f      	ldr	r0, [pc, #60]	; (800207c <MX_GPIO_Init+0xc4>)
 800203e:	f002 f83d 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SMPS_EN_Pin SMPS_V1_Pin DAC0_Pin DAC1_Pin
                           DAC2_Pin DAC3_Pin */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|DAC0_Pin|DAC1_Pin
 8002042:	f641 6330 	movw	r3, #7728	; 0x1e30
 8002046:	9305      	str	r3, [sp, #20]
                          |DAC2_Pin|DAC3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002048:	2601      	movs	r6, #1
 800204a:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002050:	a905      	add	r1, sp, #20
 8002052:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002056:	f002 f831 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pins : QCC_CTRL0_Pin QCC_CTRL1_Pin LED_Pin BIPHASIC_SW_Pin
                           PEAK_DISCHG_SW_Pin */
  GPIO_InitStruct.Pin = QCC_CTRL0_Pin|QCC_CTRL1_Pin|LED_Pin|BIPHASIC_SW_Pin
 800205a:	f242 0333 	movw	r3, #8243	; 0x2033
 800205e:	9305      	str	r3, [sp, #20]
                          |PEAK_DISCHG_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002060:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002064:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002066:	a905      	add	r1, sp, #20
 8002068:	4628      	mov	r0, r5
 800206a:	f002 f827 	bl	80040bc <HAL_GPIO_Init>

}
 800206e:	b00a      	add	sp, #40	; 0x28
 8002070:	bd70      	pop	{r4, r5, r6, pc}
 8002072:	bf00      	nop
 8002074:	40021000 	.word	0x40021000
 8002078:	48000400 	.word	0x48000400
 800207c:	48000800 	.word	0x48000800

08002080 <MX_DMA_Init>:
{
 8002080:	b500      	push	{lr}
 8002082:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002084:	4b16      	ldr	r3, [pc, #88]	; (80020e0 <MX_DMA_Init+0x60>)
 8002086:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002088:	f042 0201 	orr.w	r2, r2, #1
 800208c:	649a      	str	r2, [r3, #72]	; 0x48
 800208e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	9301      	str	r3, [sp, #4]
 8002096:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8002098:	2200      	movs	r2, #0
 800209a:	2102      	movs	r1, #2
 800209c:	200b      	movs	r0, #11
 800209e:	f001 fc73 	bl	8003988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80020a2:	200b      	movs	r0, #11
 80020a4:	f001 fca8 	bl	80039f8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 2, 0);
 80020a8:	2200      	movs	r2, #0
 80020aa:	2102      	movs	r1, #2
 80020ac:	200c      	movs	r0, #12
 80020ae:	f001 fc6b 	bl	8003988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80020b2:	200c      	movs	r0, #12
 80020b4:	f001 fca0 	bl	80039f8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80020b8:	2200      	movs	r2, #0
 80020ba:	4611      	mov	r1, r2
 80020bc:	200f      	movs	r0, #15
 80020be:	f001 fc63 	bl	8003988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80020c2:	200f      	movs	r0, #15
 80020c4:	f001 fc98 	bl	80039f8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80020c8:	2200      	movs	r2, #0
 80020ca:	4611      	mov	r1, r2
 80020cc:	2011      	movs	r0, #17
 80020ce:	f001 fc5b 	bl	8003988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80020d2:	2011      	movs	r0, #17
 80020d4:	f001 fc90 	bl	80039f8 <HAL_NVIC_EnableIRQ>
}
 80020d8:	b003      	add	sp, #12
 80020da:	f85d fb04 	ldr.w	pc, [sp], #4
 80020de:	bf00      	nop
 80020e0:	40021000 	.word	0x40021000

080020e4 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020e4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80020e6:	e7fe      	b.n	80020e6 <Error_Handler+0x2>

080020e8 <MX_TIM1_Init>:
{
 80020e8:	b510      	push	{r4, lr}
 80020ea:	b096      	sub	sp, #88	; 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ec:	2400      	movs	r4, #0
 80020ee:	9413      	str	r4, [sp, #76]	; 0x4c
 80020f0:	9414      	str	r4, [sp, #80]	; 0x50
 80020f2:	9415      	str	r4, [sp, #84]	; 0x54
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020f4:	940c      	str	r4, [sp, #48]	; 0x30
 80020f6:	940d      	str	r4, [sp, #52]	; 0x34
 80020f8:	940e      	str	r4, [sp, #56]	; 0x38
 80020fa:	940f      	str	r4, [sp, #60]	; 0x3c
 80020fc:	9410      	str	r4, [sp, #64]	; 0x40
 80020fe:	9411      	str	r4, [sp, #68]	; 0x44
 8002100:	9412      	str	r4, [sp, #72]	; 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002102:	222c      	movs	r2, #44	; 0x2c
 8002104:	4621      	mov	r1, r4
 8002106:	a801      	add	r0, sp, #4
 8002108:	f004 fdd0 	bl	8006cac <memset>
  htim1.Instance = TIM1;
 800210c:	4825      	ldr	r0, [pc, #148]	; (80021a4 <MX_TIM1_Init+0xbc>)
 800210e:	4b26      	ldr	r3, [pc, #152]	; (80021a8 <MX_TIM1_Init+0xc0>)
 8002110:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8002112:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002114:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 9999;
 8002116:	f242 730f 	movw	r3, #9999	; 0x270f
 800211a:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800211c:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 800211e:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002120:	2380      	movs	r3, #128	; 0x80
 8002122:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002124:	f003 fa6e 	bl	8005604 <HAL_TIM_PWM_Init>
 8002128:	2800      	cmp	r0, #0
 800212a:	d132      	bne.n	8002192 <MX_TIM1_Init+0xaa>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800212c:	2300      	movs	r3, #0
 800212e:	9313      	str	r3, [sp, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002130:	9314      	str	r3, [sp, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002132:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002134:	a913      	add	r1, sp, #76	; 0x4c
 8002136:	481b      	ldr	r0, [pc, #108]	; (80021a4 <MX_TIM1_Init+0xbc>)
 8002138:	f003 fe9a 	bl	8005e70 <HAL_TIMEx_MasterConfigSynchronization>
 800213c:	2800      	cmp	r0, #0
 800213e:	d12a      	bne.n	8002196 <MX_TIM1_Init+0xae>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002140:	2360      	movs	r3, #96	; 0x60
 8002142:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.Pulse = 1;
 8002144:	2301      	movs	r3, #1
 8002146:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002148:	2200      	movs	r2, #0
 800214a:	920e      	str	r2, [sp, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800214c:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800214e:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002150:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002152:	9212      	str	r2, [sp, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002154:	a90c      	add	r1, sp, #48	; 0x30
 8002156:	4813      	ldr	r0, [pc, #76]	; (80021a4 <MX_TIM1_Init+0xbc>)
 8002158:	f003 fafd 	bl	8005756 <HAL_TIM_PWM_ConfigChannel>
 800215c:	b9e8      	cbnz	r0, 800219a <MX_TIM1_Init+0xb2>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800215e:	2300      	movs	r3, #0
 8002160:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002162:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002164:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002166:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002168:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800216a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800216e:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002170:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002172:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002174:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002178:	9209      	str	r2, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800217a:	930a      	str	r3, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800217c:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800217e:	a901      	add	r1, sp, #4
 8002180:	4808      	ldr	r0, [pc, #32]	; (80021a4 <MX_TIM1_Init+0xbc>)
 8002182:	f003 fead 	bl	8005ee0 <HAL_TIMEx_ConfigBreakDeadTime>
 8002186:	b950      	cbnz	r0, 800219e <MX_TIM1_Init+0xb6>
  HAL_TIM_MspPostInit(&htim1);
 8002188:	4806      	ldr	r0, [pc, #24]	; (80021a4 <MX_TIM1_Init+0xbc>)
 800218a:	f000 fb25 	bl	80027d8 <HAL_TIM_MspPostInit>
}
 800218e:	b016      	add	sp, #88	; 0x58
 8002190:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002192:	f7ff ffa7 	bl	80020e4 <Error_Handler>
    Error_Handler();
 8002196:	f7ff ffa5 	bl	80020e4 <Error_Handler>
    Error_Handler();
 800219a:	f7ff ffa3 	bl	80020e4 <Error_Handler>
    Error_Handler();
 800219e:	f7ff ffa1 	bl	80020e4 <Error_Handler>
 80021a2:	bf00      	nop
 80021a4:	200007ec 	.word	0x200007ec
 80021a8:	40012c00 	.word	0x40012c00

080021ac <MX_TIM2_Init>:
{
 80021ac:	b500      	push	{lr}
 80021ae:	b08b      	sub	sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021b0:	2300      	movs	r3, #0
 80021b2:	9307      	str	r3, [sp, #28]
 80021b4:	9308      	str	r3, [sp, #32]
 80021b6:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021b8:	9300      	str	r3, [sp, #0]
 80021ba:	9301      	str	r3, [sp, #4]
 80021bc:	9302      	str	r3, [sp, #8]
 80021be:	9303      	str	r3, [sp, #12]
 80021c0:	9304      	str	r3, [sp, #16]
 80021c2:	9305      	str	r3, [sp, #20]
 80021c4:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 80021c6:	482c      	ldr	r0, [pc, #176]	; (8002278 <MX_TIM2_Init+0xcc>)
 80021c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021cc:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 79;
 80021ce:	224f      	movs	r2, #79	; 0x4f
 80021d0:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021d2:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 999;
 80021d4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021d8:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021da:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021dc:	2380      	movs	r3, #128	; 0x80
 80021de:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 80021e0:	f003 f9e0 	bl	80055a4 <HAL_TIM_OC_Init>
 80021e4:	2800      	cmp	r0, #0
 80021e6:	d13b      	bne.n	8002260 <MX_TIM2_Init+0xb4>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80021e8:	4823      	ldr	r0, [pc, #140]	; (8002278 <MX_TIM2_Init+0xcc>)
 80021ea:	f003 fa0b 	bl	8005604 <HAL_TIM_PWM_Init>
 80021ee:	2800      	cmp	r0, #0
 80021f0:	d138      	bne.n	8002264 <MX_TIM2_Init+0xb8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80021f2:	2320      	movs	r3, #32
 80021f4:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f6:	2300      	movs	r3, #0
 80021f8:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021fa:	a907      	add	r1, sp, #28
 80021fc:	481e      	ldr	r0, [pc, #120]	; (8002278 <MX_TIM2_Init+0xcc>)
 80021fe:	f003 fe37 	bl	8005e70 <HAL_TIMEx_MasterConfigSynchronization>
 8002202:	2800      	cmp	r0, #0
 8002204:	d130      	bne.n	8002268 <MX_TIM2_Init+0xbc>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002206:	2330      	movs	r3, #48	; 0x30
 8002208:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 5;
 800220a:	2305      	movs	r3, #5
 800220c:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800220e:	2200      	movs	r2, #0
 8002210:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002212:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002214:	4669      	mov	r1, sp
 8002216:	4818      	ldr	r0, [pc, #96]	; (8002278 <MX_TIM2_Init+0xcc>)
 8002218:	f003 fa60 	bl	80056dc <HAL_TIM_OC_ConfigChannel>
 800221c:	bb30      	cbnz	r0, 800226c <MX_TIM2_Init+0xc0>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800221e:	2360      	movs	r3, #96	; 0x60
 8002220:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 1010;
 8002222:	f240 33f2 	movw	r3, #1010	; 0x3f2
 8002226:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002228:	2204      	movs	r2, #4
 800222a:	4669      	mov	r1, sp
 800222c:	4812      	ldr	r0, [pc, #72]	; (8002278 <MX_TIM2_Init+0xcc>)
 800222e:	f003 fa92 	bl	8005756 <HAL_TIM_PWM_ConfigChannel>
 8002232:	b9e8      	cbnz	r0, 8002270 <MX_TIM2_Init+0xc4>
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim2, TIM_CHANNEL_2);
 8002234:	4810      	ldr	r0, [pc, #64]	; (8002278 <MX_TIM2_Init+0xcc>)
 8002236:	6802      	ldr	r2, [r0, #0]
 8002238:	6993      	ldr	r3, [r2, #24]
 800223a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800223e:	6193      	str	r3, [r2, #24]
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002240:	2330      	movs	r3, #48	; 0x30
 8002242:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 1040;
 8002244:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8002248:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800224a:	220c      	movs	r2, #12
 800224c:	4669      	mov	r1, sp
 800224e:	f003 fa45 	bl	80056dc <HAL_TIM_OC_ConfigChannel>
 8002252:	b978      	cbnz	r0, 8002274 <MX_TIM2_Init+0xc8>
  HAL_TIM_MspPostInit(&htim2);
 8002254:	4808      	ldr	r0, [pc, #32]	; (8002278 <MX_TIM2_Init+0xcc>)
 8002256:	f000 fabf 	bl	80027d8 <HAL_TIM_MspPostInit>
}
 800225a:	b00b      	add	sp, #44	; 0x2c
 800225c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002260:	f7ff ff40 	bl	80020e4 <Error_Handler>
    Error_Handler();
 8002264:	f7ff ff3e 	bl	80020e4 <Error_Handler>
    Error_Handler();
 8002268:	f7ff ff3c 	bl	80020e4 <Error_Handler>
    Error_Handler();
 800226c:	f7ff ff3a 	bl	80020e4 <Error_Handler>
    Error_Handler();
 8002270:	f7ff ff38 	bl	80020e4 <Error_Handler>
    Error_Handler();
 8002274:	f7ff ff36 	bl	80020e4 <Error_Handler>
 8002278:	20000884 	.word	0x20000884

0800227c <MX_TIM16_Init>:
{
 800227c:	b508      	push	{r3, lr}
  htim16.Instance = TIM16;
 800227e:	480a      	ldr	r0, [pc, #40]	; (80022a8 <MX_TIM16_Init+0x2c>)
 8002280:	4b0a      	ldr	r3, [pc, #40]	; (80022ac <MX_TIM16_Init+0x30>)
 8002282:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 79;
 8002284:	234f      	movs	r3, #79	; 0x4f
 8002286:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002288:	2300      	movs	r3, #0
 800228a:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 999;
 800228c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002290:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002292:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8002294:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002296:	2380      	movs	r3, #128	; 0x80
 8002298:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800229a:	f003 f953 	bl	8005544 <HAL_TIM_Base_Init>
 800229e:	b900      	cbnz	r0, 80022a2 <MX_TIM16_Init+0x26>
}
 80022a0:	bd08      	pop	{r3, pc}
    Error_Handler();
 80022a2:	f7ff ff1f 	bl	80020e4 <Error_Handler>
 80022a6:	bf00      	nop
 80022a8:	20000838 	.word	0x20000838
 80022ac:	40014400 	.word	0x40014400

080022b0 <MX_USART2_UART_Init>:
{
 80022b0:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 80022b2:	480b      	ldr	r0, [pc, #44]	; (80022e0 <MX_USART2_UART_Init+0x30>)
 80022b4:	4b0b      	ldr	r3, [pc, #44]	; (80022e4 <MX_USART2_UART_Init+0x34>)
 80022b6:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 80022b8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80022bc:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022be:	2300      	movs	r3, #0
 80022c0:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022c2:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022c4:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022c6:	220c      	movs	r2, #12
 80022c8:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ca:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022cc:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022ce:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022d0:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022d2:	f004 fbf4 	bl	8006abe <HAL_UART_Init>
 80022d6:	b900      	cbnz	r0, 80022da <MX_USART2_UART_Init+0x2a>
}
 80022d8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80022da:	f7ff ff03 	bl	80020e4 <Error_Handler>
 80022de:	bf00      	nop
 80022e0:	20000954 	.word	0x20000954
 80022e4:	40004400 	.word	0x40004400

080022e8 <MX_USART1_UART_Init>:
{
 80022e8:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80022ea:	480b      	ldr	r0, [pc, #44]	; (8002318 <MX_USART1_UART_Init+0x30>)
 80022ec:	4b0b      	ldr	r3, [pc, #44]	; (800231c <MX_USART1_UART_Init+0x34>)
 80022ee:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80022f0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80022f4:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022f6:	2300      	movs	r3, #0
 80022f8:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022fa:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022fc:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022fe:	220c      	movs	r2, #12
 8002300:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002302:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002304:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002306:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002308:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800230a:	f004 fbd8 	bl	8006abe <HAL_UART_Init>
 800230e:	b900      	cbnz	r0, 8002312 <MX_USART1_UART_Init+0x2a>
}
 8002310:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002312:	f7ff fee7 	bl	80020e4 <Error_Handler>
 8002316:	bf00      	nop
 8002318:	200008d0 	.word	0x200008d0
 800231c:	40013800 	.word	0x40013800

08002320 <MX_ADC1_Init>:
{
 8002320:	b500      	push	{lr}
 8002322:	b08b      	sub	sp, #44	; 0x2c
  ADC_MultiModeTypeDef multimode = {0};
 8002324:	2300      	movs	r3, #0
 8002326:	9307      	str	r3, [sp, #28]
 8002328:	9308      	str	r3, [sp, #32]
 800232a:	9309      	str	r3, [sp, #36]	; 0x24
  ADC_ChannelConfTypeDef sConfig = {0};
 800232c:	9301      	str	r3, [sp, #4]
 800232e:	9302      	str	r3, [sp, #8]
 8002330:	9303      	str	r3, [sp, #12]
 8002332:	9304      	str	r3, [sp, #16]
 8002334:	9305      	str	r3, [sp, #20]
 8002336:	9306      	str	r3, [sp, #24]
  hadc1.Instance = ADC1;
 8002338:	481c      	ldr	r0, [pc, #112]	; (80023ac <MX_ADC1_Init+0x8c>)
 800233a:	4a1d      	ldr	r2, [pc, #116]	; (80023b0 <MX_ADC1_Init+0x90>)
 800233c:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800233e:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002340:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002342:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002344:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002346:	2208      	movs	r2, #8
 8002348:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800234a:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800234c:	2201      	movs	r2, #1
 800234e:	7642      	strb	r2, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8002350:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002352:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002356:	6283      	str	r3, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002358:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800235a:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800235e:	6343      	str	r3, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002360:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002364:	f000 fc6c 	bl	8002c40 <HAL_ADC_Init>
 8002368:	b9c8      	cbnz	r0, 800239e <MX_ADC1_Init+0x7e>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800236a:	2300      	movs	r3, #0
 800236c:	9307      	str	r3, [sp, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800236e:	a907      	add	r1, sp, #28
 8002370:	480e      	ldr	r0, [pc, #56]	; (80023ac <MX_ADC1_Init+0x8c>)
 8002372:	f001 fa6b 	bl	800384c <HAL_ADCEx_MultiModeConfigChannel>
 8002376:	b9a0      	cbnz	r0, 80023a2 <MX_ADC1_Init+0x82>
  sConfig.Channel = ADC_CHANNEL_11;
 8002378:	4b0e      	ldr	r3, [pc, #56]	; (80023b4 <MX_ADC1_Init+0x94>)
 800237a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800237c:	2306      	movs	r3, #6
 800237e:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8002380:	2304      	movs	r3, #4
 8002382:	9303      	str	r3, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002384:	227f      	movs	r2, #127	; 0x7f
 8002386:	9204      	str	r2, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002388:	9305      	str	r3, [sp, #20]
  sConfig.Offset = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800238e:	a901      	add	r1, sp, #4
 8002390:	4806      	ldr	r0, [pc, #24]	; (80023ac <MX_ADC1_Init+0x8c>)
 8002392:	f000 fda7 	bl	8002ee4 <HAL_ADC_ConfigChannel>
 8002396:	b930      	cbnz	r0, 80023a6 <MX_ADC1_Init+0x86>
}
 8002398:	b00b      	add	sp, #44	; 0x2c
 800239a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800239e:	f7ff fea1 	bl	80020e4 <Error_Handler>
    Error_Handler();
 80023a2:	f7ff fe9f 	bl	80020e4 <Error_Handler>
    Error_Handler();
 80023a6:	f7ff fe9d 	bl	80020e4 <Error_Handler>
 80023aa:	bf00      	nop
 80023ac:	20000604 	.word	0x20000604
 80023b0:	50040000 	.word	0x50040000
 80023b4:	2e300800 	.word	0x2e300800

080023b8 <MX_ADC2_Init>:
{
 80023b8:	b500      	push	{lr}
 80023ba:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 80023bc:	2300      	movs	r3, #0
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	9301      	str	r3, [sp, #4]
 80023c2:	9302      	str	r3, [sp, #8]
 80023c4:	9303      	str	r3, [sp, #12]
 80023c6:	9304      	str	r3, [sp, #16]
 80023c8:	9305      	str	r3, [sp, #20]
  hadc2.Instance = ADC2;
 80023ca:	481a      	ldr	r0, [pc, #104]	; (8002434 <MX_ADC2_Init+0x7c>)
 80023cc:	4a1a      	ldr	r2, [pc, #104]	; (8002438 <MX_ADC2_Init+0x80>)
 80023ce:	6002      	str	r2, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80023d0:	6043      	str	r3, [r0, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80023d2:	6083      	str	r3, [r0, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023d4:	60c3      	str	r3, [r0, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80023d6:	6103      	str	r3, [r0, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80023d8:	2204      	movs	r2, #4
 80023da:	6142      	str	r2, [r0, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80023dc:	7603      	strb	r3, [r0, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80023de:	2201      	movs	r2, #1
 80023e0:	7642      	strb	r2, [r0, #25]
  hadc2.Init.NbrOfConversion = 1;
 80023e2:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80023e4:	f880 3020 	strb.w	r3, [r0, #32]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80023e8:	f44f 61d8 	mov.w	r1, #1728	; 0x6c0
 80023ec:	6281      	str	r1, [r0, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80023ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023f2:	62c1      	str	r1, [r0, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80023f4:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80023f8:	6343      	str	r3, [r0, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80023fa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80023fe:	f000 fc1f 	bl	8002c40 <HAL_ADC_Init>
 8002402:	b990      	cbnz	r0, 800242a <MX_ADC2_Init+0x72>
  sConfig.Channel = ADC_CHANNEL_12;
 8002404:	4b0d      	ldr	r3, [pc, #52]	; (800243c <MX_ADC2_Init+0x84>)
 8002406:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002408:	2306      	movs	r3, #6
 800240a:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800240c:	2304      	movs	r3, #4
 800240e:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002410:	227f      	movs	r2, #127	; 0x7f
 8002412:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002414:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 8002416:	2300      	movs	r3, #0
 8002418:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800241a:	4669      	mov	r1, sp
 800241c:	4805      	ldr	r0, [pc, #20]	; (8002434 <MX_ADC2_Init+0x7c>)
 800241e:	f000 fd61 	bl	8002ee4 <HAL_ADC_ConfigChannel>
 8002422:	b920      	cbnz	r0, 800242e <MX_ADC2_Init+0x76>
}
 8002424:	b007      	add	sp, #28
 8002426:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800242a:	f7ff fe5b 	bl	80020e4 <Error_Handler>
    Error_Handler();
 800242e:	f7ff fe59 	bl	80020e4 <Error_Handler>
 8002432:	bf00      	nop
 8002434:	20000668 	.word	0x20000668
 8002438:	50040100 	.word	0x50040100
 800243c:	32601000 	.word	0x32601000

08002440 <SystemClock_Config>:
{
 8002440:	b500      	push	{lr}
 8002442:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002444:	2244      	movs	r2, #68	; 0x44
 8002446:	2100      	movs	r1, #0
 8002448:	a805      	add	r0, sp, #20
 800244a:	f004 fc2f 	bl	8006cac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800244e:	2300      	movs	r3, #0
 8002450:	9300      	str	r3, [sp, #0]
 8002452:	9301      	str	r3, [sp, #4]
 8002454:	9302      	str	r3, [sp, #8]
 8002456:	9303      	str	r3, [sp, #12]
 8002458:	9304      	str	r3, [sp, #16]
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800245a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800245e:	f001 ff27 	bl	80042b0 <HAL_PWREx_ControlVoltageScaling>
 8002462:	bb30      	cbnz	r0, 80024b2 <SystemClock_Config+0x72>
  HAL_PWR_EnableBkUpAccess();
 8002464:	f001 ff14 	bl	8004290 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002468:	4a15      	ldr	r2, [pc, #84]	; (80024c0 <SystemClock_Config+0x80>)
 800246a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800246e:	f023 0318 	bic.w	r3, r3, #24
 8002472:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002476:	2314      	movs	r3, #20
 8002478:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800247a:	2301      	movs	r3, #1
 800247c:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800247e:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002484:	2260      	movs	r2, #96	; 0x60
 8002486:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002488:	9310      	str	r3, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800248a:	a805      	add	r0, sp, #20
 800248c:	f001 fffa 	bl	8004484 <HAL_RCC_OscConfig>
 8002490:	b988      	cbnz	r0, 80024b6 <SystemClock_Config+0x76>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002492:	230f      	movs	r3, #15
 8002494:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002496:	2100      	movs	r1, #0
 8002498:	9101      	str	r1, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800249a:	9102      	str	r1, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800249c:	9103      	str	r1, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800249e:	9104      	str	r1, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80024a0:	4668      	mov	r0, sp
 80024a2:	f002 fb5d 	bl	8004b60 <HAL_RCC_ClockConfig>
 80024a6:	b940      	cbnz	r0, 80024ba <SystemClock_Config+0x7a>
  HAL_RCCEx_EnableMSIPLLMode();
 80024a8:	f002 fd62 	bl	8004f70 <HAL_RCCEx_EnableMSIPLLMode>
}
 80024ac:	b017      	add	sp, #92	; 0x5c
 80024ae:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80024b2:	f7ff fe17 	bl	80020e4 <Error_Handler>
    Error_Handler();
 80024b6:	f7ff fe15 	bl	80020e4 <Error_Handler>
    Error_Handler();
 80024ba:	f7ff fe13 	bl	80020e4 <Error_Handler>
 80024be:	bf00      	nop
 80024c0:	40021000 	.word	0x40021000

080024c4 <main>:
{
 80024c4:	b508      	push	{r3, lr}
  HAL_Init();
 80024c6:	f000 fb85 	bl	8002bd4 <HAL_Init>
  SystemClock_Config();
 80024ca:	f7ff ffb9 	bl	8002440 <SystemClock_Config>
  MX_GPIO_Init();
 80024ce:	f7ff fd73 	bl	8001fb8 <MX_GPIO_Init>
  MX_DMA_Init();
 80024d2:	f7ff fdd5 	bl	8002080 <MX_DMA_Init>
  MX_TIM1_Init();
 80024d6:	f7ff fe07 	bl	80020e8 <MX_TIM1_Init>
  MX_TIM2_Init();
 80024da:	f7ff fe67 	bl	80021ac <MX_TIM2_Init>
  MX_TIM16_Init();
 80024de:	f7ff fecd 	bl	800227c <MX_TIM16_Init>
  MX_USART2_UART_Init();
 80024e2:	f7ff fee5 	bl	80022b0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80024e6:	f7ff feff 	bl	80022e8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80024ea:	f7ff ff19 	bl	8002320 <MX_ADC1_Init>
  MX_ADC2_Init();
 80024ee:	f7ff ff63 	bl	80023b8 <MX_ADC2_Init>
	Echo_PCI_State_Init();
 80024f2:	f7ff fc43 	bl	8001d7c <Echo_PCI_State_Init>
		Echo_Shell_CMD_Handle();
 80024f6:	f7ff f98d 	bl	8001814 <Echo_Shell_CMD_Handle>
		if (HAL_GetTick() - schdule_tick >= ECHO_SCHED_HANDLE_PERIOD)
 80024fa:	f000 fb87 	bl	8002c0c <HAL_GetTick>
 80024fe:	4b0a      	ldr	r3, [pc, #40]	; (8002528 <main+0x64>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	1ac0      	subs	r0, r0, r3
 8002504:	2804      	cmp	r0, #4
 8002506:	d9f6      	bls.n	80024f6 <main+0x32>
			Echo_Sys_FSM_State_Handle();
 8002508:	f7ff fcce 	bl	8001ea8 <Echo_Sys_FSM_State_Handle>
			Echo_Btn_Handle();
 800250c:	f7fe feda 	bl	80012c4 <Echo_Btn_Handle>
			Echo_LED_Handle();
 8002510:	f7ff f832 	bl	8001578 <Echo_LED_Handle>
			Echo_ADC_Handle();
 8002514:	f7fe fe88 	bl	8001228 <Echo_ADC_Handle>
			Echo_Shell_Input_Print();
 8002518:	f7ff f8f2 	bl	8001700 <Echo_Shell_Input_Print>
			schdule_tick = HAL_GetTick();
 800251c:	f000 fb76 	bl	8002c0c <HAL_GetTick>
 8002520:	4b01      	ldr	r3, [pc, #4]	; (8002528 <main+0x64>)
 8002522:	6018      	str	r0, [r3, #0]
 8002524:	e7e7      	b.n	80024f6 <main+0x32>
 8002526:	bf00      	nop
 8002528:	200009d8 	.word	0x200009d8

0800252c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800252c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800252e:	4b0a      	ldr	r3, [pc, #40]	; (8002558 <HAL_MspInit+0x2c>)
 8002530:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002532:	f042 0201 	orr.w	r2, r2, #1
 8002536:	661a      	str	r2, [r3, #96]	; 0x60
 8002538:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800253a:	f002 0201 	and.w	r2, r2, #1
 800253e:	9200      	str	r2, [sp, #0]
 8002540:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002542:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002544:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002548:	659a      	str	r2, [r3, #88]	; 0x58
 800254a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800254c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002550:	9301      	str	r3, [sp, #4]
 8002552:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002554:	b002      	add	sp, #8
 8002556:	4770      	bx	lr
 8002558:	40021000 	.word	0x40021000

0800255c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800255c:	b530      	push	{r4, r5, lr}
 800255e:	b08b      	sub	sp, #44	; 0x2c
 8002560:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002562:	2300      	movs	r3, #0
 8002564:	9305      	str	r3, [sp, #20]
 8002566:	9306      	str	r3, [sp, #24]
 8002568:	9307      	str	r3, [sp, #28]
 800256a:	9308      	str	r3, [sp, #32]
 800256c:	9309      	str	r3, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 800256e:	6803      	ldr	r3, [r0, #0]
 8002570:	4a42      	ldr	r2, [pc, #264]	; (800267c <HAL_ADC_MspInit+0x120>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d004      	beq.n	8002580 <HAL_ADC_MspInit+0x24>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8002576:	4a42      	ldr	r2, [pc, #264]	; (8002680 <HAL_ADC_MspInit+0x124>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d040      	beq.n	80025fe <HAL_ADC_MspInit+0xa2>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800257c:	b00b      	add	sp, #44	; 0x2c
 800257e:	bd30      	pop	{r4, r5, pc}
    HAL_RCC_ADC_CLK_ENABLED++;
 8002580:	4a40      	ldr	r2, [pc, #256]	; (8002684 <HAL_ADC_MspInit+0x128>)
 8002582:	6813      	ldr	r3, [r2, #0]
 8002584:	3301      	adds	r3, #1
 8002586:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8002588:	2b01      	cmp	r3, #1
 800258a:	d02a      	beq.n	80025e2 <HAL_ADC_MspInit+0x86>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258c:	4b3e      	ldr	r3, [pc, #248]	; (8002688 <HAL_ADC_MspInit+0x12c>)
 800258e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002590:	f042 0201 	orr.w	r2, r2, #1
 8002594:	64da      	str	r2, [r3, #76]	; 0x4c
 8002596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002598:	f003 0301 	and.w	r3, r3, #1
 800259c:	9302      	str	r3, [sp, #8]
 800259e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VDDH_FEEDBACK_Pin;
 80025a0:	2340      	movs	r3, #64	; 0x40
 80025a2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80025a4:	230b      	movs	r3, #11
 80025a6:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(VDDH_FEEDBACK_GPIO_Port, &GPIO_InitStruct);
 80025a8:	a905      	add	r1, sp, #20
 80025aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025ae:	f001 fd85 	bl	80040bc <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80025b2:	4836      	ldr	r0, [pc, #216]	; (800268c <HAL_ADC_MspInit+0x130>)
 80025b4:	4b36      	ldr	r3, [pc, #216]	; (8002690 <HAL_ADC_MspInit+0x134>)
 80025b6:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80025b8:	2300      	movs	r3, #0
 80025ba:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025bc:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80025be:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80025c0:	2280      	movs	r2, #128	; 0x80
 80025c2:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80025c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025c8:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80025ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025ce:	6182      	str	r2, [r0, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80025d0:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80025d2:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80025d4:	f001 fa5e 	bl	8003a94 <HAL_DMA_Init>
 80025d8:	b970      	cbnz	r0, 80025f8 <HAL_ADC_MspInit+0x9c>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80025da:	4b2c      	ldr	r3, [pc, #176]	; (800268c <HAL_ADC_MspInit+0x130>)
 80025dc:	64e3      	str	r3, [r4, #76]	; 0x4c
 80025de:	629c      	str	r4, [r3, #40]	; 0x28
 80025e0:	e7cc      	b.n	800257c <HAL_ADC_MspInit+0x20>
      __HAL_RCC_ADC_CLK_ENABLE();
 80025e2:	4b29      	ldr	r3, [pc, #164]	; (8002688 <HAL_ADC_MspInit+0x12c>)
 80025e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80025e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025ea:	64da      	str	r2, [r3, #76]	; 0x4c
 80025ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025f2:	9301      	str	r3, [sp, #4]
 80025f4:	9b01      	ldr	r3, [sp, #4]
 80025f6:	e7c9      	b.n	800258c <HAL_ADC_MspInit+0x30>
      Error_Handler();
 80025f8:	f7ff fd74 	bl	80020e4 <Error_Handler>
 80025fc:	e7ed      	b.n	80025da <HAL_ADC_MspInit+0x7e>
    HAL_RCC_ADC_CLK_ENABLED++;
 80025fe:	4a21      	ldr	r2, [pc, #132]	; (8002684 <HAL_ADC_MspInit+0x128>)
 8002600:	6813      	ldr	r3, [r2, #0]
 8002602:	3301      	adds	r3, #1
 8002604:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8002606:	2b01      	cmp	r3, #1
 8002608:	d029      	beq.n	800265e <HAL_ADC_MspInit+0x102>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260a:	4b1f      	ldr	r3, [pc, #124]	; (8002688 <HAL_ADC_MspInit+0x12c>)
 800260c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800260e:	f042 0201 	orr.w	r2, r2, #1
 8002612:	64da      	str	r2, [r3, #76]	; 0x4c
 8002614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	9304      	str	r3, [sp, #16]
 800261c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = PEAK_DETECTION_Pin;
 800261e:	2580      	movs	r5, #128	; 0x80
 8002620:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002622:	230b      	movs	r3, #11
 8002624:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(PEAK_DETECTION_GPIO_Port, &GPIO_InitStruct);
 8002626:	a905      	add	r1, sp, #20
 8002628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800262c:	f001 fd46 	bl	80040bc <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8002630:	4818      	ldr	r0, [pc, #96]	; (8002694 <HAL_ADC_MspInit+0x138>)
 8002632:	4b19      	ldr	r3, [pc, #100]	; (8002698 <HAL_ADC_MspInit+0x13c>)
 8002634:	6003      	str	r3, [r0, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_0;
 8002636:	2300      	movs	r3, #0
 8002638:	6043      	str	r3, [r0, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800263a:	6083      	str	r3, [r0, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800263c:	60c3      	str	r3, [r0, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800263e:	6105      	str	r5, [r0, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002640:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002644:	6142      	str	r2, [r0, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002646:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800264a:	6182      	str	r2, [r0, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 800264c:	61c3      	str	r3, [r0, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800264e:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8002650:	f001 fa20 	bl	8003a94 <HAL_DMA_Init>
 8002654:	b970      	cbnz	r0, 8002674 <HAL_ADC_MspInit+0x118>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8002656:	4b0f      	ldr	r3, [pc, #60]	; (8002694 <HAL_ADC_MspInit+0x138>)
 8002658:	64e3      	str	r3, [r4, #76]	; 0x4c
 800265a:	629c      	str	r4, [r3, #40]	; 0x28
}
 800265c:	e78e      	b.n	800257c <HAL_ADC_MspInit+0x20>
      __HAL_RCC_ADC_CLK_ENABLE();
 800265e:	4b0a      	ldr	r3, [pc, #40]	; (8002688 <HAL_ADC_MspInit+0x12c>)
 8002660:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002662:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002666:	64da      	str	r2, [r3, #76]	; 0x4c
 8002668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800266a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800266e:	9303      	str	r3, [sp, #12]
 8002670:	9b03      	ldr	r3, [sp, #12]
 8002672:	e7ca      	b.n	800260a <HAL_ADC_MspInit+0xae>
      Error_Handler();
 8002674:	f7ff fd36 	bl	80020e4 <Error_Handler>
 8002678:	e7ed      	b.n	8002656 <HAL_ADC_MspInit+0xfa>
 800267a:	bf00      	nop
 800267c:	50040000 	.word	0x50040000
 8002680:	50040100 	.word	0x50040100
 8002684:	200009dc 	.word	0x200009dc
 8002688:	40021000 	.word	0x40021000
 800268c:	200006cc 	.word	0x200006cc
 8002690:	40020008 	.word	0x40020008
 8002694:	20000714 	.word	0x20000714
 8002698:	4002001c 	.word	0x4002001c

0800269c <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 800269c:	6802      	ldr	r2, [r0, #0]
 800269e:	4b0e      	ldr	r3, [pc, #56]	; (80026d8 <HAL_TIM_PWM_MspInit+0x3c>)
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d000      	beq.n	80026a6 <HAL_TIM_PWM_MspInit+0xa>
 80026a4:	4770      	bx	lr
{
 80026a6:	b500      	push	{lr}
 80026a8:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026aa:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80026ae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026b4:	661a      	str	r2, [r3, #96]	; 0x60
 80026b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80026bc:	9301      	str	r3, [sp, #4]
 80026be:	9b01      	ldr	r3, [sp, #4]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 2, 0);
 80026c0:	2200      	movs	r2, #0
 80026c2:	2102      	movs	r1, #2
 80026c4:	2019      	movs	r0, #25
 80026c6:	f001 f95f 	bl	8003988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80026ca:	2019      	movs	r0, #25
 80026cc:	f001 f994 	bl	80039f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80026d0:	b003      	add	sp, #12
 80026d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80026d6:	bf00      	nop
 80026d8:	40012c00 	.word	0x40012c00

080026dc <HAL_TIM_OC_MspInit>:
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
  if(htim_oc->Instance==TIM2)
 80026dc:	6803      	ldr	r3, [r0, #0]
 80026de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026e2:	d000      	beq.n	80026e6 <HAL_TIM_OC_MspInit+0xa>
 80026e4:	4770      	bx	lr
{
 80026e6:	b510      	push	{r4, lr}
 80026e8:	b082      	sub	sp, #8
 80026ea:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026ec:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80026f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80026f2:	f042 0201 	orr.w	r2, r2, #1
 80026f6:	659a      	str	r2, [r3, #88]	; 0x58
 80026f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	9301      	str	r3, [sp, #4]
 8002700:	9b01      	ldr	r3, [sp, #4]

    /* TIM2 DMA Init */
    /* TIM2_CH2_CH4 Init */
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8002702:	4821      	ldr	r0, [pc, #132]	; (8002788 <HAL_TIM_OC_MspInit+0xac>)
 8002704:	4b21      	ldr	r3, [pc, #132]	; (800278c <HAL_TIM_OC_MspInit+0xb0>)
 8002706:	6003      	str	r3, [r0, #0]
    hdma_tim2_ch2_ch4.Init.Request = DMA_REQUEST_4;
 8002708:	2304      	movs	r3, #4
 800270a:	6043      	str	r3, [r0, #4]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800270c:	2300      	movs	r3, #0
 800270e:	6083      	str	r3, [r0, #8]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002710:	60c3      	str	r3, [r0, #12]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8002712:	2280      	movs	r2, #128	; 0x80
 8002714:	6102      	str	r2, [r0, #16]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002716:	f44f 7200 	mov.w	r2, #512	; 0x200
 800271a:	6142      	str	r2, [r0, #20]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800271c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002720:	6182      	str	r2, [r0, #24]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8002722:	2220      	movs	r2, #32
 8002724:	61c2      	str	r2, [r0, #28]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8002726:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8002728:	f001 f9b4 	bl	8003a94 <HAL_DMA_Init>
 800272c:	bb30      	cbnz	r0, 800277c <HAL_TIM_OC_MspInit+0xa0>
      Error_Handler();
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 800272e:	4b16      	ldr	r3, [pc, #88]	; (8002788 <HAL_TIM_OC_MspInit+0xac>)
 8002730:	62a3      	str	r3, [r4, #40]	; 0x28
 8002732:	629c      	str	r4, [r3, #40]	; 0x28
    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8002734:	6323      	str	r3, [r4, #48]	; 0x30

    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8002736:	4816      	ldr	r0, [pc, #88]	; (8002790 <HAL_TIM_OC_MspInit+0xb4>)
 8002738:	4b16      	ldr	r3, [pc, #88]	; (8002794 <HAL_TIM_OC_MspInit+0xb8>)
 800273a:	6003      	str	r3, [r0, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_4;
 800273c:	2304      	movs	r3, #4
 800273e:	6043      	str	r3, [r0, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002740:	2300      	movs	r3, #0
 8002742:	6083      	str	r3, [r0, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002744:	60c3      	str	r3, [r0, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002746:	2280      	movs	r2, #128	; 0x80
 8002748:	6102      	str	r2, [r0, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800274a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800274e:	6142      	str	r2, [r0, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002750:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002754:	6182      	str	r2, [r0, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8002756:	2220      	movs	r2, #32
 8002758:	61c2      	str	r2, [r0, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800275a:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800275c:	f001 f99a 	bl	8003a94 <HAL_DMA_Init>
 8002760:	b978      	cbnz	r0, 8002782 <HAL_TIM_OC_MspInit+0xa6>
    {
      Error_Handler();
    }

    __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8002762:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <HAL_TIM_OC_MspInit+0xb4>)
 8002764:	6263      	str	r3, [r4, #36]	; 0x24
 8002766:	629c      	str	r4, [r3, #40]	; 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8002768:	2200      	movs	r2, #0
 800276a:	2102      	movs	r1, #2
 800276c:	201c      	movs	r0, #28
 800276e:	f001 f90b 	bl	8003988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002772:	201c      	movs	r0, #28
 8002774:	f001 f940 	bl	80039f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002778:	b002      	add	sp, #8
 800277a:	bd10      	pop	{r4, pc}
      Error_Handler();
 800277c:	f7ff fcb2 	bl	80020e4 <Error_Handler>
 8002780:	e7d5      	b.n	800272e <HAL_TIM_OC_MspInit+0x52>
      Error_Handler();
 8002782:	f7ff fcaf 	bl	80020e4 <Error_Handler>
 8002786:	e7ec      	b.n	8002762 <HAL_TIM_OC_MspInit+0x86>
 8002788:	200007a4 	.word	0x200007a4
 800278c:	40020080 	.word	0x40020080
 8002790:	2000075c 	.word	0x2000075c
 8002794:	40020058 	.word	0x40020058

08002798 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM16)
 8002798:	6802      	ldr	r2, [r0, #0]
 800279a:	4b0e      	ldr	r3, [pc, #56]	; (80027d4 <HAL_TIM_Base_MspInit+0x3c>)
 800279c:	429a      	cmp	r2, r3
 800279e:	d000      	beq.n	80027a2 <HAL_TIM_Base_MspInit+0xa>
 80027a0:	4770      	bx	lr
{
 80027a2:	b500      	push	{lr}
 80027a4:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80027a6:	f503 434c 	add.w	r3, r3, #52224	; 0xcc00
 80027aa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027ac:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80027b0:	661a      	str	r2, [r3, #96]	; 0x60
 80027b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027b8:	9301      	str	r3, [sp, #4]
 80027ba:	9b01      	ldr	r3, [sp, #4]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 2, 0);
 80027bc:	2200      	movs	r2, #0
 80027be:	2102      	movs	r1, #2
 80027c0:	2019      	movs	r0, #25
 80027c2:	f001 f8e1 	bl	8003988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80027c6:	2019      	movs	r0, #25
 80027c8:	f001 f916 	bl	80039f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80027cc:	b003      	add	sp, #12
 80027ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80027d2:	bf00      	nop
 80027d4:	40014400 	.word	0x40014400

080027d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027d8:	b530      	push	{r4, r5, lr}
 80027da:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027dc:	2300      	movs	r3, #0
 80027de:	9303      	str	r3, [sp, #12]
 80027e0:	9304      	str	r3, [sp, #16]
 80027e2:	9305      	str	r3, [sp, #20]
 80027e4:	9306      	str	r3, [sp, #24]
 80027e6:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM1)
 80027e8:	6803      	ldr	r3, [r0, #0]
 80027ea:	4a26      	ldr	r2, [pc, #152]	; (8002884 <HAL_TIM_MspPostInit+0xac>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d004      	beq.n	80027fa <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM2)
 80027f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027f4:	d018      	beq.n	8002828 <HAL_TIM_MspPostInit+0x50>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80027f6:	b009      	add	sp, #36	; 0x24
 80027f8:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fa:	4b23      	ldr	r3, [pc, #140]	; (8002888 <HAL_TIM_MspPostInit+0xb0>)
 80027fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	64da      	str	r2, [r3, #76]	; 0x4c
 8002804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = STEP_UP_SW_Pin;
 800280e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002812:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002814:	2302      	movs	r3, #2
 8002816:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002818:	2301      	movs	r3, #1
 800281a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(STEP_UP_SW_GPIO_Port, &GPIO_InitStruct);
 800281c:	a903      	add	r1, sp, #12
 800281e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002822:	f001 fc4b 	bl	80040bc <HAL_GPIO_Init>
 8002826:	e7e6      	b.n	80027f6 <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002828:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800282c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800282e:	f042 0201 	orr.w	r2, r2, #1
 8002832:	64da      	str	r2, [r3, #76]	; 0x4c
 8002834:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002836:	f002 0201 	and.w	r2, r2, #1
 800283a:	9201      	str	r2, [sp, #4]
 800283c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800283e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002840:	f042 0202 	orr.w	r2, r2, #2
 8002844:	64da      	str	r2, [r3, #76]	; 0x4c
 8002846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	9302      	str	r3, [sp, #8]
 800284e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STIM_ANODE_Pin|STIM_CURRENT_CTRL_Pin;
 8002850:	f248 0302 	movw	r3, #32770	; 0x8002
 8002854:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002856:	2502      	movs	r5, #2
 8002858:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800285a:	2401      	movs	r4, #1
 800285c:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285e:	a903      	add	r1, sp, #12
 8002860:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002864:	f001 fc2a 	bl	80040bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STIM_CATHODE_Pin;
 8002868:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800286c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002870:	2300      	movs	r3, #0
 8002872:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002874:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002876:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(STIM_CATHODE_GPIO_Port, &GPIO_InitStruct);
 8002878:	a903      	add	r1, sp, #12
 800287a:	4804      	ldr	r0, [pc, #16]	; (800288c <HAL_TIM_MspPostInit+0xb4>)
 800287c:	f001 fc1e 	bl	80040bc <HAL_GPIO_Init>
}
 8002880:	e7b9      	b.n	80027f6 <HAL_TIM_MspPostInit+0x1e>
 8002882:	bf00      	nop
 8002884:	40012c00 	.word	0x40012c00
 8002888:	40021000 	.word	0x40021000
 800288c:	48000400 	.word	0x48000400

08002890 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002890:	b510      	push	{r4, lr}
 8002892:	b096      	sub	sp, #88	; 0x58
 8002894:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002896:	2100      	movs	r1, #0
 8002898:	9111      	str	r1, [sp, #68]	; 0x44
 800289a:	9112      	str	r1, [sp, #72]	; 0x48
 800289c:	9113      	str	r1, [sp, #76]	; 0x4c
 800289e:	9114      	str	r1, [sp, #80]	; 0x50
 80028a0:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028a2:	2234      	movs	r2, #52	; 0x34
 80028a4:	a804      	add	r0, sp, #16
 80028a6:	f004 fa01 	bl	8006cac <memset>
  if(huart->Instance==USART1)
 80028aa:	6823      	ldr	r3, [r4, #0]
 80028ac:	4a37      	ldr	r2, [pc, #220]	; (800298c <HAL_UART_MspInit+0xfc>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d004      	beq.n	80028bc <HAL_UART_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 80028b2:	4a37      	ldr	r2, [pc, #220]	; (8002990 <HAL_UART_MspInit+0x100>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d034      	beq.n	8002922 <HAL_UART_MspInit+0x92>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80028b8:	b016      	add	sp, #88	; 0x58
 80028ba:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80028bc:	2301      	movs	r3, #1
 80028be:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028c0:	a804      	add	r0, sp, #16
 80028c2:	f002 fa3b 	bl	8004d3c <HAL_RCCEx_PeriphCLKConfig>
 80028c6:	bb48      	cbnz	r0, 800291c <HAL_UART_MspInit+0x8c>
    __HAL_RCC_USART1_CLK_ENABLE();
 80028c8:	4b32      	ldr	r3, [pc, #200]	; (8002994 <HAL_UART_MspInit+0x104>)
 80028ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028d0:	661a      	str	r2, [r3, #96]	; 0x60
 80028d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028d4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80028d8:	9200      	str	r2, [sp, #0]
 80028da:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80028de:	f042 0202 	orr.w	r2, r2, #2
 80028e2:	64da      	str	r2, [r3, #76]	; 0x4c
 80028e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	9301      	str	r3, [sp, #4]
 80028ec:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028ee:	23c0      	movs	r3, #192	; 0xc0
 80028f0:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f2:	2302      	movs	r3, #2
 80028f4:	9312      	str	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2400      	movs	r4, #0
 80028f8:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fa:	2303      	movs	r3, #3
 80028fc:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028fe:	2307      	movs	r3, #7
 8002900:	9315      	str	r3, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002902:	a911      	add	r1, sp, #68	; 0x44
 8002904:	4824      	ldr	r0, [pc, #144]	; (8002998 <HAL_UART_MspInit+0x108>)
 8002906:	f001 fbd9 	bl	80040bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800290a:	4622      	mov	r2, r4
 800290c:	4621      	mov	r1, r4
 800290e:	2025      	movs	r0, #37	; 0x25
 8002910:	f001 f83a 	bl	8003988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002914:	2025      	movs	r0, #37	; 0x25
 8002916:	f001 f86f 	bl	80039f8 <HAL_NVIC_EnableIRQ>
 800291a:	e7cd      	b.n	80028b8 <HAL_UART_MspInit+0x28>
      Error_Handler();
 800291c:	f7ff fbe2 	bl	80020e4 <Error_Handler>
 8002920:	e7d2      	b.n	80028c8 <HAL_UART_MspInit+0x38>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002922:	2302      	movs	r3, #2
 8002924:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002926:	a804      	add	r0, sp, #16
 8002928:	f002 fa08 	bl	8004d3c <HAL_RCCEx_PeriphCLKConfig>
 800292c:	bb50      	cbnz	r0, 8002984 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART2_CLK_ENABLE();
 800292e:	4b19      	ldr	r3, [pc, #100]	; (8002994 <HAL_UART_MspInit+0x104>)
 8002930:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002932:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002936:	659a      	str	r2, [r3, #88]	; 0x58
 8002938:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800293a:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800293e:	9202      	str	r2, [sp, #8]
 8002940:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002942:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002944:	f042 0201 	orr.w	r2, r2, #1
 8002948:	64da      	str	r2, [r3, #76]	; 0x4c
 800294a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	9303      	str	r3, [sp, #12]
 8002952:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002954:	230c      	movs	r3, #12
 8002956:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002958:	2302      	movs	r3, #2
 800295a:	9312      	str	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295c:	2400      	movs	r4, #0
 800295e:	9413      	str	r4, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002960:	2303      	movs	r3, #3
 8002962:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002964:	2307      	movs	r3, #7
 8002966:	9315      	str	r3, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002968:	a911      	add	r1, sp, #68	; 0x44
 800296a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800296e:	f001 fba5 	bl	80040bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002972:	4622      	mov	r2, r4
 8002974:	4621      	mov	r1, r4
 8002976:	2026      	movs	r0, #38	; 0x26
 8002978:	f001 f806 	bl	8003988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800297c:	2026      	movs	r0, #38	; 0x26
 800297e:	f001 f83b 	bl	80039f8 <HAL_NVIC_EnableIRQ>
}
 8002982:	e799      	b.n	80028b8 <HAL_UART_MspInit+0x28>
      Error_Handler();
 8002984:	f7ff fbae 	bl	80020e4 <Error_Handler>
 8002988:	e7d1      	b.n	800292e <HAL_UART_MspInit+0x9e>
 800298a:	bf00      	nop
 800298c:	40013800 	.word	0x40013800
 8002990:	40004400 	.word	0x40004400
 8002994:	40021000 	.word	0x40021000
 8002998:	48000400 	.word	0x48000400

0800299c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 800299c:	e7fe      	b.n	800299c <NMI_Handler>
	...

080029a0 <HardFault_Handler>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80029a0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80029a4:	4905      	ldr	r1, [pc, #20]	; (80029bc <HardFault_Handler+0x1c>)
 80029a6:	68ca      	ldr	r2, [r1, #12]
 80029a8:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80029ac:	4b04      	ldr	r3, [pc, #16]	; (80029c0 <HardFault_Handler+0x20>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	60cb      	str	r3, [r1, #12]
 80029b2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80029b6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80029b8:	e7fd      	b.n	80029b6 <HardFault_Handler+0x16>
 80029ba:	bf00      	nop
 80029bc:	e000ed00 	.word	0xe000ed00
 80029c0:	05fa0004 	.word	0x05fa0004

080029c4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029c4:	e7fe      	b.n	80029c4 <MemManage_Handler>

080029c6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029c6:	e7fe      	b.n	80029c6 <BusFault_Handler>

080029c8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029c8:	e7fe      	b.n	80029c8 <UsageFault_Handler>

080029ca <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029ca:	4770      	bx	lr

080029cc <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029cc:	4770      	bx	lr

080029ce <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029ce:	4770      	bx	lr

080029d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029d0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029d2:	f000 f90f 	bl	8002bf4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029d6:	bd08      	pop	{r3, pc}

080029d8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80029d8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80029da:	4802      	ldr	r0, [pc, #8]	; (80029e4 <DMA1_Channel1_IRQHandler+0xc>)
 80029dc:	f001 f966 	bl	8003cac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80029e0:	bd08      	pop	{r3, pc}
 80029e2:	bf00      	nop
 80029e4:	200006cc 	.word	0x200006cc

080029e8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80029e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80029ea:	4802      	ldr	r0, [pc, #8]	; (80029f4 <DMA1_Channel2_IRQHandler+0xc>)
 80029ec:	f001 f95e 	bl	8003cac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80029f0:	bd08      	pop	{r3, pc}
 80029f2:	bf00      	nop
 80029f4:	20000714 	.word	0x20000714

080029f8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80029f8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80029fa:	4802      	ldr	r0, [pc, #8]	; (8002a04 <DMA1_Channel5_IRQHandler+0xc>)
 80029fc:	f001 f956 	bl	8003cac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002a00:	bd08      	pop	{r3, pc}
 8002a02:	bf00      	nop
 8002a04:	2000075c 	.word	0x2000075c

08002a08 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002a08:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8002a0a:	4802      	ldr	r0, [pc, #8]	; (8002a14 <DMA1_Channel7_IRQHandler+0xc>)
 8002a0c:	f001 f94e 	bl	8003cac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002a10:	bd08      	pop	{r3, pc}
 8002a12:	bf00      	nop
 8002a14:	200007a4 	.word	0x200007a4

08002a18 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002a18:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a1a:	4803      	ldr	r0, [pc, #12]	; (8002a28 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8002a1c:	f002 fc5d 	bl	80052da <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8002a20:	4802      	ldr	r0, [pc, #8]	; (8002a2c <TIM1_UP_TIM16_IRQHandler+0x14>)
 8002a22:	f002 fc5a 	bl	80052da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002a26:	bd08      	pop	{r3, pc}
 8002a28:	200007ec 	.word	0x200007ec
 8002a2c:	20000838 	.word	0x20000838

08002a30 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a30:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a32:	4802      	ldr	r0, [pc, #8]	; (8002a3c <TIM2_IRQHandler+0xc>)
 8002a34:	f002 fc51 	bl	80052da <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a38:	bd08      	pop	{r3, pc}
 8002a3a:	bf00      	nop
 8002a3c:	20000884 	.word	0x20000884

08002a40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a40:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a42:	4802      	ldr	r0, [pc, #8]	; (8002a4c <USART1_IRQHandler+0xc>)
 8002a44:	f003 fb56 	bl	80060f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a48:	bd08      	pop	{r3, pc}
 8002a4a:	bf00      	nop
 8002a4c:	200008d0 	.word	0x200008d0

08002a50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a52:	4802      	ldr	r0, [pc, #8]	; (8002a5c <USART2_IRQHandler+0xc>)
 8002a54:	f003 fb4e 	bl	80060f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a58:	bd08      	pop	{r3, pc}
 8002a5a:	bf00      	nop
 8002a5c:	20000954 	.word	0x20000954

08002a60 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002a60:	2001      	movs	r0, #1
 8002a62:	4770      	bx	lr

08002a64 <_kill>:

int _kill(int pid, int sig)
{
 8002a64:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002a66:	f004 f8f7 	bl	8006c58 <__errno>
 8002a6a:	2316      	movs	r3, #22
 8002a6c:	6003      	str	r3, [r0, #0]
	return -1;
}
 8002a6e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a72:	bd08      	pop	{r3, pc}

08002a74 <_exit>:

void _exit (int status)
{
 8002a74:	b508      	push	{r3, lr}
	_kill(status, -1);
 8002a76:	f04f 31ff 	mov.w	r1, #4294967295
 8002a7a:	f7ff fff3 	bl	8002a64 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a7e:	e7fe      	b.n	8002a7e <_exit+0xa>

08002a80 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a80:	b570      	push	{r4, r5, r6, lr}
 8002a82:	460c      	mov	r4, r1
 8002a84:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a86:	2500      	movs	r5, #0
 8002a88:	e006      	b.n	8002a98 <_read+0x18>
	{
		*ptr++ = __io_getchar();
 8002a8a:	f3af 8000 	nop.w
 8002a8e:	4621      	mov	r1, r4
 8002a90:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a94:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 8002a96:	460c      	mov	r4, r1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a98:	42b5      	cmp	r5, r6
 8002a9a:	dbf6      	blt.n	8002a8a <_read+0xa>
	}

return len;
}
 8002a9c:	4630      	mov	r0, r6
 8002a9e:	bd70      	pop	{r4, r5, r6, pc}

08002aa0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002aa0:	b570      	push	{r4, r5, r6, lr}
 8002aa2:	460c      	mov	r4, r1
 8002aa4:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa6:	2500      	movs	r5, #0
 8002aa8:	e004      	b.n	8002ab4 <_write+0x14>
	{
		__io_putchar(*ptr++);
 8002aaa:	f814 0b01 	ldrb.w	r0, [r4], #1
 8002aae:	f7fe fdd9 	bl	8001664 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ab2:	3501      	adds	r5, #1
 8002ab4:	42b5      	cmp	r5, r6
 8002ab6:	dbf8      	blt.n	8002aaa <_write+0xa>
	}
	return len;
}
 8002ab8:	4630      	mov	r0, r6
 8002aba:	bd70      	pop	{r4, r5, r6, pc}

08002abc <_close>:

int _close(int file)
{
	return -1;
}
 8002abc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac0:	4770      	bx	lr

08002ac2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002ac2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ac6:	604b      	str	r3, [r1, #4]
	return 0;
}
 8002ac8:	2000      	movs	r0, #0
 8002aca:	4770      	bx	lr

08002acc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002acc:	2001      	movs	r0, #1
 8002ace:	4770      	bx	lr

08002ad0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002ad0:	2000      	movs	r0, #0
 8002ad2:	4770      	bx	lr

08002ad4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ad4:	b510      	push	{r4, lr}
 8002ad6:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ad8:	4a0c      	ldr	r2, [pc, #48]	; (8002b0c <_sbrk+0x38>)
 8002ada:	490d      	ldr	r1, [pc, #52]	; (8002b10 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002adc:	480d      	ldr	r0, [pc, #52]	; (8002b14 <_sbrk+0x40>)
 8002ade:	6800      	ldr	r0, [r0, #0]
 8002ae0:	b140      	cbz	r0, 8002af4 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ae2:	480c      	ldr	r0, [pc, #48]	; (8002b14 <_sbrk+0x40>)
 8002ae4:	6800      	ldr	r0, [r0, #0]
 8002ae6:	4403      	add	r3, r0
 8002ae8:	1a52      	subs	r2, r2, r1
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d806      	bhi.n	8002afc <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002aee:	4a09      	ldr	r2, [pc, #36]	; (8002b14 <_sbrk+0x40>)
 8002af0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8002af2:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002af4:	4807      	ldr	r0, [pc, #28]	; (8002b14 <_sbrk+0x40>)
 8002af6:	4c08      	ldr	r4, [pc, #32]	; (8002b18 <_sbrk+0x44>)
 8002af8:	6004      	str	r4, [r0, #0]
 8002afa:	e7f2      	b.n	8002ae2 <_sbrk+0xe>
    errno = ENOMEM;
 8002afc:	f004 f8ac 	bl	8006c58 <__errno>
 8002b00:	230c      	movs	r3, #12
 8002b02:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002b04:	f04f 30ff 	mov.w	r0, #4294967295
 8002b08:	e7f3      	b.n	8002af2 <_sbrk+0x1e>
 8002b0a:	bf00      	nop
 8002b0c:	2000a000 	.word	0x2000a000
 8002b10:	00000800 	.word	0x00000800
 8002b14:	200009e0 	.word	0x200009e0
 8002b18:	200009f8 	.word	0x200009f8

08002b1c <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002b1c:	4a03      	ldr	r2, [pc, #12]	; (8002b2c <SystemInit+0x10>)
 8002b1e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b22:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b26:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002b2a:	4770      	bx	lr
 8002b2c:	e000ed00 	.word	0xe000ed00

08002b30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002b30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b68 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b34:	f7ff fff2 	bl	8002b1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b38:	480c      	ldr	r0, [pc, #48]	; (8002b6c <LoopForever+0x6>)
  ldr r1, =_edata
 8002b3a:	490d      	ldr	r1, [pc, #52]	; (8002b70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b3c:	4a0d      	ldr	r2, [pc, #52]	; (8002b74 <LoopForever+0xe>)
  movs r3, #0
 8002b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b40:	e002      	b.n	8002b48 <LoopCopyDataInit>

08002b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b46:	3304      	adds	r3, #4

08002b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b4c:	d3f9      	bcc.n	8002b42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b4e:	4a0a      	ldr	r2, [pc, #40]	; (8002b78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b50:	4c0a      	ldr	r4, [pc, #40]	; (8002b7c <LoopForever+0x16>)
  movs r3, #0
 8002b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b54:	e001      	b.n	8002b5a <LoopFillZerobss>

08002b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b58:	3204      	adds	r2, #4

08002b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b5c:	d3fb      	bcc.n	8002b56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b5e:	f004 f881 	bl	8006c64 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b62:	f7ff fcaf 	bl	80024c4 <main>

08002b66 <LoopForever>:

LoopForever:
    b LoopForever
 8002b66:	e7fe      	b.n	8002b66 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002b68:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b70:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 8002b74:	0800cb04 	.word	0x0800cb04
  ldr r2, =_sbss
 8002b78:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 8002b7c:	200009f8 	.word	0x200009f8

08002b80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b80:	e7fe      	b.n	8002b80 <ADC1_2_IRQHandler>
	...

08002b84 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002b84:	4b10      	ldr	r3, [pc, #64]	; (8002bc8 <HAL_InitTick+0x44>)
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	b90b      	cbnz	r3, 8002b8e <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002b8a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002b8c:	4770      	bx	lr
{
 8002b8e:	b510      	push	{r4, lr}
 8002b90:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002b92:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002b96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b9a:	4a0c      	ldr	r2, [pc, #48]	; (8002bcc <HAL_InitTick+0x48>)
 8002b9c:	6810      	ldr	r0, [r2, #0]
 8002b9e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002ba2:	f000 ff49 	bl	8003a38 <HAL_SYSTICK_Config>
 8002ba6:	b968      	cbnz	r0, 8002bc4 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ba8:	2c0f      	cmp	r4, #15
 8002baa:	d901      	bls.n	8002bb0 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8002bac:	2001      	movs	r0, #1
 8002bae:	e00a      	b.n	8002bc6 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	4621      	mov	r1, r4
 8002bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb8:	f000 fee6 	bl	8003988 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bbc:	4b04      	ldr	r3, [pc, #16]	; (8002bd0 <HAL_InitTick+0x4c>)
 8002bbe:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	e000      	b.n	8002bc6 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8002bc4:	2001      	movs	r0, #1
}
 8002bc6:	bd10      	pop	{r4, pc}
 8002bc8:	20000018 	.word	0x20000018
 8002bcc:	20000014 	.word	0x20000014
 8002bd0:	2000001c 	.word	0x2000001c

08002bd4 <HAL_Init>:
{
 8002bd4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bd6:	2003      	movs	r0, #3
 8002bd8:	f000 fec4 	bl	8003964 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bdc:	2000      	movs	r0, #0
 8002bde:	f7ff ffd1 	bl	8002b84 <HAL_InitTick>
 8002be2:	b110      	cbz	r0, 8002bea <HAL_Init+0x16>
    status = HAL_ERROR;
 8002be4:	2401      	movs	r4, #1
}
 8002be6:	4620      	mov	r0, r4
 8002be8:	bd10      	pop	{r4, pc}
 8002bea:	4604      	mov	r4, r0
    HAL_MspInit();
 8002bec:	f7ff fc9e 	bl	800252c <HAL_MspInit>
 8002bf0:	e7f9      	b.n	8002be6 <HAL_Init+0x12>
	...

08002bf4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8002bf4:	4b03      	ldr	r3, [pc, #12]	; (8002c04 <HAL_IncTick+0x10>)
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	4a03      	ldr	r2, [pc, #12]	; (8002c08 <HAL_IncTick+0x14>)
 8002bfa:	6811      	ldr	r1, [r2, #0]
 8002bfc:	440b      	add	r3, r1
 8002bfe:	6013      	str	r3, [r2, #0]
}
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	20000018 	.word	0x20000018
 8002c08:	200009e4 	.word	0x200009e4

08002c0c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002c0c:	4b01      	ldr	r3, [pc, #4]	; (8002c14 <HAL_GetTick+0x8>)
 8002c0e:	6818      	ldr	r0, [r3, #0]
}
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	200009e4 	.word	0x200009e4

08002c18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c18:	b538      	push	{r3, r4, r5, lr}
 8002c1a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002c1c:	f7ff fff6 	bl	8002c0c <HAL_GetTick>
 8002c20:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c22:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002c26:	d002      	beq.n	8002c2e <HAL_Delay+0x16>
  {
    wait += (uint32_t)uwTickFreq;
 8002c28:	4b04      	ldr	r3, [pc, #16]	; (8002c3c <HAL_Delay+0x24>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c2e:	f7ff ffed 	bl	8002c0c <HAL_GetTick>
 8002c32:	1b40      	subs	r0, r0, r5
 8002c34:	42a0      	cmp	r0, r4
 8002c36:	d3fa      	bcc.n	8002c2e <HAL_Delay+0x16>
  {
  }
}
 8002c38:	bd38      	pop	{r3, r4, r5, pc}
 8002c3a:	bf00      	nop
 8002c3c:	20000018 	.word	0x20000018

08002c40 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c40:	b530      	push	{r4, r5, lr}
 8002c42:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002c44:	2300      	movs	r3, #0
 8002c46:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002c48:	2800      	cmp	r0, #0
 8002c4a:	f000 80e4 	beq.w	8002e16 <HAL_ADC_Init+0x1d6>
 8002c4e:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c50:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002c52:	b313      	cbz	r3, 8002c9a <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c54:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c56:	689a      	ldr	r2, [r3, #8]
 8002c58:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8002c5c:	d005      	beq.n	8002c6a <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 8002c64:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002c68:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c6a:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c6c:	6893      	ldr	r3, [r2, #8]
 8002c6e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002c72:	d11f      	bne.n	8002cb4 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8002c74:	6893      	ldr	r3, [r2, #8]
 8002c76:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002c7a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c82:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c84:	4b65      	ldr	r3, [pc, #404]	; (8002e1c <HAL_ADC_Init+0x1dc>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	099b      	lsrs	r3, r3, #6
 8002c8a:	4a65      	ldr	r2, [pc, #404]	; (8002e20 <HAL_ADC_Init+0x1e0>)
 8002c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c90:	099b      	lsrs	r3, r3, #6
 8002c92:	3301      	adds	r3, #1
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002c98:	e009      	b.n	8002cae <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8002c9a:	f7ff fc5f 	bl	800255c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	65a3      	str	r3, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8002ca2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8002ca6:	e7d5      	b.n	8002c54 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8002ca8:	9b01      	ldr	r3, [sp, #4]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8002cae:	9b01      	ldr	r3, [sp, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1f9      	bne.n	8002ca8 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002cb4:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002cb6:	6893      	ldr	r3, [r2, #8]
 8002cb8:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002cbc:	f040 8082 	bne.w	8002dc4 <HAL_ADC_Init+0x184>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002cc2:	f043 0310 	orr.w	r3, r3, #16
 8002cc6:	6563      	str	r3, [r4, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002cd0:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002cd2:	6893      	ldr	r3, [r2, #8]
 8002cd4:	f013 0304 	ands.w	r3, r3, #4
 8002cd8:	d000      	beq.n	8002cdc <HAL_ADC_Init+0x9c>
 8002cda:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cdc:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8002cde:	f011 0f10 	tst.w	r1, #16
 8002ce2:	f040 8091 	bne.w	8002e08 <HAL_ADC_Init+0x1c8>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f040 808e 	bne.w	8002e08 <HAL_ADC_Init+0x1c8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002cee:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002cf2:	f043 0302 	orr.w	r3, r3, #2
 8002cf6:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002cf8:	6893      	ldr	r3, [r2, #8]
 8002cfa:	f013 0f01 	tst.w	r3, #1
 8002cfe:	d114      	bne.n	8002d2a <HAL_ADC_Init+0xea>
 8002d00:	4b48      	ldr	r3, [pc, #288]	; (8002e24 <HAL_ADC_Init+0x1e4>)
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f013 0301 	ands.w	r3, r3, #1
 8002d08:	d000      	beq.n	8002d0c <HAL_ADC_Init+0xcc>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	4a46      	ldr	r2, [pc, #280]	; (8002e28 <HAL_ADC_Init+0x1e8>)
 8002d0e:	6892      	ldr	r2, [r2, #8]
 8002d10:	f012 0201 	ands.w	r2, r2, #1
 8002d14:	d000      	beq.n	8002d18 <HAL_ADC_Init+0xd8>
 8002d16:	2201      	movs	r2, #1
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	d106      	bne.n	8002d2a <HAL_ADC_Init+0xea>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d1c:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002d1e:	4943      	ldr	r1, [pc, #268]	; (8002e2c <HAL_ADC_Init+0x1ec>)
 8002d20:	688a      	ldr	r2, [r1, #8]
 8002d22:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8002d26:	4313      	orrs	r3, r2
 8002d28:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d2a:	7e62      	ldrb	r2, [r4, #25]
                hadc->Init.Overrun                                                     |
 8002d2c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d2e:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 8002d32:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 8002d34:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 8002d36:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 8002d38:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d3a:	f894 2020 	ldrb.w	r2, [r4, #32]
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d42:	2a01      	cmp	r2, #1
 8002d44:	d040      	beq.n	8002dc8 <HAL_ADC_Init+0x188>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d46:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002d48:	b122      	cbz	r2, 8002d54 <HAL_ADC_Init+0x114>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d4a:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002d4e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002d50:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d52:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002d54:	6821      	ldr	r1, [r4, #0]
 8002d56:	68cd      	ldr	r5, [r1, #12]
 8002d58:	4a35      	ldr	r2, [pc, #212]	; (8002e30 <HAL_ADC_Init+0x1f0>)
 8002d5a:	402a      	ands	r2, r5
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	60cb      	str	r3, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d60:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d62:	688b      	ldr	r3, [r1, #8]
 8002d64:	f013 0304 	ands.w	r3, r3, #4
 8002d68:	d000      	beq.n	8002d6c <HAL_ADC_Init+0x12c>
 8002d6a:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d6c:	688a      	ldr	r2, [r1, #8]
 8002d6e:	f012 0208 	ands.w	r2, r2, #8
 8002d72:	d000      	beq.n	8002d76 <HAL_ADC_Init+0x136>
 8002d74:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d76:	b9b3      	cbnz	r3, 8002da6 <HAL_ADC_Init+0x166>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d78:	b9aa      	cbnz	r2, 8002da6 <HAL_ADC_Init+0x166>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d7a:	7e22      	ldrb	r2, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002d7c:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8002d80:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002d82:	ea43 3282 	orr.w	r2, r3, r2, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002d86:	68cb      	ldr	r3, [r1, #12]
 8002d88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d8c:	f023 0302 	bic.w	r3, r3, #2
 8002d90:	4313      	orrs	r3, r2
 8002d92:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002d94:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d01a      	beq.n	8002dd2 <HAL_ADC_Init+0x192>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002d9c:	6822      	ldr	r2, [r4, #0]
 8002d9e:	6913      	ldr	r3, [r2, #16]
 8002da0:	f023 0301 	bic.w	r3, r3, #1
 8002da4:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002da6:	6923      	ldr	r3, [r4, #16]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d024      	beq.n	8002df6 <HAL_ADC_Init+0x1b6>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002dac:	6822      	ldr	r2, [r4, #0]
 8002dae:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002db0:	f023 030f 	bic.w	r3, r3, #15
 8002db4:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002db6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002db8:	f023 0303 	bic.w	r3, r3, #3
 8002dbc:	f043 0301 	orr.w	r3, r3, #1
 8002dc0:	6563      	str	r3, [r4, #84]	; 0x54
 8002dc2:	e026      	b.n	8002e12 <HAL_ADC_Init+0x1d2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dc4:	2000      	movs	r0, #0
 8002dc6:	e784      	b.n	8002cd2 <HAL_ADC_Init+0x92>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002dc8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002dca:	3a01      	subs	r2, #1
 8002dcc:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002dd0:	e7b9      	b.n	8002d46 <HAL_ADC_Init+0x106>
        MODIFY_REG(hadc->Instance->CFGR2,
 8002dd2:	6821      	ldr	r1, [r4, #0]
 8002dd4:	690b      	ldr	r3, [r1, #16]
 8002dd6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002dda:	f023 0304 	bic.w	r3, r3, #4
 8002dde:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002de0:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8002de2:	432a      	orrs	r2, r5
 8002de4:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8002de6:	432a      	orrs	r2, r5
 8002de8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8002dea:	432a      	orrs	r2, r5
 8002dec:	4313      	orrs	r3, r2
 8002dee:	f043 0301 	orr.w	r3, r3, #1
 8002df2:	610b      	str	r3, [r1, #16]
 8002df4:	e7d7      	b.n	8002da6 <HAL_ADC_Init+0x166>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002df6:	6821      	ldr	r1, [r4, #0]
 8002df8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8002dfa:	f023 030f 	bic.w	r3, r3, #15
 8002dfe:	69e2      	ldr	r2, [r4, #28]
 8002e00:	3a01      	subs	r2, #1
 8002e02:	4313      	orrs	r3, r2
 8002e04:	630b      	str	r3, [r1, #48]	; 0x30
 8002e06:	e7d6      	b.n	8002db6 <HAL_ADC_Init+0x176>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e0a:	f043 0310 	orr.w	r3, r3, #16
 8002e0e:	6563      	str	r3, [r4, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002e10:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8002e12:	b003      	add	sp, #12
 8002e14:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8002e16:	2001      	movs	r0, #1
 8002e18:	e7fb      	b.n	8002e12 <HAL_ADC_Init+0x1d2>
 8002e1a:	bf00      	nop
 8002e1c:	20000014 	.word	0x20000014
 8002e20:	053e2d63 	.word	0x053e2d63
 8002e24:	50040000 	.word	0x50040000
 8002e28:	50040100 	.word	0x50040100
 8002e2c:	50040300 	.word	0x50040300
 8002e30:	fff0c007 	.word	0xfff0c007

08002e34 <HAL_ADC_ConvHalfCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002e34:	4770      	bx	lr

08002e36 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e36:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e38:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002e3a:	f7ff fffb 	bl	8002e34 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e3e:	bd08      	pop	{r3, pc}

08002e40 <ADC_DMAConvCplt>:
{
 8002e40:	b508      	push	{r3, lr}
 8002e42:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e44:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002e46:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002e48:	f012 0f50 	tst.w	r2, #80	; 0x50
 8002e4c:	d130      	bne.n	8002eb0 <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e4e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002e50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e54:	6543      	str	r3, [r0, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002e56:	6803      	ldr	r3, [r0, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	f012 0f08 	tst.w	r2, #8
 8002e5e:	d014      	beq.n	8002e8a <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002e60:	68da      	ldr	r2, [r3, #12]
 8002e62:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8002e66:	d120      	bne.n	8002eaa <ADC_DMAConvCplt+0x6a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8002e6e:	d11c      	bne.n	8002eaa <ADC_DMAConvCplt+0x6a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e70:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002e72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e76:	6543      	str	r3, [r0, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e78:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002e7a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002e7e:	d114      	bne.n	8002eaa <ADC_DMAConvCplt+0x6a>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e80:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002e82:	f043 0301 	orr.w	r3, r3, #1
 8002e86:	6543      	str	r3, [r0, #84]	; 0x54
 8002e88:	e00f      	b.n	8002eaa <ADC_DMAConvCplt+0x6a>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	f013 0f02 	tst.w	r3, #2
 8002e90:	d10b      	bne.n	8002eaa <ADC_DMAConvCplt+0x6a>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e92:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002e94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e98:	6543      	str	r3, [r0, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002e9a:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002e9c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002ea0:	d103      	bne.n	8002eaa <ADC_DMAConvCplt+0x6a>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ea2:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002ea4:	f043 0301 	orr.w	r3, r3, #1
 8002ea8:	6543      	str	r3, [r0, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8002eaa:	f7fe f8d7 	bl	800105c <HAL_ADC_ConvCpltCallback>
}
 8002eae:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002eb0:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002eb2:	f012 0f10 	tst.w	r2, #16
 8002eb6:	d104      	bne.n	8002ec2 <ADC_DMAConvCplt+0x82>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002eb8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8002eba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	4790      	blx	r2
}
 8002ec0:	e7f5      	b.n	8002eae <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 8002ec2:	f7fe f899 	bl	8000ff8 <HAL_ADC_ErrorCallback>
 8002ec6:	e7f2      	b.n	8002eae <ADC_DMAConvCplt+0x6e>

08002ec8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ec8:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002eca:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ecc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002ece:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ed2:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ed4:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002ed6:	f043 0304 	orr.w	r3, r3, #4
 8002eda:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002edc:	f7fe f88c 	bl	8000ff8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ee0:	bd08      	pop	{r3, pc}
	...

08002ee4 <HAL_ADC_ConfigChannel>:
{
 8002ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ee6:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8002ee8:	2200      	movs	r2, #0
 8002eea:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002eec:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8002ef0:	2a01      	cmp	r2, #1
 8002ef2:	f000 8259 	beq.w	80033a8 <HAL_ADC_ConfigChannel+0x4c4>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002efe:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f00:	6892      	ldr	r2, [r2, #8]
 8002f02:	f012 0f04 	tst.w	r2, #4
 8002f06:	d009      	beq.n	8002f1c <HAL_ADC_ConfigChannel+0x38>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f08:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002f0a:	f042 0220 	orr.w	r2, r2, #32
 8002f0e:	6542      	str	r2, [r0, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8002f10:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8002f18:	b003      	add	sp, #12
 8002f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank <= 5U)
 8002f1c:	684a      	ldr	r2, [r1, #4]
 8002f1e:	2a05      	cmp	r2, #5
 8002f20:	d809      	bhi.n	8002f36 <HAL_ADC_ConfigChannel+0x52>
      switch (sConfig->Rank)
 8002f22:	3a02      	subs	r2, #2
 8002f24:	2a03      	cmp	r2, #3
 8002f26:	f200 809e 	bhi.w	8003066 <HAL_ADC_ConfigChannel+0x182>
 8002f2a:	e8df f002 	tbb	[pc, r2]
 8002f2e:	9202      	.short	0x9202
 8002f30:	9895      	.short	0x9895
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002f32:	220c      	movs	r2, #12
 8002f34:	604a      	str	r2, [r1, #4]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002f36:	681d      	ldr	r5, [r3, #0]
 8002f38:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002f3a:	3530      	adds	r5, #48	; 0x30
 8002f3c:	0a22      	lsrs	r2, r4, #8
 8002f3e:	0092      	lsls	r2, r2, #2
 8002f40:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 8002f44:	58a8      	ldr	r0, [r5, r2]
 8002f46:	f004 0e1f 	and.w	lr, r4, #31
 8002f4a:	241f      	movs	r4, #31
 8002f4c:	fa04 f40e 	lsl.w	r4, r4, lr
 8002f50:	ea20 0004 	bic.w	r0, r0, r4
 8002f54:	680c      	ldr	r4, [r1, #0]
 8002f56:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8002f5a:	fa0c fc0e 	lsl.w	ip, ip, lr
 8002f5e:	ea40 000c 	orr.w	r0, r0, ip
 8002f62:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f64:	681c      	ldr	r4, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f66:	68a2      	ldr	r2, [r4, #8]
 8002f68:	f012 0204 	ands.w	r2, r2, #4
 8002f6c:	d000      	beq.n	8002f70 <HAL_ADC_ConfigChannel+0x8c>
 8002f6e:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f70:	68a0      	ldr	r0, [r4, #8]
 8002f72:	f010 0008 	ands.w	r0, r0, #8
 8002f76:	d000      	beq.n	8002f7a <HAL_ADC_ConfigChannel+0x96>
 8002f78:	2001      	movs	r0, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f7a:	2a00      	cmp	r2, #0
 8002f7c:	d135      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x106>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f7e:	2800      	cmp	r0, #0
 8002f80:	d133      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x106>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002f82:	6888      	ldr	r0, [r1, #8]
 8002f84:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 8002f88:	d070      	beq.n	800306c <HAL_ADC_ConfigChannel+0x188>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002f8a:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002f8c:	3414      	adds	r4, #20
 8002f8e:	0e72      	lsrs	r2, r6, #25
 8002f90:	0092      	lsls	r2, r2, #2
 8002f92:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8002f96:	58a5      	ldr	r5, [r4, r2]
 8002f98:	f3c6 5c04 	ubfx	ip, r6, #20, #5
 8002f9c:	2607      	movs	r6, #7
 8002f9e:	fa06 f60c 	lsl.w	r6, r6, ip
 8002fa2:	ea25 0506 	bic.w	r5, r5, r6
 8002fa6:	fa00 f00c 	lsl.w	r0, r0, ip
 8002faa:	4328      	orrs	r0, r5
 8002fac:	50a0      	str	r0, [r4, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002fae:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002fb0:	6942      	ldr	r2, [r0, #20]
 8002fb2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002fb6:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002fb8:	694c      	ldr	r4, [r1, #20]
 8002fba:	6818      	ldr	r0, [r3, #0]
 8002fbc:	68c2      	ldr	r2, [r0, #12]
 8002fbe:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002fc2:	0052      	lsls	r2, r2, #1
 8002fc4:	fa04 f202 	lsl.w	r2, r4, r2
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002fc8:	690d      	ldr	r5, [r1, #16]
 8002fca:	2d04      	cmp	r5, #4
 8002fcc:	d063      	beq.n	8003096 <HAL_ADC_ConfigChannel+0x1b2>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002fce:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fd0:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 8002fd2:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 8002fd6:	4cad      	ldr	r4, [pc, #692]	; (800328c <HAL_ADC_ConfigChannel+0x3a8>)
 8002fd8:	403c      	ands	r4, r7
 8002fda:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8002fde:	4332      	orrs	r2, r6
 8002fe0:	4314      	orrs	r4, r2
 8002fe2:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8002fe6:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fea:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002fec:	6882      	ldr	r2, [r0, #8]
 8002fee:	f012 0f01 	tst.w	r2, #1
 8002ff2:	d117      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x140>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002ff4:	680a      	ldr	r2, [r1, #0]
 8002ff6:	68cd      	ldr	r5, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002ff8:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8002ffc:	f3c2 0c12 	ubfx	ip, r2, #0, #19
 8003000:	ea24 040c 	bic.w	r4, r4, ip
 8003004:	f005 0c18 	and.w	ip, r5, #24
 8003008:	4da1      	ldr	r5, [pc, #644]	; (8003290 <HAL_ADC_ConfigChannel+0x3ac>)
 800300a:	fa25 f50c 	lsr.w	r5, r5, ip
 800300e:	402a      	ands	r2, r5
 8003010:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8003014:	4322      	orrs	r2, r4
 8003016:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800301a:	68c8      	ldr	r0, [r1, #12]
 800301c:	4a9d      	ldr	r2, [pc, #628]	; (8003294 <HAL_ADC_ConfigChannel+0x3b0>)
 800301e:	4290      	cmp	r0, r2
 8003020:	f000 80a1 	beq.w	8003166 <HAL_ADC_ConfigChannel+0x282>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003024:	680a      	ldr	r2, [r1, #0]
 8003026:	499c      	ldr	r1, [pc, #624]	; (8003298 <HAL_ADC_ConfigChannel+0x3b4>)
 8003028:	420a      	tst	r2, r1
 800302a:	f000 81b9 	beq.w	80033a0 <HAL_ADC_ConfigChannel+0x4bc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800302e:	499b      	ldr	r1, [pc, #620]	; (800329c <HAL_ADC_ConfigChannel+0x3b8>)
 8003030:	6889      	ldr	r1, [r1, #8]
 8003032:	f001 74e0 	and.w	r4, r1, #29360128	; 0x1c00000
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003036:	489a      	ldr	r0, [pc, #616]	; (80032a0 <HAL_ADC_ConfigChannel+0x3bc>)
 8003038:	4282      	cmp	r2, r0
 800303a:	f000 8163 	beq.w	8003304 <HAL_ADC_ConfigChannel+0x420>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800303e:	4899      	ldr	r0, [pc, #612]	; (80032a4 <HAL_ADC_ConfigChannel+0x3c0>)
 8003040:	4282      	cmp	r2, r0
 8003042:	f000 8186 	beq.w	8003352 <HAL_ADC_ConfigChannel+0x46e>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003046:	4898      	ldr	r0, [pc, #608]	; (80032a8 <HAL_ADC_ConfigChannel+0x3c4>)
 8003048:	4282      	cmp	r2, r0
 800304a:	f000 8196 	beq.w	800337a <HAL_ADC_ConfigChannel+0x496>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800304e:	2000      	movs	r0, #0
 8003050:	e75f      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x2e>
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003052:	2212      	movs	r2, #18
 8003054:	604a      	str	r2, [r1, #4]
          break;
 8003056:	e76e      	b.n	8002f36 <HAL_ADC_ConfigChannel+0x52>
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003058:	2218      	movs	r2, #24
 800305a:	604a      	str	r2, [r1, #4]
          break;
 800305c:	e76b      	b.n	8002f36 <HAL_ADC_ConfigChannel+0x52>
          sConfig->Rank = ADC_REGULAR_RANK_5;
 800305e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003062:	604a      	str	r2, [r1, #4]
          break;
 8003064:	e767      	b.n	8002f36 <HAL_ADC_ConfigChannel+0x52>
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8003066:	2206      	movs	r2, #6
 8003068:	604a      	str	r2, [r1, #4]
          break;
 800306a:	e764      	b.n	8002f36 <HAL_ADC_ConfigChannel+0x52>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800306c:	6808      	ldr	r0, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800306e:	3414      	adds	r4, #20
 8003070:	0e42      	lsrs	r2, r0, #25
 8003072:	0092      	lsls	r2, r2, #2
 8003074:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8003078:	58a5      	ldr	r5, [r4, r2]
 800307a:	f3c0 5004 	ubfx	r0, r0, #20, #5
 800307e:	2607      	movs	r6, #7
 8003080:	fa06 f000 	lsl.w	r0, r6, r0
 8003084:	ea25 0000 	bic.w	r0, r5, r0
 8003088:	50a0      	str	r0, [r4, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800308a:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800308c:	6942      	ldr	r2, [r0, #20]
 800308e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003092:	6142      	str	r2, [r0, #20]
}
 8003094:	e790      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0xd4>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003096:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8003098:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800309a:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800309e:	680a      	ldr	r2, [r1, #0]
 80030a0:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80030a4:	bb85      	cbnz	r5, 8003108 <HAL_ADC_ConfigChannel+0x224>
 80030a6:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030aa:	4294      	cmp	r4, r2
 80030ac:	d034      	beq.n	8003118 <HAL_ADC_ConfigChannel+0x234>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80030ae:	681c      	ldr	r4, [r3, #0]
 80030b0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80030b2:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80030b4:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80030b8:	680a      	ldr	r2, [r1, #0]
 80030ba:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80030be:	bb85      	cbnz	r5, 8003122 <HAL_ADC_ConfigChannel+0x23e>
 80030c0:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80030c4:	4290      	cmp	r0, r2
 80030c6:	d034      	beq.n	8003132 <HAL_ADC_ConfigChannel+0x24e>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030c8:	681c      	ldr	r4, [r3, #0]
 80030ca:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80030cc:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80030ce:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80030d2:	680a      	ldr	r2, [r1, #0]
 80030d4:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80030d8:	bb85      	cbnz	r5, 800313c <HAL_ADC_ConfigChannel+0x258>
 80030da:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030de:	4290      	cmp	r0, r2
 80030e0:	d034      	beq.n	800314c <HAL_ADC_ConfigChannel+0x268>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030e2:	681c      	ldr	r4, [r3, #0]
 80030e4:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80030e6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80030e8:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80030ec:	680a      	ldr	r2, [r1, #0]
 80030ee:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80030f2:	bb85      	cbnz	r5, 8003156 <HAL_ADC_ConfigChannel+0x272>
 80030f4:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030f8:	4290      	cmp	r0, r2
 80030fa:	f47f af76 	bne.w	8002fea <HAL_ADC_ConfigChannel+0x106>
  MODIFY_REG(*preg,
 80030fe:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8003100:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003104:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8003106:	e770      	b.n	8002fea <HAL_ADC_ConfigChannel+0x106>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003108:	fa92 f2a2 	rbit	r2, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800310c:	b112      	cbz	r2, 8003114 <HAL_ADC_ConfigChannel+0x230>
  {
    return 32U;
  }
  return __builtin_clz(value);
 800310e:	fab2 f282 	clz	r2, r2
 8003112:	e7ca      	b.n	80030aa <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8003114:	2220      	movs	r2, #32
 8003116:	e7c8      	b.n	80030aa <HAL_ADC_ConfigChannel+0x1c6>
  MODIFY_REG(*preg,
 8003118:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800311a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800311e:	6602      	str	r2, [r0, #96]	; 0x60
}
 8003120:	e7c5      	b.n	80030ae <HAL_ADC_ConfigChannel+0x1ca>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003122:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003126:	b112      	cbz	r2, 800312e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8003128:	fab2 f282 	clz	r2, r2
 800312c:	e7ca      	b.n	80030c4 <HAL_ADC_ConfigChannel+0x1e0>
    return 32U;
 800312e:	2220      	movs	r2, #32
 8003130:	e7c8      	b.n	80030c4 <HAL_ADC_ConfigChannel+0x1e0>
  MODIFY_REG(*preg,
 8003132:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003134:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003138:	6662      	str	r2, [r4, #100]	; 0x64
}
 800313a:	e7c5      	b.n	80030c8 <HAL_ADC_ConfigChannel+0x1e4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313c:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003140:	b112      	cbz	r2, 8003148 <HAL_ADC_ConfigChannel+0x264>
  return __builtin_clz(value);
 8003142:	fab2 f282 	clz	r2, r2
 8003146:	e7ca      	b.n	80030de <HAL_ADC_ConfigChannel+0x1fa>
    return 32U;
 8003148:	2220      	movs	r2, #32
 800314a:	e7c8      	b.n	80030de <HAL_ADC_ConfigChannel+0x1fa>
  MODIFY_REG(*preg,
 800314c:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 800314e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003152:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8003154:	e7c5      	b.n	80030e2 <HAL_ADC_ConfigChannel+0x1fe>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003156:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800315a:	b112      	cbz	r2, 8003162 <HAL_ADC_ConfigChannel+0x27e>
  return __builtin_clz(value);
 800315c:	fab2 f282 	clz	r2, r2
 8003160:	e7ca      	b.n	80030f8 <HAL_ADC_ConfigChannel+0x214>
    return 32U;
 8003162:	2220      	movs	r2, #32
 8003164:	e7c8      	b.n	80030f8 <HAL_ADC_ConfigChannel+0x214>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003166:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003168:	680a      	ldr	r2, [r1, #0]
 800316a:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800316e:	2d00      	cmp	r5, #0
 8003170:	d138      	bne.n	80031e4 <HAL_ADC_ConfigChannel+0x300>
 8003172:	0e90      	lsrs	r0, r2, #26
 8003174:	3001      	adds	r0, #1
 8003176:	f000 001f 	and.w	r0, r0, #31
 800317a:	2809      	cmp	r0, #9
 800317c:	bf8c      	ite	hi
 800317e:	2000      	movhi	r0, #0
 8003180:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003182:	2800      	cmp	r0, #0
 8003184:	d066      	beq.n	8003254 <HAL_ADC_ConfigChannel+0x370>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003186:	2d00      	cmp	r5, #0
 8003188:	d13b      	bne.n	8003202 <HAL_ADC_ConfigChannel+0x31e>
 800318a:	0e90      	lsrs	r0, r2, #26
 800318c:	3001      	adds	r0, #1
 800318e:	0680      	lsls	r0, r0, #26
 8003190:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003194:	2d00      	cmp	r5, #0
 8003196:	d140      	bne.n	800321a <HAL_ADC_ConfigChannel+0x336>
 8003198:	0e96      	lsrs	r6, r2, #26
 800319a:	3601      	adds	r6, #1
 800319c:	f006 071f 	and.w	r7, r6, #31
 80031a0:	2601      	movs	r6, #1
 80031a2:	40be      	lsls	r6, r7
 80031a4:	4330      	orrs	r0, r6
 80031a6:	2d00      	cmp	r5, #0
 80031a8:	d146      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x354>
 80031aa:	0e92      	lsrs	r2, r2, #26
 80031ac:	3201      	adds	r2, #1
 80031ae:	f002 021f 	and.w	r2, r2, #31
 80031b2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80031b6:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031b8:	4302      	orrs	r2, r0
 80031ba:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80031bc:	f104 0614 	add.w	r6, r4, #20
 80031c0:	0e55      	lsrs	r5, r2, #25
 80031c2:	00ad      	lsls	r5, r5, #2
 80031c4:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 80031c8:	5974      	ldr	r4, [r6, r5]
 80031ca:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80031ce:	f04f 0c07 	mov.w	ip, #7
 80031d2:	fa0c fc02 	lsl.w	ip, ip, r2
 80031d6:	ea24 0c0c 	bic.w	ip, r4, ip
 80031da:	4090      	lsls	r0, r2
 80031dc:	ea4c 0000 	orr.w	r0, ip, r0
 80031e0:	5170      	str	r0, [r6, r5]
}
 80031e2:	e71f      	b.n	8003024 <HAL_ADC_ConfigChannel+0x140>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e4:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 80031e8:	b148      	cbz	r0, 80031fe <HAL_ADC_ConfigChannel+0x31a>
  return __builtin_clz(value);
 80031ea:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80031ee:	3001      	adds	r0, #1
 80031f0:	f000 001f 	and.w	r0, r0, #31
 80031f4:	2809      	cmp	r0, #9
 80031f6:	bf8c      	ite	hi
 80031f8:	2000      	movhi	r0, #0
 80031fa:	2001      	movls	r0, #1
 80031fc:	e7c1      	b.n	8003182 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80031fe:	2020      	movs	r0, #32
 8003200:	e7f5      	b.n	80031ee <HAL_ADC_ConfigChannel+0x30a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003202:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8003206:	b130      	cbz	r0, 8003216 <HAL_ADC_ConfigChannel+0x332>
  return __builtin_clz(value);
 8003208:	fab0 f080 	clz	r0, r0
 800320c:	3001      	adds	r0, #1
 800320e:	0680      	lsls	r0, r0, #26
 8003210:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003214:	e7be      	b.n	8003194 <HAL_ADC_ConfigChannel+0x2b0>
    return 32U;
 8003216:	2020      	movs	r0, #32
 8003218:	e7f8      	b.n	800320c <HAL_ADC_ConfigChannel+0x328>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321a:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 800321e:	b14e      	cbz	r6, 8003234 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8003220:	fab6 f686 	clz	r6, r6
 8003224:	3601      	adds	r6, #1
 8003226:	f006 061f 	and.w	r6, r6, #31
 800322a:	f04f 0c01 	mov.w	ip, #1
 800322e:	fa0c f606 	lsl.w	r6, ip, r6
 8003232:	e7b7      	b.n	80031a4 <HAL_ADC_ConfigChannel+0x2c0>
    return 32U;
 8003234:	2620      	movs	r6, #32
 8003236:	e7f5      	b.n	8003224 <HAL_ADC_ConfigChannel+0x340>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003238:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800323c:	b142      	cbz	r2, 8003250 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800323e:	fab2 f282 	clz	r2, r2
 8003242:	3201      	adds	r2, #1
 8003244:	f002 021f 	and.w	r2, r2, #31
 8003248:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800324c:	0512      	lsls	r2, r2, #20
 800324e:	e7b3      	b.n	80031b8 <HAL_ADC_ConfigChannel+0x2d4>
    return 32U;
 8003250:	2220      	movs	r2, #32
 8003252:	e7f6      	b.n	8003242 <HAL_ADC_ConfigChannel+0x35e>
 8003254:	bb55      	cbnz	r5, 80032ac <HAL_ADC_ConfigChannel+0x3c8>
 8003256:	0e90      	lsrs	r0, r2, #26
 8003258:	3001      	adds	r0, #1
 800325a:	0680      	lsls	r0, r0, #26
 800325c:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003260:	bb85      	cbnz	r5, 80032c4 <HAL_ADC_ConfigChannel+0x3e0>
 8003262:	0e96      	lsrs	r6, r2, #26
 8003264:	3601      	adds	r6, #1
 8003266:	f006 071f 	and.w	r7, r6, #31
 800326a:	2601      	movs	r6, #1
 800326c:	40be      	lsls	r6, r7
 800326e:	4330      	orrs	r0, r6
 8003270:	bbbd      	cbnz	r5, 80032e2 <HAL_ADC_ConfigChannel+0x3fe>
 8003272:	0e92      	lsrs	r2, r2, #26
 8003274:	3201      	adds	r2, #1
 8003276:	f002 021f 	and.w	r2, r2, #31
 800327a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800327e:	3a1e      	subs	r2, #30
 8003280:	0512      	lsls	r2, r2, #20
 8003282:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003286:	4302      	orrs	r2, r0
 8003288:	e797      	b.n	80031ba <HAL_ADC_ConfigChannel+0x2d6>
 800328a:	bf00      	nop
 800328c:	03fff000 	.word	0x03fff000
 8003290:	0007ffff 	.word	0x0007ffff
 8003294:	407f0000 	.word	0x407f0000
 8003298:	80080000 	.word	0x80080000
 800329c:	50040300 	.word	0x50040300
 80032a0:	c7520000 	.word	0xc7520000
 80032a4:	cb840000 	.word	0xcb840000
 80032a8:	80000001 	.word	0x80000001
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 80032b0:	b130      	cbz	r0, 80032c0 <HAL_ADC_ConfigChannel+0x3dc>
  return __builtin_clz(value);
 80032b2:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80032b6:	3001      	adds	r0, #1
 80032b8:	0680      	lsls	r0, r0, #26
 80032ba:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80032be:	e7cf      	b.n	8003260 <HAL_ADC_ConfigChannel+0x37c>
    return 32U;
 80032c0:	2020      	movs	r0, #32
 80032c2:	e7f8      	b.n	80032b6 <HAL_ADC_ConfigChannel+0x3d2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c4:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80032c8:	b14e      	cbz	r6, 80032de <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80032ca:	fab6 f686 	clz	r6, r6
 80032ce:	3601      	adds	r6, #1
 80032d0:	f006 061f 	and.w	r6, r6, #31
 80032d4:	f04f 0c01 	mov.w	ip, #1
 80032d8:	fa0c f606 	lsl.w	r6, ip, r6
 80032dc:	e7c7      	b.n	800326e <HAL_ADC_ConfigChannel+0x38a>
    return 32U;
 80032de:	2620      	movs	r6, #32
 80032e0:	e7f5      	b.n	80032ce <HAL_ADC_ConfigChannel+0x3ea>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e2:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80032e6:	b15a      	cbz	r2, 8003300 <HAL_ADC_ConfigChannel+0x41c>
  return __builtin_clz(value);
 80032e8:	fab2 f282 	clz	r2, r2
 80032ec:	3201      	adds	r2, #1
 80032ee:	f002 021f 	and.w	r2, r2, #31
 80032f2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80032f6:	3a1e      	subs	r2, #30
 80032f8:	0512      	lsls	r2, r2, #20
 80032fa:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80032fe:	e7c2      	b.n	8003286 <HAL_ADC_ConfigChannel+0x3a2>
    return 32U;
 8003300:	2220      	movs	r2, #32
 8003302:	e7f3      	b.n	80032ec <HAL_ADC_ConfigChannel+0x408>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003304:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
 8003308:	f47f ae99 	bne.w	800303e <HAL_ADC_ConfigChannel+0x15a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800330c:	6819      	ldr	r1, [r3, #0]
 800330e:	4a27      	ldr	r2, [pc, #156]	; (80033ac <HAL_ADC_ConfigChannel+0x4c8>)
 8003310:	4291      	cmp	r1, r2
 8003312:	d001      	beq.n	8003318 <HAL_ADC_ConfigChannel+0x434>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003314:	2000      	movs	r0, #0
 8003316:	e5fc      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003318:	f444 0200 	orr.w	r2, r4, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800331c:	4824      	ldr	r0, [pc, #144]	; (80033b0 <HAL_ADC_ConfigChannel+0x4cc>)
 800331e:	6881      	ldr	r1, [r0, #8]
 8003320:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8003324:	430a      	orrs	r2, r1
 8003326:	6082      	str	r2, [r0, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003328:	4a22      	ldr	r2, [pc, #136]	; (80033b4 <HAL_ADC_ConfigChannel+0x4d0>)
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	0992      	lsrs	r2, r2, #6
 800332e:	4922      	ldr	r1, [pc, #136]	; (80033b8 <HAL_ADC_ConfigChannel+0x4d4>)
 8003330:	fba1 1202 	umull	r1, r2, r1, r2
 8003334:	0992      	lsrs	r2, r2, #6
 8003336:	3201      	adds	r2, #1
 8003338:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800333c:	0092      	lsls	r2, r2, #2
 800333e:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003340:	e002      	b.n	8003348 <HAL_ADC_ConfigChannel+0x464>
            wait_loop_index--;
 8003342:	9a01      	ldr	r2, [sp, #4]
 8003344:	3a01      	subs	r2, #1
 8003346:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003348:	9a01      	ldr	r2, [sp, #4]
 800334a:	2a00      	cmp	r2, #0
 800334c:	d1f9      	bne.n	8003342 <HAL_ADC_ConfigChannel+0x45e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800334e:	2000      	movs	r0, #0
 8003350:	e5df      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x2e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003352:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 8003356:	f47f ae76 	bne.w	8003046 <HAL_ADC_ConfigChannel+0x162>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800335a:	6819      	ldr	r1, [r3, #0]
 800335c:	4a13      	ldr	r2, [pc, #76]	; (80033ac <HAL_ADC_ConfigChannel+0x4c8>)
 800335e:	4291      	cmp	r1, r2
 8003360:	d001      	beq.n	8003366 <HAL_ADC_ConfigChannel+0x482>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003362:	2000      	movs	r0, #0
 8003364:	e5d5      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003366:	f044 7280 	orr.w	r2, r4, #16777216	; 0x1000000
 800336a:	4811      	ldr	r0, [pc, #68]	; (80033b0 <HAL_ADC_ConfigChannel+0x4cc>)
 800336c:	6881      	ldr	r1, [r0, #8]
 800336e:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8003372:	430a      	orrs	r2, r1
 8003374:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003376:	2000      	movs	r0, #0
}
 8003378:	e5cb      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x2e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800337a:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 800337e:	d111      	bne.n	80033a4 <HAL_ADC_ConfigChannel+0x4c0>
        if (ADC_VREFINT_INSTANCE(hadc))
 8003380:	6819      	ldr	r1, [r3, #0]
 8003382:	4a0a      	ldr	r2, [pc, #40]	; (80033ac <HAL_ADC_ConfigChannel+0x4c8>)
 8003384:	4291      	cmp	r1, r2
 8003386:	d001      	beq.n	800338c <HAL_ADC_ConfigChannel+0x4a8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003388:	2000      	movs	r0, #0
 800338a:	e5c2      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800338c:	f444 0280 	orr.w	r2, r4, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003390:	4807      	ldr	r0, [pc, #28]	; (80033b0 <HAL_ADC_ConfigChannel+0x4cc>)
 8003392:	6881      	ldr	r1, [r0, #8]
 8003394:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8003398:	430a      	orrs	r2, r1
 800339a:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800339c:	2000      	movs	r0, #0
}
 800339e:	e5b8      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x2e>
 80033a0:	2000      	movs	r0, #0
 80033a2:	e5b6      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x2e>
 80033a4:	2000      	movs	r0, #0
 80033a6:	e5b4      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 80033a8:	2002      	movs	r0, #2
 80033aa:	e5b5      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x34>
 80033ac:	50040000 	.word	0x50040000
 80033b0:	50040300 	.word	0x50040300
 80033b4:	20000014 	.word	0x20000014
 80033b8:	053e2d63 	.word	0x053e2d63

080033bc <ADC_ConversionStop>:
{
 80033bc:	b570      	push	{r4, r5, r6, lr}
 80033be:	4604      	mov	r4, r0
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80033c0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	f012 0204 	ands.w	r2, r2, #4
 80033c8:	d000      	beq.n	80033cc <ADC_ConversionStop+0x10>
 80033ca:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80033cc:	6898      	ldr	r0, [r3, #8]
 80033ce:	f010 0008 	ands.w	r0, r0, #8
 80033d2:	d000      	beq.n	80033d6 <ADC_ConversionStop+0x1a>
 80033d4:	2001      	movs	r0, #1
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80033d6:	b90a      	cbnz	r2, 80033dc <ADC_ConversionStop+0x20>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80033d8:	2800      	cmp	r0, #0
 80033da:	d06b      	beq.n	80034b4 <ADC_ConversionStop+0xf8>
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80033e2:	d004      	beq.n	80033ee <ADC_ConversionStop+0x32>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80033e4:	8b20      	ldrh	r0, [r4, #24]
 80033e6:	f240 1201 	movw	r2, #257	; 0x101
 80033ea:	4290      	cmp	r0, r2
 80033ec:	d04e      	beq.n	800348c <ADC_ConversionStop+0xd0>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80033ee:	2902      	cmp	r1, #2
 80033f0:	d010      	beq.n	8003414 <ADC_ConversionStop+0x58>
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80033f2:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033f4:	689a      	ldr	r2, [r3, #8]
 80033f6:	f012 0f04 	tst.w	r2, #4
 80033fa:	d00b      	beq.n	8003414 <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80033fc:	689a      	ldr	r2, [r3, #8]
 80033fe:	f012 0f02 	tst.w	r2, #2
 8003402:	d107      	bne.n	8003414 <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 8003404:	689a      	ldr	r2, [r3, #8]
 8003406:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800340a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800340e:	f042 0210 	orr.w	r2, r2, #16
 8003412:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003414:	2901      	cmp	r1, #1
 8003416:	d010      	beq.n	800343a <ADC_ConversionStop+0x7e>
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003418:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800341a:	689a      	ldr	r2, [r3, #8]
 800341c:	f012 0f08 	tst.w	r2, #8
 8003420:	d00b      	beq.n	800343a <ADC_ConversionStop+0x7e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	f012 0f02 	tst.w	r2, #2
 8003428:	d107      	bne.n	800343a <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 800342a:	689a      	ldr	r2, [r3, #8]
 800342c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003430:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003434:	f042 0220 	orr.w	r2, r2, #32
 8003438:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 800343a:	2902      	cmp	r1, #2
 800343c:	d034      	beq.n	80034a8 <ADC_ConversionStop+0xec>
 800343e:	2903      	cmp	r1, #3
 8003440:	d134      	bne.n	80034ac <ADC_ConversionStop+0xf0>
 8003442:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 8003444:	f7ff fbe2 	bl	8002c0c <HAL_GetTick>
 8003448:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800344a:	6823      	ldr	r3, [r4, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	422b      	tst	r3, r5
 8003450:	d02e      	beq.n	80034b0 <ADC_ConversionStop+0xf4>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003452:	f7ff fbdb 	bl	8002c0c <HAL_GetTick>
 8003456:	1b80      	subs	r0, r0, r6
 8003458:	2805      	cmp	r0, #5
 800345a:	d9f6      	bls.n	800344a <ADC_ConversionStop+0x8e>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800345c:	6823      	ldr	r3, [r4, #0]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	422b      	tst	r3, r5
 8003462:	d0f2      	beq.n	800344a <ADC_ConversionStop+0x8e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003464:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003466:	f043 0310 	orr.w	r3, r3, #16
 800346a:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800346c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800346e:	f043 0301 	orr.w	r3, r3, #1
 8003472:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8003474:	2001      	movs	r0, #1
 8003476:	e01c      	b.n	80034b2 <ADC_ConversionStop+0xf6>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003478:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800347a:	f043 0310 	orr.w	r3, r3, #16
 800347e:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003480:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003482:	f043 0301 	orr.w	r3, r3, #1
 8003486:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8003488:	2001      	movs	r0, #1
 800348a:	e012      	b.n	80034b2 <ADC_ConversionStop+0xf6>
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800348c:	2200      	movs	r2, #0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800348e:	6819      	ldr	r1, [r3, #0]
 8003490:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003494:	d104      	bne.n	80034a0 <ADC_ConversionStop+0xe4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003496:	4908      	ldr	r1, [pc, #32]	; (80034b8 <ADC_ConversionStop+0xfc>)
 8003498:	428a      	cmp	r2, r1
 800349a:	d8ed      	bhi.n	8003478 <ADC_ConversionStop+0xbc>
        Conversion_Timeout_CPU_cycles ++;
 800349c:	3201      	adds	r2, #1
 800349e:	e7f6      	b.n	800348e <ADC_ConversionStop+0xd2>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80034a0:	2240      	movs	r2, #64	; 0x40
 80034a2:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80034a4:	2101      	movs	r1, #1
 80034a6:	e7a4      	b.n	80033f2 <ADC_ConversionStop+0x36>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80034a8:	2508      	movs	r5, #8
 80034aa:	e7cb      	b.n	8003444 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80034ac:	2504      	movs	r5, #4
 80034ae:	e7c9      	b.n	8003444 <ADC_ConversionStop+0x88>
  return HAL_OK;
 80034b0:	2000      	movs	r0, #0
}
 80034b2:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80034b4:	2000      	movs	r0, #0
 80034b6:	e7fc      	b.n	80034b2 <ADC_ConversionStop+0xf6>
 80034b8:	a33fffff 	.word	0xa33fffff

080034bc <ADC_Enable>:
{
 80034bc:	b530      	push	{r4, r5, lr}
 80034be:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80034c0:	2300      	movs	r3, #0
 80034c2:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034c4:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	f012 0f01 	tst.w	r2, #1
 80034cc:	d158      	bne.n	8003580 <ADC_Enable+0xc4>
 80034ce:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80034d0:	6899      	ldr	r1, [r3, #8]
 80034d2:	4a2d      	ldr	r2, [pc, #180]	; (8003588 <ADC_Enable+0xcc>)
 80034d4:	4211      	tst	r1, r2
 80034d6:	d119      	bne.n	800350c <ADC_Enable+0x50>
  MODIFY_REG(ADCx->CR,
 80034d8:	689a      	ldr	r2, [r3, #8]
 80034da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034de:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80034e2:	f042 0201 	orr.w	r2, r2, #1
 80034e6:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80034e8:	4b28      	ldr	r3, [pc, #160]	; (800358c <ADC_Enable+0xd0>)
 80034ea:	689b      	ldr	r3, [r3, #8]
    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80034ec:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80034f0:	d01c      	beq.n	800352c <ADC_Enable+0x70>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034f2:	4b27      	ldr	r3, [pc, #156]	; (8003590 <ADC_Enable+0xd4>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	099b      	lsrs	r3, r3, #6
 80034f8:	4a26      	ldr	r2, [pc, #152]	; (8003594 <ADC_Enable+0xd8>)
 80034fa:	fba2 2303 	umull	r2, r3, r2, r3
 80034fe:	099b      	lsrs	r3, r3, #6
 8003500:	3301      	adds	r3, #1
 8003502:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 800350a:	e00c      	b.n	8003526 <ADC_Enable+0x6a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800350c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800350e:	f043 0310 	orr.w	r3, r3, #16
 8003512:	6543      	str	r3, [r0, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003514:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	6583      	str	r3, [r0, #88]	; 0x58
      return HAL_ERROR;
 800351c:	2001      	movs	r0, #1
 800351e:	e030      	b.n	8003582 <ADC_Enable+0xc6>
        wait_loop_index--;
 8003520:	9b01      	ldr	r3, [sp, #4]
 8003522:	3b01      	subs	r3, #1
 8003524:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8003526:	9b01      	ldr	r3, [sp, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d1f9      	bne.n	8003520 <ADC_Enable+0x64>
    tickstart = HAL_GetTick();
 800352c:	f7ff fb6e 	bl	8002c0c <HAL_GetTick>
 8003530:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003532:	6823      	ldr	r3, [r4, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	f012 0f01 	tst.w	r2, #1
 800353a:	d11f      	bne.n	800357c <ADC_Enable+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	f012 0f01 	tst.w	r2, #1
 8003542:	d107      	bne.n	8003554 <ADC_Enable+0x98>
  MODIFY_REG(ADCx->CR,
 8003544:	689a      	ldr	r2, [r3, #8]
 8003546:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800354a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800354e:	f042 0201 	orr.w	r2, r2, #1
 8003552:	609a      	str	r2, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003554:	f7ff fb5a 	bl	8002c0c <HAL_GetTick>
 8003558:	1b43      	subs	r3, r0, r5
 800355a:	2b02      	cmp	r3, #2
 800355c:	d9e9      	bls.n	8003532 <ADC_Enable+0x76>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800355e:	6823      	ldr	r3, [r4, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f013 0f01 	tst.w	r3, #1
 8003566:	d1e4      	bne.n	8003532 <ADC_Enable+0x76>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003568:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800356a:	f043 0310 	orr.w	r3, r3, #16
 800356e:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003570:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003572:	f043 0301 	orr.w	r3, r3, #1
 8003576:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8003578:	2001      	movs	r0, #1
 800357a:	e002      	b.n	8003582 <ADC_Enable+0xc6>
  return HAL_OK;
 800357c:	2000      	movs	r0, #0
 800357e:	e000      	b.n	8003582 <ADC_Enable+0xc6>
 8003580:	2000      	movs	r0, #0
}
 8003582:	b003      	add	sp, #12
 8003584:	bd30      	pop	{r4, r5, pc}
 8003586:	bf00      	nop
 8003588:	8000003f 	.word	0x8000003f
 800358c:	50040300 	.word	0x50040300
 8003590:	20000014 	.word	0x20000014
 8003594:	053e2d63 	.word	0x053e2d63

08003598 <HAL_ADC_Start_DMA>:
{
 8003598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800359a:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800359c:	4b3a      	ldr	r3, [pc, #232]	; (8003688 <HAL_ADC_Start_DMA+0xf0>)
 800359e:	689d      	ldr	r5, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035a0:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80035a2:	6880      	ldr	r0, [r0, #8]
 80035a4:	f010 0f04 	tst.w	r0, #4
 80035a8:	d169      	bne.n	800367e <HAL_ADC_Start_DMA+0xe6>
 80035aa:	460e      	mov	r6, r1
 80035ac:	4617      	mov	r7, r2
 80035ae:	f005 051f 	and.w	r5, r5, #31
    __HAL_LOCK(hadc);
 80035b2:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d063      	beq.n	8003682 <HAL_ADC_Start_DMA+0xea>
 80035ba:	2301      	movs	r3, #1
 80035bc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80035c0:	b145      	cbz	r5, 80035d4 <HAL_ADC_Start_DMA+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80035c2:	2d05      	cmp	r5, #5
 80035c4:	d006      	beq.n	80035d4 <HAL_ADC_Start_DMA+0x3c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80035c6:	2d09      	cmp	r5, #9
 80035c8:	d004      	beq.n	80035d4 <HAL_ADC_Start_DMA+0x3c>
      __HAL_UNLOCK(hadc);
 80035ca:	2300      	movs	r3, #0
 80035cc:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
      tmp_hal_status = HAL_ERROR;
 80035d0:	2001      	movs	r0, #1
 80035d2:	e055      	b.n	8003680 <HAL_ADC_Start_DMA+0xe8>
      tmp_hal_status = ADC_Enable(hadc);
 80035d4:	4620      	mov	r0, r4
 80035d6:	f7ff ff71 	bl	80034bc <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80035da:	2800      	cmp	r0, #0
 80035dc:	d14b      	bne.n	8003676 <HAL_ADC_Start_DMA+0xde>
        ADC_STATE_CLR_SET(hadc->State,
 80035de:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80035e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80035e4:	f023 0301 	bic.w	r3, r3, #1
 80035e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ec:	6563      	str	r3, [r4, #84]	; 0x54
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035ee:	6823      	ldr	r3, [r4, #0]
 80035f0:	4a26      	ldr	r2, [pc, #152]	; (800368c <HAL_ADC_Start_DMA+0xf4>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d039      	beq.n	800366a <HAL_ADC_Start_DMA+0xd2>
 80035f6:	461a      	mov	r2, r3
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d000      	beq.n	80035fe <HAL_ADC_Start_DMA+0x66>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035fc:	b91d      	cbnz	r5, 8003606 <HAL_ADC_Start_DMA+0x6e>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035fe:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003600:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003604:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003606:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003608:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 800360c:	d030      	beq.n	8003670 <HAL_ADC_Start_DMA+0xd8>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800360e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003610:	f023 0306 	bic.w	r3, r3, #6
 8003614:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003616:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003618:	4a1d      	ldr	r2, [pc, #116]	; (8003690 <HAL_ADC_Start_DMA+0xf8>)
 800361a:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800361c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800361e:	4a1d      	ldr	r2, [pc, #116]	; (8003694 <HAL_ADC_Start_DMA+0xfc>)
 8003620:	631a      	str	r2, [r3, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003622:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003624:	4a1c      	ldr	r2, [pc, #112]	; (8003698 <HAL_ADC_Start_DMA+0x100>)
 8003626:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003628:	6823      	ldr	r3, [r4, #0]
 800362a:	221c      	movs	r2, #28
 800362c:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 800362e:	2300      	movs	r3, #0
 8003630:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003634:	6822      	ldr	r2, [r4, #0]
 8003636:	6853      	ldr	r3, [r2, #4]
 8003638:	f043 0310 	orr.w	r3, r3, #16
 800363c:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800363e:	6822      	ldr	r2, [r4, #0]
 8003640:	68d3      	ldr	r3, [r2, #12]
 8003642:	f043 0301 	orr.w	r3, r3, #1
 8003646:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003648:	6821      	ldr	r1, [r4, #0]
 800364a:	463b      	mov	r3, r7
 800364c:	4632      	mov	r2, r6
 800364e:	3140      	adds	r1, #64	; 0x40
 8003650:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003652:	f000 faa3 	bl	8003b9c <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003656:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8003658:	6893      	ldr	r3, [r2, #8]
 800365a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800365e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003662:	f043 0304 	orr.w	r3, r3, #4
 8003666:	6093      	str	r3, [r2, #8]
}
 8003668:	e00a      	b.n	8003680 <HAL_ADC_Start_DMA+0xe8>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800366a:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 800366e:	e7c3      	b.n	80035f8 <HAL_ADC_Start_DMA+0x60>
          ADC_CLEAR_ERRORCODE(hadc);
 8003670:	2300      	movs	r3, #0
 8003672:	65a3      	str	r3, [r4, #88]	; 0x58
 8003674:	e7cf      	b.n	8003616 <HAL_ADC_Start_DMA+0x7e>
        __HAL_UNLOCK(hadc);
 8003676:	2300      	movs	r3, #0
 8003678:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 800367c:	e000      	b.n	8003680 <HAL_ADC_Start_DMA+0xe8>
    tmp_hal_status = HAL_BUSY;
 800367e:	2002      	movs	r0, #2
}
 8003680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8003682:	2002      	movs	r0, #2
 8003684:	e7fc      	b.n	8003680 <HAL_ADC_Start_DMA+0xe8>
 8003686:	bf00      	nop
 8003688:	50040300 	.word	0x50040300
 800368c:	50040100 	.word	0x50040100
 8003690:	08002e41 	.word	0x08002e41
 8003694:	08002e37 	.word	0x08002e37
 8003698:	08002ec9 	.word	0x08002ec9

0800369c <ADC_Disable>:
{
 800369c:	b538      	push	{r3, r4, r5, lr}
 800369e:	4604      	mov	r4, r0
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80036a0:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80036a2:	6893      	ldr	r3, [r2, #8]
 80036a4:	f013 0302 	ands.w	r3, r3, #2
 80036a8:	d000      	beq.n	80036ac <ADC_Disable+0x10>
 80036aa:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80036ac:	6891      	ldr	r1, [r2, #8]
 80036ae:	f011 0f01 	tst.w	r1, #1
 80036b2:	d039      	beq.n	8003728 <ADC_Disable+0x8c>
      && (tmp_adc_is_disable_on_going == 0UL)
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d139      	bne.n	800372c <ADC_Disable+0x90>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80036b8:	6893      	ldr	r3, [r2, #8]
 80036ba:	f003 030d 	and.w	r3, r3, #13
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d009      	beq.n	80036d6 <ADC_Disable+0x3a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80036c4:	f043 0310 	orr.w	r3, r3, #16
 80036c8:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80036cc:	f043 0301 	orr.w	r3, r3, #1
 80036d0:	65a3      	str	r3, [r4, #88]	; 0x58
      return HAL_ERROR;
 80036d2:	2001      	movs	r0, #1
 80036d4:	e029      	b.n	800372a <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 80036d6:	6893      	ldr	r3, [r2, #8]
 80036d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036e0:	f043 0302 	orr.w	r3, r3, #2
 80036e4:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80036e6:	6823      	ldr	r3, [r4, #0]
 80036e8:	2203      	movs	r2, #3
 80036ea:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80036ec:	f7ff fa8e 	bl	8002c0c <HAL_GetTick>
 80036f0:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036f2:	6823      	ldr	r3, [r4, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f013 0f01 	tst.w	r3, #1
 80036fa:	d013      	beq.n	8003724 <ADC_Disable+0x88>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036fc:	f7ff fa86 	bl	8002c0c <HAL_GetTick>
 8003700:	1b40      	subs	r0, r0, r5
 8003702:	2802      	cmp	r0, #2
 8003704:	d9f5      	bls.n	80036f2 <ADC_Disable+0x56>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003706:	6823      	ldr	r3, [r4, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f013 0f01 	tst.w	r3, #1
 800370e:	d0f0      	beq.n	80036f2 <ADC_Disable+0x56>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003710:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003712:	f043 0310 	orr.w	r3, r3, #16
 8003716:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003718:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800371a:	f043 0301 	orr.w	r3, r3, #1
 800371e:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8003720:	2001      	movs	r0, #1
 8003722:	e002      	b.n	800372a <ADC_Disable+0x8e>
  return HAL_OK;
 8003724:	2000      	movs	r0, #0
 8003726:	e000      	b.n	800372a <ADC_Disable+0x8e>
 8003728:	2000      	movs	r0, #0
}
 800372a:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800372c:	2000      	movs	r0, #0
 800372e:	e7fc      	b.n	800372a <ADC_Disable+0x8e>

08003730 <HAL_ADC_Stop_DMA>:
{
 8003730:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 8003732:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8003736:	2b01      	cmp	r3, #1
 8003738:	d039      	beq.n	80037ae <HAL_ADC_Stop_DMA+0x7e>
 800373a:	4604      	mov	r4, r0
 800373c:	2301      	movs	r3, #1
 800373e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003742:	2103      	movs	r1, #3
 8003744:	f7ff fe3a 	bl	80033bc <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8003748:	4605      	mov	r5, r0
 800374a:	b9e8      	cbnz	r0, 8003788 <HAL_ADC_Stop_DMA+0x58>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800374c:	6822      	ldr	r2, [r4, #0]
 800374e:	68d3      	ldr	r3, [r2, #12]
 8003750:	f023 0301 	bic.w	r3, r3, #1
 8003754:	60d3      	str	r3, [r2, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003756:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003758:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2b02      	cmp	r3, #2
 8003760:	d017      	beq.n	8003792 <HAL_ADC_Stop_DMA+0x62>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003762:	6822      	ldr	r2, [r4, #0]
 8003764:	6853      	ldr	r3, [r2, #4]
 8003766:	f023 0310 	bic.w	r3, r3, #16
 800376a:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 800376c:	b9dd      	cbnz	r5, 80037a6 <HAL_ADC_Stop_DMA+0x76>
      tmp_hal_status = ADC_Disable(hadc);
 800376e:	4620      	mov	r0, r4
 8003770:	f7ff ff94 	bl	800369c <ADC_Disable>
 8003774:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_OK)
 8003776:	b93d      	cbnz	r5, 8003788 <HAL_ADC_Stop_DMA+0x58>
      ADC_STATE_CLR_SET(hadc->State,
 8003778:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800377a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800377e:	f023 0301 	bic.w	r3, r3, #1
 8003782:	f043 0301 	orr.w	r3, r3, #1
 8003786:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8003788:	2300      	movs	r3, #0
 800378a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800378e:	4628      	mov	r0, r5
 8003790:	bd38      	pop	{r3, r4, r5, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003792:	f000 fa3e 	bl	8003c12 <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 8003796:	4605      	mov	r5, r0
 8003798:	2800      	cmp	r0, #0
 800379a:	d0e2      	beq.n	8003762 <HAL_ADC_Stop_DMA+0x32>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800379c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800379e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037a2:	6563      	str	r3, [r4, #84]	; 0x54
 80037a4:	e7dd      	b.n	8003762 <HAL_ADC_Stop_DMA+0x32>
      (void)ADC_Disable(hadc);
 80037a6:	4620      	mov	r0, r4
 80037a8:	f7ff ff78 	bl	800369c <ADC_Disable>
 80037ac:	e7e3      	b.n	8003776 <HAL_ADC_Stop_DMA+0x46>
  __HAL_LOCK(hadc);
 80037ae:	2502      	movs	r5, #2
 80037b0:	e7ed      	b.n	800378e <HAL_ADC_Stop_DMA+0x5e>

080037b2 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80037b2:	b530      	push	{r4, r5, lr}
 80037b4:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80037b6:	2300      	movs	r3, #0
 80037b8:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037ba:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d041      	beq.n	8003846 <HAL_ADCEx_Calibration_Start+0x94>
 80037c2:	4604      	mov	r4, r0
 80037c4:	460d      	mov	r5, r1
 80037c6:	2301      	movs	r3, #1
 80037c8:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80037cc:	f7ff ff66 	bl	800369c <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80037d0:	bb80      	cbnz	r0, 8003834 <HAL_ADCEx_Calibration_Start+0x82>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037d2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80037d4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80037d8:	f023 0302 	bic.w	r3, r3, #2
 80037dc:	f043 0302 	orr.w	r3, r3, #2
 80037e0:	6563      	str	r3, [r4, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80037e2:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80037e4:	6893      	ldr	r3, [r2, #8]
 80037e6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80037ea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037ee:	f005 4580 	and.w	r5, r5, #1073741824	; 0x40000000
 80037f2:	432b      	orrs	r3, r5
 80037f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80037f8:	6093      	str	r3, [r2, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80037fa:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	db06      	blt.n	8003810 <HAL_ADCEx_Calibration_Start+0x5e>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003802:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003804:	f023 0303 	bic.w	r3, r3, #3
 8003808:	f043 0301 	orr.w	r3, r3, #1
 800380c:	6563      	str	r3, [r4, #84]	; 0x54
 800380e:	e015      	b.n	800383c <HAL_ADCEx_Calibration_Start+0x8a>
      wait_loop_index++;
 8003810:	9b01      	ldr	r3, [sp, #4]
 8003812:	3301      	adds	r3, #1
 8003814:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003816:	9b01      	ldr	r3, [sp, #4]
 8003818:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800381c:	d3ed      	bcc.n	80037fa <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 800381e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003820:	f023 0312 	bic.w	r3, r3, #18
 8003824:	f043 0310 	orr.w	r3, r3, #16
 8003828:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 800382a:	2300      	movs	r3, #0
 800382c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        return HAL_ERROR;
 8003830:	2001      	movs	r0, #1
 8003832:	e006      	b.n	8003842 <HAL_ADCEx_Calibration_Start+0x90>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003834:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003836:	f043 0310 	orr.w	r3, r3, #16
 800383a:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800383c:	2300      	movs	r3, #0
 800383e:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8003842:	b003      	add	sp, #12
 8003844:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 8003846:	2002      	movs	r0, #2
 8003848:	e7fb      	b.n	8003842 <HAL_ADCEx_Calibration_Start+0x90>
	...

0800384c <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800384c:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8003850:	2a01      	cmp	r2, #1
 8003852:	d07e      	beq.n	8003952 <HAL_ADCEx_MultiModeConfigChannel+0x106>
{
 8003854:	b410      	push	{r4}
 8003856:	b09b      	sub	sp, #108	; 0x6c
 8003858:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 800385a:	2201      	movs	r2, #1
 800385c:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003860:	2200      	movs	r2, #0
 8003862:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003864:	9217      	str	r2, [sp, #92]	; 0x5c

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003866:	6800      	ldr	r0, [r0, #0]
 8003868:	4a3b      	ldr	r2, [pc, #236]	; (8003958 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 800386a:	4290      	cmp	r0, r2
 800386c:	d038      	beq.n	80038e0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800386e:	2200      	movs	r2, #0
 8003870:	9201      	str	r2, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 8003872:	9a01      	ldr	r2, [sp, #4]
 8003874:	2a00      	cmp	r2, #0
 8003876:	d037      	beq.n	80038e8 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003878:	6892      	ldr	r2, [r2, #8]
 800387a:	f012 0204 	ands.w	r2, r2, #4
 800387e:	d000      	beq.n	8003882 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8003880:	2201      	movs	r2, #1
 8003882:	6880      	ldr	r0, [r0, #8]
 8003884:	f010 0f04 	tst.w	r0, #4
 8003888:	d153      	bne.n	8003932 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmphadcSlave_conversion_on_going == 0UL))
 800388a:	2a00      	cmp	r2, #0
 800388c:	d151      	bne.n	8003932 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800388e:	680a      	ldr	r2, [r1, #0]
 8003890:	2a00      	cmp	r2, #0
 8003892:	d032      	beq.n	80038fa <HAL_ADCEx_MultiModeConfigChannel+0xae>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003894:	4c31      	ldr	r4, [pc, #196]	; (800395c <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8003896:	68a2      	ldr	r2, [r4, #8]
 8003898:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800389c:	6848      	ldr	r0, [r1, #4]
 800389e:	f893 c030 	ldrb.w	ip, [r3, #48]	; 0x30
 80038a2:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 80038a6:	4302      	orrs	r2, r0
 80038a8:	60a2      	str	r2, [r4, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038aa:	4a2b      	ldr	r2, [pc, #172]	; (8003958 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 80038ac:	6892      	ldr	r2, [r2, #8]
 80038ae:	f012 0201 	ands.w	r2, r2, #1
 80038b2:	d000      	beq.n	80038b6 <HAL_ADCEx_MultiModeConfigChannel+0x6a>
 80038b4:	2201      	movs	r2, #1
 80038b6:	482a      	ldr	r0, [pc, #168]	; (8003960 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 80038b8:	6880      	ldr	r0, [r0, #8]
 80038ba:	f010 0001 	ands.w	r0, r0, #1
 80038be:	d000      	beq.n	80038c2 <HAL_ADCEx_MultiModeConfigChannel+0x76>
 80038c0:	2001      	movs	r0, #1
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038c2:	4302      	orrs	r2, r0
 80038c4:	d141      	bne.n	800394a <HAL_ADCEx_MultiModeConfigChannel+0xfe>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80038c6:	4c25      	ldr	r4, [pc, #148]	; (800395c <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 80038c8:	68a2      	ldr	r2, [r4, #8]
 80038ca:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80038ce:	f022 020f 	bic.w	r2, r2, #15
 80038d2:	6808      	ldr	r0, [r1, #0]
 80038d4:	6889      	ldr	r1, [r1, #8]
 80038d6:	4301      	orrs	r1, r0
 80038d8:	430a      	orrs	r2, r1
 80038da:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038dc:	2000      	movs	r0, #0
 80038de:	e02d      	b.n	800393c <HAL_ADCEx_MultiModeConfigChannel+0xf0>
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80038e0:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80038e4:	9201      	str	r2, [sp, #4]
 80038e6:	e7c4      	b.n	8003872 <HAL_ADCEx_MultiModeConfigChannel+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80038ea:	f042 0220 	orr.w	r2, r2, #32
 80038ee:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 80038f6:	2001      	movs	r0, #1
 80038f8:	e023      	b.n	8003942 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80038fa:	4918      	ldr	r1, [pc, #96]	; (800395c <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 80038fc:	688a      	ldr	r2, [r1, #8]
 80038fe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003902:	608a      	str	r2, [r1, #8]
 8003904:	4a14      	ldr	r2, [pc, #80]	; (8003958 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8003906:	6892      	ldr	r2, [r2, #8]
 8003908:	f012 0201 	ands.w	r2, r2, #1
 800390c:	d000      	beq.n	8003910 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 800390e:	2201      	movs	r2, #1
 8003910:	4913      	ldr	r1, [pc, #76]	; (8003960 <HAL_ADCEx_MultiModeConfigChannel+0x114>)
 8003912:	6889      	ldr	r1, [r1, #8]
 8003914:	f011 0101 	ands.w	r1, r1, #1
 8003918:	d000      	beq.n	800391c <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800391a:	2101      	movs	r1, #1

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800391c:	430a      	orrs	r2, r1
 800391e:	d116      	bne.n	800394e <HAL_ADCEx_MultiModeConfigChannel+0x102>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003920:	490e      	ldr	r1, [pc, #56]	; (800395c <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8003922:	688a      	ldr	r2, [r1, #8]
 8003924:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8003928:	f022 020f 	bic.w	r2, r2, #15
 800392c:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800392e:	2000      	movs	r0, #0
 8003930:	e004      	b.n	800393c <HAL_ADCEx_MultiModeConfigChannel+0xf0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003932:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003934:	f042 0220 	orr.w	r2, r2, #32
 8003938:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800393a:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8003942:	b01b      	add	sp, #108	; 0x6c
 8003944:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003948:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800394a:	2000      	movs	r0, #0
 800394c:	e7f6      	b.n	800393c <HAL_ADCEx_MultiModeConfigChannel+0xf0>
 800394e:	2000      	movs	r0, #0
 8003950:	e7f4      	b.n	800393c <HAL_ADCEx_MultiModeConfigChannel+0xf0>
  __HAL_LOCK(hadc);
 8003952:	2002      	movs	r0, #2
}
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	50040000 	.word	0x50040000
 800395c:	50040300 	.word	0x50040300
 8003960:	50040100 	.word	0x50040100

08003964 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003964:	4a07      	ldr	r2, [pc, #28]	; (8003984 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003966:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003968:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800396c:	041b      	lsls	r3, r3, #16
 800396e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003970:	0200      	lsls	r0, r0, #8
 8003972:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003976:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003978:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800397c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003980:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003982:	4770      	bx	lr
 8003984:	e000ed00 	.word	0xe000ed00

08003988 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003988:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800398a:	4b19      	ldr	r3, [pc, #100]	; (80039f0 <HAL_NVIC_SetPriority+0x68>)
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003992:	f1c3 0c07 	rsb	ip, r3, #7
 8003996:	f1bc 0f04 	cmp.w	ip, #4
 800399a:	bf28      	it	cs
 800399c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039a0:	f103 0e04 	add.w	lr, r3, #4
 80039a4:	f1be 0f06 	cmp.w	lr, #6
 80039a8:	d918      	bls.n	80039dc <HAL_NVIC_SetPriority+0x54>
 80039aa:	3b03      	subs	r3, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039ac:	f04f 3eff 	mov.w	lr, #4294967295
 80039b0:	fa0e fc0c 	lsl.w	ip, lr, ip
 80039b4:	ea21 010c 	bic.w	r1, r1, ip
 80039b8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039ba:	fa0e f303 	lsl.w	r3, lr, r3
 80039be:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c2:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80039c4:	2800      	cmp	r0, #0
 80039c6:	db0b      	blt.n	80039e0 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039c8:	0109      	lsls	r1, r1, #4
 80039ca:	b2c9      	uxtb	r1, r1
 80039cc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80039d0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80039d4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80039d8:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039dc:	2300      	movs	r3, #0
 80039de:	e7e5      	b.n	80039ac <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039e0:	f000 000f 	and.w	r0, r0, #15
 80039e4:	0109      	lsls	r1, r1, #4
 80039e6:	b2c9      	uxtb	r1, r1
 80039e8:	4b02      	ldr	r3, [pc, #8]	; (80039f4 <HAL_NVIC_SetPriority+0x6c>)
 80039ea:	5419      	strb	r1, [r3, r0]
 80039ec:	e7f4      	b.n	80039d8 <HAL_NVIC_SetPriority+0x50>
 80039ee:	bf00      	nop
 80039f0:	e000ed00 	.word	0xe000ed00
 80039f4:	e000ed14 	.word	0xe000ed14

080039f8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80039f8:	2800      	cmp	r0, #0
 80039fa:	db07      	blt.n	8003a0c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039fc:	f000 021f 	and.w	r2, r0, #31
 8003a00:	0940      	lsrs	r0, r0, #5
 8003a02:	2301      	movs	r3, #1
 8003a04:	4093      	lsls	r3, r2
 8003a06:	4a02      	ldr	r2, [pc, #8]	; (8003a10 <HAL_NVIC_EnableIRQ+0x18>)
 8003a08:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	e000e100 	.word	0xe000e100

08003a14 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003a14:	2800      	cmp	r0, #0
 8003a16:	db0c      	blt.n	8003a32 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a18:	f000 021f 	and.w	r2, r0, #31
 8003a1c:	0940      	lsrs	r0, r0, #5
 8003a1e:	2301      	movs	r3, #1
 8003a20:	4093      	lsls	r3, r2
 8003a22:	3020      	adds	r0, #32
 8003a24:	4a03      	ldr	r2, [pc, #12]	; (8003a34 <HAL_NVIC_DisableIRQ+0x20>)
 8003a26:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003a2a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003a2e:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003a32:	4770      	bx	lr
 8003a34:	e000e100 	.word	0xe000e100

08003a38 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a38:	3801      	subs	r0, #1
 8003a3a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003a3e:	d20b      	bcs.n	8003a58 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a40:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003a44:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a46:	4a05      	ldr	r2, [pc, #20]	; (8003a5c <HAL_SYSTICK_Config+0x24>)
 8003a48:	21f0      	movs	r1, #240	; 0xf0
 8003a4a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a4e:	2000      	movs	r0, #0
 8003a50:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a52:	2207      	movs	r2, #7
 8003a54:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a56:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003a58:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003a5a:	4770      	bx	lr
 8003a5c:	e000ed00 	.word	0xe000ed00

08003a60 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a60:	b430      	push	{r4, r5}
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a62:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003a64:	f004 0c1c 	and.w	ip, r4, #28
 8003a68:	2401      	movs	r4, #1
 8003a6a:	fa04 f40c 	lsl.w	r4, r4, ip
 8003a6e:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003a70:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a72:	6804      	ldr	r4, [r0, #0]
 8003a74:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a76:	6883      	ldr	r3, [r0, #8]
 8003a78:	2b10      	cmp	r3, #16
 8003a7a:	d005      	beq.n	8003a88 <DMA_SetConfig+0x28>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003a7c:	6803      	ldr	r3, [r0, #0]
 8003a7e:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003a80:	6803      	ldr	r3, [r0, #0]
 8003a82:	60da      	str	r2, [r3, #12]
  }
}
 8003a84:	bc30      	pop	{r4, r5}
 8003a86:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003a88:	6803      	ldr	r3, [r0, #0]
 8003a8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003a8c:	6803      	ldr	r3, [r0, #0]
 8003a8e:	60d9      	str	r1, [r3, #12]
 8003a90:	e7f8      	b.n	8003a84 <DMA_SetConfig+0x24>
	...

08003a94 <HAL_DMA_Init>:
  if(hdma == NULL)
 8003a94:	2800      	cmp	r0, #0
 8003a96:	d073      	beq.n	8003b80 <HAL_DMA_Init+0xec>
{
 8003a98:	b410      	push	{r4}
 8003a9a:	4603      	mov	r3, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a9c:	6800      	ldr	r0, [r0, #0]
 8003a9e:	4a39      	ldr	r2, [pc, #228]	; (8003b84 <HAL_DMA_Init+0xf0>)
 8003aa0:	4290      	cmp	r0, r2
 8003aa2:	d84a      	bhi.n	8003b3a <HAL_DMA_Init+0xa6>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003aa4:	4a38      	ldr	r2, [pc, #224]	; (8003b88 <HAL_DMA_Init+0xf4>)
 8003aa6:	4402      	add	r2, r0
 8003aa8:	4938      	ldr	r1, [pc, #224]	; (8003b8c <HAL_DMA_Init+0xf8>)
 8003aaa:	fba1 1202 	umull	r1, r2, r1, r2
 8003aae:	0912      	lsrs	r2, r2, #4
 8003ab0:	0092      	lsls	r2, r2, #2
 8003ab2:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003ab4:	4a36      	ldr	r2, [pc, #216]	; (8003b90 <HAL_DMA_Init+0xfc>)
 8003ab6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ab8:	2202      	movs	r2, #2
 8003aba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 8003abe:	6801      	ldr	r1, [r0, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003ac0:	f421 41ff 	bic.w	r1, r1, #32640	; 0x7f80
 8003ac4:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 8003ac8:	689a      	ldr	r2, [r3, #8]
 8003aca:	68dc      	ldr	r4, [r3, #12]
 8003acc:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ace:	691c      	ldr	r4, [r3, #16]
 8003ad0:	4322      	orrs	r2, r4
 8003ad2:	695c      	ldr	r4, [r3, #20]
 8003ad4:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ad6:	699c      	ldr	r4, [r3, #24]
 8003ad8:	4322      	orrs	r2, r4
 8003ada:	69dc      	ldr	r4, [r3, #28]
 8003adc:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ade:	6a1c      	ldr	r4, [r3, #32]
 8003ae0:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 8003ae2:	430a      	orrs	r2, r1
  hdma->Instance->CCR = tmp;
 8003ae4:	6002      	str	r2, [r0, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003ae6:	689a      	ldr	r2, [r3, #8]
 8003ae8:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8003aec:	d01b      	beq.n	8003b26 <HAL_DMA_Init+0x92>
    if (DMA1 == hdma->DmaBaseAddress)
 8003aee:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003af0:	4a27      	ldr	r2, [pc, #156]	; (8003b90 <HAL_DMA_Init+0xfc>)
 8003af2:	4291      	cmp	r1, r2
 8003af4:	d02c      	beq.n	8003b50 <HAL_DMA_Init+0xbc>
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003af6:	4a26      	ldr	r2, [pc, #152]	; (8003b90 <HAL_DMA_Init+0xfc>)
 8003af8:	f8d2 14a8 	ldr.w	r1, [r2, #1192]	; 0x4a8
 8003afc:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8003afe:	f000 0c1c 	and.w	ip, r0, #28
 8003b02:	200f      	movs	r0, #15
 8003b04:	fa00 f00c 	lsl.w	r0, r0, ip
 8003b08:	ea21 0100 	bic.w	r1, r1, r0
 8003b0c:	f8c2 14a8 	str.w	r1, [r2, #1192]	; 0x4a8
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003b10:	f8d2 14a8 	ldr.w	r1, [r2, #1192]	; 0x4a8
 8003b14:	6858      	ldr	r0, [r3, #4]
 8003b16:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8003b18:	f004 0c1c 	and.w	ip, r4, #28
 8003b1c:	fa00 f00c 	lsl.w	r0, r0, ip
 8003b20:	4301      	orrs	r1, r0
 8003b22:	f8c2 14a8 	str.w	r1, [r2, #1192]	; 0x4a8
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b26:	2000      	movs	r0, #0
 8003b28:	63d8      	str	r0, [r3, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 8003b30:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
}
 8003b34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b38:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003b3a:	4a16      	ldr	r2, [pc, #88]	; (8003b94 <HAL_DMA_Init+0x100>)
 8003b3c:	4402      	add	r2, r0
 8003b3e:	4913      	ldr	r1, [pc, #76]	; (8003b8c <HAL_DMA_Init+0xf8>)
 8003b40:	fba1 1202 	umull	r1, r2, r1, r2
 8003b44:	0912      	lsrs	r2, r2, #4
 8003b46:	0092      	lsls	r2, r2, #2
 8003b48:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003b4a:	4a13      	ldr	r2, [pc, #76]	; (8003b98 <HAL_DMA_Init+0x104>)
 8003b4c:	641a      	str	r2, [r3, #64]	; 0x40
 8003b4e:	e7b3      	b.n	8003ab8 <HAL_DMA_Init+0x24>
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003b50:	f8d2 10a8 	ldr.w	r1, [r2, #168]	; 0xa8
 8003b54:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8003b56:	f000 0c1c 	and.w	ip, r0, #28
 8003b5a:	200f      	movs	r0, #15
 8003b5c:	fa00 f00c 	lsl.w	r0, r0, ip
 8003b60:	ea21 0100 	bic.w	r1, r1, r0
 8003b64:	f8c2 10a8 	str.w	r1, [r2, #168]	; 0xa8
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003b68:	f8d2 10a8 	ldr.w	r1, [r2, #168]	; 0xa8
 8003b6c:	6858      	ldr	r0, [r3, #4]
 8003b6e:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8003b70:	f004 0c1c 	and.w	ip, r4, #28
 8003b74:	fa00 f00c 	lsl.w	r0, r0, ip
 8003b78:	4301      	orrs	r1, r0
 8003b7a:	f8c2 10a8 	str.w	r1, [r2, #168]	; 0xa8
 8003b7e:	e7d2      	b.n	8003b26 <HAL_DMA_Init+0x92>
    return HAL_ERROR;
 8003b80:	2001      	movs	r0, #1
}
 8003b82:	4770      	bx	lr
 8003b84:	40020407 	.word	0x40020407
 8003b88:	bffdfff8 	.word	0xbffdfff8
 8003b8c:	cccccccd 	.word	0xcccccccd
 8003b90:	40020000 	.word	0x40020000
 8003b94:	bffdfbf8 	.word	0xbffdfbf8
 8003b98:	40020400 	.word	0x40020400

08003b9c <HAL_DMA_Start_IT>:
{
 8003b9c:	b538      	push	{r3, r4, r5, lr}
 8003b9e:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003ba0:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8003ba4:	2801      	cmp	r0, #1
 8003ba6:	d032      	beq.n	8003c0e <HAL_DMA_Start_IT+0x72>
 8003ba8:	2001      	movs	r0, #1
 8003baa:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 8003bae:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 8003bb2:	b2c0      	uxtb	r0, r0
 8003bb4:	2801      	cmp	r0, #1
 8003bb6:	d004      	beq.n	8003bc2 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8003bb8:	2300      	movs	r3, #0
 8003bba:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 8003bbe:	2002      	movs	r0, #2
}
 8003bc0:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bc2:	2002      	movs	r0, #2
 8003bc4:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bc8:	2000      	movs	r0, #0
 8003bca:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003bcc:	6825      	ldr	r5, [r4, #0]
 8003bce:	6828      	ldr	r0, [r5, #0]
 8003bd0:	f020 0001 	bic.w	r0, r0, #1
 8003bd4:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bd6:	4620      	mov	r0, r4
 8003bd8:	f7ff ff42 	bl	8003a60 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 8003bdc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003bde:	b15b      	cbz	r3, 8003bf8 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003be0:	6822      	ldr	r2, [r4, #0]
 8003be2:	6813      	ldr	r3, [r2, #0]
 8003be4:	f043 030e 	orr.w	r3, r3, #14
 8003be8:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8003bea:	6822      	ldr	r2, [r4, #0]
 8003bec:	6813      	ldr	r3, [r2, #0]
 8003bee:	f043 0301 	orr.w	r3, r3, #1
 8003bf2:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf4:	2000      	movs	r0, #0
 8003bf6:	e7e3      	b.n	8003bc0 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bf8:	6822      	ldr	r2, [r4, #0]
 8003bfa:	6813      	ldr	r3, [r2, #0]
 8003bfc:	f023 0304 	bic.w	r3, r3, #4
 8003c00:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003c02:	6822      	ldr	r2, [r4, #0]
 8003c04:	6813      	ldr	r3, [r2, #0]
 8003c06:	f043 030a 	orr.w	r3, r3, #10
 8003c0a:	6013      	str	r3, [r2, #0]
 8003c0c:	e7ed      	b.n	8003bea <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8003c0e:	2002      	movs	r0, #2
 8003c10:	e7d6      	b.n	8003bc0 <HAL_DMA_Start_IT+0x24>

08003c12 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c12:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8003c16:	b2db      	uxtb	r3, r3
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d006      	beq.n	8003c2a <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c1c:	2304      	movs	r3, #4
 8003c1e:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8003c20:	2300      	movs	r3, #0
 8003c22:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8003c26:	2001      	movs	r0, #1
 8003c28:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c2a:	6802      	ldr	r2, [r0, #0]
 8003c2c:	6813      	ldr	r3, [r2, #0]
 8003c2e:	f023 030e 	bic.w	r3, r3, #14
 8003c32:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003c34:	6802      	ldr	r2, [r0, #0]
 8003c36:	6813      	ldr	r3, [r2, #0]
 8003c38:	f023 0301 	bic.w	r3, r3, #1
 8003c3c:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c3e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003c40:	f003 031c 	and.w	r3, r3, #28
 8003c44:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003c46:	2201      	movs	r2, #1
 8003c48:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4c:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003c4e:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003c52:	2300      	movs	r3, #0
 8003c54:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return status;
 8003c58:	4618      	mov	r0, r3
}
 8003c5a:	4770      	bx	lr

08003c5c <HAL_DMA_Abort_IT>:
{
 8003c5c:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003c5e:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d003      	beq.n	8003c70 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c68:	2304      	movs	r3, #4
 8003c6a:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8003c6c:	2001      	movs	r0, #1
}
 8003c6e:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c70:	6802      	ldr	r2, [r0, #0]
 8003c72:	6813      	ldr	r3, [r2, #0]
 8003c74:	f023 030e 	bic.w	r3, r3, #14
 8003c78:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003c7a:	6802      	ldr	r2, [r0, #0]
 8003c7c:	6813      	ldr	r3, [r2, #0]
 8003c7e:	f023 0301 	bic.w	r3, r3, #1
 8003c82:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c84:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003c86:	f003 031c 	and.w	r3, r3, #28
 8003c8a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003c94:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003c98:	2300      	movs	r3, #0
 8003c9a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8003c9e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003ca0:	b113      	cbz	r3, 8003ca8 <HAL_DMA_Abort_IT+0x4c>
      hdma->XferAbortCallback(hdma);
 8003ca2:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003ca4:	2000      	movs	r0, #0
 8003ca6:	e7e2      	b.n	8003c6e <HAL_DMA_Abort_IT+0x12>
 8003ca8:	2000      	movs	r0, #0
 8003caa:	e7e0      	b.n	8003c6e <HAL_DMA_Abort_IT+0x12>

08003cac <HAL_DMA_IRQHandler>:
{
 8003cac:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003cae:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003cb0:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003cb2:	6804      	ldr	r4, [r0, #0]
 8003cb4:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003cb6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003cb8:	f003 031c 	and.w	r3, r3, #28
 8003cbc:	2204      	movs	r2, #4
 8003cbe:	409a      	lsls	r2, r3
 8003cc0:	420a      	tst	r2, r1
 8003cc2:	d015      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x44>
 8003cc4:	f015 0f04 	tst.w	r5, #4
 8003cc8:	d012      	beq.n	8003cf0 <HAL_DMA_IRQHandler+0x44>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cca:	6823      	ldr	r3, [r4, #0]
 8003ccc:	f013 0f20 	tst.w	r3, #32
 8003cd0:	d103      	bne.n	8003cda <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cd2:	6823      	ldr	r3, [r4, #0]
 8003cd4:	f023 0304 	bic.w	r3, r3, #4
 8003cd8:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003cda:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003cdc:	f003 021c 	and.w	r2, r3, #28
 8003ce0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003ce2:	2304      	movs	r3, #4
 8003ce4:	4093      	lsls	r3, r2
 8003ce6:	604b      	str	r3, [r1, #4]
      if(hdma->XferHalfCpltCallback != NULL)
 8003ce8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003cea:	b103      	cbz	r3, 8003cee <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 8003cec:	4798      	blx	r3
}
 8003cee:	bd38      	pop	{r3, r4, r5, pc}
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003cf0:	2202      	movs	r2, #2
 8003cf2:	409a      	lsls	r2, r3
 8003cf4:	420a      	tst	r2, r1
 8003cf6:	d01c      	beq.n	8003d32 <HAL_DMA_IRQHandler+0x86>
 8003cf8:	f015 0f02 	tst.w	r5, #2
 8003cfc:	d019      	beq.n	8003d32 <HAL_DMA_IRQHandler+0x86>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	f013 0f20 	tst.w	r3, #32
 8003d04:	d106      	bne.n	8003d14 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d06:	6823      	ldr	r3, [r4, #0]
 8003d08:	f023 030a 	bic.w	r3, r3, #10
 8003d0c:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d14:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003d16:	f003 021c 	and.w	r2, r3, #28
 8003d1a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	4093      	lsls	r3, r2
 8003d20:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8003d22:	2300      	movs	r3, #0
 8003d24:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8003d28:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d0df      	beq.n	8003cee <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8003d2e:	4798      	blx	r3
 8003d30:	e7dd      	b.n	8003cee <HAL_DMA_IRQHandler+0x42>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003d32:	2208      	movs	r2, #8
 8003d34:	fa02 f303 	lsl.w	r3, r2, r3
 8003d38:	420b      	tst	r3, r1
 8003d3a:	d0d8      	beq.n	8003cee <HAL_DMA_IRQHandler+0x42>
 8003d3c:	f015 0f08 	tst.w	r5, #8
 8003d40:	d0d5      	beq.n	8003cee <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d42:	6823      	ldr	r3, [r4, #0]
 8003d44:	f023 030e 	bic.w	r3, r3, #14
 8003d48:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003d4a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8003d4c:	f003 031c 	and.w	r3, r3, #28
 8003d50:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003d52:	2201      	movs	r2, #1
 8003d54:	fa02 f303 	lsl.w	r3, r2, r3
 8003d58:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d5a:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003d5c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8003d60:	2300      	movs	r3, #0
 8003d62:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8003d66:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d0c0      	beq.n	8003cee <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8003d6c:	4798      	blx	r3
  return;
 8003d6e:	e7be      	b.n	8003cee <HAL_DMA_IRQHandler+0x42>

08003d70 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003d70:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003d72:	4c06      	ldr	r4, [pc, #24]	; (8003d8c <FLASH_Program_DoubleWord+0x1c>)
 8003d74:	6961      	ldr	r1, [r4, #20]
 8003d76:	f041 0101 	orr.w	r1, r1, #1
 8003d7a:	6161      	str	r1, [r4, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003d7c:	6002      	str	r2, [r0, #0]
 8003d7e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8003d82:	6043      	str	r3, [r0, #4]
}
 8003d84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d88:	4770      	bx	lr
 8003d8a:	bf00      	nop
 8003d8c:	40022000 	.word	0x40022000

08003d90 <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8003d90:	4a09      	ldr	r2, [pc, #36]	; (8003db8 <FLASH_Program_Fast+0x28>)
 8003d92:	6953      	ldr	r3, [r2, #20]
 8003d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d98:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d9a:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8003d9e:	b672      	cpsid	i
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8003da0:	2340      	movs	r3, #64	; 0x40
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8003da2:	f851 2b04 	ldr.w	r2, [r1], #4
 8003da6:	f840 2b04 	str.w	r2, [r0], #4
    dest_addr++;
    src_addr++;
    row_index--;
 8003daa:	3b01      	subs	r3, #1
  } while (row_index != 0U);
 8003dac:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
 8003db0:	d1f7      	bne.n	8003da2 <FLASH_Program_Fast+0x12>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003db2:	f38c 8810 	msr	PRIMASK, ip

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8003db6:	4770      	bx	lr
 8003db8:	40022000 	.word	0x40022000

08003dbc <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003dbc:	4b09      	ldr	r3, [pc, #36]	; (8003de4 <HAL_FLASH_Unlock+0x28>)
 8003dbe:	695b      	ldr	r3, [r3, #20]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	db01      	blt.n	8003dc8 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8003dc4:	2000      	movs	r0, #0
 8003dc6:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003dc8:	4b06      	ldr	r3, [pc, #24]	; (8003de4 <HAL_FLASH_Unlock+0x28>)
 8003dca:	4a07      	ldr	r2, [pc, #28]	; (8003de8 <HAL_FLASH_Unlock+0x2c>)
 8003dcc:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003dce:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8003dd2:	609a      	str	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	db01      	blt.n	8003dde <HAL_FLASH_Unlock+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 8003dda:	2000      	movs	r0, #0
 8003ddc:	4770      	bx	lr
      status = HAL_ERROR;
 8003dde:	2001      	movs	r0, #1
}
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40022000 	.word	0x40022000
 8003de8:	45670123 	.word	0x45670123

08003dec <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003dec:	4a03      	ldr	r2, [pc, #12]	; (8003dfc <HAL_FLASH_Lock+0x10>)
 8003dee:	6953      	ldr	r3, [r2, #20]
 8003df0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003df4:	6153      	str	r3, [r2, #20]
}
 8003df6:	2000      	movs	r0, #0
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	40022000 	.word	0x40022000

08003e00 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8003e00:	4b01      	ldr	r3, [pc, #4]	; (8003e08 <HAL_FLASH_GetError+0x8>)
 8003e02:	6858      	ldr	r0, [r3, #4]
}
 8003e04:	4770      	bx	lr
 8003e06:	bf00      	nop
 8003e08:	20000020 	.word	0x20000020

08003e0c <FLASH_WaitForLastOperation>:
{
 8003e0c:	b538      	push	{r3, r4, r5, lr}
 8003e0e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003e10:	f7fe fefc 	bl	8002c0c <HAL_GetTick>
 8003e14:	4605      	mov	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8003e16:	4b14      	ldr	r3, [pc, #80]	; (8003e68 <FLASH_WaitForLastOperation+0x5c>)
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003e1e:	d009      	beq.n	8003e34 <FLASH_WaitForLastOperation+0x28>
    if(Timeout != HAL_MAX_DELAY)
 8003e20:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003e24:	d0f7      	beq.n	8003e16 <FLASH_WaitForLastOperation+0xa>
      if((HAL_GetTick() - tickstart) >= Timeout)
 8003e26:	f7fe fef1 	bl	8002c0c <HAL_GetTick>
 8003e2a:	1b40      	subs	r0, r0, r5
 8003e2c:	42a0      	cmp	r0, r4
 8003e2e:	d3f2      	bcc.n	8003e16 <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 8003e30:	2003      	movs	r0, #3
 8003e32:	e015      	b.n	8003e60 <FLASH_WaitForLastOperation+0x54>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8003e34:	4b0c      	ldr	r3, [pc, #48]	; (8003e68 <FLASH_WaitForLastOperation+0x5c>)
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	4a0c      	ldr	r2, [pc, #48]	; (8003e6c <FLASH_WaitForLastOperation+0x60>)
  if(error != 0u)
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	d109      	bne.n	8003e52 <FLASH_WaitForLastOperation+0x46>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003e3e:	4b0a      	ldr	r3, [pc, #40]	; (8003e68 <FLASH_WaitForLastOperation+0x5c>)
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	f013 0f01 	tst.w	r3, #1
 8003e46:	d00c      	beq.n	8003e62 <FLASH_WaitForLastOperation+0x56>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003e48:	4b07      	ldr	r3, [pc, #28]	; (8003e68 <FLASH_WaitForLastOperation+0x5c>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 8003e4e:	2000      	movs	r0, #0
 8003e50:	e006      	b.n	8003e60 <FLASH_WaitForLastOperation+0x54>
    pFlash.ErrorCode |= error;
 8003e52:	4907      	ldr	r1, [pc, #28]	; (8003e70 <FLASH_WaitForLastOperation+0x64>)
 8003e54:	684a      	ldr	r2, [r1, #4]
 8003e56:	431a      	orrs	r2, r3
 8003e58:	604a      	str	r2, [r1, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 8003e5a:	4a03      	ldr	r2, [pc, #12]	; (8003e68 <FLASH_WaitForLastOperation+0x5c>)
 8003e5c:	6113      	str	r3, [r2, #16]
    return HAL_ERROR;
 8003e5e:	2001      	movs	r0, #1
}
 8003e60:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8003e62:	2000      	movs	r0, #0
 8003e64:	e7fc      	b.n	8003e60 <FLASH_WaitForLastOperation+0x54>
 8003e66:	bf00      	nop
 8003e68:	40022000 	.word	0x40022000
 8003e6c:	0002c3fa 	.word	0x0002c3fa
 8003e70:	20000020 	.word	0x20000020

08003e74 <HAL_FLASH_Program>:
{
 8003e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e78:	4616      	mov	r6, r2
  __HAL_LOCK(&pFlash);
 8003e7a:	4a28      	ldr	r2, [pc, #160]	; (8003f1c <HAL_FLASH_Program+0xa8>)
 8003e7c:	7812      	ldrb	r2, [r2, #0]
 8003e7e:	2a01      	cmp	r2, #1
 8003e80:	d049      	beq.n	8003f16 <HAL_FLASH_Program+0xa2>
 8003e82:	4604      	mov	r4, r0
 8003e84:	460d      	mov	r5, r1
 8003e86:	4698      	mov	r8, r3
 8003e88:	4b24      	ldr	r3, [pc, #144]	; (8003f1c <HAL_FLASH_Program+0xa8>)
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	701a      	strb	r2, [r3, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e8e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e92:	f7ff ffbb 	bl	8003e0c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8003e96:	4607      	mov	r7, r0
 8003e98:	bb08      	cbnz	r0, 8003ede <HAL_FLASH_Program+0x6a>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003e9a:	4b20      	ldr	r3, [pc, #128]	; (8003f1c <HAL_FLASH_Program+0xa8>)
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8003ea0:	4b1f      	ldr	r3, [pc, #124]	; (8003f20 <HAL_FLASH_Program+0xac>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003ea8:	d01f      	beq.n	8003eea <HAL_FLASH_Program+0x76>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8003eaa:	4a1d      	ldr	r2, [pc, #116]	; (8003f20 <HAL_FLASH_Program+0xac>)
 8003eac:	6813      	ldr	r3, [r2, #0]
 8003eae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003eb2:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8003eb4:	4b19      	ldr	r3, [pc, #100]	; (8003f1c <HAL_FLASH_Program+0xa8>)
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	771a      	strb	r2, [r3, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8003eba:	b1d4      	cbz	r4, 8003ef2 <HAL_FLASH_Program+0x7e>
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8003ebc:	1e63      	subs	r3, r4, #1
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d91e      	bls.n	8003f00 <HAL_FLASH_Program+0x8c>
  uint32_t prog_bit = 0;
 8003ec2:	2400      	movs	r4, #0
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003ec4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ec8:	f7ff ffa0 	bl	8003e0c <FLASH_WaitForLastOperation>
 8003ecc:	4607      	mov	r7, r0
    if (prog_bit != 0U)
 8003ece:	b124      	cbz	r4, 8003eda <HAL_FLASH_Program+0x66>
      CLEAR_BIT(FLASH->CR, prog_bit);
 8003ed0:	4a13      	ldr	r2, [pc, #76]	; (8003f20 <HAL_FLASH_Program+0xac>)
 8003ed2:	6953      	ldr	r3, [r2, #20]
 8003ed4:	ea23 0404 	bic.w	r4, r3, r4
 8003ed8:	6154      	str	r4, [r2, #20]
    FLASH_FlushCaches();
 8003eda:	f000 f847 	bl	8003f6c <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 8003ede:	4b0f      	ldr	r3, [pc, #60]	; (8003f1c <HAL_FLASH_Program+0xa8>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	701a      	strb	r2, [r3, #0]
}
 8003ee4:	4638      	mov	r0, r7
 8003ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003eea:	4b0c      	ldr	r3, [pc, #48]	; (8003f1c <HAL_FLASH_Program+0xa8>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	771a      	strb	r2, [r3, #28]
 8003ef0:	e7e3      	b.n	8003eba <HAL_FLASH_Program+0x46>
      FLASH_Program_DoubleWord(Address, Data);
 8003ef2:	4632      	mov	r2, r6
 8003ef4:	4643      	mov	r3, r8
 8003ef6:	4628      	mov	r0, r5
 8003ef8:	f7ff ff3a 	bl	8003d70 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8003efc:	2401      	movs	r4, #1
 8003efe:	e7e1      	b.n	8003ec4 <HAL_FLASH_Program+0x50>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8003f00:	4631      	mov	r1, r6
 8003f02:	4628      	mov	r0, r5
 8003f04:	f7ff ff44 	bl	8003d90 <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8003f08:	2c02      	cmp	r4, #2
 8003f0a:	d001      	beq.n	8003f10 <HAL_FLASH_Program+0x9c>
  uint32_t prog_bit = 0;
 8003f0c:	2400      	movs	r4, #0
 8003f0e:	e7d9      	b.n	8003ec4 <HAL_FLASH_Program+0x50>
        prog_bit = FLASH_CR_FSTPG;
 8003f10:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8003f14:	e7d6      	b.n	8003ec4 <HAL_FLASH_Program+0x50>
  __HAL_LOCK(&pFlash);
 8003f16:	2702      	movs	r7, #2
 8003f18:	e7e4      	b.n	8003ee4 <HAL_FLASH_Program+0x70>
 8003f1a:	bf00      	nop
 8003f1c:	20000020 	.word	0x20000020
 8003f20:	40022000 	.word	0x40022000

08003f24 <FLASH_MassErase>:
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8003f24:	f010 0f01 	tst.w	r0, #1
 8003f28:	d004      	beq.n	8003f34 <FLASH_MassErase+0x10>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8003f2a:	4a05      	ldr	r2, [pc, #20]	; (8003f40 <FLASH_MassErase+0x1c>)
 8003f2c:	6953      	ldr	r3, [r2, #20]
 8003f2e:	f043 0304 	orr.w	r3, r3, #4
 8003f32:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003f34:	4a02      	ldr	r2, [pc, #8]	; (8003f40 <FLASH_MassErase+0x1c>)
 8003f36:	6953      	ldr	r3, [r2, #20]
 8003f38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f3c:	6153      	str	r3, [r2, #20]
}
 8003f3e:	4770      	bx	lr
 8003f40:	40022000 	.word	0x40022000

08003f44 <FLASH_PageErase>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8003f44:	4b08      	ldr	r3, [pc, #32]	; (8003f68 <FLASH_PageErase+0x24>)
 8003f46:	695a      	ldr	r2, [r3, #20]
 8003f48:	f422 72fc 	bic.w	r2, r2, #504	; 0x1f8
 8003f4c:	00c0      	lsls	r0, r0, #3
 8003f4e:	f400 60ff 	and.w	r0, r0, #2040	; 0x7f8
 8003f52:	4302      	orrs	r2, r0
 8003f54:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003f56:	695a      	ldr	r2, [r3, #20]
 8003f58:	f042 0202 	orr.w	r2, r2, #2
 8003f5c:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003f5e:	695a      	ldr	r2, [r3, #20]
 8003f60:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003f64:	615a      	str	r2, [r3, #20]
}
 8003f66:	4770      	bx	lr
 8003f68:	40022000 	.word	0x40022000

08003f6c <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8003f6c:	4b16      	ldr	r3, [pc, #88]	; (8003fc8 <FLASH_FlushCaches+0x5c>)
 8003f6e:	7f1b      	ldrb	r3, [r3, #28]
 8003f70:	b2db      	uxtb	r3, r3

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d001      	beq.n	8003f7a <FLASH_FlushCaches+0xe>
 8003f76:	2b03      	cmp	r3, #3
 8003f78:	d110      	bne.n	8003f9c <FLASH_FlushCaches+0x30>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003f7a:	4a14      	ldr	r2, [pc, #80]	; (8003fcc <FLASH_FlushCaches+0x60>)
 8003f7c:	6811      	ldr	r1, [r2, #0]
 8003f7e:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8003f82:	6011      	str	r1, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003f84:	6811      	ldr	r1, [r2, #0]
 8003f86:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8003f8a:	6011      	str	r1, [r2, #0]
 8003f8c:	6811      	ldr	r1, [r2, #0]
 8003f8e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8003f92:	6011      	str	r1, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f94:	6811      	ldr	r1, [r2, #0]
 8003f96:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8003f9a:	6011      	str	r1, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8003f9c:	3b02      	subs	r3, #2
 8003f9e:	b2db      	uxtb	r3, r3
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d903      	bls.n	8003fac <FLASH_FlushCaches+0x40>
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003fa4:	4b08      	ldr	r3, [pc, #32]	; (8003fc8 <FLASH_FlushCaches+0x5c>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	771a      	strb	r2, [r3, #28]
}
 8003faa:	4770      	bx	lr
    __HAL_FLASH_DATA_CACHE_RESET();
 8003fac:	4b07      	ldr	r3, [pc, #28]	; (8003fcc <FLASH_FlushCaches+0x60>)
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003fb4:	601a      	str	r2, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003fbc:	601a      	str	r2, [r3, #0]
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	e7ed      	b.n	8003fa4 <FLASH_FlushCaches+0x38>
 8003fc8:	20000020 	.word	0x20000020
 8003fcc:	40022000 	.word	0x40022000

08003fd0 <HAL_FLASHEx_Erase>:
{
 8003fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8003fd2:	4b38      	ldr	r3, [pc, #224]	; (80040b4 <HAL_FLASHEx_Erase+0xe4>)
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d069      	beq.n	80040ae <HAL_FLASHEx_Erase+0xde>
 8003fda:	4604      	mov	r4, r0
 8003fdc:	460e      	mov	r6, r1
 8003fde:	4b35      	ldr	r3, [pc, #212]	; (80040b4 <HAL_FLASHEx_Erase+0xe4>)
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	701a      	strb	r2, [r3, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003fe4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003fe8:	f7ff ff10 	bl	8003e0c <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8003fec:	4607      	mov	r7, r0
 8003fee:	2800      	cmp	r0, #0
 8003ff0:	d158      	bne.n	80040a4 <HAL_FLASHEx_Erase+0xd4>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003ff2:	4b30      	ldr	r3, [pc, #192]	; (80040b4 <HAL_FLASHEx_Erase+0xe4>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8003ff8:	4b2f      	ldr	r3, [pc, #188]	; (80040b8 <HAL_FLASHEx_Erase+0xe8>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004000:	d02d      	beq.n	800405e <HAL_FLASHEx_Erase+0x8e>
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8004002:	4b2d      	ldr	r3, [pc, #180]	; (80040b8 <HAL_FLASHEx_Erase+0xe8>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800400a:	d024      	beq.n	8004056 <HAL_FLASHEx_Erase+0x86>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 800400c:	4a2a      	ldr	r2, [pc, #168]	; (80040b8 <HAL_FLASHEx_Erase+0xe8>)
 800400e:	6813      	ldr	r3, [r2, #0]
 8004010:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004014:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8004016:	4b27      	ldr	r3, [pc, #156]	; (80040b4 <HAL_FLASHEx_Erase+0xe4>)
 8004018:	2203      	movs	r2, #3
 800401a:	771a      	strb	r2, [r3, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800401c:	6823      	ldr	r3, [r4, #0]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d02f      	beq.n	8004082 <HAL_FLASHEx_Erase+0xb2>
      *PageError = 0xFFFFFFFFU;
 8004022:	f04f 33ff 	mov.w	r3, #4294967295
 8004026:	6033      	str	r3, [r6, #0]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8004028:	68a5      	ldr	r5, [r4, #8]
 800402a:	68a3      	ldr	r3, [r4, #8]
 800402c:	68e2      	ldr	r2, [r4, #12]
 800402e:	4413      	add	r3, r2
 8004030:	42ab      	cmp	r3, r5
 8004032:	d935      	bls.n	80040a0 <HAL_FLASHEx_Erase+0xd0>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8004034:	6861      	ldr	r1, [r4, #4]
 8004036:	4628      	mov	r0, r5
 8004038:	f7ff ff84 	bl	8003f44 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800403c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004040:	f7ff fee4 	bl	8003e0c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004044:	4a1c      	ldr	r2, [pc, #112]	; (80040b8 <HAL_FLASHEx_Erase+0xe8>)
 8004046:	6953      	ldr	r3, [r2, #20]
 8004048:	f423 73fd 	bic.w	r3, r3, #506	; 0x1fa
 800404c:	6153      	str	r3, [r2, #20]
        if (status != HAL_OK)
 800404e:	4607      	mov	r7, r0
 8004050:	bb28      	cbnz	r0, 800409e <HAL_FLASHEx_Erase+0xce>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8004052:	3501      	adds	r5, #1
 8004054:	e7e9      	b.n	800402a <HAL_FLASHEx_Erase+0x5a>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8004056:	4b17      	ldr	r3, [pc, #92]	; (80040b4 <HAL_FLASHEx_Erase+0xe4>)
 8004058:	2201      	movs	r2, #1
 800405a:	771a      	strb	r2, [r3, #28]
 800405c:	e7de      	b.n	800401c <HAL_FLASHEx_Erase+0x4c>
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800405e:	4b16      	ldr	r3, [pc, #88]	; (80040b8 <HAL_FLASHEx_Erase+0xe8>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004066:	d008      	beq.n	800407a <HAL_FLASHEx_Erase+0xaa>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8004068:	4a13      	ldr	r2, [pc, #76]	; (80040b8 <HAL_FLASHEx_Erase+0xe8>)
 800406a:	6813      	ldr	r3, [r2, #0]
 800406c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004070:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8004072:	4b10      	ldr	r3, [pc, #64]	; (80040b4 <HAL_FLASHEx_Erase+0xe4>)
 8004074:	2202      	movs	r2, #2
 8004076:	771a      	strb	r2, [r3, #28]
 8004078:	e7d0      	b.n	800401c <HAL_FLASHEx_Erase+0x4c>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800407a:	4b0e      	ldr	r3, [pc, #56]	; (80040b4 <HAL_FLASHEx_Erase+0xe4>)
 800407c:	2200      	movs	r2, #0
 800407e:	771a      	strb	r2, [r3, #28]
 8004080:	e7cc      	b.n	800401c <HAL_FLASHEx_Erase+0x4c>
      FLASH_MassErase(pEraseInit->Banks);
 8004082:	6860      	ldr	r0, [r4, #4]
 8004084:	f7ff ff4e 	bl	8003f24 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004088:	f24c 3050 	movw	r0, #50000	; 0xc350
 800408c:	f7ff febe 	bl	8003e0c <FLASH_WaitForLastOperation>
 8004090:	4607      	mov	r7, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));
 8004092:	4a09      	ldr	r2, [pc, #36]	; (80040b8 <HAL_FLASHEx_Erase+0xe8>)
 8004094:	6953      	ldr	r3, [r2, #20]
 8004096:	f023 0304 	bic.w	r3, r3, #4
 800409a:	6153      	str	r3, [r2, #20]
 800409c:	e000      	b.n	80040a0 <HAL_FLASHEx_Erase+0xd0>
          *PageError = page_index;
 800409e:	6035      	str	r5, [r6, #0]
    FLASH_FlushCaches();
 80040a0:	f7ff ff64 	bl	8003f6c <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80040a4:	4b03      	ldr	r3, [pc, #12]	; (80040b4 <HAL_FLASHEx_Erase+0xe4>)
 80040a6:	2200      	movs	r2, #0
 80040a8:	701a      	strb	r2, [r3, #0]
}
 80040aa:	4638      	mov	r0, r7
 80040ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 80040ae:	2702      	movs	r7, #2
 80040b0:	e7fb      	b.n	80040aa <HAL_FLASHEx_Erase+0xda>
 80040b2:	bf00      	nop
 80040b4:	20000020 	.word	0x20000020
 80040b8:	40022000 	.word	0x40022000

080040bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040be:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 80040c0:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80040c2:	e062      	b.n	800418a <HAL_GPIO_Init+0xce>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040c4:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80040c6:	005e      	lsls	r6, r3, #1
 80040c8:	2403      	movs	r4, #3
 80040ca:	40b4      	lsls	r4, r6
 80040cc:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80040d0:	68cc      	ldr	r4, [r1, #12]
 80040d2:	40b4      	lsls	r4, r6
 80040d4:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80040d6:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040d8:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80040da:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040de:	684c      	ldr	r4, [r1, #4]
 80040e0:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80040e4:	409c      	lsls	r4, r3
 80040e6:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 80040ea:	6044      	str	r4, [r0, #4]
 80040ec:	e05e      	b.n	80041ac <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80040ee:	08dd      	lsrs	r5, r3, #3
 80040f0:	3508      	adds	r5, #8
 80040f2:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040f6:	f003 0407 	and.w	r4, r3, #7
 80040fa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80040fe:	240f      	movs	r4, #15
 8004100:	fa04 f40c 	lsl.w	r4, r4, ip
 8004104:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004108:	690c      	ldr	r4, [r1, #16]
 800410a:	fa04 f40c 	lsl.w	r4, r4, ip
 800410e:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8004112:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8004116:	e060      	b.n	80041da <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004118:	2403      	movs	r4, #3
 800411a:	e000      	b.n	800411e <HAL_GPIO_Init+0x62>
 800411c:	2400      	movs	r4, #0
 800411e:	fa04 f40e 	lsl.w	r4, r4, lr
 8004122:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004124:	f10c 0c02 	add.w	ip, ip, #2
 8004128:	4d4f      	ldr	r5, [pc, #316]	; (8004268 <HAL_GPIO_Init+0x1ac>)
 800412a:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800412e:	4c4f      	ldr	r4, [pc, #316]	; (800426c <HAL_GPIO_Init+0x1b0>)
 8004130:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8004132:	43d4      	mvns	r4, r2
 8004134:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004138:	684f      	ldr	r7, [r1, #4]
 800413a:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 800413e:	d001      	beq.n	8004144 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8004140:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8004144:	4d49      	ldr	r5, [pc, #292]	; (800426c <HAL_GPIO_Init+0x1b0>)
 8004146:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8004148:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 800414a:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800414e:	684f      	ldr	r7, [r1, #4]
 8004150:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8004154:	d001      	beq.n	800415a <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8004156:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800415a:	4d44      	ldr	r5, [pc, #272]	; (800426c <HAL_GPIO_Init+0x1b0>)
 800415c:	60ee      	str	r6, [r5, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800415e:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8004160:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004164:	684f      	ldr	r7, [r1, #4]
 8004166:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 800416a:	d001      	beq.n	8004170 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 800416c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8004170:	4d3e      	ldr	r5, [pc, #248]	; (800426c <HAL_GPIO_Init+0x1b0>)
 8004172:	606e      	str	r6, [r5, #4]

        temp = EXTI->IMR1;
 8004174:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8004176:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004178:	684e      	ldr	r6, [r1, #4]
 800417a:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 800417e:	d001      	beq.n	8004184 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8004180:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8004184:	4a39      	ldr	r2, [pc, #228]	; (800426c <HAL_GPIO_Init+0x1b0>)
 8004186:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8004188:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800418a:	680a      	ldr	r2, [r1, #0]
 800418c:	fa32 f403 	lsrs.w	r4, r2, r3
 8004190:	d068      	beq.n	8004264 <HAL_GPIO_Init+0x1a8>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004192:	f04f 0c01 	mov.w	ip, #1
 8004196:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800419a:	ea1c 0202 	ands.w	r2, ip, r2
 800419e:	d0f3      	beq.n	8004188 <HAL_GPIO_Init+0xcc>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041a0:	684c      	ldr	r4, [r1, #4]
 80041a2:	f004 0403 	and.w	r4, r4, #3
 80041a6:	3c01      	subs	r4, #1
 80041a8:	2c01      	cmp	r4, #1
 80041aa:	d98b      	bls.n	80040c4 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041ac:	684c      	ldr	r4, [r1, #4]
 80041ae:	f004 0403 	and.w	r4, r4, #3
 80041b2:	2c03      	cmp	r4, #3
 80041b4:	d00c      	beq.n	80041d0 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 80041b6:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80041b8:	005d      	lsls	r5, r3, #1
 80041ba:	f04f 0c03 	mov.w	ip, #3
 80041be:	fa0c fc05 	lsl.w	ip, ip, r5
 80041c2:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041c6:	688c      	ldr	r4, [r1, #8]
 80041c8:	40ac      	lsls	r4, r5
 80041ca:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80041ce:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041d0:	684c      	ldr	r4, [r1, #4]
 80041d2:	f004 0403 	and.w	r4, r4, #3
 80041d6:	2c02      	cmp	r4, #2
 80041d8:	d089      	beq.n	80040ee <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 80041da:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80041dc:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80041e0:	f04f 0c03 	mov.w	ip, #3
 80041e4:	fa0c fc0e 	lsl.w	ip, ip, lr
 80041e8:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041ec:	684c      	ldr	r4, [r1, #4]
 80041ee:	f004 0403 	and.w	r4, r4, #3
 80041f2:	fa04 f40e 	lsl.w	r4, r4, lr
 80041f6:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80041fa:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041fc:	684c      	ldr	r4, [r1, #4]
 80041fe:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8004202:	d0c1      	beq.n	8004188 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004204:	4c1a      	ldr	r4, [pc, #104]	; (8004270 <HAL_GPIO_Init+0x1b4>)
 8004206:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8004208:	f045 0501 	orr.w	r5, r5, #1
 800420c:	6625      	str	r5, [r4, #96]	; 0x60
 800420e:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8004210:	f004 0401 	and.w	r4, r4, #1
 8004214:	9401      	str	r4, [sp, #4]
 8004216:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8004218:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800421c:	f10c 0502 	add.w	r5, ip, #2
 8004220:	4c11      	ldr	r4, [pc, #68]	; (8004268 <HAL_GPIO_Init+0x1ac>)
 8004222:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004226:	f003 0403 	and.w	r4, r3, #3
 800422a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800422e:	240f      	movs	r4, #15
 8004230:	fa04 f40e 	lsl.w	r4, r4, lr
 8004234:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004238:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800423c:	f43f af6e 	beq.w	800411c <HAL_GPIO_Init+0x60>
 8004240:	4c0c      	ldr	r4, [pc, #48]	; (8004274 <HAL_GPIO_Init+0x1b8>)
 8004242:	42a0      	cmp	r0, r4
 8004244:	d00a      	beq.n	800425c <HAL_GPIO_Init+0x1a0>
 8004246:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800424a:	42a0      	cmp	r0, r4
 800424c:	d008      	beq.n	8004260 <HAL_GPIO_Init+0x1a4>
 800424e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004252:	42a0      	cmp	r0, r4
 8004254:	f43f af60 	beq.w	8004118 <HAL_GPIO_Init+0x5c>
 8004258:	2407      	movs	r4, #7
 800425a:	e760      	b.n	800411e <HAL_GPIO_Init+0x62>
 800425c:	2401      	movs	r4, #1
 800425e:	e75e      	b.n	800411e <HAL_GPIO_Init+0x62>
 8004260:	2402      	movs	r4, #2
 8004262:	e75c      	b.n	800411e <HAL_GPIO_Init+0x62>
  }
}
 8004264:	b003      	add	sp, #12
 8004266:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004268:	40010000 	.word	0x40010000
 800426c:	40010400 	.word	0x40010400
 8004270:	40021000 	.word	0x40021000
 8004274:	48000400 	.word	0x48000400

08004278 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004278:	6903      	ldr	r3, [r0, #16]
 800427a:	4219      	tst	r1, r3
 800427c:	d001      	beq.n	8004282 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 800427e:	2001      	movs	r0, #1
 8004280:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004282:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8004284:	4770      	bx	lr

08004286 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004286:	b10a      	cbz	r2, 800428c <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004288:	6181      	str	r1, [r0, #24]
 800428a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800428c:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800428e:	4770      	bx	lr

08004290 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004290:	4a02      	ldr	r2, [pc, #8]	; (800429c <HAL_PWR_EnableBkUpAccess+0xc>)
 8004292:	6813      	ldr	r3, [r2, #0]
 8004294:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004298:	6013      	str	r3, [r2, #0]
}
 800429a:	4770      	bx	lr
 800429c:	40007000 	.word	0x40007000

080042a0 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80042a0:	4b02      	ldr	r3, [pc, #8]	; (80042ac <HAL_PWREx_GetVoltageRange+0xc>)
 80042a2:	6818      	ldr	r0, [r3, #0]
#endif
}
 80042a4:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	40007000 	.word	0x40007000

080042b0 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042b0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80042b4:	d00f      	beq.n	80042d6 <HAL_PWREx_ControlVoltageScaling+0x26>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80042b6:	4b1f      	ldr	r3, [pc, #124]	; (8004334 <HAL_PWREx_ControlVoltageScaling+0x84>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80042be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c2:	d034      	beq.n	800432e <HAL_PWREx_ControlVoltageScaling+0x7e>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80042c4:	4a1b      	ldr	r2, [pc, #108]	; (8004334 <HAL_PWREx_ControlVoltageScaling+0x84>)
 80042c6:	6813      	ldr	r3, [r2, #0]
 80042c8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80042cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042d0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80042d2:	2000      	movs	r0, #0
 80042d4:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80042d6:	4b17      	ldr	r3, [pc, #92]	; (8004334 <HAL_PWREx_ControlVoltageScaling+0x84>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80042de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042e2:	d020      	beq.n	8004326 <HAL_PWREx_ControlVoltageScaling+0x76>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80042e4:	4a13      	ldr	r2, [pc, #76]	; (8004334 <HAL_PWREx_ControlVoltageScaling+0x84>)
 80042e6:	6813      	ldr	r3, [r2, #0]
 80042e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80042ec:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042f0:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80042f2:	4b11      	ldr	r3, [pc, #68]	; (8004338 <HAL_PWREx_ControlVoltageScaling+0x88>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2232      	movs	r2, #50	; 0x32
 80042f8:	fb02 f303 	mul.w	r3, r2, r3
 80042fc:	4a0f      	ldr	r2, [pc, #60]	; (800433c <HAL_PWREx_ControlVoltageScaling+0x8c>)
 80042fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004302:	0c9b      	lsrs	r3, r3, #18
 8004304:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004306:	e000      	b.n	800430a <HAL_PWREx_ControlVoltageScaling+0x5a>
        wait_loop_index--;
 8004308:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800430a:	4a0a      	ldr	r2, [pc, #40]	; (8004334 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800430c:	6952      	ldr	r2, [r2, #20]
 800430e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004312:	d001      	beq.n	8004318 <HAL_PWREx_ControlVoltageScaling+0x68>
 8004314:	2b00      	cmp	r3, #0
 8004316:	d1f7      	bne.n	8004308 <HAL_PWREx_ControlVoltageScaling+0x58>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004318:	4b06      	ldr	r3, [pc, #24]	; (8004334 <HAL_PWREx_ControlVoltageScaling+0x84>)
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004320:	d103      	bne.n	800432a <HAL_PWREx_ControlVoltageScaling+0x7a>
  return HAL_OK;
 8004322:	2000      	movs	r0, #0
 8004324:	4770      	bx	lr
 8004326:	2000      	movs	r0, #0
 8004328:	4770      	bx	lr
        return HAL_TIMEOUT;
 800432a:	2003      	movs	r0, #3
 800432c:	4770      	bx	lr
  return HAL_OK;
 800432e:	2000      	movs	r0, #0
}
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40007000 	.word	0x40007000
 8004338:	20000014 	.word	0x20000014
 800433c:	431bde83 	.word	0x431bde83

08004340 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004340:	b530      	push	{r4, r5, lr}
 8004342:	b083      	sub	sp, #12
 8004344:	4604      	mov	r4, r0
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004346:	4b20      	ldr	r3, [pc, #128]	; (80043c8 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8004348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800434a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800434e:	d00b      	beq.n	8004368 <RCC_SetFlashLatencyFromMSIRange+0x28>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004350:	f7ff ffa6 	bl	80042a0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004354:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8004358:	d017      	beq.n	800438a <RCC_SetFlashLatencyFromMSIRange+0x4a>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800435a:	2c80      	cmp	r4, #128	; 0x80
 800435c:	d81f      	bhi.n	800439e <RCC_SetFlashLatencyFromMSIRange+0x5e>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800435e:	d02d      	beq.n	80043bc <RCC_SetFlashLatencyFromMSIRange+0x7c>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004360:	2c70      	cmp	r4, #112	; 0x70
 8004362:	d02d      	beq.n	80043c0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004364:	2100      	movs	r1, #0
 8004366:	e01b      	b.n	80043a0 <RCC_SetFlashLatencyFromMSIRange+0x60>
    __HAL_RCC_PWR_CLK_ENABLE();
 8004368:	4d17      	ldr	r5, [pc, #92]	; (80043c8 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 800436a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800436c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004370:	65ab      	str	r3, [r5, #88]	; 0x58
 8004372:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004378:	9301      	str	r3, [sp, #4]
 800437a:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800437c:	f7ff ff90 	bl	80042a0 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8004380:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004382:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004386:	65ab      	str	r3, [r5, #88]	; 0x58
 8004388:	e7e4      	b.n	8004354 <RCC_SetFlashLatencyFromMSIRange+0x14>
    if(msirange > RCC_MSIRANGE_8)
 800438a:	2c80      	cmp	r4, #128	; 0x80
 800438c:	d903      	bls.n	8004396 <RCC_SetFlashLatencyFromMSIRange+0x56>
      if(msirange > RCC_MSIRANGE_10)
 800438e:	2ca0      	cmp	r4, #160	; 0xa0
 8004390:	d903      	bls.n	800439a <RCC_SetFlashLatencyFromMSIRange+0x5a>
        latency = FLASH_LATENCY_2; /* 2WS */
 8004392:	2102      	movs	r1, #2
 8004394:	e004      	b.n	80043a0 <RCC_SetFlashLatencyFromMSIRange+0x60>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004396:	2100      	movs	r1, #0
 8004398:	e002      	b.n	80043a0 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 800439a:	2101      	movs	r1, #1
 800439c:	e000      	b.n	80043a0 <RCC_SetFlashLatencyFromMSIRange+0x60>
      latency = FLASH_LATENCY_3; /* 3WS */
 800439e:	2103      	movs	r1, #3
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80043a0:	4a0a      	ldr	r2, [pc, #40]	; (80043cc <RCC_SetFlashLatencyFromMSIRange+0x8c>)
 80043a2:	6813      	ldr	r3, [r2, #0]
 80043a4:	f023 0307 	bic.w	r3, r3, #7
 80043a8:	430b      	orrs	r3, r1
 80043aa:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80043ac:	6813      	ldr	r3, [r2, #0]
 80043ae:	f003 0307 	and.w	r3, r3, #7
 80043b2:	428b      	cmp	r3, r1
 80043b4:	d106      	bne.n	80043c4 <RCC_SetFlashLatencyFromMSIRange+0x84>
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80043b6:	2000      	movs	r0, #0
}
 80043b8:	b003      	add	sp, #12
 80043ba:	bd30      	pop	{r4, r5, pc}
        latency = FLASH_LATENCY_2; /* 2WS */
 80043bc:	2102      	movs	r1, #2
 80043be:	e7ef      	b.n	80043a0 <RCC_SetFlashLatencyFromMSIRange+0x60>
        latency = FLASH_LATENCY_1; /* 1WS */
 80043c0:	2101      	movs	r1, #1
 80043c2:	e7ed      	b.n	80043a0 <RCC_SetFlashLatencyFromMSIRange+0x60>
    return HAL_ERROR;
 80043c4:	2001      	movs	r0, #1
 80043c6:	e7f7      	b.n	80043b8 <RCC_SetFlashLatencyFromMSIRange+0x78>
 80043c8:	40021000 	.word	0x40021000
 80043cc:	40022000 	.word	0x40022000

080043d0 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043d0:	4a28      	ldr	r2, [pc, #160]	; (8004474 <HAL_RCC_GetSysClockFreq+0xa4>)
 80043d2:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043d4:	68d2      	ldr	r2, [r2, #12]
 80043d6:	f002 0203 	and.w	r2, r2, #3
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80043da:	f013 030c 	ands.w	r3, r3, #12
 80043de:	d00a      	beq.n	80043f6 <HAL_RCC_GetSysClockFreq+0x26>
 80043e0:	2b0c      	cmp	r3, #12
 80043e2:	d006      	beq.n	80043f2 <HAL_RCC_GetSysClockFreq+0x22>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80043e4:	2b04      	cmp	r3, #4
 80043e6:	d01f      	beq.n	8004428 <HAL_RCC_GetSysClockFreq+0x58>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80043e8:	2b08      	cmp	r3, #8
 80043ea:	d020      	beq.n	800442e <HAL_RCC_GetSysClockFreq+0x5e>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80043ec:	2000      	movs	r0, #0
 80043ee:	4602      	mov	r2, r0
 80043f0:	e010      	b.n	8004414 <HAL_RCC_GetSysClockFreq+0x44>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043f2:	2a01      	cmp	r2, #1
 80043f4:	d1f6      	bne.n	80043e4 <HAL_RCC_GetSysClockFreq+0x14>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043f6:	4a1f      	ldr	r2, [pc, #124]	; (8004474 <HAL_RCC_GetSysClockFreq+0xa4>)
 80043f8:	6812      	ldr	r2, [r2, #0]
 80043fa:	f012 0f08 	tst.w	r2, #8
 80043fe:	d10c      	bne.n	800441a <HAL_RCC_GetSysClockFreq+0x4a>
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004400:	4a1c      	ldr	r2, [pc, #112]	; (8004474 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004402:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8004406:	f3c2 2203 	ubfx	r2, r2, #8, #4
    msirange = MSIRangeTable[msirange];
 800440a:	491b      	ldr	r1, [pc, #108]	; (8004478 <HAL_RCC_GetSysClockFreq+0xa8>)
 800440c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004410:	b143      	cbz	r3, 8004424 <HAL_RCC_GetSysClockFreq+0x54>
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004412:	2000      	movs	r0, #0
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004414:	2b0c      	cmp	r3, #12
 8004416:	d00d      	beq.n	8004434 <HAL_RCC_GetSysClockFreq+0x64>
}
 8004418:	4770      	bx	lr
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800441a:	4a16      	ldr	r2, [pc, #88]	; (8004474 <HAL_RCC_GetSysClockFreq+0xa4>)
 800441c:	6812      	ldr	r2, [r2, #0]
 800441e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8004422:	e7f2      	b.n	800440a <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = msirange;
 8004424:	4610      	mov	r0, r2
 8004426:	e7f5      	b.n	8004414 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSI_VALUE;
 8004428:	4814      	ldr	r0, [pc, #80]	; (800447c <HAL_RCC_GetSysClockFreq+0xac>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800442a:	2200      	movs	r2, #0
 800442c:	e7f2      	b.n	8004414 <HAL_RCC_GetSysClockFreq+0x44>
    sysclockfreq = HSE_VALUE;
 800442e:	4814      	ldr	r0, [pc, #80]	; (8004480 <HAL_RCC_GetSysClockFreq+0xb0>)
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004430:	2200      	movs	r2, #0
 8004432:	e7ef      	b.n	8004414 <HAL_RCC_GetSysClockFreq+0x44>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004434:	4b0f      	ldr	r3, [pc, #60]	; (8004474 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800443c:	2b02      	cmp	r3, #2
 800443e:	d016      	beq.n	800446e <HAL_RCC_GetSysClockFreq+0x9e>
 8004440:	2b03      	cmp	r3, #3
 8004442:	d100      	bne.n	8004446 <HAL_RCC_GetSysClockFreq+0x76>
      pllvco = HSE_VALUE;
 8004444:	4a0e      	ldr	r2, [pc, #56]	; (8004480 <HAL_RCC_GetSysClockFreq+0xb0>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004446:	490b      	ldr	r1, [pc, #44]	; (8004474 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004448:	68c8      	ldr	r0, [r1, #12]
 800444a:	f3c0 1002 	ubfx	r0, r0, #4, #3
 800444e:	1c43      	adds	r3, r0, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004450:	68c8      	ldr	r0, [r1, #12]
 8004452:	f3c0 2006 	ubfx	r0, r0, #8, #7
 8004456:	fb02 f000 	mul.w	r0, r2, r0
 800445a:	fbb0 f0f3 	udiv	r0, r0, r3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800445e:	68cb      	ldr	r3, [r1, #12]
 8004460:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8004464:	3301      	adds	r3, #1
 8004466:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 8004468:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 800446c:	e7d4      	b.n	8004418 <HAL_RCC_GetSysClockFreq+0x48>
    switch (pllsource)
 800446e:	4a03      	ldr	r2, [pc, #12]	; (800447c <HAL_RCC_GetSysClockFreq+0xac>)
 8004470:	e7e9      	b.n	8004446 <HAL_RCC_GetSysClockFreq+0x76>
 8004472:	bf00      	nop
 8004474:	40021000 	.word	0x40021000
 8004478:	0800c604 	.word	0x0800c604
 800447c:	00f42400 	.word	0x00f42400
 8004480:	007a1200 	.word	0x007a1200

08004484 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8004484:	2800      	cmp	r0, #0
 8004486:	f000 8353 	beq.w	8004b30 <HAL_RCC_OscConfig+0x6ac>
{
 800448a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800448c:	b083      	sub	sp, #12
 800448e:	4604      	mov	r4, r0
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004490:	4b96      	ldr	r3, [pc, #600]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 8004492:	689d      	ldr	r5, [r3, #8]
 8004494:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004498:	68de      	ldr	r6, [r3, #12]
 800449a:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800449e:	6803      	ldr	r3, [r0, #0]
 80044a0:	f013 0f10 	tst.w	r3, #16
 80044a4:	d05a      	beq.n	800455c <HAL_RCC_OscConfig+0xd8>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80044a6:	b1e5      	cbz	r5, 80044e2 <HAL_RCC_OscConfig+0x5e>
 80044a8:	2d0c      	cmp	r5, #12
 80044aa:	d018      	beq.n	80044de <HAL_RCC_OscConfig+0x5a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80044ac:	69e3      	ldr	r3, [r4, #28]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	f000 80bb 	beq.w	800462a <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_MSI_ENABLE();
 80044b4:	4a8d      	ldr	r2, [pc, #564]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 80044b6:	6813      	ldr	r3, [r2, #0]
 80044b8:	f043 0301 	orr.w	r3, r3, #1
 80044bc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80044be:	f7fe fba5 	bl	8002c0c <HAL_GetTick>
 80044c2:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044c4:	4b89      	ldr	r3, [pc, #548]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f013 0f02 	tst.w	r3, #2
 80044cc:	f040 809a 	bne.w	8004604 <HAL_RCC_OscConfig+0x180>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80044d0:	f7fe fb9c 	bl	8002c0c <HAL_GetTick>
 80044d4:	1bc0      	subs	r0, r0, r7
 80044d6:	2802      	cmp	r0, #2
 80044d8:	d9f4      	bls.n	80044c4 <HAL_RCC_OscConfig+0x40>
            return HAL_TIMEOUT;
 80044da:	2003      	movs	r0, #3
 80044dc:	e335      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80044de:	2e01      	cmp	r6, #1
 80044e0:	d1e4      	bne.n	80044ac <HAL_RCC_OscConfig+0x28>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80044e2:	4b82      	ldr	r3, [pc, #520]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f013 0f02 	tst.w	r3, #2
 80044ea:	d003      	beq.n	80044f4 <HAL_RCC_OscConfig+0x70>
 80044ec:	69e3      	ldr	r3, [r4, #28]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f000 8320 	beq.w	8004b34 <HAL_RCC_OscConfig+0x6b0>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80044f4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80044f6:	4b7d      	ldr	r3, [pc, #500]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f013 0f08 	tst.w	r3, #8
 80044fe:	d05b      	beq.n	80045b8 <HAL_RCC_OscConfig+0x134>
 8004500:	4b7a      	ldr	r3, [pc, #488]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004508:	4298      	cmp	r0, r3
 800450a:	d85c      	bhi.n	80045c6 <HAL_RCC_OscConfig+0x142>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800450c:	4b77      	ldr	r3, [pc, #476]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	f042 0208 	orr.w	r2, r2, #8
 8004514:	601a      	str	r2, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800451c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800451e:	430a      	orrs	r2, r1
 8004520:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004522:	685a      	ldr	r2, [r3, #4]
 8004524:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004528:	6a21      	ldr	r1, [r4, #32]
 800452a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800452e:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004530:	2d00      	cmp	r5, #0
 8004532:	d060      	beq.n	80045f6 <HAL_RCC_OscConfig+0x172>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004534:	f7ff ff4c 	bl	80043d0 <HAL_RCC_GetSysClockFreq>
 8004538:	4b6c      	ldr	r3, [pc, #432]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004540:	4a6b      	ldr	r2, [pc, #428]	; (80046f0 <HAL_RCC_OscConfig+0x26c>)
 8004542:	5cd3      	ldrb	r3, [r2, r3]
 8004544:	f003 031f 	and.w	r3, r3, #31
 8004548:	40d8      	lsrs	r0, r3
 800454a:	4b6a      	ldr	r3, [pc, #424]	; (80046f4 <HAL_RCC_OscConfig+0x270>)
 800454c:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 800454e:	4b6a      	ldr	r3, [pc, #424]	; (80046f8 <HAL_RCC_OscConfig+0x274>)
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	f7fe fb17 	bl	8002b84 <HAL_InitTick>
        if(status != HAL_OK)
 8004556:	2800      	cmp	r0, #0
 8004558:	f040 82f7 	bne.w	8004b4a <HAL_RCC_OscConfig+0x6c6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800455c:	6823      	ldr	r3, [r4, #0]
 800455e:	f013 0f01 	tst.w	r3, #1
 8004562:	f000 8081 	beq.w	8004668 <HAL_RCC_OscConfig+0x1e4>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004566:	2d08      	cmp	r5, #8
 8004568:	d075      	beq.n	8004656 <HAL_RCC_OscConfig+0x1d2>
 800456a:	2d0c      	cmp	r5, #12
 800456c:	d071      	beq.n	8004652 <HAL_RCC_OscConfig+0x1ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800456e:	6863      	ldr	r3, [r4, #4]
 8004570:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004574:	f000 8098 	beq.w	80046a8 <HAL_RCC_OscConfig+0x224>
 8004578:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800457c:	f000 809a 	beq.w	80046b4 <HAL_RCC_OscConfig+0x230>
 8004580:	4b5a      	ldr	r3, [pc, #360]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004588:	601a      	str	r2, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004590:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004592:	6863      	ldr	r3, [r4, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	f000 809a 	beq.w	80046ce <HAL_RCC_OscConfig+0x24a>
        tickstart = HAL_GetTick();
 800459a:	f7fe fb37 	bl	8002c0c <HAL_GetTick>
 800459e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045a0:	4b52      	ldr	r3, [pc, #328]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80045a8:	d15e      	bne.n	8004668 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045aa:	f7fe fb2f 	bl	8002c0c <HAL_GetTick>
 80045ae:	1bc0      	subs	r0, r0, r7
 80045b0:	2864      	cmp	r0, #100	; 0x64
 80045b2:	d9f5      	bls.n	80045a0 <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 80045b4:	2003      	movs	r0, #3
 80045b6:	e2c8      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80045b8:	4b4c      	ldr	r3, [pc, #304]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 80045ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80045be:	091b      	lsrs	r3, r3, #4
 80045c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045c4:	e7a0      	b.n	8004508 <HAL_RCC_OscConfig+0x84>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80045c6:	f7ff febb 	bl	8004340 <RCC_SetFlashLatencyFromMSIRange>
 80045ca:	2800      	cmp	r0, #0
 80045cc:	f040 82b4 	bne.w	8004b38 <HAL_RCC_OscConfig+0x6b4>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045d0:	4b46      	ldr	r3, [pc, #280]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	f042 0208 	orr.w	r2, r2, #8
 80045d8:	601a      	str	r2, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80045e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80045e2:	430a      	orrs	r2, r1
 80045e4:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80045ec:	6a21      	ldr	r1, [r4, #32]
 80045ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80045f2:	605a      	str	r2, [r3, #4]
 80045f4:	e79e      	b.n	8004534 <HAL_RCC_OscConfig+0xb0>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80045f6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80045f8:	f7ff fea2 	bl	8004340 <RCC_SetFlashLatencyFromMSIRange>
 80045fc:	2800      	cmp	r0, #0
 80045fe:	d099      	beq.n	8004534 <HAL_RCC_OscConfig+0xb0>
              return HAL_ERROR;
 8004600:	2001      	movs	r0, #1
 8004602:	e2a2      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004604:	4b39      	ldr	r3, [pc, #228]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	f042 0208 	orr.w	r2, r2, #8
 800460c:	601a      	str	r2, [r3, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004614:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004616:	430a      	orrs	r2, r1
 8004618:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800461a:	685a      	ldr	r2, [r3, #4]
 800461c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004620:	6a21      	ldr	r1, [r4, #32]
 8004622:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8004626:	605a      	str	r2, [r3, #4]
 8004628:	e798      	b.n	800455c <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_DISABLE();
 800462a:	4a30      	ldr	r2, [pc, #192]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 800462c:	6813      	ldr	r3, [r2, #0]
 800462e:	f023 0301 	bic.w	r3, r3, #1
 8004632:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004634:	f7fe faea 	bl	8002c0c <HAL_GetTick>
 8004638:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800463a:	4b2c      	ldr	r3, [pc, #176]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f013 0f02 	tst.w	r3, #2
 8004642:	d08b      	beq.n	800455c <HAL_RCC_OscConfig+0xd8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004644:	f7fe fae2 	bl	8002c0c <HAL_GetTick>
 8004648:	1bc0      	subs	r0, r0, r7
 800464a:	2802      	cmp	r0, #2
 800464c:	d9f5      	bls.n	800463a <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 800464e:	2003      	movs	r0, #3
 8004650:	e27b      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004652:	2e03      	cmp	r6, #3
 8004654:	d18b      	bne.n	800456e <HAL_RCC_OscConfig+0xea>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004656:	4b25      	ldr	r3, [pc, #148]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800465e:	d003      	beq.n	8004668 <HAL_RCC_OscConfig+0x1e4>
 8004660:	6863      	ldr	r3, [r4, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 826a 	beq.w	8004b3c <HAL_RCC_OscConfig+0x6b8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004668:	6823      	ldr	r3, [r4, #0]
 800466a:	f013 0f02 	tst.w	r3, #2
 800466e:	d058      	beq.n	8004722 <HAL_RCC_OscConfig+0x29e>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004670:	2d04      	cmp	r5, #4
 8004672:	d045      	beq.n	8004700 <HAL_RCC_OscConfig+0x27c>
 8004674:	2d0c      	cmp	r5, #12
 8004676:	d041      	beq.n	80046fc <HAL_RCC_OscConfig+0x278>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004678:	68e3      	ldr	r3, [r4, #12]
 800467a:	2b00      	cmp	r3, #0
 800467c:	f000 8091 	beq.w	80047a2 <HAL_RCC_OscConfig+0x31e>
        __HAL_RCC_HSI_ENABLE();
 8004680:	4a1a      	ldr	r2, [pc, #104]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 8004682:	6813      	ldr	r3, [r2, #0]
 8004684:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004688:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800468a:	f7fe fabf 	bl	8002c0c <HAL_GetTick>
 800468e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004690:	4b16      	ldr	r3, [pc, #88]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004698:	d17a      	bne.n	8004790 <HAL_RCC_OscConfig+0x30c>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800469a:	f7fe fab7 	bl	8002c0c <HAL_GetTick>
 800469e:	1b80      	subs	r0, r0, r6
 80046a0:	2802      	cmp	r0, #2
 80046a2:	d9f5      	bls.n	8004690 <HAL_RCC_OscConfig+0x20c>
            return HAL_TIMEOUT;
 80046a4:	2003      	movs	r0, #3
 80046a6:	e250      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046a8:	4a10      	ldr	r2, [pc, #64]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 80046aa:	6813      	ldr	r3, [r2, #0]
 80046ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046b0:	6013      	str	r3, [r2, #0]
 80046b2:	e76e      	b.n	8004592 <HAL_RCC_OscConfig+0x10e>
 80046b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80046b8:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80046bc:	681a      	ldr	r2, [r3, #0]
 80046be:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80046c2:	601a      	str	r2, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80046ca:	601a      	str	r2, [r3, #0]
 80046cc:	e761      	b.n	8004592 <HAL_RCC_OscConfig+0x10e>
        tickstart = HAL_GetTick();
 80046ce:	f7fe fa9d 	bl	8002c0c <HAL_GetTick>
 80046d2:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046d4:	4b05      	ldr	r3, [pc, #20]	; (80046ec <HAL_RCC_OscConfig+0x268>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80046dc:	d0c4      	beq.n	8004668 <HAL_RCC_OscConfig+0x1e4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046de:	f7fe fa95 	bl	8002c0c <HAL_GetTick>
 80046e2:	1bc0      	subs	r0, r0, r7
 80046e4:	2864      	cmp	r0, #100	; 0x64
 80046e6:	d9f5      	bls.n	80046d4 <HAL_RCC_OscConfig+0x250>
            return HAL_TIMEOUT;
 80046e8:	2003      	movs	r0, #3
 80046ea:	e22e      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
 80046ec:	40021000 	.word	0x40021000
 80046f0:	0800c5ec 	.word	0x0800c5ec
 80046f4:	20000014 	.word	0x20000014
 80046f8:	2000001c 	.word	0x2000001c
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80046fc:	2e02      	cmp	r6, #2
 80046fe:	d1bb      	bne.n	8004678 <HAL_RCC_OscConfig+0x1f4>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004700:	4baf      	ldr	r3, [pc, #700]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004708:	d003      	beq.n	8004712 <HAL_RCC_OscConfig+0x28e>
 800470a:	68e3      	ldr	r3, [r4, #12]
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 8217 	beq.w	8004b40 <HAL_RCC_OscConfig+0x6bc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004712:	4aab      	ldr	r2, [pc, #684]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004714:	6853      	ldr	r3, [r2, #4]
 8004716:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800471a:	6921      	ldr	r1, [r4, #16]
 800471c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004720:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004722:	6823      	ldr	r3, [r4, #0]
 8004724:	f013 0f08 	tst.w	r3, #8
 8004728:	d07d      	beq.n	8004826 <HAL_RCC_OscConfig+0x3a2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800472a:	6963      	ldr	r3, [r4, #20]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d063      	beq.n	80047f8 <HAL_RCC_OscConfig+0x374>
      uint32_t csr_temp = RCC->CSR;
 8004730:	4ba3      	ldr	r3, [pc, #652]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004732:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8004736:	69a1      	ldr	r1, [r4, #24]
 8004738:	f003 0210 	and.w	r2, r3, #16
 800473c:	4291      	cmp	r1, r2
 800473e:	d010      	beq.n	8004762 <HAL_RCC_OscConfig+0x2de>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004740:	f003 0203 	and.w	r2, r3, #3
 8004744:	2a02      	cmp	r2, #2
 8004746:	f000 81fd 	beq.w	8004b44 <HAL_RCC_OscConfig+0x6c0>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800474a:	f013 0f01 	tst.w	r3, #1
 800474e:	d13c      	bne.n	80047ca <HAL_RCC_OscConfig+0x346>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8004750:	4a9b      	ldr	r2, [pc, #620]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004752:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004756:	f023 0310 	bic.w	r3, r3, #16
 800475a:	69a1      	ldr	r1, [r4, #24]
 800475c:	430b      	orrs	r3, r1
 800475e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      __HAL_RCC_LSI_ENABLE();
 8004762:	4a97      	ldr	r2, [pc, #604]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004764:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8004768:	f043 0301 	orr.w	r3, r3, #1
 800476c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004770:	f7fe fa4c 	bl	8002c0c <HAL_GetTick>
 8004774:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004776:	4b92      	ldr	r3, [pc, #584]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004778:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800477c:	f013 0f02 	tst.w	r3, #2
 8004780:	d151      	bne.n	8004826 <HAL_RCC_OscConfig+0x3a2>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004782:	f7fe fa43 	bl	8002c0c <HAL_GetTick>
 8004786:	1b80      	subs	r0, r0, r6
 8004788:	2811      	cmp	r0, #17
 800478a:	d9f4      	bls.n	8004776 <HAL_RCC_OscConfig+0x2f2>
          return HAL_TIMEOUT;
 800478c:	2003      	movs	r0, #3
 800478e:	e1dc      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004790:	4a8b      	ldr	r2, [pc, #556]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004792:	6853      	ldr	r3, [r2, #4]
 8004794:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004798:	6921      	ldr	r1, [r4, #16]
 800479a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800479e:	6053      	str	r3, [r2, #4]
 80047a0:	e7bf      	b.n	8004722 <HAL_RCC_OscConfig+0x29e>
        __HAL_RCC_HSI_DISABLE();
 80047a2:	4a87      	ldr	r2, [pc, #540]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 80047a4:	6813      	ldr	r3, [r2, #0]
 80047a6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047aa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80047ac:	f7fe fa2e 	bl	8002c0c <HAL_GetTick>
 80047b0:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047b2:	4b83      	ldr	r3, [pc, #524]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80047ba:	d0b2      	beq.n	8004722 <HAL_RCC_OscConfig+0x29e>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047bc:	f7fe fa26 	bl	8002c0c <HAL_GetTick>
 80047c0:	1b80      	subs	r0, r0, r6
 80047c2:	2802      	cmp	r0, #2
 80047c4:	d9f5      	bls.n	80047b2 <HAL_RCC_OscConfig+0x32e>
            return HAL_TIMEOUT;
 80047c6:	2003      	movs	r0, #3
 80047c8:	e1bf      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
          __HAL_RCC_LSI_DISABLE();
 80047ca:	4a7d      	ldr	r2, [pc, #500]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 80047cc:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80047d0:	f023 0301 	bic.w	r3, r3, #1
 80047d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
          tickstart = HAL_GetTick();
 80047d8:	f7fe fa18 	bl	8002c0c <HAL_GetTick>
 80047dc:	4606      	mov	r6, r0
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047de:	4b78      	ldr	r3, [pc, #480]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 80047e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047e4:	f013 0f02 	tst.w	r3, #2
 80047e8:	d0b2      	beq.n	8004750 <HAL_RCC_OscConfig+0x2cc>
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047ea:	f7fe fa0f 	bl	8002c0c <HAL_GetTick>
 80047ee:	1b80      	subs	r0, r0, r6
 80047f0:	2811      	cmp	r0, #17
 80047f2:	d9f4      	bls.n	80047de <HAL_RCC_OscConfig+0x35a>
              return HAL_TIMEOUT;
 80047f4:	2003      	movs	r0, #3
 80047f6:	e1a8      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
      __HAL_RCC_LSI_DISABLE();
 80047f8:	4a71      	ldr	r2, [pc, #452]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 80047fa:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80047fe:	f023 0301 	bic.w	r3, r3, #1
 8004802:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8004806:	f7fe fa01 	bl	8002c0c <HAL_GetTick>
 800480a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800480c:	4b6c      	ldr	r3, [pc, #432]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 800480e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004812:	f013 0f02 	tst.w	r3, #2
 8004816:	d006      	beq.n	8004826 <HAL_RCC_OscConfig+0x3a2>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004818:	f7fe f9f8 	bl	8002c0c <HAL_GetTick>
 800481c:	1b80      	subs	r0, r0, r6
 800481e:	2811      	cmp	r0, #17
 8004820:	d9f4      	bls.n	800480c <HAL_RCC_OscConfig+0x388>
          return HAL_TIMEOUT;
 8004822:	2003      	movs	r0, #3
 8004824:	e191      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004826:	6823      	ldr	r3, [r4, #0]
 8004828:	f013 0f04 	tst.w	r3, #4
 800482c:	f000 808d 	beq.w	800494a <HAL_RCC_OscConfig+0x4c6>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004830:	4b63      	ldr	r3, [pc, #396]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004834:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004838:	d12e      	bne.n	8004898 <HAL_RCC_OscConfig+0x414>
      __HAL_RCC_PWR_CLK_ENABLE();
 800483a:	4b61      	ldr	r3, [pc, #388]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 800483c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800483e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004842:	659a      	str	r2, [r3, #88]	; 0x58
 8004844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800484a:	9301      	str	r3, [sp, #4]
 800484c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800484e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004850:	4b5c      	ldr	r3, [pc, #368]	; (80049c4 <HAL_RCC_OscConfig+0x540>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004858:	d020      	beq.n	800489c <HAL_RCC_OscConfig+0x418>
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800485a:	68a3      	ldr	r3, [r4, #8]
 800485c:	f013 0f01 	tst.w	r3, #1
 8004860:	d038      	beq.n	80048d4 <HAL_RCC_OscConfig+0x450>
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8004862:	4957      	ldr	r1, [pc, #348]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004864:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8004868:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800486c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004870:	4313      	orrs	r3, r2
 8004872:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004876:	68a3      	ldr	r3, [r4, #8]
 8004878:	f013 0f04 	tst.w	r3, #4
 800487c:	d022      	beq.n	80048c4 <HAL_RCC_OscConfig+0x440>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800487e:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8004882:	f042 0204 	orr.w	r2, r2, #4
 8004886:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800488a:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 800488e:	f042 0201 	orr.w	r2, r2, #1
 8004892:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
 8004896:	e02a      	b.n	80048ee <HAL_RCC_OscConfig+0x46a>
    FlagStatus       pwrclkchanged = RESET;
 8004898:	2600      	movs	r6, #0
 800489a:	e7d9      	b.n	8004850 <HAL_RCC_OscConfig+0x3cc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800489c:	4a49      	ldr	r2, [pc, #292]	; (80049c4 <HAL_RCC_OscConfig+0x540>)
 800489e:	6813      	ldr	r3, [r2, #0]
 80048a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048a4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80048a6:	f7fe f9b1 	bl	8002c0c <HAL_GetTick>
 80048aa:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048ac:	4b45      	ldr	r3, [pc, #276]	; (80049c4 <HAL_RCC_OscConfig+0x540>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80048b4:	d1d1      	bne.n	800485a <HAL_RCC_OscConfig+0x3d6>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048b6:	f7fe f9a9 	bl	8002c0c <HAL_GetTick>
 80048ba:	1bc0      	subs	r0, r0, r7
 80048bc:	2802      	cmp	r0, #2
 80048be:	d9f5      	bls.n	80048ac <HAL_RCC_OscConfig+0x428>
          return HAL_TIMEOUT;
 80048c0:	2003      	movs	r0, #3
 80048c2:	e142      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80048c4:	4a3e      	ldr	r2, [pc, #248]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 80048c6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80048ca:	f043 0301 	orr.w	r3, r3, #1
 80048ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048d2:	e00c      	b.n	80048ee <HAL_RCC_OscConfig+0x46a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80048d4:	4b3a      	ldr	r3, [pc, #232]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 80048d6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80048da:	f022 0201 	bic.w	r2, r2, #1
 80048de:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80048e2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80048e6:	f022 0204 	bic.w	r2, r2, #4
 80048ea:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80048ee:	68a3      	ldr	r3, [r4, #8]
 80048f0:	b18b      	cbz	r3, 8004916 <HAL_RCC_OscConfig+0x492>
      tickstart = HAL_GetTick();
 80048f2:	f7fe f98b 	bl	8002c0c <HAL_GetTick>
 80048f6:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048f8:	4b31      	ldr	r3, [pc, #196]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 80048fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048fe:	f013 0f02 	tst.w	r3, #2
 8004902:	d121      	bne.n	8004948 <HAL_RCC_OscConfig+0x4c4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004904:	f7fe f982 	bl	8002c0c <HAL_GetTick>
 8004908:	1bc0      	subs	r0, r0, r7
 800490a:	f241 3388 	movw	r3, #5000	; 0x1388
 800490e:	4298      	cmp	r0, r3
 8004910:	d9f2      	bls.n	80048f8 <HAL_RCC_OscConfig+0x474>
          return HAL_TIMEOUT;
 8004912:	2003      	movs	r0, #3
 8004914:	e119      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
      tickstart = HAL_GetTick();
 8004916:	f7fe f979 	bl	8002c0c <HAL_GetTick>
 800491a:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800491c:	4b28      	ldr	r3, [pc, #160]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 800491e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004922:	f013 0f02 	tst.w	r3, #2
 8004926:	d008      	beq.n	800493a <HAL_RCC_OscConfig+0x4b6>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004928:	f7fe f970 	bl	8002c0c <HAL_GetTick>
 800492c:	1bc0      	subs	r0, r0, r7
 800492e:	f241 3388 	movw	r3, #5000	; 0x1388
 8004932:	4298      	cmp	r0, r3
 8004934:	d9f2      	bls.n	800491c <HAL_RCC_OscConfig+0x498>
          return HAL_TIMEOUT;
 8004936:	2003      	movs	r0, #3
 8004938:	e107      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800493a:	4a21      	ldr	r2, [pc, #132]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 800493c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004940:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004944:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    if(pwrclkchanged == SET)
 8004948:	b9e6      	cbnz	r6, 8004984 <HAL_RCC_OscConfig+0x500>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800494a:	6823      	ldr	r3, [r4, #0]
 800494c:	f013 0f20 	tst.w	r3, #32
 8004950:	d03a      	beq.n	80049c8 <HAL_RCC_OscConfig+0x544>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004952:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004954:	b1e3      	cbz	r3, 8004990 <HAL_RCC_OscConfig+0x50c>
      __HAL_RCC_HSI48_ENABLE();
 8004956:	4a1a      	ldr	r2, [pc, #104]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004958:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 800495c:	f043 0301 	orr.w	r3, r3, #1
 8004960:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8004964:	f7fe f952 	bl	8002c0c <HAL_GetTick>
 8004968:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800496a:	4b15      	ldr	r3, [pc, #84]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 800496c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004970:	f013 0f02 	tst.w	r3, #2
 8004974:	d128      	bne.n	80049c8 <HAL_RCC_OscConfig+0x544>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004976:	f7fe f949 	bl	8002c0c <HAL_GetTick>
 800497a:	1b80      	subs	r0, r0, r6
 800497c:	2802      	cmp	r0, #2
 800497e:	d9f4      	bls.n	800496a <HAL_RCC_OscConfig+0x4e6>
          return HAL_TIMEOUT;
 8004980:	2003      	movs	r0, #3
 8004982:	e0e2      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004984:	4a0e      	ldr	r2, [pc, #56]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004986:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004988:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800498c:	6593      	str	r3, [r2, #88]	; 0x58
 800498e:	e7dc      	b.n	800494a <HAL_RCC_OscConfig+0x4c6>
      __HAL_RCC_HSI48_DISABLE();
 8004990:	4a0b      	ldr	r2, [pc, #44]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 8004992:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8004996:	f023 0301 	bic.w	r3, r3, #1
 800499a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 800499e:	f7fe f935 	bl	8002c0c <HAL_GetTick>
 80049a2:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049a4:	4b06      	ldr	r3, [pc, #24]	; (80049c0 <HAL_RCC_OscConfig+0x53c>)
 80049a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049aa:	f013 0f02 	tst.w	r3, #2
 80049ae:	d00b      	beq.n	80049c8 <HAL_RCC_OscConfig+0x544>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049b0:	f7fe f92c 	bl	8002c0c <HAL_GetTick>
 80049b4:	1b80      	subs	r0, r0, r6
 80049b6:	2802      	cmp	r0, #2
 80049b8:	d9f4      	bls.n	80049a4 <HAL_RCC_OscConfig+0x520>
          return HAL_TIMEOUT;
 80049ba:	2003      	movs	r0, #3
 80049bc:	e0c5      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
 80049be:	bf00      	nop
 80049c0:	40021000 	.word	0x40021000
 80049c4:	40007000 	.word	0x40007000
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80049c8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	f000 80bc 	beq.w	8004b48 <HAL_RCC_OscConfig+0x6c4>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d017      	beq.n	8004a04 <HAL_RCC_OscConfig+0x580>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80049d4:	2d0c      	cmp	r5, #12
 80049d6:	f000 80bc 	beq.w	8004b52 <HAL_RCC_OscConfig+0x6ce>
        __HAL_RCC_PLL_DISABLE();
 80049da:	4a5f      	ldr	r2, [pc, #380]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 80049dc:	6813      	ldr	r3, [r2, #0]
 80049de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049e2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80049e4:	f7fe f912 	bl	8002c0c <HAL_GetTick>
 80049e8:	4604      	mov	r4, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80049ea:	4b5b      	ldr	r3, [pc, #364]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80049f2:	f000 8094 	beq.w	8004b1e <HAL_RCC_OscConfig+0x69a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049f6:	f7fe f909 	bl	8002c0c <HAL_GetTick>
 80049fa:	1b00      	subs	r0, r0, r4
 80049fc:	2802      	cmp	r0, #2
 80049fe:	d9f4      	bls.n	80049ea <HAL_RCC_OscConfig+0x566>
            return HAL_TIMEOUT;
 8004a00:	2003      	movs	r0, #3
 8004a02:	e0a2      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
      pll_config = RCC->PLLCFGR;
 8004a04:	4b54      	ldr	r3, [pc, #336]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 8004a06:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a08:	f003 0103 	and.w	r1, r3, #3
 8004a0c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004a0e:	4291      	cmp	r1, r2
 8004a10:	d016      	beq.n	8004a40 <HAL_RCC_OscConfig+0x5bc>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004a12:	2d0c      	cmp	r5, #12
 8004a14:	f000 809b 	beq.w	8004b4e <HAL_RCC_OscConfig+0x6ca>
            __HAL_RCC_PLL_DISABLE();
 8004a18:	4a4f      	ldr	r2, [pc, #316]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 8004a1a:	6813      	ldr	r3, [r2, #0]
 8004a1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a20:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 8004a22:	f7fe f8f3 	bl	8002c0c <HAL_GetTick>
 8004a26:	4605      	mov	r5, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a28:	4b4b      	ldr	r3, [pc, #300]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004a30:	d02a      	beq.n	8004a88 <HAL_RCC_OscConfig+0x604>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a32:	f7fe f8eb 	bl	8002c0c <HAL_GetTick>
 8004a36:	1b40      	subs	r0, r0, r5
 8004a38:	2802      	cmp	r0, #2
 8004a3a:	d9f5      	bls.n	8004a28 <HAL_RCC_OscConfig+0x5a4>
                return HAL_TIMEOUT;
 8004a3c:	2003      	movs	r0, #3
 8004a3e:	e084      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a40:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004a44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a46:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a48:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8004a4c:	d1e1      	bne.n	8004a12 <HAL_RCC_OscConfig+0x58e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a4e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004a52:	6ba1      	ldr	r1, [r4, #56]	; 0x38
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a54:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8004a58:	d1db      	bne.n	8004a12 <HAL_RCC_OscConfig+0x58e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a5a:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8004a5e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a60:	0852      	lsrs	r2, r2, #1
 8004a62:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a64:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8004a68:	d1d3      	bne.n	8004a12 <HAL_RCC_OscConfig+0x58e>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004a6a:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8004a6e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004a70:	0852      	lsrs	r2, r2, #1
 8004a72:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a74:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 8004a78:	d1cb      	bne.n	8004a12 <HAL_RCC_OscConfig+0x58e>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a7a:	4b37      	ldr	r3, [pc, #220]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004a82:	d032      	beq.n	8004aea <HAL_RCC_OscConfig+0x666>
  return HAL_OK;
 8004a84:	2000      	movs	r0, #0
 8004a86:	e060      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a88:	4a33      	ldr	r2, [pc, #204]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 8004a8a:	68d3      	ldr	r3, [r2, #12]
 8004a8c:	4933      	ldr	r1, [pc, #204]	; (8004b5c <HAL_RCC_OscConfig+0x6d8>)
 8004a8e:	4019      	ands	r1, r3
 8004a90:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004a92:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004a94:	3801      	subs	r0, #1
 8004a96:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8004a9a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004a9c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8004aa0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004aa2:	0840      	lsrs	r0, r0, #1
 8004aa4:	3801      	subs	r0, #1
 8004aa6:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8004aaa:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8004aac:	0840      	lsrs	r0, r0, #1
 8004aae:	3801      	subs	r0, #1
 8004ab0:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8004ab4:	430b      	orrs	r3, r1
 8004ab6:	60d3      	str	r3, [r2, #12]
            __HAL_RCC_PLL_ENABLE();
 8004ab8:	6813      	ldr	r3, [r2, #0]
 8004aba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004abe:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ac0:	68d3      	ldr	r3, [r2, #12]
 8004ac2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ac6:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 8004ac8:	f7fe f8a0 	bl	8002c0c <HAL_GetTick>
 8004acc:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ace:	4b22      	ldr	r3, [pc, #136]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004ad6:	d106      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x662>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ad8:	f7fe f898 	bl	8002c0c <HAL_GetTick>
 8004adc:	1b00      	subs	r0, r0, r4
 8004ade:	2802      	cmp	r0, #2
 8004ae0:	d9f5      	bls.n	8004ace <HAL_RCC_OscConfig+0x64a>
                return HAL_TIMEOUT;
 8004ae2:	2003      	movs	r0, #3
 8004ae4:	e031      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
  return HAL_OK;
 8004ae6:	2000      	movs	r0, #0
 8004ae8:	e02f      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
          __HAL_RCC_PLL_ENABLE();
 8004aea:	4b1b      	ldr	r3, [pc, #108]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004af2:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004af4:	68da      	ldr	r2, [r3, #12]
 8004af6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004afa:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 8004afc:	f7fe f886 	bl	8002c0c <HAL_GetTick>
 8004b00:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b02:	4b15      	ldr	r3, [pc, #84]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004b0a:	d106      	bne.n	8004b1a <HAL_RCC_OscConfig+0x696>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b0c:	f7fe f87e 	bl	8002c0c <HAL_GetTick>
 8004b10:	1b03      	subs	r3, r0, r4
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d9f5      	bls.n	8004b02 <HAL_RCC_OscConfig+0x67e>
              return HAL_TIMEOUT;
 8004b16:	2003      	movs	r0, #3
 8004b18:	e017      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
  return HAL_OK;
 8004b1a:	2000      	movs	r0, #0
 8004b1c:	e015      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8004b1e:	4a0e      	ldr	r2, [pc, #56]	; (8004b58 <HAL_RCC_OscConfig+0x6d4>)
 8004b20:	68d3      	ldr	r3, [r2, #12]
 8004b22:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004b26:	f023 0303 	bic.w	r3, r3, #3
 8004b2a:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8004b2c:	2000      	movs	r0, #0
 8004b2e:	e00c      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
    return HAL_ERROR;
 8004b30:	2001      	movs	r0, #1
}
 8004b32:	4770      	bx	lr
        return HAL_ERROR;
 8004b34:	2001      	movs	r0, #1
 8004b36:	e008      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
            return HAL_ERROR;
 8004b38:	2001      	movs	r0, #1
 8004b3a:	e006      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
        return HAL_ERROR;
 8004b3c:	2001      	movs	r0, #1
 8004b3e:	e004      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
        return HAL_ERROR;
 8004b40:	2001      	movs	r0, #1
 8004b42:	e002      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
          return HAL_ERROR;
 8004b44:	2001      	movs	r0, #1
 8004b46:	e000      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
  return HAL_OK;
 8004b48:	2000      	movs	r0, #0
}
 8004b4a:	b003      	add	sp, #12
 8004b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          return HAL_ERROR;
 8004b4e:	2001      	movs	r0, #1
 8004b50:	e7fb      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
        return HAL_ERROR;
 8004b52:	2001      	movs	r0, #1
 8004b54:	e7f9      	b.n	8004b4a <HAL_RCC_OscConfig+0x6c6>
 8004b56:	bf00      	nop
 8004b58:	40021000 	.word	0x40021000
 8004b5c:	f99f808c 	.word	0xf99f808c

08004b60 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004b60:	2800      	cmp	r0, #0
 8004b62:	f000 80af 	beq.w	8004cc4 <HAL_RCC_ClockConfig+0x164>
{
 8004b66:	b570      	push	{r4, r5, r6, lr}
 8004b68:	460d      	mov	r5, r1
 8004b6a:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b6c:	4b59      	ldr	r3, [pc, #356]	; (8004cd4 <HAL_RCC_ClockConfig+0x174>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0307 	and.w	r3, r3, #7
 8004b74:	428b      	cmp	r3, r1
 8004b76:	d20b      	bcs.n	8004b90 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b78:	4a56      	ldr	r2, [pc, #344]	; (8004cd4 <HAL_RCC_ClockConfig+0x174>)
 8004b7a:	6813      	ldr	r3, [r2, #0]
 8004b7c:	f023 0307 	bic.w	r3, r3, #7
 8004b80:	430b      	orrs	r3, r1
 8004b82:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b84:	6813      	ldr	r3, [r2, #0]
 8004b86:	f003 0307 	and.w	r3, r3, #7
 8004b8a:	428b      	cmp	r3, r1
 8004b8c:	f040 809c 	bne.w	8004cc8 <HAL_RCC_ClockConfig+0x168>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	f013 0f02 	tst.w	r3, #2
 8004b96:	d00c      	beq.n	8004bb2 <HAL_RCC_ClockConfig+0x52>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004b98:	68a2      	ldr	r2, [r4, #8]
 8004b9a:	4b4f      	ldr	r3, [pc, #316]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d905      	bls.n	8004bb2 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ba6:	494c      	ldr	r1, [pc, #304]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004ba8:	688b      	ldr	r3, [r1, #8]
 8004baa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bb2:	6823      	ldr	r3, [r4, #0]
 8004bb4:	f013 0f01 	tst.w	r3, #1
 8004bb8:	d039      	beq.n	8004c2e <HAL_RCC_ClockConfig+0xce>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bba:	6863      	ldr	r3, [r4, #4]
 8004bbc:	2b03      	cmp	r3, #3
 8004bbe:	d009      	beq.n	8004bd4 <HAL_RCC_ClockConfig+0x74>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bc0:	2b02      	cmp	r3, #2
 8004bc2:	d026      	beq.n	8004c12 <HAL_RCC_ClockConfig+0xb2>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004bc4:	bb63      	cbnz	r3, 8004c20 <HAL_RCC_ClockConfig+0xc0>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004bc6:	4a44      	ldr	r2, [pc, #272]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004bc8:	6812      	ldr	r2, [r2, #0]
 8004bca:	f012 0f02 	tst.w	r2, #2
 8004bce:	d106      	bne.n	8004bde <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 8004bd0:	2001      	movs	r0, #1
 8004bd2:	e076      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x162>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bd4:	4a40      	ldr	r2, [pc, #256]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004bd6:	6812      	ldr	r2, [r2, #0]
 8004bd8:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8004bdc:	d076      	beq.n	8004ccc <HAL_RCC_ClockConfig+0x16c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004bde:	493e      	ldr	r1, [pc, #248]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004be0:	688a      	ldr	r2, [r1, #8]
 8004be2:	f022 0203 	bic.w	r2, r2, #3
 8004be6:	4313      	orrs	r3, r2
 8004be8:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8004bea:	f7fe f80f 	bl	8002c0c <HAL_GetTick>
 8004bee:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bf0:	4b39      	ldr	r3, [pc, #228]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f003 030c 	and.w	r3, r3, #12
 8004bf8:	6862      	ldr	r2, [r4, #4]
 8004bfa:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004bfe:	d016      	beq.n	8004c2e <HAL_RCC_ClockConfig+0xce>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c00:	f7fe f804 	bl	8002c0c <HAL_GetTick>
 8004c04:	1b80      	subs	r0, r0, r6
 8004c06:	f241 3388 	movw	r3, #5000	; 0x1388
 8004c0a:	4298      	cmp	r0, r3
 8004c0c:	d9f0      	bls.n	8004bf0 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 8004c0e:	2003      	movs	r0, #3
 8004c10:	e057      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c12:	4a31      	ldr	r2, [pc, #196]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004c14:	6812      	ldr	r2, [r2, #0]
 8004c16:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8004c1a:	d1e0      	bne.n	8004bde <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 8004c1c:	2001      	movs	r0, #1
 8004c1e:	e050      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x162>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c20:	4a2d      	ldr	r2, [pc, #180]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004c22:	6812      	ldr	r2, [r2, #0]
 8004c24:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8004c28:	d1d9      	bne.n	8004bde <HAL_RCC_ClockConfig+0x7e>
          return HAL_ERROR;
 8004c2a:	2001      	movs	r0, #1
 8004c2c:	e049      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x162>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c2e:	6823      	ldr	r3, [r4, #0]
 8004c30:	f013 0f02 	tst.w	r3, #2
 8004c34:	d00c      	beq.n	8004c50 <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c36:	68a2      	ldr	r2, [r4, #8]
 8004c38:	4b27      	ldr	r3, [pc, #156]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c40:	429a      	cmp	r2, r3
 8004c42:	d205      	bcs.n	8004c50 <HAL_RCC_ClockConfig+0xf0>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c44:	4924      	ldr	r1, [pc, #144]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004c46:	688b      	ldr	r3, [r1, #8]
 8004c48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c4c:	431a      	orrs	r2, r3
 8004c4e:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c50:	4b20      	ldr	r3, [pc, #128]	; (8004cd4 <HAL_RCC_ClockConfig+0x174>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0307 	and.w	r3, r3, #7
 8004c58:	42ab      	cmp	r3, r5
 8004c5a:	d90a      	bls.n	8004c72 <HAL_RCC_ClockConfig+0x112>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c5c:	4a1d      	ldr	r2, [pc, #116]	; (8004cd4 <HAL_RCC_ClockConfig+0x174>)
 8004c5e:	6813      	ldr	r3, [r2, #0]
 8004c60:	f023 0307 	bic.w	r3, r3, #7
 8004c64:	432b      	orrs	r3, r5
 8004c66:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c68:	6813      	ldr	r3, [r2, #0]
 8004c6a:	f003 0307 	and.w	r3, r3, #7
 8004c6e:	42ab      	cmp	r3, r5
 8004c70:	d12e      	bne.n	8004cd0 <HAL_RCC_ClockConfig+0x170>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c72:	6823      	ldr	r3, [r4, #0]
 8004c74:	f013 0f04 	tst.w	r3, #4
 8004c78:	d006      	beq.n	8004c88 <HAL_RCC_ClockConfig+0x128>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c7a:	4a17      	ldr	r2, [pc, #92]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004c7c:	6893      	ldr	r3, [r2, #8]
 8004c7e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004c82:	68e1      	ldr	r1, [r4, #12]
 8004c84:	430b      	orrs	r3, r1
 8004c86:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c88:	6823      	ldr	r3, [r4, #0]
 8004c8a:	f013 0f08 	tst.w	r3, #8
 8004c8e:	d007      	beq.n	8004ca0 <HAL_RCC_ClockConfig+0x140>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c90:	4a11      	ldr	r2, [pc, #68]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004c92:	6893      	ldr	r3, [r2, #8]
 8004c94:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8004c98:	6921      	ldr	r1, [r4, #16]
 8004c9a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004c9e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004ca0:	f7ff fb96 	bl	80043d0 <HAL_RCC_GetSysClockFreq>
 8004ca4:	4b0c      	ldr	r3, [pc, #48]	; (8004cd8 <HAL_RCC_ClockConfig+0x178>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004cac:	4a0b      	ldr	r2, [pc, #44]	; (8004cdc <HAL_RCC_ClockConfig+0x17c>)
 8004cae:	5cd3      	ldrb	r3, [r2, r3]
 8004cb0:	f003 031f 	and.w	r3, r3, #31
 8004cb4:	40d8      	lsrs	r0, r3
 8004cb6:	4b0a      	ldr	r3, [pc, #40]	; (8004ce0 <HAL_RCC_ClockConfig+0x180>)
 8004cb8:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8004cba:	4b0a      	ldr	r3, [pc, #40]	; (8004ce4 <HAL_RCC_ClockConfig+0x184>)
 8004cbc:	6818      	ldr	r0, [r3, #0]
 8004cbe:	f7fd ff61 	bl	8002b84 <HAL_InitTick>
}
 8004cc2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8004cc4:	2001      	movs	r0, #1
}
 8004cc6:	4770      	bx	lr
      return HAL_ERROR;
 8004cc8:	2001      	movs	r0, #1
 8004cca:	e7fa      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x162>
        return HAL_ERROR;
 8004ccc:	2001      	movs	r0, #1
 8004cce:	e7f8      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x162>
      return HAL_ERROR;
 8004cd0:	2001      	movs	r0, #1
 8004cd2:	e7f6      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x162>
 8004cd4:	40022000 	.word	0x40022000
 8004cd8:	40021000 	.word	0x40021000
 8004cdc:	0800c5ec 	.word	0x0800c5ec
 8004ce0:	20000014 	.word	0x20000014
 8004ce4:	2000001c 	.word	0x2000001c

08004ce8 <HAL_RCC_GetHCLKFreq>:
}
 8004ce8:	4b01      	ldr	r3, [pc, #4]	; (8004cf0 <HAL_RCC_GetHCLKFreq+0x8>)
 8004cea:	6818      	ldr	r0, [r3, #0]
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	20000014 	.word	0x20000014

08004cf4 <HAL_RCC_GetPCLK1Freq>:
{
 8004cf4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004cf6:	f7ff fff7 	bl	8004ce8 <HAL_RCC_GetHCLKFreq>
 8004cfa:	4b05      	ldr	r3, [pc, #20]	; (8004d10 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8004d02:	4a04      	ldr	r2, [pc, #16]	; (8004d14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d04:	5cd3      	ldrb	r3, [r2, r3]
 8004d06:	f003 031f 	and.w	r3, r3, #31
}
 8004d0a:	40d8      	lsrs	r0, r3
 8004d0c:	bd08      	pop	{r3, pc}
 8004d0e:	bf00      	nop
 8004d10:	40021000 	.word	0x40021000
 8004d14:	0800c5fc 	.word	0x0800c5fc

08004d18 <HAL_RCC_GetPCLK2Freq>:
{
 8004d18:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004d1a:	f7ff ffe5 	bl	8004ce8 <HAL_RCC_GetHCLKFreq>
 8004d1e:	4b05      	ldr	r3, [pc, #20]	; (8004d34 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8004d26:	4a04      	ldr	r2, [pc, #16]	; (8004d38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d28:	5cd3      	ldrb	r3, [r2, r3]
 8004d2a:	f003 031f 	and.w	r3, r3, #31
}
 8004d2e:	40d8      	lsrs	r0, r3
 8004d30:	bd08      	pop	{r3, pc}
 8004d32:	bf00      	nop
 8004d34:	40021000 	.word	0x40021000
 8004d38:	0800c5fc 	.word	0x0800c5fc

08004d3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	4604      	mov	r4, r0
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004d42:	6803      	ldr	r3, [r0, #0]
 8004d44:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004d48:	d069      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0xe2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d4a:	4b87      	ldr	r3, [pc, #540]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d4e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004d52:	d11e      	bne.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d54:	4b84      	ldr	r3, [pc, #528]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d56:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004d58:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004d5c:	659a      	str	r2, [r3, #88]	; 0x58
 8004d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d64:	9301      	str	r3, [sp, #4]
 8004d66:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004d68:	2601      	movs	r6, #1
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d6a:	4a80      	ldr	r2, [pc, #512]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d6c:	6813      	ldr	r3, [r2, #0]
 8004d6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d72:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004d74:	f7fd ff4a 	bl	8002c0c <HAL_GetTick>
 8004d78:	4605      	mov	r5, r0

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004d7a:	4b7c      	ldr	r3, [pc, #496]	; (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004d82:	d108      	bne.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d84:	f7fd ff42 	bl	8002c0c <HAL_GetTick>
 8004d88:	1b40      	subs	r0, r0, r5
 8004d8a:	2802      	cmp	r0, #2
 8004d8c:	d9f5      	bls.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8004d8e:	2503      	movs	r5, #3
 8004d90:	e002      	b.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8004d92:	2600      	movs	r6, #0
 8004d94:	e7e9      	b.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004d96:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8004d98:	bb45      	cbnz	r5, 8004dec <HAL_RCCEx_PeriphCLKConfig+0xb0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004d9a:	4b73      	ldr	r3, [pc, #460]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004da0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004da4:	d015      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x96>
 8004da6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d012      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004dac:	4a6e      	ldr	r2, [pc, #440]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004dae:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004db2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004db6:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8004dba:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8004dbe:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004dc2:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8004dc6:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8004dca:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004dce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004dd2:	f013 0f01 	tst.w	r3, #1
 8004dd6:	d110      	bne.n	8004dfa <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }

      if(ret == HAL_OK)
 8004dd8:	b945      	cbnz	r5, 8004dec <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dda:	4a63      	ldr	r2, [pc, #396]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004ddc:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8004de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004de6:	430b      	orrs	r3, r1
 8004de8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004dec:	b1c6      	cbz	r6, 8004e20 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dee:	4a5e      	ldr	r2, [pc, #376]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004df0:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004df2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004df6:	6593      	str	r3, [r2, #88]	; 0x58
 8004df8:	e012      	b.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0xe4>
        tickstart = HAL_GetTick();
 8004dfa:	f7fd ff07 	bl	8002c0c <HAL_GetTick>
 8004dfe:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e00:	4b59      	ldr	r3, [pc, #356]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e06:	f013 0f02 	tst.w	r3, #2
 8004e0a:	d1e5      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e0c:	f7fd fefe 	bl	8002c0c <HAL_GetTick>
 8004e10:	1bc0      	subs	r0, r0, r7
 8004e12:	f241 3388 	movw	r3, #5000	; 0x1388
 8004e16:	4298      	cmp	r0, r3
 8004e18:	d9f2      	bls.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 8004e1a:	2503      	movs	r5, #3
 8004e1c:	e7dc      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e1e:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004e20:	6823      	ldr	r3, [r4, #0]
 8004e22:	f013 0f01 	tst.w	r3, #1
 8004e26:	d008      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e28:	4a4f      	ldr	r2, [pc, #316]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004e2a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004e2e:	f023 0303 	bic.w	r3, r3, #3
 8004e32:	6861      	ldr	r1, [r4, #4]
 8004e34:	430b      	orrs	r3, r1
 8004e36:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e3a:	6823      	ldr	r3, [r4, #0]
 8004e3c:	f013 0f02 	tst.w	r3, #2
 8004e40:	d008      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004e42:	4a49      	ldr	r2, [pc, #292]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004e44:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004e48:	f023 030c 	bic.w	r3, r3, #12
 8004e4c:	68a1      	ldr	r1, [r4, #8]
 8004e4e:	430b      	orrs	r3, r1
 8004e50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004e54:	6823      	ldr	r3, [r4, #0]
 8004e56:	f013 0f04 	tst.w	r3, #4
 8004e5a:	d008      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004e5c:	4a42      	ldr	r2, [pc, #264]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004e5e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004e62:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004e66:	68e1      	ldr	r1, [r4, #12]
 8004e68:	430b      	orrs	r3, r1
 8004e6a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e6e:	6823      	ldr	r3, [r4, #0]
 8004e70:	f013 0f20 	tst.w	r3, #32
 8004e74:	d008      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e76:	4a3c      	ldr	r2, [pc, #240]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004e78:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004e7c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004e80:	6921      	ldr	r1, [r4, #16]
 8004e82:	430b      	orrs	r3, r1
 8004e84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004e88:	6823      	ldr	r3, [r4, #0]
 8004e8a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004e8e:	d008      	beq.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e90:	4a35      	ldr	r2, [pc, #212]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004e92:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004e96:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8004e9a:	6a21      	ldr	r1, [r4, #32]
 8004e9c:	430b      	orrs	r3, r1
 8004e9e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ea2:	6823      	ldr	r3, [r4, #0]
 8004ea4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004ea8:	d008      	beq.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004eaa:	4a2f      	ldr	r2, [pc, #188]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004eac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004eb0:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004eb4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004eb6:	430b      	orrs	r3, r1
 8004eb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004ec2:	d008      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004ec4:	4a28      	ldr	r2, [pc, #160]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004ec6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004eca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004ece:	6961      	ldr	r1, [r4, #20]
 8004ed0:	430b      	orrs	r3, r1
 8004ed2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ed6:	6823      	ldr	r3, [r4, #0]
 8004ed8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004edc:	d008      	beq.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ede:	4a22      	ldr	r2, [pc, #136]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004ee0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004ee4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004ee8:	69a1      	ldr	r1, [r4, #24]
 8004eea:	430b      	orrs	r3, r1
 8004eec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ef0:	6823      	ldr	r3, [r4, #0]
 8004ef2:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004ef6:	d008      	beq.n	8004f0a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ef8:	4a1b      	ldr	r2, [pc, #108]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004efa:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004efe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004f02:	69e1      	ldr	r1, [r4, #28]
 8004f04:	430b      	orrs	r3, r1
 8004f06:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004f0a:	6823      	ldr	r3, [r4, #0]
 8004f0c:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004f10:	d00c      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f12:	4a15      	ldr	r2, [pc, #84]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004f14:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004f18:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004f1c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004f1e:	430b      	orrs	r3, r1
 8004f20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f24:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004f26:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f2a:	d013      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x218>
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f2c:	6823      	ldr	r3, [r4, #0]
 8004f2e:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8004f32:	d00c      	beq.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f34:	4a0c      	ldr	r2, [pc, #48]	; (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8004f36:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8004f3a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8004f3e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004f40:	430b      	orrs	r3, r1
 8004f42:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f46:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004f48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f4c:	d007      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x222>
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
}
 8004f4e:	4628      	mov	r0, r5
 8004f50:	b003      	add	sp, #12
 8004f52:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f54:	68d3      	ldr	r3, [r2, #12]
 8004f56:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f5a:	60d3      	str	r3, [r2, #12]
 8004f5c:	e7e6      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f5e:	68d3      	ldr	r3, [r2, #12]
 8004f60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f64:	60d3      	str	r3, [r2, #12]
 8004f66:	e7f2      	b.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x212>
 8004f68:	40021000 	.word	0x40021000
 8004f6c:	40007000 	.word	0x40007000

08004f70 <HAL_RCCEx_EnableMSIPLLMode>:
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004f70:	4a02      	ldr	r2, [pc, #8]	; (8004f7c <HAL_RCCEx_EnableMSIPLLMode+0xc>)
 8004f72:	6813      	ldr	r3, [r2, #0]
 8004f74:	f043 0304 	orr.w	r3, r3, #4
 8004f78:	6013      	str	r3, [r2, #0]
}
 8004f7a:	4770      	bx	lr
 8004f7c:	40021000 	.word	0x40021000

08004f80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f80:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f82:	6a03      	ldr	r3, [r0, #32]
 8004f84:	f023 0301 	bic.w	r3, r3, #1
 8004f88:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f8a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f8c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f8e:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f90:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004f94:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f98:	680c      	ldr	r4, [r1, #0]
 8004f9a:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f9c:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004fa0:	688c      	ldr	r4, [r1, #8]
 8004fa2:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004fa4:	4c15      	ldr	r4, [pc, #84]	; (8004ffc <TIM_OC1_SetConfig+0x7c>)
 8004fa6:	42a0      	cmp	r0, r4
 8004fa8:	d007      	beq.n	8004fba <TIM_OC1_SetConfig+0x3a>
 8004faa:	f504 54a0 	add.w	r4, r4, #5120	; 0x1400
 8004fae:	42a0      	cmp	r0, r4
 8004fb0:	d003      	beq.n	8004fba <TIM_OC1_SetConfig+0x3a>
 8004fb2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004fb6:	42a0      	cmp	r0, r4
 8004fb8:	d105      	bne.n	8004fc6 <TIM_OC1_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fba:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fbe:	68cc      	ldr	r4, [r1, #12]
 8004fc0:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fc2:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fc6:	4c0d      	ldr	r4, [pc, #52]	; (8004ffc <TIM_OC1_SetConfig+0x7c>)
 8004fc8:	42a0      	cmp	r0, r4
 8004fca:	d007      	beq.n	8004fdc <TIM_OC1_SetConfig+0x5c>
 8004fcc:	f504 54a0 	add.w	r4, r4, #5120	; 0x1400
 8004fd0:	42a0      	cmp	r0, r4
 8004fd2:	d003      	beq.n	8004fdc <TIM_OC1_SetConfig+0x5c>
 8004fd4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004fd8:	42a0      	cmp	r0, r4
 8004fda:	d107      	bne.n	8004fec <TIM_OC1_SetConfig+0x6c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fdc:	f425 7c40 	bic.w	ip, r5, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fe0:	694c      	ldr	r4, [r1, #20]
 8004fe2:	ea44 0c0c 	orr.w	ip, r4, ip
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fe6:	698d      	ldr	r5, [r1, #24]
 8004fe8:	ea45 050c 	orr.w	r5, r5, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fec:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fee:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004ff0:	684a      	ldr	r2, [r1, #4]
 8004ff2:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ff4:	6203      	str	r3, [r0, #32]
}
 8004ff6:	bc30      	pop	{r4, r5}
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	40012c00 	.word	0x40012c00

08005000 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005000:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005002:	6a03      	ldr	r3, [r0, #32]
 8005004:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005008:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800500a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800500c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800500e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005010:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005014:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005018:	680d      	ldr	r5, [r1, #0]
 800501a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800501c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005020:	688d      	ldr	r5, [r1, #8]
 8005022:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005026:	4d12      	ldr	r5, [pc, #72]	; (8005070 <TIM_OC3_SetConfig+0x70>)
 8005028:	42a8      	cmp	r0, r5
 800502a:	d019      	beq.n	8005060 <TIM_OC3_SetConfig+0x60>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800502c:	4d10      	ldr	r5, [pc, #64]	; (8005070 <TIM_OC3_SetConfig+0x70>)
 800502e:	42a8      	cmp	r0, r5
 8005030:	d007      	beq.n	8005042 <TIM_OC3_SetConfig+0x42>
 8005032:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8005036:	42a8      	cmp	r0, r5
 8005038:	d003      	beq.n	8005042 <TIM_OC3_SetConfig+0x42>
 800503a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800503e:	42a8      	cmp	r0, r5
 8005040:	d107      	bne.n	8005052 <TIM_OC3_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005042:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005046:	694d      	ldr	r5, [r1, #20]
 8005048:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800504c:	698d      	ldr	r5, [r1, #24]
 800504e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005052:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005054:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005056:	684a      	ldr	r2, [r1, #4]
 8005058:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800505a:	6203      	str	r3, [r0, #32]
}
 800505c:	bc30      	pop	{r4, r5}
 800505e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8005060:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005064:	68cd      	ldr	r5, [r1, #12]
 8005066:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800506a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800506e:	e7dd      	b.n	800502c <TIM_OC3_SetConfig+0x2c>
 8005070:	40012c00 	.word	0x40012c00

08005074 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005074:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005076:	6a03      	ldr	r3, [r0, #32]
 8005078:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800507c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800507e:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005080:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005082:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005084:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005088:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800508c:	680d      	ldr	r5, [r1, #0]
 800508e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005092:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005096:	688d      	ldr	r5, [r1, #8]
 8005098:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800509c:	4d0b      	ldr	r5, [pc, #44]	; (80050cc <TIM_OC4_SetConfig+0x58>)
 800509e:	42a8      	cmp	r0, r5
 80050a0:	d007      	beq.n	80050b2 <TIM_OC4_SetConfig+0x3e>
 80050a2:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80050a6:	42a8      	cmp	r0, r5
 80050a8:	d003      	beq.n	80050b2 <TIM_OC4_SetConfig+0x3e>
 80050aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80050ae:	42a8      	cmp	r0, r5
 80050b0:	d104      	bne.n	80050bc <TIM_OC4_SetConfig+0x48>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050b2:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050b6:	694d      	ldr	r5, [r1, #20]
 80050b8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050bc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050be:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80050c0:	684b      	ldr	r3, [r1, #4]
 80050c2:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050c4:	6202      	str	r2, [r0, #32]
}
 80050c6:	bc30      	pop	{r4, r5}
 80050c8:	4770      	bx	lr
 80050ca:	bf00      	nop
 80050cc:	40012c00 	.word	0x40012c00

080050d0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80050d0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80050d2:	6a03      	ldr	r3, [r0, #32]
 80050d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050d8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050da:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050dc:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80050de:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80050e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80050e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050e8:	680d      	ldr	r5, [r1, #0]
 80050ea:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80050ec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80050f0:	688d      	ldr	r5, [r1, #8]
 80050f2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050f6:	4d0b      	ldr	r5, [pc, #44]	; (8005124 <TIM_OC5_SetConfig+0x54>)
 80050f8:	42a8      	cmp	r0, r5
 80050fa:	d007      	beq.n	800510c <TIM_OC5_SetConfig+0x3c>
 80050fc:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8005100:	42a8      	cmp	r0, r5
 8005102:	d003      	beq.n	800510c <TIM_OC5_SetConfig+0x3c>
 8005104:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005108:	42a8      	cmp	r0, r5
 800510a:	d104      	bne.n	8005116 <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800510c:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005110:	694d      	ldr	r5, [r1, #20]
 8005112:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005116:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005118:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800511a:	684a      	ldr	r2, [r1, #4]
 800511c:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800511e:	6203      	str	r3, [r0, #32]
}
 8005120:	bc30      	pop	{r4, r5}
 8005122:	4770      	bx	lr
 8005124:	40012c00 	.word	0x40012c00

08005128 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005128:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800512a:	6a03      	ldr	r3, [r0, #32]
 800512c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005130:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005132:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005134:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005136:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005138:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800513c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005140:	680d      	ldr	r5, [r1, #0]
 8005142:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005146:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800514a:	688d      	ldr	r5, [r1, #8]
 800514c:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005150:	4d0b      	ldr	r5, [pc, #44]	; (8005180 <TIM_OC6_SetConfig+0x58>)
 8005152:	42a8      	cmp	r0, r5
 8005154:	d007      	beq.n	8005166 <TIM_OC6_SetConfig+0x3e>
 8005156:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800515a:	42a8      	cmp	r0, r5
 800515c:	d003      	beq.n	8005166 <TIM_OC6_SetConfig+0x3e>
 800515e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005162:	42a8      	cmp	r0, r5
 8005164:	d104      	bne.n	8005170 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005166:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800516a:	694d      	ldr	r5, [r1, #20]
 800516c:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005170:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005172:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005174:	684b      	ldr	r3, [r1, #4]
 8005176:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005178:	6202      	str	r2, [r0, #32]
}
 800517a:	bc30      	pop	{r4, r5}
 800517c:	4770      	bx	lr
 800517e:	bf00      	nop
 8005180:	40012c00 	.word	0x40012c00

08005184 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005184:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b01      	cmp	r3, #1
 800518c:	d126      	bne.n	80051dc <HAL_TIM_Base_Start_IT+0x58>
  htim->State = HAL_TIM_STATE_BUSY;
 800518e:	2302      	movs	r3, #2
 8005190:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005194:	6802      	ldr	r2, [r0, #0]
 8005196:	68d3      	ldr	r3, [r2, #12]
 8005198:	f043 0301 	orr.w	r3, r3, #1
 800519c:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800519e:	6803      	ldr	r3, [r0, #0]
 80051a0:	4a11      	ldr	r2, [pc, #68]	; (80051e8 <HAL_TIM_Base_Start_IT+0x64>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d00c      	beq.n	80051c0 <HAL_TIM_Base_Start_IT+0x3c>
 80051a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051aa:	d009      	beq.n	80051c0 <HAL_TIM_Base_Start_IT+0x3c>
 80051ac:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d005      	beq.n	80051c0 <HAL_TIM_Base_Start_IT+0x3c>
    __HAL_TIM_ENABLE(htim);
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	f042 0201 	orr.w	r2, r2, #1
 80051ba:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80051bc:	2000      	movs	r0, #0
 80051be:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051c0:	6899      	ldr	r1, [r3, #8]
 80051c2:	4a0a      	ldr	r2, [pc, #40]	; (80051ec <HAL_TIM_Base_Start_IT+0x68>)
 80051c4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c6:	2a06      	cmp	r2, #6
 80051c8:	d00a      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x5c>
 80051ca:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80051ce:	d009      	beq.n	80051e4 <HAL_TIM_Base_Start_IT+0x60>
      __HAL_TIM_ENABLE(htim);
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	f042 0201 	orr.w	r2, r2, #1
 80051d6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80051d8:	2000      	movs	r0, #0
 80051da:	4770      	bx	lr
    return HAL_ERROR;
 80051dc:	2001      	movs	r0, #1
 80051de:	4770      	bx	lr
  return HAL_OK;
 80051e0:	2000      	movs	r0, #0
 80051e2:	4770      	bx	lr
 80051e4:	2000      	movs	r0, #0
}
 80051e6:	4770      	bx	lr
 80051e8:	40012c00 	.word	0x40012c00
 80051ec:	00010007 	.word	0x00010007

080051f0 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80051f0:	6802      	ldr	r2, [r0, #0]
 80051f2:	68d3      	ldr	r3, [r2, #12]
 80051f4:	f023 0301 	bic.w	r3, r3, #1
 80051f8:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 80051fa:	6803      	ldr	r3, [r0, #0]
 80051fc:	6a19      	ldr	r1, [r3, #32]
 80051fe:	f241 1211 	movw	r2, #4369	; 0x1111
 8005202:	4211      	tst	r1, r2
 8005204:	d108      	bne.n	8005218 <HAL_TIM_Base_Stop_IT+0x28>
 8005206:	6a19      	ldr	r1, [r3, #32]
 8005208:	f240 4244 	movw	r2, #1092	; 0x444
 800520c:	4211      	tst	r1, r2
 800520e:	d103      	bne.n	8005218 <HAL_TIM_Base_Stop_IT+0x28>
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	f022 0201 	bic.w	r2, r2, #1
 8005216:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005218:	2301      	movs	r3, #1
 800521a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 800521e:	2000      	movs	r0, #0
 8005220:	4770      	bx	lr

08005222 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8005222:	4770      	bx	lr

08005224 <HAL_TIM_IC_CaptureCallback>:
}
 8005224:	4770      	bx	lr

08005226 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8005226:	4770      	bx	lr

08005228 <TIM_DMADelayPulseCplt>:
{
 8005228:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800522a:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800522c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800522e:	4283      	cmp	r3, r0
 8005230:	d00e      	beq.n	8005250 <TIM_DMADelayPulseCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005232:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005234:	4283      	cmp	r3, r0
 8005236:	d014      	beq.n	8005262 <TIM_DMADelayPulseCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005238:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800523a:	4283      	cmp	r3, r0
 800523c:	d01a      	beq.n	8005274 <TIM_DMADelayPulseCplt+0x4c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800523e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005240:	4283      	cmp	r3, r0
 8005242:	d020      	beq.n	8005286 <TIM_DMADelayPulseCplt+0x5e>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005244:	4620      	mov	r0, r4
 8005246:	f7ff ffee 	bl	8005226 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800524a:	2300      	movs	r3, #0
 800524c:	7723      	strb	r3, [r4, #28]
}
 800524e:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005250:	2301      	movs	r3, #1
 8005252:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005254:	69c3      	ldr	r3, [r0, #28]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1f4      	bne.n	8005244 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800525a:	2301      	movs	r3, #1
 800525c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005260:	e7f0      	b.n	8005244 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005262:	2302      	movs	r3, #2
 8005264:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005266:	69c3      	ldr	r3, [r0, #28]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d1eb      	bne.n	8005244 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800526c:	2301      	movs	r3, #1
 800526e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005272:	e7e7      	b.n	8005244 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005274:	2304      	movs	r3, #4
 8005276:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 8005278:	69c3      	ldr	r3, [r0, #28]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1e2      	bne.n	8005244 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800527e:	2301      	movs	r3, #1
 8005280:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005284:	e7de      	b.n	8005244 <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005286:	2308      	movs	r3, #8
 8005288:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800528a:	69c3      	ldr	r3, [r0, #28]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d1d9      	bne.n	8005244 <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005290:	2301      	movs	r3, #1
 8005292:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005296:	e7d5      	b.n	8005244 <TIM_DMADelayPulseCplt+0x1c>

08005298 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
}
 8005298:	4770      	bx	lr

0800529a <TIM_DMADelayPulseHalfCplt>:
{
 800529a:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800529c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800529e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052a0:	4283      	cmp	r3, r0
 80052a2:	d00b      	beq.n	80052bc <TIM_DMADelayPulseHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80052a4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80052a6:	4283      	cmp	r3, r0
 80052a8:	d010      	beq.n	80052cc <TIM_DMADelayPulseHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80052aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80052ac:	4283      	cmp	r3, r0
 80052ae:	d010      	beq.n	80052d2 <TIM_DMADelayPulseHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80052b0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80052b2:	4283      	cmp	r3, r0
 80052b4:	d104      	bne.n	80052c0 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052b6:	2308      	movs	r3, #8
 80052b8:	7723      	strb	r3, [r4, #28]
 80052ba:	e001      	b.n	80052c0 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052bc:	2301      	movs	r3, #1
 80052be:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80052c0:	4620      	mov	r0, r4
 80052c2:	f7ff ffe9 	bl	8005298 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052c6:	2300      	movs	r3, #0
 80052c8:	7723      	strb	r3, [r4, #28]
}
 80052ca:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052cc:	2302      	movs	r3, #2
 80052ce:	7723      	strb	r3, [r4, #28]
 80052d0:	e7f6      	b.n	80052c0 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052d2:	2304      	movs	r3, #4
 80052d4:	7723      	strb	r3, [r4, #28]
 80052d6:	e7f3      	b.n	80052c0 <TIM_DMADelayPulseHalfCplt+0x26>

080052d8 <HAL_TIM_TriggerCallback>:
}
 80052d8:	4770      	bx	lr

080052da <HAL_TIM_IRQHandler>:
{
 80052da:	b510      	push	{r4, lr}
 80052dc:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80052de:	6803      	ldr	r3, [r0, #0]
 80052e0:	691a      	ldr	r2, [r3, #16]
 80052e2:	f012 0f02 	tst.w	r2, #2
 80052e6:	d011      	beq.n	800530c <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80052e8:	68da      	ldr	r2, [r3, #12]
 80052ea:	f012 0f02 	tst.w	r2, #2
 80052ee:	d00d      	beq.n	800530c <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80052f0:	f06f 0202 	mvn.w	r2, #2
 80052f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052f6:	2301      	movs	r3, #1
 80052f8:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052fa:	6803      	ldr	r3, [r0, #0]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	f013 0f03 	tst.w	r3, #3
 8005302:	d079      	beq.n	80053f8 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8005304:	f7ff ff8e 	bl	8005224 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005308:	2300      	movs	r3, #0
 800530a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800530c:	6823      	ldr	r3, [r4, #0]
 800530e:	691a      	ldr	r2, [r3, #16]
 8005310:	f012 0f04 	tst.w	r2, #4
 8005314:	d012      	beq.n	800533c <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005316:	68da      	ldr	r2, [r3, #12]
 8005318:	f012 0f04 	tst.w	r2, #4
 800531c:	d00e      	beq.n	800533c <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800531e:	f06f 0204 	mvn.w	r2, #4
 8005322:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005324:	2302      	movs	r3, #2
 8005326:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005328:	6823      	ldr	r3, [r4, #0]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005330:	d068      	beq.n	8005404 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8005332:	4620      	mov	r0, r4
 8005334:	f7ff ff76 	bl	8005224 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005338:	2300      	movs	r3, #0
 800533a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800533c:	6823      	ldr	r3, [r4, #0]
 800533e:	691a      	ldr	r2, [r3, #16]
 8005340:	f012 0f08 	tst.w	r2, #8
 8005344:	d012      	beq.n	800536c <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005346:	68da      	ldr	r2, [r3, #12]
 8005348:	f012 0f08 	tst.w	r2, #8
 800534c:	d00e      	beq.n	800536c <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800534e:	f06f 0208 	mvn.w	r2, #8
 8005352:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005354:	2304      	movs	r3, #4
 8005356:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005358:	6823      	ldr	r3, [r4, #0]
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	f013 0f03 	tst.w	r3, #3
 8005360:	d057      	beq.n	8005412 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8005362:	4620      	mov	r0, r4
 8005364:	f7ff ff5e 	bl	8005224 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005368:	2300      	movs	r3, #0
 800536a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800536c:	6823      	ldr	r3, [r4, #0]
 800536e:	691a      	ldr	r2, [r3, #16]
 8005370:	f012 0f10 	tst.w	r2, #16
 8005374:	d012      	beq.n	800539c <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	f012 0f10 	tst.w	r2, #16
 800537c:	d00e      	beq.n	800539c <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800537e:	f06f 0210 	mvn.w	r2, #16
 8005382:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005384:	2308      	movs	r3, #8
 8005386:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005388:	6823      	ldr	r3, [r4, #0]
 800538a:	69db      	ldr	r3, [r3, #28]
 800538c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005390:	d046      	beq.n	8005420 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8005392:	4620      	mov	r0, r4
 8005394:	f7ff ff46 	bl	8005224 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005398:	2300      	movs	r3, #0
 800539a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800539c:	6823      	ldr	r3, [r4, #0]
 800539e:	691a      	ldr	r2, [r3, #16]
 80053a0:	f012 0f01 	tst.w	r2, #1
 80053a4:	d003      	beq.n	80053ae <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80053a6:	68da      	ldr	r2, [r3, #12]
 80053a8:	f012 0f01 	tst.w	r2, #1
 80053ac:	d13f      	bne.n	800542e <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80053ae:	6823      	ldr	r3, [r4, #0]
 80053b0:	691a      	ldr	r2, [r3, #16]
 80053b2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80053b6:	d003      	beq.n	80053c0 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053b8:	68da      	ldr	r2, [r3, #12]
 80053ba:	f012 0f80 	tst.w	r2, #128	; 0x80
 80053be:	d13d      	bne.n	800543c <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80053c0:	6823      	ldr	r3, [r4, #0]
 80053c2:	691a      	ldr	r2, [r3, #16]
 80053c4:	f412 7f80 	tst.w	r2, #256	; 0x100
 80053c8:	d003      	beq.n	80053d2 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80053ca:	68da      	ldr	r2, [r3, #12]
 80053cc:	f012 0f80 	tst.w	r2, #128	; 0x80
 80053d0:	d13b      	bne.n	800544a <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80053d2:	6823      	ldr	r3, [r4, #0]
 80053d4:	691a      	ldr	r2, [r3, #16]
 80053d6:	f012 0f40 	tst.w	r2, #64	; 0x40
 80053da:	d003      	beq.n	80053e4 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80053dc:	68da      	ldr	r2, [r3, #12]
 80053de:	f012 0f40 	tst.w	r2, #64	; 0x40
 80053e2:	d139      	bne.n	8005458 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80053e4:	6823      	ldr	r3, [r4, #0]
 80053e6:	691a      	ldr	r2, [r3, #16]
 80053e8:	f012 0f20 	tst.w	r2, #32
 80053ec:	d003      	beq.n	80053f6 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80053ee:	68da      	ldr	r2, [r3, #12]
 80053f0:	f012 0f20 	tst.w	r2, #32
 80053f4:	d137      	bne.n	8005466 <HAL_TIM_IRQHandler+0x18c>
}
 80053f6:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80053f8:	f7ff ff13 	bl	8005222 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053fc:	4620      	mov	r0, r4
 80053fe:	f7ff ff12 	bl	8005226 <HAL_TIM_PWM_PulseFinishedCallback>
 8005402:	e781      	b.n	8005308 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005404:	4620      	mov	r0, r4
 8005406:	f7ff ff0c 	bl	8005222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800540a:	4620      	mov	r0, r4
 800540c:	f7ff ff0b 	bl	8005226 <HAL_TIM_PWM_PulseFinishedCallback>
 8005410:	e792      	b.n	8005338 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005412:	4620      	mov	r0, r4
 8005414:	f7ff ff05 	bl	8005222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005418:	4620      	mov	r0, r4
 800541a:	f7ff ff04 	bl	8005226 <HAL_TIM_PWM_PulseFinishedCallback>
 800541e:	e7a3      	b.n	8005368 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005420:	4620      	mov	r0, r4
 8005422:	f7ff fefe 	bl	8005222 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005426:	4620      	mov	r0, r4
 8005428:	f7ff fefd 	bl	8005226 <HAL_TIM_PWM_PulseFinishedCallback>
 800542c:	e7b4      	b.n	8005398 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800542e:	f06f 0201 	mvn.w	r2, #1
 8005432:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005434:	4620      	mov	r0, r4
 8005436:	f7fc fa5f 	bl	80018f8 <HAL_TIM_PeriodElapsedCallback>
 800543a:	e7b8      	b.n	80053ae <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800543c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005440:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005442:	4620      	mov	r0, r4
 8005444:	f000 fd91 	bl	8005f6a <HAL_TIMEx_BreakCallback>
 8005448:	e7ba      	b.n	80053c0 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800544a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800544e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8005450:	4620      	mov	r0, r4
 8005452:	f000 fd8b 	bl	8005f6c <HAL_TIMEx_Break2Callback>
 8005456:	e7bc      	b.n	80053d2 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005458:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800545c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800545e:	4620      	mov	r0, r4
 8005460:	f7ff ff3a 	bl	80052d8 <HAL_TIM_TriggerCallback>
 8005464:	e7be      	b.n	80053e4 <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005466:	f06f 0220 	mvn.w	r2, #32
 800546a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800546c:	4620      	mov	r0, r4
 800546e:	f000 fd7b 	bl	8005f68 <HAL_TIMEx_CommutCallback>
}
 8005472:	e7c0      	b.n	80053f6 <HAL_TIM_IRQHandler+0x11c>

08005474 <HAL_TIM_ErrorCallback>:
}
 8005474:	4770      	bx	lr

08005476 <TIM_DMAError>:
{
 8005476:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005478:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800547a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800547c:	4283      	cmp	r3, r0
 800547e:	d00c      	beq.n	800549a <TIM_DMAError+0x24>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005480:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005482:	4283      	cmp	r3, r0
 8005484:	d013      	beq.n	80054ae <TIM_DMAError+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005486:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005488:	4283      	cmp	r3, r0
 800548a:	d016      	beq.n	80054ba <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800548c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800548e:	4283      	cmp	r3, r0
 8005490:	d019      	beq.n	80054c6 <TIM_DMAError+0x50>
    htim->State = HAL_TIM_STATE_READY;
 8005492:	2301      	movs	r3, #1
 8005494:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8005498:	e003      	b.n	80054a2 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800549a:	2301      	movs	r3, #1
 800549c:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800549e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 80054a2:	4620      	mov	r0, r4
 80054a4:	f7ff ffe6 	bl	8005474 <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a8:	2300      	movs	r3, #0
 80054aa:	7723      	strb	r3, [r4, #28]
}
 80054ac:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054ae:	2302      	movs	r3, #2
 80054b0:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80054b2:	2301      	movs	r3, #1
 80054b4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80054b8:	e7f3      	b.n	80054a2 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054ba:	2304      	movs	r3, #4
 80054bc:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80054be:	2301      	movs	r3, #1
 80054c0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80054c4:	e7ed      	b.n	80054a2 <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054c6:	2308      	movs	r3, #8
 80054c8:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80054ca:	2301      	movs	r3, #1
 80054cc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80054d0:	e7e7      	b.n	80054a2 <TIM_DMAError+0x2c>
	...

080054d4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80054d4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054d6:	4a1a      	ldr	r2, [pc, #104]	; (8005540 <TIM_Base_SetConfig+0x6c>)
 80054d8:	4290      	cmp	r0, r2
 80054da:	d002      	beq.n	80054e2 <TIM_Base_SetConfig+0xe>
 80054dc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80054e0:	d103      	bne.n	80054ea <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80054e6:	684a      	ldr	r2, [r1, #4]
 80054e8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054ea:	4a15      	ldr	r2, [pc, #84]	; (8005540 <TIM_Base_SetConfig+0x6c>)
 80054ec:	4290      	cmp	r0, r2
 80054ee:	d00a      	beq.n	8005506 <TIM_Base_SetConfig+0x32>
 80054f0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80054f4:	d007      	beq.n	8005506 <TIM_Base_SetConfig+0x32>
 80054f6:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80054fa:	4290      	cmp	r0, r2
 80054fc:	d003      	beq.n	8005506 <TIM_Base_SetConfig+0x32>
 80054fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005502:	4290      	cmp	r0, r2
 8005504:	d103      	bne.n	800550e <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005506:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800550a:	68ca      	ldr	r2, [r1, #12]
 800550c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800550e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005512:	694a      	ldr	r2, [r1, #20]
 8005514:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005516:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005518:	688b      	ldr	r3, [r1, #8]
 800551a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800551c:	680b      	ldr	r3, [r1, #0]
 800551e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005520:	4b07      	ldr	r3, [pc, #28]	; (8005540 <TIM_Base_SetConfig+0x6c>)
 8005522:	4298      	cmp	r0, r3
 8005524:	d007      	beq.n	8005536 <TIM_Base_SetConfig+0x62>
 8005526:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800552a:	4298      	cmp	r0, r3
 800552c:	d003      	beq.n	8005536 <TIM_Base_SetConfig+0x62>
 800552e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005532:	4298      	cmp	r0, r3
 8005534:	d101      	bne.n	800553a <TIM_Base_SetConfig+0x66>
    TIMx->RCR = Structure->RepetitionCounter;
 8005536:	690b      	ldr	r3, [r1, #16]
 8005538:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800553a:	2301      	movs	r3, #1
 800553c:	6143      	str	r3, [r0, #20]
}
 800553e:	4770      	bx	lr
 8005540:	40012c00 	.word	0x40012c00

08005544 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005544:	b360      	cbz	r0, 80055a0 <HAL_TIM_Base_Init+0x5c>
{
 8005546:	b510      	push	{r4, lr}
 8005548:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800554a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800554e:	b313      	cbz	r3, 8005596 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005550:	2302      	movs	r3, #2
 8005552:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005556:	4621      	mov	r1, r4
 8005558:	f851 0b04 	ldr.w	r0, [r1], #4
 800555c:	f7ff ffba 	bl	80054d4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005560:	2301      	movs	r3, #1
 8005562:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005566:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800556a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800556e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005572:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005576:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800557a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800557e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005582:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005586:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800558a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800558e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005592:	2000      	movs	r0, #0
}
 8005594:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005596:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800559a:	f7fd f8fd 	bl	8002798 <HAL_TIM_Base_MspInit>
 800559e:	e7d7      	b.n	8005550 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80055a0:	2001      	movs	r0, #1
}
 80055a2:	4770      	bx	lr

080055a4 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 80055a4:	b360      	cbz	r0, 8005600 <HAL_TIM_OC_Init+0x5c>
{
 80055a6:	b510      	push	{r4, lr}
 80055a8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80055aa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80055ae:	b313      	cbz	r3, 80055f6 <HAL_TIM_OC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80055b0:	2302      	movs	r3, #2
 80055b2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80055b6:	4621      	mov	r1, r4
 80055b8:	f851 0b04 	ldr.w	r0, [r1], #4
 80055bc:	f7ff ff8a 	bl	80054d4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055c0:	2301      	movs	r3, #1
 80055c2:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80055ca:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80055ce:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80055d2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80055d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055de:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80055e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80055e6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80055ea:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80055ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80055f2:	2000      	movs	r0, #0
}
 80055f4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80055f6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 80055fa:	f7fd f86f 	bl	80026dc <HAL_TIM_OC_MspInit>
 80055fe:	e7d7      	b.n	80055b0 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8005600:	2001      	movs	r0, #1
}
 8005602:	4770      	bx	lr

08005604 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005604:	b360      	cbz	r0, 8005660 <HAL_TIM_PWM_Init+0x5c>
{
 8005606:	b510      	push	{r4, lr}
 8005608:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800560a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800560e:	b313      	cbz	r3, 8005656 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005610:	2302      	movs	r3, #2
 8005612:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005616:	4621      	mov	r1, r4
 8005618:	f851 0b04 	ldr.w	r0, [r1], #4
 800561c:	f7ff ff5a 	bl	80054d4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005620:	2301      	movs	r3, #1
 8005622:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005626:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800562a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800562e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005632:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005636:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800563a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800563e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005642:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005646:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800564a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800564e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005652:	2000      	movs	r0, #0
}
 8005654:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005656:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800565a:	f7fd f81f 	bl	800269c <HAL_TIM_PWM_MspInit>
 800565e:	e7d7      	b.n	8005610 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8005660:	2001      	movs	r0, #1
}
 8005662:	4770      	bx	lr

08005664 <TIM_OC2_SetConfig>:
{
 8005664:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005666:	6a03      	ldr	r3, [r0, #32]
 8005668:	f023 0310 	bic.w	r3, r3, #16
 800566c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800566e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005670:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005672:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005674:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005678:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800567c:	680d      	ldr	r5, [r1, #0]
 800567e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8005682:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005686:	688d      	ldr	r5, [r1, #8]
 8005688:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800568c:	4d12      	ldr	r5, [pc, #72]	; (80056d8 <TIM_OC2_SetConfig+0x74>)
 800568e:	42a8      	cmp	r0, r5
 8005690:	d019      	beq.n	80056c6 <TIM_OC2_SetConfig+0x62>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005692:	4d11      	ldr	r5, [pc, #68]	; (80056d8 <TIM_OC2_SetConfig+0x74>)
 8005694:	42a8      	cmp	r0, r5
 8005696:	d007      	beq.n	80056a8 <TIM_OC2_SetConfig+0x44>
 8005698:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800569c:	42a8      	cmp	r0, r5
 800569e:	d003      	beq.n	80056a8 <TIM_OC2_SetConfig+0x44>
 80056a0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80056a4:	42a8      	cmp	r0, r5
 80056a6:	d107      	bne.n	80056b8 <TIM_OC2_SetConfig+0x54>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056a8:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80056ac:	694d      	ldr	r5, [r1, #20]
 80056ae:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80056b2:	698d      	ldr	r5, [r1, #24]
 80056b4:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 80056b8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80056ba:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80056bc:	684a      	ldr	r2, [r1, #4]
 80056be:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80056c0:	6203      	str	r3, [r0, #32]
}
 80056c2:	bc30      	pop	{r4, r5}
 80056c4:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 80056c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056ca:	68cd      	ldr	r5, [r1, #12]
 80056cc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80056d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056d4:	e7dd      	b.n	8005692 <TIM_OC2_SetConfig+0x2e>
 80056d6:	bf00      	nop
 80056d8:	40012c00 	.word	0x40012c00

080056dc <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80056dc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d036      	beq.n	8005752 <HAL_TIM_OC_ConfigChannel+0x76>
{
 80056e4:	b510      	push	{r4, lr}
 80056e6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80056e8:	2301      	movs	r3, #1
 80056ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80056ee:	2a14      	cmp	r2, #20
 80056f0:	d82a      	bhi.n	8005748 <HAL_TIM_OC_ConfigChannel+0x6c>
 80056f2:	e8df f002 	tbb	[pc, r2]
 80056f6:	290b      	.short	0x290b
 80056f8:	29102929 	.word	0x29102929
 80056fc:	29152929 	.word	0x29152929
 8005700:	291a2929 	.word	0x291a2929
 8005704:	291f2929 	.word	0x291f2929
 8005708:	2929      	.short	0x2929
 800570a:	24          	.byte	0x24
 800570b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800570c:	6800      	ldr	r0, [r0, #0]
 800570e:	f7ff fc37 	bl	8004f80 <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005712:	2000      	movs	r0, #0
      break;
 8005714:	e019      	b.n	800574a <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005716:	6800      	ldr	r0, [r0, #0]
 8005718:	f7ff ffa4 	bl	8005664 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800571c:	2000      	movs	r0, #0
      break;
 800571e:	e014      	b.n	800574a <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005720:	6800      	ldr	r0, [r0, #0]
 8005722:	f7ff fc6d 	bl	8005000 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005726:	2000      	movs	r0, #0
      break;
 8005728:	e00f      	b.n	800574a <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800572a:	6800      	ldr	r0, [r0, #0]
 800572c:	f7ff fca2 	bl	8005074 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005730:	2000      	movs	r0, #0
      break;
 8005732:	e00a      	b.n	800574a <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005734:	6800      	ldr	r0, [r0, #0]
 8005736:	f7ff fccb 	bl	80050d0 <TIM_OC5_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800573a:	2000      	movs	r0, #0
      break;
 800573c:	e005      	b.n	800574a <HAL_TIM_OC_ConfigChannel+0x6e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800573e:	6800      	ldr	r0, [r0, #0]
 8005740:	f7ff fcf2 	bl	8005128 <TIM_OC6_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005744:	2000      	movs	r0, #0
      break;
 8005746:	e000      	b.n	800574a <HAL_TIM_OC_ConfigChannel+0x6e>
  switch (Channel)
 8005748:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800574a:	2300      	movs	r3, #0
 800574c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005750:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8005752:	2002      	movs	r0, #2
}
 8005754:	4770      	bx	lr

08005756 <HAL_TIM_PWM_ConfigChannel>:
{
 8005756:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005758:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800575c:	2b01      	cmp	r3, #1
 800575e:	f000 8095 	beq.w	800588c <HAL_TIM_PWM_ConfigChannel+0x136>
 8005762:	4604      	mov	r4, r0
 8005764:	460d      	mov	r5, r1
 8005766:	2301      	movs	r3, #1
 8005768:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800576c:	2a14      	cmp	r2, #20
 800576e:	f200 8088 	bhi.w	8005882 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8005772:	e8df f002 	tbb	[pc, r2]
 8005776:	860b      	.short	0x860b
 8005778:	861f8686 	.word	0x861f8686
 800577c:	86348686 	.word	0x86348686
 8005780:	86488686 	.word	0x86488686
 8005784:	865d8686 	.word	0x865d8686
 8005788:	8686      	.short	0x8686
 800578a:	71          	.byte	0x71
 800578b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800578c:	6800      	ldr	r0, [r0, #0]
 800578e:	f7ff fbf7 	bl	8004f80 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005792:	6822      	ldr	r2, [r4, #0]
 8005794:	6993      	ldr	r3, [r2, #24]
 8005796:	f043 0308 	orr.w	r3, r3, #8
 800579a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800579c:	6822      	ldr	r2, [r4, #0]
 800579e:	6993      	ldr	r3, [r2, #24]
 80057a0:	f023 0304 	bic.w	r3, r3, #4
 80057a4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80057a6:	6822      	ldr	r2, [r4, #0]
 80057a8:	6993      	ldr	r3, [r2, #24]
 80057aa:	6929      	ldr	r1, [r5, #16]
 80057ac:	430b      	orrs	r3, r1
 80057ae:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80057b0:	2000      	movs	r0, #0
      break;
 80057b2:	e067      	b.n	8005884 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80057b4:	6800      	ldr	r0, [r0, #0]
 80057b6:	f7ff ff55 	bl	8005664 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80057ba:	6822      	ldr	r2, [r4, #0]
 80057bc:	6993      	ldr	r3, [r2, #24]
 80057be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80057c2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80057c4:	6822      	ldr	r2, [r4, #0]
 80057c6:	6993      	ldr	r3, [r2, #24]
 80057c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057cc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80057ce:	6822      	ldr	r2, [r4, #0]
 80057d0:	6993      	ldr	r3, [r2, #24]
 80057d2:	6929      	ldr	r1, [r5, #16]
 80057d4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80057d8:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80057da:	2000      	movs	r0, #0
      break;
 80057dc:	e052      	b.n	8005884 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80057de:	6800      	ldr	r0, [r0, #0]
 80057e0:	f7ff fc0e 	bl	8005000 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80057e4:	6822      	ldr	r2, [r4, #0]
 80057e6:	69d3      	ldr	r3, [r2, #28]
 80057e8:	f043 0308 	orr.w	r3, r3, #8
 80057ec:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80057ee:	6822      	ldr	r2, [r4, #0]
 80057f0:	69d3      	ldr	r3, [r2, #28]
 80057f2:	f023 0304 	bic.w	r3, r3, #4
 80057f6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80057f8:	6822      	ldr	r2, [r4, #0]
 80057fa:	69d3      	ldr	r3, [r2, #28]
 80057fc:	6929      	ldr	r1, [r5, #16]
 80057fe:	430b      	orrs	r3, r1
 8005800:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005802:	2000      	movs	r0, #0
      break;
 8005804:	e03e      	b.n	8005884 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005806:	6800      	ldr	r0, [r0, #0]
 8005808:	f7ff fc34 	bl	8005074 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800580c:	6822      	ldr	r2, [r4, #0]
 800580e:	69d3      	ldr	r3, [r2, #28]
 8005810:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005814:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005816:	6822      	ldr	r2, [r4, #0]
 8005818:	69d3      	ldr	r3, [r2, #28]
 800581a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800581e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005820:	6822      	ldr	r2, [r4, #0]
 8005822:	69d3      	ldr	r3, [r2, #28]
 8005824:	6929      	ldr	r1, [r5, #16]
 8005826:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800582a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800582c:	2000      	movs	r0, #0
      break;
 800582e:	e029      	b.n	8005884 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005830:	6800      	ldr	r0, [r0, #0]
 8005832:	f7ff fc4d 	bl	80050d0 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005836:	6822      	ldr	r2, [r4, #0]
 8005838:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800583a:	f043 0308 	orr.w	r3, r3, #8
 800583e:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005840:	6822      	ldr	r2, [r4, #0]
 8005842:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005844:	f023 0304 	bic.w	r3, r3, #4
 8005848:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800584a:	6822      	ldr	r2, [r4, #0]
 800584c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800584e:	6929      	ldr	r1, [r5, #16]
 8005850:	430b      	orrs	r3, r1
 8005852:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8005854:	2000      	movs	r0, #0
      break;
 8005856:	e015      	b.n	8005884 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005858:	6800      	ldr	r0, [r0, #0]
 800585a:	f7ff fc65 	bl	8005128 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800585e:	6822      	ldr	r2, [r4, #0]
 8005860:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005862:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005866:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005868:	6822      	ldr	r2, [r4, #0]
 800586a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800586c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005870:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005872:	6822      	ldr	r2, [r4, #0]
 8005874:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005876:	6929      	ldr	r1, [r5, #16]
 8005878:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800587c:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 800587e:	2000      	movs	r0, #0
      break;
 8005880:	e000      	b.n	8005884 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8005882:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005884:	2300      	movs	r3, #0
 8005886:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800588a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 800588c:	2002      	movs	r0, #2
 800588e:	e7fc      	b.n	800588a <HAL_TIM_PWM_ConfigChannel+0x134>

08005890 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005890:	f001 011f 	and.w	r1, r1, #31
 8005894:	2301      	movs	r3, #1
 8005896:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800589a:	6a03      	ldr	r3, [r0, #32]
 800589c:	ea23 030c 	bic.w	r3, r3, ip
 80058a0:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80058a2:	6a03      	ldr	r3, [r0, #32]
 80058a4:	fa02 f101 	lsl.w	r1, r2, r1
 80058a8:	430b      	orrs	r3, r1
 80058aa:	6203      	str	r3, [r0, #32]
}
 80058ac:	4770      	bx	lr
	...

080058b0 <HAL_TIM_OC_Start_DMA>:
{
 80058b0:	b570      	push	{r4, r5, r6, lr}
 80058b2:	4604      	mov	r4, r0
 80058b4:	4616      	mov	r6, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80058b6:	460d      	mov	r5, r1
 80058b8:	2900      	cmp	r1, #0
 80058ba:	d132      	bne.n	8005922 <HAL_TIM_OC_Start_DMA+0x72>
 80058bc:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 80058c0:	b2c0      	uxtb	r0, r0
 80058c2:	2802      	cmp	r0, #2
 80058c4:	bf14      	ite	ne
 80058c6:	2000      	movne	r0, #0
 80058c8:	2001      	moveq	r0, #1
 80058ca:	2800      	cmp	r0, #0
 80058cc:	f040 8134 	bne.w	8005b38 <HAL_TIM_OC_Start_DMA+0x288>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80058d0:	2d00      	cmp	r5, #0
 80058d2:	d156      	bne.n	8005982 <HAL_TIM_OC_Start_DMA+0xd2>
 80058d4:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 80058d8:	b2d2      	uxtb	r2, r2
 80058da:	2a01      	cmp	r2, #1
 80058dc:	bf14      	ite	ne
 80058de:	2200      	movne	r2, #0
 80058e0:	2201      	moveq	r2, #1
 80058e2:	2a00      	cmp	r2, #0
 80058e4:	f000 812a 	beq.w	8005b3c <HAL_TIM_OC_Start_DMA+0x28c>
    if ((pData == NULL) || (Length == 0U))
 80058e8:	2e00      	cmp	r6, #0
 80058ea:	f000 8129 	beq.w	8005b40 <HAL_TIM_OC_Start_DMA+0x290>
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 8128 	beq.w	8005b44 <HAL_TIM_OC_Start_DMA+0x294>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80058f4:	2d00      	cmp	r5, #0
 80058f6:	d174      	bne.n	80059e2 <HAL_TIM_OC_Start_DMA+0x132>
 80058f8:	2202      	movs	r2, #2
 80058fa:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  switch (Channel)
 80058fe:	2d0c      	cmp	r5, #12
 8005900:	f200 8122 	bhi.w	8005b48 <HAL_TIM_OC_Start_DMA+0x298>
 8005904:	e8df f015 	tbh	[pc, r5, lsl #1]
 8005908:	01200089 	.word	0x01200089
 800590c:	01200120 	.word	0x01200120
 8005910:	012000c6 	.word	0x012000c6
 8005914:	01200120 	.word	0x01200120
 8005918:	012000dd 	.word	0x012000dd
 800591c:	01200120 	.word	0x01200120
 8005920:	00f4      	.short	0x00f4
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8005922:	2904      	cmp	r1, #4
 8005924:	d00d      	beq.n	8005942 <HAL_TIM_OC_Start_DMA+0x92>
 8005926:	2908      	cmp	r1, #8
 8005928:	d013      	beq.n	8005952 <HAL_TIM_OC_Start_DMA+0xa2>
 800592a:	290c      	cmp	r1, #12
 800592c:	d019      	beq.n	8005962 <HAL_TIM_OC_Start_DMA+0xb2>
 800592e:	2910      	cmp	r1, #16
 8005930:	d01f      	beq.n	8005972 <HAL_TIM_OC_Start_DMA+0xc2>
 8005932:	f890 0043 	ldrb.w	r0, [r0, #67]	; 0x43
 8005936:	b2c0      	uxtb	r0, r0
 8005938:	2802      	cmp	r0, #2
 800593a:	bf14      	ite	ne
 800593c:	2000      	movne	r0, #0
 800593e:	2001      	moveq	r0, #1
 8005940:	e7c3      	b.n	80058ca <HAL_TIM_OC_Start_DMA+0x1a>
 8005942:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 8005946:	b2c0      	uxtb	r0, r0
 8005948:	2802      	cmp	r0, #2
 800594a:	bf14      	ite	ne
 800594c:	2000      	movne	r0, #0
 800594e:	2001      	moveq	r0, #1
 8005950:	e7bb      	b.n	80058ca <HAL_TIM_OC_Start_DMA+0x1a>
 8005952:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8005956:	b2c0      	uxtb	r0, r0
 8005958:	2802      	cmp	r0, #2
 800595a:	bf14      	ite	ne
 800595c:	2000      	movne	r0, #0
 800595e:	2001      	moveq	r0, #1
 8005960:	e7b3      	b.n	80058ca <HAL_TIM_OC_Start_DMA+0x1a>
 8005962:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 8005966:	b2c0      	uxtb	r0, r0
 8005968:	2802      	cmp	r0, #2
 800596a:	bf14      	ite	ne
 800596c:	2000      	movne	r0, #0
 800596e:	2001      	moveq	r0, #1
 8005970:	e7ab      	b.n	80058ca <HAL_TIM_OC_Start_DMA+0x1a>
 8005972:	f890 0042 	ldrb.w	r0, [r0, #66]	; 0x42
 8005976:	b2c0      	uxtb	r0, r0
 8005978:	2802      	cmp	r0, #2
 800597a:	bf14      	ite	ne
 800597c:	2000      	movne	r0, #0
 800597e:	2001      	moveq	r0, #1
 8005980:	e7a3      	b.n	80058ca <HAL_TIM_OC_Start_DMA+0x1a>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8005982:	2d04      	cmp	r5, #4
 8005984:	d00d      	beq.n	80059a2 <HAL_TIM_OC_Start_DMA+0xf2>
 8005986:	2d08      	cmp	r5, #8
 8005988:	d013      	beq.n	80059b2 <HAL_TIM_OC_Start_DMA+0x102>
 800598a:	2d0c      	cmp	r5, #12
 800598c:	d019      	beq.n	80059c2 <HAL_TIM_OC_Start_DMA+0x112>
 800598e:	2d10      	cmp	r5, #16
 8005990:	d01f      	beq.n	80059d2 <HAL_TIM_OC_Start_DMA+0x122>
 8005992:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005996:	b2d2      	uxtb	r2, r2
 8005998:	2a01      	cmp	r2, #1
 800599a:	bf14      	ite	ne
 800599c:	2200      	movne	r2, #0
 800599e:	2201      	moveq	r2, #1
 80059a0:	e79f      	b.n	80058e2 <HAL_TIM_OC_Start_DMA+0x32>
 80059a2:	f894 203f 	ldrb.w	r2, [r4, #63]	; 0x3f
 80059a6:	b2d2      	uxtb	r2, r2
 80059a8:	2a01      	cmp	r2, #1
 80059aa:	bf14      	ite	ne
 80059ac:	2200      	movne	r2, #0
 80059ae:	2201      	moveq	r2, #1
 80059b0:	e797      	b.n	80058e2 <HAL_TIM_OC_Start_DMA+0x32>
 80059b2:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 80059b6:	b2d2      	uxtb	r2, r2
 80059b8:	2a01      	cmp	r2, #1
 80059ba:	bf14      	ite	ne
 80059bc:	2200      	movne	r2, #0
 80059be:	2201      	moveq	r2, #1
 80059c0:	e78f      	b.n	80058e2 <HAL_TIM_OC_Start_DMA+0x32>
 80059c2:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 80059c6:	b2d2      	uxtb	r2, r2
 80059c8:	2a01      	cmp	r2, #1
 80059ca:	bf14      	ite	ne
 80059cc:	2200      	movne	r2, #0
 80059ce:	2201      	moveq	r2, #1
 80059d0:	e787      	b.n	80058e2 <HAL_TIM_OC_Start_DMA+0x32>
 80059d2:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 80059d6:	b2d2      	uxtb	r2, r2
 80059d8:	2a01      	cmp	r2, #1
 80059da:	bf14      	ite	ne
 80059dc:	2200      	movne	r2, #0
 80059de:	2201      	moveq	r2, #1
 80059e0:	e77f      	b.n	80058e2 <HAL_TIM_OC_Start_DMA+0x32>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059e2:	2d04      	cmp	r5, #4
 80059e4:	d009      	beq.n	80059fa <HAL_TIM_OC_Start_DMA+0x14a>
 80059e6:	2d08      	cmp	r5, #8
 80059e8:	d00b      	beq.n	8005a02 <HAL_TIM_OC_Start_DMA+0x152>
 80059ea:	2d0c      	cmp	r5, #12
 80059ec:	d00d      	beq.n	8005a0a <HAL_TIM_OC_Start_DMA+0x15a>
 80059ee:	2d10      	cmp	r5, #16
 80059f0:	d00f      	beq.n	8005a12 <HAL_TIM_OC_Start_DMA+0x162>
 80059f2:	2202      	movs	r2, #2
 80059f4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80059f8:	e781      	b.n	80058fe <HAL_TIM_OC_Start_DMA+0x4e>
 80059fa:	2202      	movs	r2, #2
 80059fc:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
 8005a00:	e77d      	b.n	80058fe <HAL_TIM_OC_Start_DMA+0x4e>
 8005a02:	2202      	movs	r2, #2
 8005a04:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
 8005a08:	e779      	b.n	80058fe <HAL_TIM_OC_Start_DMA+0x4e>
 8005a0a:	2202      	movs	r2, #2
 8005a0c:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
 8005a10:	e775      	b.n	80058fe <HAL_TIM_OC_Start_DMA+0x4e>
 8005a12:	2202      	movs	r2, #2
 8005a14:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005a18:	e771      	b.n	80058fe <HAL_TIM_OC_Start_DMA+0x4e>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005a1a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005a1c:	4951      	ldr	r1, [pc, #324]	; (8005b64 <HAL_TIM_OC_Start_DMA+0x2b4>)
 8005a1e:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005a20:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005a22:	4951      	ldr	r1, [pc, #324]	; (8005b68 <HAL_TIM_OC_Start_DMA+0x2b8>)
 8005a24:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005a26:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005a28:	4950      	ldr	r1, [pc, #320]	; (8005b6c <HAL_TIM_OC_Start_DMA+0x2bc>)
 8005a2a:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8005a2c:	6822      	ldr	r2, [r4, #0]
 8005a2e:	3234      	adds	r2, #52	; 0x34
 8005a30:	4631      	mov	r1, r6
 8005a32:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005a34:	f7fe f8b2 	bl	8003b9c <HAL_DMA_Start_IT>
 8005a38:	2800      	cmp	r0, #0
 8005a3a:	f040 8087 	bne.w	8005b4c <HAL_TIM_OC_Start_DMA+0x29c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005a3e:	6822      	ldr	r2, [r4, #0]
 8005a40:	68d3      	ldr	r3, [r2, #12]
 8005a42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a46:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a48:	2201      	movs	r2, #1
 8005a4a:	4629      	mov	r1, r5
 8005a4c:	6820      	ldr	r0, [r4, #0]
 8005a4e:	f7ff ff1f 	bl	8005890 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	4a46      	ldr	r2, [pc, #280]	; (8005b70 <HAL_TIM_OC_Start_DMA+0x2c0>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d007      	beq.n	8005a6a <HAL_TIM_OC_Start_DMA+0x1ba>
 8005a5a:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d003      	beq.n	8005a6a <HAL_TIM_OC_Start_DMA+0x1ba>
 8005a62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d103      	bne.n	8005a72 <HAL_TIM_OC_Start_DMA+0x1c2>
      __HAL_TIM_MOE_ENABLE(htim);
 8005a6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a6c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a70:	645a      	str	r2, [r3, #68]	; 0x44
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	4a3e      	ldr	r2, [pc, #248]	; (8005b70 <HAL_TIM_OC_Start_DMA+0x2c0>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d050      	beq.n	8005b1c <HAL_TIM_OC_Start_DMA+0x26c>
 8005a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a7e:	d04d      	beq.n	8005b1c <HAL_TIM_OC_Start_DMA+0x26c>
 8005a80:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d049      	beq.n	8005b1c <HAL_TIM_OC_Start_DMA+0x26c>
      __HAL_TIM_ENABLE(htim);
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	f042 0201 	orr.w	r2, r2, #1
 8005a8e:	601a      	str	r2, [r3, #0]
 8005a90:	2000      	movs	r0, #0
 8005a92:	e054      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005a94:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005a96:	4933      	ldr	r1, [pc, #204]	; (8005b64 <HAL_TIM_OC_Start_DMA+0x2b4>)
 8005a98:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005a9a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005a9c:	4932      	ldr	r1, [pc, #200]	; (8005b68 <HAL_TIM_OC_Start_DMA+0x2b8>)
 8005a9e:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005aa0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005aa2:	4932      	ldr	r1, [pc, #200]	; (8005b6c <HAL_TIM_OC_Start_DMA+0x2bc>)
 8005aa4:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8005aa6:	6822      	ldr	r2, [r4, #0]
 8005aa8:	3238      	adds	r2, #56	; 0x38
 8005aaa:	4631      	mov	r1, r6
 8005aac:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005aae:	f7fe f875 	bl	8003b9c <HAL_DMA_Start_IT>
 8005ab2:	2800      	cmp	r0, #0
 8005ab4:	d14c      	bne.n	8005b50 <HAL_TIM_OC_Start_DMA+0x2a0>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005ab6:	6822      	ldr	r2, [r4, #0]
 8005ab8:	68d3      	ldr	r3, [r2, #12]
 8005aba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005abe:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8005ac0:	e7c2      	b.n	8005a48 <HAL_TIM_OC_Start_DMA+0x198>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005ac2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005ac4:	4927      	ldr	r1, [pc, #156]	; (8005b64 <HAL_TIM_OC_Start_DMA+0x2b4>)
 8005ac6:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005ac8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005aca:	4927      	ldr	r1, [pc, #156]	; (8005b68 <HAL_TIM_OC_Start_DMA+0x2b8>)
 8005acc:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005ace:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005ad0:	4926      	ldr	r1, [pc, #152]	; (8005b6c <HAL_TIM_OC_Start_DMA+0x2bc>)
 8005ad2:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8005ad4:	6822      	ldr	r2, [r4, #0]
 8005ad6:	323c      	adds	r2, #60	; 0x3c
 8005ad8:	4631      	mov	r1, r6
 8005ada:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005adc:	f7fe f85e 	bl	8003b9c <HAL_DMA_Start_IT>
 8005ae0:	2800      	cmp	r0, #0
 8005ae2:	d137      	bne.n	8005b54 <HAL_TIM_OC_Start_DMA+0x2a4>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005ae4:	6822      	ldr	r2, [r4, #0]
 8005ae6:	68d3      	ldr	r3, [r2, #12]
 8005ae8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005aec:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8005aee:	e7ab      	b.n	8005a48 <HAL_TIM_OC_Start_DMA+0x198>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005af0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005af2:	491c      	ldr	r1, [pc, #112]	; (8005b64 <HAL_TIM_OC_Start_DMA+0x2b4>)
 8005af4:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005af6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005af8:	491b      	ldr	r1, [pc, #108]	; (8005b68 <HAL_TIM_OC_Start_DMA+0x2b8>)
 8005afa:	6311      	str	r1, [r2, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005afc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005afe:	491b      	ldr	r1, [pc, #108]	; (8005b6c <HAL_TIM_OC_Start_DMA+0x2bc>)
 8005b00:	6351      	str	r1, [r2, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005b02:	6822      	ldr	r2, [r4, #0]
 8005b04:	3240      	adds	r2, #64	; 0x40
 8005b06:	4631      	mov	r1, r6
 8005b08:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005b0a:	f7fe f847 	bl	8003b9c <HAL_DMA_Start_IT>
 8005b0e:	bb18      	cbnz	r0, 8005b58 <HAL_TIM_OC_Start_DMA+0x2a8>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005b10:	6822      	ldr	r2, [r4, #0]
 8005b12:	68d3      	ldr	r3, [r2, #12]
 8005b14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005b18:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8005b1a:	e795      	b.n	8005a48 <HAL_TIM_OC_Start_DMA+0x198>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b1c:	6899      	ldr	r1, [r3, #8]
 8005b1e:	4a15      	ldr	r2, [pc, #84]	; (8005b74 <HAL_TIM_OC_Start_DMA+0x2c4>)
 8005b20:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b22:	2a06      	cmp	r2, #6
 8005b24:	d01a      	beq.n	8005b5c <HAL_TIM_OC_Start_DMA+0x2ac>
 8005b26:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005b2a:	d019      	beq.n	8005b60 <HAL_TIM_OC_Start_DMA+0x2b0>
        __HAL_TIM_ENABLE(htim);
 8005b2c:	681a      	ldr	r2, [r3, #0]
 8005b2e:	f042 0201 	orr.w	r2, r2, #1
 8005b32:	601a      	str	r2, [r3, #0]
 8005b34:	2000      	movs	r0, #0
 8005b36:	e002      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
    return HAL_BUSY;
 8005b38:	2002      	movs	r0, #2
 8005b3a:	e000      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
    return HAL_ERROR;
 8005b3c:	2001      	movs	r0, #1
}
 8005b3e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8005b40:	2001      	movs	r0, #1
 8005b42:	e7fc      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
 8005b44:	2001      	movs	r0, #1
 8005b46:	e7fa      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
  switch (Channel)
 8005b48:	2001      	movs	r0, #1
 8005b4a:	e7f8      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
        return HAL_ERROR;
 8005b4c:	2001      	movs	r0, #1
 8005b4e:	e7f6      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
        return HAL_ERROR;
 8005b50:	2001      	movs	r0, #1
 8005b52:	e7f4      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
        return HAL_ERROR;
 8005b54:	2001      	movs	r0, #1
 8005b56:	e7f2      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
        return HAL_ERROR;
 8005b58:	2001      	movs	r0, #1
 8005b5a:	e7f0      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
 8005b5c:	2000      	movs	r0, #0
 8005b5e:	e7ee      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
 8005b60:	2000      	movs	r0, #0
 8005b62:	e7ec      	b.n	8005b3e <HAL_TIM_OC_Start_DMA+0x28e>
 8005b64:	08005229 	.word	0x08005229
 8005b68:	0800529b 	.word	0x0800529b
 8005b6c:	08005477 	.word	0x08005477
 8005b70:	40012c00 	.word	0x40012c00
 8005b74:	00010007 	.word	0x00010007

08005b78 <HAL_TIM_OC_Stop_DMA>:
{
 8005b78:	b538      	push	{r3, r4, r5, lr}
 8005b7a:	4604      	mov	r4, r0
 8005b7c:	460d      	mov	r5, r1
  switch (Channel)
 8005b7e:	290c      	cmp	r1, #12
 8005b80:	f200 8083 	bhi.w	8005c8a <HAL_TIM_OC_Stop_DMA+0x112>
 8005b84:	e8df f001 	tbb	[pc, r1]
 8005b88:	81818107 	.word	0x81818107
 8005b8c:	81818136 	.word	0x81818136
 8005b90:	8181813f 	.word	0x8181813f
 8005b94:	48          	.byte	0x48
 8005b95:	00          	.byte	0x00
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005b96:	6802      	ldr	r2, [r0, #0]
 8005b98:	68d3      	ldr	r3, [r2, #12]
 8005b9a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b9e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8005ba0:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8005ba2:	f7fe f85b 	bl	8003c5c <HAL_DMA_Abort_IT>
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	4629      	mov	r1, r5
 8005baa:	6820      	ldr	r0, [r4, #0]
 8005bac:	f7ff fe70 	bl	8005890 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005bb0:	6823      	ldr	r3, [r4, #0]
 8005bb2:	4a37      	ldr	r2, [pc, #220]	; (8005c90 <HAL_TIM_OC_Stop_DMA+0x118>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d038      	beq.n	8005c2a <HAL_TIM_OC_Stop_DMA+0xb2>
 8005bb8:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d034      	beq.n	8005c2a <HAL_TIM_OC_Stop_DMA+0xb2>
 8005bc0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	d030      	beq.n	8005c2a <HAL_TIM_OC_Stop_DMA+0xb2>
    __HAL_TIM_DISABLE(htim);
 8005bc8:	6823      	ldr	r3, [r4, #0]
 8005bca:	6a19      	ldr	r1, [r3, #32]
 8005bcc:	f241 1211 	movw	r2, #4369	; 0x1111
 8005bd0:	4211      	tst	r1, r2
 8005bd2:	d108      	bne.n	8005be6 <HAL_TIM_OC_Stop_DMA+0x6e>
 8005bd4:	6a19      	ldr	r1, [r3, #32]
 8005bd6:	f240 4244 	movw	r2, #1092	; 0x444
 8005bda:	4211      	tst	r1, r2
 8005bdc:	d103      	bne.n	8005be6 <HAL_TIM_OC_Stop_DMA+0x6e>
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	f022 0201 	bic.w	r2, r2, #1
 8005be4:	601a      	str	r2, [r3, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005be6:	2d00      	cmp	r5, #0
 8005be8:	d12e      	bne.n	8005c48 <HAL_TIM_OC_Stop_DMA+0xd0>
 8005bea:	2301      	movs	r3, #1
 8005bec:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005bf0:	2000      	movs	r0, #0
 8005bf2:	e04b      	b.n	8005c8c <HAL_TIM_OC_Stop_DMA+0x114>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005bf4:	6802      	ldr	r2, [r0, #0]
 8005bf6:	68d3      	ldr	r3, [r2, #12]
 8005bf8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005bfc:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8005bfe:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8005c00:	f7fe f82c 	bl	8003c5c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8005c04:	e7cf      	b.n	8005ba6 <HAL_TIM_OC_Stop_DMA+0x2e>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005c06:	6802      	ldr	r2, [r0, #0]
 8005c08:	68d3      	ldr	r3, [r2, #12]
 8005c0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005c0e:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8005c10:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8005c12:	f7fe f823 	bl	8003c5c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8005c16:	e7c6      	b.n	8005ba6 <HAL_TIM_OC_Stop_DMA+0x2e>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005c18:	6802      	ldr	r2, [r0, #0]
 8005c1a:	68d3      	ldr	r3, [r2, #12]
 8005c1c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c20:	60d3      	str	r3, [r2, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8005c22:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8005c24:	f7fe f81a 	bl	8003c5c <HAL_DMA_Abort_IT>
  if (status == HAL_OK)
 8005c28:	e7bd      	b.n	8005ba6 <HAL_TIM_OC_Stop_DMA+0x2e>
      __HAL_TIM_MOE_DISABLE(htim);
 8005c2a:	6a19      	ldr	r1, [r3, #32]
 8005c2c:	f241 1211 	movw	r2, #4369	; 0x1111
 8005c30:	4211      	tst	r1, r2
 8005c32:	d1c9      	bne.n	8005bc8 <HAL_TIM_OC_Stop_DMA+0x50>
 8005c34:	6a19      	ldr	r1, [r3, #32]
 8005c36:	f240 4244 	movw	r2, #1092	; 0x444
 8005c3a:	4211      	tst	r1, r2
 8005c3c:	d1c4      	bne.n	8005bc8 <HAL_TIM_OC_Stop_DMA+0x50>
 8005c3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c44:	645a      	str	r2, [r3, #68]	; 0x44
 8005c46:	e7bf      	b.n	8005bc8 <HAL_TIM_OC_Stop_DMA+0x50>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005c48:	2d04      	cmp	r5, #4
 8005c4a:	d00a      	beq.n	8005c62 <HAL_TIM_OC_Stop_DMA+0xea>
 8005c4c:	2d08      	cmp	r5, #8
 8005c4e:	d00d      	beq.n	8005c6c <HAL_TIM_OC_Stop_DMA+0xf4>
 8005c50:	2d0c      	cmp	r5, #12
 8005c52:	d010      	beq.n	8005c76 <HAL_TIM_OC_Stop_DMA+0xfe>
 8005c54:	2d10      	cmp	r5, #16
 8005c56:	d013      	beq.n	8005c80 <HAL_TIM_OC_Stop_DMA+0x108>
 8005c58:	2301      	movs	r3, #1
 8005c5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c5e:	2000      	movs	r0, #0
 8005c60:	e014      	b.n	8005c8c <HAL_TIM_OC_Stop_DMA+0x114>
 8005c62:	2301      	movs	r3, #1
 8005c64:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005c68:	2000      	movs	r0, #0
 8005c6a:	e00f      	b.n	8005c8c <HAL_TIM_OC_Stop_DMA+0x114>
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005c72:	2000      	movs	r0, #0
 8005c74:	e00a      	b.n	8005c8c <HAL_TIM_OC_Stop_DMA+0x114>
 8005c76:	2301      	movs	r3, #1
 8005c78:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005c7c:	2000      	movs	r0, #0
 8005c7e:	e005      	b.n	8005c8c <HAL_TIM_OC_Stop_DMA+0x114>
 8005c80:	2301      	movs	r3, #1
 8005c82:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c86:	2000      	movs	r0, #0
 8005c88:	e000      	b.n	8005c8c <HAL_TIM_OC_Stop_DMA+0x114>
  switch (Channel)
 8005c8a:	2001      	movs	r0, #1
}
 8005c8c:	bd38      	pop	{r3, r4, r5, pc}
 8005c8e:	bf00      	nop
 8005c90:	40012c00 	.word	0x40012c00

08005c94 <HAL_TIM_PWM_Start>:
{
 8005c94:	b510      	push	{r4, lr}
 8005c96:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c98:	4608      	mov	r0, r1
 8005c9a:	2900      	cmp	r1, #0
 8005c9c:	d132      	bne.n	8005d04 <HAL_TIM_PWM_Start+0x70>
 8005c9e:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	bf18      	it	ne
 8005ca8:	2301      	movne	r3, #1
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d17f      	bne.n	8005dae <HAL_TIM_PWM_Start+0x11a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	d153      	bne.n	8005d5a <HAL_TIM_PWM_Start+0xc6>
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cb8:	2201      	movs	r2, #1
 8005cba:	4601      	mov	r1, r0
 8005cbc:	6820      	ldr	r0, [r4, #0]
 8005cbe:	f7ff fde7 	bl	8005890 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005cc2:	6823      	ldr	r3, [r4, #0]
 8005cc4:	4a3d      	ldr	r2, [pc, #244]	; (8005dbc <HAL_TIM_PWM_Start+0x128>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d007      	beq.n	8005cda <HAL_TIM_PWM_Start+0x46>
 8005cca:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d003      	beq.n	8005cda <HAL_TIM_PWM_Start+0x46>
 8005cd2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d103      	bne.n	8005ce2 <HAL_TIM_PWM_Start+0x4e>
    __HAL_TIM_MOE_ENABLE(htim);
 8005cda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cdc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ce0:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ce2:	6823      	ldr	r3, [r4, #0]
 8005ce4:	4a35      	ldr	r2, [pc, #212]	; (8005dbc <HAL_TIM_PWM_Start+0x128>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d053      	beq.n	8005d92 <HAL_TIM_PWM_Start+0xfe>
 8005cea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cee:	d050      	beq.n	8005d92 <HAL_TIM_PWM_Start+0xfe>
 8005cf0:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d04c      	beq.n	8005d92 <HAL_TIM_PWM_Start+0xfe>
    __HAL_TIM_ENABLE(htim);
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	f042 0201 	orr.w	r2, r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005d00:	2000      	movs	r0, #0
 8005d02:	e055      	b.n	8005db0 <HAL_TIM_PWM_Start+0x11c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d04:	2904      	cmp	r1, #4
 8005d06:	d00c      	beq.n	8005d22 <HAL_TIM_PWM_Start+0x8e>
 8005d08:	2908      	cmp	r1, #8
 8005d0a:	d011      	beq.n	8005d30 <HAL_TIM_PWM_Start+0x9c>
 8005d0c:	290c      	cmp	r1, #12
 8005d0e:	d016      	beq.n	8005d3e <HAL_TIM_PWM_Start+0xaa>
 8005d10:	2910      	cmp	r1, #16
 8005d12:	d01b      	beq.n	8005d4c <HAL_TIM_PWM_Start+0xb8>
 8005d14:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	bf18      	it	ne
 8005d1e:	2301      	movne	r3, #1
 8005d20:	e7c3      	b.n	8005caa <HAL_TIM_PWM_Start+0x16>
 8005d22:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	3b01      	subs	r3, #1
 8005d2a:	bf18      	it	ne
 8005d2c:	2301      	movne	r3, #1
 8005d2e:	e7bc      	b.n	8005caa <HAL_TIM_PWM_Start+0x16>
 8005d30:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	3b01      	subs	r3, #1
 8005d38:	bf18      	it	ne
 8005d3a:	2301      	movne	r3, #1
 8005d3c:	e7b5      	b.n	8005caa <HAL_TIM_PWM_Start+0x16>
 8005d3e:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	3b01      	subs	r3, #1
 8005d46:	bf18      	it	ne
 8005d48:	2301      	movne	r3, #1
 8005d4a:	e7ae      	b.n	8005caa <HAL_TIM_PWM_Start+0x16>
 8005d4c:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	3b01      	subs	r3, #1
 8005d54:	bf18      	it	ne
 8005d56:	2301      	movne	r3, #1
 8005d58:	e7a7      	b.n	8005caa <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d5a:	2804      	cmp	r0, #4
 8005d5c:	d009      	beq.n	8005d72 <HAL_TIM_PWM_Start+0xde>
 8005d5e:	2808      	cmp	r0, #8
 8005d60:	d00b      	beq.n	8005d7a <HAL_TIM_PWM_Start+0xe6>
 8005d62:	280c      	cmp	r0, #12
 8005d64:	d00d      	beq.n	8005d82 <HAL_TIM_PWM_Start+0xee>
 8005d66:	2810      	cmp	r0, #16
 8005d68:	d00f      	beq.n	8005d8a <HAL_TIM_PWM_Start+0xf6>
 8005d6a:	2302      	movs	r3, #2
 8005d6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d70:	e7a2      	b.n	8005cb8 <HAL_TIM_PWM_Start+0x24>
 8005d72:	2302      	movs	r3, #2
 8005d74:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005d78:	e79e      	b.n	8005cb8 <HAL_TIM_PWM_Start+0x24>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005d80:	e79a      	b.n	8005cb8 <HAL_TIM_PWM_Start+0x24>
 8005d82:	2302      	movs	r3, #2
 8005d84:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005d88:	e796      	b.n	8005cb8 <HAL_TIM_PWM_Start+0x24>
 8005d8a:	2302      	movs	r3, #2
 8005d8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d90:	e792      	b.n	8005cb8 <HAL_TIM_PWM_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d92:	6899      	ldr	r1, [r3, #8]
 8005d94:	4a0a      	ldr	r2, [pc, #40]	; (8005dc0 <HAL_TIM_PWM_Start+0x12c>)
 8005d96:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d98:	2a06      	cmp	r2, #6
 8005d9a:	d00a      	beq.n	8005db2 <HAL_TIM_PWM_Start+0x11e>
 8005d9c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8005da0:	d009      	beq.n	8005db6 <HAL_TIM_PWM_Start+0x122>
      __HAL_TIM_ENABLE(htim);
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	f042 0201 	orr.w	r2, r2, #1
 8005da8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005daa:	2000      	movs	r0, #0
 8005dac:	e000      	b.n	8005db0 <HAL_TIM_PWM_Start+0x11c>
    return HAL_ERROR;
 8005dae:	2001      	movs	r0, #1
}
 8005db0:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8005db2:	2000      	movs	r0, #0
 8005db4:	e7fc      	b.n	8005db0 <HAL_TIM_PWM_Start+0x11c>
 8005db6:	2000      	movs	r0, #0
 8005db8:	e7fa      	b.n	8005db0 <HAL_TIM_PWM_Start+0x11c>
 8005dba:	bf00      	nop
 8005dbc:	40012c00 	.word	0x40012c00
 8005dc0:	00010007 	.word	0x00010007

08005dc4 <HAL_TIM_PWM_Stop>:
{
 8005dc4:	b538      	push	{r3, r4, r5, lr}
 8005dc6:	4604      	mov	r4, r0
 8005dc8:	460d      	mov	r5, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005dca:	2200      	movs	r2, #0
 8005dcc:	6800      	ldr	r0, [r0, #0]
 8005dce:	f7ff fd5f 	bl	8005890 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005dd2:	6823      	ldr	r3, [r4, #0]
 8005dd4:	4a25      	ldr	r2, [pc, #148]	; (8005e6c <HAL_TIM_PWM_Stop+0xa8>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d01c      	beq.n	8005e14 <HAL_TIM_PWM_Stop+0x50>
 8005dda:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d018      	beq.n	8005e14 <HAL_TIM_PWM_Stop+0x50>
 8005de2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d014      	beq.n	8005e14 <HAL_TIM_PWM_Stop+0x50>
  __HAL_TIM_DISABLE(htim);
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	6a19      	ldr	r1, [r3, #32]
 8005dee:	f241 1211 	movw	r2, #4369	; 0x1111
 8005df2:	4211      	tst	r1, r2
 8005df4:	d108      	bne.n	8005e08 <HAL_TIM_PWM_Stop+0x44>
 8005df6:	6a19      	ldr	r1, [r3, #32]
 8005df8:	f240 4244 	movw	r2, #1092	; 0x444
 8005dfc:	4211      	tst	r1, r2
 8005dfe:	d103      	bne.n	8005e08 <HAL_TIM_PWM_Stop+0x44>
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	f022 0201 	bic.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005e08:	b99d      	cbnz	r5, 8005e32 <HAL_TIM_PWM_Stop+0x6e>
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8005e10:	2000      	movs	r0, #0
 8005e12:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8005e14:	6a19      	ldr	r1, [r3, #32]
 8005e16:	f241 1211 	movw	r2, #4369	; 0x1111
 8005e1a:	4211      	tst	r1, r2
 8005e1c:	d1e5      	bne.n	8005dea <HAL_TIM_PWM_Stop+0x26>
 8005e1e:	6a19      	ldr	r1, [r3, #32]
 8005e20:	f240 4244 	movw	r2, #1092	; 0x444
 8005e24:	4211      	tst	r1, r2
 8005e26:	d1e0      	bne.n	8005dea <HAL_TIM_PWM_Stop+0x26>
 8005e28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e2e:	645a      	str	r2, [r3, #68]	; 0x44
 8005e30:	e7db      	b.n	8005dea <HAL_TIM_PWM_Stop+0x26>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005e32:	2d04      	cmp	r5, #4
 8005e34:	d009      	beq.n	8005e4a <HAL_TIM_PWM_Stop+0x86>
 8005e36:	2d08      	cmp	r5, #8
 8005e38:	d00b      	beq.n	8005e52 <HAL_TIM_PWM_Stop+0x8e>
 8005e3a:	2d0c      	cmp	r5, #12
 8005e3c:	d00d      	beq.n	8005e5a <HAL_TIM_PWM_Stop+0x96>
 8005e3e:	2d10      	cmp	r5, #16
 8005e40:	d00f      	beq.n	8005e62 <HAL_TIM_PWM_Stop+0x9e>
 8005e42:	2301      	movs	r3, #1
 8005e44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e48:	e7e2      	b.n	8005e10 <HAL_TIM_PWM_Stop+0x4c>
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005e50:	e7de      	b.n	8005e10 <HAL_TIM_PWM_Stop+0x4c>
 8005e52:	2301      	movs	r3, #1
 8005e54:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005e58:	e7da      	b.n	8005e10 <HAL_TIM_PWM_Stop+0x4c>
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005e60:	e7d6      	b.n	8005e10 <HAL_TIM_PWM_Stop+0x4c>
 8005e62:	2301      	movs	r3, #1
 8005e64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e68:	e7d2      	b.n	8005e10 <HAL_TIM_PWM_Stop+0x4c>
 8005e6a:	bf00      	nop
 8005e6c:	40012c00 	.word	0x40012c00

08005e70 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e70:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005e74:	2b01      	cmp	r3, #1
 8005e76:	d02f      	beq.n	8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
{
 8005e78:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e80:	2302      	movs	r3, #2
 8005e82:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e86:	6802      	ldr	r2, [r0, #0]
 8005e88:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e8a:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e8c:	4d13      	ldr	r5, [pc, #76]	; (8005edc <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8005e8e:	42aa      	cmp	r2, r5
 8005e90:	d01d      	beq.n	8005ece <HAL_TIMEx_MasterConfigSynchronization+0x5e>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e96:	680d      	ldr	r5, [r1, #0]
 8005e98:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e9a:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e9c:	6803      	ldr	r3, [r0, #0]
 8005e9e:	4a0f      	ldr	r2, [pc, #60]	; (8005edc <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d006      	beq.n	8005eb2 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8005ea4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ea8:	d003      	beq.n	8005eb2 <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8005eaa:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d104      	bne.n	8005ebc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005eb2:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005eb6:	688a      	ldr	r2, [r1, #8]
 8005eb8:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005eba:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8005ec8:	4618      	mov	r0, r3
}
 8005eca:	bc30      	pop	{r4, r5}
 8005ecc:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ece:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ed2:	684d      	ldr	r5, [r1, #4]
 8005ed4:	432b      	orrs	r3, r5
 8005ed6:	e7dc      	b.n	8005e92 <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8005ed8:	2002      	movs	r0, #2
}
 8005eda:	4770      	bx	lr
 8005edc:	40012c00 	.word	0x40012c00

08005ee0 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ee0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d03b      	beq.n	8005f60 <HAL_TIMEx_ConfigBreakDeadTime+0x80>
{
 8005ee8:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8005eea:	2301      	movs	r3, #1
 8005eec:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ef0:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005ef2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ef6:	688a      	ldr	r2, [r1, #8]
 8005ef8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005efa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005efe:	684a      	ldr	r2, [r1, #4]
 8005f00:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f06:	680a      	ldr	r2, [r1, #0]
 8005f08:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f0e:	690a      	ldr	r2, [r1, #16]
 8005f10:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f16:	694a      	ldr	r2, [r1, #20]
 8005f18:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f1e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8005f20:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005f22:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8005f26:	698a      	ldr	r2, [r1, #24]
 8005f28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005f2c:	6802      	ldr	r2, [r0, #0]
 8005f2e:	4c0d      	ldr	r4, [pc, #52]	; (8005f64 <HAL_TIMEx_ConfigBreakDeadTime+0x84>)
 8005f30:	42a2      	cmp	r2, r4
 8005f32:	d007      	beq.n	8005f44 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005f34:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005f36:	2300      	movs	r3, #0
 8005f38:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8005f3c:	4618      	mov	r0, r3
}
 8005f3e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f42:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005f44:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005f48:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8005f4a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005f4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f52:	69cc      	ldr	r4, [r1, #28]
 8005f54:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005f56:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005f5a:	6a09      	ldr	r1, [r1, #32]
 8005f5c:	430b      	orrs	r3, r1
 8005f5e:	e7e9      	b.n	8005f34 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
  __HAL_LOCK(htim);
 8005f60:	2002      	movs	r0, #2
}
 8005f62:	4770      	bx	lr
 8005f64:	40012c00 	.word	0x40012c00

08005f68 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f68:	4770      	bx	lr

08005f6a <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f6a:	4770      	bx	lr

08005f6c <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f6c:	4770      	bx	lr

08005f6e <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f6e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f70:	e852 3f00 	ldrex	r3, [r2]
 8005f74:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f78:	e842 3100 	strex	r1, r3, [r2]
 8005f7c:	2900      	cmp	r1, #0
 8005f7e:	d1f6      	bne.n	8005f6e <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f80:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f82:	f102 0308 	add.w	r3, r2, #8
 8005f86:	e853 3f00 	ldrex	r3, [r3]
 8005f8a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8e:	3208      	adds	r2, #8
 8005f90:	e842 3100 	strex	r1, r3, [r2]
 8005f94:	2900      	cmp	r1, #0
 8005f96:	d1f3      	bne.n	8005f80 <UART_EndRxTransfer+0x12>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f98:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d005      	beq.n	8005faa <UART_EndRxTransfer+0x3c>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f9e:	2320      	movs	r3, #32
 8005fa0:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fa6:	6643      	str	r3, [r0, #100]	; 0x64
}
 8005fa8:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005faa:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fac:	e852 3f00 	ldrex	r3, [r2]
 8005fb0:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb4:	e842 3100 	strex	r1, r3, [r2]
 8005fb8:	2900      	cmp	r1, #0
 8005fba:	d1f6      	bne.n	8005faa <UART_EndRxTransfer+0x3c>
 8005fbc:	e7ef      	b.n	8005f9e <UART_EndRxTransfer+0x30>

08005fbe <HAL_UART_TxCpltCallback>:
}
 8005fbe:	4770      	bx	lr

08005fc0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005fc0:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005fc2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc4:	e852 3f00 	ldrex	r3, [r2]
 8005fc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fcc:	e842 3100 	strex	r1, r3, [r2]
 8005fd0:	2900      	cmp	r1, #0
 8005fd2:	d1f6      	bne.n	8005fc2 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005fd4:	2320      	movs	r3, #32
 8005fd6:	6783      	str	r3, [r0, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	6683      	str	r3, [r0, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005fdc:	f7ff ffef 	bl	8005fbe <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fe0:	bd08      	pop	{r3, pc}

08005fe2 <HAL_UART_ErrorCallback>:
}
 8005fe2:	4770      	bx	lr

08005fe4 <UART_DMAAbortOnError>:
{
 8005fe4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005fe6:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005fee:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8005ff2:	f7ff fff6 	bl	8005fe2 <HAL_UART_ErrorCallback>
}
 8005ff6:	bd08      	pop	{r3, pc}

08005ff8 <HAL_UART_AbortReceiveCpltCallback>:
}
 8005ff8:	4770      	bx	lr
	...

08005ffc <HAL_UART_AbortReceive_IT>:
{
 8005ffc:	b510      	push	{r4, lr}
 8005ffe:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006000:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006002:	e852 3f00 	ldrex	r3, [r2]
 8006006:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600a:	e842 3100 	strex	r1, r3, [r2]
 800600e:	2900      	cmp	r1, #0
 8006010:	d1f6      	bne.n	8006000 <HAL_UART_AbortReceive_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006012:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006014:	f102 0308 	add.w	r3, r2, #8
 8006018:	e853 3f00 	ldrex	r3, [r3]
 800601c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006020:	3208      	adds	r2, #8
 8006022:	e842 3100 	strex	r1, r3, [r2]
 8006026:	2900      	cmp	r1, #0
 8006028:	d1f3      	bne.n	8006012 <HAL_UART_AbortReceive_IT+0x16>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800602a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800602c:	2b01      	cmp	r3, #1
 800602e:	d01d      	beq.n	800606c <HAL_UART_AbortReceive_IT+0x70>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	689a      	ldr	r2, [r3, #8]
 8006034:	f012 0f40 	tst.w	r2, #64	; 0x40
 8006038:	d036      	beq.n	80060a8 <HAL_UART_AbortReceive_IT+0xac>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800603a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800603c:	f102 0308 	add.w	r3, r2, #8
 8006040:	e853 3f00 	ldrex	r3, [r3]
 8006044:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006048:	3208      	adds	r2, #8
 800604a:	e842 3100 	strex	r1, r3, [r2]
 800604e:	2900      	cmp	r1, #0
 8006050:	d1f3      	bne.n	800603a <HAL_UART_AbortReceive_IT+0x3e>
    if (huart->hdmarx != NULL)
 8006052:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8006054:	b1a3      	cbz	r3, 8006080 <HAL_UART_AbortReceive_IT+0x84>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8006056:	4a1b      	ldr	r2, [pc, #108]	; (80060c4 <HAL_UART_AbortReceive_IT+0xc8>)
 8006058:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800605a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800605c:	f7fd fdfe 	bl	8003c5c <HAL_DMA_Abort_IT>
 8006060:	2800      	cmp	r0, #0
 8006062:	d02d      	beq.n	80060c0 <HAL_UART_AbortReceive_IT+0xc4>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006064:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8006066:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006068:	4798      	blx	r3
 800606a:	e029      	b.n	80060c0 <HAL_UART_AbortReceive_IT+0xc4>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800606c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606e:	e852 3f00 	ldrex	r3, [r2]
 8006072:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006076:	e842 3100 	strex	r1, r3, [r2]
 800607a:	2900      	cmp	r1, #0
 800607c:	d1f6      	bne.n	800606c <HAL_UART_AbortReceive_IT+0x70>
 800607e:	e7d7      	b.n	8006030 <HAL_UART_AbortReceive_IT+0x34>
      huart->RxXferCount = 0U;
 8006080:	2200      	movs	r2, #0
 8006082:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
      huart->pRxBuffPtr = NULL;
 8006086:	6562      	str	r2, [r4, #84]	; 0x54
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006088:	6823      	ldr	r3, [r4, #0]
 800608a:	210f      	movs	r1, #15
 800608c:	6219      	str	r1, [r3, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800608e:	6821      	ldr	r1, [r4, #0]
 8006090:	8b0b      	ldrh	r3, [r1, #24]
 8006092:	b29b      	uxth	r3, r3
 8006094:	f043 0308 	orr.w	r3, r3, #8
 8006098:	830b      	strh	r3, [r1, #24]
      huart->RxState = HAL_UART_STATE_READY;
 800609a:	2320      	movs	r3, #32
 800609c:	67e3      	str	r3, [r4, #124]	; 0x7c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800609e:	6622      	str	r2, [r4, #96]	; 0x60
      HAL_UART_AbortReceiveCpltCallback(huart);
 80060a0:	4620      	mov	r0, r4
 80060a2:	f7ff ffa9 	bl	8005ff8 <HAL_UART_AbortReceiveCpltCallback>
 80060a6:	e00b      	b.n	80060c0 <HAL_UART_AbortReceive_IT+0xc4>
    huart->RxXferCount = 0U;
 80060a8:	2200      	movs	r2, #0
 80060aa:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    huart->pRxBuffPtr = NULL;
 80060ae:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80060b0:	210f      	movs	r1, #15
 80060b2:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 80060b4:	2320      	movs	r3, #32
 80060b6:	67e3      	str	r3, [r4, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b8:	6622      	str	r2, [r4, #96]	; 0x60
    HAL_UART_AbortReceiveCpltCallback(huart);
 80060ba:	4620      	mov	r0, r4
 80060bc:	f7ff ff9c 	bl	8005ff8 <HAL_UART_AbortReceiveCpltCallback>
}
 80060c0:	2000      	movs	r0, #0
 80060c2:	bd10      	pop	{r4, pc}
 80060c4:	080060c9 	.word	0x080060c9

080060c8 <UART_DMARxOnlyAbortCallback>:
{
 80060c8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060ca:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 80060cc:	2200      	movs	r2, #0
 80060ce:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80060d2:	6803      	ldr	r3, [r0, #0]
 80060d4:	210f      	movs	r1, #15
 80060d6:	6219      	str	r1, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80060d8:	6801      	ldr	r1, [r0, #0]
 80060da:	8b0b      	ldrh	r3, [r1, #24]
 80060dc:	b29b      	uxth	r3, r3
 80060de:	f043 0308 	orr.w	r3, r3, #8
 80060e2:	830b      	strh	r3, [r1, #24]
  huart->RxState = HAL_UART_STATE_READY;
 80060e4:	2320      	movs	r3, #32
 80060e6:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060e8:	6602      	str	r2, [r0, #96]	; 0x60
  HAL_UART_AbortReceiveCpltCallback(huart);
 80060ea:	f7ff ff85 	bl	8005ff8 <HAL_UART_AbortReceiveCpltCallback>
}
 80060ee:	bd08      	pop	{r3, pc}

080060f0 <HAL_UARTEx_RxEventCallback>:
}
 80060f0:	4770      	bx	lr
	...

080060f4 <HAL_UART_IRQHandler>:
{
 80060f4:	b570      	push	{r4, r5, r6, lr}
 80060f6:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80060f8:	6801      	ldr	r1, [r0, #0]
 80060fa:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060fc:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060fe:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006100:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 8006104:	401a      	ands	r2, r3
 8006106:	d105      	bne.n	8006114 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006108:	f013 0f20 	tst.w	r3, #32
 800610c:	d002      	beq.n	8006114 <HAL_UART_IRQHandler+0x20>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800610e:	f010 0f20 	tst.w	r0, #32
 8006112:	d120      	bne.n	8006156 <HAL_UART_IRQHandler+0x62>
  if ((errorflags != 0U)
 8006114:	b12a      	cbz	r2, 8006122 <HAL_UART_IRQHandler+0x2e>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006116:	f015 0201 	ands.w	r2, r5, #1
 800611a:	d122      	bne.n	8006162 <HAL_UART_IRQHandler+0x6e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800611c:	4eac      	ldr	r6, [pc, #688]	; (80063d0 <HAL_UART_IRQHandler+0x2dc>)
 800611e:	4230      	tst	r0, r6
 8006120:	d11f      	bne.n	8006162 <HAL_UART_IRQHandler+0x6e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006122:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006124:	2a01      	cmp	r2, #1
 8006126:	f000 80ab 	beq.w	8006280 <HAL_UART_IRQHandler+0x18c>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800612a:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800612e:	d003      	beq.n	8006138 <HAL_UART_IRQHandler+0x44>
 8006130:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8006134:	f040 8139 	bne.w	80063aa <HAL_UART_IRQHandler+0x2b6>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006138:	f013 0f80 	tst.w	r3, #128	; 0x80
 800613c:	d003      	beq.n	8006146 <HAL_UART_IRQHandler+0x52>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800613e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006142:	f040 8139 	bne.w	80063b8 <HAL_UART_IRQHandler+0x2c4>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006146:	f013 0f40 	tst.w	r3, #64	; 0x40
 800614a:	d003      	beq.n	8006154 <HAL_UART_IRQHandler+0x60>
 800614c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006150:	f040 8139 	bne.w	80063c6 <HAL_UART_IRQHandler+0x2d2>
}
 8006154:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8006156:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006158:	2b00      	cmp	r3, #0
 800615a:	d0fb      	beq.n	8006154 <HAL_UART_IRQHandler+0x60>
        huart->RxISR(huart);
 800615c:	4620      	mov	r0, r4
 800615e:	4798      	blx	r3
      return;
 8006160:	e7f8      	b.n	8006154 <HAL_UART_IRQHandler+0x60>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006162:	f013 0f01 	tst.w	r3, #1
 8006166:	d009      	beq.n	800617c <HAL_UART_IRQHandler+0x88>
 8006168:	f410 7f80 	tst.w	r0, #256	; 0x100
 800616c:	d006      	beq.n	800617c <HAL_UART_IRQHandler+0x88>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800616e:	2501      	movs	r5, #1
 8006170:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006172:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8006176:	4329      	orrs	r1, r5
 8006178:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800617c:	f013 0f02 	tst.w	r3, #2
 8006180:	d009      	beq.n	8006196 <HAL_UART_IRQHandler+0xa2>
 8006182:	b142      	cbz	r2, 8006196 <HAL_UART_IRQHandler+0xa2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006184:	6821      	ldr	r1, [r4, #0]
 8006186:	2502      	movs	r5, #2
 8006188:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800618a:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800618e:	f041 0104 	orr.w	r1, r1, #4
 8006192:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006196:	f013 0f04 	tst.w	r3, #4
 800619a:	d009      	beq.n	80061b0 <HAL_UART_IRQHandler+0xbc>
 800619c:	b142      	cbz	r2, 80061b0 <HAL_UART_IRQHandler+0xbc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800619e:	6821      	ldr	r1, [r4, #0]
 80061a0:	2504      	movs	r5, #4
 80061a2:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061a4:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80061a8:	f041 0102 	orr.w	r1, r1, #2
 80061ac:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_ORE) != 0U)
 80061b0:	f013 0f08 	tst.w	r3, #8
 80061b4:	d00b      	beq.n	80061ce <HAL_UART_IRQHandler+0xda>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80061b6:	f010 0f20 	tst.w	r0, #32
 80061ba:	d100      	bne.n	80061be <HAL_UART_IRQHandler+0xca>
 80061bc:	b13a      	cbz	r2, 80061ce <HAL_UART_IRQHandler+0xda>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80061be:	6822      	ldr	r2, [r4, #0]
 80061c0:	2108      	movs	r1, #8
 80061c2:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061c4:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80061c8:	430a      	orrs	r2, r1
 80061ca:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80061ce:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80061d2:	d00c      	beq.n	80061ee <HAL_UART_IRQHandler+0xfa>
 80061d4:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 80061d8:	d009      	beq.n	80061ee <HAL_UART_IRQHandler+0xfa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061da:	6822      	ldr	r2, [r4, #0]
 80061dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80061e0:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80061e2:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80061e6:	f042 0220 	orr.w	r2, r2, #32
 80061ea:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061ee:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80061f2:	2a00      	cmp	r2, #0
 80061f4:	d0ae      	beq.n	8006154 <HAL_UART_IRQHandler+0x60>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80061f6:	f013 0f20 	tst.w	r3, #32
 80061fa:	d006      	beq.n	800620a <HAL_UART_IRQHandler+0x116>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80061fc:	f010 0f20 	tst.w	r0, #32
 8006200:	d003      	beq.n	800620a <HAL_UART_IRQHandler+0x116>
        if (huart->RxISR != NULL)
 8006202:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006204:	b10b      	cbz	r3, 800620a <HAL_UART_IRQHandler+0x116>
          huart->RxISR(huart);
 8006206:	4620      	mov	r0, r4
 8006208:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800620a:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006216:	d102      	bne.n	800621e <HAL_UART_IRQHandler+0x12a>
 8006218:	f012 0f28 	tst.w	r2, #40	; 0x28
 800621c:	d029      	beq.n	8006272 <HAL_UART_IRQHandler+0x17e>
        UART_EndRxTransfer(huart);
 800621e:	4620      	mov	r0, r4
 8006220:	f7ff fea5 	bl	8005f6e <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006224:	6823      	ldr	r3, [r4, #0]
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	f013 0f40 	tst.w	r3, #64	; 0x40
 800622c:	d01d      	beq.n	800626a <HAL_UART_IRQHandler+0x176>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800622e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006230:	f102 0308 	add.w	r3, r2, #8
 8006234:	e853 3f00 	ldrex	r3, [r3]
 8006238:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800623c:	3208      	adds	r2, #8
 800623e:	e842 3100 	strex	r1, r3, [r2]
 8006242:	2900      	cmp	r1, #0
 8006244:	d1f3      	bne.n	800622e <HAL_UART_IRQHandler+0x13a>
          if (huart->hdmarx != NULL)
 8006246:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8006248:	b15b      	cbz	r3, 8006262 <HAL_UART_IRQHandler+0x16e>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800624a:	4a62      	ldr	r2, [pc, #392]	; (80063d4 <HAL_UART_IRQHandler+0x2e0>)
 800624c:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800624e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8006250:	f7fd fd04 	bl	8003c5c <HAL_DMA_Abort_IT>
 8006254:	2800      	cmp	r0, #0
 8006256:	f43f af7d 	beq.w	8006154 <HAL_UART_IRQHandler+0x60>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800625a:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800625c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800625e:	4798      	blx	r3
 8006260:	e778      	b.n	8006154 <HAL_UART_IRQHandler+0x60>
            HAL_UART_ErrorCallback(huart);
 8006262:	4620      	mov	r0, r4
 8006264:	f7ff febd 	bl	8005fe2 <HAL_UART_ErrorCallback>
 8006268:	e774      	b.n	8006154 <HAL_UART_IRQHandler+0x60>
          HAL_UART_ErrorCallback(huart);
 800626a:	4620      	mov	r0, r4
 800626c:	f7ff feb9 	bl	8005fe2 <HAL_UART_ErrorCallback>
 8006270:	e770      	b.n	8006154 <HAL_UART_IRQHandler+0x60>
        HAL_UART_ErrorCallback(huart);
 8006272:	4620      	mov	r0, r4
 8006274:	f7ff feb5 	bl	8005fe2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006278:	2300      	movs	r3, #0
 800627a:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
    return;
 800627e:	e769      	b.n	8006154 <HAL_UART_IRQHandler+0x60>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006280:	f013 0f10 	tst.w	r3, #16
 8006284:	f43f af51 	beq.w	800612a <HAL_UART_IRQHandler+0x36>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006288:	f010 0f10 	tst.w	r0, #16
 800628c:	f43f af4d 	beq.w	800612a <HAL_UART_IRQHandler+0x36>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006290:	2310      	movs	r3, #16
 8006292:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006294:	6823      	ldr	r3, [r4, #0]
 8006296:	689b      	ldr	r3, [r3, #8]
 8006298:	f013 0f40 	tst.w	r3, #64	; 0x40
 800629c:	d04e      	beq.n	800633c <HAL_UART_IRQHandler+0x248>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800629e:	6f22      	ldr	r2, [r4, #112]	; 0x70
 80062a0:	6813      	ldr	r3, [r2, #0]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	f43f af54 	beq.w	8006154 <HAL_UART_IRQHandler+0x60>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062ac:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 80062b0:	4299      	cmp	r1, r3
 80062b2:	f67f af4f 	bls.w	8006154 <HAL_UART_IRQHandler+0x60>
        huart->RxXferCount = nb_remaining_rx_data;
 80062b6:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80062ba:	6813      	ldr	r3, [r2, #0]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f013 0f20 	tst.w	r3, #32
 80062c2:	d130      	bne.n	8006326 <HAL_UART_IRQHandler+0x232>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062c4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062c6:	e852 3f00 	ldrex	r3, [r2]
 80062ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ce:	e842 3100 	strex	r1, r3, [r2]
 80062d2:	2900      	cmp	r1, #0
 80062d4:	d1f6      	bne.n	80062c4 <HAL_UART_IRQHandler+0x1d0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062d6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d8:	f102 0308 	add.w	r3, r2, #8
 80062dc:	e853 3f00 	ldrex	r3, [r3]
 80062e0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062e4:	3208      	adds	r2, #8
 80062e6:	e842 3100 	strex	r1, r3, [r2]
 80062ea:	2900      	cmp	r1, #0
 80062ec:	d1f3      	bne.n	80062d6 <HAL_UART_IRQHandler+0x1e2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062ee:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f0:	f102 0308 	add.w	r3, r2, #8
 80062f4:	e853 3f00 	ldrex	r3, [r3]
 80062f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062fc:	3208      	adds	r2, #8
 80062fe:	e842 3100 	strex	r1, r3, [r2]
 8006302:	2900      	cmp	r1, #0
 8006304:	d1f3      	bne.n	80062ee <HAL_UART_IRQHandler+0x1fa>
          huart->RxState = HAL_UART_STATE_READY;
 8006306:	2320      	movs	r3, #32
 8006308:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800630a:	2300      	movs	r3, #0
 800630c:	6623      	str	r3, [r4, #96]	; 0x60
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800630e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	e852 3f00 	ldrex	r3, [r2]
 8006314:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006318:	e842 3100 	strex	r1, r3, [r2]
 800631c:	2900      	cmp	r1, #0
 800631e:	d1f6      	bne.n	800630e <HAL_UART_IRQHandler+0x21a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006320:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8006322:	f7fd fc76 	bl	8003c12 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006326:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 800632a:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 800632e:	b29b      	uxth	r3, r3
 8006330:	1ac9      	subs	r1, r1, r3
 8006332:	b289      	uxth	r1, r1
 8006334:	4620      	mov	r0, r4
 8006336:	f7ff fedb 	bl	80060f0 <HAL_UARTEx_RxEventCallback>
      return;
 800633a:	e70b      	b.n	8006154 <HAL_UART_IRQHandler+0x60>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800633c:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8006340:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8006344:	b29b      	uxth	r3, r3
 8006346:	1ac9      	subs	r1, r1, r3
 8006348:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800634a:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 800634e:	b29b      	uxth	r3, r3
 8006350:	2b00      	cmp	r3, #0
 8006352:	f43f aeff 	beq.w	8006154 <HAL_UART_IRQHandler+0x60>
          && (nb_rx_data > 0U))
 8006356:	2900      	cmp	r1, #0
 8006358:	f43f aefc 	beq.w	8006154 <HAL_UART_IRQHandler+0x60>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800635c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635e:	e852 3f00 	ldrex	r3, [r2]
 8006362:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006366:	e842 3000 	strex	r0, r3, [r2]
 800636a:	2800      	cmp	r0, #0
 800636c:	d1f6      	bne.n	800635c <HAL_UART_IRQHandler+0x268>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800636e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006370:	f102 0308 	add.w	r3, r2, #8
 8006374:	e853 3f00 	ldrex	r3, [r3]
 8006378:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637c:	3208      	adds	r2, #8
 800637e:	e842 3000 	strex	r0, r3, [r2]
 8006382:	2800      	cmp	r0, #0
 8006384:	d1f3      	bne.n	800636e <HAL_UART_IRQHandler+0x27a>
        huart->RxState = HAL_UART_STATE_READY;
 8006386:	2320      	movs	r3, #32
 8006388:	67e3      	str	r3, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800638a:	2300      	movs	r3, #0
 800638c:	6623      	str	r3, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 800638e:	6663      	str	r3, [r4, #100]	; 0x64
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006390:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006392:	e852 3f00 	ldrex	r3, [r2]
 8006396:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639a:	e842 3000 	strex	r0, r3, [r2]
 800639e:	2800      	cmp	r0, #0
 80063a0:	d1f6      	bne.n	8006390 <HAL_UART_IRQHandler+0x29c>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063a2:	4620      	mov	r0, r4
 80063a4:	f7ff fea4 	bl	80060f0 <HAL_UARTEx_RxEventCallback>
      return;
 80063a8:	e6d4      	b.n	8006154 <HAL_UART_IRQHandler+0x60>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80063aa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80063ae:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 80063b0:	4620      	mov	r0, r4
 80063b2:	f000 fc4f 	bl	8006c54 <HAL_UARTEx_WakeupCallback>
    return;
 80063b6:	e6cd      	b.n	8006154 <HAL_UART_IRQHandler+0x60>
    if (huart->TxISR != NULL)
 80063b8:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	f43f aeca 	beq.w	8006154 <HAL_UART_IRQHandler+0x60>
      huart->TxISR(huart);
 80063c0:	4620      	mov	r0, r4
 80063c2:	4798      	blx	r3
    return;
 80063c4:	e6c6      	b.n	8006154 <HAL_UART_IRQHandler+0x60>
    UART_EndTransmit_IT(huart);
 80063c6:	4620      	mov	r0, r4
 80063c8:	f7ff fdfa 	bl	8005fc0 <UART_EndTransmit_IT>
    return;
 80063cc:	e6c2      	b.n	8006154 <HAL_UART_IRQHandler+0x60>
 80063ce:	bf00      	nop
 80063d0:	04000120 	.word	0x04000120
 80063d4:	08005fe5 	.word	0x08005fe5

080063d8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80063d8:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 80063da:	f8b0 305c 	ldrh.w	r3, [r0, #92]	; 0x5c
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80063de:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 80063e0:	2a22      	cmp	r2, #34	; 0x22
 80063e2:	d006      	beq.n	80063f2 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80063e4:	6802      	ldr	r2, [r0, #0]
 80063e6:	8b13      	ldrh	r3, [r2, #24]
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	f043 0308 	orr.w	r3, r3, #8
 80063ee:	8313      	strh	r3, [r2, #24]
  }
}
 80063f0:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80063f2:	6802      	ldr	r2, [r0, #0]
 80063f4:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	6d42      	ldr	r2, [r0, #84]	; 0x54
 80063fa:	400b      	ands	r3, r1
 80063fc:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 80063fe:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006400:	3301      	adds	r3, #1
 8006402:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8006404:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8006408:	b29b      	uxth	r3, r3
 800640a:	3b01      	subs	r3, #1
 800640c:	b29b      	uxth	r3, r3
 800640e:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 8006412:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 8006416:	b29b      	uxth	r3, r3
 8006418:	2b00      	cmp	r3, #0
 800641a:	d1e9      	bne.n	80063f0 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800641c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641e:	e852 3f00 	ldrex	r3, [r2]
 8006422:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006426:	e842 3100 	strex	r1, r3, [r2]
 800642a:	2900      	cmp	r1, #0
 800642c:	d1f6      	bne.n	800641c <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800642e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006430:	f102 0308 	add.w	r3, r2, #8
 8006434:	e853 3f00 	ldrex	r3, [r3]
 8006438:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800643c:	3208      	adds	r2, #8
 800643e:	e842 3100 	strex	r1, r3, [r2]
 8006442:	2900      	cmp	r1, #0
 8006444:	d1f3      	bne.n	800642e <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 8006446:	2320      	movs	r3, #32
 8006448:	67c3      	str	r3, [r0, #124]	; 0x7c
      huart->RxISR = NULL;
 800644a:	2300      	movs	r3, #0
 800644c:	6643      	str	r3, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800644e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8006450:	2b01      	cmp	r3, #1
 8006452:	d116      	bne.n	8006482 <UART_RxISR_8BIT+0xaa>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006454:	2300      	movs	r3, #0
 8006456:	6603      	str	r3, [r0, #96]	; 0x60
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006458:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800645a:	e852 3f00 	ldrex	r3, [r2]
 800645e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006462:	e842 3100 	strex	r1, r3, [r2]
 8006466:	2900      	cmp	r1, #0
 8006468:	d1f6      	bne.n	8006458 <UART_RxISR_8BIT+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800646a:	6803      	ldr	r3, [r0, #0]
 800646c:	69da      	ldr	r2, [r3, #28]
 800646e:	f012 0f10 	tst.w	r2, #16
 8006472:	d001      	beq.n	8006478 <UART_RxISR_8BIT+0xa0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006474:	2210      	movs	r2, #16
 8006476:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006478:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 800647c:	f7ff fe38 	bl	80060f0 <HAL_UARTEx_RxEventCallback>
 8006480:	e7b6      	b.n	80063f0 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8006482:	f7fb fd49 	bl	8001f18 <HAL_UART_RxCpltCallback>
 8006486:	e7b3      	b.n	80063f0 <UART_RxISR_8BIT+0x18>

08006488 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006488:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800648a:	f8b0 305c 	ldrh.w	r3, [r0, #92]	; 0x5c
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800648e:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8006490:	2a22      	cmp	r2, #34	; 0x22
 8006492:	d006      	beq.n	80064a2 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006494:	6802      	ldr	r2, [r0, #0]
 8006496:	8b13      	ldrh	r3, [r2, #24]
 8006498:	b29b      	uxth	r3, r3
 800649a:	f043 0308 	orr.w	r3, r3, #8
 800649e:	8313      	strh	r3, [r2, #24]
  }
}
 80064a0:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064a2:	6802      	ldr	r2, [r0, #0]
 80064a4:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80064a6:	6d42      	ldr	r2, [r0, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 80064a8:	400b      	ands	r3, r1
 80064aa:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 80064ac:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80064ae:	3302      	adds	r3, #2
 80064b0:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80064b2:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	3b01      	subs	r3, #1
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    if (huart->RxXferCount == 0U)
 80064c0:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1ea      	bne.n	80064a0 <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064ca:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064cc:	e852 3f00 	ldrex	r3, [r2]
 80064d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d4:	e842 3100 	strex	r1, r3, [r2]
 80064d8:	2900      	cmp	r1, #0
 80064da:	d1f6      	bne.n	80064ca <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064dc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064de:	f102 0308 	add.w	r3, r2, #8
 80064e2:	e853 3f00 	ldrex	r3, [r3]
 80064e6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ea:	3208      	adds	r2, #8
 80064ec:	e842 3100 	strex	r1, r3, [r2]
 80064f0:	2900      	cmp	r1, #0
 80064f2:	d1f3      	bne.n	80064dc <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 80064f4:	2320      	movs	r3, #32
 80064f6:	67c3      	str	r3, [r0, #124]	; 0x7c
      huart->RxISR = NULL;
 80064f8:	2300      	movs	r3, #0
 80064fa:	6643      	str	r3, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064fc:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80064fe:	2b01      	cmp	r3, #1
 8006500:	d116      	bne.n	8006530 <UART_RxISR_16BIT+0xa8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006502:	2300      	movs	r3, #0
 8006504:	6603      	str	r3, [r0, #96]	; 0x60
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006506:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006508:	e852 3f00 	ldrex	r3, [r2]
 800650c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006510:	e842 3100 	strex	r1, r3, [r2]
 8006514:	2900      	cmp	r1, #0
 8006516:	d1f6      	bne.n	8006506 <UART_RxISR_16BIT+0x7e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006518:	6803      	ldr	r3, [r0, #0]
 800651a:	69da      	ldr	r2, [r3, #28]
 800651c:	f012 0f10 	tst.w	r2, #16
 8006520:	d001      	beq.n	8006526 <UART_RxISR_16BIT+0x9e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006522:	2210      	movs	r2, #16
 8006524:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006526:	f8b0 1058 	ldrh.w	r1, [r0, #88]	; 0x58
 800652a:	f7ff fde1 	bl	80060f0 <HAL_UARTEx_RxEventCallback>
 800652e:	e7b7      	b.n	80064a0 <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8006530:	f7fb fcf2 	bl	8001f18 <HAL_UART_RxCpltCallback>
 8006534:	e7b4      	b.n	80064a0 <UART_RxISR_16BIT+0x18>
	...

08006538 <UART_SetConfig>:
{
 8006538:	b510      	push	{r4, lr}
 800653a:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 800653c:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800653e:	6883      	ldr	r3, [r0, #8]
 8006540:	6902      	ldr	r2, [r0, #16]
 8006542:	4313      	orrs	r3, r2
 8006544:	6942      	ldr	r2, [r0, #20]
 8006546:	4313      	orrs	r3, r2
 8006548:	69c2      	ldr	r2, [r0, #28]
 800654a:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800654c:	6808      	ldr	r0, [r1, #0]
 800654e:	4a95      	ldr	r2, [pc, #596]	; (80067a4 <UART_SetConfig+0x26c>)
 8006550:	4002      	ands	r2, r0
 8006552:	4313      	orrs	r3, r2
 8006554:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006556:	6822      	ldr	r2, [r4, #0]
 8006558:	6853      	ldr	r3, [r2, #4]
 800655a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800655e:	68e1      	ldr	r1, [r4, #12]
 8006560:	430b      	orrs	r3, r1
 8006562:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006564:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006566:	6822      	ldr	r2, [r4, #0]
 8006568:	4b8f      	ldr	r3, [pc, #572]	; (80067a8 <UART_SetConfig+0x270>)
 800656a:	429a      	cmp	r2, r3
 800656c:	d001      	beq.n	8006572 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 800656e:	6a23      	ldr	r3, [r4, #32]
 8006570:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006572:	6893      	ldr	r3, [r2, #8]
 8006574:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006578:	430b      	orrs	r3, r1
 800657a:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800657c:	6823      	ldr	r3, [r4, #0]
 800657e:	4a8b      	ldr	r2, [pc, #556]	; (80067ac <UART_SetConfig+0x274>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d01f      	beq.n	80065c4 <UART_SetConfig+0x8c>
 8006584:	4a8a      	ldr	r2, [pc, #552]	; (80067b0 <UART_SetConfig+0x278>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d030      	beq.n	80065ec <UART_SetConfig+0xb4>
 800658a:	4a8a      	ldr	r2, [pc, #552]	; (80067b4 <UART_SetConfig+0x27c>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d046      	beq.n	800661e <UART_SetConfig+0xe6>
 8006590:	4a85      	ldr	r2, [pc, #532]	; (80067a8 <UART_SetConfig+0x270>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d055      	beq.n	8006642 <UART_SetConfig+0x10a>
 8006596:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8006598:	4983      	ldr	r1, [pc, #524]	; (80067a8 <UART_SetConfig+0x270>)
 800659a:	428b      	cmp	r3, r1
 800659c:	d07a      	beq.n	8006694 <UART_SetConfig+0x15c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800659e:	69e0      	ldr	r0, [r4, #28]
 80065a0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80065a4:	f000 80a6 	beq.w	80066f4 <UART_SetConfig+0x1bc>
    switch (clocksource)
 80065a8:	2a08      	cmp	r2, #8
 80065aa:	f200 810f 	bhi.w	80067cc <UART_SetConfig+0x294>
 80065ae:	e8df f012 	tbh	[pc, r2, lsl #1]
 80065b2:	00ce      	.short	0x00ce
 80065b4:	00cc00e5 	.word	0x00cc00e5
 80065b8:	00e8010d 	.word	0x00e8010d
 80065bc:	010d010d 	.word	0x010d010d
 80065c0:	00eb010d 	.word	0x00eb010d
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065c4:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 80065c8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80065cc:	f002 0203 	and.w	r2, r2, #3
 80065d0:	2a03      	cmp	r2, #3
 80065d2:	d809      	bhi.n	80065e8 <UART_SetConfig+0xb0>
 80065d4:	e8df f002 	tbb	[pc, r2]
 80065d8:	064a0402 	.word	0x064a0402
 80065dc:	2201      	movs	r2, #1
 80065de:	e7db      	b.n	8006598 <UART_SetConfig+0x60>
 80065e0:	2204      	movs	r2, #4
 80065e2:	e7d9      	b.n	8006598 <UART_SetConfig+0x60>
 80065e4:	2208      	movs	r2, #8
 80065e6:	e7d7      	b.n	8006598 <UART_SetConfig+0x60>
 80065e8:	2210      	movs	r2, #16
 80065ea:	e7d5      	b.n	8006598 <UART_SetConfig+0x60>
 80065ec:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 80065f0:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80065f4:	f002 020c 	and.w	r2, r2, #12
 80065f8:	2a0c      	cmp	r2, #12
 80065fa:	d80e      	bhi.n	800661a <UART_SetConfig+0xe2>
 80065fc:	e8df f002 	tbb	[pc, r2]
 8006600:	0d0d0d07 	.word	0x0d0d0d07
 8006604:	0d0d0d09 	.word	0x0d0d0d09
 8006608:	0d0d0d38 	.word	0x0d0d0d38
 800660c:	0b          	.byte	0x0b
 800660d:	00          	.byte	0x00
 800660e:	2200      	movs	r2, #0
 8006610:	e7c2      	b.n	8006598 <UART_SetConfig+0x60>
 8006612:	2204      	movs	r2, #4
 8006614:	e7c0      	b.n	8006598 <UART_SetConfig+0x60>
 8006616:	2208      	movs	r2, #8
 8006618:	e7be      	b.n	8006598 <UART_SetConfig+0x60>
 800661a:	2210      	movs	r2, #16
 800661c:	e7bc      	b.n	8006598 <UART_SetConfig+0x60>
 800661e:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 8006622:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8006626:	f002 0230 	and.w	r2, r2, #48	; 0x30
 800662a:	2a20      	cmp	r2, #32
 800662c:	d022      	beq.n	8006674 <UART_SetConfig+0x13c>
 800662e:	d804      	bhi.n	800663a <UART_SetConfig+0x102>
 8006630:	b312      	cbz	r2, 8006678 <UART_SetConfig+0x140>
 8006632:	2a10      	cmp	r2, #16
 8006634:	d122      	bne.n	800667c <UART_SetConfig+0x144>
 8006636:	2204      	movs	r2, #4
 8006638:	e7ae      	b.n	8006598 <UART_SetConfig+0x60>
 800663a:	2a30      	cmp	r2, #48	; 0x30
 800663c:	d120      	bne.n	8006680 <UART_SetConfig+0x148>
 800663e:	2208      	movs	r2, #8
 8006640:	e7aa      	b.n	8006598 <UART_SetConfig+0x60>
 8006642:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 8006646:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800664a:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800664e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8006652:	d017      	beq.n	8006684 <UART_SetConfig+0x14c>
 8006654:	d805      	bhi.n	8006662 <UART_SetConfig+0x12a>
 8006656:	b1ba      	cbz	r2, 8006688 <UART_SetConfig+0x150>
 8006658:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800665c:	d116      	bne.n	800668c <UART_SetConfig+0x154>
 800665e:	2204      	movs	r2, #4
 8006660:	e79a      	b.n	8006598 <UART_SetConfig+0x60>
 8006662:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8006666:	d113      	bne.n	8006690 <UART_SetConfig+0x158>
 8006668:	2208      	movs	r2, #8
 800666a:	e795      	b.n	8006598 <UART_SetConfig+0x60>
 800666c:	2202      	movs	r2, #2
 800666e:	e793      	b.n	8006598 <UART_SetConfig+0x60>
 8006670:	2202      	movs	r2, #2
 8006672:	e791      	b.n	8006598 <UART_SetConfig+0x60>
 8006674:	2202      	movs	r2, #2
 8006676:	e78f      	b.n	8006598 <UART_SetConfig+0x60>
 8006678:	2200      	movs	r2, #0
 800667a:	e78d      	b.n	8006598 <UART_SetConfig+0x60>
 800667c:	2210      	movs	r2, #16
 800667e:	e78b      	b.n	8006598 <UART_SetConfig+0x60>
 8006680:	2210      	movs	r2, #16
 8006682:	e789      	b.n	8006598 <UART_SetConfig+0x60>
 8006684:	2202      	movs	r2, #2
 8006686:	e787      	b.n	8006598 <UART_SetConfig+0x60>
 8006688:	2200      	movs	r2, #0
 800668a:	e785      	b.n	8006598 <UART_SetConfig+0x60>
 800668c:	2210      	movs	r2, #16
 800668e:	e783      	b.n	8006598 <UART_SetConfig+0x60>
 8006690:	2210      	movs	r2, #16
 8006692:	e781      	b.n	8006598 <UART_SetConfig+0x60>
    switch (clocksource)
 8006694:	2a08      	cmp	r2, #8
 8006696:	d87a      	bhi.n	800678e <UART_SetConfig+0x256>
 8006698:	e8df f002 	tbb	[pc, r2]
 800669c:	792a7908 	.word	0x792a7908
 80066a0:	79797927 	.word	0x79797927
 80066a4:	05          	.byte	0x05
 80066a5:	00          	.byte	0x00
 80066a6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80066aa:	e003      	b.n	80066b4 <UART_SetConfig+0x17c>
        pclk = HAL_RCC_GetPCLK1Freq();
 80066ac:	f7fe fb22 	bl	8004cf4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80066b0:	2800      	cmp	r0, #0
 80066b2:	d06e      	beq.n	8006792 <UART_SetConfig+0x25a>
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80066b4:	6862      	ldr	r2, [r4, #4]
 80066b6:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80066ba:	4283      	cmp	r3, r0
 80066bc:	d86b      	bhi.n	8006796 <UART_SetConfig+0x25e>
 80066be:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80066c2:	d86a      	bhi.n	800679a <UART_SetConfig+0x262>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80066c4:	0e01      	lsrs	r1, r0, #24
 80066c6:	0200      	lsls	r0, r0, #8
 80066c8:	0853      	lsrs	r3, r2, #1
 80066ca:	18c0      	adds	r0, r0, r3
 80066cc:	f04f 0300 	mov.w	r3, #0
 80066d0:	f141 0100 	adc.w	r1, r1, #0
 80066d4:	f7fa fad8 	bl	8000c88 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80066d8:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 80066dc:	4b36      	ldr	r3, [pc, #216]	; (80067b8 <UART_SetConfig+0x280>)
 80066de:	429a      	cmp	r2, r3
 80066e0:	d85d      	bhi.n	800679e <UART_SetConfig+0x266>
          huart->Instance->BRR = usartdiv;
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	60d8      	str	r0, [r3, #12]
 80066e6:	2000      	movs	r0, #0
 80066e8:	e044      	b.n	8006774 <UART_SetConfig+0x23c>
        pclk = HAL_RCC_GetSysClockFreq();
 80066ea:	f7fd fe71 	bl	80043d0 <HAL_RCC_GetSysClockFreq>
        break;
 80066ee:	e7df      	b.n	80066b0 <UART_SetConfig+0x178>
        pclk = (uint32_t) HSI_VALUE;
 80066f0:	4832      	ldr	r0, [pc, #200]	; (80067bc <UART_SetConfig+0x284>)
 80066f2:	e7df      	b.n	80066b4 <UART_SetConfig+0x17c>
    switch (clocksource)
 80066f4:	2a08      	cmp	r2, #8
 80066f6:	d863      	bhi.n	80067c0 <UART_SetConfig+0x288>
 80066f8:	e8df f002 	tbb	[pc, r2]
 80066fc:	62052107 	.word	0x62052107
 8006700:	62626224 	.word	0x62626224
 8006704:	0b          	.byte	0x0b
 8006705:	00          	.byte	0x00
 8006706:	482d      	ldr	r0, [pc, #180]	; (80067bc <UART_SetConfig+0x284>)
 8006708:	e003      	b.n	8006712 <UART_SetConfig+0x1da>
        pclk = HAL_RCC_GetPCLK1Freq();
 800670a:	f7fe faf3 	bl	8004cf4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800670e:	2800      	cmp	r0, #0
 8006710:	d058      	beq.n	80067c4 <UART_SetConfig+0x28c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006712:	6862      	ldr	r2, [r4, #4]
 8006714:	0853      	lsrs	r3, r2, #1
 8006716:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 800671a:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800671e:	f1a0 0210 	sub.w	r2, r0, #16
 8006722:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8006726:	429a      	cmp	r2, r3
 8006728:	d84e      	bhi.n	80067c8 <UART_SetConfig+0x290>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800672a:	b283      	uxth	r3, r0
 800672c:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006730:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8006734:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8006736:	6823      	ldr	r3, [r4, #0]
 8006738:	60d8      	str	r0, [r3, #12]
 800673a:	2000      	movs	r0, #0
 800673c:	e01a      	b.n	8006774 <UART_SetConfig+0x23c>
        pclk = HAL_RCC_GetPCLK2Freq();
 800673e:	f7fe faeb 	bl	8004d18 <HAL_RCC_GetPCLK2Freq>
        break;
 8006742:	e7e4      	b.n	800670e <UART_SetConfig+0x1d6>
        pclk = HAL_RCC_GetSysClockFreq();
 8006744:	f7fd fe44 	bl	80043d0 <HAL_RCC_GetSysClockFreq>
        break;
 8006748:	e7e1      	b.n	800670e <UART_SetConfig+0x1d6>
    switch (clocksource)
 800674a:	481c      	ldr	r0, [pc, #112]	; (80067bc <UART_SetConfig+0x284>)
 800674c:	e003      	b.n	8006756 <UART_SetConfig+0x21e>
        pclk = HAL_RCC_GetPCLK1Freq();
 800674e:	f7fe fad1 	bl	8004cf4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006752:	2800      	cmp	r0, #0
 8006754:	d03c      	beq.n	80067d0 <UART_SetConfig+0x298>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006756:	6863      	ldr	r3, [r4, #4]
 8006758:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800675c:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006760:	f1a0 0210 	sub.w	r2, r0, #16
 8006764:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8006768:	429a      	cmp	r2, r3
 800676a:	d833      	bhi.n	80067d4 <UART_SetConfig+0x29c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800676c:	6823      	ldr	r3, [r4, #0]
 800676e:	b280      	uxth	r0, r0
 8006770:	60d8      	str	r0, [r3, #12]
 8006772:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8006774:	2300      	movs	r3, #0
 8006776:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 8006778:	66a3      	str	r3, [r4, #104]	; 0x68
}
 800677a:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800677c:	f7fe facc 	bl	8004d18 <HAL_RCC_GetPCLK2Freq>
        break;
 8006780:	e7e7      	b.n	8006752 <UART_SetConfig+0x21a>
        pclk = HAL_RCC_GetSysClockFreq();
 8006782:	f7fd fe25 	bl	80043d0 <HAL_RCC_GetSysClockFreq>
        break;
 8006786:	e7e4      	b.n	8006752 <UART_SetConfig+0x21a>
        pclk = (uint32_t) LSE_VALUE;
 8006788:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800678c:	e7e3      	b.n	8006756 <UART_SetConfig+0x21e>
    switch (clocksource)
 800678e:	2001      	movs	r0, #1
 8006790:	e7f0      	b.n	8006774 <UART_SetConfig+0x23c>
 8006792:	2000      	movs	r0, #0
 8006794:	e7ee      	b.n	8006774 <UART_SetConfig+0x23c>
        ret = HAL_ERROR;
 8006796:	2001      	movs	r0, #1
 8006798:	e7ec      	b.n	8006774 <UART_SetConfig+0x23c>
 800679a:	2001      	movs	r0, #1
 800679c:	e7ea      	b.n	8006774 <UART_SetConfig+0x23c>
          ret = HAL_ERROR;
 800679e:	2001      	movs	r0, #1
 80067a0:	e7e8      	b.n	8006774 <UART_SetConfig+0x23c>
 80067a2:	bf00      	nop
 80067a4:	efff69f3 	.word	0xefff69f3
 80067a8:	40008000 	.word	0x40008000
 80067ac:	40013800 	.word	0x40013800
 80067b0:	40004400 	.word	0x40004400
 80067b4:	40004800 	.word	0x40004800
 80067b8:	000ffcff 	.word	0x000ffcff
 80067bc:	00f42400 	.word	0x00f42400
    switch (clocksource)
 80067c0:	2001      	movs	r0, #1
 80067c2:	e7d7      	b.n	8006774 <UART_SetConfig+0x23c>
 80067c4:	2000      	movs	r0, #0
 80067c6:	e7d5      	b.n	8006774 <UART_SetConfig+0x23c>
        ret = HAL_ERROR;
 80067c8:	2001      	movs	r0, #1
 80067ca:	e7d3      	b.n	8006774 <UART_SetConfig+0x23c>
    switch (clocksource)
 80067cc:	2001      	movs	r0, #1
 80067ce:	e7d1      	b.n	8006774 <UART_SetConfig+0x23c>
 80067d0:	2000      	movs	r0, #0
 80067d2:	e7cf      	b.n	8006774 <UART_SetConfig+0x23c>
        ret = HAL_ERROR;
 80067d4:	2001      	movs	r0, #1
 80067d6:	e7cd      	b.n	8006774 <UART_SetConfig+0x23c>

080067d8 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80067da:	f013 0f01 	tst.w	r3, #1
 80067de:	d006      	beq.n	80067ee <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80067e0:	6802      	ldr	r2, [r0, #0]
 80067e2:	6853      	ldr	r3, [r2, #4]
 80067e4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80067e8:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80067ea:	430b      	orrs	r3, r1
 80067ec:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80067ee:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80067f0:	f013 0f02 	tst.w	r3, #2
 80067f4:	d006      	beq.n	8006804 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80067f6:	6802      	ldr	r2, [r0, #0]
 80067f8:	6853      	ldr	r3, [r2, #4]
 80067fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067fe:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8006800:	430b      	orrs	r3, r1
 8006802:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006804:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006806:	f013 0f04 	tst.w	r3, #4
 800680a:	d006      	beq.n	800681a <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800680c:	6802      	ldr	r2, [r0, #0]
 800680e:	6853      	ldr	r3, [r2, #4]
 8006810:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006814:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8006816:	430b      	orrs	r3, r1
 8006818:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800681a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800681c:	f013 0f08 	tst.w	r3, #8
 8006820:	d006      	beq.n	8006830 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006822:	6802      	ldr	r2, [r0, #0]
 8006824:	6853      	ldr	r3, [r2, #4]
 8006826:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800682a:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800682c:	430b      	orrs	r3, r1
 800682e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006830:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006832:	f013 0f10 	tst.w	r3, #16
 8006836:	d006      	beq.n	8006846 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006838:	6802      	ldr	r2, [r0, #0]
 800683a:	6893      	ldr	r3, [r2, #8]
 800683c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006840:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8006842:	430b      	orrs	r3, r1
 8006844:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006846:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006848:	f013 0f20 	tst.w	r3, #32
 800684c:	d006      	beq.n	800685c <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800684e:	6802      	ldr	r2, [r0, #0]
 8006850:	6893      	ldr	r3, [r2, #8]
 8006852:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006856:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8006858:	430b      	orrs	r3, r1
 800685a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800685c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800685e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006862:	d00a      	beq.n	800687a <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006864:	6802      	ldr	r2, [r0, #0]
 8006866:	6853      	ldr	r3, [r2, #4]
 8006868:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800686c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800686e:	430b      	orrs	r3, r1
 8006870:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006872:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8006874:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006878:	d00b      	beq.n	8006892 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800687a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800687c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006880:	d006      	beq.n	8006890 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006882:	6802      	ldr	r2, [r0, #0]
 8006884:	6853      	ldr	r3, [r2, #4]
 8006886:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800688a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800688c:	430b      	orrs	r3, r1
 800688e:	6053      	str	r3, [r2, #4]
}
 8006890:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006892:	6802      	ldr	r2, [r0, #0]
 8006894:	6853      	ldr	r3, [r2, #4]
 8006896:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800689a:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800689c:	430b      	orrs	r3, r1
 800689e:	6053      	str	r3, [r2, #4]
 80068a0:	e7eb      	b.n	800687a <UART_AdvFeatureConfig+0xa2>

080068a2 <UART_WaitOnFlagUntilTimeout>:
{
 80068a2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068a6:	4605      	mov	r5, r0
 80068a8:	460f      	mov	r7, r1
 80068aa:	4616      	mov	r6, r2
 80068ac:	4699      	mov	r9, r3
 80068ae:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068b2:	682c      	ldr	r4, [r5, #0]
 80068b4:	69e4      	ldr	r4, [r4, #28]
 80068b6:	ea37 0304 	bics.w	r3, r7, r4
 80068ba:	bf0c      	ite	eq
 80068bc:	f04f 0c01 	moveq.w	ip, #1
 80068c0:	f04f 0c00 	movne.w	ip, #0
 80068c4:	45b4      	cmp	ip, r6
 80068c6:	d153      	bne.n	8006970 <UART_WaitOnFlagUntilTimeout+0xce>
    if (Timeout != HAL_MAX_DELAY)
 80068c8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80068cc:	d0f1      	beq.n	80068b2 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068ce:	f7fc f99d 	bl	8002c0c <HAL_GetTick>
 80068d2:	eba0 0009 	sub.w	r0, r0, r9
 80068d6:	4540      	cmp	r0, r8
 80068d8:	d82d      	bhi.n	8006936 <UART_WaitOnFlagUntilTimeout+0x94>
 80068da:	f1b8 0f00 	cmp.w	r8, #0
 80068de:	d02a      	beq.n	8006936 <UART_WaitOnFlagUntilTimeout+0x94>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80068e0:	682b      	ldr	r3, [r5, #0]
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	f012 0f04 	tst.w	r2, #4
 80068e8:	d0e3      	beq.n	80068b2 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068ea:	69da      	ldr	r2, [r3, #28]
 80068ec:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80068f0:	d0df      	beq.n	80068b2 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068f6:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068f8:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fa:	e852 3f00 	ldrex	r3, [r2]
 80068fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006902:	e842 3100 	strex	r1, r3, [r2]
 8006906:	2900      	cmp	r1, #0
 8006908:	d1f6      	bne.n	80068f8 <UART_WaitOnFlagUntilTimeout+0x56>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800690a:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690c:	f102 0308 	add.w	r3, r2, #8
 8006910:	e853 3f00 	ldrex	r3, [r3]
 8006914:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006918:	3208      	adds	r2, #8
 800691a:	e842 3100 	strex	r1, r3, [r2]
 800691e:	2900      	cmp	r1, #0
 8006920:	d1f3      	bne.n	800690a <UART_WaitOnFlagUntilTimeout+0x68>
          huart->gState = HAL_UART_STATE_READY;
 8006922:	2320      	movs	r3, #32
 8006924:	67ab      	str	r3, [r5, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006926:	67eb      	str	r3, [r5, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006928:	f8c5 3080 	str.w	r3, [r5, #128]	; 0x80
          __HAL_UNLOCK(huart);
 800692c:	2300      	movs	r3, #0
 800692e:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74
          return HAL_TIMEOUT;
 8006932:	2003      	movs	r0, #3
 8006934:	e01d      	b.n	8006972 <UART_WaitOnFlagUntilTimeout+0xd0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006936:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006938:	e852 3f00 	ldrex	r3, [r2]
 800693c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006940:	e842 3100 	strex	r1, r3, [r2]
 8006944:	2900      	cmp	r1, #0
 8006946:	d1f6      	bne.n	8006936 <UART_WaitOnFlagUntilTimeout+0x94>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006948:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694a:	f102 0308 	add.w	r3, r2, #8
 800694e:	e853 3f00 	ldrex	r3, [r3]
 8006952:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006956:	3208      	adds	r2, #8
 8006958:	e842 3100 	strex	r1, r3, [r2]
 800695c:	2900      	cmp	r1, #0
 800695e:	d1f3      	bne.n	8006948 <UART_WaitOnFlagUntilTimeout+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 8006960:	2320      	movs	r3, #32
 8006962:	67ab      	str	r3, [r5, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006964:	67eb      	str	r3, [r5, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8006966:	2300      	movs	r3, #0
 8006968:	f885 3074 	strb.w	r3, [r5, #116]	; 0x74
        return HAL_TIMEOUT;
 800696c:	2003      	movs	r0, #3
 800696e:	e000      	b.n	8006972 <UART_WaitOnFlagUntilTimeout+0xd0>
  return HAL_OK;
 8006970:	2000      	movs	r0, #0
}
 8006972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006976 <HAL_UART_Transmit>:
{
 8006976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800697a:	b082      	sub	sp, #8
 800697c:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800697e:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8006980:	2b20      	cmp	r3, #32
 8006982:	d156      	bne.n	8006a32 <HAL_UART_Transmit+0xbc>
 8006984:	4604      	mov	r4, r0
 8006986:	460d      	mov	r5, r1
 8006988:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800698a:	2900      	cmp	r1, #0
 800698c:	d055      	beq.n	8006a3a <HAL_UART_Transmit+0xc4>
 800698e:	2a00      	cmp	r2, #0
 8006990:	d055      	beq.n	8006a3e <HAL_UART_Transmit+0xc8>
    __HAL_LOCK(huart);
 8006992:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8006996:	2b01      	cmp	r3, #1
 8006998:	d053      	beq.n	8006a42 <HAL_UART_Transmit+0xcc>
 800699a:	2301      	movs	r3, #1
 800699c:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069a0:	2300      	movs	r3, #0
 80069a2:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069a6:	2321      	movs	r3, #33	; 0x21
 80069a8:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 80069aa:	f7fc f92f 	bl	8002c0c <HAL_GetTick>
 80069ae:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 80069b0:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 80069b4:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069b8:	68a3      	ldr	r3, [r4, #8]
 80069ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069be:	d005      	beq.n	80069cc <HAL_UART_Transmit+0x56>
      pdata16bits = NULL;
 80069c0:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 80069c4:	2300      	movs	r3, #0
 80069c6:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 80069ca:	e014      	b.n	80069f6 <HAL_UART_Transmit+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069cc:	6923      	ldr	r3, [r4, #16]
 80069ce:	b113      	cbz	r3, 80069d6 <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 80069d0:	f04f 0800 	mov.w	r8, #0
 80069d4:	e7f6      	b.n	80069c4 <HAL_UART_Transmit+0x4e>
      pdata16bits = (const uint16_t *) pData;
 80069d6:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80069d8:	2500      	movs	r5, #0
 80069da:	e7f3      	b.n	80069c4 <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069dc:	f838 3b02 	ldrh.w	r3, [r8], #2
 80069e0:	6822      	ldr	r2, [r4, #0]
 80069e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069e6:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80069e8:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80069ec:	b292      	uxth	r2, r2
 80069ee:	3a01      	subs	r2, #1
 80069f0:	b292      	uxth	r2, r2
 80069f2:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80069f6:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	b173      	cbz	r3, 8006a1c <HAL_UART_Transmit+0xa6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069fe:	9600      	str	r6, [sp, #0]
 8006a00:	463b      	mov	r3, r7
 8006a02:	2200      	movs	r2, #0
 8006a04:	2180      	movs	r1, #128	; 0x80
 8006a06:	4620      	mov	r0, r4
 8006a08:	f7ff ff4b 	bl	80068a2 <UART_WaitOnFlagUntilTimeout>
 8006a0c:	b9d8      	cbnz	r0, 8006a46 <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 8006a0e:	2d00      	cmp	r5, #0
 8006a10:	d0e4      	beq.n	80069dc <HAL_UART_Transmit+0x66>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a12:	6823      	ldr	r3, [r4, #0]
 8006a14:	f815 2b01 	ldrb.w	r2, [r5], #1
 8006a18:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006a1a:	e7e5      	b.n	80069e8 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a1c:	9600      	str	r6, [sp, #0]
 8006a1e:	463b      	mov	r3, r7
 8006a20:	2200      	movs	r2, #0
 8006a22:	2140      	movs	r1, #64	; 0x40
 8006a24:	4620      	mov	r0, r4
 8006a26:	f7ff ff3c 	bl	80068a2 <UART_WaitOnFlagUntilTimeout>
 8006a2a:	b970      	cbnz	r0, 8006a4a <HAL_UART_Transmit+0xd4>
    huart->gState = HAL_UART_STATE_READY;
 8006a2c:	2320      	movs	r3, #32
 8006a2e:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8006a30:	e000      	b.n	8006a34 <HAL_UART_Transmit+0xbe>
    return HAL_BUSY;
 8006a32:	2002      	movs	r0, #2
}
 8006a34:	b002      	add	sp, #8
 8006a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8006a3a:	2001      	movs	r0, #1
 8006a3c:	e7fa      	b.n	8006a34 <HAL_UART_Transmit+0xbe>
 8006a3e:	2001      	movs	r0, #1
 8006a40:	e7f8      	b.n	8006a34 <HAL_UART_Transmit+0xbe>
    __HAL_LOCK(huart);
 8006a42:	2002      	movs	r0, #2
 8006a44:	e7f6      	b.n	8006a34 <HAL_UART_Transmit+0xbe>
        return HAL_TIMEOUT;
 8006a46:	2003      	movs	r0, #3
 8006a48:	e7f4      	b.n	8006a34 <HAL_UART_Transmit+0xbe>
      return HAL_TIMEOUT;
 8006a4a:	2003      	movs	r0, #3
 8006a4c:	e7f2      	b.n	8006a34 <HAL_UART_Transmit+0xbe>

08006a4e <UART_CheckIdleState>:
{
 8006a4e:	b530      	push	{r4, r5, lr}
 8006a50:	b083      	sub	sp, #12
 8006a52:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a54:	2300      	movs	r3, #0
 8006a56:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 8006a5a:	f7fc f8d7 	bl	8002c0c <HAL_GetTick>
 8006a5e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a60:	6822      	ldr	r2, [r4, #0]
 8006a62:	6812      	ldr	r2, [r2, #0]
 8006a64:	f012 0f08 	tst.w	r2, #8
 8006a68:	d10d      	bne.n	8006a86 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a6a:	6823      	ldr	r3, [r4, #0]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f013 0f04 	tst.w	r3, #4
 8006a72:	d116      	bne.n	8006aa2 <UART_CheckIdleState+0x54>
  huart->gState = HAL_UART_STATE_READY;
 8006a74:	2320      	movs	r3, #32
 8006a76:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006a78:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8006a7e:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
}
 8006a82:	b003      	add	sp, #12
 8006a84:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a86:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006a94:	4620      	mov	r0, r4
 8006a96:	f7ff ff04 	bl	80068a2 <UART_WaitOnFlagUntilTimeout>
 8006a9a:	2800      	cmp	r0, #0
 8006a9c:	d0e5      	beq.n	8006a6a <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8006a9e:	2003      	movs	r0, #3
 8006aa0:	e7ef      	b.n	8006a82 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006aa2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006aa6:	9300      	str	r3, [sp, #0]
 8006aa8:	462b      	mov	r3, r5
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006ab0:	4620      	mov	r0, r4
 8006ab2:	f7ff fef6 	bl	80068a2 <UART_WaitOnFlagUntilTimeout>
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	d0dc      	beq.n	8006a74 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8006aba:	2003      	movs	r0, #3
 8006abc:	e7e1      	b.n	8006a82 <UART_CheckIdleState+0x34>

08006abe <HAL_UART_Init>:
  if (huart == NULL)
 8006abe:	b368      	cbz	r0, 8006b1c <HAL_UART_Init+0x5e>
{
 8006ac0:	b510      	push	{r4, lr}
 8006ac2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006ac4:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8006ac6:	b303      	cbz	r3, 8006b0a <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8006ac8:	2324      	movs	r3, #36	; 0x24
 8006aca:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8006acc:	6822      	ldr	r2, [r4, #0]
 8006ace:	6813      	ldr	r3, [r2, #0]
 8006ad0:	f023 0301 	bic.w	r3, r3, #1
 8006ad4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	f7ff fd2e 	bl	8006538 <UART_SetConfig>
 8006adc:	2801      	cmp	r0, #1
 8006ade:	d013      	beq.n	8006b08 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ae0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ae2:	b9bb      	cbnz	r3, 8006b14 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ae4:	6822      	ldr	r2, [r4, #0]
 8006ae6:	6853      	ldr	r3, [r2, #4]
 8006ae8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006aec:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006aee:	6822      	ldr	r2, [r4, #0]
 8006af0:	6893      	ldr	r3, [r2, #8]
 8006af2:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8006af6:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006af8:	6822      	ldr	r2, [r4, #0]
 8006afa:	6813      	ldr	r3, [r2, #0]
 8006afc:	f043 0301 	orr.w	r3, r3, #1
 8006b00:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8006b02:	4620      	mov	r0, r4
 8006b04:	f7ff ffa3 	bl	8006a4e <UART_CheckIdleState>
}
 8006b08:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006b0a:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8006b0e:	f7fb febf 	bl	8002890 <HAL_UART_MspInit>
 8006b12:	e7d9      	b.n	8006ac8 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 8006b14:	4620      	mov	r0, r4
 8006b16:	f7ff fe5f 	bl	80067d8 <UART_AdvFeatureConfig>
 8006b1a:	e7e3      	b.n	8006ae4 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 8006b1c:	2001      	movs	r0, #1
}
 8006b1e:	4770      	bx	lr

08006b20 <UART_Start_Receive_IT>:
  huart->pRxBuffPtr  = pData;
 8006b20:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006b22:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
  huart->RxXferCount = Size;
 8006b26:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	6643      	str	r3, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 8006b2e:	6883      	ldr	r3, [r0, #8]
 8006b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b34:	d006      	beq.n	8006b44 <UART_Start_Receive_IT+0x24>
 8006b36:	b9a3      	cbnz	r3, 8006b62 <UART_Start_Receive_IT+0x42>
 8006b38:	6903      	ldr	r3, [r0, #16]
 8006b3a:	b973      	cbnz	r3, 8006b5a <UART_Start_Receive_IT+0x3a>
 8006b3c:	23ff      	movs	r3, #255	; 0xff
 8006b3e:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006b42:	e014      	b.n	8006b6e <UART_Start_Receive_IT+0x4e>
 8006b44:	6903      	ldr	r3, [r0, #16]
 8006b46:	b923      	cbnz	r3, 8006b52 <UART_Start_Receive_IT+0x32>
 8006b48:	f240 13ff 	movw	r3, #511	; 0x1ff
 8006b4c:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006b50:	e00d      	b.n	8006b6e <UART_Start_Receive_IT+0x4e>
 8006b52:	23ff      	movs	r3, #255	; 0xff
 8006b54:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006b58:	e009      	b.n	8006b6e <UART_Start_Receive_IT+0x4e>
 8006b5a:	237f      	movs	r3, #127	; 0x7f
 8006b5c:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006b60:	e005      	b.n	8006b6e <UART_Start_Receive_IT+0x4e>
 8006b62:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b66:	d029      	beq.n	8006bbc <UART_Start_Receive_IT+0x9c>
 8006b68:	2300      	movs	r3, #0
 8006b6a:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b74:	2322      	movs	r3, #34	; 0x22
 8006b76:	67c3      	str	r3, [r0, #124]	; 0x7c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b78:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7a:	f102 0308 	add.w	r3, r2, #8
 8006b7e:	e853 3f00 	ldrex	r3, [r3]
 8006b82:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b86:	3208      	adds	r2, #8
 8006b88:	e842 3100 	strex	r1, r3, [r2]
 8006b8c:	2900      	cmp	r1, #0
 8006b8e:	d1f3      	bne.n	8006b78 <UART_Start_Receive_IT+0x58>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b90:	6883      	ldr	r3, [r0, #8]
 8006b92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b96:	d01b      	beq.n	8006bd0 <UART_Start_Receive_IT+0xb0>
    huart->RxISR = UART_RxISR_8BIT;
 8006b98:	4b15      	ldr	r3, [pc, #84]	; (8006bf0 <UART_Start_Receive_IT+0xd0>)
 8006b9a:	6643      	str	r3, [r0, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006ba2:	6903      	ldr	r3, [r0, #16]
 8006ba4:	b1d3      	cbz	r3, 8006bdc <UART_Start_Receive_IT+0xbc>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006ba6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba8:	e852 3f00 	ldrex	r3, [r2]
 8006bac:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb0:	e842 3100 	strex	r1, r3, [r2]
 8006bb4:	2900      	cmp	r1, #0
 8006bb6:	d1f6      	bne.n	8006ba6 <UART_Start_Receive_IT+0x86>
}
 8006bb8:	2000      	movs	r0, #0
 8006bba:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8006bbc:	6903      	ldr	r3, [r0, #16]
 8006bbe:	b91b      	cbnz	r3, 8006bc8 <UART_Start_Receive_IT+0xa8>
 8006bc0:	237f      	movs	r3, #127	; 0x7f
 8006bc2:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006bc6:	e7d2      	b.n	8006b6e <UART_Start_Receive_IT+0x4e>
 8006bc8:	233f      	movs	r3, #63	; 0x3f
 8006bca:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8006bce:	e7ce      	b.n	8006b6e <UART_Start_Receive_IT+0x4e>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bd0:	6903      	ldr	r3, [r0, #16]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1e0      	bne.n	8006b98 <UART_Start_Receive_IT+0x78>
    huart->RxISR = UART_RxISR_16BIT;
 8006bd6:	4b07      	ldr	r3, [pc, #28]	; (8006bf4 <UART_Start_Receive_IT+0xd4>)
 8006bd8:	6643      	str	r3, [r0, #100]	; 0x64
 8006bda:	e7df      	b.n	8006b9c <UART_Start_Receive_IT+0x7c>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006bdc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bde:	e852 3f00 	ldrex	r3, [r2]
 8006be2:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be6:	e842 3100 	strex	r1, r3, [r2]
 8006bea:	2900      	cmp	r1, #0
 8006bec:	d1f6      	bne.n	8006bdc <UART_Start_Receive_IT+0xbc>
 8006bee:	e7e3      	b.n	8006bb8 <UART_Start_Receive_IT+0x98>
 8006bf0:	080063d9 	.word	0x080063d9
 8006bf4:	08006489 	.word	0x08006489

08006bf8 <HAL_UART_Receive_IT>:
{
 8006bf8:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8006bfa:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8006bfc:	2b20      	cmp	r3, #32
 8006bfe:	d11e      	bne.n	8006c3e <HAL_UART_Receive_IT+0x46>
    if ((pData == NULL) || (Size == 0U))
 8006c00:	b1f9      	cbz	r1, 8006c42 <HAL_UART_Receive_IT+0x4a>
 8006c02:	b302      	cbz	r2, 8006c46 <HAL_UART_Receive_IT+0x4e>
    __HAL_LOCK(huart);
 8006c04:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8006c08:	2b01      	cmp	r3, #1
 8006c0a:	d01e      	beq.n	8006c4a <HAL_UART_Receive_IT+0x52>
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c12:	2300      	movs	r3, #0
 8006c14:	6603      	str	r3, [r0, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006c16:	6803      	ldr	r3, [r0, #0]
 8006c18:	4c0d      	ldr	r4, [pc, #52]	; (8006c50 <HAL_UART_Receive_IT+0x58>)
 8006c1a:	42a3      	cmp	r3, r4
 8006c1c:	d00c      	beq.n	8006c38 <HAL_UART_Receive_IT+0x40>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8006c24:	d008      	beq.n	8006c38 <HAL_UART_Receive_IT+0x40>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006c26:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c28:	e854 3f00 	ldrex	r3, [r4]
 8006c2c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c30:	e844 3500 	strex	r5, r3, [r4]
 8006c34:	2d00      	cmp	r5, #0
 8006c36:	d1f6      	bne.n	8006c26 <HAL_UART_Receive_IT+0x2e>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8006c38:	f7ff ff72 	bl	8006b20 <UART_Start_Receive_IT>
 8006c3c:	e000      	b.n	8006c40 <HAL_UART_Receive_IT+0x48>
    return HAL_BUSY;
 8006c3e:	2002      	movs	r0, #2
}
 8006c40:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8006c42:	2001      	movs	r0, #1
 8006c44:	e7fc      	b.n	8006c40 <HAL_UART_Receive_IT+0x48>
 8006c46:	2001      	movs	r0, #1
 8006c48:	e7fa      	b.n	8006c40 <HAL_UART_Receive_IT+0x48>
    __HAL_LOCK(huart);
 8006c4a:	2002      	movs	r0, #2
 8006c4c:	e7f8      	b.n	8006c40 <HAL_UART_Receive_IT+0x48>
 8006c4e:	bf00      	nop
 8006c50:	40008000 	.word	0x40008000

08006c54 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006c54:	4770      	bx	lr
	...

08006c58 <__errno>:
 8006c58:	4b01      	ldr	r3, [pc, #4]	; (8006c60 <__errno+0x8>)
 8006c5a:	6818      	ldr	r0, [r3, #0]
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	20000040 	.word	0x20000040

08006c64 <__libc_init_array>:
 8006c64:	b570      	push	{r4, r5, r6, lr}
 8006c66:	4d0d      	ldr	r5, [pc, #52]	; (8006c9c <__libc_init_array+0x38>)
 8006c68:	4c0d      	ldr	r4, [pc, #52]	; (8006ca0 <__libc_init_array+0x3c>)
 8006c6a:	1b64      	subs	r4, r4, r5
 8006c6c:	10a4      	asrs	r4, r4, #2
 8006c6e:	2600      	movs	r6, #0
 8006c70:	42a6      	cmp	r6, r4
 8006c72:	d109      	bne.n	8006c88 <__libc_init_array+0x24>
 8006c74:	4d0b      	ldr	r5, [pc, #44]	; (8006ca4 <__libc_init_array+0x40>)
 8006c76:	4c0c      	ldr	r4, [pc, #48]	; (8006ca8 <__libc_init_array+0x44>)
 8006c78:	f005 f9bc 	bl	800bff4 <_init>
 8006c7c:	1b64      	subs	r4, r4, r5
 8006c7e:	10a4      	asrs	r4, r4, #2
 8006c80:	2600      	movs	r6, #0
 8006c82:	42a6      	cmp	r6, r4
 8006c84:	d105      	bne.n	8006c92 <__libc_init_array+0x2e>
 8006c86:	bd70      	pop	{r4, r5, r6, pc}
 8006c88:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c8c:	4798      	blx	r3
 8006c8e:	3601      	adds	r6, #1
 8006c90:	e7ee      	b.n	8006c70 <__libc_init_array+0xc>
 8006c92:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c96:	4798      	blx	r3
 8006c98:	3601      	adds	r6, #1
 8006c9a:	e7f2      	b.n	8006c82 <__libc_init_array+0x1e>
 8006c9c:	0800cafc 	.word	0x0800cafc
 8006ca0:	0800cafc 	.word	0x0800cafc
 8006ca4:	0800cafc 	.word	0x0800cafc
 8006ca8:	0800cb00 	.word	0x0800cb00

08006cac <memset>:
 8006cac:	4402      	add	r2, r0
 8006cae:	4603      	mov	r3, r0
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d100      	bne.n	8006cb6 <memset+0xa>
 8006cb4:	4770      	bx	lr
 8006cb6:	f803 1b01 	strb.w	r1, [r3], #1
 8006cba:	e7f9      	b.n	8006cb0 <memset+0x4>

08006cbc <__cvt>:
 8006cbc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cc0:	ec55 4b10 	vmov	r4, r5, d0
 8006cc4:	2d00      	cmp	r5, #0
 8006cc6:	460e      	mov	r6, r1
 8006cc8:	4619      	mov	r1, r3
 8006cca:	462b      	mov	r3, r5
 8006ccc:	bfbb      	ittet	lt
 8006cce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006cd2:	461d      	movlt	r5, r3
 8006cd4:	2300      	movge	r3, #0
 8006cd6:	232d      	movlt	r3, #45	; 0x2d
 8006cd8:	700b      	strb	r3, [r1, #0]
 8006cda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006cdc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006ce0:	4691      	mov	r9, r2
 8006ce2:	f023 0820 	bic.w	r8, r3, #32
 8006ce6:	bfbc      	itt	lt
 8006ce8:	4622      	movlt	r2, r4
 8006cea:	4614      	movlt	r4, r2
 8006cec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006cf0:	d005      	beq.n	8006cfe <__cvt+0x42>
 8006cf2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006cf6:	d100      	bne.n	8006cfa <__cvt+0x3e>
 8006cf8:	3601      	adds	r6, #1
 8006cfa:	2102      	movs	r1, #2
 8006cfc:	e000      	b.n	8006d00 <__cvt+0x44>
 8006cfe:	2103      	movs	r1, #3
 8006d00:	ab03      	add	r3, sp, #12
 8006d02:	9301      	str	r3, [sp, #4]
 8006d04:	ab02      	add	r3, sp, #8
 8006d06:	9300      	str	r3, [sp, #0]
 8006d08:	ec45 4b10 	vmov	d0, r4, r5
 8006d0c:	4653      	mov	r3, sl
 8006d0e:	4632      	mov	r2, r6
 8006d10:	f001 ffc2 	bl	8008c98 <_dtoa_r>
 8006d14:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006d18:	4607      	mov	r7, r0
 8006d1a:	d102      	bne.n	8006d22 <__cvt+0x66>
 8006d1c:	f019 0f01 	tst.w	r9, #1
 8006d20:	d022      	beq.n	8006d68 <__cvt+0xac>
 8006d22:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006d26:	eb07 0906 	add.w	r9, r7, r6
 8006d2a:	d110      	bne.n	8006d4e <__cvt+0x92>
 8006d2c:	783b      	ldrb	r3, [r7, #0]
 8006d2e:	2b30      	cmp	r3, #48	; 0x30
 8006d30:	d10a      	bne.n	8006d48 <__cvt+0x8c>
 8006d32:	2200      	movs	r2, #0
 8006d34:	2300      	movs	r3, #0
 8006d36:	4620      	mov	r0, r4
 8006d38:	4629      	mov	r1, r5
 8006d3a:	f7f9 fec5 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d3e:	b918      	cbnz	r0, 8006d48 <__cvt+0x8c>
 8006d40:	f1c6 0601 	rsb	r6, r6, #1
 8006d44:	f8ca 6000 	str.w	r6, [sl]
 8006d48:	f8da 3000 	ldr.w	r3, [sl]
 8006d4c:	4499      	add	r9, r3
 8006d4e:	2200      	movs	r2, #0
 8006d50:	2300      	movs	r3, #0
 8006d52:	4620      	mov	r0, r4
 8006d54:	4629      	mov	r1, r5
 8006d56:	f7f9 feb7 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d5a:	b108      	cbz	r0, 8006d60 <__cvt+0xa4>
 8006d5c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006d60:	2230      	movs	r2, #48	; 0x30
 8006d62:	9b03      	ldr	r3, [sp, #12]
 8006d64:	454b      	cmp	r3, r9
 8006d66:	d307      	bcc.n	8006d78 <__cvt+0xbc>
 8006d68:	9b03      	ldr	r3, [sp, #12]
 8006d6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d6c:	1bdb      	subs	r3, r3, r7
 8006d6e:	4638      	mov	r0, r7
 8006d70:	6013      	str	r3, [r2, #0]
 8006d72:	b004      	add	sp, #16
 8006d74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d78:	1c59      	adds	r1, r3, #1
 8006d7a:	9103      	str	r1, [sp, #12]
 8006d7c:	701a      	strb	r2, [r3, #0]
 8006d7e:	e7f0      	b.n	8006d62 <__cvt+0xa6>

08006d80 <__exponent>:
 8006d80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d82:	4603      	mov	r3, r0
 8006d84:	2900      	cmp	r1, #0
 8006d86:	bfb8      	it	lt
 8006d88:	4249      	neglt	r1, r1
 8006d8a:	f803 2b02 	strb.w	r2, [r3], #2
 8006d8e:	bfb4      	ite	lt
 8006d90:	222d      	movlt	r2, #45	; 0x2d
 8006d92:	222b      	movge	r2, #43	; 0x2b
 8006d94:	2909      	cmp	r1, #9
 8006d96:	7042      	strb	r2, [r0, #1]
 8006d98:	dd2a      	ble.n	8006df0 <__exponent+0x70>
 8006d9a:	f10d 0407 	add.w	r4, sp, #7
 8006d9e:	46a4      	mov	ip, r4
 8006da0:	270a      	movs	r7, #10
 8006da2:	46a6      	mov	lr, r4
 8006da4:	460a      	mov	r2, r1
 8006da6:	fb91 f6f7 	sdiv	r6, r1, r7
 8006daa:	fb07 1516 	mls	r5, r7, r6, r1
 8006dae:	3530      	adds	r5, #48	; 0x30
 8006db0:	2a63      	cmp	r2, #99	; 0x63
 8006db2:	f104 34ff 	add.w	r4, r4, #4294967295
 8006db6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006dba:	4631      	mov	r1, r6
 8006dbc:	dcf1      	bgt.n	8006da2 <__exponent+0x22>
 8006dbe:	3130      	adds	r1, #48	; 0x30
 8006dc0:	f1ae 0502 	sub.w	r5, lr, #2
 8006dc4:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006dc8:	1c44      	adds	r4, r0, #1
 8006dca:	4629      	mov	r1, r5
 8006dcc:	4561      	cmp	r1, ip
 8006dce:	d30a      	bcc.n	8006de6 <__exponent+0x66>
 8006dd0:	f10d 0209 	add.w	r2, sp, #9
 8006dd4:	eba2 020e 	sub.w	r2, r2, lr
 8006dd8:	4565      	cmp	r5, ip
 8006dda:	bf88      	it	hi
 8006ddc:	2200      	movhi	r2, #0
 8006dde:	4413      	add	r3, r2
 8006de0:	1a18      	subs	r0, r3, r0
 8006de2:	b003      	add	sp, #12
 8006de4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006de6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006dea:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006dee:	e7ed      	b.n	8006dcc <__exponent+0x4c>
 8006df0:	2330      	movs	r3, #48	; 0x30
 8006df2:	3130      	adds	r1, #48	; 0x30
 8006df4:	7083      	strb	r3, [r0, #2]
 8006df6:	70c1      	strb	r1, [r0, #3]
 8006df8:	1d03      	adds	r3, r0, #4
 8006dfa:	e7f1      	b.n	8006de0 <__exponent+0x60>

08006dfc <_printf_float>:
 8006dfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e00:	ed2d 8b02 	vpush	{d8}
 8006e04:	b08d      	sub	sp, #52	; 0x34
 8006e06:	460c      	mov	r4, r1
 8006e08:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006e0c:	4616      	mov	r6, r2
 8006e0e:	461f      	mov	r7, r3
 8006e10:	4605      	mov	r5, r0
 8006e12:	f003 fa55 	bl	800a2c0 <_localeconv_r>
 8006e16:	f8d0 a000 	ldr.w	sl, [r0]
 8006e1a:	4650      	mov	r0, sl
 8006e1c:	f7f9 f9d8 	bl	80001d0 <strlen>
 8006e20:	2300      	movs	r3, #0
 8006e22:	930a      	str	r3, [sp, #40]	; 0x28
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	9305      	str	r3, [sp, #20]
 8006e28:	f8d8 3000 	ldr.w	r3, [r8]
 8006e2c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006e30:	3307      	adds	r3, #7
 8006e32:	f023 0307 	bic.w	r3, r3, #7
 8006e36:	f103 0208 	add.w	r2, r3, #8
 8006e3a:	f8c8 2000 	str.w	r2, [r8]
 8006e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e42:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006e46:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006e4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006e4e:	9307      	str	r3, [sp, #28]
 8006e50:	f8cd 8018 	str.w	r8, [sp, #24]
 8006e54:	ee08 0a10 	vmov	s16, r0
 8006e58:	4b9f      	ldr	r3, [pc, #636]	; (80070d8 <_printf_float+0x2dc>)
 8006e5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e62:	f7f9 fe63 	bl	8000b2c <__aeabi_dcmpun>
 8006e66:	bb88      	cbnz	r0, 8006ecc <_printf_float+0xd0>
 8006e68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e6c:	4b9a      	ldr	r3, [pc, #616]	; (80070d8 <_printf_float+0x2dc>)
 8006e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e72:	f7f9 fe3d 	bl	8000af0 <__aeabi_dcmple>
 8006e76:	bb48      	cbnz	r0, 8006ecc <_printf_float+0xd0>
 8006e78:	2200      	movs	r2, #0
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	4640      	mov	r0, r8
 8006e7e:	4649      	mov	r1, r9
 8006e80:	f7f9 fe2c 	bl	8000adc <__aeabi_dcmplt>
 8006e84:	b110      	cbz	r0, 8006e8c <_printf_float+0x90>
 8006e86:	232d      	movs	r3, #45	; 0x2d
 8006e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e8c:	4b93      	ldr	r3, [pc, #588]	; (80070dc <_printf_float+0x2e0>)
 8006e8e:	4894      	ldr	r0, [pc, #592]	; (80070e0 <_printf_float+0x2e4>)
 8006e90:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006e94:	bf94      	ite	ls
 8006e96:	4698      	movls	r8, r3
 8006e98:	4680      	movhi	r8, r0
 8006e9a:	2303      	movs	r3, #3
 8006e9c:	6123      	str	r3, [r4, #16]
 8006e9e:	9b05      	ldr	r3, [sp, #20]
 8006ea0:	f023 0204 	bic.w	r2, r3, #4
 8006ea4:	6022      	str	r2, [r4, #0]
 8006ea6:	f04f 0900 	mov.w	r9, #0
 8006eaa:	9700      	str	r7, [sp, #0]
 8006eac:	4633      	mov	r3, r6
 8006eae:	aa0b      	add	r2, sp, #44	; 0x2c
 8006eb0:	4621      	mov	r1, r4
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	f000 f9d8 	bl	8007268 <_printf_common>
 8006eb8:	3001      	adds	r0, #1
 8006eba:	f040 8090 	bne.w	8006fde <_printf_float+0x1e2>
 8006ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec2:	b00d      	add	sp, #52	; 0x34
 8006ec4:	ecbd 8b02 	vpop	{d8}
 8006ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ecc:	4642      	mov	r2, r8
 8006ece:	464b      	mov	r3, r9
 8006ed0:	4640      	mov	r0, r8
 8006ed2:	4649      	mov	r1, r9
 8006ed4:	f7f9 fe2a 	bl	8000b2c <__aeabi_dcmpun>
 8006ed8:	b140      	cbz	r0, 8006eec <_printf_float+0xf0>
 8006eda:	464b      	mov	r3, r9
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	bfbc      	itt	lt
 8006ee0:	232d      	movlt	r3, #45	; 0x2d
 8006ee2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006ee6:	487f      	ldr	r0, [pc, #508]	; (80070e4 <_printf_float+0x2e8>)
 8006ee8:	4b7f      	ldr	r3, [pc, #508]	; (80070e8 <_printf_float+0x2ec>)
 8006eea:	e7d1      	b.n	8006e90 <_printf_float+0x94>
 8006eec:	6863      	ldr	r3, [r4, #4]
 8006eee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006ef2:	9206      	str	r2, [sp, #24]
 8006ef4:	1c5a      	adds	r2, r3, #1
 8006ef6:	d13f      	bne.n	8006f78 <_printf_float+0x17c>
 8006ef8:	2306      	movs	r3, #6
 8006efa:	6063      	str	r3, [r4, #4]
 8006efc:	9b05      	ldr	r3, [sp, #20]
 8006efe:	6861      	ldr	r1, [r4, #4]
 8006f00:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006f04:	2300      	movs	r3, #0
 8006f06:	9303      	str	r3, [sp, #12]
 8006f08:	ab0a      	add	r3, sp, #40	; 0x28
 8006f0a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006f0e:	ab09      	add	r3, sp, #36	; 0x24
 8006f10:	ec49 8b10 	vmov	d0, r8, r9
 8006f14:	9300      	str	r3, [sp, #0]
 8006f16:	6022      	str	r2, [r4, #0]
 8006f18:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	f7ff fecd 	bl	8006cbc <__cvt>
 8006f22:	9b06      	ldr	r3, [sp, #24]
 8006f24:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f26:	2b47      	cmp	r3, #71	; 0x47
 8006f28:	4680      	mov	r8, r0
 8006f2a:	d108      	bne.n	8006f3e <_printf_float+0x142>
 8006f2c:	1cc8      	adds	r0, r1, #3
 8006f2e:	db02      	blt.n	8006f36 <_printf_float+0x13a>
 8006f30:	6863      	ldr	r3, [r4, #4]
 8006f32:	4299      	cmp	r1, r3
 8006f34:	dd41      	ble.n	8006fba <_printf_float+0x1be>
 8006f36:	f1ab 0b02 	sub.w	fp, fp, #2
 8006f3a:	fa5f fb8b 	uxtb.w	fp, fp
 8006f3e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006f42:	d820      	bhi.n	8006f86 <_printf_float+0x18a>
 8006f44:	3901      	subs	r1, #1
 8006f46:	465a      	mov	r2, fp
 8006f48:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006f4c:	9109      	str	r1, [sp, #36]	; 0x24
 8006f4e:	f7ff ff17 	bl	8006d80 <__exponent>
 8006f52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006f54:	1813      	adds	r3, r2, r0
 8006f56:	2a01      	cmp	r2, #1
 8006f58:	4681      	mov	r9, r0
 8006f5a:	6123      	str	r3, [r4, #16]
 8006f5c:	dc02      	bgt.n	8006f64 <_printf_float+0x168>
 8006f5e:	6822      	ldr	r2, [r4, #0]
 8006f60:	07d2      	lsls	r2, r2, #31
 8006f62:	d501      	bpl.n	8006f68 <_printf_float+0x16c>
 8006f64:	3301      	adds	r3, #1
 8006f66:	6123      	str	r3, [r4, #16]
 8006f68:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d09c      	beq.n	8006eaa <_printf_float+0xae>
 8006f70:	232d      	movs	r3, #45	; 0x2d
 8006f72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f76:	e798      	b.n	8006eaa <_printf_float+0xae>
 8006f78:	9a06      	ldr	r2, [sp, #24]
 8006f7a:	2a47      	cmp	r2, #71	; 0x47
 8006f7c:	d1be      	bne.n	8006efc <_printf_float+0x100>
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d1bc      	bne.n	8006efc <_printf_float+0x100>
 8006f82:	2301      	movs	r3, #1
 8006f84:	e7b9      	b.n	8006efa <_printf_float+0xfe>
 8006f86:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006f8a:	d118      	bne.n	8006fbe <_printf_float+0x1c2>
 8006f8c:	2900      	cmp	r1, #0
 8006f8e:	6863      	ldr	r3, [r4, #4]
 8006f90:	dd0b      	ble.n	8006faa <_printf_float+0x1ae>
 8006f92:	6121      	str	r1, [r4, #16]
 8006f94:	b913      	cbnz	r3, 8006f9c <_printf_float+0x1a0>
 8006f96:	6822      	ldr	r2, [r4, #0]
 8006f98:	07d0      	lsls	r0, r2, #31
 8006f9a:	d502      	bpl.n	8006fa2 <_printf_float+0x1a6>
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	440b      	add	r3, r1
 8006fa0:	6123      	str	r3, [r4, #16]
 8006fa2:	65a1      	str	r1, [r4, #88]	; 0x58
 8006fa4:	f04f 0900 	mov.w	r9, #0
 8006fa8:	e7de      	b.n	8006f68 <_printf_float+0x16c>
 8006faa:	b913      	cbnz	r3, 8006fb2 <_printf_float+0x1b6>
 8006fac:	6822      	ldr	r2, [r4, #0]
 8006fae:	07d2      	lsls	r2, r2, #31
 8006fb0:	d501      	bpl.n	8006fb6 <_printf_float+0x1ba>
 8006fb2:	3302      	adds	r3, #2
 8006fb4:	e7f4      	b.n	8006fa0 <_printf_float+0x1a4>
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e7f2      	b.n	8006fa0 <_printf_float+0x1a4>
 8006fba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006fbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fc0:	4299      	cmp	r1, r3
 8006fc2:	db05      	blt.n	8006fd0 <_printf_float+0x1d4>
 8006fc4:	6823      	ldr	r3, [r4, #0]
 8006fc6:	6121      	str	r1, [r4, #16]
 8006fc8:	07d8      	lsls	r0, r3, #31
 8006fca:	d5ea      	bpl.n	8006fa2 <_printf_float+0x1a6>
 8006fcc:	1c4b      	adds	r3, r1, #1
 8006fce:	e7e7      	b.n	8006fa0 <_printf_float+0x1a4>
 8006fd0:	2900      	cmp	r1, #0
 8006fd2:	bfd4      	ite	le
 8006fd4:	f1c1 0202 	rsble	r2, r1, #2
 8006fd8:	2201      	movgt	r2, #1
 8006fda:	4413      	add	r3, r2
 8006fdc:	e7e0      	b.n	8006fa0 <_printf_float+0x1a4>
 8006fde:	6823      	ldr	r3, [r4, #0]
 8006fe0:	055a      	lsls	r2, r3, #21
 8006fe2:	d407      	bmi.n	8006ff4 <_printf_float+0x1f8>
 8006fe4:	6923      	ldr	r3, [r4, #16]
 8006fe6:	4642      	mov	r2, r8
 8006fe8:	4631      	mov	r1, r6
 8006fea:	4628      	mov	r0, r5
 8006fec:	47b8      	blx	r7
 8006fee:	3001      	adds	r0, #1
 8006ff0:	d12c      	bne.n	800704c <_printf_float+0x250>
 8006ff2:	e764      	b.n	8006ebe <_printf_float+0xc2>
 8006ff4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006ff8:	f240 80e0 	bls.w	80071bc <_printf_float+0x3c0>
 8006ffc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007000:	2200      	movs	r2, #0
 8007002:	2300      	movs	r3, #0
 8007004:	f7f9 fd60 	bl	8000ac8 <__aeabi_dcmpeq>
 8007008:	2800      	cmp	r0, #0
 800700a:	d034      	beq.n	8007076 <_printf_float+0x27a>
 800700c:	4a37      	ldr	r2, [pc, #220]	; (80070ec <_printf_float+0x2f0>)
 800700e:	2301      	movs	r3, #1
 8007010:	4631      	mov	r1, r6
 8007012:	4628      	mov	r0, r5
 8007014:	47b8      	blx	r7
 8007016:	3001      	adds	r0, #1
 8007018:	f43f af51 	beq.w	8006ebe <_printf_float+0xc2>
 800701c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007020:	429a      	cmp	r2, r3
 8007022:	db02      	blt.n	800702a <_printf_float+0x22e>
 8007024:	6823      	ldr	r3, [r4, #0]
 8007026:	07d8      	lsls	r0, r3, #31
 8007028:	d510      	bpl.n	800704c <_printf_float+0x250>
 800702a:	ee18 3a10 	vmov	r3, s16
 800702e:	4652      	mov	r2, sl
 8007030:	4631      	mov	r1, r6
 8007032:	4628      	mov	r0, r5
 8007034:	47b8      	blx	r7
 8007036:	3001      	adds	r0, #1
 8007038:	f43f af41 	beq.w	8006ebe <_printf_float+0xc2>
 800703c:	f04f 0800 	mov.w	r8, #0
 8007040:	f104 091a 	add.w	r9, r4, #26
 8007044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007046:	3b01      	subs	r3, #1
 8007048:	4543      	cmp	r3, r8
 800704a:	dc09      	bgt.n	8007060 <_printf_float+0x264>
 800704c:	6823      	ldr	r3, [r4, #0]
 800704e:	079b      	lsls	r3, r3, #30
 8007050:	f100 8105 	bmi.w	800725e <_printf_float+0x462>
 8007054:	68e0      	ldr	r0, [r4, #12]
 8007056:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007058:	4298      	cmp	r0, r3
 800705a:	bfb8      	it	lt
 800705c:	4618      	movlt	r0, r3
 800705e:	e730      	b.n	8006ec2 <_printf_float+0xc6>
 8007060:	2301      	movs	r3, #1
 8007062:	464a      	mov	r2, r9
 8007064:	4631      	mov	r1, r6
 8007066:	4628      	mov	r0, r5
 8007068:	47b8      	blx	r7
 800706a:	3001      	adds	r0, #1
 800706c:	f43f af27 	beq.w	8006ebe <_printf_float+0xc2>
 8007070:	f108 0801 	add.w	r8, r8, #1
 8007074:	e7e6      	b.n	8007044 <_printf_float+0x248>
 8007076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007078:	2b00      	cmp	r3, #0
 800707a:	dc39      	bgt.n	80070f0 <_printf_float+0x2f4>
 800707c:	4a1b      	ldr	r2, [pc, #108]	; (80070ec <_printf_float+0x2f0>)
 800707e:	2301      	movs	r3, #1
 8007080:	4631      	mov	r1, r6
 8007082:	4628      	mov	r0, r5
 8007084:	47b8      	blx	r7
 8007086:	3001      	adds	r0, #1
 8007088:	f43f af19 	beq.w	8006ebe <_printf_float+0xc2>
 800708c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007090:	4313      	orrs	r3, r2
 8007092:	d102      	bne.n	800709a <_printf_float+0x29e>
 8007094:	6823      	ldr	r3, [r4, #0]
 8007096:	07d9      	lsls	r1, r3, #31
 8007098:	d5d8      	bpl.n	800704c <_printf_float+0x250>
 800709a:	ee18 3a10 	vmov	r3, s16
 800709e:	4652      	mov	r2, sl
 80070a0:	4631      	mov	r1, r6
 80070a2:	4628      	mov	r0, r5
 80070a4:	47b8      	blx	r7
 80070a6:	3001      	adds	r0, #1
 80070a8:	f43f af09 	beq.w	8006ebe <_printf_float+0xc2>
 80070ac:	f04f 0900 	mov.w	r9, #0
 80070b0:	f104 0a1a 	add.w	sl, r4, #26
 80070b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070b6:	425b      	negs	r3, r3
 80070b8:	454b      	cmp	r3, r9
 80070ba:	dc01      	bgt.n	80070c0 <_printf_float+0x2c4>
 80070bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070be:	e792      	b.n	8006fe6 <_printf_float+0x1ea>
 80070c0:	2301      	movs	r3, #1
 80070c2:	4652      	mov	r2, sl
 80070c4:	4631      	mov	r1, r6
 80070c6:	4628      	mov	r0, r5
 80070c8:	47b8      	blx	r7
 80070ca:	3001      	adds	r0, #1
 80070cc:	f43f aef7 	beq.w	8006ebe <_printf_float+0xc2>
 80070d0:	f109 0901 	add.w	r9, r9, #1
 80070d4:	e7ee      	b.n	80070b4 <_printf_float+0x2b8>
 80070d6:	bf00      	nop
 80070d8:	7fefffff 	.word	0x7fefffff
 80070dc:	0800c638 	.word	0x0800c638
 80070e0:	0800c63c 	.word	0x0800c63c
 80070e4:	0800c644 	.word	0x0800c644
 80070e8:	0800c640 	.word	0x0800c640
 80070ec:	0800caa1 	.word	0x0800caa1
 80070f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070f4:	429a      	cmp	r2, r3
 80070f6:	bfa8      	it	ge
 80070f8:	461a      	movge	r2, r3
 80070fa:	2a00      	cmp	r2, #0
 80070fc:	4691      	mov	r9, r2
 80070fe:	dc37      	bgt.n	8007170 <_printf_float+0x374>
 8007100:	f04f 0b00 	mov.w	fp, #0
 8007104:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007108:	f104 021a 	add.w	r2, r4, #26
 800710c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800710e:	9305      	str	r3, [sp, #20]
 8007110:	eba3 0309 	sub.w	r3, r3, r9
 8007114:	455b      	cmp	r3, fp
 8007116:	dc33      	bgt.n	8007180 <_printf_float+0x384>
 8007118:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800711c:	429a      	cmp	r2, r3
 800711e:	db3b      	blt.n	8007198 <_printf_float+0x39c>
 8007120:	6823      	ldr	r3, [r4, #0]
 8007122:	07da      	lsls	r2, r3, #31
 8007124:	d438      	bmi.n	8007198 <_printf_float+0x39c>
 8007126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007128:	9a05      	ldr	r2, [sp, #20]
 800712a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800712c:	1a9a      	subs	r2, r3, r2
 800712e:	eba3 0901 	sub.w	r9, r3, r1
 8007132:	4591      	cmp	r9, r2
 8007134:	bfa8      	it	ge
 8007136:	4691      	movge	r9, r2
 8007138:	f1b9 0f00 	cmp.w	r9, #0
 800713c:	dc35      	bgt.n	80071aa <_printf_float+0x3ae>
 800713e:	f04f 0800 	mov.w	r8, #0
 8007142:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007146:	f104 0a1a 	add.w	sl, r4, #26
 800714a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800714e:	1a9b      	subs	r3, r3, r2
 8007150:	eba3 0309 	sub.w	r3, r3, r9
 8007154:	4543      	cmp	r3, r8
 8007156:	f77f af79 	ble.w	800704c <_printf_float+0x250>
 800715a:	2301      	movs	r3, #1
 800715c:	4652      	mov	r2, sl
 800715e:	4631      	mov	r1, r6
 8007160:	4628      	mov	r0, r5
 8007162:	47b8      	blx	r7
 8007164:	3001      	adds	r0, #1
 8007166:	f43f aeaa 	beq.w	8006ebe <_printf_float+0xc2>
 800716a:	f108 0801 	add.w	r8, r8, #1
 800716e:	e7ec      	b.n	800714a <_printf_float+0x34e>
 8007170:	4613      	mov	r3, r2
 8007172:	4631      	mov	r1, r6
 8007174:	4642      	mov	r2, r8
 8007176:	4628      	mov	r0, r5
 8007178:	47b8      	blx	r7
 800717a:	3001      	adds	r0, #1
 800717c:	d1c0      	bne.n	8007100 <_printf_float+0x304>
 800717e:	e69e      	b.n	8006ebe <_printf_float+0xc2>
 8007180:	2301      	movs	r3, #1
 8007182:	4631      	mov	r1, r6
 8007184:	4628      	mov	r0, r5
 8007186:	9205      	str	r2, [sp, #20]
 8007188:	47b8      	blx	r7
 800718a:	3001      	adds	r0, #1
 800718c:	f43f ae97 	beq.w	8006ebe <_printf_float+0xc2>
 8007190:	9a05      	ldr	r2, [sp, #20]
 8007192:	f10b 0b01 	add.w	fp, fp, #1
 8007196:	e7b9      	b.n	800710c <_printf_float+0x310>
 8007198:	ee18 3a10 	vmov	r3, s16
 800719c:	4652      	mov	r2, sl
 800719e:	4631      	mov	r1, r6
 80071a0:	4628      	mov	r0, r5
 80071a2:	47b8      	blx	r7
 80071a4:	3001      	adds	r0, #1
 80071a6:	d1be      	bne.n	8007126 <_printf_float+0x32a>
 80071a8:	e689      	b.n	8006ebe <_printf_float+0xc2>
 80071aa:	9a05      	ldr	r2, [sp, #20]
 80071ac:	464b      	mov	r3, r9
 80071ae:	4442      	add	r2, r8
 80071b0:	4631      	mov	r1, r6
 80071b2:	4628      	mov	r0, r5
 80071b4:	47b8      	blx	r7
 80071b6:	3001      	adds	r0, #1
 80071b8:	d1c1      	bne.n	800713e <_printf_float+0x342>
 80071ba:	e680      	b.n	8006ebe <_printf_float+0xc2>
 80071bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80071be:	2a01      	cmp	r2, #1
 80071c0:	dc01      	bgt.n	80071c6 <_printf_float+0x3ca>
 80071c2:	07db      	lsls	r3, r3, #31
 80071c4:	d538      	bpl.n	8007238 <_printf_float+0x43c>
 80071c6:	2301      	movs	r3, #1
 80071c8:	4642      	mov	r2, r8
 80071ca:	4631      	mov	r1, r6
 80071cc:	4628      	mov	r0, r5
 80071ce:	47b8      	blx	r7
 80071d0:	3001      	adds	r0, #1
 80071d2:	f43f ae74 	beq.w	8006ebe <_printf_float+0xc2>
 80071d6:	ee18 3a10 	vmov	r3, s16
 80071da:	4652      	mov	r2, sl
 80071dc:	4631      	mov	r1, r6
 80071de:	4628      	mov	r0, r5
 80071e0:	47b8      	blx	r7
 80071e2:	3001      	adds	r0, #1
 80071e4:	f43f ae6b 	beq.w	8006ebe <_printf_float+0xc2>
 80071e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80071ec:	2200      	movs	r2, #0
 80071ee:	2300      	movs	r3, #0
 80071f0:	f7f9 fc6a 	bl	8000ac8 <__aeabi_dcmpeq>
 80071f4:	b9d8      	cbnz	r0, 800722e <_printf_float+0x432>
 80071f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071f8:	f108 0201 	add.w	r2, r8, #1
 80071fc:	3b01      	subs	r3, #1
 80071fe:	4631      	mov	r1, r6
 8007200:	4628      	mov	r0, r5
 8007202:	47b8      	blx	r7
 8007204:	3001      	adds	r0, #1
 8007206:	d10e      	bne.n	8007226 <_printf_float+0x42a>
 8007208:	e659      	b.n	8006ebe <_printf_float+0xc2>
 800720a:	2301      	movs	r3, #1
 800720c:	4652      	mov	r2, sl
 800720e:	4631      	mov	r1, r6
 8007210:	4628      	mov	r0, r5
 8007212:	47b8      	blx	r7
 8007214:	3001      	adds	r0, #1
 8007216:	f43f ae52 	beq.w	8006ebe <_printf_float+0xc2>
 800721a:	f108 0801 	add.w	r8, r8, #1
 800721e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007220:	3b01      	subs	r3, #1
 8007222:	4543      	cmp	r3, r8
 8007224:	dcf1      	bgt.n	800720a <_printf_float+0x40e>
 8007226:	464b      	mov	r3, r9
 8007228:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800722c:	e6dc      	b.n	8006fe8 <_printf_float+0x1ec>
 800722e:	f04f 0800 	mov.w	r8, #0
 8007232:	f104 0a1a 	add.w	sl, r4, #26
 8007236:	e7f2      	b.n	800721e <_printf_float+0x422>
 8007238:	2301      	movs	r3, #1
 800723a:	4642      	mov	r2, r8
 800723c:	e7df      	b.n	80071fe <_printf_float+0x402>
 800723e:	2301      	movs	r3, #1
 8007240:	464a      	mov	r2, r9
 8007242:	4631      	mov	r1, r6
 8007244:	4628      	mov	r0, r5
 8007246:	47b8      	blx	r7
 8007248:	3001      	adds	r0, #1
 800724a:	f43f ae38 	beq.w	8006ebe <_printf_float+0xc2>
 800724e:	f108 0801 	add.w	r8, r8, #1
 8007252:	68e3      	ldr	r3, [r4, #12]
 8007254:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007256:	1a5b      	subs	r3, r3, r1
 8007258:	4543      	cmp	r3, r8
 800725a:	dcf0      	bgt.n	800723e <_printf_float+0x442>
 800725c:	e6fa      	b.n	8007054 <_printf_float+0x258>
 800725e:	f04f 0800 	mov.w	r8, #0
 8007262:	f104 0919 	add.w	r9, r4, #25
 8007266:	e7f4      	b.n	8007252 <_printf_float+0x456>

08007268 <_printf_common>:
 8007268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800726c:	4616      	mov	r6, r2
 800726e:	4699      	mov	r9, r3
 8007270:	688a      	ldr	r2, [r1, #8]
 8007272:	690b      	ldr	r3, [r1, #16]
 8007274:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007278:	4293      	cmp	r3, r2
 800727a:	bfb8      	it	lt
 800727c:	4613      	movlt	r3, r2
 800727e:	6033      	str	r3, [r6, #0]
 8007280:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007284:	4607      	mov	r7, r0
 8007286:	460c      	mov	r4, r1
 8007288:	b10a      	cbz	r2, 800728e <_printf_common+0x26>
 800728a:	3301      	adds	r3, #1
 800728c:	6033      	str	r3, [r6, #0]
 800728e:	6823      	ldr	r3, [r4, #0]
 8007290:	0699      	lsls	r1, r3, #26
 8007292:	bf42      	ittt	mi
 8007294:	6833      	ldrmi	r3, [r6, #0]
 8007296:	3302      	addmi	r3, #2
 8007298:	6033      	strmi	r3, [r6, #0]
 800729a:	6825      	ldr	r5, [r4, #0]
 800729c:	f015 0506 	ands.w	r5, r5, #6
 80072a0:	d106      	bne.n	80072b0 <_printf_common+0x48>
 80072a2:	f104 0a19 	add.w	sl, r4, #25
 80072a6:	68e3      	ldr	r3, [r4, #12]
 80072a8:	6832      	ldr	r2, [r6, #0]
 80072aa:	1a9b      	subs	r3, r3, r2
 80072ac:	42ab      	cmp	r3, r5
 80072ae:	dc26      	bgt.n	80072fe <_printf_common+0x96>
 80072b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80072b4:	1e13      	subs	r3, r2, #0
 80072b6:	6822      	ldr	r2, [r4, #0]
 80072b8:	bf18      	it	ne
 80072ba:	2301      	movne	r3, #1
 80072bc:	0692      	lsls	r2, r2, #26
 80072be:	d42b      	bmi.n	8007318 <_printf_common+0xb0>
 80072c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80072c4:	4649      	mov	r1, r9
 80072c6:	4638      	mov	r0, r7
 80072c8:	47c0      	blx	r8
 80072ca:	3001      	adds	r0, #1
 80072cc:	d01e      	beq.n	800730c <_printf_common+0xa4>
 80072ce:	6823      	ldr	r3, [r4, #0]
 80072d0:	68e5      	ldr	r5, [r4, #12]
 80072d2:	6832      	ldr	r2, [r6, #0]
 80072d4:	f003 0306 	and.w	r3, r3, #6
 80072d8:	2b04      	cmp	r3, #4
 80072da:	bf08      	it	eq
 80072dc:	1aad      	subeq	r5, r5, r2
 80072de:	68a3      	ldr	r3, [r4, #8]
 80072e0:	6922      	ldr	r2, [r4, #16]
 80072e2:	bf0c      	ite	eq
 80072e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072e8:	2500      	movne	r5, #0
 80072ea:	4293      	cmp	r3, r2
 80072ec:	bfc4      	itt	gt
 80072ee:	1a9b      	subgt	r3, r3, r2
 80072f0:	18ed      	addgt	r5, r5, r3
 80072f2:	2600      	movs	r6, #0
 80072f4:	341a      	adds	r4, #26
 80072f6:	42b5      	cmp	r5, r6
 80072f8:	d11a      	bne.n	8007330 <_printf_common+0xc8>
 80072fa:	2000      	movs	r0, #0
 80072fc:	e008      	b.n	8007310 <_printf_common+0xa8>
 80072fe:	2301      	movs	r3, #1
 8007300:	4652      	mov	r2, sl
 8007302:	4649      	mov	r1, r9
 8007304:	4638      	mov	r0, r7
 8007306:	47c0      	blx	r8
 8007308:	3001      	adds	r0, #1
 800730a:	d103      	bne.n	8007314 <_printf_common+0xac>
 800730c:	f04f 30ff 	mov.w	r0, #4294967295
 8007310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007314:	3501      	adds	r5, #1
 8007316:	e7c6      	b.n	80072a6 <_printf_common+0x3e>
 8007318:	18e1      	adds	r1, r4, r3
 800731a:	1c5a      	adds	r2, r3, #1
 800731c:	2030      	movs	r0, #48	; 0x30
 800731e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007322:	4422      	add	r2, r4
 8007324:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007328:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800732c:	3302      	adds	r3, #2
 800732e:	e7c7      	b.n	80072c0 <_printf_common+0x58>
 8007330:	2301      	movs	r3, #1
 8007332:	4622      	mov	r2, r4
 8007334:	4649      	mov	r1, r9
 8007336:	4638      	mov	r0, r7
 8007338:	47c0      	blx	r8
 800733a:	3001      	adds	r0, #1
 800733c:	d0e6      	beq.n	800730c <_printf_common+0xa4>
 800733e:	3601      	adds	r6, #1
 8007340:	e7d9      	b.n	80072f6 <_printf_common+0x8e>
	...

08007344 <_printf_i>:
 8007344:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007348:	7e0f      	ldrb	r7, [r1, #24]
 800734a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800734c:	2f78      	cmp	r7, #120	; 0x78
 800734e:	4691      	mov	r9, r2
 8007350:	4680      	mov	r8, r0
 8007352:	460c      	mov	r4, r1
 8007354:	469a      	mov	sl, r3
 8007356:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800735a:	d807      	bhi.n	800736c <_printf_i+0x28>
 800735c:	2f62      	cmp	r7, #98	; 0x62
 800735e:	d80a      	bhi.n	8007376 <_printf_i+0x32>
 8007360:	2f00      	cmp	r7, #0
 8007362:	f000 80d8 	beq.w	8007516 <_printf_i+0x1d2>
 8007366:	2f58      	cmp	r7, #88	; 0x58
 8007368:	f000 80a3 	beq.w	80074b2 <_printf_i+0x16e>
 800736c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007370:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007374:	e03a      	b.n	80073ec <_printf_i+0xa8>
 8007376:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800737a:	2b15      	cmp	r3, #21
 800737c:	d8f6      	bhi.n	800736c <_printf_i+0x28>
 800737e:	a101      	add	r1, pc, #4	; (adr r1, 8007384 <_printf_i+0x40>)
 8007380:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007384:	080073dd 	.word	0x080073dd
 8007388:	080073f1 	.word	0x080073f1
 800738c:	0800736d 	.word	0x0800736d
 8007390:	0800736d 	.word	0x0800736d
 8007394:	0800736d 	.word	0x0800736d
 8007398:	0800736d 	.word	0x0800736d
 800739c:	080073f1 	.word	0x080073f1
 80073a0:	0800736d 	.word	0x0800736d
 80073a4:	0800736d 	.word	0x0800736d
 80073a8:	0800736d 	.word	0x0800736d
 80073ac:	0800736d 	.word	0x0800736d
 80073b0:	080074fd 	.word	0x080074fd
 80073b4:	08007421 	.word	0x08007421
 80073b8:	080074df 	.word	0x080074df
 80073bc:	0800736d 	.word	0x0800736d
 80073c0:	0800736d 	.word	0x0800736d
 80073c4:	0800751f 	.word	0x0800751f
 80073c8:	0800736d 	.word	0x0800736d
 80073cc:	08007421 	.word	0x08007421
 80073d0:	0800736d 	.word	0x0800736d
 80073d4:	0800736d 	.word	0x0800736d
 80073d8:	080074e7 	.word	0x080074e7
 80073dc:	682b      	ldr	r3, [r5, #0]
 80073de:	1d1a      	adds	r2, r3, #4
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	602a      	str	r2, [r5, #0]
 80073e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80073e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073ec:	2301      	movs	r3, #1
 80073ee:	e0a3      	b.n	8007538 <_printf_i+0x1f4>
 80073f0:	6820      	ldr	r0, [r4, #0]
 80073f2:	6829      	ldr	r1, [r5, #0]
 80073f4:	0606      	lsls	r6, r0, #24
 80073f6:	f101 0304 	add.w	r3, r1, #4
 80073fa:	d50a      	bpl.n	8007412 <_printf_i+0xce>
 80073fc:	680e      	ldr	r6, [r1, #0]
 80073fe:	602b      	str	r3, [r5, #0]
 8007400:	2e00      	cmp	r6, #0
 8007402:	da03      	bge.n	800740c <_printf_i+0xc8>
 8007404:	232d      	movs	r3, #45	; 0x2d
 8007406:	4276      	negs	r6, r6
 8007408:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800740c:	485e      	ldr	r0, [pc, #376]	; (8007588 <_printf_i+0x244>)
 800740e:	230a      	movs	r3, #10
 8007410:	e019      	b.n	8007446 <_printf_i+0x102>
 8007412:	680e      	ldr	r6, [r1, #0]
 8007414:	602b      	str	r3, [r5, #0]
 8007416:	f010 0f40 	tst.w	r0, #64	; 0x40
 800741a:	bf18      	it	ne
 800741c:	b236      	sxthne	r6, r6
 800741e:	e7ef      	b.n	8007400 <_printf_i+0xbc>
 8007420:	682b      	ldr	r3, [r5, #0]
 8007422:	6820      	ldr	r0, [r4, #0]
 8007424:	1d19      	adds	r1, r3, #4
 8007426:	6029      	str	r1, [r5, #0]
 8007428:	0601      	lsls	r1, r0, #24
 800742a:	d501      	bpl.n	8007430 <_printf_i+0xec>
 800742c:	681e      	ldr	r6, [r3, #0]
 800742e:	e002      	b.n	8007436 <_printf_i+0xf2>
 8007430:	0646      	lsls	r6, r0, #25
 8007432:	d5fb      	bpl.n	800742c <_printf_i+0xe8>
 8007434:	881e      	ldrh	r6, [r3, #0]
 8007436:	4854      	ldr	r0, [pc, #336]	; (8007588 <_printf_i+0x244>)
 8007438:	2f6f      	cmp	r7, #111	; 0x6f
 800743a:	bf0c      	ite	eq
 800743c:	2308      	moveq	r3, #8
 800743e:	230a      	movne	r3, #10
 8007440:	2100      	movs	r1, #0
 8007442:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007446:	6865      	ldr	r5, [r4, #4]
 8007448:	60a5      	str	r5, [r4, #8]
 800744a:	2d00      	cmp	r5, #0
 800744c:	bfa2      	ittt	ge
 800744e:	6821      	ldrge	r1, [r4, #0]
 8007450:	f021 0104 	bicge.w	r1, r1, #4
 8007454:	6021      	strge	r1, [r4, #0]
 8007456:	b90e      	cbnz	r6, 800745c <_printf_i+0x118>
 8007458:	2d00      	cmp	r5, #0
 800745a:	d04d      	beq.n	80074f8 <_printf_i+0x1b4>
 800745c:	4615      	mov	r5, r2
 800745e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007462:	fb03 6711 	mls	r7, r3, r1, r6
 8007466:	5dc7      	ldrb	r7, [r0, r7]
 8007468:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800746c:	4637      	mov	r7, r6
 800746e:	42bb      	cmp	r3, r7
 8007470:	460e      	mov	r6, r1
 8007472:	d9f4      	bls.n	800745e <_printf_i+0x11a>
 8007474:	2b08      	cmp	r3, #8
 8007476:	d10b      	bne.n	8007490 <_printf_i+0x14c>
 8007478:	6823      	ldr	r3, [r4, #0]
 800747a:	07de      	lsls	r6, r3, #31
 800747c:	d508      	bpl.n	8007490 <_printf_i+0x14c>
 800747e:	6923      	ldr	r3, [r4, #16]
 8007480:	6861      	ldr	r1, [r4, #4]
 8007482:	4299      	cmp	r1, r3
 8007484:	bfde      	ittt	le
 8007486:	2330      	movle	r3, #48	; 0x30
 8007488:	f805 3c01 	strble.w	r3, [r5, #-1]
 800748c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007490:	1b52      	subs	r2, r2, r5
 8007492:	6122      	str	r2, [r4, #16]
 8007494:	f8cd a000 	str.w	sl, [sp]
 8007498:	464b      	mov	r3, r9
 800749a:	aa03      	add	r2, sp, #12
 800749c:	4621      	mov	r1, r4
 800749e:	4640      	mov	r0, r8
 80074a0:	f7ff fee2 	bl	8007268 <_printf_common>
 80074a4:	3001      	adds	r0, #1
 80074a6:	d14c      	bne.n	8007542 <_printf_i+0x1fe>
 80074a8:	f04f 30ff 	mov.w	r0, #4294967295
 80074ac:	b004      	add	sp, #16
 80074ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074b2:	4835      	ldr	r0, [pc, #212]	; (8007588 <_printf_i+0x244>)
 80074b4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80074b8:	6829      	ldr	r1, [r5, #0]
 80074ba:	6823      	ldr	r3, [r4, #0]
 80074bc:	f851 6b04 	ldr.w	r6, [r1], #4
 80074c0:	6029      	str	r1, [r5, #0]
 80074c2:	061d      	lsls	r5, r3, #24
 80074c4:	d514      	bpl.n	80074f0 <_printf_i+0x1ac>
 80074c6:	07df      	lsls	r7, r3, #31
 80074c8:	bf44      	itt	mi
 80074ca:	f043 0320 	orrmi.w	r3, r3, #32
 80074ce:	6023      	strmi	r3, [r4, #0]
 80074d0:	b91e      	cbnz	r6, 80074da <_printf_i+0x196>
 80074d2:	6823      	ldr	r3, [r4, #0]
 80074d4:	f023 0320 	bic.w	r3, r3, #32
 80074d8:	6023      	str	r3, [r4, #0]
 80074da:	2310      	movs	r3, #16
 80074dc:	e7b0      	b.n	8007440 <_printf_i+0xfc>
 80074de:	6823      	ldr	r3, [r4, #0]
 80074e0:	f043 0320 	orr.w	r3, r3, #32
 80074e4:	6023      	str	r3, [r4, #0]
 80074e6:	2378      	movs	r3, #120	; 0x78
 80074e8:	4828      	ldr	r0, [pc, #160]	; (800758c <_printf_i+0x248>)
 80074ea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80074ee:	e7e3      	b.n	80074b8 <_printf_i+0x174>
 80074f0:	0659      	lsls	r1, r3, #25
 80074f2:	bf48      	it	mi
 80074f4:	b2b6      	uxthmi	r6, r6
 80074f6:	e7e6      	b.n	80074c6 <_printf_i+0x182>
 80074f8:	4615      	mov	r5, r2
 80074fa:	e7bb      	b.n	8007474 <_printf_i+0x130>
 80074fc:	682b      	ldr	r3, [r5, #0]
 80074fe:	6826      	ldr	r6, [r4, #0]
 8007500:	6961      	ldr	r1, [r4, #20]
 8007502:	1d18      	adds	r0, r3, #4
 8007504:	6028      	str	r0, [r5, #0]
 8007506:	0635      	lsls	r5, r6, #24
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	d501      	bpl.n	8007510 <_printf_i+0x1cc>
 800750c:	6019      	str	r1, [r3, #0]
 800750e:	e002      	b.n	8007516 <_printf_i+0x1d2>
 8007510:	0670      	lsls	r0, r6, #25
 8007512:	d5fb      	bpl.n	800750c <_printf_i+0x1c8>
 8007514:	8019      	strh	r1, [r3, #0]
 8007516:	2300      	movs	r3, #0
 8007518:	6123      	str	r3, [r4, #16]
 800751a:	4615      	mov	r5, r2
 800751c:	e7ba      	b.n	8007494 <_printf_i+0x150>
 800751e:	682b      	ldr	r3, [r5, #0]
 8007520:	1d1a      	adds	r2, r3, #4
 8007522:	602a      	str	r2, [r5, #0]
 8007524:	681d      	ldr	r5, [r3, #0]
 8007526:	6862      	ldr	r2, [r4, #4]
 8007528:	2100      	movs	r1, #0
 800752a:	4628      	mov	r0, r5
 800752c:	f7f8 fe58 	bl	80001e0 <memchr>
 8007530:	b108      	cbz	r0, 8007536 <_printf_i+0x1f2>
 8007532:	1b40      	subs	r0, r0, r5
 8007534:	6060      	str	r0, [r4, #4]
 8007536:	6863      	ldr	r3, [r4, #4]
 8007538:	6123      	str	r3, [r4, #16]
 800753a:	2300      	movs	r3, #0
 800753c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007540:	e7a8      	b.n	8007494 <_printf_i+0x150>
 8007542:	6923      	ldr	r3, [r4, #16]
 8007544:	462a      	mov	r2, r5
 8007546:	4649      	mov	r1, r9
 8007548:	4640      	mov	r0, r8
 800754a:	47d0      	blx	sl
 800754c:	3001      	adds	r0, #1
 800754e:	d0ab      	beq.n	80074a8 <_printf_i+0x164>
 8007550:	6823      	ldr	r3, [r4, #0]
 8007552:	079b      	lsls	r3, r3, #30
 8007554:	d413      	bmi.n	800757e <_printf_i+0x23a>
 8007556:	68e0      	ldr	r0, [r4, #12]
 8007558:	9b03      	ldr	r3, [sp, #12]
 800755a:	4298      	cmp	r0, r3
 800755c:	bfb8      	it	lt
 800755e:	4618      	movlt	r0, r3
 8007560:	e7a4      	b.n	80074ac <_printf_i+0x168>
 8007562:	2301      	movs	r3, #1
 8007564:	4632      	mov	r2, r6
 8007566:	4649      	mov	r1, r9
 8007568:	4640      	mov	r0, r8
 800756a:	47d0      	blx	sl
 800756c:	3001      	adds	r0, #1
 800756e:	d09b      	beq.n	80074a8 <_printf_i+0x164>
 8007570:	3501      	adds	r5, #1
 8007572:	68e3      	ldr	r3, [r4, #12]
 8007574:	9903      	ldr	r1, [sp, #12]
 8007576:	1a5b      	subs	r3, r3, r1
 8007578:	42ab      	cmp	r3, r5
 800757a:	dcf2      	bgt.n	8007562 <_printf_i+0x21e>
 800757c:	e7eb      	b.n	8007556 <_printf_i+0x212>
 800757e:	2500      	movs	r5, #0
 8007580:	f104 0619 	add.w	r6, r4, #25
 8007584:	e7f5      	b.n	8007572 <_printf_i+0x22e>
 8007586:	bf00      	nop
 8007588:	0800c648 	.word	0x0800c648
 800758c:	0800c659 	.word	0x0800c659

08007590 <_scanf_float>:
 8007590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007594:	b087      	sub	sp, #28
 8007596:	4617      	mov	r7, r2
 8007598:	9303      	str	r3, [sp, #12]
 800759a:	688b      	ldr	r3, [r1, #8]
 800759c:	1e5a      	subs	r2, r3, #1
 800759e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80075a2:	bf83      	ittte	hi
 80075a4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80075a8:	195b      	addhi	r3, r3, r5
 80075aa:	9302      	strhi	r3, [sp, #8]
 80075ac:	2300      	movls	r3, #0
 80075ae:	bf86      	itte	hi
 80075b0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80075b4:	608b      	strhi	r3, [r1, #8]
 80075b6:	9302      	strls	r3, [sp, #8]
 80075b8:	680b      	ldr	r3, [r1, #0]
 80075ba:	468b      	mov	fp, r1
 80075bc:	2500      	movs	r5, #0
 80075be:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80075c2:	f84b 3b1c 	str.w	r3, [fp], #28
 80075c6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80075ca:	4680      	mov	r8, r0
 80075cc:	460c      	mov	r4, r1
 80075ce:	465e      	mov	r6, fp
 80075d0:	46aa      	mov	sl, r5
 80075d2:	46a9      	mov	r9, r5
 80075d4:	9501      	str	r5, [sp, #4]
 80075d6:	68a2      	ldr	r2, [r4, #8]
 80075d8:	b152      	cbz	r2, 80075f0 <_scanf_float+0x60>
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	2b4e      	cmp	r3, #78	; 0x4e
 80075e0:	d864      	bhi.n	80076ac <_scanf_float+0x11c>
 80075e2:	2b40      	cmp	r3, #64	; 0x40
 80075e4:	d83c      	bhi.n	8007660 <_scanf_float+0xd0>
 80075e6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80075ea:	b2c8      	uxtb	r0, r1
 80075ec:	280e      	cmp	r0, #14
 80075ee:	d93a      	bls.n	8007666 <_scanf_float+0xd6>
 80075f0:	f1b9 0f00 	cmp.w	r9, #0
 80075f4:	d003      	beq.n	80075fe <_scanf_float+0x6e>
 80075f6:	6823      	ldr	r3, [r4, #0]
 80075f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075fc:	6023      	str	r3, [r4, #0]
 80075fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007602:	f1ba 0f01 	cmp.w	sl, #1
 8007606:	f200 8113 	bhi.w	8007830 <_scanf_float+0x2a0>
 800760a:	455e      	cmp	r6, fp
 800760c:	f200 8105 	bhi.w	800781a <_scanf_float+0x28a>
 8007610:	2501      	movs	r5, #1
 8007612:	4628      	mov	r0, r5
 8007614:	b007      	add	sp, #28
 8007616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800761a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800761e:	2a0d      	cmp	r2, #13
 8007620:	d8e6      	bhi.n	80075f0 <_scanf_float+0x60>
 8007622:	a101      	add	r1, pc, #4	; (adr r1, 8007628 <_scanf_float+0x98>)
 8007624:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007628:	08007767 	.word	0x08007767
 800762c:	080075f1 	.word	0x080075f1
 8007630:	080075f1 	.word	0x080075f1
 8007634:	080075f1 	.word	0x080075f1
 8007638:	080077c7 	.word	0x080077c7
 800763c:	0800779f 	.word	0x0800779f
 8007640:	080075f1 	.word	0x080075f1
 8007644:	080075f1 	.word	0x080075f1
 8007648:	08007775 	.word	0x08007775
 800764c:	080075f1 	.word	0x080075f1
 8007650:	080075f1 	.word	0x080075f1
 8007654:	080075f1 	.word	0x080075f1
 8007658:	080075f1 	.word	0x080075f1
 800765c:	0800772d 	.word	0x0800772d
 8007660:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007664:	e7db      	b.n	800761e <_scanf_float+0x8e>
 8007666:	290e      	cmp	r1, #14
 8007668:	d8c2      	bhi.n	80075f0 <_scanf_float+0x60>
 800766a:	a001      	add	r0, pc, #4	; (adr r0, 8007670 <_scanf_float+0xe0>)
 800766c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007670:	0800771f 	.word	0x0800771f
 8007674:	080075f1 	.word	0x080075f1
 8007678:	0800771f 	.word	0x0800771f
 800767c:	080077b3 	.word	0x080077b3
 8007680:	080075f1 	.word	0x080075f1
 8007684:	080076cd 	.word	0x080076cd
 8007688:	08007709 	.word	0x08007709
 800768c:	08007709 	.word	0x08007709
 8007690:	08007709 	.word	0x08007709
 8007694:	08007709 	.word	0x08007709
 8007698:	08007709 	.word	0x08007709
 800769c:	08007709 	.word	0x08007709
 80076a0:	08007709 	.word	0x08007709
 80076a4:	08007709 	.word	0x08007709
 80076a8:	08007709 	.word	0x08007709
 80076ac:	2b6e      	cmp	r3, #110	; 0x6e
 80076ae:	d809      	bhi.n	80076c4 <_scanf_float+0x134>
 80076b0:	2b60      	cmp	r3, #96	; 0x60
 80076b2:	d8b2      	bhi.n	800761a <_scanf_float+0x8a>
 80076b4:	2b54      	cmp	r3, #84	; 0x54
 80076b6:	d077      	beq.n	80077a8 <_scanf_float+0x218>
 80076b8:	2b59      	cmp	r3, #89	; 0x59
 80076ba:	d199      	bne.n	80075f0 <_scanf_float+0x60>
 80076bc:	2d07      	cmp	r5, #7
 80076be:	d197      	bne.n	80075f0 <_scanf_float+0x60>
 80076c0:	2508      	movs	r5, #8
 80076c2:	e029      	b.n	8007718 <_scanf_float+0x188>
 80076c4:	2b74      	cmp	r3, #116	; 0x74
 80076c6:	d06f      	beq.n	80077a8 <_scanf_float+0x218>
 80076c8:	2b79      	cmp	r3, #121	; 0x79
 80076ca:	e7f6      	b.n	80076ba <_scanf_float+0x12a>
 80076cc:	6821      	ldr	r1, [r4, #0]
 80076ce:	05c8      	lsls	r0, r1, #23
 80076d0:	d51a      	bpl.n	8007708 <_scanf_float+0x178>
 80076d2:	9b02      	ldr	r3, [sp, #8]
 80076d4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80076d8:	6021      	str	r1, [r4, #0]
 80076da:	f109 0901 	add.w	r9, r9, #1
 80076de:	b11b      	cbz	r3, 80076e8 <_scanf_float+0x158>
 80076e0:	3b01      	subs	r3, #1
 80076e2:	3201      	adds	r2, #1
 80076e4:	9302      	str	r3, [sp, #8]
 80076e6:	60a2      	str	r2, [r4, #8]
 80076e8:	68a3      	ldr	r3, [r4, #8]
 80076ea:	3b01      	subs	r3, #1
 80076ec:	60a3      	str	r3, [r4, #8]
 80076ee:	6923      	ldr	r3, [r4, #16]
 80076f0:	3301      	adds	r3, #1
 80076f2:	6123      	str	r3, [r4, #16]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	3b01      	subs	r3, #1
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	607b      	str	r3, [r7, #4]
 80076fc:	f340 8084 	ble.w	8007808 <_scanf_float+0x278>
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	3301      	adds	r3, #1
 8007704:	603b      	str	r3, [r7, #0]
 8007706:	e766      	b.n	80075d6 <_scanf_float+0x46>
 8007708:	eb1a 0f05 	cmn.w	sl, r5
 800770c:	f47f af70 	bne.w	80075f0 <_scanf_float+0x60>
 8007710:	6822      	ldr	r2, [r4, #0]
 8007712:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007716:	6022      	str	r2, [r4, #0]
 8007718:	f806 3b01 	strb.w	r3, [r6], #1
 800771c:	e7e4      	b.n	80076e8 <_scanf_float+0x158>
 800771e:	6822      	ldr	r2, [r4, #0]
 8007720:	0610      	lsls	r0, r2, #24
 8007722:	f57f af65 	bpl.w	80075f0 <_scanf_float+0x60>
 8007726:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800772a:	e7f4      	b.n	8007716 <_scanf_float+0x186>
 800772c:	f1ba 0f00 	cmp.w	sl, #0
 8007730:	d10e      	bne.n	8007750 <_scanf_float+0x1c0>
 8007732:	f1b9 0f00 	cmp.w	r9, #0
 8007736:	d10e      	bne.n	8007756 <_scanf_float+0x1c6>
 8007738:	6822      	ldr	r2, [r4, #0]
 800773a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800773e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007742:	d108      	bne.n	8007756 <_scanf_float+0x1c6>
 8007744:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007748:	6022      	str	r2, [r4, #0]
 800774a:	f04f 0a01 	mov.w	sl, #1
 800774e:	e7e3      	b.n	8007718 <_scanf_float+0x188>
 8007750:	f1ba 0f02 	cmp.w	sl, #2
 8007754:	d055      	beq.n	8007802 <_scanf_float+0x272>
 8007756:	2d01      	cmp	r5, #1
 8007758:	d002      	beq.n	8007760 <_scanf_float+0x1d0>
 800775a:	2d04      	cmp	r5, #4
 800775c:	f47f af48 	bne.w	80075f0 <_scanf_float+0x60>
 8007760:	3501      	adds	r5, #1
 8007762:	b2ed      	uxtb	r5, r5
 8007764:	e7d8      	b.n	8007718 <_scanf_float+0x188>
 8007766:	f1ba 0f01 	cmp.w	sl, #1
 800776a:	f47f af41 	bne.w	80075f0 <_scanf_float+0x60>
 800776e:	f04f 0a02 	mov.w	sl, #2
 8007772:	e7d1      	b.n	8007718 <_scanf_float+0x188>
 8007774:	b97d      	cbnz	r5, 8007796 <_scanf_float+0x206>
 8007776:	f1b9 0f00 	cmp.w	r9, #0
 800777a:	f47f af3c 	bne.w	80075f6 <_scanf_float+0x66>
 800777e:	6822      	ldr	r2, [r4, #0]
 8007780:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007784:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007788:	f47f af39 	bne.w	80075fe <_scanf_float+0x6e>
 800778c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007790:	6022      	str	r2, [r4, #0]
 8007792:	2501      	movs	r5, #1
 8007794:	e7c0      	b.n	8007718 <_scanf_float+0x188>
 8007796:	2d03      	cmp	r5, #3
 8007798:	d0e2      	beq.n	8007760 <_scanf_float+0x1d0>
 800779a:	2d05      	cmp	r5, #5
 800779c:	e7de      	b.n	800775c <_scanf_float+0x1cc>
 800779e:	2d02      	cmp	r5, #2
 80077a0:	f47f af26 	bne.w	80075f0 <_scanf_float+0x60>
 80077a4:	2503      	movs	r5, #3
 80077a6:	e7b7      	b.n	8007718 <_scanf_float+0x188>
 80077a8:	2d06      	cmp	r5, #6
 80077aa:	f47f af21 	bne.w	80075f0 <_scanf_float+0x60>
 80077ae:	2507      	movs	r5, #7
 80077b0:	e7b2      	b.n	8007718 <_scanf_float+0x188>
 80077b2:	6822      	ldr	r2, [r4, #0]
 80077b4:	0591      	lsls	r1, r2, #22
 80077b6:	f57f af1b 	bpl.w	80075f0 <_scanf_float+0x60>
 80077ba:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80077be:	6022      	str	r2, [r4, #0]
 80077c0:	f8cd 9004 	str.w	r9, [sp, #4]
 80077c4:	e7a8      	b.n	8007718 <_scanf_float+0x188>
 80077c6:	6822      	ldr	r2, [r4, #0]
 80077c8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80077cc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80077d0:	d006      	beq.n	80077e0 <_scanf_float+0x250>
 80077d2:	0550      	lsls	r0, r2, #21
 80077d4:	f57f af0c 	bpl.w	80075f0 <_scanf_float+0x60>
 80077d8:	f1b9 0f00 	cmp.w	r9, #0
 80077dc:	f43f af0f 	beq.w	80075fe <_scanf_float+0x6e>
 80077e0:	0591      	lsls	r1, r2, #22
 80077e2:	bf58      	it	pl
 80077e4:	9901      	ldrpl	r1, [sp, #4]
 80077e6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80077ea:	bf58      	it	pl
 80077ec:	eba9 0101 	subpl.w	r1, r9, r1
 80077f0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80077f4:	bf58      	it	pl
 80077f6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80077fa:	6022      	str	r2, [r4, #0]
 80077fc:	f04f 0900 	mov.w	r9, #0
 8007800:	e78a      	b.n	8007718 <_scanf_float+0x188>
 8007802:	f04f 0a03 	mov.w	sl, #3
 8007806:	e787      	b.n	8007718 <_scanf_float+0x188>
 8007808:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800780c:	4639      	mov	r1, r7
 800780e:	4640      	mov	r0, r8
 8007810:	4798      	blx	r3
 8007812:	2800      	cmp	r0, #0
 8007814:	f43f aedf 	beq.w	80075d6 <_scanf_float+0x46>
 8007818:	e6ea      	b.n	80075f0 <_scanf_float+0x60>
 800781a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800781e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007822:	463a      	mov	r2, r7
 8007824:	4640      	mov	r0, r8
 8007826:	4798      	blx	r3
 8007828:	6923      	ldr	r3, [r4, #16]
 800782a:	3b01      	subs	r3, #1
 800782c:	6123      	str	r3, [r4, #16]
 800782e:	e6ec      	b.n	800760a <_scanf_float+0x7a>
 8007830:	1e6b      	subs	r3, r5, #1
 8007832:	2b06      	cmp	r3, #6
 8007834:	d825      	bhi.n	8007882 <_scanf_float+0x2f2>
 8007836:	2d02      	cmp	r5, #2
 8007838:	d836      	bhi.n	80078a8 <_scanf_float+0x318>
 800783a:	455e      	cmp	r6, fp
 800783c:	f67f aee8 	bls.w	8007610 <_scanf_float+0x80>
 8007840:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007844:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007848:	463a      	mov	r2, r7
 800784a:	4640      	mov	r0, r8
 800784c:	4798      	blx	r3
 800784e:	6923      	ldr	r3, [r4, #16]
 8007850:	3b01      	subs	r3, #1
 8007852:	6123      	str	r3, [r4, #16]
 8007854:	e7f1      	b.n	800783a <_scanf_float+0x2aa>
 8007856:	9802      	ldr	r0, [sp, #8]
 8007858:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800785c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007860:	9002      	str	r0, [sp, #8]
 8007862:	463a      	mov	r2, r7
 8007864:	4640      	mov	r0, r8
 8007866:	4798      	blx	r3
 8007868:	6923      	ldr	r3, [r4, #16]
 800786a:	3b01      	subs	r3, #1
 800786c:	6123      	str	r3, [r4, #16]
 800786e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007872:	fa5f fa8a 	uxtb.w	sl, sl
 8007876:	f1ba 0f02 	cmp.w	sl, #2
 800787a:	d1ec      	bne.n	8007856 <_scanf_float+0x2c6>
 800787c:	3d03      	subs	r5, #3
 800787e:	b2ed      	uxtb	r5, r5
 8007880:	1b76      	subs	r6, r6, r5
 8007882:	6823      	ldr	r3, [r4, #0]
 8007884:	05da      	lsls	r2, r3, #23
 8007886:	d52f      	bpl.n	80078e8 <_scanf_float+0x358>
 8007888:	055b      	lsls	r3, r3, #21
 800788a:	d510      	bpl.n	80078ae <_scanf_float+0x31e>
 800788c:	455e      	cmp	r6, fp
 800788e:	f67f aebf 	bls.w	8007610 <_scanf_float+0x80>
 8007892:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007896:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800789a:	463a      	mov	r2, r7
 800789c:	4640      	mov	r0, r8
 800789e:	4798      	blx	r3
 80078a0:	6923      	ldr	r3, [r4, #16]
 80078a2:	3b01      	subs	r3, #1
 80078a4:	6123      	str	r3, [r4, #16]
 80078a6:	e7f1      	b.n	800788c <_scanf_float+0x2fc>
 80078a8:	46aa      	mov	sl, r5
 80078aa:	9602      	str	r6, [sp, #8]
 80078ac:	e7df      	b.n	800786e <_scanf_float+0x2de>
 80078ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80078b2:	6923      	ldr	r3, [r4, #16]
 80078b4:	2965      	cmp	r1, #101	; 0x65
 80078b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80078ba:	f106 35ff 	add.w	r5, r6, #4294967295
 80078be:	6123      	str	r3, [r4, #16]
 80078c0:	d00c      	beq.n	80078dc <_scanf_float+0x34c>
 80078c2:	2945      	cmp	r1, #69	; 0x45
 80078c4:	d00a      	beq.n	80078dc <_scanf_float+0x34c>
 80078c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078ca:	463a      	mov	r2, r7
 80078cc:	4640      	mov	r0, r8
 80078ce:	4798      	blx	r3
 80078d0:	6923      	ldr	r3, [r4, #16]
 80078d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80078d6:	3b01      	subs	r3, #1
 80078d8:	1eb5      	subs	r5, r6, #2
 80078da:	6123      	str	r3, [r4, #16]
 80078dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80078e0:	463a      	mov	r2, r7
 80078e2:	4640      	mov	r0, r8
 80078e4:	4798      	blx	r3
 80078e6:	462e      	mov	r6, r5
 80078e8:	6825      	ldr	r5, [r4, #0]
 80078ea:	f015 0510 	ands.w	r5, r5, #16
 80078ee:	d159      	bne.n	80079a4 <_scanf_float+0x414>
 80078f0:	7035      	strb	r5, [r6, #0]
 80078f2:	6823      	ldr	r3, [r4, #0]
 80078f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80078f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078fc:	d11b      	bne.n	8007936 <_scanf_float+0x3a6>
 80078fe:	9b01      	ldr	r3, [sp, #4]
 8007900:	454b      	cmp	r3, r9
 8007902:	eba3 0209 	sub.w	r2, r3, r9
 8007906:	d123      	bne.n	8007950 <_scanf_float+0x3c0>
 8007908:	2200      	movs	r2, #0
 800790a:	4659      	mov	r1, fp
 800790c:	4640      	mov	r0, r8
 800790e:	f000 ffc9 	bl	80088a4 <_strtod_r>
 8007912:	6822      	ldr	r2, [r4, #0]
 8007914:	9b03      	ldr	r3, [sp, #12]
 8007916:	f012 0f02 	tst.w	r2, #2
 800791a:	ec57 6b10 	vmov	r6, r7, d0
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	d021      	beq.n	8007966 <_scanf_float+0x3d6>
 8007922:	9903      	ldr	r1, [sp, #12]
 8007924:	1d1a      	adds	r2, r3, #4
 8007926:	600a      	str	r2, [r1, #0]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	e9c3 6700 	strd	r6, r7, [r3]
 800792e:	68e3      	ldr	r3, [r4, #12]
 8007930:	3301      	adds	r3, #1
 8007932:	60e3      	str	r3, [r4, #12]
 8007934:	e66d      	b.n	8007612 <_scanf_float+0x82>
 8007936:	9b04      	ldr	r3, [sp, #16]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d0e5      	beq.n	8007908 <_scanf_float+0x378>
 800793c:	9905      	ldr	r1, [sp, #20]
 800793e:	230a      	movs	r3, #10
 8007940:	462a      	mov	r2, r5
 8007942:	3101      	adds	r1, #1
 8007944:	4640      	mov	r0, r8
 8007946:	f001 f835 	bl	80089b4 <_strtol_r>
 800794a:	9b04      	ldr	r3, [sp, #16]
 800794c:	9e05      	ldr	r6, [sp, #20]
 800794e:	1ac2      	subs	r2, r0, r3
 8007950:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007954:	429e      	cmp	r6, r3
 8007956:	bf28      	it	cs
 8007958:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800795c:	4912      	ldr	r1, [pc, #72]	; (80079a8 <_scanf_float+0x418>)
 800795e:	4630      	mov	r0, r6
 8007960:	f000 f8d0 	bl	8007b04 <siprintf>
 8007964:	e7d0      	b.n	8007908 <_scanf_float+0x378>
 8007966:	9903      	ldr	r1, [sp, #12]
 8007968:	f012 0f04 	tst.w	r2, #4
 800796c:	f103 0204 	add.w	r2, r3, #4
 8007970:	600a      	str	r2, [r1, #0]
 8007972:	d1d9      	bne.n	8007928 <_scanf_float+0x398>
 8007974:	f8d3 8000 	ldr.w	r8, [r3]
 8007978:	ee10 2a10 	vmov	r2, s0
 800797c:	ee10 0a10 	vmov	r0, s0
 8007980:	463b      	mov	r3, r7
 8007982:	4639      	mov	r1, r7
 8007984:	f7f9 f8d2 	bl	8000b2c <__aeabi_dcmpun>
 8007988:	b128      	cbz	r0, 8007996 <_scanf_float+0x406>
 800798a:	4808      	ldr	r0, [pc, #32]	; (80079ac <_scanf_float+0x41c>)
 800798c:	f000 f8b4 	bl	8007af8 <nanf>
 8007990:	ed88 0a00 	vstr	s0, [r8]
 8007994:	e7cb      	b.n	800792e <_scanf_float+0x39e>
 8007996:	4630      	mov	r0, r6
 8007998:	4639      	mov	r1, r7
 800799a:	f7f9 f925 	bl	8000be8 <__aeabi_d2f>
 800799e:	f8c8 0000 	str.w	r0, [r8]
 80079a2:	e7c4      	b.n	800792e <_scanf_float+0x39e>
 80079a4:	2500      	movs	r5, #0
 80079a6:	e634      	b.n	8007612 <_scanf_float+0x82>
 80079a8:	0800c66a 	.word	0x0800c66a
 80079ac:	0800caf3 	.word	0x0800caf3

080079b0 <iprintf>:
 80079b0:	b40f      	push	{r0, r1, r2, r3}
 80079b2:	4b0a      	ldr	r3, [pc, #40]	; (80079dc <iprintf+0x2c>)
 80079b4:	b513      	push	{r0, r1, r4, lr}
 80079b6:	681c      	ldr	r4, [r3, #0]
 80079b8:	b124      	cbz	r4, 80079c4 <iprintf+0x14>
 80079ba:	69a3      	ldr	r3, [r4, #24]
 80079bc:	b913      	cbnz	r3, 80079c4 <iprintf+0x14>
 80079be:	4620      	mov	r0, r4
 80079c0:	f002 f872 	bl	8009aa8 <__sinit>
 80079c4:	ab05      	add	r3, sp, #20
 80079c6:	9a04      	ldr	r2, [sp, #16]
 80079c8:	68a1      	ldr	r1, [r4, #8]
 80079ca:	9301      	str	r3, [sp, #4]
 80079cc:	4620      	mov	r0, r4
 80079ce:	f003 fe2f 	bl	800b630 <_vfiprintf_r>
 80079d2:	b002      	add	sp, #8
 80079d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079d8:	b004      	add	sp, #16
 80079da:	4770      	bx	lr
 80079dc:	20000040 	.word	0x20000040

080079e0 <putchar>:
 80079e0:	4b09      	ldr	r3, [pc, #36]	; (8007a08 <putchar+0x28>)
 80079e2:	b513      	push	{r0, r1, r4, lr}
 80079e4:	681c      	ldr	r4, [r3, #0]
 80079e6:	4601      	mov	r1, r0
 80079e8:	b134      	cbz	r4, 80079f8 <putchar+0x18>
 80079ea:	69a3      	ldr	r3, [r4, #24]
 80079ec:	b923      	cbnz	r3, 80079f8 <putchar+0x18>
 80079ee:	9001      	str	r0, [sp, #4]
 80079f0:	4620      	mov	r0, r4
 80079f2:	f002 f859 	bl	8009aa8 <__sinit>
 80079f6:	9901      	ldr	r1, [sp, #4]
 80079f8:	68a2      	ldr	r2, [r4, #8]
 80079fa:	4620      	mov	r0, r4
 80079fc:	b002      	add	sp, #8
 80079fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a02:	f004 b897 	b.w	800bb34 <_putc_r>
 8007a06:	bf00      	nop
 8007a08:	20000040 	.word	0x20000040

08007a0c <_puts_r>:
 8007a0c:	b570      	push	{r4, r5, r6, lr}
 8007a0e:	460e      	mov	r6, r1
 8007a10:	4605      	mov	r5, r0
 8007a12:	b118      	cbz	r0, 8007a1c <_puts_r+0x10>
 8007a14:	6983      	ldr	r3, [r0, #24]
 8007a16:	b90b      	cbnz	r3, 8007a1c <_puts_r+0x10>
 8007a18:	f002 f846 	bl	8009aa8 <__sinit>
 8007a1c:	69ab      	ldr	r3, [r5, #24]
 8007a1e:	68ac      	ldr	r4, [r5, #8]
 8007a20:	b913      	cbnz	r3, 8007a28 <_puts_r+0x1c>
 8007a22:	4628      	mov	r0, r5
 8007a24:	f002 f840 	bl	8009aa8 <__sinit>
 8007a28:	4b2c      	ldr	r3, [pc, #176]	; (8007adc <_puts_r+0xd0>)
 8007a2a:	429c      	cmp	r4, r3
 8007a2c:	d120      	bne.n	8007a70 <_puts_r+0x64>
 8007a2e:	686c      	ldr	r4, [r5, #4]
 8007a30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a32:	07db      	lsls	r3, r3, #31
 8007a34:	d405      	bmi.n	8007a42 <_puts_r+0x36>
 8007a36:	89a3      	ldrh	r3, [r4, #12]
 8007a38:	0598      	lsls	r0, r3, #22
 8007a3a:	d402      	bmi.n	8007a42 <_puts_r+0x36>
 8007a3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007a3e:	f002 fc44 	bl	800a2ca <__retarget_lock_acquire_recursive>
 8007a42:	89a3      	ldrh	r3, [r4, #12]
 8007a44:	0719      	lsls	r1, r3, #28
 8007a46:	d51d      	bpl.n	8007a84 <_puts_r+0x78>
 8007a48:	6923      	ldr	r3, [r4, #16]
 8007a4a:	b1db      	cbz	r3, 8007a84 <_puts_r+0x78>
 8007a4c:	3e01      	subs	r6, #1
 8007a4e:	68a3      	ldr	r3, [r4, #8]
 8007a50:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007a54:	3b01      	subs	r3, #1
 8007a56:	60a3      	str	r3, [r4, #8]
 8007a58:	bb39      	cbnz	r1, 8007aaa <_puts_r+0x9e>
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	da38      	bge.n	8007ad0 <_puts_r+0xc4>
 8007a5e:	4622      	mov	r2, r4
 8007a60:	210a      	movs	r1, #10
 8007a62:	4628      	mov	r0, r5
 8007a64:	f000 ffa8 	bl	80089b8 <__swbuf_r>
 8007a68:	3001      	adds	r0, #1
 8007a6a:	d011      	beq.n	8007a90 <_puts_r+0x84>
 8007a6c:	250a      	movs	r5, #10
 8007a6e:	e011      	b.n	8007a94 <_puts_r+0x88>
 8007a70:	4b1b      	ldr	r3, [pc, #108]	; (8007ae0 <_puts_r+0xd4>)
 8007a72:	429c      	cmp	r4, r3
 8007a74:	d101      	bne.n	8007a7a <_puts_r+0x6e>
 8007a76:	68ac      	ldr	r4, [r5, #8]
 8007a78:	e7da      	b.n	8007a30 <_puts_r+0x24>
 8007a7a:	4b1a      	ldr	r3, [pc, #104]	; (8007ae4 <_puts_r+0xd8>)
 8007a7c:	429c      	cmp	r4, r3
 8007a7e:	bf08      	it	eq
 8007a80:	68ec      	ldreq	r4, [r5, #12]
 8007a82:	e7d5      	b.n	8007a30 <_puts_r+0x24>
 8007a84:	4621      	mov	r1, r4
 8007a86:	4628      	mov	r0, r5
 8007a88:	f000 fffa 	bl	8008a80 <__swsetup_r>
 8007a8c:	2800      	cmp	r0, #0
 8007a8e:	d0dd      	beq.n	8007a4c <_puts_r+0x40>
 8007a90:	f04f 35ff 	mov.w	r5, #4294967295
 8007a94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a96:	07da      	lsls	r2, r3, #31
 8007a98:	d405      	bmi.n	8007aa6 <_puts_r+0x9a>
 8007a9a:	89a3      	ldrh	r3, [r4, #12]
 8007a9c:	059b      	lsls	r3, r3, #22
 8007a9e:	d402      	bmi.n	8007aa6 <_puts_r+0x9a>
 8007aa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007aa2:	f002 fc13 	bl	800a2cc <__retarget_lock_release_recursive>
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	bd70      	pop	{r4, r5, r6, pc}
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	da04      	bge.n	8007ab8 <_puts_r+0xac>
 8007aae:	69a2      	ldr	r2, [r4, #24]
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	dc06      	bgt.n	8007ac2 <_puts_r+0xb6>
 8007ab4:	290a      	cmp	r1, #10
 8007ab6:	d004      	beq.n	8007ac2 <_puts_r+0xb6>
 8007ab8:	6823      	ldr	r3, [r4, #0]
 8007aba:	1c5a      	adds	r2, r3, #1
 8007abc:	6022      	str	r2, [r4, #0]
 8007abe:	7019      	strb	r1, [r3, #0]
 8007ac0:	e7c5      	b.n	8007a4e <_puts_r+0x42>
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	4628      	mov	r0, r5
 8007ac6:	f000 ff77 	bl	80089b8 <__swbuf_r>
 8007aca:	3001      	adds	r0, #1
 8007acc:	d1bf      	bne.n	8007a4e <_puts_r+0x42>
 8007ace:	e7df      	b.n	8007a90 <_puts_r+0x84>
 8007ad0:	6823      	ldr	r3, [r4, #0]
 8007ad2:	250a      	movs	r5, #10
 8007ad4:	1c5a      	adds	r2, r3, #1
 8007ad6:	6022      	str	r2, [r4, #0]
 8007ad8:	701d      	strb	r5, [r3, #0]
 8007ada:	e7db      	b.n	8007a94 <_puts_r+0x88>
 8007adc:	0800c874 	.word	0x0800c874
 8007ae0:	0800c894 	.word	0x0800c894
 8007ae4:	0800c854 	.word	0x0800c854

08007ae8 <puts>:
 8007ae8:	4b02      	ldr	r3, [pc, #8]	; (8007af4 <puts+0xc>)
 8007aea:	4601      	mov	r1, r0
 8007aec:	6818      	ldr	r0, [r3, #0]
 8007aee:	f7ff bf8d 	b.w	8007a0c <_puts_r>
 8007af2:	bf00      	nop
 8007af4:	20000040 	.word	0x20000040

08007af8 <nanf>:
 8007af8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007b00 <nanf+0x8>
 8007afc:	4770      	bx	lr
 8007afe:	bf00      	nop
 8007b00:	7fc00000 	.word	0x7fc00000

08007b04 <siprintf>:
 8007b04:	b40e      	push	{r1, r2, r3}
 8007b06:	b500      	push	{lr}
 8007b08:	b09c      	sub	sp, #112	; 0x70
 8007b0a:	ab1d      	add	r3, sp, #116	; 0x74
 8007b0c:	9002      	str	r0, [sp, #8]
 8007b0e:	9006      	str	r0, [sp, #24]
 8007b10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b14:	4809      	ldr	r0, [pc, #36]	; (8007b3c <siprintf+0x38>)
 8007b16:	9107      	str	r1, [sp, #28]
 8007b18:	9104      	str	r1, [sp, #16]
 8007b1a:	4909      	ldr	r1, [pc, #36]	; (8007b40 <siprintf+0x3c>)
 8007b1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b20:	9105      	str	r1, [sp, #20]
 8007b22:	6800      	ldr	r0, [r0, #0]
 8007b24:	9301      	str	r3, [sp, #4]
 8007b26:	a902      	add	r1, sp, #8
 8007b28:	f003 fa86 	bl	800b038 <_svfiprintf_r>
 8007b2c:	9b02      	ldr	r3, [sp, #8]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	701a      	strb	r2, [r3, #0]
 8007b32:	b01c      	add	sp, #112	; 0x70
 8007b34:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b38:	b003      	add	sp, #12
 8007b3a:	4770      	bx	lr
 8007b3c:	20000040 	.word	0x20000040
 8007b40:	ffff0208 	.word	0xffff0208

08007b44 <siscanf>:
 8007b44:	b40e      	push	{r1, r2, r3}
 8007b46:	b510      	push	{r4, lr}
 8007b48:	b09f      	sub	sp, #124	; 0x7c
 8007b4a:	ac21      	add	r4, sp, #132	; 0x84
 8007b4c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007b50:	f854 2b04 	ldr.w	r2, [r4], #4
 8007b54:	9201      	str	r2, [sp, #4]
 8007b56:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007b5a:	9004      	str	r0, [sp, #16]
 8007b5c:	9008      	str	r0, [sp, #32]
 8007b5e:	f7f8 fb37 	bl	80001d0 <strlen>
 8007b62:	4b0c      	ldr	r3, [pc, #48]	; (8007b94 <siscanf+0x50>)
 8007b64:	9005      	str	r0, [sp, #20]
 8007b66:	9009      	str	r0, [sp, #36]	; 0x24
 8007b68:	930d      	str	r3, [sp, #52]	; 0x34
 8007b6a:	480b      	ldr	r0, [pc, #44]	; (8007b98 <siscanf+0x54>)
 8007b6c:	9a01      	ldr	r2, [sp, #4]
 8007b6e:	6800      	ldr	r0, [r0, #0]
 8007b70:	9403      	str	r4, [sp, #12]
 8007b72:	2300      	movs	r3, #0
 8007b74:	9311      	str	r3, [sp, #68]	; 0x44
 8007b76:	9316      	str	r3, [sp, #88]	; 0x58
 8007b78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007b7c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007b80:	a904      	add	r1, sp, #16
 8007b82:	4623      	mov	r3, r4
 8007b84:	f003 fbb2 	bl	800b2ec <__ssvfiscanf_r>
 8007b88:	b01f      	add	sp, #124	; 0x7c
 8007b8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b8e:	b003      	add	sp, #12
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	08007bbf 	.word	0x08007bbf
 8007b98:	20000040 	.word	0x20000040

08007b9c <__sread>:
 8007b9c:	b510      	push	{r4, lr}
 8007b9e:	460c      	mov	r4, r1
 8007ba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ba4:	f004 f80e 	bl	800bbc4 <_read_r>
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	bfab      	itete	ge
 8007bac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007bae:	89a3      	ldrhlt	r3, [r4, #12]
 8007bb0:	181b      	addge	r3, r3, r0
 8007bb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007bb6:	bfac      	ite	ge
 8007bb8:	6563      	strge	r3, [r4, #84]	; 0x54
 8007bba:	81a3      	strhlt	r3, [r4, #12]
 8007bbc:	bd10      	pop	{r4, pc}

08007bbe <__seofread>:
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	4770      	bx	lr

08007bc2 <__swrite>:
 8007bc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bc6:	461f      	mov	r7, r3
 8007bc8:	898b      	ldrh	r3, [r1, #12]
 8007bca:	05db      	lsls	r3, r3, #23
 8007bcc:	4605      	mov	r5, r0
 8007bce:	460c      	mov	r4, r1
 8007bd0:	4616      	mov	r6, r2
 8007bd2:	d505      	bpl.n	8007be0 <__swrite+0x1e>
 8007bd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bd8:	2302      	movs	r3, #2
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f002 fb78 	bl	800a2d0 <_lseek_r>
 8007be0:	89a3      	ldrh	r3, [r4, #12]
 8007be2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007be6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bea:	81a3      	strh	r3, [r4, #12]
 8007bec:	4632      	mov	r2, r6
 8007bee:	463b      	mov	r3, r7
 8007bf0:	4628      	mov	r0, r5
 8007bf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007bf6:	f000 bf31 	b.w	8008a5c <_write_r>

08007bfa <__sseek>:
 8007bfa:	b510      	push	{r4, lr}
 8007bfc:	460c      	mov	r4, r1
 8007bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c02:	f002 fb65 	bl	800a2d0 <_lseek_r>
 8007c06:	1c43      	adds	r3, r0, #1
 8007c08:	89a3      	ldrh	r3, [r4, #12]
 8007c0a:	bf15      	itete	ne
 8007c0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c16:	81a3      	strheq	r3, [r4, #12]
 8007c18:	bf18      	it	ne
 8007c1a:	81a3      	strhne	r3, [r4, #12]
 8007c1c:	bd10      	pop	{r4, pc}

08007c1e <__sclose>:
 8007c1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c22:	f000 bf9b 	b.w	8008b5c <_close_r>

08007c26 <strcpy>:
 8007c26:	4603      	mov	r3, r0
 8007c28:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c2c:	f803 2b01 	strb.w	r2, [r3], #1
 8007c30:	2a00      	cmp	r2, #0
 8007c32:	d1f9      	bne.n	8007c28 <strcpy+0x2>
 8007c34:	4770      	bx	lr

08007c36 <strncmp>:
 8007c36:	b510      	push	{r4, lr}
 8007c38:	b17a      	cbz	r2, 8007c5a <strncmp+0x24>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	3901      	subs	r1, #1
 8007c3e:	1884      	adds	r4, r0, r2
 8007c40:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007c44:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007c48:	4290      	cmp	r0, r2
 8007c4a:	d101      	bne.n	8007c50 <strncmp+0x1a>
 8007c4c:	42a3      	cmp	r3, r4
 8007c4e:	d101      	bne.n	8007c54 <strncmp+0x1e>
 8007c50:	1a80      	subs	r0, r0, r2
 8007c52:	bd10      	pop	{r4, pc}
 8007c54:	2800      	cmp	r0, #0
 8007c56:	d1f3      	bne.n	8007c40 <strncmp+0xa>
 8007c58:	e7fa      	b.n	8007c50 <strncmp+0x1a>
 8007c5a:	4610      	mov	r0, r2
 8007c5c:	e7f9      	b.n	8007c52 <strncmp+0x1c>

08007c5e <sulp>:
 8007c5e:	b570      	push	{r4, r5, r6, lr}
 8007c60:	4604      	mov	r4, r0
 8007c62:	460d      	mov	r5, r1
 8007c64:	ec45 4b10 	vmov	d0, r4, r5
 8007c68:	4616      	mov	r6, r2
 8007c6a:	f002 ff43 	bl	800aaf4 <__ulp>
 8007c6e:	ec51 0b10 	vmov	r0, r1, d0
 8007c72:	b17e      	cbz	r6, 8007c94 <sulp+0x36>
 8007c74:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007c78:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	dd09      	ble.n	8007c94 <sulp+0x36>
 8007c80:	051b      	lsls	r3, r3, #20
 8007c82:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007c86:	2400      	movs	r4, #0
 8007c88:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007c8c:	4622      	mov	r2, r4
 8007c8e:	462b      	mov	r3, r5
 8007c90:	f7f8 fcb2 	bl	80005f8 <__aeabi_dmul>
 8007c94:	bd70      	pop	{r4, r5, r6, pc}
	...

08007c98 <_strtod_l>:
 8007c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c9c:	ed2d 8b02 	vpush	{d8}
 8007ca0:	b09d      	sub	sp, #116	; 0x74
 8007ca2:	461f      	mov	r7, r3
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	9318      	str	r3, [sp, #96]	; 0x60
 8007ca8:	4ba2      	ldr	r3, [pc, #648]	; (8007f34 <_strtod_l+0x29c>)
 8007caa:	9213      	str	r2, [sp, #76]	; 0x4c
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	9305      	str	r3, [sp, #20]
 8007cb0:	4604      	mov	r4, r0
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	4688      	mov	r8, r1
 8007cb6:	f7f8 fa8b 	bl	80001d0 <strlen>
 8007cba:	f04f 0a00 	mov.w	sl, #0
 8007cbe:	4605      	mov	r5, r0
 8007cc0:	f04f 0b00 	mov.w	fp, #0
 8007cc4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007cc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007cca:	781a      	ldrb	r2, [r3, #0]
 8007ccc:	2a2b      	cmp	r2, #43	; 0x2b
 8007cce:	d04e      	beq.n	8007d6e <_strtod_l+0xd6>
 8007cd0:	d83b      	bhi.n	8007d4a <_strtod_l+0xb2>
 8007cd2:	2a0d      	cmp	r2, #13
 8007cd4:	d834      	bhi.n	8007d40 <_strtod_l+0xa8>
 8007cd6:	2a08      	cmp	r2, #8
 8007cd8:	d834      	bhi.n	8007d44 <_strtod_l+0xac>
 8007cda:	2a00      	cmp	r2, #0
 8007cdc:	d03e      	beq.n	8007d5c <_strtod_l+0xc4>
 8007cde:	2300      	movs	r3, #0
 8007ce0:	930a      	str	r3, [sp, #40]	; 0x28
 8007ce2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007ce4:	7833      	ldrb	r3, [r6, #0]
 8007ce6:	2b30      	cmp	r3, #48	; 0x30
 8007ce8:	f040 80b0 	bne.w	8007e4c <_strtod_l+0x1b4>
 8007cec:	7873      	ldrb	r3, [r6, #1]
 8007cee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007cf2:	2b58      	cmp	r3, #88	; 0x58
 8007cf4:	d168      	bne.n	8007dc8 <_strtod_l+0x130>
 8007cf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cf8:	9301      	str	r3, [sp, #4]
 8007cfa:	ab18      	add	r3, sp, #96	; 0x60
 8007cfc:	9702      	str	r7, [sp, #8]
 8007cfe:	9300      	str	r3, [sp, #0]
 8007d00:	4a8d      	ldr	r2, [pc, #564]	; (8007f38 <_strtod_l+0x2a0>)
 8007d02:	ab19      	add	r3, sp, #100	; 0x64
 8007d04:	a917      	add	r1, sp, #92	; 0x5c
 8007d06:	4620      	mov	r0, r4
 8007d08:	f001 ffd2 	bl	8009cb0 <__gethex>
 8007d0c:	f010 0707 	ands.w	r7, r0, #7
 8007d10:	4605      	mov	r5, r0
 8007d12:	d005      	beq.n	8007d20 <_strtod_l+0x88>
 8007d14:	2f06      	cmp	r7, #6
 8007d16:	d12c      	bne.n	8007d72 <_strtod_l+0xda>
 8007d18:	3601      	adds	r6, #1
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	9617      	str	r6, [sp, #92]	; 0x5c
 8007d1e:	930a      	str	r3, [sp, #40]	; 0x28
 8007d20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f040 8590 	bne.w	8008848 <_strtod_l+0xbb0>
 8007d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d2a:	b1eb      	cbz	r3, 8007d68 <_strtod_l+0xd0>
 8007d2c:	4652      	mov	r2, sl
 8007d2e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007d32:	ec43 2b10 	vmov	d0, r2, r3
 8007d36:	b01d      	add	sp, #116	; 0x74
 8007d38:	ecbd 8b02 	vpop	{d8}
 8007d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d40:	2a20      	cmp	r2, #32
 8007d42:	d1cc      	bne.n	8007cde <_strtod_l+0x46>
 8007d44:	3301      	adds	r3, #1
 8007d46:	9317      	str	r3, [sp, #92]	; 0x5c
 8007d48:	e7be      	b.n	8007cc8 <_strtod_l+0x30>
 8007d4a:	2a2d      	cmp	r2, #45	; 0x2d
 8007d4c:	d1c7      	bne.n	8007cde <_strtod_l+0x46>
 8007d4e:	2201      	movs	r2, #1
 8007d50:	920a      	str	r2, [sp, #40]	; 0x28
 8007d52:	1c5a      	adds	r2, r3, #1
 8007d54:	9217      	str	r2, [sp, #92]	; 0x5c
 8007d56:	785b      	ldrb	r3, [r3, #1]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d1c2      	bne.n	8007ce2 <_strtod_l+0x4a>
 8007d5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d5e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	f040 856e 	bne.w	8008844 <_strtod_l+0xbac>
 8007d68:	4652      	mov	r2, sl
 8007d6a:	465b      	mov	r3, fp
 8007d6c:	e7e1      	b.n	8007d32 <_strtod_l+0x9a>
 8007d6e:	2200      	movs	r2, #0
 8007d70:	e7ee      	b.n	8007d50 <_strtod_l+0xb8>
 8007d72:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007d74:	b13a      	cbz	r2, 8007d86 <_strtod_l+0xee>
 8007d76:	2135      	movs	r1, #53	; 0x35
 8007d78:	a81a      	add	r0, sp, #104	; 0x68
 8007d7a:	f002 ffc6 	bl	800ad0a <__copybits>
 8007d7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007d80:	4620      	mov	r0, r4
 8007d82:	f002 fb85 	bl	800a490 <_Bfree>
 8007d86:	3f01      	subs	r7, #1
 8007d88:	2f04      	cmp	r7, #4
 8007d8a:	d806      	bhi.n	8007d9a <_strtod_l+0x102>
 8007d8c:	e8df f007 	tbb	[pc, r7]
 8007d90:	1714030a 	.word	0x1714030a
 8007d94:	0a          	.byte	0x0a
 8007d95:	00          	.byte	0x00
 8007d96:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007d9a:	0728      	lsls	r0, r5, #28
 8007d9c:	d5c0      	bpl.n	8007d20 <_strtod_l+0x88>
 8007d9e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007da2:	e7bd      	b.n	8007d20 <_strtod_l+0x88>
 8007da4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007da8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007daa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007dae:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007db2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007db6:	e7f0      	b.n	8007d9a <_strtod_l+0x102>
 8007db8:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007f3c <_strtod_l+0x2a4>
 8007dbc:	e7ed      	b.n	8007d9a <_strtod_l+0x102>
 8007dbe:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007dc2:	f04f 3aff 	mov.w	sl, #4294967295
 8007dc6:	e7e8      	b.n	8007d9a <_strtod_l+0x102>
 8007dc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007dca:	1c5a      	adds	r2, r3, #1
 8007dcc:	9217      	str	r2, [sp, #92]	; 0x5c
 8007dce:	785b      	ldrb	r3, [r3, #1]
 8007dd0:	2b30      	cmp	r3, #48	; 0x30
 8007dd2:	d0f9      	beq.n	8007dc8 <_strtod_l+0x130>
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d0a3      	beq.n	8007d20 <_strtod_l+0x88>
 8007dd8:	2301      	movs	r3, #1
 8007dda:	f04f 0900 	mov.w	r9, #0
 8007dde:	9304      	str	r3, [sp, #16]
 8007de0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007de2:	9308      	str	r3, [sp, #32]
 8007de4:	f8cd 901c 	str.w	r9, [sp, #28]
 8007de8:	464f      	mov	r7, r9
 8007dea:	220a      	movs	r2, #10
 8007dec:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007dee:	7806      	ldrb	r6, [r0, #0]
 8007df0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007df4:	b2d9      	uxtb	r1, r3
 8007df6:	2909      	cmp	r1, #9
 8007df8:	d92a      	bls.n	8007e50 <_strtod_l+0x1b8>
 8007dfa:	9905      	ldr	r1, [sp, #20]
 8007dfc:	462a      	mov	r2, r5
 8007dfe:	f7ff ff1a 	bl	8007c36 <strncmp>
 8007e02:	b398      	cbz	r0, 8007e6c <_strtod_l+0x1d4>
 8007e04:	2000      	movs	r0, #0
 8007e06:	4632      	mov	r2, r6
 8007e08:	463d      	mov	r5, r7
 8007e0a:	9005      	str	r0, [sp, #20]
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2a65      	cmp	r2, #101	; 0x65
 8007e10:	d001      	beq.n	8007e16 <_strtod_l+0x17e>
 8007e12:	2a45      	cmp	r2, #69	; 0x45
 8007e14:	d118      	bne.n	8007e48 <_strtod_l+0x1b0>
 8007e16:	b91d      	cbnz	r5, 8007e20 <_strtod_l+0x188>
 8007e18:	9a04      	ldr	r2, [sp, #16]
 8007e1a:	4302      	orrs	r2, r0
 8007e1c:	d09e      	beq.n	8007d5c <_strtod_l+0xc4>
 8007e1e:	2500      	movs	r5, #0
 8007e20:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007e24:	f108 0201 	add.w	r2, r8, #1
 8007e28:	9217      	str	r2, [sp, #92]	; 0x5c
 8007e2a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007e2e:	2a2b      	cmp	r2, #43	; 0x2b
 8007e30:	d075      	beq.n	8007f1e <_strtod_l+0x286>
 8007e32:	2a2d      	cmp	r2, #45	; 0x2d
 8007e34:	d07b      	beq.n	8007f2e <_strtod_l+0x296>
 8007e36:	f04f 0c00 	mov.w	ip, #0
 8007e3a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007e3e:	2909      	cmp	r1, #9
 8007e40:	f240 8082 	bls.w	8007f48 <_strtod_l+0x2b0>
 8007e44:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007e48:	2600      	movs	r6, #0
 8007e4a:	e09d      	b.n	8007f88 <_strtod_l+0x2f0>
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	e7c4      	b.n	8007dda <_strtod_l+0x142>
 8007e50:	2f08      	cmp	r7, #8
 8007e52:	bfd8      	it	le
 8007e54:	9907      	ldrle	r1, [sp, #28]
 8007e56:	f100 0001 	add.w	r0, r0, #1
 8007e5a:	bfda      	itte	le
 8007e5c:	fb02 3301 	mlale	r3, r2, r1, r3
 8007e60:	9307      	strle	r3, [sp, #28]
 8007e62:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007e66:	3701      	adds	r7, #1
 8007e68:	9017      	str	r0, [sp, #92]	; 0x5c
 8007e6a:	e7bf      	b.n	8007dec <_strtod_l+0x154>
 8007e6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007e6e:	195a      	adds	r2, r3, r5
 8007e70:	9217      	str	r2, [sp, #92]	; 0x5c
 8007e72:	5d5a      	ldrb	r2, [r3, r5]
 8007e74:	2f00      	cmp	r7, #0
 8007e76:	d037      	beq.n	8007ee8 <_strtod_l+0x250>
 8007e78:	9005      	str	r0, [sp, #20]
 8007e7a:	463d      	mov	r5, r7
 8007e7c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007e80:	2b09      	cmp	r3, #9
 8007e82:	d912      	bls.n	8007eaa <_strtod_l+0x212>
 8007e84:	2301      	movs	r3, #1
 8007e86:	e7c2      	b.n	8007e0e <_strtod_l+0x176>
 8007e88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007e8a:	1c5a      	adds	r2, r3, #1
 8007e8c:	9217      	str	r2, [sp, #92]	; 0x5c
 8007e8e:	785a      	ldrb	r2, [r3, #1]
 8007e90:	3001      	adds	r0, #1
 8007e92:	2a30      	cmp	r2, #48	; 0x30
 8007e94:	d0f8      	beq.n	8007e88 <_strtod_l+0x1f0>
 8007e96:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007e9a:	2b08      	cmp	r3, #8
 8007e9c:	f200 84d9 	bhi.w	8008852 <_strtod_l+0xbba>
 8007ea0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ea2:	9005      	str	r0, [sp, #20]
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	9308      	str	r3, [sp, #32]
 8007ea8:	4605      	mov	r5, r0
 8007eaa:	3a30      	subs	r2, #48	; 0x30
 8007eac:	f100 0301 	add.w	r3, r0, #1
 8007eb0:	d014      	beq.n	8007edc <_strtod_l+0x244>
 8007eb2:	9905      	ldr	r1, [sp, #20]
 8007eb4:	4419      	add	r1, r3
 8007eb6:	9105      	str	r1, [sp, #20]
 8007eb8:	462b      	mov	r3, r5
 8007eba:	eb00 0e05 	add.w	lr, r0, r5
 8007ebe:	210a      	movs	r1, #10
 8007ec0:	4573      	cmp	r3, lr
 8007ec2:	d113      	bne.n	8007eec <_strtod_l+0x254>
 8007ec4:	182b      	adds	r3, r5, r0
 8007ec6:	2b08      	cmp	r3, #8
 8007ec8:	f105 0501 	add.w	r5, r5, #1
 8007ecc:	4405      	add	r5, r0
 8007ece:	dc1c      	bgt.n	8007f0a <_strtod_l+0x272>
 8007ed0:	9907      	ldr	r1, [sp, #28]
 8007ed2:	230a      	movs	r3, #10
 8007ed4:	fb03 2301 	mla	r3, r3, r1, r2
 8007ed8:	9307      	str	r3, [sp, #28]
 8007eda:	2300      	movs	r3, #0
 8007edc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007ede:	1c51      	adds	r1, r2, #1
 8007ee0:	9117      	str	r1, [sp, #92]	; 0x5c
 8007ee2:	7852      	ldrb	r2, [r2, #1]
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	e7c9      	b.n	8007e7c <_strtod_l+0x1e4>
 8007ee8:	4638      	mov	r0, r7
 8007eea:	e7d2      	b.n	8007e92 <_strtod_l+0x1fa>
 8007eec:	2b08      	cmp	r3, #8
 8007eee:	dc04      	bgt.n	8007efa <_strtod_l+0x262>
 8007ef0:	9e07      	ldr	r6, [sp, #28]
 8007ef2:	434e      	muls	r6, r1
 8007ef4:	9607      	str	r6, [sp, #28]
 8007ef6:	3301      	adds	r3, #1
 8007ef8:	e7e2      	b.n	8007ec0 <_strtod_l+0x228>
 8007efa:	f103 0c01 	add.w	ip, r3, #1
 8007efe:	f1bc 0f10 	cmp.w	ip, #16
 8007f02:	bfd8      	it	le
 8007f04:	fb01 f909 	mulle.w	r9, r1, r9
 8007f08:	e7f5      	b.n	8007ef6 <_strtod_l+0x25e>
 8007f0a:	2d10      	cmp	r5, #16
 8007f0c:	bfdc      	itt	le
 8007f0e:	230a      	movle	r3, #10
 8007f10:	fb03 2909 	mlale	r9, r3, r9, r2
 8007f14:	e7e1      	b.n	8007eda <_strtod_l+0x242>
 8007f16:	2300      	movs	r3, #0
 8007f18:	9305      	str	r3, [sp, #20]
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e77c      	b.n	8007e18 <_strtod_l+0x180>
 8007f1e:	f04f 0c00 	mov.w	ip, #0
 8007f22:	f108 0202 	add.w	r2, r8, #2
 8007f26:	9217      	str	r2, [sp, #92]	; 0x5c
 8007f28:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007f2c:	e785      	b.n	8007e3a <_strtod_l+0x1a2>
 8007f2e:	f04f 0c01 	mov.w	ip, #1
 8007f32:	e7f6      	b.n	8007f22 <_strtod_l+0x28a>
 8007f34:	0800c91c 	.word	0x0800c91c
 8007f38:	0800c670 	.word	0x0800c670
 8007f3c:	7ff00000 	.word	0x7ff00000
 8007f40:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007f42:	1c51      	adds	r1, r2, #1
 8007f44:	9117      	str	r1, [sp, #92]	; 0x5c
 8007f46:	7852      	ldrb	r2, [r2, #1]
 8007f48:	2a30      	cmp	r2, #48	; 0x30
 8007f4a:	d0f9      	beq.n	8007f40 <_strtod_l+0x2a8>
 8007f4c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007f50:	2908      	cmp	r1, #8
 8007f52:	f63f af79 	bhi.w	8007e48 <_strtod_l+0x1b0>
 8007f56:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007f5a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007f5c:	9206      	str	r2, [sp, #24]
 8007f5e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007f60:	1c51      	adds	r1, r2, #1
 8007f62:	9117      	str	r1, [sp, #92]	; 0x5c
 8007f64:	7852      	ldrb	r2, [r2, #1]
 8007f66:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007f6a:	2e09      	cmp	r6, #9
 8007f6c:	d937      	bls.n	8007fde <_strtod_l+0x346>
 8007f6e:	9e06      	ldr	r6, [sp, #24]
 8007f70:	1b89      	subs	r1, r1, r6
 8007f72:	2908      	cmp	r1, #8
 8007f74:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007f78:	dc02      	bgt.n	8007f80 <_strtod_l+0x2e8>
 8007f7a:	4576      	cmp	r6, lr
 8007f7c:	bfa8      	it	ge
 8007f7e:	4676      	movge	r6, lr
 8007f80:	f1bc 0f00 	cmp.w	ip, #0
 8007f84:	d000      	beq.n	8007f88 <_strtod_l+0x2f0>
 8007f86:	4276      	negs	r6, r6
 8007f88:	2d00      	cmp	r5, #0
 8007f8a:	d14d      	bne.n	8008028 <_strtod_l+0x390>
 8007f8c:	9904      	ldr	r1, [sp, #16]
 8007f8e:	4301      	orrs	r1, r0
 8007f90:	f47f aec6 	bne.w	8007d20 <_strtod_l+0x88>
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	f47f aee1 	bne.w	8007d5c <_strtod_l+0xc4>
 8007f9a:	2a69      	cmp	r2, #105	; 0x69
 8007f9c:	d027      	beq.n	8007fee <_strtod_l+0x356>
 8007f9e:	dc24      	bgt.n	8007fea <_strtod_l+0x352>
 8007fa0:	2a49      	cmp	r2, #73	; 0x49
 8007fa2:	d024      	beq.n	8007fee <_strtod_l+0x356>
 8007fa4:	2a4e      	cmp	r2, #78	; 0x4e
 8007fa6:	f47f aed9 	bne.w	8007d5c <_strtod_l+0xc4>
 8007faa:	499f      	ldr	r1, [pc, #636]	; (8008228 <_strtod_l+0x590>)
 8007fac:	a817      	add	r0, sp, #92	; 0x5c
 8007fae:	f002 f8d7 	bl	800a160 <__match>
 8007fb2:	2800      	cmp	r0, #0
 8007fb4:	f43f aed2 	beq.w	8007d5c <_strtod_l+0xc4>
 8007fb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	2b28      	cmp	r3, #40	; 0x28
 8007fbe:	d12d      	bne.n	800801c <_strtod_l+0x384>
 8007fc0:	499a      	ldr	r1, [pc, #616]	; (800822c <_strtod_l+0x594>)
 8007fc2:	aa1a      	add	r2, sp, #104	; 0x68
 8007fc4:	a817      	add	r0, sp, #92	; 0x5c
 8007fc6:	f002 f8df 	bl	800a188 <__hexnan>
 8007fca:	2805      	cmp	r0, #5
 8007fcc:	d126      	bne.n	800801c <_strtod_l+0x384>
 8007fce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007fd0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007fd4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007fd8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007fdc:	e6a0      	b.n	8007d20 <_strtod_l+0x88>
 8007fde:	210a      	movs	r1, #10
 8007fe0:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007fe4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007fe8:	e7b9      	b.n	8007f5e <_strtod_l+0x2c6>
 8007fea:	2a6e      	cmp	r2, #110	; 0x6e
 8007fec:	e7db      	b.n	8007fa6 <_strtod_l+0x30e>
 8007fee:	4990      	ldr	r1, [pc, #576]	; (8008230 <_strtod_l+0x598>)
 8007ff0:	a817      	add	r0, sp, #92	; 0x5c
 8007ff2:	f002 f8b5 	bl	800a160 <__match>
 8007ff6:	2800      	cmp	r0, #0
 8007ff8:	f43f aeb0 	beq.w	8007d5c <_strtod_l+0xc4>
 8007ffc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ffe:	498d      	ldr	r1, [pc, #564]	; (8008234 <_strtod_l+0x59c>)
 8008000:	3b01      	subs	r3, #1
 8008002:	a817      	add	r0, sp, #92	; 0x5c
 8008004:	9317      	str	r3, [sp, #92]	; 0x5c
 8008006:	f002 f8ab 	bl	800a160 <__match>
 800800a:	b910      	cbnz	r0, 8008012 <_strtod_l+0x37a>
 800800c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800800e:	3301      	adds	r3, #1
 8008010:	9317      	str	r3, [sp, #92]	; 0x5c
 8008012:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008244 <_strtod_l+0x5ac>
 8008016:	f04f 0a00 	mov.w	sl, #0
 800801a:	e681      	b.n	8007d20 <_strtod_l+0x88>
 800801c:	4886      	ldr	r0, [pc, #536]	; (8008238 <_strtod_l+0x5a0>)
 800801e:	f003 fde3 	bl	800bbe8 <nan>
 8008022:	ec5b ab10 	vmov	sl, fp, d0
 8008026:	e67b      	b.n	8007d20 <_strtod_l+0x88>
 8008028:	9b05      	ldr	r3, [sp, #20]
 800802a:	9807      	ldr	r0, [sp, #28]
 800802c:	1af3      	subs	r3, r6, r3
 800802e:	2f00      	cmp	r7, #0
 8008030:	bf08      	it	eq
 8008032:	462f      	moveq	r7, r5
 8008034:	2d10      	cmp	r5, #16
 8008036:	9306      	str	r3, [sp, #24]
 8008038:	46a8      	mov	r8, r5
 800803a:	bfa8      	it	ge
 800803c:	f04f 0810 	movge.w	r8, #16
 8008040:	f7f8 fa60 	bl	8000504 <__aeabi_ui2d>
 8008044:	2d09      	cmp	r5, #9
 8008046:	4682      	mov	sl, r0
 8008048:	468b      	mov	fp, r1
 800804a:	dd13      	ble.n	8008074 <_strtod_l+0x3dc>
 800804c:	4b7b      	ldr	r3, [pc, #492]	; (800823c <_strtod_l+0x5a4>)
 800804e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008052:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008056:	f7f8 facf 	bl	80005f8 <__aeabi_dmul>
 800805a:	4682      	mov	sl, r0
 800805c:	4648      	mov	r0, r9
 800805e:	468b      	mov	fp, r1
 8008060:	f7f8 fa50 	bl	8000504 <__aeabi_ui2d>
 8008064:	4602      	mov	r2, r0
 8008066:	460b      	mov	r3, r1
 8008068:	4650      	mov	r0, sl
 800806a:	4659      	mov	r1, fp
 800806c:	f7f8 f90e 	bl	800028c <__adddf3>
 8008070:	4682      	mov	sl, r0
 8008072:	468b      	mov	fp, r1
 8008074:	2d0f      	cmp	r5, #15
 8008076:	dc38      	bgt.n	80080ea <_strtod_l+0x452>
 8008078:	9b06      	ldr	r3, [sp, #24]
 800807a:	2b00      	cmp	r3, #0
 800807c:	f43f ae50 	beq.w	8007d20 <_strtod_l+0x88>
 8008080:	dd24      	ble.n	80080cc <_strtod_l+0x434>
 8008082:	2b16      	cmp	r3, #22
 8008084:	dc0b      	bgt.n	800809e <_strtod_l+0x406>
 8008086:	496d      	ldr	r1, [pc, #436]	; (800823c <_strtod_l+0x5a4>)
 8008088:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800808c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008090:	4652      	mov	r2, sl
 8008092:	465b      	mov	r3, fp
 8008094:	f7f8 fab0 	bl	80005f8 <__aeabi_dmul>
 8008098:	4682      	mov	sl, r0
 800809a:	468b      	mov	fp, r1
 800809c:	e640      	b.n	8007d20 <_strtod_l+0x88>
 800809e:	9a06      	ldr	r2, [sp, #24]
 80080a0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80080a4:	4293      	cmp	r3, r2
 80080a6:	db20      	blt.n	80080ea <_strtod_l+0x452>
 80080a8:	4c64      	ldr	r4, [pc, #400]	; (800823c <_strtod_l+0x5a4>)
 80080aa:	f1c5 050f 	rsb	r5, r5, #15
 80080ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80080b2:	4652      	mov	r2, sl
 80080b4:	465b      	mov	r3, fp
 80080b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080ba:	f7f8 fa9d 	bl	80005f8 <__aeabi_dmul>
 80080be:	9b06      	ldr	r3, [sp, #24]
 80080c0:	1b5d      	subs	r5, r3, r5
 80080c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80080c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80080ca:	e7e3      	b.n	8008094 <_strtod_l+0x3fc>
 80080cc:	9b06      	ldr	r3, [sp, #24]
 80080ce:	3316      	adds	r3, #22
 80080d0:	db0b      	blt.n	80080ea <_strtod_l+0x452>
 80080d2:	9b05      	ldr	r3, [sp, #20]
 80080d4:	1b9e      	subs	r6, r3, r6
 80080d6:	4b59      	ldr	r3, [pc, #356]	; (800823c <_strtod_l+0x5a4>)
 80080d8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80080dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80080e0:	4650      	mov	r0, sl
 80080e2:	4659      	mov	r1, fp
 80080e4:	f7f8 fbb2 	bl	800084c <__aeabi_ddiv>
 80080e8:	e7d6      	b.n	8008098 <_strtod_l+0x400>
 80080ea:	9b06      	ldr	r3, [sp, #24]
 80080ec:	eba5 0808 	sub.w	r8, r5, r8
 80080f0:	4498      	add	r8, r3
 80080f2:	f1b8 0f00 	cmp.w	r8, #0
 80080f6:	dd74      	ble.n	80081e2 <_strtod_l+0x54a>
 80080f8:	f018 030f 	ands.w	r3, r8, #15
 80080fc:	d00a      	beq.n	8008114 <_strtod_l+0x47c>
 80080fe:	494f      	ldr	r1, [pc, #316]	; (800823c <_strtod_l+0x5a4>)
 8008100:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008104:	4652      	mov	r2, sl
 8008106:	465b      	mov	r3, fp
 8008108:	e9d1 0100 	ldrd	r0, r1, [r1]
 800810c:	f7f8 fa74 	bl	80005f8 <__aeabi_dmul>
 8008110:	4682      	mov	sl, r0
 8008112:	468b      	mov	fp, r1
 8008114:	f038 080f 	bics.w	r8, r8, #15
 8008118:	d04f      	beq.n	80081ba <_strtod_l+0x522>
 800811a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800811e:	dd22      	ble.n	8008166 <_strtod_l+0x4ce>
 8008120:	2500      	movs	r5, #0
 8008122:	462e      	mov	r6, r5
 8008124:	9507      	str	r5, [sp, #28]
 8008126:	9505      	str	r5, [sp, #20]
 8008128:	2322      	movs	r3, #34	; 0x22
 800812a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008244 <_strtod_l+0x5ac>
 800812e:	6023      	str	r3, [r4, #0]
 8008130:	f04f 0a00 	mov.w	sl, #0
 8008134:	9b07      	ldr	r3, [sp, #28]
 8008136:	2b00      	cmp	r3, #0
 8008138:	f43f adf2 	beq.w	8007d20 <_strtod_l+0x88>
 800813c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800813e:	4620      	mov	r0, r4
 8008140:	f002 f9a6 	bl	800a490 <_Bfree>
 8008144:	9905      	ldr	r1, [sp, #20]
 8008146:	4620      	mov	r0, r4
 8008148:	f002 f9a2 	bl	800a490 <_Bfree>
 800814c:	4631      	mov	r1, r6
 800814e:	4620      	mov	r0, r4
 8008150:	f002 f99e 	bl	800a490 <_Bfree>
 8008154:	9907      	ldr	r1, [sp, #28]
 8008156:	4620      	mov	r0, r4
 8008158:	f002 f99a 	bl	800a490 <_Bfree>
 800815c:	4629      	mov	r1, r5
 800815e:	4620      	mov	r0, r4
 8008160:	f002 f996 	bl	800a490 <_Bfree>
 8008164:	e5dc      	b.n	8007d20 <_strtod_l+0x88>
 8008166:	4b36      	ldr	r3, [pc, #216]	; (8008240 <_strtod_l+0x5a8>)
 8008168:	9304      	str	r3, [sp, #16]
 800816a:	2300      	movs	r3, #0
 800816c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008170:	4650      	mov	r0, sl
 8008172:	4659      	mov	r1, fp
 8008174:	4699      	mov	r9, r3
 8008176:	f1b8 0f01 	cmp.w	r8, #1
 800817a:	dc21      	bgt.n	80081c0 <_strtod_l+0x528>
 800817c:	b10b      	cbz	r3, 8008182 <_strtod_l+0x4ea>
 800817e:	4682      	mov	sl, r0
 8008180:	468b      	mov	fp, r1
 8008182:	4b2f      	ldr	r3, [pc, #188]	; (8008240 <_strtod_l+0x5a8>)
 8008184:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008188:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800818c:	4652      	mov	r2, sl
 800818e:	465b      	mov	r3, fp
 8008190:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008194:	f7f8 fa30 	bl	80005f8 <__aeabi_dmul>
 8008198:	4b2a      	ldr	r3, [pc, #168]	; (8008244 <_strtod_l+0x5ac>)
 800819a:	460a      	mov	r2, r1
 800819c:	400b      	ands	r3, r1
 800819e:	492a      	ldr	r1, [pc, #168]	; (8008248 <_strtod_l+0x5b0>)
 80081a0:	428b      	cmp	r3, r1
 80081a2:	4682      	mov	sl, r0
 80081a4:	d8bc      	bhi.n	8008120 <_strtod_l+0x488>
 80081a6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80081aa:	428b      	cmp	r3, r1
 80081ac:	bf86      	itte	hi
 80081ae:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800824c <_strtod_l+0x5b4>
 80081b2:	f04f 3aff 	movhi.w	sl, #4294967295
 80081b6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80081ba:	2300      	movs	r3, #0
 80081bc:	9304      	str	r3, [sp, #16]
 80081be:	e084      	b.n	80082ca <_strtod_l+0x632>
 80081c0:	f018 0f01 	tst.w	r8, #1
 80081c4:	d005      	beq.n	80081d2 <_strtod_l+0x53a>
 80081c6:	9b04      	ldr	r3, [sp, #16]
 80081c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081cc:	f7f8 fa14 	bl	80005f8 <__aeabi_dmul>
 80081d0:	2301      	movs	r3, #1
 80081d2:	9a04      	ldr	r2, [sp, #16]
 80081d4:	3208      	adds	r2, #8
 80081d6:	f109 0901 	add.w	r9, r9, #1
 80081da:	ea4f 0868 	mov.w	r8, r8, asr #1
 80081de:	9204      	str	r2, [sp, #16]
 80081e0:	e7c9      	b.n	8008176 <_strtod_l+0x4de>
 80081e2:	d0ea      	beq.n	80081ba <_strtod_l+0x522>
 80081e4:	f1c8 0800 	rsb	r8, r8, #0
 80081e8:	f018 020f 	ands.w	r2, r8, #15
 80081ec:	d00a      	beq.n	8008204 <_strtod_l+0x56c>
 80081ee:	4b13      	ldr	r3, [pc, #76]	; (800823c <_strtod_l+0x5a4>)
 80081f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081f4:	4650      	mov	r0, sl
 80081f6:	4659      	mov	r1, fp
 80081f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081fc:	f7f8 fb26 	bl	800084c <__aeabi_ddiv>
 8008200:	4682      	mov	sl, r0
 8008202:	468b      	mov	fp, r1
 8008204:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008208:	d0d7      	beq.n	80081ba <_strtod_l+0x522>
 800820a:	f1b8 0f1f 	cmp.w	r8, #31
 800820e:	dd1f      	ble.n	8008250 <_strtod_l+0x5b8>
 8008210:	2500      	movs	r5, #0
 8008212:	462e      	mov	r6, r5
 8008214:	9507      	str	r5, [sp, #28]
 8008216:	9505      	str	r5, [sp, #20]
 8008218:	2322      	movs	r3, #34	; 0x22
 800821a:	f04f 0a00 	mov.w	sl, #0
 800821e:	f04f 0b00 	mov.w	fp, #0
 8008222:	6023      	str	r3, [r4, #0]
 8008224:	e786      	b.n	8008134 <_strtod_l+0x49c>
 8008226:	bf00      	nop
 8008228:	0800c645 	.word	0x0800c645
 800822c:	0800c684 	.word	0x0800c684
 8008230:	0800c63d 	.word	0x0800c63d
 8008234:	0800c7c4 	.word	0x0800c7c4
 8008238:	0800caf3 	.word	0x0800caf3
 800823c:	0800c9b8 	.word	0x0800c9b8
 8008240:	0800c990 	.word	0x0800c990
 8008244:	7ff00000 	.word	0x7ff00000
 8008248:	7ca00000 	.word	0x7ca00000
 800824c:	7fefffff 	.word	0x7fefffff
 8008250:	f018 0310 	ands.w	r3, r8, #16
 8008254:	bf18      	it	ne
 8008256:	236a      	movne	r3, #106	; 0x6a
 8008258:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008608 <_strtod_l+0x970>
 800825c:	9304      	str	r3, [sp, #16]
 800825e:	4650      	mov	r0, sl
 8008260:	4659      	mov	r1, fp
 8008262:	2300      	movs	r3, #0
 8008264:	f018 0f01 	tst.w	r8, #1
 8008268:	d004      	beq.n	8008274 <_strtod_l+0x5dc>
 800826a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800826e:	f7f8 f9c3 	bl	80005f8 <__aeabi_dmul>
 8008272:	2301      	movs	r3, #1
 8008274:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008278:	f109 0908 	add.w	r9, r9, #8
 800827c:	d1f2      	bne.n	8008264 <_strtod_l+0x5cc>
 800827e:	b10b      	cbz	r3, 8008284 <_strtod_l+0x5ec>
 8008280:	4682      	mov	sl, r0
 8008282:	468b      	mov	fp, r1
 8008284:	9b04      	ldr	r3, [sp, #16]
 8008286:	b1c3      	cbz	r3, 80082ba <_strtod_l+0x622>
 8008288:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800828c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008290:	2b00      	cmp	r3, #0
 8008292:	4659      	mov	r1, fp
 8008294:	dd11      	ble.n	80082ba <_strtod_l+0x622>
 8008296:	2b1f      	cmp	r3, #31
 8008298:	f340 8124 	ble.w	80084e4 <_strtod_l+0x84c>
 800829c:	2b34      	cmp	r3, #52	; 0x34
 800829e:	bfde      	ittt	le
 80082a0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80082a4:	f04f 33ff 	movle.w	r3, #4294967295
 80082a8:	fa03 f202 	lslle.w	r2, r3, r2
 80082ac:	f04f 0a00 	mov.w	sl, #0
 80082b0:	bfcc      	ite	gt
 80082b2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80082b6:	ea02 0b01 	andle.w	fp, r2, r1
 80082ba:	2200      	movs	r2, #0
 80082bc:	2300      	movs	r3, #0
 80082be:	4650      	mov	r0, sl
 80082c0:	4659      	mov	r1, fp
 80082c2:	f7f8 fc01 	bl	8000ac8 <__aeabi_dcmpeq>
 80082c6:	2800      	cmp	r0, #0
 80082c8:	d1a2      	bne.n	8008210 <_strtod_l+0x578>
 80082ca:	9b07      	ldr	r3, [sp, #28]
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	9908      	ldr	r1, [sp, #32]
 80082d0:	462b      	mov	r3, r5
 80082d2:	463a      	mov	r2, r7
 80082d4:	4620      	mov	r0, r4
 80082d6:	f002 f943 	bl	800a560 <__s2b>
 80082da:	9007      	str	r0, [sp, #28]
 80082dc:	2800      	cmp	r0, #0
 80082de:	f43f af1f 	beq.w	8008120 <_strtod_l+0x488>
 80082e2:	9b05      	ldr	r3, [sp, #20]
 80082e4:	1b9e      	subs	r6, r3, r6
 80082e6:	9b06      	ldr	r3, [sp, #24]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	bfb4      	ite	lt
 80082ec:	4633      	movlt	r3, r6
 80082ee:	2300      	movge	r3, #0
 80082f0:	930c      	str	r3, [sp, #48]	; 0x30
 80082f2:	9b06      	ldr	r3, [sp, #24]
 80082f4:	2500      	movs	r5, #0
 80082f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80082fa:	9312      	str	r3, [sp, #72]	; 0x48
 80082fc:	462e      	mov	r6, r5
 80082fe:	9b07      	ldr	r3, [sp, #28]
 8008300:	4620      	mov	r0, r4
 8008302:	6859      	ldr	r1, [r3, #4]
 8008304:	f002 f884 	bl	800a410 <_Balloc>
 8008308:	9005      	str	r0, [sp, #20]
 800830a:	2800      	cmp	r0, #0
 800830c:	f43f af0c 	beq.w	8008128 <_strtod_l+0x490>
 8008310:	9b07      	ldr	r3, [sp, #28]
 8008312:	691a      	ldr	r2, [r3, #16]
 8008314:	3202      	adds	r2, #2
 8008316:	f103 010c 	add.w	r1, r3, #12
 800831a:	0092      	lsls	r2, r2, #2
 800831c:	300c      	adds	r0, #12
 800831e:	f002 f869 	bl	800a3f4 <memcpy>
 8008322:	ec4b ab10 	vmov	d0, sl, fp
 8008326:	aa1a      	add	r2, sp, #104	; 0x68
 8008328:	a919      	add	r1, sp, #100	; 0x64
 800832a:	4620      	mov	r0, r4
 800832c:	f002 fc5e 	bl	800abec <__d2b>
 8008330:	ec4b ab18 	vmov	d8, sl, fp
 8008334:	9018      	str	r0, [sp, #96]	; 0x60
 8008336:	2800      	cmp	r0, #0
 8008338:	f43f aef6 	beq.w	8008128 <_strtod_l+0x490>
 800833c:	2101      	movs	r1, #1
 800833e:	4620      	mov	r0, r4
 8008340:	f002 f9a8 	bl	800a694 <__i2b>
 8008344:	4606      	mov	r6, r0
 8008346:	2800      	cmp	r0, #0
 8008348:	f43f aeee 	beq.w	8008128 <_strtod_l+0x490>
 800834c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800834e:	9904      	ldr	r1, [sp, #16]
 8008350:	2b00      	cmp	r3, #0
 8008352:	bfab      	itete	ge
 8008354:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008356:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008358:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800835a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800835e:	bfac      	ite	ge
 8008360:	eb03 0902 	addge.w	r9, r3, r2
 8008364:	1ad7      	sublt	r7, r2, r3
 8008366:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008368:	eba3 0801 	sub.w	r8, r3, r1
 800836c:	4490      	add	r8, r2
 800836e:	4ba1      	ldr	r3, [pc, #644]	; (80085f4 <_strtod_l+0x95c>)
 8008370:	f108 38ff 	add.w	r8, r8, #4294967295
 8008374:	4598      	cmp	r8, r3
 8008376:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800837a:	f280 80c7 	bge.w	800850c <_strtod_l+0x874>
 800837e:	eba3 0308 	sub.w	r3, r3, r8
 8008382:	2b1f      	cmp	r3, #31
 8008384:	eba2 0203 	sub.w	r2, r2, r3
 8008388:	f04f 0101 	mov.w	r1, #1
 800838c:	f300 80b1 	bgt.w	80084f2 <_strtod_l+0x85a>
 8008390:	fa01 f303 	lsl.w	r3, r1, r3
 8008394:	930d      	str	r3, [sp, #52]	; 0x34
 8008396:	2300      	movs	r3, #0
 8008398:	9308      	str	r3, [sp, #32]
 800839a:	eb09 0802 	add.w	r8, r9, r2
 800839e:	9b04      	ldr	r3, [sp, #16]
 80083a0:	45c1      	cmp	r9, r8
 80083a2:	4417      	add	r7, r2
 80083a4:	441f      	add	r7, r3
 80083a6:	464b      	mov	r3, r9
 80083a8:	bfa8      	it	ge
 80083aa:	4643      	movge	r3, r8
 80083ac:	42bb      	cmp	r3, r7
 80083ae:	bfa8      	it	ge
 80083b0:	463b      	movge	r3, r7
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	bfc2      	ittt	gt
 80083b6:	eba8 0803 	subgt.w	r8, r8, r3
 80083ba:	1aff      	subgt	r7, r7, r3
 80083bc:	eba9 0903 	subgt.w	r9, r9, r3
 80083c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	dd17      	ble.n	80083f6 <_strtod_l+0x75e>
 80083c6:	4631      	mov	r1, r6
 80083c8:	461a      	mov	r2, r3
 80083ca:	4620      	mov	r0, r4
 80083cc:	f002 fa22 	bl	800a814 <__pow5mult>
 80083d0:	4606      	mov	r6, r0
 80083d2:	2800      	cmp	r0, #0
 80083d4:	f43f aea8 	beq.w	8008128 <_strtod_l+0x490>
 80083d8:	4601      	mov	r1, r0
 80083da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80083dc:	4620      	mov	r0, r4
 80083de:	f002 f96f 	bl	800a6c0 <__multiply>
 80083e2:	900b      	str	r0, [sp, #44]	; 0x2c
 80083e4:	2800      	cmp	r0, #0
 80083e6:	f43f ae9f 	beq.w	8008128 <_strtod_l+0x490>
 80083ea:	9918      	ldr	r1, [sp, #96]	; 0x60
 80083ec:	4620      	mov	r0, r4
 80083ee:	f002 f84f 	bl	800a490 <_Bfree>
 80083f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083f4:	9318      	str	r3, [sp, #96]	; 0x60
 80083f6:	f1b8 0f00 	cmp.w	r8, #0
 80083fa:	f300 808c 	bgt.w	8008516 <_strtod_l+0x87e>
 80083fe:	9b06      	ldr	r3, [sp, #24]
 8008400:	2b00      	cmp	r3, #0
 8008402:	dd08      	ble.n	8008416 <_strtod_l+0x77e>
 8008404:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008406:	9905      	ldr	r1, [sp, #20]
 8008408:	4620      	mov	r0, r4
 800840a:	f002 fa03 	bl	800a814 <__pow5mult>
 800840e:	9005      	str	r0, [sp, #20]
 8008410:	2800      	cmp	r0, #0
 8008412:	f43f ae89 	beq.w	8008128 <_strtod_l+0x490>
 8008416:	2f00      	cmp	r7, #0
 8008418:	dd08      	ble.n	800842c <_strtod_l+0x794>
 800841a:	9905      	ldr	r1, [sp, #20]
 800841c:	463a      	mov	r2, r7
 800841e:	4620      	mov	r0, r4
 8008420:	f002 fa52 	bl	800a8c8 <__lshift>
 8008424:	9005      	str	r0, [sp, #20]
 8008426:	2800      	cmp	r0, #0
 8008428:	f43f ae7e 	beq.w	8008128 <_strtod_l+0x490>
 800842c:	f1b9 0f00 	cmp.w	r9, #0
 8008430:	dd08      	ble.n	8008444 <_strtod_l+0x7ac>
 8008432:	4631      	mov	r1, r6
 8008434:	464a      	mov	r2, r9
 8008436:	4620      	mov	r0, r4
 8008438:	f002 fa46 	bl	800a8c8 <__lshift>
 800843c:	4606      	mov	r6, r0
 800843e:	2800      	cmp	r0, #0
 8008440:	f43f ae72 	beq.w	8008128 <_strtod_l+0x490>
 8008444:	9a05      	ldr	r2, [sp, #20]
 8008446:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008448:	4620      	mov	r0, r4
 800844a:	f002 fac9 	bl	800a9e0 <__mdiff>
 800844e:	4605      	mov	r5, r0
 8008450:	2800      	cmp	r0, #0
 8008452:	f43f ae69 	beq.w	8008128 <_strtod_l+0x490>
 8008456:	68c3      	ldr	r3, [r0, #12]
 8008458:	930b      	str	r3, [sp, #44]	; 0x2c
 800845a:	2300      	movs	r3, #0
 800845c:	60c3      	str	r3, [r0, #12]
 800845e:	4631      	mov	r1, r6
 8008460:	f002 faa2 	bl	800a9a8 <__mcmp>
 8008464:	2800      	cmp	r0, #0
 8008466:	da60      	bge.n	800852a <_strtod_l+0x892>
 8008468:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800846a:	ea53 030a 	orrs.w	r3, r3, sl
 800846e:	f040 8082 	bne.w	8008576 <_strtod_l+0x8de>
 8008472:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008476:	2b00      	cmp	r3, #0
 8008478:	d17d      	bne.n	8008576 <_strtod_l+0x8de>
 800847a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800847e:	0d1b      	lsrs	r3, r3, #20
 8008480:	051b      	lsls	r3, r3, #20
 8008482:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008486:	d976      	bls.n	8008576 <_strtod_l+0x8de>
 8008488:	696b      	ldr	r3, [r5, #20]
 800848a:	b913      	cbnz	r3, 8008492 <_strtod_l+0x7fa>
 800848c:	692b      	ldr	r3, [r5, #16]
 800848e:	2b01      	cmp	r3, #1
 8008490:	dd71      	ble.n	8008576 <_strtod_l+0x8de>
 8008492:	4629      	mov	r1, r5
 8008494:	2201      	movs	r2, #1
 8008496:	4620      	mov	r0, r4
 8008498:	f002 fa16 	bl	800a8c8 <__lshift>
 800849c:	4631      	mov	r1, r6
 800849e:	4605      	mov	r5, r0
 80084a0:	f002 fa82 	bl	800a9a8 <__mcmp>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	dd66      	ble.n	8008576 <_strtod_l+0x8de>
 80084a8:	9904      	ldr	r1, [sp, #16]
 80084aa:	4a53      	ldr	r2, [pc, #332]	; (80085f8 <_strtod_l+0x960>)
 80084ac:	465b      	mov	r3, fp
 80084ae:	2900      	cmp	r1, #0
 80084b0:	f000 8081 	beq.w	80085b6 <_strtod_l+0x91e>
 80084b4:	ea02 010b 	and.w	r1, r2, fp
 80084b8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80084bc:	dc7b      	bgt.n	80085b6 <_strtod_l+0x91e>
 80084be:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80084c2:	f77f aea9 	ble.w	8008218 <_strtod_l+0x580>
 80084c6:	4b4d      	ldr	r3, [pc, #308]	; (80085fc <_strtod_l+0x964>)
 80084c8:	4650      	mov	r0, sl
 80084ca:	4659      	mov	r1, fp
 80084cc:	2200      	movs	r2, #0
 80084ce:	f7f8 f893 	bl	80005f8 <__aeabi_dmul>
 80084d2:	460b      	mov	r3, r1
 80084d4:	4303      	orrs	r3, r0
 80084d6:	bf08      	it	eq
 80084d8:	2322      	moveq	r3, #34	; 0x22
 80084da:	4682      	mov	sl, r0
 80084dc:	468b      	mov	fp, r1
 80084de:	bf08      	it	eq
 80084e0:	6023      	streq	r3, [r4, #0]
 80084e2:	e62b      	b.n	800813c <_strtod_l+0x4a4>
 80084e4:	f04f 32ff 	mov.w	r2, #4294967295
 80084e8:	fa02 f303 	lsl.w	r3, r2, r3
 80084ec:	ea03 0a0a 	and.w	sl, r3, sl
 80084f0:	e6e3      	b.n	80082ba <_strtod_l+0x622>
 80084f2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80084f6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80084fa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80084fe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008502:	fa01 f308 	lsl.w	r3, r1, r8
 8008506:	9308      	str	r3, [sp, #32]
 8008508:	910d      	str	r1, [sp, #52]	; 0x34
 800850a:	e746      	b.n	800839a <_strtod_l+0x702>
 800850c:	2300      	movs	r3, #0
 800850e:	9308      	str	r3, [sp, #32]
 8008510:	2301      	movs	r3, #1
 8008512:	930d      	str	r3, [sp, #52]	; 0x34
 8008514:	e741      	b.n	800839a <_strtod_l+0x702>
 8008516:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008518:	4642      	mov	r2, r8
 800851a:	4620      	mov	r0, r4
 800851c:	f002 f9d4 	bl	800a8c8 <__lshift>
 8008520:	9018      	str	r0, [sp, #96]	; 0x60
 8008522:	2800      	cmp	r0, #0
 8008524:	f47f af6b 	bne.w	80083fe <_strtod_l+0x766>
 8008528:	e5fe      	b.n	8008128 <_strtod_l+0x490>
 800852a:	465f      	mov	r7, fp
 800852c:	d16e      	bne.n	800860c <_strtod_l+0x974>
 800852e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008530:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008534:	b342      	cbz	r2, 8008588 <_strtod_l+0x8f0>
 8008536:	4a32      	ldr	r2, [pc, #200]	; (8008600 <_strtod_l+0x968>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d128      	bne.n	800858e <_strtod_l+0x8f6>
 800853c:	9b04      	ldr	r3, [sp, #16]
 800853e:	4651      	mov	r1, sl
 8008540:	b1eb      	cbz	r3, 800857e <_strtod_l+0x8e6>
 8008542:	4b2d      	ldr	r3, [pc, #180]	; (80085f8 <_strtod_l+0x960>)
 8008544:	403b      	ands	r3, r7
 8008546:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800854a:	f04f 32ff 	mov.w	r2, #4294967295
 800854e:	d819      	bhi.n	8008584 <_strtod_l+0x8ec>
 8008550:	0d1b      	lsrs	r3, r3, #20
 8008552:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008556:	fa02 f303 	lsl.w	r3, r2, r3
 800855a:	4299      	cmp	r1, r3
 800855c:	d117      	bne.n	800858e <_strtod_l+0x8f6>
 800855e:	4b29      	ldr	r3, [pc, #164]	; (8008604 <_strtod_l+0x96c>)
 8008560:	429f      	cmp	r7, r3
 8008562:	d102      	bne.n	800856a <_strtod_l+0x8d2>
 8008564:	3101      	adds	r1, #1
 8008566:	f43f addf 	beq.w	8008128 <_strtod_l+0x490>
 800856a:	4b23      	ldr	r3, [pc, #140]	; (80085f8 <_strtod_l+0x960>)
 800856c:	403b      	ands	r3, r7
 800856e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008572:	f04f 0a00 	mov.w	sl, #0
 8008576:	9b04      	ldr	r3, [sp, #16]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d1a4      	bne.n	80084c6 <_strtod_l+0x82e>
 800857c:	e5de      	b.n	800813c <_strtod_l+0x4a4>
 800857e:	f04f 33ff 	mov.w	r3, #4294967295
 8008582:	e7ea      	b.n	800855a <_strtod_l+0x8c2>
 8008584:	4613      	mov	r3, r2
 8008586:	e7e8      	b.n	800855a <_strtod_l+0x8c2>
 8008588:	ea53 030a 	orrs.w	r3, r3, sl
 800858c:	d08c      	beq.n	80084a8 <_strtod_l+0x810>
 800858e:	9b08      	ldr	r3, [sp, #32]
 8008590:	b1db      	cbz	r3, 80085ca <_strtod_l+0x932>
 8008592:	423b      	tst	r3, r7
 8008594:	d0ef      	beq.n	8008576 <_strtod_l+0x8de>
 8008596:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008598:	9a04      	ldr	r2, [sp, #16]
 800859a:	4650      	mov	r0, sl
 800859c:	4659      	mov	r1, fp
 800859e:	b1c3      	cbz	r3, 80085d2 <_strtod_l+0x93a>
 80085a0:	f7ff fb5d 	bl	8007c5e <sulp>
 80085a4:	4602      	mov	r2, r0
 80085a6:	460b      	mov	r3, r1
 80085a8:	ec51 0b18 	vmov	r0, r1, d8
 80085ac:	f7f7 fe6e 	bl	800028c <__adddf3>
 80085b0:	4682      	mov	sl, r0
 80085b2:	468b      	mov	fp, r1
 80085b4:	e7df      	b.n	8008576 <_strtod_l+0x8de>
 80085b6:	4013      	ands	r3, r2
 80085b8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80085bc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80085c0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80085c4:	f04f 3aff 	mov.w	sl, #4294967295
 80085c8:	e7d5      	b.n	8008576 <_strtod_l+0x8de>
 80085ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085cc:	ea13 0f0a 	tst.w	r3, sl
 80085d0:	e7e0      	b.n	8008594 <_strtod_l+0x8fc>
 80085d2:	f7ff fb44 	bl	8007c5e <sulp>
 80085d6:	4602      	mov	r2, r0
 80085d8:	460b      	mov	r3, r1
 80085da:	ec51 0b18 	vmov	r0, r1, d8
 80085de:	f7f7 fe53 	bl	8000288 <__aeabi_dsub>
 80085e2:	2200      	movs	r2, #0
 80085e4:	2300      	movs	r3, #0
 80085e6:	4682      	mov	sl, r0
 80085e8:	468b      	mov	fp, r1
 80085ea:	f7f8 fa6d 	bl	8000ac8 <__aeabi_dcmpeq>
 80085ee:	2800      	cmp	r0, #0
 80085f0:	d0c1      	beq.n	8008576 <_strtod_l+0x8de>
 80085f2:	e611      	b.n	8008218 <_strtod_l+0x580>
 80085f4:	fffffc02 	.word	0xfffffc02
 80085f8:	7ff00000 	.word	0x7ff00000
 80085fc:	39500000 	.word	0x39500000
 8008600:	000fffff 	.word	0x000fffff
 8008604:	7fefffff 	.word	0x7fefffff
 8008608:	0800c698 	.word	0x0800c698
 800860c:	4631      	mov	r1, r6
 800860e:	4628      	mov	r0, r5
 8008610:	f002 fb48 	bl	800aca4 <__ratio>
 8008614:	ec59 8b10 	vmov	r8, r9, d0
 8008618:	ee10 0a10 	vmov	r0, s0
 800861c:	2200      	movs	r2, #0
 800861e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008622:	4649      	mov	r1, r9
 8008624:	f7f8 fa64 	bl	8000af0 <__aeabi_dcmple>
 8008628:	2800      	cmp	r0, #0
 800862a:	d07a      	beq.n	8008722 <_strtod_l+0xa8a>
 800862c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800862e:	2b00      	cmp	r3, #0
 8008630:	d04a      	beq.n	80086c8 <_strtod_l+0xa30>
 8008632:	4b95      	ldr	r3, [pc, #596]	; (8008888 <_strtod_l+0xbf0>)
 8008634:	2200      	movs	r2, #0
 8008636:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800863a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008888 <_strtod_l+0xbf0>
 800863e:	f04f 0800 	mov.w	r8, #0
 8008642:	4b92      	ldr	r3, [pc, #584]	; (800888c <_strtod_l+0xbf4>)
 8008644:	403b      	ands	r3, r7
 8008646:	930d      	str	r3, [sp, #52]	; 0x34
 8008648:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800864a:	4b91      	ldr	r3, [pc, #580]	; (8008890 <_strtod_l+0xbf8>)
 800864c:	429a      	cmp	r2, r3
 800864e:	f040 80b0 	bne.w	80087b2 <_strtod_l+0xb1a>
 8008652:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008656:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800865a:	ec4b ab10 	vmov	d0, sl, fp
 800865e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008662:	f002 fa47 	bl	800aaf4 <__ulp>
 8008666:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800866a:	ec53 2b10 	vmov	r2, r3, d0
 800866e:	f7f7 ffc3 	bl	80005f8 <__aeabi_dmul>
 8008672:	4652      	mov	r2, sl
 8008674:	465b      	mov	r3, fp
 8008676:	f7f7 fe09 	bl	800028c <__adddf3>
 800867a:	460b      	mov	r3, r1
 800867c:	4983      	ldr	r1, [pc, #524]	; (800888c <_strtod_l+0xbf4>)
 800867e:	4a85      	ldr	r2, [pc, #532]	; (8008894 <_strtod_l+0xbfc>)
 8008680:	4019      	ands	r1, r3
 8008682:	4291      	cmp	r1, r2
 8008684:	4682      	mov	sl, r0
 8008686:	d960      	bls.n	800874a <_strtod_l+0xab2>
 8008688:	ee18 3a90 	vmov	r3, s17
 800868c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008690:	4293      	cmp	r3, r2
 8008692:	d104      	bne.n	800869e <_strtod_l+0xa06>
 8008694:	ee18 3a10 	vmov	r3, s16
 8008698:	3301      	adds	r3, #1
 800869a:	f43f ad45 	beq.w	8008128 <_strtod_l+0x490>
 800869e:	f8df b200 	ldr.w	fp, [pc, #512]	; 80088a0 <_strtod_l+0xc08>
 80086a2:	f04f 3aff 	mov.w	sl, #4294967295
 80086a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80086a8:	4620      	mov	r0, r4
 80086aa:	f001 fef1 	bl	800a490 <_Bfree>
 80086ae:	9905      	ldr	r1, [sp, #20]
 80086b0:	4620      	mov	r0, r4
 80086b2:	f001 feed 	bl	800a490 <_Bfree>
 80086b6:	4631      	mov	r1, r6
 80086b8:	4620      	mov	r0, r4
 80086ba:	f001 fee9 	bl	800a490 <_Bfree>
 80086be:	4629      	mov	r1, r5
 80086c0:	4620      	mov	r0, r4
 80086c2:	f001 fee5 	bl	800a490 <_Bfree>
 80086c6:	e61a      	b.n	80082fe <_strtod_l+0x666>
 80086c8:	f1ba 0f00 	cmp.w	sl, #0
 80086cc:	d11b      	bne.n	8008706 <_strtod_l+0xa6e>
 80086ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086d2:	b9f3      	cbnz	r3, 8008712 <_strtod_l+0xa7a>
 80086d4:	4b6c      	ldr	r3, [pc, #432]	; (8008888 <_strtod_l+0xbf0>)
 80086d6:	2200      	movs	r2, #0
 80086d8:	4640      	mov	r0, r8
 80086da:	4649      	mov	r1, r9
 80086dc:	f7f8 f9fe 	bl	8000adc <__aeabi_dcmplt>
 80086e0:	b9d0      	cbnz	r0, 8008718 <_strtod_l+0xa80>
 80086e2:	4640      	mov	r0, r8
 80086e4:	4649      	mov	r1, r9
 80086e6:	4b6c      	ldr	r3, [pc, #432]	; (8008898 <_strtod_l+0xc00>)
 80086e8:	2200      	movs	r2, #0
 80086ea:	f7f7 ff85 	bl	80005f8 <__aeabi_dmul>
 80086ee:	4680      	mov	r8, r0
 80086f0:	4689      	mov	r9, r1
 80086f2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80086f6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80086fa:	9315      	str	r3, [sp, #84]	; 0x54
 80086fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008700:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008704:	e79d      	b.n	8008642 <_strtod_l+0x9aa>
 8008706:	f1ba 0f01 	cmp.w	sl, #1
 800870a:	d102      	bne.n	8008712 <_strtod_l+0xa7a>
 800870c:	2f00      	cmp	r7, #0
 800870e:	f43f ad83 	beq.w	8008218 <_strtod_l+0x580>
 8008712:	4b62      	ldr	r3, [pc, #392]	; (800889c <_strtod_l+0xc04>)
 8008714:	2200      	movs	r2, #0
 8008716:	e78e      	b.n	8008636 <_strtod_l+0x99e>
 8008718:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008898 <_strtod_l+0xc00>
 800871c:	f04f 0800 	mov.w	r8, #0
 8008720:	e7e7      	b.n	80086f2 <_strtod_l+0xa5a>
 8008722:	4b5d      	ldr	r3, [pc, #372]	; (8008898 <_strtod_l+0xc00>)
 8008724:	4640      	mov	r0, r8
 8008726:	4649      	mov	r1, r9
 8008728:	2200      	movs	r2, #0
 800872a:	f7f7 ff65 	bl	80005f8 <__aeabi_dmul>
 800872e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008730:	4680      	mov	r8, r0
 8008732:	4689      	mov	r9, r1
 8008734:	b933      	cbnz	r3, 8008744 <_strtod_l+0xaac>
 8008736:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800873a:	900e      	str	r0, [sp, #56]	; 0x38
 800873c:	930f      	str	r3, [sp, #60]	; 0x3c
 800873e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008742:	e7dd      	b.n	8008700 <_strtod_l+0xa68>
 8008744:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008748:	e7f9      	b.n	800873e <_strtod_l+0xaa6>
 800874a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800874e:	9b04      	ldr	r3, [sp, #16]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d1a8      	bne.n	80086a6 <_strtod_l+0xa0e>
 8008754:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008758:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800875a:	0d1b      	lsrs	r3, r3, #20
 800875c:	051b      	lsls	r3, r3, #20
 800875e:	429a      	cmp	r2, r3
 8008760:	d1a1      	bne.n	80086a6 <_strtod_l+0xa0e>
 8008762:	4640      	mov	r0, r8
 8008764:	4649      	mov	r1, r9
 8008766:	f7f8 faa7 	bl	8000cb8 <__aeabi_d2lz>
 800876a:	f7f7 ff17 	bl	800059c <__aeabi_l2d>
 800876e:	4602      	mov	r2, r0
 8008770:	460b      	mov	r3, r1
 8008772:	4640      	mov	r0, r8
 8008774:	4649      	mov	r1, r9
 8008776:	f7f7 fd87 	bl	8000288 <__aeabi_dsub>
 800877a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800877c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008780:	ea43 030a 	orr.w	r3, r3, sl
 8008784:	4313      	orrs	r3, r2
 8008786:	4680      	mov	r8, r0
 8008788:	4689      	mov	r9, r1
 800878a:	d055      	beq.n	8008838 <_strtod_l+0xba0>
 800878c:	a336      	add	r3, pc, #216	; (adr r3, 8008868 <_strtod_l+0xbd0>)
 800878e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008792:	f7f8 f9a3 	bl	8000adc <__aeabi_dcmplt>
 8008796:	2800      	cmp	r0, #0
 8008798:	f47f acd0 	bne.w	800813c <_strtod_l+0x4a4>
 800879c:	a334      	add	r3, pc, #208	; (adr r3, 8008870 <_strtod_l+0xbd8>)
 800879e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087a2:	4640      	mov	r0, r8
 80087a4:	4649      	mov	r1, r9
 80087a6:	f7f8 f9b7 	bl	8000b18 <__aeabi_dcmpgt>
 80087aa:	2800      	cmp	r0, #0
 80087ac:	f43f af7b 	beq.w	80086a6 <_strtod_l+0xa0e>
 80087b0:	e4c4      	b.n	800813c <_strtod_l+0x4a4>
 80087b2:	9b04      	ldr	r3, [sp, #16]
 80087b4:	b333      	cbz	r3, 8008804 <_strtod_l+0xb6c>
 80087b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087b8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80087bc:	d822      	bhi.n	8008804 <_strtod_l+0xb6c>
 80087be:	a32e      	add	r3, pc, #184	; (adr r3, 8008878 <_strtod_l+0xbe0>)
 80087c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087c4:	4640      	mov	r0, r8
 80087c6:	4649      	mov	r1, r9
 80087c8:	f7f8 f992 	bl	8000af0 <__aeabi_dcmple>
 80087cc:	b1a0      	cbz	r0, 80087f8 <_strtod_l+0xb60>
 80087ce:	4649      	mov	r1, r9
 80087d0:	4640      	mov	r0, r8
 80087d2:	f7f8 f9e9 	bl	8000ba8 <__aeabi_d2uiz>
 80087d6:	2801      	cmp	r0, #1
 80087d8:	bf38      	it	cc
 80087da:	2001      	movcc	r0, #1
 80087dc:	f7f7 fe92 	bl	8000504 <__aeabi_ui2d>
 80087e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087e2:	4680      	mov	r8, r0
 80087e4:	4689      	mov	r9, r1
 80087e6:	bb23      	cbnz	r3, 8008832 <_strtod_l+0xb9a>
 80087e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087ec:	9010      	str	r0, [sp, #64]	; 0x40
 80087ee:	9311      	str	r3, [sp, #68]	; 0x44
 80087f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80087f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80087f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80087fc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008800:	1a9b      	subs	r3, r3, r2
 8008802:	9309      	str	r3, [sp, #36]	; 0x24
 8008804:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008808:	eeb0 0a48 	vmov.f32	s0, s16
 800880c:	eef0 0a68 	vmov.f32	s1, s17
 8008810:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008814:	f002 f96e 	bl	800aaf4 <__ulp>
 8008818:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800881c:	ec53 2b10 	vmov	r2, r3, d0
 8008820:	f7f7 feea 	bl	80005f8 <__aeabi_dmul>
 8008824:	ec53 2b18 	vmov	r2, r3, d8
 8008828:	f7f7 fd30 	bl	800028c <__adddf3>
 800882c:	4682      	mov	sl, r0
 800882e:	468b      	mov	fp, r1
 8008830:	e78d      	b.n	800874e <_strtod_l+0xab6>
 8008832:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8008836:	e7db      	b.n	80087f0 <_strtod_l+0xb58>
 8008838:	a311      	add	r3, pc, #68	; (adr r3, 8008880 <_strtod_l+0xbe8>)
 800883a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883e:	f7f8 f94d 	bl	8000adc <__aeabi_dcmplt>
 8008842:	e7b2      	b.n	80087aa <_strtod_l+0xb12>
 8008844:	2300      	movs	r3, #0
 8008846:	930a      	str	r3, [sp, #40]	; 0x28
 8008848:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800884a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800884c:	6013      	str	r3, [r2, #0]
 800884e:	f7ff ba6b 	b.w	8007d28 <_strtod_l+0x90>
 8008852:	2a65      	cmp	r2, #101	; 0x65
 8008854:	f43f ab5f 	beq.w	8007f16 <_strtod_l+0x27e>
 8008858:	2a45      	cmp	r2, #69	; 0x45
 800885a:	f43f ab5c 	beq.w	8007f16 <_strtod_l+0x27e>
 800885e:	2301      	movs	r3, #1
 8008860:	f7ff bb94 	b.w	8007f8c <_strtod_l+0x2f4>
 8008864:	f3af 8000 	nop.w
 8008868:	94a03595 	.word	0x94a03595
 800886c:	3fdfffff 	.word	0x3fdfffff
 8008870:	35afe535 	.word	0x35afe535
 8008874:	3fe00000 	.word	0x3fe00000
 8008878:	ffc00000 	.word	0xffc00000
 800887c:	41dfffff 	.word	0x41dfffff
 8008880:	94a03595 	.word	0x94a03595
 8008884:	3fcfffff 	.word	0x3fcfffff
 8008888:	3ff00000 	.word	0x3ff00000
 800888c:	7ff00000 	.word	0x7ff00000
 8008890:	7fe00000 	.word	0x7fe00000
 8008894:	7c9fffff 	.word	0x7c9fffff
 8008898:	3fe00000 	.word	0x3fe00000
 800889c:	bff00000 	.word	0xbff00000
 80088a0:	7fefffff 	.word	0x7fefffff

080088a4 <_strtod_r>:
 80088a4:	4b01      	ldr	r3, [pc, #4]	; (80088ac <_strtod_r+0x8>)
 80088a6:	f7ff b9f7 	b.w	8007c98 <_strtod_l>
 80088aa:	bf00      	nop
 80088ac:	200000a8 	.word	0x200000a8

080088b0 <_strtol_l.constprop.0>:
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088b6:	d001      	beq.n	80088bc <_strtol_l.constprop.0+0xc>
 80088b8:	2b24      	cmp	r3, #36	; 0x24
 80088ba:	d906      	bls.n	80088ca <_strtol_l.constprop.0+0x1a>
 80088bc:	f7fe f9cc 	bl	8006c58 <__errno>
 80088c0:	2316      	movs	r3, #22
 80088c2:	6003      	str	r3, [r0, #0]
 80088c4:	2000      	movs	r0, #0
 80088c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ca:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80089b0 <_strtol_l.constprop.0+0x100>
 80088ce:	460d      	mov	r5, r1
 80088d0:	462e      	mov	r6, r5
 80088d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80088d6:	f814 700c 	ldrb.w	r7, [r4, ip]
 80088da:	f017 0708 	ands.w	r7, r7, #8
 80088de:	d1f7      	bne.n	80088d0 <_strtol_l.constprop.0+0x20>
 80088e0:	2c2d      	cmp	r4, #45	; 0x2d
 80088e2:	d132      	bne.n	800894a <_strtol_l.constprop.0+0x9a>
 80088e4:	782c      	ldrb	r4, [r5, #0]
 80088e6:	2701      	movs	r7, #1
 80088e8:	1cb5      	adds	r5, r6, #2
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d05b      	beq.n	80089a6 <_strtol_l.constprop.0+0xf6>
 80088ee:	2b10      	cmp	r3, #16
 80088f0:	d109      	bne.n	8008906 <_strtol_l.constprop.0+0x56>
 80088f2:	2c30      	cmp	r4, #48	; 0x30
 80088f4:	d107      	bne.n	8008906 <_strtol_l.constprop.0+0x56>
 80088f6:	782c      	ldrb	r4, [r5, #0]
 80088f8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80088fc:	2c58      	cmp	r4, #88	; 0x58
 80088fe:	d14d      	bne.n	800899c <_strtol_l.constprop.0+0xec>
 8008900:	786c      	ldrb	r4, [r5, #1]
 8008902:	2310      	movs	r3, #16
 8008904:	3502      	adds	r5, #2
 8008906:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800890a:	f108 38ff 	add.w	r8, r8, #4294967295
 800890e:	f04f 0c00 	mov.w	ip, #0
 8008912:	fbb8 f9f3 	udiv	r9, r8, r3
 8008916:	4666      	mov	r6, ip
 8008918:	fb03 8a19 	mls	sl, r3, r9, r8
 800891c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008920:	f1be 0f09 	cmp.w	lr, #9
 8008924:	d816      	bhi.n	8008954 <_strtol_l.constprop.0+0xa4>
 8008926:	4674      	mov	r4, lr
 8008928:	42a3      	cmp	r3, r4
 800892a:	dd24      	ble.n	8008976 <_strtol_l.constprop.0+0xc6>
 800892c:	f1bc 0f00 	cmp.w	ip, #0
 8008930:	db1e      	blt.n	8008970 <_strtol_l.constprop.0+0xc0>
 8008932:	45b1      	cmp	r9, r6
 8008934:	d31c      	bcc.n	8008970 <_strtol_l.constprop.0+0xc0>
 8008936:	d101      	bne.n	800893c <_strtol_l.constprop.0+0x8c>
 8008938:	45a2      	cmp	sl, r4
 800893a:	db19      	blt.n	8008970 <_strtol_l.constprop.0+0xc0>
 800893c:	fb06 4603 	mla	r6, r6, r3, r4
 8008940:	f04f 0c01 	mov.w	ip, #1
 8008944:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008948:	e7e8      	b.n	800891c <_strtol_l.constprop.0+0x6c>
 800894a:	2c2b      	cmp	r4, #43	; 0x2b
 800894c:	bf04      	itt	eq
 800894e:	782c      	ldrbeq	r4, [r5, #0]
 8008950:	1cb5      	addeq	r5, r6, #2
 8008952:	e7ca      	b.n	80088ea <_strtol_l.constprop.0+0x3a>
 8008954:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008958:	f1be 0f19 	cmp.w	lr, #25
 800895c:	d801      	bhi.n	8008962 <_strtol_l.constprop.0+0xb2>
 800895e:	3c37      	subs	r4, #55	; 0x37
 8008960:	e7e2      	b.n	8008928 <_strtol_l.constprop.0+0x78>
 8008962:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008966:	f1be 0f19 	cmp.w	lr, #25
 800896a:	d804      	bhi.n	8008976 <_strtol_l.constprop.0+0xc6>
 800896c:	3c57      	subs	r4, #87	; 0x57
 800896e:	e7db      	b.n	8008928 <_strtol_l.constprop.0+0x78>
 8008970:	f04f 3cff 	mov.w	ip, #4294967295
 8008974:	e7e6      	b.n	8008944 <_strtol_l.constprop.0+0x94>
 8008976:	f1bc 0f00 	cmp.w	ip, #0
 800897a:	da05      	bge.n	8008988 <_strtol_l.constprop.0+0xd8>
 800897c:	2322      	movs	r3, #34	; 0x22
 800897e:	6003      	str	r3, [r0, #0]
 8008980:	4646      	mov	r6, r8
 8008982:	b942      	cbnz	r2, 8008996 <_strtol_l.constprop.0+0xe6>
 8008984:	4630      	mov	r0, r6
 8008986:	e79e      	b.n	80088c6 <_strtol_l.constprop.0+0x16>
 8008988:	b107      	cbz	r7, 800898c <_strtol_l.constprop.0+0xdc>
 800898a:	4276      	negs	r6, r6
 800898c:	2a00      	cmp	r2, #0
 800898e:	d0f9      	beq.n	8008984 <_strtol_l.constprop.0+0xd4>
 8008990:	f1bc 0f00 	cmp.w	ip, #0
 8008994:	d000      	beq.n	8008998 <_strtol_l.constprop.0+0xe8>
 8008996:	1e69      	subs	r1, r5, #1
 8008998:	6011      	str	r1, [r2, #0]
 800899a:	e7f3      	b.n	8008984 <_strtol_l.constprop.0+0xd4>
 800899c:	2430      	movs	r4, #48	; 0x30
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d1b1      	bne.n	8008906 <_strtol_l.constprop.0+0x56>
 80089a2:	2308      	movs	r3, #8
 80089a4:	e7af      	b.n	8008906 <_strtol_l.constprop.0+0x56>
 80089a6:	2c30      	cmp	r4, #48	; 0x30
 80089a8:	d0a5      	beq.n	80088f6 <_strtol_l.constprop.0+0x46>
 80089aa:	230a      	movs	r3, #10
 80089ac:	e7ab      	b.n	8008906 <_strtol_l.constprop.0+0x56>
 80089ae:	bf00      	nop
 80089b0:	0800c6c1 	.word	0x0800c6c1

080089b4 <_strtol_r>:
 80089b4:	f7ff bf7c 	b.w	80088b0 <_strtol_l.constprop.0>

080089b8 <__swbuf_r>:
 80089b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ba:	460e      	mov	r6, r1
 80089bc:	4614      	mov	r4, r2
 80089be:	4605      	mov	r5, r0
 80089c0:	b118      	cbz	r0, 80089ca <__swbuf_r+0x12>
 80089c2:	6983      	ldr	r3, [r0, #24]
 80089c4:	b90b      	cbnz	r3, 80089ca <__swbuf_r+0x12>
 80089c6:	f001 f86f 	bl	8009aa8 <__sinit>
 80089ca:	4b21      	ldr	r3, [pc, #132]	; (8008a50 <__swbuf_r+0x98>)
 80089cc:	429c      	cmp	r4, r3
 80089ce:	d12b      	bne.n	8008a28 <__swbuf_r+0x70>
 80089d0:	686c      	ldr	r4, [r5, #4]
 80089d2:	69a3      	ldr	r3, [r4, #24]
 80089d4:	60a3      	str	r3, [r4, #8]
 80089d6:	89a3      	ldrh	r3, [r4, #12]
 80089d8:	071a      	lsls	r2, r3, #28
 80089da:	d52f      	bpl.n	8008a3c <__swbuf_r+0x84>
 80089dc:	6923      	ldr	r3, [r4, #16]
 80089de:	b36b      	cbz	r3, 8008a3c <__swbuf_r+0x84>
 80089e0:	6923      	ldr	r3, [r4, #16]
 80089e2:	6820      	ldr	r0, [r4, #0]
 80089e4:	1ac0      	subs	r0, r0, r3
 80089e6:	6963      	ldr	r3, [r4, #20]
 80089e8:	b2f6      	uxtb	r6, r6
 80089ea:	4283      	cmp	r3, r0
 80089ec:	4637      	mov	r7, r6
 80089ee:	dc04      	bgt.n	80089fa <__swbuf_r+0x42>
 80089f0:	4621      	mov	r1, r4
 80089f2:	4628      	mov	r0, r5
 80089f4:	f000 ffc4 	bl	8009980 <_fflush_r>
 80089f8:	bb30      	cbnz	r0, 8008a48 <__swbuf_r+0x90>
 80089fa:	68a3      	ldr	r3, [r4, #8]
 80089fc:	3b01      	subs	r3, #1
 80089fe:	60a3      	str	r3, [r4, #8]
 8008a00:	6823      	ldr	r3, [r4, #0]
 8008a02:	1c5a      	adds	r2, r3, #1
 8008a04:	6022      	str	r2, [r4, #0]
 8008a06:	701e      	strb	r6, [r3, #0]
 8008a08:	6963      	ldr	r3, [r4, #20]
 8008a0a:	3001      	adds	r0, #1
 8008a0c:	4283      	cmp	r3, r0
 8008a0e:	d004      	beq.n	8008a1a <__swbuf_r+0x62>
 8008a10:	89a3      	ldrh	r3, [r4, #12]
 8008a12:	07db      	lsls	r3, r3, #31
 8008a14:	d506      	bpl.n	8008a24 <__swbuf_r+0x6c>
 8008a16:	2e0a      	cmp	r6, #10
 8008a18:	d104      	bne.n	8008a24 <__swbuf_r+0x6c>
 8008a1a:	4621      	mov	r1, r4
 8008a1c:	4628      	mov	r0, r5
 8008a1e:	f000 ffaf 	bl	8009980 <_fflush_r>
 8008a22:	b988      	cbnz	r0, 8008a48 <__swbuf_r+0x90>
 8008a24:	4638      	mov	r0, r7
 8008a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a28:	4b0a      	ldr	r3, [pc, #40]	; (8008a54 <__swbuf_r+0x9c>)
 8008a2a:	429c      	cmp	r4, r3
 8008a2c:	d101      	bne.n	8008a32 <__swbuf_r+0x7a>
 8008a2e:	68ac      	ldr	r4, [r5, #8]
 8008a30:	e7cf      	b.n	80089d2 <__swbuf_r+0x1a>
 8008a32:	4b09      	ldr	r3, [pc, #36]	; (8008a58 <__swbuf_r+0xa0>)
 8008a34:	429c      	cmp	r4, r3
 8008a36:	bf08      	it	eq
 8008a38:	68ec      	ldreq	r4, [r5, #12]
 8008a3a:	e7ca      	b.n	80089d2 <__swbuf_r+0x1a>
 8008a3c:	4621      	mov	r1, r4
 8008a3e:	4628      	mov	r0, r5
 8008a40:	f000 f81e 	bl	8008a80 <__swsetup_r>
 8008a44:	2800      	cmp	r0, #0
 8008a46:	d0cb      	beq.n	80089e0 <__swbuf_r+0x28>
 8008a48:	f04f 37ff 	mov.w	r7, #4294967295
 8008a4c:	e7ea      	b.n	8008a24 <__swbuf_r+0x6c>
 8008a4e:	bf00      	nop
 8008a50:	0800c874 	.word	0x0800c874
 8008a54:	0800c894 	.word	0x0800c894
 8008a58:	0800c854 	.word	0x0800c854

08008a5c <_write_r>:
 8008a5c:	b538      	push	{r3, r4, r5, lr}
 8008a5e:	4d07      	ldr	r5, [pc, #28]	; (8008a7c <_write_r+0x20>)
 8008a60:	4604      	mov	r4, r0
 8008a62:	4608      	mov	r0, r1
 8008a64:	4611      	mov	r1, r2
 8008a66:	2200      	movs	r2, #0
 8008a68:	602a      	str	r2, [r5, #0]
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	f7fa f818 	bl	8002aa0 <_write>
 8008a70:	1c43      	adds	r3, r0, #1
 8008a72:	d102      	bne.n	8008a7a <_write_r+0x1e>
 8008a74:	682b      	ldr	r3, [r5, #0]
 8008a76:	b103      	cbz	r3, 8008a7a <_write_r+0x1e>
 8008a78:	6023      	str	r3, [r4, #0]
 8008a7a:	bd38      	pop	{r3, r4, r5, pc}
 8008a7c:	200009f4 	.word	0x200009f4

08008a80 <__swsetup_r>:
 8008a80:	4b32      	ldr	r3, [pc, #200]	; (8008b4c <__swsetup_r+0xcc>)
 8008a82:	b570      	push	{r4, r5, r6, lr}
 8008a84:	681d      	ldr	r5, [r3, #0]
 8008a86:	4606      	mov	r6, r0
 8008a88:	460c      	mov	r4, r1
 8008a8a:	b125      	cbz	r5, 8008a96 <__swsetup_r+0x16>
 8008a8c:	69ab      	ldr	r3, [r5, #24]
 8008a8e:	b913      	cbnz	r3, 8008a96 <__swsetup_r+0x16>
 8008a90:	4628      	mov	r0, r5
 8008a92:	f001 f809 	bl	8009aa8 <__sinit>
 8008a96:	4b2e      	ldr	r3, [pc, #184]	; (8008b50 <__swsetup_r+0xd0>)
 8008a98:	429c      	cmp	r4, r3
 8008a9a:	d10f      	bne.n	8008abc <__swsetup_r+0x3c>
 8008a9c:	686c      	ldr	r4, [r5, #4]
 8008a9e:	89a3      	ldrh	r3, [r4, #12]
 8008aa0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008aa4:	0719      	lsls	r1, r3, #28
 8008aa6:	d42c      	bmi.n	8008b02 <__swsetup_r+0x82>
 8008aa8:	06dd      	lsls	r5, r3, #27
 8008aaa:	d411      	bmi.n	8008ad0 <__swsetup_r+0x50>
 8008aac:	2309      	movs	r3, #9
 8008aae:	6033      	str	r3, [r6, #0]
 8008ab0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008ab4:	81a3      	strh	r3, [r4, #12]
 8008ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8008aba:	e03e      	b.n	8008b3a <__swsetup_r+0xba>
 8008abc:	4b25      	ldr	r3, [pc, #148]	; (8008b54 <__swsetup_r+0xd4>)
 8008abe:	429c      	cmp	r4, r3
 8008ac0:	d101      	bne.n	8008ac6 <__swsetup_r+0x46>
 8008ac2:	68ac      	ldr	r4, [r5, #8]
 8008ac4:	e7eb      	b.n	8008a9e <__swsetup_r+0x1e>
 8008ac6:	4b24      	ldr	r3, [pc, #144]	; (8008b58 <__swsetup_r+0xd8>)
 8008ac8:	429c      	cmp	r4, r3
 8008aca:	bf08      	it	eq
 8008acc:	68ec      	ldreq	r4, [r5, #12]
 8008ace:	e7e6      	b.n	8008a9e <__swsetup_r+0x1e>
 8008ad0:	0758      	lsls	r0, r3, #29
 8008ad2:	d512      	bpl.n	8008afa <__swsetup_r+0x7a>
 8008ad4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ad6:	b141      	cbz	r1, 8008aea <__swsetup_r+0x6a>
 8008ad8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008adc:	4299      	cmp	r1, r3
 8008ade:	d002      	beq.n	8008ae6 <__swsetup_r+0x66>
 8008ae0:	4630      	mov	r0, r6
 8008ae2:	f002 f96d 	bl	800adc0 <_free_r>
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	6363      	str	r3, [r4, #52]	; 0x34
 8008aea:	89a3      	ldrh	r3, [r4, #12]
 8008aec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008af0:	81a3      	strh	r3, [r4, #12]
 8008af2:	2300      	movs	r3, #0
 8008af4:	6063      	str	r3, [r4, #4]
 8008af6:	6923      	ldr	r3, [r4, #16]
 8008af8:	6023      	str	r3, [r4, #0]
 8008afa:	89a3      	ldrh	r3, [r4, #12]
 8008afc:	f043 0308 	orr.w	r3, r3, #8
 8008b00:	81a3      	strh	r3, [r4, #12]
 8008b02:	6923      	ldr	r3, [r4, #16]
 8008b04:	b94b      	cbnz	r3, 8008b1a <__swsetup_r+0x9a>
 8008b06:	89a3      	ldrh	r3, [r4, #12]
 8008b08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b10:	d003      	beq.n	8008b1a <__swsetup_r+0x9a>
 8008b12:	4621      	mov	r1, r4
 8008b14:	4630      	mov	r0, r6
 8008b16:	f001 fc13 	bl	800a340 <__smakebuf_r>
 8008b1a:	89a0      	ldrh	r0, [r4, #12]
 8008b1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b20:	f010 0301 	ands.w	r3, r0, #1
 8008b24:	d00a      	beq.n	8008b3c <__swsetup_r+0xbc>
 8008b26:	2300      	movs	r3, #0
 8008b28:	60a3      	str	r3, [r4, #8]
 8008b2a:	6963      	ldr	r3, [r4, #20]
 8008b2c:	425b      	negs	r3, r3
 8008b2e:	61a3      	str	r3, [r4, #24]
 8008b30:	6923      	ldr	r3, [r4, #16]
 8008b32:	b943      	cbnz	r3, 8008b46 <__swsetup_r+0xc6>
 8008b34:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b38:	d1ba      	bne.n	8008ab0 <__swsetup_r+0x30>
 8008b3a:	bd70      	pop	{r4, r5, r6, pc}
 8008b3c:	0781      	lsls	r1, r0, #30
 8008b3e:	bf58      	it	pl
 8008b40:	6963      	ldrpl	r3, [r4, #20]
 8008b42:	60a3      	str	r3, [r4, #8]
 8008b44:	e7f4      	b.n	8008b30 <__swsetup_r+0xb0>
 8008b46:	2000      	movs	r0, #0
 8008b48:	e7f7      	b.n	8008b3a <__swsetup_r+0xba>
 8008b4a:	bf00      	nop
 8008b4c:	20000040 	.word	0x20000040
 8008b50:	0800c874 	.word	0x0800c874
 8008b54:	0800c894 	.word	0x0800c894
 8008b58:	0800c854 	.word	0x0800c854

08008b5c <_close_r>:
 8008b5c:	b538      	push	{r3, r4, r5, lr}
 8008b5e:	4d06      	ldr	r5, [pc, #24]	; (8008b78 <_close_r+0x1c>)
 8008b60:	2300      	movs	r3, #0
 8008b62:	4604      	mov	r4, r0
 8008b64:	4608      	mov	r0, r1
 8008b66:	602b      	str	r3, [r5, #0]
 8008b68:	f7f9 ffa8 	bl	8002abc <_close>
 8008b6c:	1c43      	adds	r3, r0, #1
 8008b6e:	d102      	bne.n	8008b76 <_close_r+0x1a>
 8008b70:	682b      	ldr	r3, [r5, #0]
 8008b72:	b103      	cbz	r3, 8008b76 <_close_r+0x1a>
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	bd38      	pop	{r3, r4, r5, pc}
 8008b78:	200009f4 	.word	0x200009f4

08008b7c <quorem>:
 8008b7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b80:	6903      	ldr	r3, [r0, #16]
 8008b82:	690c      	ldr	r4, [r1, #16]
 8008b84:	42a3      	cmp	r3, r4
 8008b86:	4607      	mov	r7, r0
 8008b88:	f2c0 8081 	blt.w	8008c8e <quorem+0x112>
 8008b8c:	3c01      	subs	r4, #1
 8008b8e:	f101 0814 	add.w	r8, r1, #20
 8008b92:	f100 0514 	add.w	r5, r0, #20
 8008b96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b9a:	9301      	str	r3, [sp, #4]
 8008b9c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008ba0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ba4:	3301      	adds	r3, #1
 8008ba6:	429a      	cmp	r2, r3
 8008ba8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008bac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008bb0:	fbb2 f6f3 	udiv	r6, r2, r3
 8008bb4:	d331      	bcc.n	8008c1a <quorem+0x9e>
 8008bb6:	f04f 0e00 	mov.w	lr, #0
 8008bba:	4640      	mov	r0, r8
 8008bbc:	46ac      	mov	ip, r5
 8008bbe:	46f2      	mov	sl, lr
 8008bc0:	f850 2b04 	ldr.w	r2, [r0], #4
 8008bc4:	b293      	uxth	r3, r2
 8008bc6:	fb06 e303 	mla	r3, r6, r3, lr
 8008bca:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	ebaa 0303 	sub.w	r3, sl, r3
 8008bd4:	f8dc a000 	ldr.w	sl, [ip]
 8008bd8:	0c12      	lsrs	r2, r2, #16
 8008bda:	fa13 f38a 	uxtah	r3, r3, sl
 8008bde:	fb06 e202 	mla	r2, r6, r2, lr
 8008be2:	9300      	str	r3, [sp, #0]
 8008be4:	9b00      	ldr	r3, [sp, #0]
 8008be6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008bea:	b292      	uxth	r2, r2
 8008bec:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008bf0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008bf4:	f8bd 3000 	ldrh.w	r3, [sp]
 8008bf8:	4581      	cmp	r9, r0
 8008bfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008bfe:	f84c 3b04 	str.w	r3, [ip], #4
 8008c02:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008c06:	d2db      	bcs.n	8008bc0 <quorem+0x44>
 8008c08:	f855 300b 	ldr.w	r3, [r5, fp]
 8008c0c:	b92b      	cbnz	r3, 8008c1a <quorem+0x9e>
 8008c0e:	9b01      	ldr	r3, [sp, #4]
 8008c10:	3b04      	subs	r3, #4
 8008c12:	429d      	cmp	r5, r3
 8008c14:	461a      	mov	r2, r3
 8008c16:	d32e      	bcc.n	8008c76 <quorem+0xfa>
 8008c18:	613c      	str	r4, [r7, #16]
 8008c1a:	4638      	mov	r0, r7
 8008c1c:	f001 fec4 	bl	800a9a8 <__mcmp>
 8008c20:	2800      	cmp	r0, #0
 8008c22:	db24      	blt.n	8008c6e <quorem+0xf2>
 8008c24:	3601      	adds	r6, #1
 8008c26:	4628      	mov	r0, r5
 8008c28:	f04f 0c00 	mov.w	ip, #0
 8008c2c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c30:	f8d0 e000 	ldr.w	lr, [r0]
 8008c34:	b293      	uxth	r3, r2
 8008c36:	ebac 0303 	sub.w	r3, ip, r3
 8008c3a:	0c12      	lsrs	r2, r2, #16
 8008c3c:	fa13 f38e 	uxtah	r3, r3, lr
 8008c40:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008c44:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c4e:	45c1      	cmp	r9, r8
 8008c50:	f840 3b04 	str.w	r3, [r0], #4
 8008c54:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008c58:	d2e8      	bcs.n	8008c2c <quorem+0xb0>
 8008c5a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c62:	b922      	cbnz	r2, 8008c6e <quorem+0xf2>
 8008c64:	3b04      	subs	r3, #4
 8008c66:	429d      	cmp	r5, r3
 8008c68:	461a      	mov	r2, r3
 8008c6a:	d30a      	bcc.n	8008c82 <quorem+0x106>
 8008c6c:	613c      	str	r4, [r7, #16]
 8008c6e:	4630      	mov	r0, r6
 8008c70:	b003      	add	sp, #12
 8008c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c76:	6812      	ldr	r2, [r2, #0]
 8008c78:	3b04      	subs	r3, #4
 8008c7a:	2a00      	cmp	r2, #0
 8008c7c:	d1cc      	bne.n	8008c18 <quorem+0x9c>
 8008c7e:	3c01      	subs	r4, #1
 8008c80:	e7c7      	b.n	8008c12 <quorem+0x96>
 8008c82:	6812      	ldr	r2, [r2, #0]
 8008c84:	3b04      	subs	r3, #4
 8008c86:	2a00      	cmp	r2, #0
 8008c88:	d1f0      	bne.n	8008c6c <quorem+0xf0>
 8008c8a:	3c01      	subs	r4, #1
 8008c8c:	e7eb      	b.n	8008c66 <quorem+0xea>
 8008c8e:	2000      	movs	r0, #0
 8008c90:	e7ee      	b.n	8008c70 <quorem+0xf4>
 8008c92:	0000      	movs	r0, r0
 8008c94:	0000      	movs	r0, r0
	...

08008c98 <_dtoa_r>:
 8008c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c9c:	ed2d 8b04 	vpush	{d8-d9}
 8008ca0:	ec57 6b10 	vmov	r6, r7, d0
 8008ca4:	b093      	sub	sp, #76	; 0x4c
 8008ca6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008ca8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008cac:	9106      	str	r1, [sp, #24]
 8008cae:	ee10 aa10 	vmov	sl, s0
 8008cb2:	4604      	mov	r4, r0
 8008cb4:	9209      	str	r2, [sp, #36]	; 0x24
 8008cb6:	930c      	str	r3, [sp, #48]	; 0x30
 8008cb8:	46bb      	mov	fp, r7
 8008cba:	b975      	cbnz	r5, 8008cda <_dtoa_r+0x42>
 8008cbc:	2010      	movs	r0, #16
 8008cbe:	f001 fb7f 	bl	800a3c0 <malloc>
 8008cc2:	4602      	mov	r2, r0
 8008cc4:	6260      	str	r0, [r4, #36]	; 0x24
 8008cc6:	b920      	cbnz	r0, 8008cd2 <_dtoa_r+0x3a>
 8008cc8:	4ba7      	ldr	r3, [pc, #668]	; (8008f68 <_dtoa_r+0x2d0>)
 8008cca:	21ea      	movs	r1, #234	; 0xea
 8008ccc:	48a7      	ldr	r0, [pc, #668]	; (8008f6c <_dtoa_r+0x2d4>)
 8008cce:	f003 f897 	bl	800be00 <__assert_func>
 8008cd2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008cd6:	6005      	str	r5, [r0, #0]
 8008cd8:	60c5      	str	r5, [r0, #12]
 8008cda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cdc:	6819      	ldr	r1, [r3, #0]
 8008cde:	b151      	cbz	r1, 8008cf6 <_dtoa_r+0x5e>
 8008ce0:	685a      	ldr	r2, [r3, #4]
 8008ce2:	604a      	str	r2, [r1, #4]
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	4093      	lsls	r3, r2
 8008ce8:	608b      	str	r3, [r1, #8]
 8008cea:	4620      	mov	r0, r4
 8008cec:	f001 fbd0 	bl	800a490 <_Bfree>
 8008cf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	601a      	str	r2, [r3, #0]
 8008cf6:	1e3b      	subs	r3, r7, #0
 8008cf8:	bfaa      	itet	ge
 8008cfa:	2300      	movge	r3, #0
 8008cfc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008d00:	f8c8 3000 	strge.w	r3, [r8]
 8008d04:	4b9a      	ldr	r3, [pc, #616]	; (8008f70 <_dtoa_r+0x2d8>)
 8008d06:	bfbc      	itt	lt
 8008d08:	2201      	movlt	r2, #1
 8008d0a:	f8c8 2000 	strlt.w	r2, [r8]
 8008d0e:	ea33 030b 	bics.w	r3, r3, fp
 8008d12:	d11b      	bne.n	8008d4c <_dtoa_r+0xb4>
 8008d14:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d16:	f242 730f 	movw	r3, #9999	; 0x270f
 8008d1a:	6013      	str	r3, [r2, #0]
 8008d1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d20:	4333      	orrs	r3, r6
 8008d22:	f000 8592 	beq.w	800984a <_dtoa_r+0xbb2>
 8008d26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d28:	b963      	cbnz	r3, 8008d44 <_dtoa_r+0xac>
 8008d2a:	4b92      	ldr	r3, [pc, #584]	; (8008f74 <_dtoa_r+0x2dc>)
 8008d2c:	e022      	b.n	8008d74 <_dtoa_r+0xdc>
 8008d2e:	4b92      	ldr	r3, [pc, #584]	; (8008f78 <_dtoa_r+0x2e0>)
 8008d30:	9301      	str	r3, [sp, #4]
 8008d32:	3308      	adds	r3, #8
 8008d34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d36:	6013      	str	r3, [r2, #0]
 8008d38:	9801      	ldr	r0, [sp, #4]
 8008d3a:	b013      	add	sp, #76	; 0x4c
 8008d3c:	ecbd 8b04 	vpop	{d8-d9}
 8008d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d44:	4b8b      	ldr	r3, [pc, #556]	; (8008f74 <_dtoa_r+0x2dc>)
 8008d46:	9301      	str	r3, [sp, #4]
 8008d48:	3303      	adds	r3, #3
 8008d4a:	e7f3      	b.n	8008d34 <_dtoa_r+0x9c>
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	2300      	movs	r3, #0
 8008d50:	4650      	mov	r0, sl
 8008d52:	4659      	mov	r1, fp
 8008d54:	f7f7 feb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d58:	ec4b ab19 	vmov	d9, sl, fp
 8008d5c:	4680      	mov	r8, r0
 8008d5e:	b158      	cbz	r0, 8008d78 <_dtoa_r+0xe0>
 8008d60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d62:	2301      	movs	r3, #1
 8008d64:	6013      	str	r3, [r2, #0]
 8008d66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f000 856b 	beq.w	8009844 <_dtoa_r+0xbac>
 8008d6e:	4883      	ldr	r0, [pc, #524]	; (8008f7c <_dtoa_r+0x2e4>)
 8008d70:	6018      	str	r0, [r3, #0]
 8008d72:	1e43      	subs	r3, r0, #1
 8008d74:	9301      	str	r3, [sp, #4]
 8008d76:	e7df      	b.n	8008d38 <_dtoa_r+0xa0>
 8008d78:	ec4b ab10 	vmov	d0, sl, fp
 8008d7c:	aa10      	add	r2, sp, #64	; 0x40
 8008d7e:	a911      	add	r1, sp, #68	; 0x44
 8008d80:	4620      	mov	r0, r4
 8008d82:	f001 ff33 	bl	800abec <__d2b>
 8008d86:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008d8a:	ee08 0a10 	vmov	s16, r0
 8008d8e:	2d00      	cmp	r5, #0
 8008d90:	f000 8084 	beq.w	8008e9c <_dtoa_r+0x204>
 8008d94:	ee19 3a90 	vmov	r3, s19
 8008d98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d9c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008da0:	4656      	mov	r6, sl
 8008da2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008da6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008daa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008dae:	4b74      	ldr	r3, [pc, #464]	; (8008f80 <_dtoa_r+0x2e8>)
 8008db0:	2200      	movs	r2, #0
 8008db2:	4630      	mov	r0, r6
 8008db4:	4639      	mov	r1, r7
 8008db6:	f7f7 fa67 	bl	8000288 <__aeabi_dsub>
 8008dba:	a365      	add	r3, pc, #404	; (adr r3, 8008f50 <_dtoa_r+0x2b8>)
 8008dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc0:	f7f7 fc1a 	bl	80005f8 <__aeabi_dmul>
 8008dc4:	a364      	add	r3, pc, #400	; (adr r3, 8008f58 <_dtoa_r+0x2c0>)
 8008dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dca:	f7f7 fa5f 	bl	800028c <__adddf3>
 8008dce:	4606      	mov	r6, r0
 8008dd0:	4628      	mov	r0, r5
 8008dd2:	460f      	mov	r7, r1
 8008dd4:	f7f7 fba6 	bl	8000524 <__aeabi_i2d>
 8008dd8:	a361      	add	r3, pc, #388	; (adr r3, 8008f60 <_dtoa_r+0x2c8>)
 8008dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dde:	f7f7 fc0b 	bl	80005f8 <__aeabi_dmul>
 8008de2:	4602      	mov	r2, r0
 8008de4:	460b      	mov	r3, r1
 8008de6:	4630      	mov	r0, r6
 8008de8:	4639      	mov	r1, r7
 8008dea:	f7f7 fa4f 	bl	800028c <__adddf3>
 8008dee:	4606      	mov	r6, r0
 8008df0:	460f      	mov	r7, r1
 8008df2:	f7f7 feb1 	bl	8000b58 <__aeabi_d2iz>
 8008df6:	2200      	movs	r2, #0
 8008df8:	9000      	str	r0, [sp, #0]
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	4630      	mov	r0, r6
 8008dfe:	4639      	mov	r1, r7
 8008e00:	f7f7 fe6c 	bl	8000adc <__aeabi_dcmplt>
 8008e04:	b150      	cbz	r0, 8008e1c <_dtoa_r+0x184>
 8008e06:	9800      	ldr	r0, [sp, #0]
 8008e08:	f7f7 fb8c 	bl	8000524 <__aeabi_i2d>
 8008e0c:	4632      	mov	r2, r6
 8008e0e:	463b      	mov	r3, r7
 8008e10:	f7f7 fe5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e14:	b910      	cbnz	r0, 8008e1c <_dtoa_r+0x184>
 8008e16:	9b00      	ldr	r3, [sp, #0]
 8008e18:	3b01      	subs	r3, #1
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	9b00      	ldr	r3, [sp, #0]
 8008e1e:	2b16      	cmp	r3, #22
 8008e20:	d85a      	bhi.n	8008ed8 <_dtoa_r+0x240>
 8008e22:	9a00      	ldr	r2, [sp, #0]
 8008e24:	4b57      	ldr	r3, [pc, #348]	; (8008f84 <_dtoa_r+0x2ec>)
 8008e26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e2e:	ec51 0b19 	vmov	r0, r1, d9
 8008e32:	f7f7 fe53 	bl	8000adc <__aeabi_dcmplt>
 8008e36:	2800      	cmp	r0, #0
 8008e38:	d050      	beq.n	8008edc <_dtoa_r+0x244>
 8008e3a:	9b00      	ldr	r3, [sp, #0]
 8008e3c:	3b01      	subs	r3, #1
 8008e3e:	9300      	str	r3, [sp, #0]
 8008e40:	2300      	movs	r3, #0
 8008e42:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008e46:	1b5d      	subs	r5, r3, r5
 8008e48:	1e6b      	subs	r3, r5, #1
 8008e4a:	9305      	str	r3, [sp, #20]
 8008e4c:	bf45      	ittet	mi
 8008e4e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008e52:	9304      	strmi	r3, [sp, #16]
 8008e54:	2300      	movpl	r3, #0
 8008e56:	2300      	movmi	r3, #0
 8008e58:	bf4c      	ite	mi
 8008e5a:	9305      	strmi	r3, [sp, #20]
 8008e5c:	9304      	strpl	r3, [sp, #16]
 8008e5e:	9b00      	ldr	r3, [sp, #0]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	db3d      	blt.n	8008ee0 <_dtoa_r+0x248>
 8008e64:	9b05      	ldr	r3, [sp, #20]
 8008e66:	9a00      	ldr	r2, [sp, #0]
 8008e68:	920a      	str	r2, [sp, #40]	; 0x28
 8008e6a:	4413      	add	r3, r2
 8008e6c:	9305      	str	r3, [sp, #20]
 8008e6e:	2300      	movs	r3, #0
 8008e70:	9307      	str	r3, [sp, #28]
 8008e72:	9b06      	ldr	r3, [sp, #24]
 8008e74:	2b09      	cmp	r3, #9
 8008e76:	f200 8089 	bhi.w	8008f8c <_dtoa_r+0x2f4>
 8008e7a:	2b05      	cmp	r3, #5
 8008e7c:	bfc4      	itt	gt
 8008e7e:	3b04      	subgt	r3, #4
 8008e80:	9306      	strgt	r3, [sp, #24]
 8008e82:	9b06      	ldr	r3, [sp, #24]
 8008e84:	f1a3 0302 	sub.w	r3, r3, #2
 8008e88:	bfcc      	ite	gt
 8008e8a:	2500      	movgt	r5, #0
 8008e8c:	2501      	movle	r5, #1
 8008e8e:	2b03      	cmp	r3, #3
 8008e90:	f200 8087 	bhi.w	8008fa2 <_dtoa_r+0x30a>
 8008e94:	e8df f003 	tbb	[pc, r3]
 8008e98:	59383a2d 	.word	0x59383a2d
 8008e9c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008ea0:	441d      	add	r5, r3
 8008ea2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008ea6:	2b20      	cmp	r3, #32
 8008ea8:	bfc1      	itttt	gt
 8008eaa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008eae:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008eb2:	fa0b f303 	lslgt.w	r3, fp, r3
 8008eb6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008eba:	bfda      	itte	le
 8008ebc:	f1c3 0320 	rsble	r3, r3, #32
 8008ec0:	fa06 f003 	lslle.w	r0, r6, r3
 8008ec4:	4318      	orrgt	r0, r3
 8008ec6:	f7f7 fb1d 	bl	8000504 <__aeabi_ui2d>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	4606      	mov	r6, r0
 8008ece:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008ed2:	3d01      	subs	r5, #1
 8008ed4:	930e      	str	r3, [sp, #56]	; 0x38
 8008ed6:	e76a      	b.n	8008dae <_dtoa_r+0x116>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e7b2      	b.n	8008e42 <_dtoa_r+0x1aa>
 8008edc:	900b      	str	r0, [sp, #44]	; 0x2c
 8008ede:	e7b1      	b.n	8008e44 <_dtoa_r+0x1ac>
 8008ee0:	9b04      	ldr	r3, [sp, #16]
 8008ee2:	9a00      	ldr	r2, [sp, #0]
 8008ee4:	1a9b      	subs	r3, r3, r2
 8008ee6:	9304      	str	r3, [sp, #16]
 8008ee8:	4253      	negs	r3, r2
 8008eea:	9307      	str	r3, [sp, #28]
 8008eec:	2300      	movs	r3, #0
 8008eee:	930a      	str	r3, [sp, #40]	; 0x28
 8008ef0:	e7bf      	b.n	8008e72 <_dtoa_r+0x1da>
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	9308      	str	r3, [sp, #32]
 8008ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	dc55      	bgt.n	8008fa8 <_dtoa_r+0x310>
 8008efc:	2301      	movs	r3, #1
 8008efe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008f02:	461a      	mov	r2, r3
 8008f04:	9209      	str	r2, [sp, #36]	; 0x24
 8008f06:	e00c      	b.n	8008f22 <_dtoa_r+0x28a>
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e7f3      	b.n	8008ef4 <_dtoa_r+0x25c>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f10:	9308      	str	r3, [sp, #32]
 8008f12:	9b00      	ldr	r3, [sp, #0]
 8008f14:	4413      	add	r3, r2
 8008f16:	9302      	str	r3, [sp, #8]
 8008f18:	3301      	adds	r3, #1
 8008f1a:	2b01      	cmp	r3, #1
 8008f1c:	9303      	str	r3, [sp, #12]
 8008f1e:	bfb8      	it	lt
 8008f20:	2301      	movlt	r3, #1
 8008f22:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008f24:	2200      	movs	r2, #0
 8008f26:	6042      	str	r2, [r0, #4]
 8008f28:	2204      	movs	r2, #4
 8008f2a:	f102 0614 	add.w	r6, r2, #20
 8008f2e:	429e      	cmp	r6, r3
 8008f30:	6841      	ldr	r1, [r0, #4]
 8008f32:	d93d      	bls.n	8008fb0 <_dtoa_r+0x318>
 8008f34:	4620      	mov	r0, r4
 8008f36:	f001 fa6b 	bl	800a410 <_Balloc>
 8008f3a:	9001      	str	r0, [sp, #4]
 8008f3c:	2800      	cmp	r0, #0
 8008f3e:	d13b      	bne.n	8008fb8 <_dtoa_r+0x320>
 8008f40:	4b11      	ldr	r3, [pc, #68]	; (8008f88 <_dtoa_r+0x2f0>)
 8008f42:	4602      	mov	r2, r0
 8008f44:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008f48:	e6c0      	b.n	8008ccc <_dtoa_r+0x34>
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	e7df      	b.n	8008f0e <_dtoa_r+0x276>
 8008f4e:	bf00      	nop
 8008f50:	636f4361 	.word	0x636f4361
 8008f54:	3fd287a7 	.word	0x3fd287a7
 8008f58:	8b60c8b3 	.word	0x8b60c8b3
 8008f5c:	3fc68a28 	.word	0x3fc68a28
 8008f60:	509f79fb 	.word	0x509f79fb
 8008f64:	3fd34413 	.word	0x3fd34413
 8008f68:	0800c7ce 	.word	0x0800c7ce
 8008f6c:	0800c7e5 	.word	0x0800c7e5
 8008f70:	7ff00000 	.word	0x7ff00000
 8008f74:	0800c7ca 	.word	0x0800c7ca
 8008f78:	0800c7c1 	.word	0x0800c7c1
 8008f7c:	0800caa2 	.word	0x0800caa2
 8008f80:	3ff80000 	.word	0x3ff80000
 8008f84:	0800c9b8 	.word	0x0800c9b8
 8008f88:	0800c840 	.word	0x0800c840
 8008f8c:	2501      	movs	r5, #1
 8008f8e:	2300      	movs	r3, #0
 8008f90:	9306      	str	r3, [sp, #24]
 8008f92:	9508      	str	r5, [sp, #32]
 8008f94:	f04f 33ff 	mov.w	r3, #4294967295
 8008f98:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	2312      	movs	r3, #18
 8008fa0:	e7b0      	b.n	8008f04 <_dtoa_r+0x26c>
 8008fa2:	2301      	movs	r3, #1
 8008fa4:	9308      	str	r3, [sp, #32]
 8008fa6:	e7f5      	b.n	8008f94 <_dtoa_r+0x2fc>
 8008fa8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008faa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008fae:	e7b8      	b.n	8008f22 <_dtoa_r+0x28a>
 8008fb0:	3101      	adds	r1, #1
 8008fb2:	6041      	str	r1, [r0, #4]
 8008fb4:	0052      	lsls	r2, r2, #1
 8008fb6:	e7b8      	b.n	8008f2a <_dtoa_r+0x292>
 8008fb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fba:	9a01      	ldr	r2, [sp, #4]
 8008fbc:	601a      	str	r2, [r3, #0]
 8008fbe:	9b03      	ldr	r3, [sp, #12]
 8008fc0:	2b0e      	cmp	r3, #14
 8008fc2:	f200 809d 	bhi.w	8009100 <_dtoa_r+0x468>
 8008fc6:	2d00      	cmp	r5, #0
 8008fc8:	f000 809a 	beq.w	8009100 <_dtoa_r+0x468>
 8008fcc:	9b00      	ldr	r3, [sp, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	dd32      	ble.n	8009038 <_dtoa_r+0x3a0>
 8008fd2:	4ab7      	ldr	r2, [pc, #732]	; (80092b0 <_dtoa_r+0x618>)
 8008fd4:	f003 030f 	and.w	r3, r3, #15
 8008fd8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008fdc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008fe0:	9b00      	ldr	r3, [sp, #0]
 8008fe2:	05d8      	lsls	r0, r3, #23
 8008fe4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008fe8:	d516      	bpl.n	8009018 <_dtoa_r+0x380>
 8008fea:	4bb2      	ldr	r3, [pc, #712]	; (80092b4 <_dtoa_r+0x61c>)
 8008fec:	ec51 0b19 	vmov	r0, r1, d9
 8008ff0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008ff4:	f7f7 fc2a 	bl	800084c <__aeabi_ddiv>
 8008ff8:	f007 070f 	and.w	r7, r7, #15
 8008ffc:	4682      	mov	sl, r0
 8008ffe:	468b      	mov	fp, r1
 8009000:	2503      	movs	r5, #3
 8009002:	4eac      	ldr	r6, [pc, #688]	; (80092b4 <_dtoa_r+0x61c>)
 8009004:	b957      	cbnz	r7, 800901c <_dtoa_r+0x384>
 8009006:	4642      	mov	r2, r8
 8009008:	464b      	mov	r3, r9
 800900a:	4650      	mov	r0, sl
 800900c:	4659      	mov	r1, fp
 800900e:	f7f7 fc1d 	bl	800084c <__aeabi_ddiv>
 8009012:	4682      	mov	sl, r0
 8009014:	468b      	mov	fp, r1
 8009016:	e028      	b.n	800906a <_dtoa_r+0x3d2>
 8009018:	2502      	movs	r5, #2
 800901a:	e7f2      	b.n	8009002 <_dtoa_r+0x36a>
 800901c:	07f9      	lsls	r1, r7, #31
 800901e:	d508      	bpl.n	8009032 <_dtoa_r+0x39a>
 8009020:	4640      	mov	r0, r8
 8009022:	4649      	mov	r1, r9
 8009024:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009028:	f7f7 fae6 	bl	80005f8 <__aeabi_dmul>
 800902c:	3501      	adds	r5, #1
 800902e:	4680      	mov	r8, r0
 8009030:	4689      	mov	r9, r1
 8009032:	107f      	asrs	r7, r7, #1
 8009034:	3608      	adds	r6, #8
 8009036:	e7e5      	b.n	8009004 <_dtoa_r+0x36c>
 8009038:	f000 809b 	beq.w	8009172 <_dtoa_r+0x4da>
 800903c:	9b00      	ldr	r3, [sp, #0]
 800903e:	4f9d      	ldr	r7, [pc, #628]	; (80092b4 <_dtoa_r+0x61c>)
 8009040:	425e      	negs	r6, r3
 8009042:	4b9b      	ldr	r3, [pc, #620]	; (80092b0 <_dtoa_r+0x618>)
 8009044:	f006 020f 	and.w	r2, r6, #15
 8009048:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800904c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009050:	ec51 0b19 	vmov	r0, r1, d9
 8009054:	f7f7 fad0 	bl	80005f8 <__aeabi_dmul>
 8009058:	1136      	asrs	r6, r6, #4
 800905a:	4682      	mov	sl, r0
 800905c:	468b      	mov	fp, r1
 800905e:	2300      	movs	r3, #0
 8009060:	2502      	movs	r5, #2
 8009062:	2e00      	cmp	r6, #0
 8009064:	d17a      	bne.n	800915c <_dtoa_r+0x4c4>
 8009066:	2b00      	cmp	r3, #0
 8009068:	d1d3      	bne.n	8009012 <_dtoa_r+0x37a>
 800906a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800906c:	2b00      	cmp	r3, #0
 800906e:	f000 8082 	beq.w	8009176 <_dtoa_r+0x4de>
 8009072:	4b91      	ldr	r3, [pc, #580]	; (80092b8 <_dtoa_r+0x620>)
 8009074:	2200      	movs	r2, #0
 8009076:	4650      	mov	r0, sl
 8009078:	4659      	mov	r1, fp
 800907a:	f7f7 fd2f 	bl	8000adc <__aeabi_dcmplt>
 800907e:	2800      	cmp	r0, #0
 8009080:	d079      	beq.n	8009176 <_dtoa_r+0x4de>
 8009082:	9b03      	ldr	r3, [sp, #12]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d076      	beq.n	8009176 <_dtoa_r+0x4de>
 8009088:	9b02      	ldr	r3, [sp, #8]
 800908a:	2b00      	cmp	r3, #0
 800908c:	dd36      	ble.n	80090fc <_dtoa_r+0x464>
 800908e:	9b00      	ldr	r3, [sp, #0]
 8009090:	4650      	mov	r0, sl
 8009092:	4659      	mov	r1, fp
 8009094:	1e5f      	subs	r7, r3, #1
 8009096:	2200      	movs	r2, #0
 8009098:	4b88      	ldr	r3, [pc, #544]	; (80092bc <_dtoa_r+0x624>)
 800909a:	f7f7 faad 	bl	80005f8 <__aeabi_dmul>
 800909e:	9e02      	ldr	r6, [sp, #8]
 80090a0:	4682      	mov	sl, r0
 80090a2:	468b      	mov	fp, r1
 80090a4:	3501      	adds	r5, #1
 80090a6:	4628      	mov	r0, r5
 80090a8:	f7f7 fa3c 	bl	8000524 <__aeabi_i2d>
 80090ac:	4652      	mov	r2, sl
 80090ae:	465b      	mov	r3, fp
 80090b0:	f7f7 faa2 	bl	80005f8 <__aeabi_dmul>
 80090b4:	4b82      	ldr	r3, [pc, #520]	; (80092c0 <_dtoa_r+0x628>)
 80090b6:	2200      	movs	r2, #0
 80090b8:	f7f7 f8e8 	bl	800028c <__adddf3>
 80090bc:	46d0      	mov	r8, sl
 80090be:	46d9      	mov	r9, fp
 80090c0:	4682      	mov	sl, r0
 80090c2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80090c6:	2e00      	cmp	r6, #0
 80090c8:	d158      	bne.n	800917c <_dtoa_r+0x4e4>
 80090ca:	4b7e      	ldr	r3, [pc, #504]	; (80092c4 <_dtoa_r+0x62c>)
 80090cc:	2200      	movs	r2, #0
 80090ce:	4640      	mov	r0, r8
 80090d0:	4649      	mov	r1, r9
 80090d2:	f7f7 f8d9 	bl	8000288 <__aeabi_dsub>
 80090d6:	4652      	mov	r2, sl
 80090d8:	465b      	mov	r3, fp
 80090da:	4680      	mov	r8, r0
 80090dc:	4689      	mov	r9, r1
 80090de:	f7f7 fd1b 	bl	8000b18 <__aeabi_dcmpgt>
 80090e2:	2800      	cmp	r0, #0
 80090e4:	f040 8295 	bne.w	8009612 <_dtoa_r+0x97a>
 80090e8:	4652      	mov	r2, sl
 80090ea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80090ee:	4640      	mov	r0, r8
 80090f0:	4649      	mov	r1, r9
 80090f2:	f7f7 fcf3 	bl	8000adc <__aeabi_dcmplt>
 80090f6:	2800      	cmp	r0, #0
 80090f8:	f040 8289 	bne.w	800960e <_dtoa_r+0x976>
 80090fc:	ec5b ab19 	vmov	sl, fp, d9
 8009100:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009102:	2b00      	cmp	r3, #0
 8009104:	f2c0 8148 	blt.w	8009398 <_dtoa_r+0x700>
 8009108:	9a00      	ldr	r2, [sp, #0]
 800910a:	2a0e      	cmp	r2, #14
 800910c:	f300 8144 	bgt.w	8009398 <_dtoa_r+0x700>
 8009110:	4b67      	ldr	r3, [pc, #412]	; (80092b0 <_dtoa_r+0x618>)
 8009112:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009116:	e9d3 8900 	ldrd	r8, r9, [r3]
 800911a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800911c:	2b00      	cmp	r3, #0
 800911e:	f280 80d5 	bge.w	80092cc <_dtoa_r+0x634>
 8009122:	9b03      	ldr	r3, [sp, #12]
 8009124:	2b00      	cmp	r3, #0
 8009126:	f300 80d1 	bgt.w	80092cc <_dtoa_r+0x634>
 800912a:	f040 826f 	bne.w	800960c <_dtoa_r+0x974>
 800912e:	4b65      	ldr	r3, [pc, #404]	; (80092c4 <_dtoa_r+0x62c>)
 8009130:	2200      	movs	r2, #0
 8009132:	4640      	mov	r0, r8
 8009134:	4649      	mov	r1, r9
 8009136:	f7f7 fa5f 	bl	80005f8 <__aeabi_dmul>
 800913a:	4652      	mov	r2, sl
 800913c:	465b      	mov	r3, fp
 800913e:	f7f7 fce1 	bl	8000b04 <__aeabi_dcmpge>
 8009142:	9e03      	ldr	r6, [sp, #12]
 8009144:	4637      	mov	r7, r6
 8009146:	2800      	cmp	r0, #0
 8009148:	f040 8245 	bne.w	80095d6 <_dtoa_r+0x93e>
 800914c:	9d01      	ldr	r5, [sp, #4]
 800914e:	2331      	movs	r3, #49	; 0x31
 8009150:	f805 3b01 	strb.w	r3, [r5], #1
 8009154:	9b00      	ldr	r3, [sp, #0]
 8009156:	3301      	adds	r3, #1
 8009158:	9300      	str	r3, [sp, #0]
 800915a:	e240      	b.n	80095de <_dtoa_r+0x946>
 800915c:	07f2      	lsls	r2, r6, #31
 800915e:	d505      	bpl.n	800916c <_dtoa_r+0x4d4>
 8009160:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009164:	f7f7 fa48 	bl	80005f8 <__aeabi_dmul>
 8009168:	3501      	adds	r5, #1
 800916a:	2301      	movs	r3, #1
 800916c:	1076      	asrs	r6, r6, #1
 800916e:	3708      	adds	r7, #8
 8009170:	e777      	b.n	8009062 <_dtoa_r+0x3ca>
 8009172:	2502      	movs	r5, #2
 8009174:	e779      	b.n	800906a <_dtoa_r+0x3d2>
 8009176:	9f00      	ldr	r7, [sp, #0]
 8009178:	9e03      	ldr	r6, [sp, #12]
 800917a:	e794      	b.n	80090a6 <_dtoa_r+0x40e>
 800917c:	9901      	ldr	r1, [sp, #4]
 800917e:	4b4c      	ldr	r3, [pc, #304]	; (80092b0 <_dtoa_r+0x618>)
 8009180:	4431      	add	r1, r6
 8009182:	910d      	str	r1, [sp, #52]	; 0x34
 8009184:	9908      	ldr	r1, [sp, #32]
 8009186:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800918a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800918e:	2900      	cmp	r1, #0
 8009190:	d043      	beq.n	800921a <_dtoa_r+0x582>
 8009192:	494d      	ldr	r1, [pc, #308]	; (80092c8 <_dtoa_r+0x630>)
 8009194:	2000      	movs	r0, #0
 8009196:	f7f7 fb59 	bl	800084c <__aeabi_ddiv>
 800919a:	4652      	mov	r2, sl
 800919c:	465b      	mov	r3, fp
 800919e:	f7f7 f873 	bl	8000288 <__aeabi_dsub>
 80091a2:	9d01      	ldr	r5, [sp, #4]
 80091a4:	4682      	mov	sl, r0
 80091a6:	468b      	mov	fp, r1
 80091a8:	4649      	mov	r1, r9
 80091aa:	4640      	mov	r0, r8
 80091ac:	f7f7 fcd4 	bl	8000b58 <__aeabi_d2iz>
 80091b0:	4606      	mov	r6, r0
 80091b2:	f7f7 f9b7 	bl	8000524 <__aeabi_i2d>
 80091b6:	4602      	mov	r2, r0
 80091b8:	460b      	mov	r3, r1
 80091ba:	4640      	mov	r0, r8
 80091bc:	4649      	mov	r1, r9
 80091be:	f7f7 f863 	bl	8000288 <__aeabi_dsub>
 80091c2:	3630      	adds	r6, #48	; 0x30
 80091c4:	f805 6b01 	strb.w	r6, [r5], #1
 80091c8:	4652      	mov	r2, sl
 80091ca:	465b      	mov	r3, fp
 80091cc:	4680      	mov	r8, r0
 80091ce:	4689      	mov	r9, r1
 80091d0:	f7f7 fc84 	bl	8000adc <__aeabi_dcmplt>
 80091d4:	2800      	cmp	r0, #0
 80091d6:	d163      	bne.n	80092a0 <_dtoa_r+0x608>
 80091d8:	4642      	mov	r2, r8
 80091da:	464b      	mov	r3, r9
 80091dc:	4936      	ldr	r1, [pc, #216]	; (80092b8 <_dtoa_r+0x620>)
 80091de:	2000      	movs	r0, #0
 80091e0:	f7f7 f852 	bl	8000288 <__aeabi_dsub>
 80091e4:	4652      	mov	r2, sl
 80091e6:	465b      	mov	r3, fp
 80091e8:	f7f7 fc78 	bl	8000adc <__aeabi_dcmplt>
 80091ec:	2800      	cmp	r0, #0
 80091ee:	f040 80b5 	bne.w	800935c <_dtoa_r+0x6c4>
 80091f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80091f4:	429d      	cmp	r5, r3
 80091f6:	d081      	beq.n	80090fc <_dtoa_r+0x464>
 80091f8:	4b30      	ldr	r3, [pc, #192]	; (80092bc <_dtoa_r+0x624>)
 80091fa:	2200      	movs	r2, #0
 80091fc:	4650      	mov	r0, sl
 80091fe:	4659      	mov	r1, fp
 8009200:	f7f7 f9fa 	bl	80005f8 <__aeabi_dmul>
 8009204:	4b2d      	ldr	r3, [pc, #180]	; (80092bc <_dtoa_r+0x624>)
 8009206:	4682      	mov	sl, r0
 8009208:	468b      	mov	fp, r1
 800920a:	4640      	mov	r0, r8
 800920c:	4649      	mov	r1, r9
 800920e:	2200      	movs	r2, #0
 8009210:	f7f7 f9f2 	bl	80005f8 <__aeabi_dmul>
 8009214:	4680      	mov	r8, r0
 8009216:	4689      	mov	r9, r1
 8009218:	e7c6      	b.n	80091a8 <_dtoa_r+0x510>
 800921a:	4650      	mov	r0, sl
 800921c:	4659      	mov	r1, fp
 800921e:	f7f7 f9eb 	bl	80005f8 <__aeabi_dmul>
 8009222:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009224:	9d01      	ldr	r5, [sp, #4]
 8009226:	930f      	str	r3, [sp, #60]	; 0x3c
 8009228:	4682      	mov	sl, r0
 800922a:	468b      	mov	fp, r1
 800922c:	4649      	mov	r1, r9
 800922e:	4640      	mov	r0, r8
 8009230:	f7f7 fc92 	bl	8000b58 <__aeabi_d2iz>
 8009234:	4606      	mov	r6, r0
 8009236:	f7f7 f975 	bl	8000524 <__aeabi_i2d>
 800923a:	3630      	adds	r6, #48	; 0x30
 800923c:	4602      	mov	r2, r0
 800923e:	460b      	mov	r3, r1
 8009240:	4640      	mov	r0, r8
 8009242:	4649      	mov	r1, r9
 8009244:	f7f7 f820 	bl	8000288 <__aeabi_dsub>
 8009248:	f805 6b01 	strb.w	r6, [r5], #1
 800924c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800924e:	429d      	cmp	r5, r3
 8009250:	4680      	mov	r8, r0
 8009252:	4689      	mov	r9, r1
 8009254:	f04f 0200 	mov.w	r2, #0
 8009258:	d124      	bne.n	80092a4 <_dtoa_r+0x60c>
 800925a:	4b1b      	ldr	r3, [pc, #108]	; (80092c8 <_dtoa_r+0x630>)
 800925c:	4650      	mov	r0, sl
 800925e:	4659      	mov	r1, fp
 8009260:	f7f7 f814 	bl	800028c <__adddf3>
 8009264:	4602      	mov	r2, r0
 8009266:	460b      	mov	r3, r1
 8009268:	4640      	mov	r0, r8
 800926a:	4649      	mov	r1, r9
 800926c:	f7f7 fc54 	bl	8000b18 <__aeabi_dcmpgt>
 8009270:	2800      	cmp	r0, #0
 8009272:	d173      	bne.n	800935c <_dtoa_r+0x6c4>
 8009274:	4652      	mov	r2, sl
 8009276:	465b      	mov	r3, fp
 8009278:	4913      	ldr	r1, [pc, #76]	; (80092c8 <_dtoa_r+0x630>)
 800927a:	2000      	movs	r0, #0
 800927c:	f7f7 f804 	bl	8000288 <__aeabi_dsub>
 8009280:	4602      	mov	r2, r0
 8009282:	460b      	mov	r3, r1
 8009284:	4640      	mov	r0, r8
 8009286:	4649      	mov	r1, r9
 8009288:	f7f7 fc28 	bl	8000adc <__aeabi_dcmplt>
 800928c:	2800      	cmp	r0, #0
 800928e:	f43f af35 	beq.w	80090fc <_dtoa_r+0x464>
 8009292:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009294:	1e6b      	subs	r3, r5, #1
 8009296:	930f      	str	r3, [sp, #60]	; 0x3c
 8009298:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800929c:	2b30      	cmp	r3, #48	; 0x30
 800929e:	d0f8      	beq.n	8009292 <_dtoa_r+0x5fa>
 80092a0:	9700      	str	r7, [sp, #0]
 80092a2:	e049      	b.n	8009338 <_dtoa_r+0x6a0>
 80092a4:	4b05      	ldr	r3, [pc, #20]	; (80092bc <_dtoa_r+0x624>)
 80092a6:	f7f7 f9a7 	bl	80005f8 <__aeabi_dmul>
 80092aa:	4680      	mov	r8, r0
 80092ac:	4689      	mov	r9, r1
 80092ae:	e7bd      	b.n	800922c <_dtoa_r+0x594>
 80092b0:	0800c9b8 	.word	0x0800c9b8
 80092b4:	0800c990 	.word	0x0800c990
 80092b8:	3ff00000 	.word	0x3ff00000
 80092bc:	40240000 	.word	0x40240000
 80092c0:	401c0000 	.word	0x401c0000
 80092c4:	40140000 	.word	0x40140000
 80092c8:	3fe00000 	.word	0x3fe00000
 80092cc:	9d01      	ldr	r5, [sp, #4]
 80092ce:	4656      	mov	r6, sl
 80092d0:	465f      	mov	r7, fp
 80092d2:	4642      	mov	r2, r8
 80092d4:	464b      	mov	r3, r9
 80092d6:	4630      	mov	r0, r6
 80092d8:	4639      	mov	r1, r7
 80092da:	f7f7 fab7 	bl	800084c <__aeabi_ddiv>
 80092de:	f7f7 fc3b 	bl	8000b58 <__aeabi_d2iz>
 80092e2:	4682      	mov	sl, r0
 80092e4:	f7f7 f91e 	bl	8000524 <__aeabi_i2d>
 80092e8:	4642      	mov	r2, r8
 80092ea:	464b      	mov	r3, r9
 80092ec:	f7f7 f984 	bl	80005f8 <__aeabi_dmul>
 80092f0:	4602      	mov	r2, r0
 80092f2:	460b      	mov	r3, r1
 80092f4:	4630      	mov	r0, r6
 80092f6:	4639      	mov	r1, r7
 80092f8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80092fc:	f7f6 ffc4 	bl	8000288 <__aeabi_dsub>
 8009300:	f805 6b01 	strb.w	r6, [r5], #1
 8009304:	9e01      	ldr	r6, [sp, #4]
 8009306:	9f03      	ldr	r7, [sp, #12]
 8009308:	1bae      	subs	r6, r5, r6
 800930a:	42b7      	cmp	r7, r6
 800930c:	4602      	mov	r2, r0
 800930e:	460b      	mov	r3, r1
 8009310:	d135      	bne.n	800937e <_dtoa_r+0x6e6>
 8009312:	f7f6 ffbb 	bl	800028c <__adddf3>
 8009316:	4642      	mov	r2, r8
 8009318:	464b      	mov	r3, r9
 800931a:	4606      	mov	r6, r0
 800931c:	460f      	mov	r7, r1
 800931e:	f7f7 fbfb 	bl	8000b18 <__aeabi_dcmpgt>
 8009322:	b9d0      	cbnz	r0, 800935a <_dtoa_r+0x6c2>
 8009324:	4642      	mov	r2, r8
 8009326:	464b      	mov	r3, r9
 8009328:	4630      	mov	r0, r6
 800932a:	4639      	mov	r1, r7
 800932c:	f7f7 fbcc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009330:	b110      	cbz	r0, 8009338 <_dtoa_r+0x6a0>
 8009332:	f01a 0f01 	tst.w	sl, #1
 8009336:	d110      	bne.n	800935a <_dtoa_r+0x6c2>
 8009338:	4620      	mov	r0, r4
 800933a:	ee18 1a10 	vmov	r1, s16
 800933e:	f001 f8a7 	bl	800a490 <_Bfree>
 8009342:	2300      	movs	r3, #0
 8009344:	9800      	ldr	r0, [sp, #0]
 8009346:	702b      	strb	r3, [r5, #0]
 8009348:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800934a:	3001      	adds	r0, #1
 800934c:	6018      	str	r0, [r3, #0]
 800934e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009350:	2b00      	cmp	r3, #0
 8009352:	f43f acf1 	beq.w	8008d38 <_dtoa_r+0xa0>
 8009356:	601d      	str	r5, [r3, #0]
 8009358:	e4ee      	b.n	8008d38 <_dtoa_r+0xa0>
 800935a:	9f00      	ldr	r7, [sp, #0]
 800935c:	462b      	mov	r3, r5
 800935e:	461d      	mov	r5, r3
 8009360:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009364:	2a39      	cmp	r2, #57	; 0x39
 8009366:	d106      	bne.n	8009376 <_dtoa_r+0x6de>
 8009368:	9a01      	ldr	r2, [sp, #4]
 800936a:	429a      	cmp	r2, r3
 800936c:	d1f7      	bne.n	800935e <_dtoa_r+0x6c6>
 800936e:	9901      	ldr	r1, [sp, #4]
 8009370:	2230      	movs	r2, #48	; 0x30
 8009372:	3701      	adds	r7, #1
 8009374:	700a      	strb	r2, [r1, #0]
 8009376:	781a      	ldrb	r2, [r3, #0]
 8009378:	3201      	adds	r2, #1
 800937a:	701a      	strb	r2, [r3, #0]
 800937c:	e790      	b.n	80092a0 <_dtoa_r+0x608>
 800937e:	4ba6      	ldr	r3, [pc, #664]	; (8009618 <_dtoa_r+0x980>)
 8009380:	2200      	movs	r2, #0
 8009382:	f7f7 f939 	bl	80005f8 <__aeabi_dmul>
 8009386:	2200      	movs	r2, #0
 8009388:	2300      	movs	r3, #0
 800938a:	4606      	mov	r6, r0
 800938c:	460f      	mov	r7, r1
 800938e:	f7f7 fb9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009392:	2800      	cmp	r0, #0
 8009394:	d09d      	beq.n	80092d2 <_dtoa_r+0x63a>
 8009396:	e7cf      	b.n	8009338 <_dtoa_r+0x6a0>
 8009398:	9a08      	ldr	r2, [sp, #32]
 800939a:	2a00      	cmp	r2, #0
 800939c:	f000 80d7 	beq.w	800954e <_dtoa_r+0x8b6>
 80093a0:	9a06      	ldr	r2, [sp, #24]
 80093a2:	2a01      	cmp	r2, #1
 80093a4:	f300 80ba 	bgt.w	800951c <_dtoa_r+0x884>
 80093a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80093aa:	2a00      	cmp	r2, #0
 80093ac:	f000 80b2 	beq.w	8009514 <_dtoa_r+0x87c>
 80093b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80093b4:	9e07      	ldr	r6, [sp, #28]
 80093b6:	9d04      	ldr	r5, [sp, #16]
 80093b8:	9a04      	ldr	r2, [sp, #16]
 80093ba:	441a      	add	r2, r3
 80093bc:	9204      	str	r2, [sp, #16]
 80093be:	9a05      	ldr	r2, [sp, #20]
 80093c0:	2101      	movs	r1, #1
 80093c2:	441a      	add	r2, r3
 80093c4:	4620      	mov	r0, r4
 80093c6:	9205      	str	r2, [sp, #20]
 80093c8:	f001 f964 	bl	800a694 <__i2b>
 80093cc:	4607      	mov	r7, r0
 80093ce:	2d00      	cmp	r5, #0
 80093d0:	dd0c      	ble.n	80093ec <_dtoa_r+0x754>
 80093d2:	9b05      	ldr	r3, [sp, #20]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	dd09      	ble.n	80093ec <_dtoa_r+0x754>
 80093d8:	42ab      	cmp	r3, r5
 80093da:	9a04      	ldr	r2, [sp, #16]
 80093dc:	bfa8      	it	ge
 80093de:	462b      	movge	r3, r5
 80093e0:	1ad2      	subs	r2, r2, r3
 80093e2:	9204      	str	r2, [sp, #16]
 80093e4:	9a05      	ldr	r2, [sp, #20]
 80093e6:	1aed      	subs	r5, r5, r3
 80093e8:	1ad3      	subs	r3, r2, r3
 80093ea:	9305      	str	r3, [sp, #20]
 80093ec:	9b07      	ldr	r3, [sp, #28]
 80093ee:	b31b      	cbz	r3, 8009438 <_dtoa_r+0x7a0>
 80093f0:	9b08      	ldr	r3, [sp, #32]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	f000 80af 	beq.w	8009556 <_dtoa_r+0x8be>
 80093f8:	2e00      	cmp	r6, #0
 80093fa:	dd13      	ble.n	8009424 <_dtoa_r+0x78c>
 80093fc:	4639      	mov	r1, r7
 80093fe:	4632      	mov	r2, r6
 8009400:	4620      	mov	r0, r4
 8009402:	f001 fa07 	bl	800a814 <__pow5mult>
 8009406:	ee18 2a10 	vmov	r2, s16
 800940a:	4601      	mov	r1, r0
 800940c:	4607      	mov	r7, r0
 800940e:	4620      	mov	r0, r4
 8009410:	f001 f956 	bl	800a6c0 <__multiply>
 8009414:	ee18 1a10 	vmov	r1, s16
 8009418:	4680      	mov	r8, r0
 800941a:	4620      	mov	r0, r4
 800941c:	f001 f838 	bl	800a490 <_Bfree>
 8009420:	ee08 8a10 	vmov	s16, r8
 8009424:	9b07      	ldr	r3, [sp, #28]
 8009426:	1b9a      	subs	r2, r3, r6
 8009428:	d006      	beq.n	8009438 <_dtoa_r+0x7a0>
 800942a:	ee18 1a10 	vmov	r1, s16
 800942e:	4620      	mov	r0, r4
 8009430:	f001 f9f0 	bl	800a814 <__pow5mult>
 8009434:	ee08 0a10 	vmov	s16, r0
 8009438:	2101      	movs	r1, #1
 800943a:	4620      	mov	r0, r4
 800943c:	f001 f92a 	bl	800a694 <__i2b>
 8009440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009442:	2b00      	cmp	r3, #0
 8009444:	4606      	mov	r6, r0
 8009446:	f340 8088 	ble.w	800955a <_dtoa_r+0x8c2>
 800944a:	461a      	mov	r2, r3
 800944c:	4601      	mov	r1, r0
 800944e:	4620      	mov	r0, r4
 8009450:	f001 f9e0 	bl	800a814 <__pow5mult>
 8009454:	9b06      	ldr	r3, [sp, #24]
 8009456:	2b01      	cmp	r3, #1
 8009458:	4606      	mov	r6, r0
 800945a:	f340 8081 	ble.w	8009560 <_dtoa_r+0x8c8>
 800945e:	f04f 0800 	mov.w	r8, #0
 8009462:	6933      	ldr	r3, [r6, #16]
 8009464:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009468:	6918      	ldr	r0, [r3, #16]
 800946a:	f001 f8c3 	bl	800a5f4 <__hi0bits>
 800946e:	f1c0 0020 	rsb	r0, r0, #32
 8009472:	9b05      	ldr	r3, [sp, #20]
 8009474:	4418      	add	r0, r3
 8009476:	f010 001f 	ands.w	r0, r0, #31
 800947a:	f000 8092 	beq.w	80095a2 <_dtoa_r+0x90a>
 800947e:	f1c0 0320 	rsb	r3, r0, #32
 8009482:	2b04      	cmp	r3, #4
 8009484:	f340 808a 	ble.w	800959c <_dtoa_r+0x904>
 8009488:	f1c0 001c 	rsb	r0, r0, #28
 800948c:	9b04      	ldr	r3, [sp, #16]
 800948e:	4403      	add	r3, r0
 8009490:	9304      	str	r3, [sp, #16]
 8009492:	9b05      	ldr	r3, [sp, #20]
 8009494:	4403      	add	r3, r0
 8009496:	4405      	add	r5, r0
 8009498:	9305      	str	r3, [sp, #20]
 800949a:	9b04      	ldr	r3, [sp, #16]
 800949c:	2b00      	cmp	r3, #0
 800949e:	dd07      	ble.n	80094b0 <_dtoa_r+0x818>
 80094a0:	ee18 1a10 	vmov	r1, s16
 80094a4:	461a      	mov	r2, r3
 80094a6:	4620      	mov	r0, r4
 80094a8:	f001 fa0e 	bl	800a8c8 <__lshift>
 80094ac:	ee08 0a10 	vmov	s16, r0
 80094b0:	9b05      	ldr	r3, [sp, #20]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	dd05      	ble.n	80094c2 <_dtoa_r+0x82a>
 80094b6:	4631      	mov	r1, r6
 80094b8:	461a      	mov	r2, r3
 80094ba:	4620      	mov	r0, r4
 80094bc:	f001 fa04 	bl	800a8c8 <__lshift>
 80094c0:	4606      	mov	r6, r0
 80094c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d06e      	beq.n	80095a6 <_dtoa_r+0x90e>
 80094c8:	ee18 0a10 	vmov	r0, s16
 80094cc:	4631      	mov	r1, r6
 80094ce:	f001 fa6b 	bl	800a9a8 <__mcmp>
 80094d2:	2800      	cmp	r0, #0
 80094d4:	da67      	bge.n	80095a6 <_dtoa_r+0x90e>
 80094d6:	9b00      	ldr	r3, [sp, #0]
 80094d8:	3b01      	subs	r3, #1
 80094da:	ee18 1a10 	vmov	r1, s16
 80094de:	9300      	str	r3, [sp, #0]
 80094e0:	220a      	movs	r2, #10
 80094e2:	2300      	movs	r3, #0
 80094e4:	4620      	mov	r0, r4
 80094e6:	f000 fff5 	bl	800a4d4 <__multadd>
 80094ea:	9b08      	ldr	r3, [sp, #32]
 80094ec:	ee08 0a10 	vmov	s16, r0
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	f000 81b1 	beq.w	8009858 <_dtoa_r+0xbc0>
 80094f6:	2300      	movs	r3, #0
 80094f8:	4639      	mov	r1, r7
 80094fa:	220a      	movs	r2, #10
 80094fc:	4620      	mov	r0, r4
 80094fe:	f000 ffe9 	bl	800a4d4 <__multadd>
 8009502:	9b02      	ldr	r3, [sp, #8]
 8009504:	2b00      	cmp	r3, #0
 8009506:	4607      	mov	r7, r0
 8009508:	f300 808e 	bgt.w	8009628 <_dtoa_r+0x990>
 800950c:	9b06      	ldr	r3, [sp, #24]
 800950e:	2b02      	cmp	r3, #2
 8009510:	dc51      	bgt.n	80095b6 <_dtoa_r+0x91e>
 8009512:	e089      	b.n	8009628 <_dtoa_r+0x990>
 8009514:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009516:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800951a:	e74b      	b.n	80093b4 <_dtoa_r+0x71c>
 800951c:	9b03      	ldr	r3, [sp, #12]
 800951e:	1e5e      	subs	r6, r3, #1
 8009520:	9b07      	ldr	r3, [sp, #28]
 8009522:	42b3      	cmp	r3, r6
 8009524:	bfbf      	itttt	lt
 8009526:	9b07      	ldrlt	r3, [sp, #28]
 8009528:	9607      	strlt	r6, [sp, #28]
 800952a:	1af2      	sublt	r2, r6, r3
 800952c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800952e:	bfb6      	itet	lt
 8009530:	189b      	addlt	r3, r3, r2
 8009532:	1b9e      	subge	r6, r3, r6
 8009534:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009536:	9b03      	ldr	r3, [sp, #12]
 8009538:	bfb8      	it	lt
 800953a:	2600      	movlt	r6, #0
 800953c:	2b00      	cmp	r3, #0
 800953e:	bfb7      	itett	lt
 8009540:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009544:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009548:	1a9d      	sublt	r5, r3, r2
 800954a:	2300      	movlt	r3, #0
 800954c:	e734      	b.n	80093b8 <_dtoa_r+0x720>
 800954e:	9e07      	ldr	r6, [sp, #28]
 8009550:	9d04      	ldr	r5, [sp, #16]
 8009552:	9f08      	ldr	r7, [sp, #32]
 8009554:	e73b      	b.n	80093ce <_dtoa_r+0x736>
 8009556:	9a07      	ldr	r2, [sp, #28]
 8009558:	e767      	b.n	800942a <_dtoa_r+0x792>
 800955a:	9b06      	ldr	r3, [sp, #24]
 800955c:	2b01      	cmp	r3, #1
 800955e:	dc18      	bgt.n	8009592 <_dtoa_r+0x8fa>
 8009560:	f1ba 0f00 	cmp.w	sl, #0
 8009564:	d115      	bne.n	8009592 <_dtoa_r+0x8fa>
 8009566:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800956a:	b993      	cbnz	r3, 8009592 <_dtoa_r+0x8fa>
 800956c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009570:	0d1b      	lsrs	r3, r3, #20
 8009572:	051b      	lsls	r3, r3, #20
 8009574:	b183      	cbz	r3, 8009598 <_dtoa_r+0x900>
 8009576:	9b04      	ldr	r3, [sp, #16]
 8009578:	3301      	adds	r3, #1
 800957a:	9304      	str	r3, [sp, #16]
 800957c:	9b05      	ldr	r3, [sp, #20]
 800957e:	3301      	adds	r3, #1
 8009580:	9305      	str	r3, [sp, #20]
 8009582:	f04f 0801 	mov.w	r8, #1
 8009586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009588:	2b00      	cmp	r3, #0
 800958a:	f47f af6a 	bne.w	8009462 <_dtoa_r+0x7ca>
 800958e:	2001      	movs	r0, #1
 8009590:	e76f      	b.n	8009472 <_dtoa_r+0x7da>
 8009592:	f04f 0800 	mov.w	r8, #0
 8009596:	e7f6      	b.n	8009586 <_dtoa_r+0x8ee>
 8009598:	4698      	mov	r8, r3
 800959a:	e7f4      	b.n	8009586 <_dtoa_r+0x8ee>
 800959c:	f43f af7d 	beq.w	800949a <_dtoa_r+0x802>
 80095a0:	4618      	mov	r0, r3
 80095a2:	301c      	adds	r0, #28
 80095a4:	e772      	b.n	800948c <_dtoa_r+0x7f4>
 80095a6:	9b03      	ldr	r3, [sp, #12]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	dc37      	bgt.n	800961c <_dtoa_r+0x984>
 80095ac:	9b06      	ldr	r3, [sp, #24]
 80095ae:	2b02      	cmp	r3, #2
 80095b0:	dd34      	ble.n	800961c <_dtoa_r+0x984>
 80095b2:	9b03      	ldr	r3, [sp, #12]
 80095b4:	9302      	str	r3, [sp, #8]
 80095b6:	9b02      	ldr	r3, [sp, #8]
 80095b8:	b96b      	cbnz	r3, 80095d6 <_dtoa_r+0x93e>
 80095ba:	4631      	mov	r1, r6
 80095bc:	2205      	movs	r2, #5
 80095be:	4620      	mov	r0, r4
 80095c0:	f000 ff88 	bl	800a4d4 <__multadd>
 80095c4:	4601      	mov	r1, r0
 80095c6:	4606      	mov	r6, r0
 80095c8:	ee18 0a10 	vmov	r0, s16
 80095cc:	f001 f9ec 	bl	800a9a8 <__mcmp>
 80095d0:	2800      	cmp	r0, #0
 80095d2:	f73f adbb 	bgt.w	800914c <_dtoa_r+0x4b4>
 80095d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095d8:	9d01      	ldr	r5, [sp, #4]
 80095da:	43db      	mvns	r3, r3
 80095dc:	9300      	str	r3, [sp, #0]
 80095de:	f04f 0800 	mov.w	r8, #0
 80095e2:	4631      	mov	r1, r6
 80095e4:	4620      	mov	r0, r4
 80095e6:	f000 ff53 	bl	800a490 <_Bfree>
 80095ea:	2f00      	cmp	r7, #0
 80095ec:	f43f aea4 	beq.w	8009338 <_dtoa_r+0x6a0>
 80095f0:	f1b8 0f00 	cmp.w	r8, #0
 80095f4:	d005      	beq.n	8009602 <_dtoa_r+0x96a>
 80095f6:	45b8      	cmp	r8, r7
 80095f8:	d003      	beq.n	8009602 <_dtoa_r+0x96a>
 80095fa:	4641      	mov	r1, r8
 80095fc:	4620      	mov	r0, r4
 80095fe:	f000 ff47 	bl	800a490 <_Bfree>
 8009602:	4639      	mov	r1, r7
 8009604:	4620      	mov	r0, r4
 8009606:	f000 ff43 	bl	800a490 <_Bfree>
 800960a:	e695      	b.n	8009338 <_dtoa_r+0x6a0>
 800960c:	2600      	movs	r6, #0
 800960e:	4637      	mov	r7, r6
 8009610:	e7e1      	b.n	80095d6 <_dtoa_r+0x93e>
 8009612:	9700      	str	r7, [sp, #0]
 8009614:	4637      	mov	r7, r6
 8009616:	e599      	b.n	800914c <_dtoa_r+0x4b4>
 8009618:	40240000 	.word	0x40240000
 800961c:	9b08      	ldr	r3, [sp, #32]
 800961e:	2b00      	cmp	r3, #0
 8009620:	f000 80ca 	beq.w	80097b8 <_dtoa_r+0xb20>
 8009624:	9b03      	ldr	r3, [sp, #12]
 8009626:	9302      	str	r3, [sp, #8]
 8009628:	2d00      	cmp	r5, #0
 800962a:	dd05      	ble.n	8009638 <_dtoa_r+0x9a0>
 800962c:	4639      	mov	r1, r7
 800962e:	462a      	mov	r2, r5
 8009630:	4620      	mov	r0, r4
 8009632:	f001 f949 	bl	800a8c8 <__lshift>
 8009636:	4607      	mov	r7, r0
 8009638:	f1b8 0f00 	cmp.w	r8, #0
 800963c:	d05b      	beq.n	80096f6 <_dtoa_r+0xa5e>
 800963e:	6879      	ldr	r1, [r7, #4]
 8009640:	4620      	mov	r0, r4
 8009642:	f000 fee5 	bl	800a410 <_Balloc>
 8009646:	4605      	mov	r5, r0
 8009648:	b928      	cbnz	r0, 8009656 <_dtoa_r+0x9be>
 800964a:	4b87      	ldr	r3, [pc, #540]	; (8009868 <_dtoa_r+0xbd0>)
 800964c:	4602      	mov	r2, r0
 800964e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009652:	f7ff bb3b 	b.w	8008ccc <_dtoa_r+0x34>
 8009656:	693a      	ldr	r2, [r7, #16]
 8009658:	3202      	adds	r2, #2
 800965a:	0092      	lsls	r2, r2, #2
 800965c:	f107 010c 	add.w	r1, r7, #12
 8009660:	300c      	adds	r0, #12
 8009662:	f000 fec7 	bl	800a3f4 <memcpy>
 8009666:	2201      	movs	r2, #1
 8009668:	4629      	mov	r1, r5
 800966a:	4620      	mov	r0, r4
 800966c:	f001 f92c 	bl	800a8c8 <__lshift>
 8009670:	9b01      	ldr	r3, [sp, #4]
 8009672:	f103 0901 	add.w	r9, r3, #1
 8009676:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800967a:	4413      	add	r3, r2
 800967c:	9305      	str	r3, [sp, #20]
 800967e:	f00a 0301 	and.w	r3, sl, #1
 8009682:	46b8      	mov	r8, r7
 8009684:	9304      	str	r3, [sp, #16]
 8009686:	4607      	mov	r7, r0
 8009688:	4631      	mov	r1, r6
 800968a:	ee18 0a10 	vmov	r0, s16
 800968e:	f7ff fa75 	bl	8008b7c <quorem>
 8009692:	4641      	mov	r1, r8
 8009694:	9002      	str	r0, [sp, #8]
 8009696:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800969a:	ee18 0a10 	vmov	r0, s16
 800969e:	f001 f983 	bl	800a9a8 <__mcmp>
 80096a2:	463a      	mov	r2, r7
 80096a4:	9003      	str	r0, [sp, #12]
 80096a6:	4631      	mov	r1, r6
 80096a8:	4620      	mov	r0, r4
 80096aa:	f001 f999 	bl	800a9e0 <__mdiff>
 80096ae:	68c2      	ldr	r2, [r0, #12]
 80096b0:	f109 3bff 	add.w	fp, r9, #4294967295
 80096b4:	4605      	mov	r5, r0
 80096b6:	bb02      	cbnz	r2, 80096fa <_dtoa_r+0xa62>
 80096b8:	4601      	mov	r1, r0
 80096ba:	ee18 0a10 	vmov	r0, s16
 80096be:	f001 f973 	bl	800a9a8 <__mcmp>
 80096c2:	4602      	mov	r2, r0
 80096c4:	4629      	mov	r1, r5
 80096c6:	4620      	mov	r0, r4
 80096c8:	9207      	str	r2, [sp, #28]
 80096ca:	f000 fee1 	bl	800a490 <_Bfree>
 80096ce:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80096d2:	ea43 0102 	orr.w	r1, r3, r2
 80096d6:	9b04      	ldr	r3, [sp, #16]
 80096d8:	430b      	orrs	r3, r1
 80096da:	464d      	mov	r5, r9
 80096dc:	d10f      	bne.n	80096fe <_dtoa_r+0xa66>
 80096de:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80096e2:	d02a      	beq.n	800973a <_dtoa_r+0xaa2>
 80096e4:	9b03      	ldr	r3, [sp, #12]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	dd02      	ble.n	80096f0 <_dtoa_r+0xa58>
 80096ea:	9b02      	ldr	r3, [sp, #8]
 80096ec:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80096f0:	f88b a000 	strb.w	sl, [fp]
 80096f4:	e775      	b.n	80095e2 <_dtoa_r+0x94a>
 80096f6:	4638      	mov	r0, r7
 80096f8:	e7ba      	b.n	8009670 <_dtoa_r+0x9d8>
 80096fa:	2201      	movs	r2, #1
 80096fc:	e7e2      	b.n	80096c4 <_dtoa_r+0xa2c>
 80096fe:	9b03      	ldr	r3, [sp, #12]
 8009700:	2b00      	cmp	r3, #0
 8009702:	db04      	blt.n	800970e <_dtoa_r+0xa76>
 8009704:	9906      	ldr	r1, [sp, #24]
 8009706:	430b      	orrs	r3, r1
 8009708:	9904      	ldr	r1, [sp, #16]
 800970a:	430b      	orrs	r3, r1
 800970c:	d122      	bne.n	8009754 <_dtoa_r+0xabc>
 800970e:	2a00      	cmp	r2, #0
 8009710:	ddee      	ble.n	80096f0 <_dtoa_r+0xa58>
 8009712:	ee18 1a10 	vmov	r1, s16
 8009716:	2201      	movs	r2, #1
 8009718:	4620      	mov	r0, r4
 800971a:	f001 f8d5 	bl	800a8c8 <__lshift>
 800971e:	4631      	mov	r1, r6
 8009720:	ee08 0a10 	vmov	s16, r0
 8009724:	f001 f940 	bl	800a9a8 <__mcmp>
 8009728:	2800      	cmp	r0, #0
 800972a:	dc03      	bgt.n	8009734 <_dtoa_r+0xa9c>
 800972c:	d1e0      	bne.n	80096f0 <_dtoa_r+0xa58>
 800972e:	f01a 0f01 	tst.w	sl, #1
 8009732:	d0dd      	beq.n	80096f0 <_dtoa_r+0xa58>
 8009734:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009738:	d1d7      	bne.n	80096ea <_dtoa_r+0xa52>
 800973a:	2339      	movs	r3, #57	; 0x39
 800973c:	f88b 3000 	strb.w	r3, [fp]
 8009740:	462b      	mov	r3, r5
 8009742:	461d      	mov	r5, r3
 8009744:	3b01      	subs	r3, #1
 8009746:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800974a:	2a39      	cmp	r2, #57	; 0x39
 800974c:	d071      	beq.n	8009832 <_dtoa_r+0xb9a>
 800974e:	3201      	adds	r2, #1
 8009750:	701a      	strb	r2, [r3, #0]
 8009752:	e746      	b.n	80095e2 <_dtoa_r+0x94a>
 8009754:	2a00      	cmp	r2, #0
 8009756:	dd07      	ble.n	8009768 <_dtoa_r+0xad0>
 8009758:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800975c:	d0ed      	beq.n	800973a <_dtoa_r+0xaa2>
 800975e:	f10a 0301 	add.w	r3, sl, #1
 8009762:	f88b 3000 	strb.w	r3, [fp]
 8009766:	e73c      	b.n	80095e2 <_dtoa_r+0x94a>
 8009768:	9b05      	ldr	r3, [sp, #20]
 800976a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800976e:	4599      	cmp	r9, r3
 8009770:	d047      	beq.n	8009802 <_dtoa_r+0xb6a>
 8009772:	ee18 1a10 	vmov	r1, s16
 8009776:	2300      	movs	r3, #0
 8009778:	220a      	movs	r2, #10
 800977a:	4620      	mov	r0, r4
 800977c:	f000 feaa 	bl	800a4d4 <__multadd>
 8009780:	45b8      	cmp	r8, r7
 8009782:	ee08 0a10 	vmov	s16, r0
 8009786:	f04f 0300 	mov.w	r3, #0
 800978a:	f04f 020a 	mov.w	r2, #10
 800978e:	4641      	mov	r1, r8
 8009790:	4620      	mov	r0, r4
 8009792:	d106      	bne.n	80097a2 <_dtoa_r+0xb0a>
 8009794:	f000 fe9e 	bl	800a4d4 <__multadd>
 8009798:	4680      	mov	r8, r0
 800979a:	4607      	mov	r7, r0
 800979c:	f109 0901 	add.w	r9, r9, #1
 80097a0:	e772      	b.n	8009688 <_dtoa_r+0x9f0>
 80097a2:	f000 fe97 	bl	800a4d4 <__multadd>
 80097a6:	4639      	mov	r1, r7
 80097a8:	4680      	mov	r8, r0
 80097aa:	2300      	movs	r3, #0
 80097ac:	220a      	movs	r2, #10
 80097ae:	4620      	mov	r0, r4
 80097b0:	f000 fe90 	bl	800a4d4 <__multadd>
 80097b4:	4607      	mov	r7, r0
 80097b6:	e7f1      	b.n	800979c <_dtoa_r+0xb04>
 80097b8:	9b03      	ldr	r3, [sp, #12]
 80097ba:	9302      	str	r3, [sp, #8]
 80097bc:	9d01      	ldr	r5, [sp, #4]
 80097be:	ee18 0a10 	vmov	r0, s16
 80097c2:	4631      	mov	r1, r6
 80097c4:	f7ff f9da 	bl	8008b7c <quorem>
 80097c8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80097cc:	9b01      	ldr	r3, [sp, #4]
 80097ce:	f805 ab01 	strb.w	sl, [r5], #1
 80097d2:	1aea      	subs	r2, r5, r3
 80097d4:	9b02      	ldr	r3, [sp, #8]
 80097d6:	4293      	cmp	r3, r2
 80097d8:	dd09      	ble.n	80097ee <_dtoa_r+0xb56>
 80097da:	ee18 1a10 	vmov	r1, s16
 80097de:	2300      	movs	r3, #0
 80097e0:	220a      	movs	r2, #10
 80097e2:	4620      	mov	r0, r4
 80097e4:	f000 fe76 	bl	800a4d4 <__multadd>
 80097e8:	ee08 0a10 	vmov	s16, r0
 80097ec:	e7e7      	b.n	80097be <_dtoa_r+0xb26>
 80097ee:	9b02      	ldr	r3, [sp, #8]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	bfc8      	it	gt
 80097f4:	461d      	movgt	r5, r3
 80097f6:	9b01      	ldr	r3, [sp, #4]
 80097f8:	bfd8      	it	le
 80097fa:	2501      	movle	r5, #1
 80097fc:	441d      	add	r5, r3
 80097fe:	f04f 0800 	mov.w	r8, #0
 8009802:	ee18 1a10 	vmov	r1, s16
 8009806:	2201      	movs	r2, #1
 8009808:	4620      	mov	r0, r4
 800980a:	f001 f85d 	bl	800a8c8 <__lshift>
 800980e:	4631      	mov	r1, r6
 8009810:	ee08 0a10 	vmov	s16, r0
 8009814:	f001 f8c8 	bl	800a9a8 <__mcmp>
 8009818:	2800      	cmp	r0, #0
 800981a:	dc91      	bgt.n	8009740 <_dtoa_r+0xaa8>
 800981c:	d102      	bne.n	8009824 <_dtoa_r+0xb8c>
 800981e:	f01a 0f01 	tst.w	sl, #1
 8009822:	d18d      	bne.n	8009740 <_dtoa_r+0xaa8>
 8009824:	462b      	mov	r3, r5
 8009826:	461d      	mov	r5, r3
 8009828:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800982c:	2a30      	cmp	r2, #48	; 0x30
 800982e:	d0fa      	beq.n	8009826 <_dtoa_r+0xb8e>
 8009830:	e6d7      	b.n	80095e2 <_dtoa_r+0x94a>
 8009832:	9a01      	ldr	r2, [sp, #4]
 8009834:	429a      	cmp	r2, r3
 8009836:	d184      	bne.n	8009742 <_dtoa_r+0xaaa>
 8009838:	9b00      	ldr	r3, [sp, #0]
 800983a:	3301      	adds	r3, #1
 800983c:	9300      	str	r3, [sp, #0]
 800983e:	2331      	movs	r3, #49	; 0x31
 8009840:	7013      	strb	r3, [r2, #0]
 8009842:	e6ce      	b.n	80095e2 <_dtoa_r+0x94a>
 8009844:	4b09      	ldr	r3, [pc, #36]	; (800986c <_dtoa_r+0xbd4>)
 8009846:	f7ff ba95 	b.w	8008d74 <_dtoa_r+0xdc>
 800984a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800984c:	2b00      	cmp	r3, #0
 800984e:	f47f aa6e 	bne.w	8008d2e <_dtoa_r+0x96>
 8009852:	4b07      	ldr	r3, [pc, #28]	; (8009870 <_dtoa_r+0xbd8>)
 8009854:	f7ff ba8e 	b.w	8008d74 <_dtoa_r+0xdc>
 8009858:	9b02      	ldr	r3, [sp, #8]
 800985a:	2b00      	cmp	r3, #0
 800985c:	dcae      	bgt.n	80097bc <_dtoa_r+0xb24>
 800985e:	9b06      	ldr	r3, [sp, #24]
 8009860:	2b02      	cmp	r3, #2
 8009862:	f73f aea8 	bgt.w	80095b6 <_dtoa_r+0x91e>
 8009866:	e7a9      	b.n	80097bc <_dtoa_r+0xb24>
 8009868:	0800c840 	.word	0x0800c840
 800986c:	0800caa1 	.word	0x0800caa1
 8009870:	0800c7c1 	.word	0x0800c7c1

08009874 <__sflush_r>:
 8009874:	898a      	ldrh	r2, [r1, #12]
 8009876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800987a:	4605      	mov	r5, r0
 800987c:	0710      	lsls	r0, r2, #28
 800987e:	460c      	mov	r4, r1
 8009880:	d458      	bmi.n	8009934 <__sflush_r+0xc0>
 8009882:	684b      	ldr	r3, [r1, #4]
 8009884:	2b00      	cmp	r3, #0
 8009886:	dc05      	bgt.n	8009894 <__sflush_r+0x20>
 8009888:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800988a:	2b00      	cmp	r3, #0
 800988c:	dc02      	bgt.n	8009894 <__sflush_r+0x20>
 800988e:	2000      	movs	r0, #0
 8009890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009894:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009896:	2e00      	cmp	r6, #0
 8009898:	d0f9      	beq.n	800988e <__sflush_r+0x1a>
 800989a:	2300      	movs	r3, #0
 800989c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80098a0:	682f      	ldr	r7, [r5, #0]
 80098a2:	602b      	str	r3, [r5, #0]
 80098a4:	d032      	beq.n	800990c <__sflush_r+0x98>
 80098a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80098a8:	89a3      	ldrh	r3, [r4, #12]
 80098aa:	075a      	lsls	r2, r3, #29
 80098ac:	d505      	bpl.n	80098ba <__sflush_r+0x46>
 80098ae:	6863      	ldr	r3, [r4, #4]
 80098b0:	1ac0      	subs	r0, r0, r3
 80098b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80098b4:	b10b      	cbz	r3, 80098ba <__sflush_r+0x46>
 80098b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098b8:	1ac0      	subs	r0, r0, r3
 80098ba:	2300      	movs	r3, #0
 80098bc:	4602      	mov	r2, r0
 80098be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80098c0:	6a21      	ldr	r1, [r4, #32]
 80098c2:	4628      	mov	r0, r5
 80098c4:	47b0      	blx	r6
 80098c6:	1c43      	adds	r3, r0, #1
 80098c8:	89a3      	ldrh	r3, [r4, #12]
 80098ca:	d106      	bne.n	80098da <__sflush_r+0x66>
 80098cc:	6829      	ldr	r1, [r5, #0]
 80098ce:	291d      	cmp	r1, #29
 80098d0:	d82c      	bhi.n	800992c <__sflush_r+0xb8>
 80098d2:	4a2a      	ldr	r2, [pc, #168]	; (800997c <__sflush_r+0x108>)
 80098d4:	40ca      	lsrs	r2, r1
 80098d6:	07d6      	lsls	r6, r2, #31
 80098d8:	d528      	bpl.n	800992c <__sflush_r+0xb8>
 80098da:	2200      	movs	r2, #0
 80098dc:	6062      	str	r2, [r4, #4]
 80098de:	04d9      	lsls	r1, r3, #19
 80098e0:	6922      	ldr	r2, [r4, #16]
 80098e2:	6022      	str	r2, [r4, #0]
 80098e4:	d504      	bpl.n	80098f0 <__sflush_r+0x7c>
 80098e6:	1c42      	adds	r2, r0, #1
 80098e8:	d101      	bne.n	80098ee <__sflush_r+0x7a>
 80098ea:	682b      	ldr	r3, [r5, #0]
 80098ec:	b903      	cbnz	r3, 80098f0 <__sflush_r+0x7c>
 80098ee:	6560      	str	r0, [r4, #84]	; 0x54
 80098f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098f2:	602f      	str	r7, [r5, #0]
 80098f4:	2900      	cmp	r1, #0
 80098f6:	d0ca      	beq.n	800988e <__sflush_r+0x1a>
 80098f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098fc:	4299      	cmp	r1, r3
 80098fe:	d002      	beq.n	8009906 <__sflush_r+0x92>
 8009900:	4628      	mov	r0, r5
 8009902:	f001 fa5d 	bl	800adc0 <_free_r>
 8009906:	2000      	movs	r0, #0
 8009908:	6360      	str	r0, [r4, #52]	; 0x34
 800990a:	e7c1      	b.n	8009890 <__sflush_r+0x1c>
 800990c:	6a21      	ldr	r1, [r4, #32]
 800990e:	2301      	movs	r3, #1
 8009910:	4628      	mov	r0, r5
 8009912:	47b0      	blx	r6
 8009914:	1c41      	adds	r1, r0, #1
 8009916:	d1c7      	bne.n	80098a8 <__sflush_r+0x34>
 8009918:	682b      	ldr	r3, [r5, #0]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d0c4      	beq.n	80098a8 <__sflush_r+0x34>
 800991e:	2b1d      	cmp	r3, #29
 8009920:	d001      	beq.n	8009926 <__sflush_r+0xb2>
 8009922:	2b16      	cmp	r3, #22
 8009924:	d101      	bne.n	800992a <__sflush_r+0xb6>
 8009926:	602f      	str	r7, [r5, #0]
 8009928:	e7b1      	b.n	800988e <__sflush_r+0x1a>
 800992a:	89a3      	ldrh	r3, [r4, #12]
 800992c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009930:	81a3      	strh	r3, [r4, #12]
 8009932:	e7ad      	b.n	8009890 <__sflush_r+0x1c>
 8009934:	690f      	ldr	r7, [r1, #16]
 8009936:	2f00      	cmp	r7, #0
 8009938:	d0a9      	beq.n	800988e <__sflush_r+0x1a>
 800993a:	0793      	lsls	r3, r2, #30
 800993c:	680e      	ldr	r6, [r1, #0]
 800993e:	bf08      	it	eq
 8009940:	694b      	ldreq	r3, [r1, #20]
 8009942:	600f      	str	r7, [r1, #0]
 8009944:	bf18      	it	ne
 8009946:	2300      	movne	r3, #0
 8009948:	eba6 0807 	sub.w	r8, r6, r7
 800994c:	608b      	str	r3, [r1, #8]
 800994e:	f1b8 0f00 	cmp.w	r8, #0
 8009952:	dd9c      	ble.n	800988e <__sflush_r+0x1a>
 8009954:	6a21      	ldr	r1, [r4, #32]
 8009956:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009958:	4643      	mov	r3, r8
 800995a:	463a      	mov	r2, r7
 800995c:	4628      	mov	r0, r5
 800995e:	47b0      	blx	r6
 8009960:	2800      	cmp	r0, #0
 8009962:	dc06      	bgt.n	8009972 <__sflush_r+0xfe>
 8009964:	89a3      	ldrh	r3, [r4, #12]
 8009966:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800996a:	81a3      	strh	r3, [r4, #12]
 800996c:	f04f 30ff 	mov.w	r0, #4294967295
 8009970:	e78e      	b.n	8009890 <__sflush_r+0x1c>
 8009972:	4407      	add	r7, r0
 8009974:	eba8 0800 	sub.w	r8, r8, r0
 8009978:	e7e9      	b.n	800994e <__sflush_r+0xda>
 800997a:	bf00      	nop
 800997c:	20400001 	.word	0x20400001

08009980 <_fflush_r>:
 8009980:	b538      	push	{r3, r4, r5, lr}
 8009982:	690b      	ldr	r3, [r1, #16]
 8009984:	4605      	mov	r5, r0
 8009986:	460c      	mov	r4, r1
 8009988:	b913      	cbnz	r3, 8009990 <_fflush_r+0x10>
 800998a:	2500      	movs	r5, #0
 800998c:	4628      	mov	r0, r5
 800998e:	bd38      	pop	{r3, r4, r5, pc}
 8009990:	b118      	cbz	r0, 800999a <_fflush_r+0x1a>
 8009992:	6983      	ldr	r3, [r0, #24]
 8009994:	b90b      	cbnz	r3, 800999a <_fflush_r+0x1a>
 8009996:	f000 f887 	bl	8009aa8 <__sinit>
 800999a:	4b14      	ldr	r3, [pc, #80]	; (80099ec <_fflush_r+0x6c>)
 800999c:	429c      	cmp	r4, r3
 800999e:	d11b      	bne.n	80099d8 <_fflush_r+0x58>
 80099a0:	686c      	ldr	r4, [r5, #4]
 80099a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d0ef      	beq.n	800998a <_fflush_r+0xa>
 80099aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80099ac:	07d0      	lsls	r0, r2, #31
 80099ae:	d404      	bmi.n	80099ba <_fflush_r+0x3a>
 80099b0:	0599      	lsls	r1, r3, #22
 80099b2:	d402      	bmi.n	80099ba <_fflush_r+0x3a>
 80099b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099b6:	f000 fc88 	bl	800a2ca <__retarget_lock_acquire_recursive>
 80099ba:	4628      	mov	r0, r5
 80099bc:	4621      	mov	r1, r4
 80099be:	f7ff ff59 	bl	8009874 <__sflush_r>
 80099c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80099c4:	07da      	lsls	r2, r3, #31
 80099c6:	4605      	mov	r5, r0
 80099c8:	d4e0      	bmi.n	800998c <_fflush_r+0xc>
 80099ca:	89a3      	ldrh	r3, [r4, #12]
 80099cc:	059b      	lsls	r3, r3, #22
 80099ce:	d4dd      	bmi.n	800998c <_fflush_r+0xc>
 80099d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80099d2:	f000 fc7b 	bl	800a2cc <__retarget_lock_release_recursive>
 80099d6:	e7d9      	b.n	800998c <_fflush_r+0xc>
 80099d8:	4b05      	ldr	r3, [pc, #20]	; (80099f0 <_fflush_r+0x70>)
 80099da:	429c      	cmp	r4, r3
 80099dc:	d101      	bne.n	80099e2 <_fflush_r+0x62>
 80099de:	68ac      	ldr	r4, [r5, #8]
 80099e0:	e7df      	b.n	80099a2 <_fflush_r+0x22>
 80099e2:	4b04      	ldr	r3, [pc, #16]	; (80099f4 <_fflush_r+0x74>)
 80099e4:	429c      	cmp	r4, r3
 80099e6:	bf08      	it	eq
 80099e8:	68ec      	ldreq	r4, [r5, #12]
 80099ea:	e7da      	b.n	80099a2 <_fflush_r+0x22>
 80099ec:	0800c874 	.word	0x0800c874
 80099f0:	0800c894 	.word	0x0800c894
 80099f4:	0800c854 	.word	0x0800c854

080099f8 <std>:
 80099f8:	2300      	movs	r3, #0
 80099fa:	b510      	push	{r4, lr}
 80099fc:	4604      	mov	r4, r0
 80099fe:	e9c0 3300 	strd	r3, r3, [r0]
 8009a02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a06:	6083      	str	r3, [r0, #8]
 8009a08:	8181      	strh	r1, [r0, #12]
 8009a0a:	6643      	str	r3, [r0, #100]	; 0x64
 8009a0c:	81c2      	strh	r2, [r0, #14]
 8009a0e:	6183      	str	r3, [r0, #24]
 8009a10:	4619      	mov	r1, r3
 8009a12:	2208      	movs	r2, #8
 8009a14:	305c      	adds	r0, #92	; 0x5c
 8009a16:	f7fd f949 	bl	8006cac <memset>
 8009a1a:	4b05      	ldr	r3, [pc, #20]	; (8009a30 <std+0x38>)
 8009a1c:	6263      	str	r3, [r4, #36]	; 0x24
 8009a1e:	4b05      	ldr	r3, [pc, #20]	; (8009a34 <std+0x3c>)
 8009a20:	62a3      	str	r3, [r4, #40]	; 0x28
 8009a22:	4b05      	ldr	r3, [pc, #20]	; (8009a38 <std+0x40>)
 8009a24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009a26:	4b05      	ldr	r3, [pc, #20]	; (8009a3c <std+0x44>)
 8009a28:	6224      	str	r4, [r4, #32]
 8009a2a:	6323      	str	r3, [r4, #48]	; 0x30
 8009a2c:	bd10      	pop	{r4, pc}
 8009a2e:	bf00      	nop
 8009a30:	08007b9d 	.word	0x08007b9d
 8009a34:	08007bc3 	.word	0x08007bc3
 8009a38:	08007bfb 	.word	0x08007bfb
 8009a3c:	08007c1f 	.word	0x08007c1f

08009a40 <_cleanup_r>:
 8009a40:	4901      	ldr	r1, [pc, #4]	; (8009a48 <_cleanup_r+0x8>)
 8009a42:	f000 b8af 	b.w	8009ba4 <_fwalk_reent>
 8009a46:	bf00      	nop
 8009a48:	08009981 	.word	0x08009981

08009a4c <__sfmoreglue>:
 8009a4c:	b570      	push	{r4, r5, r6, lr}
 8009a4e:	2268      	movs	r2, #104	; 0x68
 8009a50:	1e4d      	subs	r5, r1, #1
 8009a52:	4355      	muls	r5, r2
 8009a54:	460e      	mov	r6, r1
 8009a56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009a5a:	f001 fa1d 	bl	800ae98 <_malloc_r>
 8009a5e:	4604      	mov	r4, r0
 8009a60:	b140      	cbz	r0, 8009a74 <__sfmoreglue+0x28>
 8009a62:	2100      	movs	r1, #0
 8009a64:	e9c0 1600 	strd	r1, r6, [r0]
 8009a68:	300c      	adds	r0, #12
 8009a6a:	60a0      	str	r0, [r4, #8]
 8009a6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009a70:	f7fd f91c 	bl	8006cac <memset>
 8009a74:	4620      	mov	r0, r4
 8009a76:	bd70      	pop	{r4, r5, r6, pc}

08009a78 <__sfp_lock_acquire>:
 8009a78:	4801      	ldr	r0, [pc, #4]	; (8009a80 <__sfp_lock_acquire+0x8>)
 8009a7a:	f000 bc26 	b.w	800a2ca <__retarget_lock_acquire_recursive>
 8009a7e:	bf00      	nop
 8009a80:	200009e9 	.word	0x200009e9

08009a84 <__sfp_lock_release>:
 8009a84:	4801      	ldr	r0, [pc, #4]	; (8009a8c <__sfp_lock_release+0x8>)
 8009a86:	f000 bc21 	b.w	800a2cc <__retarget_lock_release_recursive>
 8009a8a:	bf00      	nop
 8009a8c:	200009e9 	.word	0x200009e9

08009a90 <__sinit_lock_acquire>:
 8009a90:	4801      	ldr	r0, [pc, #4]	; (8009a98 <__sinit_lock_acquire+0x8>)
 8009a92:	f000 bc1a 	b.w	800a2ca <__retarget_lock_acquire_recursive>
 8009a96:	bf00      	nop
 8009a98:	200009ea 	.word	0x200009ea

08009a9c <__sinit_lock_release>:
 8009a9c:	4801      	ldr	r0, [pc, #4]	; (8009aa4 <__sinit_lock_release+0x8>)
 8009a9e:	f000 bc15 	b.w	800a2cc <__retarget_lock_release_recursive>
 8009aa2:	bf00      	nop
 8009aa4:	200009ea 	.word	0x200009ea

08009aa8 <__sinit>:
 8009aa8:	b510      	push	{r4, lr}
 8009aaa:	4604      	mov	r4, r0
 8009aac:	f7ff fff0 	bl	8009a90 <__sinit_lock_acquire>
 8009ab0:	69a3      	ldr	r3, [r4, #24]
 8009ab2:	b11b      	cbz	r3, 8009abc <__sinit+0x14>
 8009ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ab8:	f7ff bff0 	b.w	8009a9c <__sinit_lock_release>
 8009abc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009ac0:	6523      	str	r3, [r4, #80]	; 0x50
 8009ac2:	4b13      	ldr	r3, [pc, #76]	; (8009b10 <__sinit+0x68>)
 8009ac4:	4a13      	ldr	r2, [pc, #76]	; (8009b14 <__sinit+0x6c>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	62a2      	str	r2, [r4, #40]	; 0x28
 8009aca:	42a3      	cmp	r3, r4
 8009acc:	bf04      	itt	eq
 8009ace:	2301      	moveq	r3, #1
 8009ad0:	61a3      	streq	r3, [r4, #24]
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	f000 f820 	bl	8009b18 <__sfp>
 8009ad8:	6060      	str	r0, [r4, #4]
 8009ada:	4620      	mov	r0, r4
 8009adc:	f000 f81c 	bl	8009b18 <__sfp>
 8009ae0:	60a0      	str	r0, [r4, #8]
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	f000 f818 	bl	8009b18 <__sfp>
 8009ae8:	2200      	movs	r2, #0
 8009aea:	60e0      	str	r0, [r4, #12]
 8009aec:	2104      	movs	r1, #4
 8009aee:	6860      	ldr	r0, [r4, #4]
 8009af0:	f7ff ff82 	bl	80099f8 <std>
 8009af4:	68a0      	ldr	r0, [r4, #8]
 8009af6:	2201      	movs	r2, #1
 8009af8:	2109      	movs	r1, #9
 8009afa:	f7ff ff7d 	bl	80099f8 <std>
 8009afe:	68e0      	ldr	r0, [r4, #12]
 8009b00:	2202      	movs	r2, #2
 8009b02:	2112      	movs	r1, #18
 8009b04:	f7ff ff78 	bl	80099f8 <std>
 8009b08:	2301      	movs	r3, #1
 8009b0a:	61a3      	str	r3, [r4, #24]
 8009b0c:	e7d2      	b.n	8009ab4 <__sinit+0xc>
 8009b0e:	bf00      	nop
 8009b10:	0800c634 	.word	0x0800c634
 8009b14:	08009a41 	.word	0x08009a41

08009b18 <__sfp>:
 8009b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b1a:	4607      	mov	r7, r0
 8009b1c:	f7ff ffac 	bl	8009a78 <__sfp_lock_acquire>
 8009b20:	4b1e      	ldr	r3, [pc, #120]	; (8009b9c <__sfp+0x84>)
 8009b22:	681e      	ldr	r6, [r3, #0]
 8009b24:	69b3      	ldr	r3, [r6, #24]
 8009b26:	b913      	cbnz	r3, 8009b2e <__sfp+0x16>
 8009b28:	4630      	mov	r0, r6
 8009b2a:	f7ff ffbd 	bl	8009aa8 <__sinit>
 8009b2e:	3648      	adds	r6, #72	; 0x48
 8009b30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009b34:	3b01      	subs	r3, #1
 8009b36:	d503      	bpl.n	8009b40 <__sfp+0x28>
 8009b38:	6833      	ldr	r3, [r6, #0]
 8009b3a:	b30b      	cbz	r3, 8009b80 <__sfp+0x68>
 8009b3c:	6836      	ldr	r6, [r6, #0]
 8009b3e:	e7f7      	b.n	8009b30 <__sfp+0x18>
 8009b40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009b44:	b9d5      	cbnz	r5, 8009b7c <__sfp+0x64>
 8009b46:	4b16      	ldr	r3, [pc, #88]	; (8009ba0 <__sfp+0x88>)
 8009b48:	60e3      	str	r3, [r4, #12]
 8009b4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009b4e:	6665      	str	r5, [r4, #100]	; 0x64
 8009b50:	f000 fbba 	bl	800a2c8 <__retarget_lock_init_recursive>
 8009b54:	f7ff ff96 	bl	8009a84 <__sfp_lock_release>
 8009b58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009b5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009b60:	6025      	str	r5, [r4, #0]
 8009b62:	61a5      	str	r5, [r4, #24]
 8009b64:	2208      	movs	r2, #8
 8009b66:	4629      	mov	r1, r5
 8009b68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009b6c:	f7fd f89e 	bl	8006cac <memset>
 8009b70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009b74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009b78:	4620      	mov	r0, r4
 8009b7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b7c:	3468      	adds	r4, #104	; 0x68
 8009b7e:	e7d9      	b.n	8009b34 <__sfp+0x1c>
 8009b80:	2104      	movs	r1, #4
 8009b82:	4638      	mov	r0, r7
 8009b84:	f7ff ff62 	bl	8009a4c <__sfmoreglue>
 8009b88:	4604      	mov	r4, r0
 8009b8a:	6030      	str	r0, [r6, #0]
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	d1d5      	bne.n	8009b3c <__sfp+0x24>
 8009b90:	f7ff ff78 	bl	8009a84 <__sfp_lock_release>
 8009b94:	230c      	movs	r3, #12
 8009b96:	603b      	str	r3, [r7, #0]
 8009b98:	e7ee      	b.n	8009b78 <__sfp+0x60>
 8009b9a:	bf00      	nop
 8009b9c:	0800c634 	.word	0x0800c634
 8009ba0:	ffff0001 	.word	0xffff0001

08009ba4 <_fwalk_reent>:
 8009ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ba8:	4606      	mov	r6, r0
 8009baa:	4688      	mov	r8, r1
 8009bac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009bb0:	2700      	movs	r7, #0
 8009bb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009bb6:	f1b9 0901 	subs.w	r9, r9, #1
 8009bba:	d505      	bpl.n	8009bc8 <_fwalk_reent+0x24>
 8009bbc:	6824      	ldr	r4, [r4, #0]
 8009bbe:	2c00      	cmp	r4, #0
 8009bc0:	d1f7      	bne.n	8009bb2 <_fwalk_reent+0xe>
 8009bc2:	4638      	mov	r0, r7
 8009bc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bc8:	89ab      	ldrh	r3, [r5, #12]
 8009bca:	2b01      	cmp	r3, #1
 8009bcc:	d907      	bls.n	8009bde <_fwalk_reent+0x3a>
 8009bce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009bd2:	3301      	adds	r3, #1
 8009bd4:	d003      	beq.n	8009bde <_fwalk_reent+0x3a>
 8009bd6:	4629      	mov	r1, r5
 8009bd8:	4630      	mov	r0, r6
 8009bda:	47c0      	blx	r8
 8009bdc:	4307      	orrs	r7, r0
 8009bde:	3568      	adds	r5, #104	; 0x68
 8009be0:	e7e9      	b.n	8009bb6 <_fwalk_reent+0x12>

08009be2 <rshift>:
 8009be2:	6903      	ldr	r3, [r0, #16]
 8009be4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009be8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bec:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009bf0:	f100 0414 	add.w	r4, r0, #20
 8009bf4:	dd45      	ble.n	8009c82 <rshift+0xa0>
 8009bf6:	f011 011f 	ands.w	r1, r1, #31
 8009bfa:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009bfe:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009c02:	d10c      	bne.n	8009c1e <rshift+0x3c>
 8009c04:	f100 0710 	add.w	r7, r0, #16
 8009c08:	4629      	mov	r1, r5
 8009c0a:	42b1      	cmp	r1, r6
 8009c0c:	d334      	bcc.n	8009c78 <rshift+0x96>
 8009c0e:	1a9b      	subs	r3, r3, r2
 8009c10:	009b      	lsls	r3, r3, #2
 8009c12:	1eea      	subs	r2, r5, #3
 8009c14:	4296      	cmp	r6, r2
 8009c16:	bf38      	it	cc
 8009c18:	2300      	movcc	r3, #0
 8009c1a:	4423      	add	r3, r4
 8009c1c:	e015      	b.n	8009c4a <rshift+0x68>
 8009c1e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009c22:	f1c1 0820 	rsb	r8, r1, #32
 8009c26:	40cf      	lsrs	r7, r1
 8009c28:	f105 0e04 	add.w	lr, r5, #4
 8009c2c:	46a1      	mov	r9, r4
 8009c2e:	4576      	cmp	r6, lr
 8009c30:	46f4      	mov	ip, lr
 8009c32:	d815      	bhi.n	8009c60 <rshift+0x7e>
 8009c34:	1a9a      	subs	r2, r3, r2
 8009c36:	0092      	lsls	r2, r2, #2
 8009c38:	3a04      	subs	r2, #4
 8009c3a:	3501      	adds	r5, #1
 8009c3c:	42ae      	cmp	r6, r5
 8009c3e:	bf38      	it	cc
 8009c40:	2200      	movcc	r2, #0
 8009c42:	18a3      	adds	r3, r4, r2
 8009c44:	50a7      	str	r7, [r4, r2]
 8009c46:	b107      	cbz	r7, 8009c4a <rshift+0x68>
 8009c48:	3304      	adds	r3, #4
 8009c4a:	1b1a      	subs	r2, r3, r4
 8009c4c:	42a3      	cmp	r3, r4
 8009c4e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009c52:	bf08      	it	eq
 8009c54:	2300      	moveq	r3, #0
 8009c56:	6102      	str	r2, [r0, #16]
 8009c58:	bf08      	it	eq
 8009c5a:	6143      	streq	r3, [r0, #20]
 8009c5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c60:	f8dc c000 	ldr.w	ip, [ip]
 8009c64:	fa0c fc08 	lsl.w	ip, ip, r8
 8009c68:	ea4c 0707 	orr.w	r7, ip, r7
 8009c6c:	f849 7b04 	str.w	r7, [r9], #4
 8009c70:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009c74:	40cf      	lsrs	r7, r1
 8009c76:	e7da      	b.n	8009c2e <rshift+0x4c>
 8009c78:	f851 cb04 	ldr.w	ip, [r1], #4
 8009c7c:	f847 cf04 	str.w	ip, [r7, #4]!
 8009c80:	e7c3      	b.n	8009c0a <rshift+0x28>
 8009c82:	4623      	mov	r3, r4
 8009c84:	e7e1      	b.n	8009c4a <rshift+0x68>

08009c86 <__hexdig_fun>:
 8009c86:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009c8a:	2b09      	cmp	r3, #9
 8009c8c:	d802      	bhi.n	8009c94 <__hexdig_fun+0xe>
 8009c8e:	3820      	subs	r0, #32
 8009c90:	b2c0      	uxtb	r0, r0
 8009c92:	4770      	bx	lr
 8009c94:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009c98:	2b05      	cmp	r3, #5
 8009c9a:	d801      	bhi.n	8009ca0 <__hexdig_fun+0x1a>
 8009c9c:	3847      	subs	r0, #71	; 0x47
 8009c9e:	e7f7      	b.n	8009c90 <__hexdig_fun+0xa>
 8009ca0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009ca4:	2b05      	cmp	r3, #5
 8009ca6:	d801      	bhi.n	8009cac <__hexdig_fun+0x26>
 8009ca8:	3827      	subs	r0, #39	; 0x27
 8009caa:	e7f1      	b.n	8009c90 <__hexdig_fun+0xa>
 8009cac:	2000      	movs	r0, #0
 8009cae:	4770      	bx	lr

08009cb0 <__gethex>:
 8009cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cb4:	ed2d 8b02 	vpush	{d8}
 8009cb8:	b089      	sub	sp, #36	; 0x24
 8009cba:	ee08 0a10 	vmov	s16, r0
 8009cbe:	9304      	str	r3, [sp, #16]
 8009cc0:	4bb4      	ldr	r3, [pc, #720]	; (8009f94 <__gethex+0x2e4>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	9301      	str	r3, [sp, #4]
 8009cc6:	4618      	mov	r0, r3
 8009cc8:	468b      	mov	fp, r1
 8009cca:	4690      	mov	r8, r2
 8009ccc:	f7f6 fa80 	bl	80001d0 <strlen>
 8009cd0:	9b01      	ldr	r3, [sp, #4]
 8009cd2:	f8db 2000 	ldr.w	r2, [fp]
 8009cd6:	4403      	add	r3, r0
 8009cd8:	4682      	mov	sl, r0
 8009cda:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009cde:	9305      	str	r3, [sp, #20]
 8009ce0:	1c93      	adds	r3, r2, #2
 8009ce2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009ce6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009cea:	32fe      	adds	r2, #254	; 0xfe
 8009cec:	18d1      	adds	r1, r2, r3
 8009cee:	461f      	mov	r7, r3
 8009cf0:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009cf4:	9100      	str	r1, [sp, #0]
 8009cf6:	2830      	cmp	r0, #48	; 0x30
 8009cf8:	d0f8      	beq.n	8009cec <__gethex+0x3c>
 8009cfa:	f7ff ffc4 	bl	8009c86 <__hexdig_fun>
 8009cfe:	4604      	mov	r4, r0
 8009d00:	2800      	cmp	r0, #0
 8009d02:	d13a      	bne.n	8009d7a <__gethex+0xca>
 8009d04:	9901      	ldr	r1, [sp, #4]
 8009d06:	4652      	mov	r2, sl
 8009d08:	4638      	mov	r0, r7
 8009d0a:	f7fd ff94 	bl	8007c36 <strncmp>
 8009d0e:	4605      	mov	r5, r0
 8009d10:	2800      	cmp	r0, #0
 8009d12:	d168      	bne.n	8009de6 <__gethex+0x136>
 8009d14:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009d18:	eb07 060a 	add.w	r6, r7, sl
 8009d1c:	f7ff ffb3 	bl	8009c86 <__hexdig_fun>
 8009d20:	2800      	cmp	r0, #0
 8009d22:	d062      	beq.n	8009dea <__gethex+0x13a>
 8009d24:	4633      	mov	r3, r6
 8009d26:	7818      	ldrb	r0, [r3, #0]
 8009d28:	2830      	cmp	r0, #48	; 0x30
 8009d2a:	461f      	mov	r7, r3
 8009d2c:	f103 0301 	add.w	r3, r3, #1
 8009d30:	d0f9      	beq.n	8009d26 <__gethex+0x76>
 8009d32:	f7ff ffa8 	bl	8009c86 <__hexdig_fun>
 8009d36:	2301      	movs	r3, #1
 8009d38:	fab0 f480 	clz	r4, r0
 8009d3c:	0964      	lsrs	r4, r4, #5
 8009d3e:	4635      	mov	r5, r6
 8009d40:	9300      	str	r3, [sp, #0]
 8009d42:	463a      	mov	r2, r7
 8009d44:	4616      	mov	r6, r2
 8009d46:	3201      	adds	r2, #1
 8009d48:	7830      	ldrb	r0, [r6, #0]
 8009d4a:	f7ff ff9c 	bl	8009c86 <__hexdig_fun>
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	d1f8      	bne.n	8009d44 <__gethex+0x94>
 8009d52:	9901      	ldr	r1, [sp, #4]
 8009d54:	4652      	mov	r2, sl
 8009d56:	4630      	mov	r0, r6
 8009d58:	f7fd ff6d 	bl	8007c36 <strncmp>
 8009d5c:	b980      	cbnz	r0, 8009d80 <__gethex+0xd0>
 8009d5e:	b94d      	cbnz	r5, 8009d74 <__gethex+0xc4>
 8009d60:	eb06 050a 	add.w	r5, r6, sl
 8009d64:	462a      	mov	r2, r5
 8009d66:	4616      	mov	r6, r2
 8009d68:	3201      	adds	r2, #1
 8009d6a:	7830      	ldrb	r0, [r6, #0]
 8009d6c:	f7ff ff8b 	bl	8009c86 <__hexdig_fun>
 8009d70:	2800      	cmp	r0, #0
 8009d72:	d1f8      	bne.n	8009d66 <__gethex+0xb6>
 8009d74:	1bad      	subs	r5, r5, r6
 8009d76:	00ad      	lsls	r5, r5, #2
 8009d78:	e004      	b.n	8009d84 <__gethex+0xd4>
 8009d7a:	2400      	movs	r4, #0
 8009d7c:	4625      	mov	r5, r4
 8009d7e:	e7e0      	b.n	8009d42 <__gethex+0x92>
 8009d80:	2d00      	cmp	r5, #0
 8009d82:	d1f7      	bne.n	8009d74 <__gethex+0xc4>
 8009d84:	7833      	ldrb	r3, [r6, #0]
 8009d86:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009d8a:	2b50      	cmp	r3, #80	; 0x50
 8009d8c:	d13b      	bne.n	8009e06 <__gethex+0x156>
 8009d8e:	7873      	ldrb	r3, [r6, #1]
 8009d90:	2b2b      	cmp	r3, #43	; 0x2b
 8009d92:	d02c      	beq.n	8009dee <__gethex+0x13e>
 8009d94:	2b2d      	cmp	r3, #45	; 0x2d
 8009d96:	d02e      	beq.n	8009df6 <__gethex+0x146>
 8009d98:	1c71      	adds	r1, r6, #1
 8009d9a:	f04f 0900 	mov.w	r9, #0
 8009d9e:	7808      	ldrb	r0, [r1, #0]
 8009da0:	f7ff ff71 	bl	8009c86 <__hexdig_fun>
 8009da4:	1e43      	subs	r3, r0, #1
 8009da6:	b2db      	uxtb	r3, r3
 8009da8:	2b18      	cmp	r3, #24
 8009daa:	d82c      	bhi.n	8009e06 <__gethex+0x156>
 8009dac:	f1a0 0210 	sub.w	r2, r0, #16
 8009db0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009db4:	f7ff ff67 	bl	8009c86 <__hexdig_fun>
 8009db8:	1e43      	subs	r3, r0, #1
 8009dba:	b2db      	uxtb	r3, r3
 8009dbc:	2b18      	cmp	r3, #24
 8009dbe:	d91d      	bls.n	8009dfc <__gethex+0x14c>
 8009dc0:	f1b9 0f00 	cmp.w	r9, #0
 8009dc4:	d000      	beq.n	8009dc8 <__gethex+0x118>
 8009dc6:	4252      	negs	r2, r2
 8009dc8:	4415      	add	r5, r2
 8009dca:	f8cb 1000 	str.w	r1, [fp]
 8009dce:	b1e4      	cbz	r4, 8009e0a <__gethex+0x15a>
 8009dd0:	9b00      	ldr	r3, [sp, #0]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	bf14      	ite	ne
 8009dd6:	2700      	movne	r7, #0
 8009dd8:	2706      	moveq	r7, #6
 8009dda:	4638      	mov	r0, r7
 8009ddc:	b009      	add	sp, #36	; 0x24
 8009dde:	ecbd 8b02 	vpop	{d8}
 8009de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de6:	463e      	mov	r6, r7
 8009de8:	4625      	mov	r5, r4
 8009dea:	2401      	movs	r4, #1
 8009dec:	e7ca      	b.n	8009d84 <__gethex+0xd4>
 8009dee:	f04f 0900 	mov.w	r9, #0
 8009df2:	1cb1      	adds	r1, r6, #2
 8009df4:	e7d3      	b.n	8009d9e <__gethex+0xee>
 8009df6:	f04f 0901 	mov.w	r9, #1
 8009dfa:	e7fa      	b.n	8009df2 <__gethex+0x142>
 8009dfc:	230a      	movs	r3, #10
 8009dfe:	fb03 0202 	mla	r2, r3, r2, r0
 8009e02:	3a10      	subs	r2, #16
 8009e04:	e7d4      	b.n	8009db0 <__gethex+0x100>
 8009e06:	4631      	mov	r1, r6
 8009e08:	e7df      	b.n	8009dca <__gethex+0x11a>
 8009e0a:	1bf3      	subs	r3, r6, r7
 8009e0c:	3b01      	subs	r3, #1
 8009e0e:	4621      	mov	r1, r4
 8009e10:	2b07      	cmp	r3, #7
 8009e12:	dc0b      	bgt.n	8009e2c <__gethex+0x17c>
 8009e14:	ee18 0a10 	vmov	r0, s16
 8009e18:	f000 fafa 	bl	800a410 <_Balloc>
 8009e1c:	4604      	mov	r4, r0
 8009e1e:	b940      	cbnz	r0, 8009e32 <__gethex+0x182>
 8009e20:	4b5d      	ldr	r3, [pc, #372]	; (8009f98 <__gethex+0x2e8>)
 8009e22:	4602      	mov	r2, r0
 8009e24:	21de      	movs	r1, #222	; 0xde
 8009e26:	485d      	ldr	r0, [pc, #372]	; (8009f9c <__gethex+0x2ec>)
 8009e28:	f001 ffea 	bl	800be00 <__assert_func>
 8009e2c:	3101      	adds	r1, #1
 8009e2e:	105b      	asrs	r3, r3, #1
 8009e30:	e7ee      	b.n	8009e10 <__gethex+0x160>
 8009e32:	f100 0914 	add.w	r9, r0, #20
 8009e36:	f04f 0b00 	mov.w	fp, #0
 8009e3a:	f1ca 0301 	rsb	r3, sl, #1
 8009e3e:	f8cd 9008 	str.w	r9, [sp, #8]
 8009e42:	f8cd b000 	str.w	fp, [sp]
 8009e46:	9306      	str	r3, [sp, #24]
 8009e48:	42b7      	cmp	r7, r6
 8009e4a:	d340      	bcc.n	8009ece <__gethex+0x21e>
 8009e4c:	9802      	ldr	r0, [sp, #8]
 8009e4e:	9b00      	ldr	r3, [sp, #0]
 8009e50:	f840 3b04 	str.w	r3, [r0], #4
 8009e54:	eba0 0009 	sub.w	r0, r0, r9
 8009e58:	1080      	asrs	r0, r0, #2
 8009e5a:	0146      	lsls	r6, r0, #5
 8009e5c:	6120      	str	r0, [r4, #16]
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f000 fbc8 	bl	800a5f4 <__hi0bits>
 8009e64:	1a30      	subs	r0, r6, r0
 8009e66:	f8d8 6000 	ldr.w	r6, [r8]
 8009e6a:	42b0      	cmp	r0, r6
 8009e6c:	dd63      	ble.n	8009f36 <__gethex+0x286>
 8009e6e:	1b87      	subs	r7, r0, r6
 8009e70:	4639      	mov	r1, r7
 8009e72:	4620      	mov	r0, r4
 8009e74:	f000 ff6c 	bl	800ad50 <__any_on>
 8009e78:	4682      	mov	sl, r0
 8009e7a:	b1a8      	cbz	r0, 8009ea8 <__gethex+0x1f8>
 8009e7c:	1e7b      	subs	r3, r7, #1
 8009e7e:	1159      	asrs	r1, r3, #5
 8009e80:	f003 021f 	and.w	r2, r3, #31
 8009e84:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009e88:	f04f 0a01 	mov.w	sl, #1
 8009e8c:	fa0a f202 	lsl.w	r2, sl, r2
 8009e90:	420a      	tst	r2, r1
 8009e92:	d009      	beq.n	8009ea8 <__gethex+0x1f8>
 8009e94:	4553      	cmp	r3, sl
 8009e96:	dd05      	ble.n	8009ea4 <__gethex+0x1f4>
 8009e98:	1eb9      	subs	r1, r7, #2
 8009e9a:	4620      	mov	r0, r4
 8009e9c:	f000 ff58 	bl	800ad50 <__any_on>
 8009ea0:	2800      	cmp	r0, #0
 8009ea2:	d145      	bne.n	8009f30 <__gethex+0x280>
 8009ea4:	f04f 0a02 	mov.w	sl, #2
 8009ea8:	4639      	mov	r1, r7
 8009eaa:	4620      	mov	r0, r4
 8009eac:	f7ff fe99 	bl	8009be2 <rshift>
 8009eb0:	443d      	add	r5, r7
 8009eb2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009eb6:	42ab      	cmp	r3, r5
 8009eb8:	da4c      	bge.n	8009f54 <__gethex+0x2a4>
 8009eba:	ee18 0a10 	vmov	r0, s16
 8009ebe:	4621      	mov	r1, r4
 8009ec0:	f000 fae6 	bl	800a490 <_Bfree>
 8009ec4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	6013      	str	r3, [r2, #0]
 8009eca:	27a3      	movs	r7, #163	; 0xa3
 8009ecc:	e785      	b.n	8009dda <__gethex+0x12a>
 8009ece:	1e73      	subs	r3, r6, #1
 8009ed0:	9a05      	ldr	r2, [sp, #20]
 8009ed2:	9303      	str	r3, [sp, #12]
 8009ed4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	d019      	beq.n	8009f10 <__gethex+0x260>
 8009edc:	f1bb 0f20 	cmp.w	fp, #32
 8009ee0:	d107      	bne.n	8009ef2 <__gethex+0x242>
 8009ee2:	9b02      	ldr	r3, [sp, #8]
 8009ee4:	9a00      	ldr	r2, [sp, #0]
 8009ee6:	f843 2b04 	str.w	r2, [r3], #4
 8009eea:	9302      	str	r3, [sp, #8]
 8009eec:	2300      	movs	r3, #0
 8009eee:	9300      	str	r3, [sp, #0]
 8009ef0:	469b      	mov	fp, r3
 8009ef2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009ef6:	f7ff fec6 	bl	8009c86 <__hexdig_fun>
 8009efa:	9b00      	ldr	r3, [sp, #0]
 8009efc:	f000 000f 	and.w	r0, r0, #15
 8009f00:	fa00 f00b 	lsl.w	r0, r0, fp
 8009f04:	4303      	orrs	r3, r0
 8009f06:	9300      	str	r3, [sp, #0]
 8009f08:	f10b 0b04 	add.w	fp, fp, #4
 8009f0c:	9b03      	ldr	r3, [sp, #12]
 8009f0e:	e00d      	b.n	8009f2c <__gethex+0x27c>
 8009f10:	9b03      	ldr	r3, [sp, #12]
 8009f12:	9a06      	ldr	r2, [sp, #24]
 8009f14:	4413      	add	r3, r2
 8009f16:	42bb      	cmp	r3, r7
 8009f18:	d3e0      	bcc.n	8009edc <__gethex+0x22c>
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	9901      	ldr	r1, [sp, #4]
 8009f1e:	9307      	str	r3, [sp, #28]
 8009f20:	4652      	mov	r2, sl
 8009f22:	f7fd fe88 	bl	8007c36 <strncmp>
 8009f26:	9b07      	ldr	r3, [sp, #28]
 8009f28:	2800      	cmp	r0, #0
 8009f2a:	d1d7      	bne.n	8009edc <__gethex+0x22c>
 8009f2c:	461e      	mov	r6, r3
 8009f2e:	e78b      	b.n	8009e48 <__gethex+0x198>
 8009f30:	f04f 0a03 	mov.w	sl, #3
 8009f34:	e7b8      	b.n	8009ea8 <__gethex+0x1f8>
 8009f36:	da0a      	bge.n	8009f4e <__gethex+0x29e>
 8009f38:	1a37      	subs	r7, r6, r0
 8009f3a:	4621      	mov	r1, r4
 8009f3c:	ee18 0a10 	vmov	r0, s16
 8009f40:	463a      	mov	r2, r7
 8009f42:	f000 fcc1 	bl	800a8c8 <__lshift>
 8009f46:	1bed      	subs	r5, r5, r7
 8009f48:	4604      	mov	r4, r0
 8009f4a:	f100 0914 	add.w	r9, r0, #20
 8009f4e:	f04f 0a00 	mov.w	sl, #0
 8009f52:	e7ae      	b.n	8009eb2 <__gethex+0x202>
 8009f54:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009f58:	42a8      	cmp	r0, r5
 8009f5a:	dd72      	ble.n	800a042 <__gethex+0x392>
 8009f5c:	1b45      	subs	r5, r0, r5
 8009f5e:	42ae      	cmp	r6, r5
 8009f60:	dc36      	bgt.n	8009fd0 <__gethex+0x320>
 8009f62:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f66:	2b02      	cmp	r3, #2
 8009f68:	d02a      	beq.n	8009fc0 <__gethex+0x310>
 8009f6a:	2b03      	cmp	r3, #3
 8009f6c:	d02c      	beq.n	8009fc8 <__gethex+0x318>
 8009f6e:	2b01      	cmp	r3, #1
 8009f70:	d11c      	bne.n	8009fac <__gethex+0x2fc>
 8009f72:	42ae      	cmp	r6, r5
 8009f74:	d11a      	bne.n	8009fac <__gethex+0x2fc>
 8009f76:	2e01      	cmp	r6, #1
 8009f78:	d112      	bne.n	8009fa0 <__gethex+0x2f0>
 8009f7a:	9a04      	ldr	r2, [sp, #16]
 8009f7c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009f80:	6013      	str	r3, [r2, #0]
 8009f82:	2301      	movs	r3, #1
 8009f84:	6123      	str	r3, [r4, #16]
 8009f86:	f8c9 3000 	str.w	r3, [r9]
 8009f8a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009f8c:	2762      	movs	r7, #98	; 0x62
 8009f8e:	601c      	str	r4, [r3, #0]
 8009f90:	e723      	b.n	8009dda <__gethex+0x12a>
 8009f92:	bf00      	nop
 8009f94:	0800c91c 	.word	0x0800c91c
 8009f98:	0800c840 	.word	0x0800c840
 8009f9c:	0800c8b4 	.word	0x0800c8b4
 8009fa0:	1e71      	subs	r1, r6, #1
 8009fa2:	4620      	mov	r0, r4
 8009fa4:	f000 fed4 	bl	800ad50 <__any_on>
 8009fa8:	2800      	cmp	r0, #0
 8009faa:	d1e6      	bne.n	8009f7a <__gethex+0x2ca>
 8009fac:	ee18 0a10 	vmov	r0, s16
 8009fb0:	4621      	mov	r1, r4
 8009fb2:	f000 fa6d 	bl	800a490 <_Bfree>
 8009fb6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009fb8:	2300      	movs	r3, #0
 8009fba:	6013      	str	r3, [r2, #0]
 8009fbc:	2750      	movs	r7, #80	; 0x50
 8009fbe:	e70c      	b.n	8009dda <__gethex+0x12a>
 8009fc0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d1f2      	bne.n	8009fac <__gethex+0x2fc>
 8009fc6:	e7d8      	b.n	8009f7a <__gethex+0x2ca>
 8009fc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d1d5      	bne.n	8009f7a <__gethex+0x2ca>
 8009fce:	e7ed      	b.n	8009fac <__gethex+0x2fc>
 8009fd0:	1e6f      	subs	r7, r5, #1
 8009fd2:	f1ba 0f00 	cmp.w	sl, #0
 8009fd6:	d131      	bne.n	800a03c <__gethex+0x38c>
 8009fd8:	b127      	cbz	r7, 8009fe4 <__gethex+0x334>
 8009fda:	4639      	mov	r1, r7
 8009fdc:	4620      	mov	r0, r4
 8009fde:	f000 feb7 	bl	800ad50 <__any_on>
 8009fe2:	4682      	mov	sl, r0
 8009fe4:	117b      	asrs	r3, r7, #5
 8009fe6:	2101      	movs	r1, #1
 8009fe8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009fec:	f007 071f 	and.w	r7, r7, #31
 8009ff0:	fa01 f707 	lsl.w	r7, r1, r7
 8009ff4:	421f      	tst	r7, r3
 8009ff6:	4629      	mov	r1, r5
 8009ff8:	4620      	mov	r0, r4
 8009ffa:	bf18      	it	ne
 8009ffc:	f04a 0a02 	orrne.w	sl, sl, #2
 800a000:	1b76      	subs	r6, r6, r5
 800a002:	f7ff fdee 	bl	8009be2 <rshift>
 800a006:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a00a:	2702      	movs	r7, #2
 800a00c:	f1ba 0f00 	cmp.w	sl, #0
 800a010:	d048      	beq.n	800a0a4 <__gethex+0x3f4>
 800a012:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a016:	2b02      	cmp	r3, #2
 800a018:	d015      	beq.n	800a046 <__gethex+0x396>
 800a01a:	2b03      	cmp	r3, #3
 800a01c:	d017      	beq.n	800a04e <__gethex+0x39e>
 800a01e:	2b01      	cmp	r3, #1
 800a020:	d109      	bne.n	800a036 <__gethex+0x386>
 800a022:	f01a 0f02 	tst.w	sl, #2
 800a026:	d006      	beq.n	800a036 <__gethex+0x386>
 800a028:	f8d9 0000 	ldr.w	r0, [r9]
 800a02c:	ea4a 0a00 	orr.w	sl, sl, r0
 800a030:	f01a 0f01 	tst.w	sl, #1
 800a034:	d10e      	bne.n	800a054 <__gethex+0x3a4>
 800a036:	f047 0710 	orr.w	r7, r7, #16
 800a03a:	e033      	b.n	800a0a4 <__gethex+0x3f4>
 800a03c:	f04f 0a01 	mov.w	sl, #1
 800a040:	e7d0      	b.n	8009fe4 <__gethex+0x334>
 800a042:	2701      	movs	r7, #1
 800a044:	e7e2      	b.n	800a00c <__gethex+0x35c>
 800a046:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a048:	f1c3 0301 	rsb	r3, r3, #1
 800a04c:	9315      	str	r3, [sp, #84]	; 0x54
 800a04e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a050:	2b00      	cmp	r3, #0
 800a052:	d0f0      	beq.n	800a036 <__gethex+0x386>
 800a054:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a058:	f104 0314 	add.w	r3, r4, #20
 800a05c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a060:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a064:	f04f 0c00 	mov.w	ip, #0
 800a068:	4618      	mov	r0, r3
 800a06a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a06e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a072:	d01c      	beq.n	800a0ae <__gethex+0x3fe>
 800a074:	3201      	adds	r2, #1
 800a076:	6002      	str	r2, [r0, #0]
 800a078:	2f02      	cmp	r7, #2
 800a07a:	f104 0314 	add.w	r3, r4, #20
 800a07e:	d13f      	bne.n	800a100 <__gethex+0x450>
 800a080:	f8d8 2000 	ldr.w	r2, [r8]
 800a084:	3a01      	subs	r2, #1
 800a086:	42b2      	cmp	r2, r6
 800a088:	d10a      	bne.n	800a0a0 <__gethex+0x3f0>
 800a08a:	1171      	asrs	r1, r6, #5
 800a08c:	2201      	movs	r2, #1
 800a08e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a092:	f006 061f 	and.w	r6, r6, #31
 800a096:	fa02 f606 	lsl.w	r6, r2, r6
 800a09a:	421e      	tst	r6, r3
 800a09c:	bf18      	it	ne
 800a09e:	4617      	movne	r7, r2
 800a0a0:	f047 0720 	orr.w	r7, r7, #32
 800a0a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a0a6:	601c      	str	r4, [r3, #0]
 800a0a8:	9b04      	ldr	r3, [sp, #16]
 800a0aa:	601d      	str	r5, [r3, #0]
 800a0ac:	e695      	b.n	8009dda <__gethex+0x12a>
 800a0ae:	4299      	cmp	r1, r3
 800a0b0:	f843 cc04 	str.w	ip, [r3, #-4]
 800a0b4:	d8d8      	bhi.n	800a068 <__gethex+0x3b8>
 800a0b6:	68a3      	ldr	r3, [r4, #8]
 800a0b8:	459b      	cmp	fp, r3
 800a0ba:	db19      	blt.n	800a0f0 <__gethex+0x440>
 800a0bc:	6861      	ldr	r1, [r4, #4]
 800a0be:	ee18 0a10 	vmov	r0, s16
 800a0c2:	3101      	adds	r1, #1
 800a0c4:	f000 f9a4 	bl	800a410 <_Balloc>
 800a0c8:	4681      	mov	r9, r0
 800a0ca:	b918      	cbnz	r0, 800a0d4 <__gethex+0x424>
 800a0cc:	4b1a      	ldr	r3, [pc, #104]	; (800a138 <__gethex+0x488>)
 800a0ce:	4602      	mov	r2, r0
 800a0d0:	2184      	movs	r1, #132	; 0x84
 800a0d2:	e6a8      	b.n	8009e26 <__gethex+0x176>
 800a0d4:	6922      	ldr	r2, [r4, #16]
 800a0d6:	3202      	adds	r2, #2
 800a0d8:	f104 010c 	add.w	r1, r4, #12
 800a0dc:	0092      	lsls	r2, r2, #2
 800a0de:	300c      	adds	r0, #12
 800a0e0:	f000 f988 	bl	800a3f4 <memcpy>
 800a0e4:	4621      	mov	r1, r4
 800a0e6:	ee18 0a10 	vmov	r0, s16
 800a0ea:	f000 f9d1 	bl	800a490 <_Bfree>
 800a0ee:	464c      	mov	r4, r9
 800a0f0:	6923      	ldr	r3, [r4, #16]
 800a0f2:	1c5a      	adds	r2, r3, #1
 800a0f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a0f8:	6122      	str	r2, [r4, #16]
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	615a      	str	r2, [r3, #20]
 800a0fe:	e7bb      	b.n	800a078 <__gethex+0x3c8>
 800a100:	6922      	ldr	r2, [r4, #16]
 800a102:	455a      	cmp	r2, fp
 800a104:	dd0b      	ble.n	800a11e <__gethex+0x46e>
 800a106:	2101      	movs	r1, #1
 800a108:	4620      	mov	r0, r4
 800a10a:	f7ff fd6a 	bl	8009be2 <rshift>
 800a10e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a112:	3501      	adds	r5, #1
 800a114:	42ab      	cmp	r3, r5
 800a116:	f6ff aed0 	blt.w	8009eba <__gethex+0x20a>
 800a11a:	2701      	movs	r7, #1
 800a11c:	e7c0      	b.n	800a0a0 <__gethex+0x3f0>
 800a11e:	f016 061f 	ands.w	r6, r6, #31
 800a122:	d0fa      	beq.n	800a11a <__gethex+0x46a>
 800a124:	4453      	add	r3, sl
 800a126:	f1c6 0620 	rsb	r6, r6, #32
 800a12a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a12e:	f000 fa61 	bl	800a5f4 <__hi0bits>
 800a132:	42b0      	cmp	r0, r6
 800a134:	dbe7      	blt.n	800a106 <__gethex+0x456>
 800a136:	e7f0      	b.n	800a11a <__gethex+0x46a>
 800a138:	0800c840 	.word	0x0800c840

0800a13c <L_shift>:
 800a13c:	f1c2 0208 	rsb	r2, r2, #8
 800a140:	0092      	lsls	r2, r2, #2
 800a142:	b570      	push	{r4, r5, r6, lr}
 800a144:	f1c2 0620 	rsb	r6, r2, #32
 800a148:	6843      	ldr	r3, [r0, #4]
 800a14a:	6804      	ldr	r4, [r0, #0]
 800a14c:	fa03 f506 	lsl.w	r5, r3, r6
 800a150:	432c      	orrs	r4, r5
 800a152:	40d3      	lsrs	r3, r2
 800a154:	6004      	str	r4, [r0, #0]
 800a156:	f840 3f04 	str.w	r3, [r0, #4]!
 800a15a:	4288      	cmp	r0, r1
 800a15c:	d3f4      	bcc.n	800a148 <L_shift+0xc>
 800a15e:	bd70      	pop	{r4, r5, r6, pc}

0800a160 <__match>:
 800a160:	b530      	push	{r4, r5, lr}
 800a162:	6803      	ldr	r3, [r0, #0]
 800a164:	3301      	adds	r3, #1
 800a166:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a16a:	b914      	cbnz	r4, 800a172 <__match+0x12>
 800a16c:	6003      	str	r3, [r0, #0]
 800a16e:	2001      	movs	r0, #1
 800a170:	bd30      	pop	{r4, r5, pc}
 800a172:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a176:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a17a:	2d19      	cmp	r5, #25
 800a17c:	bf98      	it	ls
 800a17e:	3220      	addls	r2, #32
 800a180:	42a2      	cmp	r2, r4
 800a182:	d0f0      	beq.n	800a166 <__match+0x6>
 800a184:	2000      	movs	r0, #0
 800a186:	e7f3      	b.n	800a170 <__match+0x10>

0800a188 <__hexnan>:
 800a188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a18c:	680b      	ldr	r3, [r1, #0]
 800a18e:	115e      	asrs	r6, r3, #5
 800a190:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a194:	f013 031f 	ands.w	r3, r3, #31
 800a198:	b087      	sub	sp, #28
 800a19a:	bf18      	it	ne
 800a19c:	3604      	addne	r6, #4
 800a19e:	2500      	movs	r5, #0
 800a1a0:	1f37      	subs	r7, r6, #4
 800a1a2:	4690      	mov	r8, r2
 800a1a4:	6802      	ldr	r2, [r0, #0]
 800a1a6:	9301      	str	r3, [sp, #4]
 800a1a8:	4682      	mov	sl, r0
 800a1aa:	f846 5c04 	str.w	r5, [r6, #-4]
 800a1ae:	46b9      	mov	r9, r7
 800a1b0:	463c      	mov	r4, r7
 800a1b2:	9502      	str	r5, [sp, #8]
 800a1b4:	46ab      	mov	fp, r5
 800a1b6:	7851      	ldrb	r1, [r2, #1]
 800a1b8:	1c53      	adds	r3, r2, #1
 800a1ba:	9303      	str	r3, [sp, #12]
 800a1bc:	b341      	cbz	r1, 800a210 <__hexnan+0x88>
 800a1be:	4608      	mov	r0, r1
 800a1c0:	9205      	str	r2, [sp, #20]
 800a1c2:	9104      	str	r1, [sp, #16]
 800a1c4:	f7ff fd5f 	bl	8009c86 <__hexdig_fun>
 800a1c8:	2800      	cmp	r0, #0
 800a1ca:	d14f      	bne.n	800a26c <__hexnan+0xe4>
 800a1cc:	9904      	ldr	r1, [sp, #16]
 800a1ce:	9a05      	ldr	r2, [sp, #20]
 800a1d0:	2920      	cmp	r1, #32
 800a1d2:	d818      	bhi.n	800a206 <__hexnan+0x7e>
 800a1d4:	9b02      	ldr	r3, [sp, #8]
 800a1d6:	459b      	cmp	fp, r3
 800a1d8:	dd13      	ble.n	800a202 <__hexnan+0x7a>
 800a1da:	454c      	cmp	r4, r9
 800a1dc:	d206      	bcs.n	800a1ec <__hexnan+0x64>
 800a1de:	2d07      	cmp	r5, #7
 800a1e0:	dc04      	bgt.n	800a1ec <__hexnan+0x64>
 800a1e2:	462a      	mov	r2, r5
 800a1e4:	4649      	mov	r1, r9
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	f7ff ffa8 	bl	800a13c <L_shift>
 800a1ec:	4544      	cmp	r4, r8
 800a1ee:	d950      	bls.n	800a292 <__hexnan+0x10a>
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	f1a4 0904 	sub.w	r9, r4, #4
 800a1f6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1fa:	f8cd b008 	str.w	fp, [sp, #8]
 800a1fe:	464c      	mov	r4, r9
 800a200:	461d      	mov	r5, r3
 800a202:	9a03      	ldr	r2, [sp, #12]
 800a204:	e7d7      	b.n	800a1b6 <__hexnan+0x2e>
 800a206:	2929      	cmp	r1, #41	; 0x29
 800a208:	d156      	bne.n	800a2b8 <__hexnan+0x130>
 800a20a:	3202      	adds	r2, #2
 800a20c:	f8ca 2000 	str.w	r2, [sl]
 800a210:	f1bb 0f00 	cmp.w	fp, #0
 800a214:	d050      	beq.n	800a2b8 <__hexnan+0x130>
 800a216:	454c      	cmp	r4, r9
 800a218:	d206      	bcs.n	800a228 <__hexnan+0xa0>
 800a21a:	2d07      	cmp	r5, #7
 800a21c:	dc04      	bgt.n	800a228 <__hexnan+0xa0>
 800a21e:	462a      	mov	r2, r5
 800a220:	4649      	mov	r1, r9
 800a222:	4620      	mov	r0, r4
 800a224:	f7ff ff8a 	bl	800a13c <L_shift>
 800a228:	4544      	cmp	r4, r8
 800a22a:	d934      	bls.n	800a296 <__hexnan+0x10e>
 800a22c:	f1a8 0204 	sub.w	r2, r8, #4
 800a230:	4623      	mov	r3, r4
 800a232:	f853 1b04 	ldr.w	r1, [r3], #4
 800a236:	f842 1f04 	str.w	r1, [r2, #4]!
 800a23a:	429f      	cmp	r7, r3
 800a23c:	d2f9      	bcs.n	800a232 <__hexnan+0xaa>
 800a23e:	1b3b      	subs	r3, r7, r4
 800a240:	f023 0303 	bic.w	r3, r3, #3
 800a244:	3304      	adds	r3, #4
 800a246:	3401      	adds	r4, #1
 800a248:	3e03      	subs	r6, #3
 800a24a:	42b4      	cmp	r4, r6
 800a24c:	bf88      	it	hi
 800a24e:	2304      	movhi	r3, #4
 800a250:	4443      	add	r3, r8
 800a252:	2200      	movs	r2, #0
 800a254:	f843 2b04 	str.w	r2, [r3], #4
 800a258:	429f      	cmp	r7, r3
 800a25a:	d2fb      	bcs.n	800a254 <__hexnan+0xcc>
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	b91b      	cbnz	r3, 800a268 <__hexnan+0xe0>
 800a260:	4547      	cmp	r7, r8
 800a262:	d127      	bne.n	800a2b4 <__hexnan+0x12c>
 800a264:	2301      	movs	r3, #1
 800a266:	603b      	str	r3, [r7, #0]
 800a268:	2005      	movs	r0, #5
 800a26a:	e026      	b.n	800a2ba <__hexnan+0x132>
 800a26c:	3501      	adds	r5, #1
 800a26e:	2d08      	cmp	r5, #8
 800a270:	f10b 0b01 	add.w	fp, fp, #1
 800a274:	dd06      	ble.n	800a284 <__hexnan+0xfc>
 800a276:	4544      	cmp	r4, r8
 800a278:	d9c3      	bls.n	800a202 <__hexnan+0x7a>
 800a27a:	2300      	movs	r3, #0
 800a27c:	f844 3c04 	str.w	r3, [r4, #-4]
 800a280:	2501      	movs	r5, #1
 800a282:	3c04      	subs	r4, #4
 800a284:	6822      	ldr	r2, [r4, #0]
 800a286:	f000 000f 	and.w	r0, r0, #15
 800a28a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a28e:	6022      	str	r2, [r4, #0]
 800a290:	e7b7      	b.n	800a202 <__hexnan+0x7a>
 800a292:	2508      	movs	r5, #8
 800a294:	e7b5      	b.n	800a202 <__hexnan+0x7a>
 800a296:	9b01      	ldr	r3, [sp, #4]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d0df      	beq.n	800a25c <__hexnan+0xd4>
 800a29c:	f04f 32ff 	mov.w	r2, #4294967295
 800a2a0:	f1c3 0320 	rsb	r3, r3, #32
 800a2a4:	fa22 f303 	lsr.w	r3, r2, r3
 800a2a8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a2ac:	401a      	ands	r2, r3
 800a2ae:	f846 2c04 	str.w	r2, [r6, #-4]
 800a2b2:	e7d3      	b.n	800a25c <__hexnan+0xd4>
 800a2b4:	3f04      	subs	r7, #4
 800a2b6:	e7d1      	b.n	800a25c <__hexnan+0xd4>
 800a2b8:	2004      	movs	r0, #4
 800a2ba:	b007      	add	sp, #28
 800a2bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a2c0 <_localeconv_r>:
 800a2c0:	4800      	ldr	r0, [pc, #0]	; (800a2c4 <_localeconv_r+0x4>)
 800a2c2:	4770      	bx	lr
 800a2c4:	20000198 	.word	0x20000198

0800a2c8 <__retarget_lock_init_recursive>:
 800a2c8:	4770      	bx	lr

0800a2ca <__retarget_lock_acquire_recursive>:
 800a2ca:	4770      	bx	lr

0800a2cc <__retarget_lock_release_recursive>:
 800a2cc:	4770      	bx	lr
	...

0800a2d0 <_lseek_r>:
 800a2d0:	b538      	push	{r3, r4, r5, lr}
 800a2d2:	4d07      	ldr	r5, [pc, #28]	; (800a2f0 <_lseek_r+0x20>)
 800a2d4:	4604      	mov	r4, r0
 800a2d6:	4608      	mov	r0, r1
 800a2d8:	4611      	mov	r1, r2
 800a2da:	2200      	movs	r2, #0
 800a2dc:	602a      	str	r2, [r5, #0]
 800a2de:	461a      	mov	r2, r3
 800a2e0:	f7f8 fbf6 	bl	8002ad0 <_lseek>
 800a2e4:	1c43      	adds	r3, r0, #1
 800a2e6:	d102      	bne.n	800a2ee <_lseek_r+0x1e>
 800a2e8:	682b      	ldr	r3, [r5, #0]
 800a2ea:	b103      	cbz	r3, 800a2ee <_lseek_r+0x1e>
 800a2ec:	6023      	str	r3, [r4, #0]
 800a2ee:	bd38      	pop	{r3, r4, r5, pc}
 800a2f0:	200009f4 	.word	0x200009f4

0800a2f4 <__swhatbuf_r>:
 800a2f4:	b570      	push	{r4, r5, r6, lr}
 800a2f6:	460e      	mov	r6, r1
 800a2f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2fc:	2900      	cmp	r1, #0
 800a2fe:	b096      	sub	sp, #88	; 0x58
 800a300:	4614      	mov	r4, r2
 800a302:	461d      	mov	r5, r3
 800a304:	da08      	bge.n	800a318 <__swhatbuf_r+0x24>
 800a306:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a30a:	2200      	movs	r2, #0
 800a30c:	602a      	str	r2, [r5, #0]
 800a30e:	061a      	lsls	r2, r3, #24
 800a310:	d410      	bmi.n	800a334 <__swhatbuf_r+0x40>
 800a312:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a316:	e00e      	b.n	800a336 <__swhatbuf_r+0x42>
 800a318:	466a      	mov	r2, sp
 800a31a:	f001 fda1 	bl	800be60 <_fstat_r>
 800a31e:	2800      	cmp	r0, #0
 800a320:	dbf1      	blt.n	800a306 <__swhatbuf_r+0x12>
 800a322:	9a01      	ldr	r2, [sp, #4]
 800a324:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a328:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a32c:	425a      	negs	r2, r3
 800a32e:	415a      	adcs	r2, r3
 800a330:	602a      	str	r2, [r5, #0]
 800a332:	e7ee      	b.n	800a312 <__swhatbuf_r+0x1e>
 800a334:	2340      	movs	r3, #64	; 0x40
 800a336:	2000      	movs	r0, #0
 800a338:	6023      	str	r3, [r4, #0]
 800a33a:	b016      	add	sp, #88	; 0x58
 800a33c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a340 <__smakebuf_r>:
 800a340:	898b      	ldrh	r3, [r1, #12]
 800a342:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a344:	079d      	lsls	r5, r3, #30
 800a346:	4606      	mov	r6, r0
 800a348:	460c      	mov	r4, r1
 800a34a:	d507      	bpl.n	800a35c <__smakebuf_r+0x1c>
 800a34c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a350:	6023      	str	r3, [r4, #0]
 800a352:	6123      	str	r3, [r4, #16]
 800a354:	2301      	movs	r3, #1
 800a356:	6163      	str	r3, [r4, #20]
 800a358:	b002      	add	sp, #8
 800a35a:	bd70      	pop	{r4, r5, r6, pc}
 800a35c:	ab01      	add	r3, sp, #4
 800a35e:	466a      	mov	r2, sp
 800a360:	f7ff ffc8 	bl	800a2f4 <__swhatbuf_r>
 800a364:	9900      	ldr	r1, [sp, #0]
 800a366:	4605      	mov	r5, r0
 800a368:	4630      	mov	r0, r6
 800a36a:	f000 fd95 	bl	800ae98 <_malloc_r>
 800a36e:	b948      	cbnz	r0, 800a384 <__smakebuf_r+0x44>
 800a370:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a374:	059a      	lsls	r2, r3, #22
 800a376:	d4ef      	bmi.n	800a358 <__smakebuf_r+0x18>
 800a378:	f023 0303 	bic.w	r3, r3, #3
 800a37c:	f043 0302 	orr.w	r3, r3, #2
 800a380:	81a3      	strh	r3, [r4, #12]
 800a382:	e7e3      	b.n	800a34c <__smakebuf_r+0xc>
 800a384:	4b0d      	ldr	r3, [pc, #52]	; (800a3bc <__smakebuf_r+0x7c>)
 800a386:	62b3      	str	r3, [r6, #40]	; 0x28
 800a388:	89a3      	ldrh	r3, [r4, #12]
 800a38a:	6020      	str	r0, [r4, #0]
 800a38c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a390:	81a3      	strh	r3, [r4, #12]
 800a392:	9b00      	ldr	r3, [sp, #0]
 800a394:	6163      	str	r3, [r4, #20]
 800a396:	9b01      	ldr	r3, [sp, #4]
 800a398:	6120      	str	r0, [r4, #16]
 800a39a:	b15b      	cbz	r3, 800a3b4 <__smakebuf_r+0x74>
 800a39c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3a0:	4630      	mov	r0, r6
 800a3a2:	f001 fd6f 	bl	800be84 <_isatty_r>
 800a3a6:	b128      	cbz	r0, 800a3b4 <__smakebuf_r+0x74>
 800a3a8:	89a3      	ldrh	r3, [r4, #12]
 800a3aa:	f023 0303 	bic.w	r3, r3, #3
 800a3ae:	f043 0301 	orr.w	r3, r3, #1
 800a3b2:	81a3      	strh	r3, [r4, #12]
 800a3b4:	89a0      	ldrh	r0, [r4, #12]
 800a3b6:	4305      	orrs	r5, r0
 800a3b8:	81a5      	strh	r5, [r4, #12]
 800a3ba:	e7cd      	b.n	800a358 <__smakebuf_r+0x18>
 800a3bc:	08009a41 	.word	0x08009a41

0800a3c0 <malloc>:
 800a3c0:	4b02      	ldr	r3, [pc, #8]	; (800a3cc <malloc+0xc>)
 800a3c2:	4601      	mov	r1, r0
 800a3c4:	6818      	ldr	r0, [r3, #0]
 800a3c6:	f000 bd67 	b.w	800ae98 <_malloc_r>
 800a3ca:	bf00      	nop
 800a3cc:	20000040 	.word	0x20000040

0800a3d0 <__ascii_mbtowc>:
 800a3d0:	b082      	sub	sp, #8
 800a3d2:	b901      	cbnz	r1, 800a3d6 <__ascii_mbtowc+0x6>
 800a3d4:	a901      	add	r1, sp, #4
 800a3d6:	b142      	cbz	r2, 800a3ea <__ascii_mbtowc+0x1a>
 800a3d8:	b14b      	cbz	r3, 800a3ee <__ascii_mbtowc+0x1e>
 800a3da:	7813      	ldrb	r3, [r2, #0]
 800a3dc:	600b      	str	r3, [r1, #0]
 800a3de:	7812      	ldrb	r2, [r2, #0]
 800a3e0:	1e10      	subs	r0, r2, #0
 800a3e2:	bf18      	it	ne
 800a3e4:	2001      	movne	r0, #1
 800a3e6:	b002      	add	sp, #8
 800a3e8:	4770      	bx	lr
 800a3ea:	4610      	mov	r0, r2
 800a3ec:	e7fb      	b.n	800a3e6 <__ascii_mbtowc+0x16>
 800a3ee:	f06f 0001 	mvn.w	r0, #1
 800a3f2:	e7f8      	b.n	800a3e6 <__ascii_mbtowc+0x16>

0800a3f4 <memcpy>:
 800a3f4:	440a      	add	r2, r1
 800a3f6:	4291      	cmp	r1, r2
 800a3f8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3fc:	d100      	bne.n	800a400 <memcpy+0xc>
 800a3fe:	4770      	bx	lr
 800a400:	b510      	push	{r4, lr}
 800a402:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a406:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a40a:	4291      	cmp	r1, r2
 800a40c:	d1f9      	bne.n	800a402 <memcpy+0xe>
 800a40e:	bd10      	pop	{r4, pc}

0800a410 <_Balloc>:
 800a410:	b570      	push	{r4, r5, r6, lr}
 800a412:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a414:	4604      	mov	r4, r0
 800a416:	460d      	mov	r5, r1
 800a418:	b976      	cbnz	r6, 800a438 <_Balloc+0x28>
 800a41a:	2010      	movs	r0, #16
 800a41c:	f7ff ffd0 	bl	800a3c0 <malloc>
 800a420:	4602      	mov	r2, r0
 800a422:	6260      	str	r0, [r4, #36]	; 0x24
 800a424:	b920      	cbnz	r0, 800a430 <_Balloc+0x20>
 800a426:	4b18      	ldr	r3, [pc, #96]	; (800a488 <_Balloc+0x78>)
 800a428:	4818      	ldr	r0, [pc, #96]	; (800a48c <_Balloc+0x7c>)
 800a42a:	2166      	movs	r1, #102	; 0x66
 800a42c:	f001 fce8 	bl	800be00 <__assert_func>
 800a430:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a434:	6006      	str	r6, [r0, #0]
 800a436:	60c6      	str	r6, [r0, #12]
 800a438:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a43a:	68f3      	ldr	r3, [r6, #12]
 800a43c:	b183      	cbz	r3, 800a460 <_Balloc+0x50>
 800a43e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a440:	68db      	ldr	r3, [r3, #12]
 800a442:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a446:	b9b8      	cbnz	r0, 800a478 <_Balloc+0x68>
 800a448:	2101      	movs	r1, #1
 800a44a:	fa01 f605 	lsl.w	r6, r1, r5
 800a44e:	1d72      	adds	r2, r6, #5
 800a450:	0092      	lsls	r2, r2, #2
 800a452:	4620      	mov	r0, r4
 800a454:	f000 fc9d 	bl	800ad92 <_calloc_r>
 800a458:	b160      	cbz	r0, 800a474 <_Balloc+0x64>
 800a45a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a45e:	e00e      	b.n	800a47e <_Balloc+0x6e>
 800a460:	2221      	movs	r2, #33	; 0x21
 800a462:	2104      	movs	r1, #4
 800a464:	4620      	mov	r0, r4
 800a466:	f000 fc94 	bl	800ad92 <_calloc_r>
 800a46a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a46c:	60f0      	str	r0, [r6, #12]
 800a46e:	68db      	ldr	r3, [r3, #12]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d1e4      	bne.n	800a43e <_Balloc+0x2e>
 800a474:	2000      	movs	r0, #0
 800a476:	bd70      	pop	{r4, r5, r6, pc}
 800a478:	6802      	ldr	r2, [r0, #0]
 800a47a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a47e:	2300      	movs	r3, #0
 800a480:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a484:	e7f7      	b.n	800a476 <_Balloc+0x66>
 800a486:	bf00      	nop
 800a488:	0800c7ce 	.word	0x0800c7ce
 800a48c:	0800c930 	.word	0x0800c930

0800a490 <_Bfree>:
 800a490:	b570      	push	{r4, r5, r6, lr}
 800a492:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a494:	4605      	mov	r5, r0
 800a496:	460c      	mov	r4, r1
 800a498:	b976      	cbnz	r6, 800a4b8 <_Bfree+0x28>
 800a49a:	2010      	movs	r0, #16
 800a49c:	f7ff ff90 	bl	800a3c0 <malloc>
 800a4a0:	4602      	mov	r2, r0
 800a4a2:	6268      	str	r0, [r5, #36]	; 0x24
 800a4a4:	b920      	cbnz	r0, 800a4b0 <_Bfree+0x20>
 800a4a6:	4b09      	ldr	r3, [pc, #36]	; (800a4cc <_Bfree+0x3c>)
 800a4a8:	4809      	ldr	r0, [pc, #36]	; (800a4d0 <_Bfree+0x40>)
 800a4aa:	218a      	movs	r1, #138	; 0x8a
 800a4ac:	f001 fca8 	bl	800be00 <__assert_func>
 800a4b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4b4:	6006      	str	r6, [r0, #0]
 800a4b6:	60c6      	str	r6, [r0, #12]
 800a4b8:	b13c      	cbz	r4, 800a4ca <_Bfree+0x3a>
 800a4ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a4bc:	6862      	ldr	r2, [r4, #4]
 800a4be:	68db      	ldr	r3, [r3, #12]
 800a4c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a4c4:	6021      	str	r1, [r4, #0]
 800a4c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a4ca:	bd70      	pop	{r4, r5, r6, pc}
 800a4cc:	0800c7ce 	.word	0x0800c7ce
 800a4d0:	0800c930 	.word	0x0800c930

0800a4d4 <__multadd>:
 800a4d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4d8:	690d      	ldr	r5, [r1, #16]
 800a4da:	4607      	mov	r7, r0
 800a4dc:	460c      	mov	r4, r1
 800a4de:	461e      	mov	r6, r3
 800a4e0:	f101 0c14 	add.w	ip, r1, #20
 800a4e4:	2000      	movs	r0, #0
 800a4e6:	f8dc 3000 	ldr.w	r3, [ip]
 800a4ea:	b299      	uxth	r1, r3
 800a4ec:	fb02 6101 	mla	r1, r2, r1, r6
 800a4f0:	0c1e      	lsrs	r6, r3, #16
 800a4f2:	0c0b      	lsrs	r3, r1, #16
 800a4f4:	fb02 3306 	mla	r3, r2, r6, r3
 800a4f8:	b289      	uxth	r1, r1
 800a4fa:	3001      	adds	r0, #1
 800a4fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a500:	4285      	cmp	r5, r0
 800a502:	f84c 1b04 	str.w	r1, [ip], #4
 800a506:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a50a:	dcec      	bgt.n	800a4e6 <__multadd+0x12>
 800a50c:	b30e      	cbz	r6, 800a552 <__multadd+0x7e>
 800a50e:	68a3      	ldr	r3, [r4, #8]
 800a510:	42ab      	cmp	r3, r5
 800a512:	dc19      	bgt.n	800a548 <__multadd+0x74>
 800a514:	6861      	ldr	r1, [r4, #4]
 800a516:	4638      	mov	r0, r7
 800a518:	3101      	adds	r1, #1
 800a51a:	f7ff ff79 	bl	800a410 <_Balloc>
 800a51e:	4680      	mov	r8, r0
 800a520:	b928      	cbnz	r0, 800a52e <__multadd+0x5a>
 800a522:	4602      	mov	r2, r0
 800a524:	4b0c      	ldr	r3, [pc, #48]	; (800a558 <__multadd+0x84>)
 800a526:	480d      	ldr	r0, [pc, #52]	; (800a55c <__multadd+0x88>)
 800a528:	21b5      	movs	r1, #181	; 0xb5
 800a52a:	f001 fc69 	bl	800be00 <__assert_func>
 800a52e:	6922      	ldr	r2, [r4, #16]
 800a530:	3202      	adds	r2, #2
 800a532:	f104 010c 	add.w	r1, r4, #12
 800a536:	0092      	lsls	r2, r2, #2
 800a538:	300c      	adds	r0, #12
 800a53a:	f7ff ff5b 	bl	800a3f4 <memcpy>
 800a53e:	4621      	mov	r1, r4
 800a540:	4638      	mov	r0, r7
 800a542:	f7ff ffa5 	bl	800a490 <_Bfree>
 800a546:	4644      	mov	r4, r8
 800a548:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a54c:	3501      	adds	r5, #1
 800a54e:	615e      	str	r6, [r3, #20]
 800a550:	6125      	str	r5, [r4, #16]
 800a552:	4620      	mov	r0, r4
 800a554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a558:	0800c840 	.word	0x0800c840
 800a55c:	0800c930 	.word	0x0800c930

0800a560 <__s2b>:
 800a560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a564:	460c      	mov	r4, r1
 800a566:	4615      	mov	r5, r2
 800a568:	461f      	mov	r7, r3
 800a56a:	2209      	movs	r2, #9
 800a56c:	3308      	adds	r3, #8
 800a56e:	4606      	mov	r6, r0
 800a570:	fb93 f3f2 	sdiv	r3, r3, r2
 800a574:	2100      	movs	r1, #0
 800a576:	2201      	movs	r2, #1
 800a578:	429a      	cmp	r2, r3
 800a57a:	db09      	blt.n	800a590 <__s2b+0x30>
 800a57c:	4630      	mov	r0, r6
 800a57e:	f7ff ff47 	bl	800a410 <_Balloc>
 800a582:	b940      	cbnz	r0, 800a596 <__s2b+0x36>
 800a584:	4602      	mov	r2, r0
 800a586:	4b19      	ldr	r3, [pc, #100]	; (800a5ec <__s2b+0x8c>)
 800a588:	4819      	ldr	r0, [pc, #100]	; (800a5f0 <__s2b+0x90>)
 800a58a:	21ce      	movs	r1, #206	; 0xce
 800a58c:	f001 fc38 	bl	800be00 <__assert_func>
 800a590:	0052      	lsls	r2, r2, #1
 800a592:	3101      	adds	r1, #1
 800a594:	e7f0      	b.n	800a578 <__s2b+0x18>
 800a596:	9b08      	ldr	r3, [sp, #32]
 800a598:	6143      	str	r3, [r0, #20]
 800a59a:	2d09      	cmp	r5, #9
 800a59c:	f04f 0301 	mov.w	r3, #1
 800a5a0:	6103      	str	r3, [r0, #16]
 800a5a2:	dd16      	ble.n	800a5d2 <__s2b+0x72>
 800a5a4:	f104 0909 	add.w	r9, r4, #9
 800a5a8:	46c8      	mov	r8, r9
 800a5aa:	442c      	add	r4, r5
 800a5ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a5b0:	4601      	mov	r1, r0
 800a5b2:	3b30      	subs	r3, #48	; 0x30
 800a5b4:	220a      	movs	r2, #10
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	f7ff ff8c 	bl	800a4d4 <__multadd>
 800a5bc:	45a0      	cmp	r8, r4
 800a5be:	d1f5      	bne.n	800a5ac <__s2b+0x4c>
 800a5c0:	f1a5 0408 	sub.w	r4, r5, #8
 800a5c4:	444c      	add	r4, r9
 800a5c6:	1b2d      	subs	r5, r5, r4
 800a5c8:	1963      	adds	r3, r4, r5
 800a5ca:	42bb      	cmp	r3, r7
 800a5cc:	db04      	blt.n	800a5d8 <__s2b+0x78>
 800a5ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5d2:	340a      	adds	r4, #10
 800a5d4:	2509      	movs	r5, #9
 800a5d6:	e7f6      	b.n	800a5c6 <__s2b+0x66>
 800a5d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a5dc:	4601      	mov	r1, r0
 800a5de:	3b30      	subs	r3, #48	; 0x30
 800a5e0:	220a      	movs	r2, #10
 800a5e2:	4630      	mov	r0, r6
 800a5e4:	f7ff ff76 	bl	800a4d4 <__multadd>
 800a5e8:	e7ee      	b.n	800a5c8 <__s2b+0x68>
 800a5ea:	bf00      	nop
 800a5ec:	0800c840 	.word	0x0800c840
 800a5f0:	0800c930 	.word	0x0800c930

0800a5f4 <__hi0bits>:
 800a5f4:	0c03      	lsrs	r3, r0, #16
 800a5f6:	041b      	lsls	r3, r3, #16
 800a5f8:	b9d3      	cbnz	r3, 800a630 <__hi0bits+0x3c>
 800a5fa:	0400      	lsls	r0, r0, #16
 800a5fc:	2310      	movs	r3, #16
 800a5fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a602:	bf04      	itt	eq
 800a604:	0200      	lsleq	r0, r0, #8
 800a606:	3308      	addeq	r3, #8
 800a608:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a60c:	bf04      	itt	eq
 800a60e:	0100      	lsleq	r0, r0, #4
 800a610:	3304      	addeq	r3, #4
 800a612:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a616:	bf04      	itt	eq
 800a618:	0080      	lsleq	r0, r0, #2
 800a61a:	3302      	addeq	r3, #2
 800a61c:	2800      	cmp	r0, #0
 800a61e:	db05      	blt.n	800a62c <__hi0bits+0x38>
 800a620:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a624:	f103 0301 	add.w	r3, r3, #1
 800a628:	bf08      	it	eq
 800a62a:	2320      	moveq	r3, #32
 800a62c:	4618      	mov	r0, r3
 800a62e:	4770      	bx	lr
 800a630:	2300      	movs	r3, #0
 800a632:	e7e4      	b.n	800a5fe <__hi0bits+0xa>

0800a634 <__lo0bits>:
 800a634:	6803      	ldr	r3, [r0, #0]
 800a636:	f013 0207 	ands.w	r2, r3, #7
 800a63a:	4601      	mov	r1, r0
 800a63c:	d00b      	beq.n	800a656 <__lo0bits+0x22>
 800a63e:	07da      	lsls	r2, r3, #31
 800a640:	d423      	bmi.n	800a68a <__lo0bits+0x56>
 800a642:	0798      	lsls	r0, r3, #30
 800a644:	bf49      	itett	mi
 800a646:	085b      	lsrmi	r3, r3, #1
 800a648:	089b      	lsrpl	r3, r3, #2
 800a64a:	2001      	movmi	r0, #1
 800a64c:	600b      	strmi	r3, [r1, #0]
 800a64e:	bf5c      	itt	pl
 800a650:	600b      	strpl	r3, [r1, #0]
 800a652:	2002      	movpl	r0, #2
 800a654:	4770      	bx	lr
 800a656:	b298      	uxth	r0, r3
 800a658:	b9a8      	cbnz	r0, 800a686 <__lo0bits+0x52>
 800a65a:	0c1b      	lsrs	r3, r3, #16
 800a65c:	2010      	movs	r0, #16
 800a65e:	b2da      	uxtb	r2, r3
 800a660:	b90a      	cbnz	r2, 800a666 <__lo0bits+0x32>
 800a662:	3008      	adds	r0, #8
 800a664:	0a1b      	lsrs	r3, r3, #8
 800a666:	071a      	lsls	r2, r3, #28
 800a668:	bf04      	itt	eq
 800a66a:	091b      	lsreq	r3, r3, #4
 800a66c:	3004      	addeq	r0, #4
 800a66e:	079a      	lsls	r2, r3, #30
 800a670:	bf04      	itt	eq
 800a672:	089b      	lsreq	r3, r3, #2
 800a674:	3002      	addeq	r0, #2
 800a676:	07da      	lsls	r2, r3, #31
 800a678:	d403      	bmi.n	800a682 <__lo0bits+0x4e>
 800a67a:	085b      	lsrs	r3, r3, #1
 800a67c:	f100 0001 	add.w	r0, r0, #1
 800a680:	d005      	beq.n	800a68e <__lo0bits+0x5a>
 800a682:	600b      	str	r3, [r1, #0]
 800a684:	4770      	bx	lr
 800a686:	4610      	mov	r0, r2
 800a688:	e7e9      	b.n	800a65e <__lo0bits+0x2a>
 800a68a:	2000      	movs	r0, #0
 800a68c:	4770      	bx	lr
 800a68e:	2020      	movs	r0, #32
 800a690:	4770      	bx	lr
	...

0800a694 <__i2b>:
 800a694:	b510      	push	{r4, lr}
 800a696:	460c      	mov	r4, r1
 800a698:	2101      	movs	r1, #1
 800a69a:	f7ff feb9 	bl	800a410 <_Balloc>
 800a69e:	4602      	mov	r2, r0
 800a6a0:	b928      	cbnz	r0, 800a6ae <__i2b+0x1a>
 800a6a2:	4b05      	ldr	r3, [pc, #20]	; (800a6b8 <__i2b+0x24>)
 800a6a4:	4805      	ldr	r0, [pc, #20]	; (800a6bc <__i2b+0x28>)
 800a6a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a6aa:	f001 fba9 	bl	800be00 <__assert_func>
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	6144      	str	r4, [r0, #20]
 800a6b2:	6103      	str	r3, [r0, #16]
 800a6b4:	bd10      	pop	{r4, pc}
 800a6b6:	bf00      	nop
 800a6b8:	0800c840 	.word	0x0800c840
 800a6bc:	0800c930 	.word	0x0800c930

0800a6c0 <__multiply>:
 800a6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c4:	4691      	mov	r9, r2
 800a6c6:	690a      	ldr	r2, [r1, #16]
 800a6c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	bfb8      	it	lt
 800a6d0:	460b      	movlt	r3, r1
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	bfbc      	itt	lt
 800a6d6:	464c      	movlt	r4, r9
 800a6d8:	4699      	movlt	r9, r3
 800a6da:	6927      	ldr	r7, [r4, #16]
 800a6dc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a6e0:	68a3      	ldr	r3, [r4, #8]
 800a6e2:	6861      	ldr	r1, [r4, #4]
 800a6e4:	eb07 060a 	add.w	r6, r7, sl
 800a6e8:	42b3      	cmp	r3, r6
 800a6ea:	b085      	sub	sp, #20
 800a6ec:	bfb8      	it	lt
 800a6ee:	3101      	addlt	r1, #1
 800a6f0:	f7ff fe8e 	bl	800a410 <_Balloc>
 800a6f4:	b930      	cbnz	r0, 800a704 <__multiply+0x44>
 800a6f6:	4602      	mov	r2, r0
 800a6f8:	4b44      	ldr	r3, [pc, #272]	; (800a80c <__multiply+0x14c>)
 800a6fa:	4845      	ldr	r0, [pc, #276]	; (800a810 <__multiply+0x150>)
 800a6fc:	f240 115d 	movw	r1, #349	; 0x15d
 800a700:	f001 fb7e 	bl	800be00 <__assert_func>
 800a704:	f100 0514 	add.w	r5, r0, #20
 800a708:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a70c:	462b      	mov	r3, r5
 800a70e:	2200      	movs	r2, #0
 800a710:	4543      	cmp	r3, r8
 800a712:	d321      	bcc.n	800a758 <__multiply+0x98>
 800a714:	f104 0314 	add.w	r3, r4, #20
 800a718:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a71c:	f109 0314 	add.w	r3, r9, #20
 800a720:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a724:	9202      	str	r2, [sp, #8]
 800a726:	1b3a      	subs	r2, r7, r4
 800a728:	3a15      	subs	r2, #21
 800a72a:	f022 0203 	bic.w	r2, r2, #3
 800a72e:	3204      	adds	r2, #4
 800a730:	f104 0115 	add.w	r1, r4, #21
 800a734:	428f      	cmp	r7, r1
 800a736:	bf38      	it	cc
 800a738:	2204      	movcc	r2, #4
 800a73a:	9201      	str	r2, [sp, #4]
 800a73c:	9a02      	ldr	r2, [sp, #8]
 800a73e:	9303      	str	r3, [sp, #12]
 800a740:	429a      	cmp	r2, r3
 800a742:	d80c      	bhi.n	800a75e <__multiply+0x9e>
 800a744:	2e00      	cmp	r6, #0
 800a746:	dd03      	ble.n	800a750 <__multiply+0x90>
 800a748:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d05a      	beq.n	800a806 <__multiply+0x146>
 800a750:	6106      	str	r6, [r0, #16]
 800a752:	b005      	add	sp, #20
 800a754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a758:	f843 2b04 	str.w	r2, [r3], #4
 800a75c:	e7d8      	b.n	800a710 <__multiply+0x50>
 800a75e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a762:	f1ba 0f00 	cmp.w	sl, #0
 800a766:	d024      	beq.n	800a7b2 <__multiply+0xf2>
 800a768:	f104 0e14 	add.w	lr, r4, #20
 800a76c:	46a9      	mov	r9, r5
 800a76e:	f04f 0c00 	mov.w	ip, #0
 800a772:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a776:	f8d9 1000 	ldr.w	r1, [r9]
 800a77a:	fa1f fb82 	uxth.w	fp, r2
 800a77e:	b289      	uxth	r1, r1
 800a780:	fb0a 110b 	mla	r1, sl, fp, r1
 800a784:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a788:	f8d9 2000 	ldr.w	r2, [r9]
 800a78c:	4461      	add	r1, ip
 800a78e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a792:	fb0a c20b 	mla	r2, sl, fp, ip
 800a796:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a79a:	b289      	uxth	r1, r1
 800a79c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a7a0:	4577      	cmp	r7, lr
 800a7a2:	f849 1b04 	str.w	r1, [r9], #4
 800a7a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a7aa:	d8e2      	bhi.n	800a772 <__multiply+0xb2>
 800a7ac:	9a01      	ldr	r2, [sp, #4]
 800a7ae:	f845 c002 	str.w	ip, [r5, r2]
 800a7b2:	9a03      	ldr	r2, [sp, #12]
 800a7b4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a7b8:	3304      	adds	r3, #4
 800a7ba:	f1b9 0f00 	cmp.w	r9, #0
 800a7be:	d020      	beq.n	800a802 <__multiply+0x142>
 800a7c0:	6829      	ldr	r1, [r5, #0]
 800a7c2:	f104 0c14 	add.w	ip, r4, #20
 800a7c6:	46ae      	mov	lr, r5
 800a7c8:	f04f 0a00 	mov.w	sl, #0
 800a7cc:	f8bc b000 	ldrh.w	fp, [ip]
 800a7d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a7d4:	fb09 220b 	mla	r2, r9, fp, r2
 800a7d8:	4492      	add	sl, r2
 800a7da:	b289      	uxth	r1, r1
 800a7dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a7e0:	f84e 1b04 	str.w	r1, [lr], #4
 800a7e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a7e8:	f8be 1000 	ldrh.w	r1, [lr]
 800a7ec:	0c12      	lsrs	r2, r2, #16
 800a7ee:	fb09 1102 	mla	r1, r9, r2, r1
 800a7f2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a7f6:	4567      	cmp	r7, ip
 800a7f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a7fc:	d8e6      	bhi.n	800a7cc <__multiply+0x10c>
 800a7fe:	9a01      	ldr	r2, [sp, #4]
 800a800:	50a9      	str	r1, [r5, r2]
 800a802:	3504      	adds	r5, #4
 800a804:	e79a      	b.n	800a73c <__multiply+0x7c>
 800a806:	3e01      	subs	r6, #1
 800a808:	e79c      	b.n	800a744 <__multiply+0x84>
 800a80a:	bf00      	nop
 800a80c:	0800c840 	.word	0x0800c840
 800a810:	0800c930 	.word	0x0800c930

0800a814 <__pow5mult>:
 800a814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a818:	4615      	mov	r5, r2
 800a81a:	f012 0203 	ands.w	r2, r2, #3
 800a81e:	4606      	mov	r6, r0
 800a820:	460f      	mov	r7, r1
 800a822:	d007      	beq.n	800a834 <__pow5mult+0x20>
 800a824:	4c25      	ldr	r4, [pc, #148]	; (800a8bc <__pow5mult+0xa8>)
 800a826:	3a01      	subs	r2, #1
 800a828:	2300      	movs	r3, #0
 800a82a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a82e:	f7ff fe51 	bl	800a4d4 <__multadd>
 800a832:	4607      	mov	r7, r0
 800a834:	10ad      	asrs	r5, r5, #2
 800a836:	d03d      	beq.n	800a8b4 <__pow5mult+0xa0>
 800a838:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a83a:	b97c      	cbnz	r4, 800a85c <__pow5mult+0x48>
 800a83c:	2010      	movs	r0, #16
 800a83e:	f7ff fdbf 	bl	800a3c0 <malloc>
 800a842:	4602      	mov	r2, r0
 800a844:	6270      	str	r0, [r6, #36]	; 0x24
 800a846:	b928      	cbnz	r0, 800a854 <__pow5mult+0x40>
 800a848:	4b1d      	ldr	r3, [pc, #116]	; (800a8c0 <__pow5mult+0xac>)
 800a84a:	481e      	ldr	r0, [pc, #120]	; (800a8c4 <__pow5mult+0xb0>)
 800a84c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a850:	f001 fad6 	bl	800be00 <__assert_func>
 800a854:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a858:	6004      	str	r4, [r0, #0]
 800a85a:	60c4      	str	r4, [r0, #12]
 800a85c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a860:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a864:	b94c      	cbnz	r4, 800a87a <__pow5mult+0x66>
 800a866:	f240 2171 	movw	r1, #625	; 0x271
 800a86a:	4630      	mov	r0, r6
 800a86c:	f7ff ff12 	bl	800a694 <__i2b>
 800a870:	2300      	movs	r3, #0
 800a872:	f8c8 0008 	str.w	r0, [r8, #8]
 800a876:	4604      	mov	r4, r0
 800a878:	6003      	str	r3, [r0, #0]
 800a87a:	f04f 0900 	mov.w	r9, #0
 800a87e:	07eb      	lsls	r3, r5, #31
 800a880:	d50a      	bpl.n	800a898 <__pow5mult+0x84>
 800a882:	4639      	mov	r1, r7
 800a884:	4622      	mov	r2, r4
 800a886:	4630      	mov	r0, r6
 800a888:	f7ff ff1a 	bl	800a6c0 <__multiply>
 800a88c:	4639      	mov	r1, r7
 800a88e:	4680      	mov	r8, r0
 800a890:	4630      	mov	r0, r6
 800a892:	f7ff fdfd 	bl	800a490 <_Bfree>
 800a896:	4647      	mov	r7, r8
 800a898:	106d      	asrs	r5, r5, #1
 800a89a:	d00b      	beq.n	800a8b4 <__pow5mult+0xa0>
 800a89c:	6820      	ldr	r0, [r4, #0]
 800a89e:	b938      	cbnz	r0, 800a8b0 <__pow5mult+0x9c>
 800a8a0:	4622      	mov	r2, r4
 800a8a2:	4621      	mov	r1, r4
 800a8a4:	4630      	mov	r0, r6
 800a8a6:	f7ff ff0b 	bl	800a6c0 <__multiply>
 800a8aa:	6020      	str	r0, [r4, #0]
 800a8ac:	f8c0 9000 	str.w	r9, [r0]
 800a8b0:	4604      	mov	r4, r0
 800a8b2:	e7e4      	b.n	800a87e <__pow5mult+0x6a>
 800a8b4:	4638      	mov	r0, r7
 800a8b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8ba:	bf00      	nop
 800a8bc:	0800ca80 	.word	0x0800ca80
 800a8c0:	0800c7ce 	.word	0x0800c7ce
 800a8c4:	0800c930 	.word	0x0800c930

0800a8c8 <__lshift>:
 800a8c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8cc:	460c      	mov	r4, r1
 800a8ce:	6849      	ldr	r1, [r1, #4]
 800a8d0:	6923      	ldr	r3, [r4, #16]
 800a8d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a8d6:	68a3      	ldr	r3, [r4, #8]
 800a8d8:	4607      	mov	r7, r0
 800a8da:	4691      	mov	r9, r2
 800a8dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a8e0:	f108 0601 	add.w	r6, r8, #1
 800a8e4:	42b3      	cmp	r3, r6
 800a8e6:	db0b      	blt.n	800a900 <__lshift+0x38>
 800a8e8:	4638      	mov	r0, r7
 800a8ea:	f7ff fd91 	bl	800a410 <_Balloc>
 800a8ee:	4605      	mov	r5, r0
 800a8f0:	b948      	cbnz	r0, 800a906 <__lshift+0x3e>
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	4b2a      	ldr	r3, [pc, #168]	; (800a9a0 <__lshift+0xd8>)
 800a8f6:	482b      	ldr	r0, [pc, #172]	; (800a9a4 <__lshift+0xdc>)
 800a8f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a8fc:	f001 fa80 	bl	800be00 <__assert_func>
 800a900:	3101      	adds	r1, #1
 800a902:	005b      	lsls	r3, r3, #1
 800a904:	e7ee      	b.n	800a8e4 <__lshift+0x1c>
 800a906:	2300      	movs	r3, #0
 800a908:	f100 0114 	add.w	r1, r0, #20
 800a90c:	f100 0210 	add.w	r2, r0, #16
 800a910:	4618      	mov	r0, r3
 800a912:	4553      	cmp	r3, sl
 800a914:	db37      	blt.n	800a986 <__lshift+0xbe>
 800a916:	6920      	ldr	r0, [r4, #16]
 800a918:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a91c:	f104 0314 	add.w	r3, r4, #20
 800a920:	f019 091f 	ands.w	r9, r9, #31
 800a924:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a928:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a92c:	d02f      	beq.n	800a98e <__lshift+0xc6>
 800a92e:	f1c9 0e20 	rsb	lr, r9, #32
 800a932:	468a      	mov	sl, r1
 800a934:	f04f 0c00 	mov.w	ip, #0
 800a938:	681a      	ldr	r2, [r3, #0]
 800a93a:	fa02 f209 	lsl.w	r2, r2, r9
 800a93e:	ea42 020c 	orr.w	r2, r2, ip
 800a942:	f84a 2b04 	str.w	r2, [sl], #4
 800a946:	f853 2b04 	ldr.w	r2, [r3], #4
 800a94a:	4298      	cmp	r0, r3
 800a94c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a950:	d8f2      	bhi.n	800a938 <__lshift+0x70>
 800a952:	1b03      	subs	r3, r0, r4
 800a954:	3b15      	subs	r3, #21
 800a956:	f023 0303 	bic.w	r3, r3, #3
 800a95a:	3304      	adds	r3, #4
 800a95c:	f104 0215 	add.w	r2, r4, #21
 800a960:	4290      	cmp	r0, r2
 800a962:	bf38      	it	cc
 800a964:	2304      	movcc	r3, #4
 800a966:	f841 c003 	str.w	ip, [r1, r3]
 800a96a:	f1bc 0f00 	cmp.w	ip, #0
 800a96e:	d001      	beq.n	800a974 <__lshift+0xac>
 800a970:	f108 0602 	add.w	r6, r8, #2
 800a974:	3e01      	subs	r6, #1
 800a976:	4638      	mov	r0, r7
 800a978:	612e      	str	r6, [r5, #16]
 800a97a:	4621      	mov	r1, r4
 800a97c:	f7ff fd88 	bl	800a490 <_Bfree>
 800a980:	4628      	mov	r0, r5
 800a982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a986:	f842 0f04 	str.w	r0, [r2, #4]!
 800a98a:	3301      	adds	r3, #1
 800a98c:	e7c1      	b.n	800a912 <__lshift+0x4a>
 800a98e:	3904      	subs	r1, #4
 800a990:	f853 2b04 	ldr.w	r2, [r3], #4
 800a994:	f841 2f04 	str.w	r2, [r1, #4]!
 800a998:	4298      	cmp	r0, r3
 800a99a:	d8f9      	bhi.n	800a990 <__lshift+0xc8>
 800a99c:	e7ea      	b.n	800a974 <__lshift+0xac>
 800a99e:	bf00      	nop
 800a9a0:	0800c840 	.word	0x0800c840
 800a9a4:	0800c930 	.word	0x0800c930

0800a9a8 <__mcmp>:
 800a9a8:	b530      	push	{r4, r5, lr}
 800a9aa:	6902      	ldr	r2, [r0, #16]
 800a9ac:	690c      	ldr	r4, [r1, #16]
 800a9ae:	1b12      	subs	r2, r2, r4
 800a9b0:	d10e      	bne.n	800a9d0 <__mcmp+0x28>
 800a9b2:	f100 0314 	add.w	r3, r0, #20
 800a9b6:	3114      	adds	r1, #20
 800a9b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a9bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a9c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a9c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a9c8:	42a5      	cmp	r5, r4
 800a9ca:	d003      	beq.n	800a9d4 <__mcmp+0x2c>
 800a9cc:	d305      	bcc.n	800a9da <__mcmp+0x32>
 800a9ce:	2201      	movs	r2, #1
 800a9d0:	4610      	mov	r0, r2
 800a9d2:	bd30      	pop	{r4, r5, pc}
 800a9d4:	4283      	cmp	r3, r0
 800a9d6:	d3f3      	bcc.n	800a9c0 <__mcmp+0x18>
 800a9d8:	e7fa      	b.n	800a9d0 <__mcmp+0x28>
 800a9da:	f04f 32ff 	mov.w	r2, #4294967295
 800a9de:	e7f7      	b.n	800a9d0 <__mcmp+0x28>

0800a9e0 <__mdiff>:
 800a9e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9e4:	460c      	mov	r4, r1
 800a9e6:	4606      	mov	r6, r0
 800a9e8:	4611      	mov	r1, r2
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	4690      	mov	r8, r2
 800a9ee:	f7ff ffdb 	bl	800a9a8 <__mcmp>
 800a9f2:	1e05      	subs	r5, r0, #0
 800a9f4:	d110      	bne.n	800aa18 <__mdiff+0x38>
 800a9f6:	4629      	mov	r1, r5
 800a9f8:	4630      	mov	r0, r6
 800a9fa:	f7ff fd09 	bl	800a410 <_Balloc>
 800a9fe:	b930      	cbnz	r0, 800aa0e <__mdiff+0x2e>
 800aa00:	4b3a      	ldr	r3, [pc, #232]	; (800aaec <__mdiff+0x10c>)
 800aa02:	4602      	mov	r2, r0
 800aa04:	f240 2132 	movw	r1, #562	; 0x232
 800aa08:	4839      	ldr	r0, [pc, #228]	; (800aaf0 <__mdiff+0x110>)
 800aa0a:	f001 f9f9 	bl	800be00 <__assert_func>
 800aa0e:	2301      	movs	r3, #1
 800aa10:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aa14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa18:	bfa4      	itt	ge
 800aa1a:	4643      	movge	r3, r8
 800aa1c:	46a0      	movge	r8, r4
 800aa1e:	4630      	mov	r0, r6
 800aa20:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800aa24:	bfa6      	itte	ge
 800aa26:	461c      	movge	r4, r3
 800aa28:	2500      	movge	r5, #0
 800aa2a:	2501      	movlt	r5, #1
 800aa2c:	f7ff fcf0 	bl	800a410 <_Balloc>
 800aa30:	b920      	cbnz	r0, 800aa3c <__mdiff+0x5c>
 800aa32:	4b2e      	ldr	r3, [pc, #184]	; (800aaec <__mdiff+0x10c>)
 800aa34:	4602      	mov	r2, r0
 800aa36:	f44f 7110 	mov.w	r1, #576	; 0x240
 800aa3a:	e7e5      	b.n	800aa08 <__mdiff+0x28>
 800aa3c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800aa40:	6926      	ldr	r6, [r4, #16]
 800aa42:	60c5      	str	r5, [r0, #12]
 800aa44:	f104 0914 	add.w	r9, r4, #20
 800aa48:	f108 0514 	add.w	r5, r8, #20
 800aa4c:	f100 0e14 	add.w	lr, r0, #20
 800aa50:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800aa54:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800aa58:	f108 0210 	add.w	r2, r8, #16
 800aa5c:	46f2      	mov	sl, lr
 800aa5e:	2100      	movs	r1, #0
 800aa60:	f859 3b04 	ldr.w	r3, [r9], #4
 800aa64:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800aa68:	fa1f f883 	uxth.w	r8, r3
 800aa6c:	fa11 f18b 	uxtah	r1, r1, fp
 800aa70:	0c1b      	lsrs	r3, r3, #16
 800aa72:	eba1 0808 	sub.w	r8, r1, r8
 800aa76:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800aa7a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800aa7e:	fa1f f888 	uxth.w	r8, r8
 800aa82:	1419      	asrs	r1, r3, #16
 800aa84:	454e      	cmp	r6, r9
 800aa86:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800aa8a:	f84a 3b04 	str.w	r3, [sl], #4
 800aa8e:	d8e7      	bhi.n	800aa60 <__mdiff+0x80>
 800aa90:	1b33      	subs	r3, r6, r4
 800aa92:	3b15      	subs	r3, #21
 800aa94:	f023 0303 	bic.w	r3, r3, #3
 800aa98:	3304      	adds	r3, #4
 800aa9a:	3415      	adds	r4, #21
 800aa9c:	42a6      	cmp	r6, r4
 800aa9e:	bf38      	it	cc
 800aaa0:	2304      	movcc	r3, #4
 800aaa2:	441d      	add	r5, r3
 800aaa4:	4473      	add	r3, lr
 800aaa6:	469e      	mov	lr, r3
 800aaa8:	462e      	mov	r6, r5
 800aaaa:	4566      	cmp	r6, ip
 800aaac:	d30e      	bcc.n	800aacc <__mdiff+0xec>
 800aaae:	f10c 0203 	add.w	r2, ip, #3
 800aab2:	1b52      	subs	r2, r2, r5
 800aab4:	f022 0203 	bic.w	r2, r2, #3
 800aab8:	3d03      	subs	r5, #3
 800aaba:	45ac      	cmp	ip, r5
 800aabc:	bf38      	it	cc
 800aabe:	2200      	movcc	r2, #0
 800aac0:	441a      	add	r2, r3
 800aac2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800aac6:	b17b      	cbz	r3, 800aae8 <__mdiff+0x108>
 800aac8:	6107      	str	r7, [r0, #16]
 800aaca:	e7a3      	b.n	800aa14 <__mdiff+0x34>
 800aacc:	f856 8b04 	ldr.w	r8, [r6], #4
 800aad0:	fa11 f288 	uxtah	r2, r1, r8
 800aad4:	1414      	asrs	r4, r2, #16
 800aad6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800aada:	b292      	uxth	r2, r2
 800aadc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800aae0:	f84e 2b04 	str.w	r2, [lr], #4
 800aae4:	1421      	asrs	r1, r4, #16
 800aae6:	e7e0      	b.n	800aaaa <__mdiff+0xca>
 800aae8:	3f01      	subs	r7, #1
 800aaea:	e7ea      	b.n	800aac2 <__mdiff+0xe2>
 800aaec:	0800c840 	.word	0x0800c840
 800aaf0:	0800c930 	.word	0x0800c930

0800aaf4 <__ulp>:
 800aaf4:	b082      	sub	sp, #8
 800aaf6:	ed8d 0b00 	vstr	d0, [sp]
 800aafa:	9b01      	ldr	r3, [sp, #4]
 800aafc:	4912      	ldr	r1, [pc, #72]	; (800ab48 <__ulp+0x54>)
 800aafe:	4019      	ands	r1, r3
 800ab00:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ab04:	2900      	cmp	r1, #0
 800ab06:	dd05      	ble.n	800ab14 <__ulp+0x20>
 800ab08:	2200      	movs	r2, #0
 800ab0a:	460b      	mov	r3, r1
 800ab0c:	ec43 2b10 	vmov	d0, r2, r3
 800ab10:	b002      	add	sp, #8
 800ab12:	4770      	bx	lr
 800ab14:	4249      	negs	r1, r1
 800ab16:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ab1a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800ab1e:	f04f 0200 	mov.w	r2, #0
 800ab22:	f04f 0300 	mov.w	r3, #0
 800ab26:	da04      	bge.n	800ab32 <__ulp+0x3e>
 800ab28:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800ab2c:	fa41 f300 	asr.w	r3, r1, r0
 800ab30:	e7ec      	b.n	800ab0c <__ulp+0x18>
 800ab32:	f1a0 0114 	sub.w	r1, r0, #20
 800ab36:	291e      	cmp	r1, #30
 800ab38:	bfda      	itte	le
 800ab3a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800ab3e:	fa20 f101 	lsrle.w	r1, r0, r1
 800ab42:	2101      	movgt	r1, #1
 800ab44:	460a      	mov	r2, r1
 800ab46:	e7e1      	b.n	800ab0c <__ulp+0x18>
 800ab48:	7ff00000 	.word	0x7ff00000

0800ab4c <__b2d>:
 800ab4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab4e:	6905      	ldr	r5, [r0, #16]
 800ab50:	f100 0714 	add.w	r7, r0, #20
 800ab54:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ab58:	1f2e      	subs	r6, r5, #4
 800ab5a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ab5e:	4620      	mov	r0, r4
 800ab60:	f7ff fd48 	bl	800a5f4 <__hi0bits>
 800ab64:	f1c0 0320 	rsb	r3, r0, #32
 800ab68:	280a      	cmp	r0, #10
 800ab6a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800abe8 <__b2d+0x9c>
 800ab6e:	600b      	str	r3, [r1, #0]
 800ab70:	dc14      	bgt.n	800ab9c <__b2d+0x50>
 800ab72:	f1c0 0e0b 	rsb	lr, r0, #11
 800ab76:	fa24 f10e 	lsr.w	r1, r4, lr
 800ab7a:	42b7      	cmp	r7, r6
 800ab7c:	ea41 030c 	orr.w	r3, r1, ip
 800ab80:	bf34      	ite	cc
 800ab82:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ab86:	2100      	movcs	r1, #0
 800ab88:	3015      	adds	r0, #21
 800ab8a:	fa04 f000 	lsl.w	r0, r4, r0
 800ab8e:	fa21 f10e 	lsr.w	r1, r1, lr
 800ab92:	ea40 0201 	orr.w	r2, r0, r1
 800ab96:	ec43 2b10 	vmov	d0, r2, r3
 800ab9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab9c:	42b7      	cmp	r7, r6
 800ab9e:	bf3a      	itte	cc
 800aba0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aba4:	f1a5 0608 	subcc.w	r6, r5, #8
 800aba8:	2100      	movcs	r1, #0
 800abaa:	380b      	subs	r0, #11
 800abac:	d017      	beq.n	800abde <__b2d+0x92>
 800abae:	f1c0 0c20 	rsb	ip, r0, #32
 800abb2:	fa04 f500 	lsl.w	r5, r4, r0
 800abb6:	42be      	cmp	r6, r7
 800abb8:	fa21 f40c 	lsr.w	r4, r1, ip
 800abbc:	ea45 0504 	orr.w	r5, r5, r4
 800abc0:	bf8c      	ite	hi
 800abc2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800abc6:	2400      	movls	r4, #0
 800abc8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800abcc:	fa01 f000 	lsl.w	r0, r1, r0
 800abd0:	fa24 f40c 	lsr.w	r4, r4, ip
 800abd4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800abd8:	ea40 0204 	orr.w	r2, r0, r4
 800abdc:	e7db      	b.n	800ab96 <__b2d+0x4a>
 800abde:	ea44 030c 	orr.w	r3, r4, ip
 800abe2:	460a      	mov	r2, r1
 800abe4:	e7d7      	b.n	800ab96 <__b2d+0x4a>
 800abe6:	bf00      	nop
 800abe8:	3ff00000 	.word	0x3ff00000

0800abec <__d2b>:
 800abec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800abf0:	4689      	mov	r9, r1
 800abf2:	2101      	movs	r1, #1
 800abf4:	ec57 6b10 	vmov	r6, r7, d0
 800abf8:	4690      	mov	r8, r2
 800abfa:	f7ff fc09 	bl	800a410 <_Balloc>
 800abfe:	4604      	mov	r4, r0
 800ac00:	b930      	cbnz	r0, 800ac10 <__d2b+0x24>
 800ac02:	4602      	mov	r2, r0
 800ac04:	4b25      	ldr	r3, [pc, #148]	; (800ac9c <__d2b+0xb0>)
 800ac06:	4826      	ldr	r0, [pc, #152]	; (800aca0 <__d2b+0xb4>)
 800ac08:	f240 310a 	movw	r1, #778	; 0x30a
 800ac0c:	f001 f8f8 	bl	800be00 <__assert_func>
 800ac10:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ac14:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ac18:	bb35      	cbnz	r5, 800ac68 <__d2b+0x7c>
 800ac1a:	2e00      	cmp	r6, #0
 800ac1c:	9301      	str	r3, [sp, #4]
 800ac1e:	d028      	beq.n	800ac72 <__d2b+0x86>
 800ac20:	4668      	mov	r0, sp
 800ac22:	9600      	str	r6, [sp, #0]
 800ac24:	f7ff fd06 	bl	800a634 <__lo0bits>
 800ac28:	9900      	ldr	r1, [sp, #0]
 800ac2a:	b300      	cbz	r0, 800ac6e <__d2b+0x82>
 800ac2c:	9a01      	ldr	r2, [sp, #4]
 800ac2e:	f1c0 0320 	rsb	r3, r0, #32
 800ac32:	fa02 f303 	lsl.w	r3, r2, r3
 800ac36:	430b      	orrs	r3, r1
 800ac38:	40c2      	lsrs	r2, r0
 800ac3a:	6163      	str	r3, [r4, #20]
 800ac3c:	9201      	str	r2, [sp, #4]
 800ac3e:	9b01      	ldr	r3, [sp, #4]
 800ac40:	61a3      	str	r3, [r4, #24]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	bf14      	ite	ne
 800ac46:	2202      	movne	r2, #2
 800ac48:	2201      	moveq	r2, #1
 800ac4a:	6122      	str	r2, [r4, #16]
 800ac4c:	b1d5      	cbz	r5, 800ac84 <__d2b+0x98>
 800ac4e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ac52:	4405      	add	r5, r0
 800ac54:	f8c9 5000 	str.w	r5, [r9]
 800ac58:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ac5c:	f8c8 0000 	str.w	r0, [r8]
 800ac60:	4620      	mov	r0, r4
 800ac62:	b003      	add	sp, #12
 800ac64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ac68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ac6c:	e7d5      	b.n	800ac1a <__d2b+0x2e>
 800ac6e:	6161      	str	r1, [r4, #20]
 800ac70:	e7e5      	b.n	800ac3e <__d2b+0x52>
 800ac72:	a801      	add	r0, sp, #4
 800ac74:	f7ff fcde 	bl	800a634 <__lo0bits>
 800ac78:	9b01      	ldr	r3, [sp, #4]
 800ac7a:	6163      	str	r3, [r4, #20]
 800ac7c:	2201      	movs	r2, #1
 800ac7e:	6122      	str	r2, [r4, #16]
 800ac80:	3020      	adds	r0, #32
 800ac82:	e7e3      	b.n	800ac4c <__d2b+0x60>
 800ac84:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ac88:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ac8c:	f8c9 0000 	str.w	r0, [r9]
 800ac90:	6918      	ldr	r0, [r3, #16]
 800ac92:	f7ff fcaf 	bl	800a5f4 <__hi0bits>
 800ac96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ac9a:	e7df      	b.n	800ac5c <__d2b+0x70>
 800ac9c:	0800c840 	.word	0x0800c840
 800aca0:	0800c930 	.word	0x0800c930

0800aca4 <__ratio>:
 800aca4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca8:	4688      	mov	r8, r1
 800acaa:	4669      	mov	r1, sp
 800acac:	4681      	mov	r9, r0
 800acae:	f7ff ff4d 	bl	800ab4c <__b2d>
 800acb2:	a901      	add	r1, sp, #4
 800acb4:	4640      	mov	r0, r8
 800acb6:	ec55 4b10 	vmov	r4, r5, d0
 800acba:	f7ff ff47 	bl	800ab4c <__b2d>
 800acbe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800acc2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800acc6:	eba3 0c02 	sub.w	ip, r3, r2
 800acca:	e9dd 3200 	ldrd	r3, r2, [sp]
 800acce:	1a9b      	subs	r3, r3, r2
 800acd0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800acd4:	ec51 0b10 	vmov	r0, r1, d0
 800acd8:	2b00      	cmp	r3, #0
 800acda:	bfd6      	itet	le
 800acdc:	460a      	movle	r2, r1
 800acde:	462a      	movgt	r2, r5
 800ace0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ace4:	468b      	mov	fp, r1
 800ace6:	462f      	mov	r7, r5
 800ace8:	bfd4      	ite	le
 800acea:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800acee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800acf2:	4620      	mov	r0, r4
 800acf4:	ee10 2a10 	vmov	r2, s0
 800acf8:	465b      	mov	r3, fp
 800acfa:	4639      	mov	r1, r7
 800acfc:	f7f5 fda6 	bl	800084c <__aeabi_ddiv>
 800ad00:	ec41 0b10 	vmov	d0, r0, r1
 800ad04:	b003      	add	sp, #12
 800ad06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ad0a <__copybits>:
 800ad0a:	3901      	subs	r1, #1
 800ad0c:	b570      	push	{r4, r5, r6, lr}
 800ad0e:	1149      	asrs	r1, r1, #5
 800ad10:	6914      	ldr	r4, [r2, #16]
 800ad12:	3101      	adds	r1, #1
 800ad14:	f102 0314 	add.w	r3, r2, #20
 800ad18:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ad1c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ad20:	1f05      	subs	r5, r0, #4
 800ad22:	42a3      	cmp	r3, r4
 800ad24:	d30c      	bcc.n	800ad40 <__copybits+0x36>
 800ad26:	1aa3      	subs	r3, r4, r2
 800ad28:	3b11      	subs	r3, #17
 800ad2a:	f023 0303 	bic.w	r3, r3, #3
 800ad2e:	3211      	adds	r2, #17
 800ad30:	42a2      	cmp	r2, r4
 800ad32:	bf88      	it	hi
 800ad34:	2300      	movhi	r3, #0
 800ad36:	4418      	add	r0, r3
 800ad38:	2300      	movs	r3, #0
 800ad3a:	4288      	cmp	r0, r1
 800ad3c:	d305      	bcc.n	800ad4a <__copybits+0x40>
 800ad3e:	bd70      	pop	{r4, r5, r6, pc}
 800ad40:	f853 6b04 	ldr.w	r6, [r3], #4
 800ad44:	f845 6f04 	str.w	r6, [r5, #4]!
 800ad48:	e7eb      	b.n	800ad22 <__copybits+0x18>
 800ad4a:	f840 3b04 	str.w	r3, [r0], #4
 800ad4e:	e7f4      	b.n	800ad3a <__copybits+0x30>

0800ad50 <__any_on>:
 800ad50:	f100 0214 	add.w	r2, r0, #20
 800ad54:	6900      	ldr	r0, [r0, #16]
 800ad56:	114b      	asrs	r3, r1, #5
 800ad58:	4298      	cmp	r0, r3
 800ad5a:	b510      	push	{r4, lr}
 800ad5c:	db11      	blt.n	800ad82 <__any_on+0x32>
 800ad5e:	dd0a      	ble.n	800ad76 <__any_on+0x26>
 800ad60:	f011 011f 	ands.w	r1, r1, #31
 800ad64:	d007      	beq.n	800ad76 <__any_on+0x26>
 800ad66:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ad6a:	fa24 f001 	lsr.w	r0, r4, r1
 800ad6e:	fa00 f101 	lsl.w	r1, r0, r1
 800ad72:	428c      	cmp	r4, r1
 800ad74:	d10b      	bne.n	800ad8e <__any_on+0x3e>
 800ad76:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d803      	bhi.n	800ad86 <__any_on+0x36>
 800ad7e:	2000      	movs	r0, #0
 800ad80:	bd10      	pop	{r4, pc}
 800ad82:	4603      	mov	r3, r0
 800ad84:	e7f7      	b.n	800ad76 <__any_on+0x26>
 800ad86:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ad8a:	2900      	cmp	r1, #0
 800ad8c:	d0f5      	beq.n	800ad7a <__any_on+0x2a>
 800ad8e:	2001      	movs	r0, #1
 800ad90:	e7f6      	b.n	800ad80 <__any_on+0x30>

0800ad92 <_calloc_r>:
 800ad92:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad94:	fba1 2402 	umull	r2, r4, r1, r2
 800ad98:	b94c      	cbnz	r4, 800adae <_calloc_r+0x1c>
 800ad9a:	4611      	mov	r1, r2
 800ad9c:	9201      	str	r2, [sp, #4]
 800ad9e:	f000 f87b 	bl	800ae98 <_malloc_r>
 800ada2:	9a01      	ldr	r2, [sp, #4]
 800ada4:	4605      	mov	r5, r0
 800ada6:	b930      	cbnz	r0, 800adb6 <_calloc_r+0x24>
 800ada8:	4628      	mov	r0, r5
 800adaa:	b003      	add	sp, #12
 800adac:	bd30      	pop	{r4, r5, pc}
 800adae:	220c      	movs	r2, #12
 800adb0:	6002      	str	r2, [r0, #0]
 800adb2:	2500      	movs	r5, #0
 800adb4:	e7f8      	b.n	800ada8 <_calloc_r+0x16>
 800adb6:	4621      	mov	r1, r4
 800adb8:	f7fb ff78 	bl	8006cac <memset>
 800adbc:	e7f4      	b.n	800ada8 <_calloc_r+0x16>
	...

0800adc0 <_free_r>:
 800adc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800adc2:	2900      	cmp	r1, #0
 800adc4:	d044      	beq.n	800ae50 <_free_r+0x90>
 800adc6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adca:	9001      	str	r0, [sp, #4]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	f1a1 0404 	sub.w	r4, r1, #4
 800add2:	bfb8      	it	lt
 800add4:	18e4      	addlt	r4, r4, r3
 800add6:	f001 f87f 	bl	800bed8 <__malloc_lock>
 800adda:	4a1e      	ldr	r2, [pc, #120]	; (800ae54 <_free_r+0x94>)
 800addc:	9801      	ldr	r0, [sp, #4]
 800adde:	6813      	ldr	r3, [r2, #0]
 800ade0:	b933      	cbnz	r3, 800adf0 <_free_r+0x30>
 800ade2:	6063      	str	r3, [r4, #4]
 800ade4:	6014      	str	r4, [r2, #0]
 800ade6:	b003      	add	sp, #12
 800ade8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800adec:	f001 b87a 	b.w	800bee4 <__malloc_unlock>
 800adf0:	42a3      	cmp	r3, r4
 800adf2:	d908      	bls.n	800ae06 <_free_r+0x46>
 800adf4:	6825      	ldr	r5, [r4, #0]
 800adf6:	1961      	adds	r1, r4, r5
 800adf8:	428b      	cmp	r3, r1
 800adfa:	bf01      	itttt	eq
 800adfc:	6819      	ldreq	r1, [r3, #0]
 800adfe:	685b      	ldreq	r3, [r3, #4]
 800ae00:	1949      	addeq	r1, r1, r5
 800ae02:	6021      	streq	r1, [r4, #0]
 800ae04:	e7ed      	b.n	800ade2 <_free_r+0x22>
 800ae06:	461a      	mov	r2, r3
 800ae08:	685b      	ldr	r3, [r3, #4]
 800ae0a:	b10b      	cbz	r3, 800ae10 <_free_r+0x50>
 800ae0c:	42a3      	cmp	r3, r4
 800ae0e:	d9fa      	bls.n	800ae06 <_free_r+0x46>
 800ae10:	6811      	ldr	r1, [r2, #0]
 800ae12:	1855      	adds	r5, r2, r1
 800ae14:	42a5      	cmp	r5, r4
 800ae16:	d10b      	bne.n	800ae30 <_free_r+0x70>
 800ae18:	6824      	ldr	r4, [r4, #0]
 800ae1a:	4421      	add	r1, r4
 800ae1c:	1854      	adds	r4, r2, r1
 800ae1e:	42a3      	cmp	r3, r4
 800ae20:	6011      	str	r1, [r2, #0]
 800ae22:	d1e0      	bne.n	800ade6 <_free_r+0x26>
 800ae24:	681c      	ldr	r4, [r3, #0]
 800ae26:	685b      	ldr	r3, [r3, #4]
 800ae28:	6053      	str	r3, [r2, #4]
 800ae2a:	4421      	add	r1, r4
 800ae2c:	6011      	str	r1, [r2, #0]
 800ae2e:	e7da      	b.n	800ade6 <_free_r+0x26>
 800ae30:	d902      	bls.n	800ae38 <_free_r+0x78>
 800ae32:	230c      	movs	r3, #12
 800ae34:	6003      	str	r3, [r0, #0]
 800ae36:	e7d6      	b.n	800ade6 <_free_r+0x26>
 800ae38:	6825      	ldr	r5, [r4, #0]
 800ae3a:	1961      	adds	r1, r4, r5
 800ae3c:	428b      	cmp	r3, r1
 800ae3e:	bf04      	itt	eq
 800ae40:	6819      	ldreq	r1, [r3, #0]
 800ae42:	685b      	ldreq	r3, [r3, #4]
 800ae44:	6063      	str	r3, [r4, #4]
 800ae46:	bf04      	itt	eq
 800ae48:	1949      	addeq	r1, r1, r5
 800ae4a:	6021      	streq	r1, [r4, #0]
 800ae4c:	6054      	str	r4, [r2, #4]
 800ae4e:	e7ca      	b.n	800ade6 <_free_r+0x26>
 800ae50:	b003      	add	sp, #12
 800ae52:	bd30      	pop	{r4, r5, pc}
 800ae54:	200009ec 	.word	0x200009ec

0800ae58 <sbrk_aligned>:
 800ae58:	b570      	push	{r4, r5, r6, lr}
 800ae5a:	4e0e      	ldr	r6, [pc, #56]	; (800ae94 <sbrk_aligned+0x3c>)
 800ae5c:	460c      	mov	r4, r1
 800ae5e:	6831      	ldr	r1, [r6, #0]
 800ae60:	4605      	mov	r5, r0
 800ae62:	b911      	cbnz	r1, 800ae6a <sbrk_aligned+0x12>
 800ae64:	f000 fec8 	bl	800bbf8 <_sbrk_r>
 800ae68:	6030      	str	r0, [r6, #0]
 800ae6a:	4621      	mov	r1, r4
 800ae6c:	4628      	mov	r0, r5
 800ae6e:	f000 fec3 	bl	800bbf8 <_sbrk_r>
 800ae72:	1c43      	adds	r3, r0, #1
 800ae74:	d00a      	beq.n	800ae8c <sbrk_aligned+0x34>
 800ae76:	1cc4      	adds	r4, r0, #3
 800ae78:	f024 0403 	bic.w	r4, r4, #3
 800ae7c:	42a0      	cmp	r0, r4
 800ae7e:	d007      	beq.n	800ae90 <sbrk_aligned+0x38>
 800ae80:	1a21      	subs	r1, r4, r0
 800ae82:	4628      	mov	r0, r5
 800ae84:	f000 feb8 	bl	800bbf8 <_sbrk_r>
 800ae88:	3001      	adds	r0, #1
 800ae8a:	d101      	bne.n	800ae90 <sbrk_aligned+0x38>
 800ae8c:	f04f 34ff 	mov.w	r4, #4294967295
 800ae90:	4620      	mov	r0, r4
 800ae92:	bd70      	pop	{r4, r5, r6, pc}
 800ae94:	200009f0 	.word	0x200009f0

0800ae98 <_malloc_r>:
 800ae98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae9c:	1ccd      	adds	r5, r1, #3
 800ae9e:	f025 0503 	bic.w	r5, r5, #3
 800aea2:	3508      	adds	r5, #8
 800aea4:	2d0c      	cmp	r5, #12
 800aea6:	bf38      	it	cc
 800aea8:	250c      	movcc	r5, #12
 800aeaa:	2d00      	cmp	r5, #0
 800aeac:	4607      	mov	r7, r0
 800aeae:	db01      	blt.n	800aeb4 <_malloc_r+0x1c>
 800aeb0:	42a9      	cmp	r1, r5
 800aeb2:	d905      	bls.n	800aec0 <_malloc_r+0x28>
 800aeb4:	230c      	movs	r3, #12
 800aeb6:	603b      	str	r3, [r7, #0]
 800aeb8:	2600      	movs	r6, #0
 800aeba:	4630      	mov	r0, r6
 800aebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aec0:	4e2e      	ldr	r6, [pc, #184]	; (800af7c <_malloc_r+0xe4>)
 800aec2:	f001 f809 	bl	800bed8 <__malloc_lock>
 800aec6:	6833      	ldr	r3, [r6, #0]
 800aec8:	461c      	mov	r4, r3
 800aeca:	bb34      	cbnz	r4, 800af1a <_malloc_r+0x82>
 800aecc:	4629      	mov	r1, r5
 800aece:	4638      	mov	r0, r7
 800aed0:	f7ff ffc2 	bl	800ae58 <sbrk_aligned>
 800aed4:	1c43      	adds	r3, r0, #1
 800aed6:	4604      	mov	r4, r0
 800aed8:	d14d      	bne.n	800af76 <_malloc_r+0xde>
 800aeda:	6834      	ldr	r4, [r6, #0]
 800aedc:	4626      	mov	r6, r4
 800aede:	2e00      	cmp	r6, #0
 800aee0:	d140      	bne.n	800af64 <_malloc_r+0xcc>
 800aee2:	6823      	ldr	r3, [r4, #0]
 800aee4:	4631      	mov	r1, r6
 800aee6:	4638      	mov	r0, r7
 800aee8:	eb04 0803 	add.w	r8, r4, r3
 800aeec:	f000 fe84 	bl	800bbf8 <_sbrk_r>
 800aef0:	4580      	cmp	r8, r0
 800aef2:	d13a      	bne.n	800af6a <_malloc_r+0xd2>
 800aef4:	6821      	ldr	r1, [r4, #0]
 800aef6:	3503      	adds	r5, #3
 800aef8:	1a6d      	subs	r5, r5, r1
 800aefa:	f025 0503 	bic.w	r5, r5, #3
 800aefe:	3508      	adds	r5, #8
 800af00:	2d0c      	cmp	r5, #12
 800af02:	bf38      	it	cc
 800af04:	250c      	movcc	r5, #12
 800af06:	4629      	mov	r1, r5
 800af08:	4638      	mov	r0, r7
 800af0a:	f7ff ffa5 	bl	800ae58 <sbrk_aligned>
 800af0e:	3001      	adds	r0, #1
 800af10:	d02b      	beq.n	800af6a <_malloc_r+0xd2>
 800af12:	6823      	ldr	r3, [r4, #0]
 800af14:	442b      	add	r3, r5
 800af16:	6023      	str	r3, [r4, #0]
 800af18:	e00e      	b.n	800af38 <_malloc_r+0xa0>
 800af1a:	6822      	ldr	r2, [r4, #0]
 800af1c:	1b52      	subs	r2, r2, r5
 800af1e:	d41e      	bmi.n	800af5e <_malloc_r+0xc6>
 800af20:	2a0b      	cmp	r2, #11
 800af22:	d916      	bls.n	800af52 <_malloc_r+0xba>
 800af24:	1961      	adds	r1, r4, r5
 800af26:	42a3      	cmp	r3, r4
 800af28:	6025      	str	r5, [r4, #0]
 800af2a:	bf18      	it	ne
 800af2c:	6059      	strne	r1, [r3, #4]
 800af2e:	6863      	ldr	r3, [r4, #4]
 800af30:	bf08      	it	eq
 800af32:	6031      	streq	r1, [r6, #0]
 800af34:	5162      	str	r2, [r4, r5]
 800af36:	604b      	str	r3, [r1, #4]
 800af38:	4638      	mov	r0, r7
 800af3a:	f104 060b 	add.w	r6, r4, #11
 800af3e:	f000 ffd1 	bl	800bee4 <__malloc_unlock>
 800af42:	f026 0607 	bic.w	r6, r6, #7
 800af46:	1d23      	adds	r3, r4, #4
 800af48:	1af2      	subs	r2, r6, r3
 800af4a:	d0b6      	beq.n	800aeba <_malloc_r+0x22>
 800af4c:	1b9b      	subs	r3, r3, r6
 800af4e:	50a3      	str	r3, [r4, r2]
 800af50:	e7b3      	b.n	800aeba <_malloc_r+0x22>
 800af52:	6862      	ldr	r2, [r4, #4]
 800af54:	42a3      	cmp	r3, r4
 800af56:	bf0c      	ite	eq
 800af58:	6032      	streq	r2, [r6, #0]
 800af5a:	605a      	strne	r2, [r3, #4]
 800af5c:	e7ec      	b.n	800af38 <_malloc_r+0xa0>
 800af5e:	4623      	mov	r3, r4
 800af60:	6864      	ldr	r4, [r4, #4]
 800af62:	e7b2      	b.n	800aeca <_malloc_r+0x32>
 800af64:	4634      	mov	r4, r6
 800af66:	6876      	ldr	r6, [r6, #4]
 800af68:	e7b9      	b.n	800aede <_malloc_r+0x46>
 800af6a:	230c      	movs	r3, #12
 800af6c:	603b      	str	r3, [r7, #0]
 800af6e:	4638      	mov	r0, r7
 800af70:	f000 ffb8 	bl	800bee4 <__malloc_unlock>
 800af74:	e7a1      	b.n	800aeba <_malloc_r+0x22>
 800af76:	6025      	str	r5, [r4, #0]
 800af78:	e7de      	b.n	800af38 <_malloc_r+0xa0>
 800af7a:	bf00      	nop
 800af7c:	200009ec 	.word	0x200009ec

0800af80 <__ssputs_r>:
 800af80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af84:	688e      	ldr	r6, [r1, #8]
 800af86:	429e      	cmp	r6, r3
 800af88:	4682      	mov	sl, r0
 800af8a:	460c      	mov	r4, r1
 800af8c:	4690      	mov	r8, r2
 800af8e:	461f      	mov	r7, r3
 800af90:	d838      	bhi.n	800b004 <__ssputs_r+0x84>
 800af92:	898a      	ldrh	r2, [r1, #12]
 800af94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800af98:	d032      	beq.n	800b000 <__ssputs_r+0x80>
 800af9a:	6825      	ldr	r5, [r4, #0]
 800af9c:	6909      	ldr	r1, [r1, #16]
 800af9e:	eba5 0901 	sub.w	r9, r5, r1
 800afa2:	6965      	ldr	r5, [r4, #20]
 800afa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afa8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afac:	3301      	adds	r3, #1
 800afae:	444b      	add	r3, r9
 800afb0:	106d      	asrs	r5, r5, #1
 800afb2:	429d      	cmp	r5, r3
 800afb4:	bf38      	it	cc
 800afb6:	461d      	movcc	r5, r3
 800afb8:	0553      	lsls	r3, r2, #21
 800afba:	d531      	bpl.n	800b020 <__ssputs_r+0xa0>
 800afbc:	4629      	mov	r1, r5
 800afbe:	f7ff ff6b 	bl	800ae98 <_malloc_r>
 800afc2:	4606      	mov	r6, r0
 800afc4:	b950      	cbnz	r0, 800afdc <__ssputs_r+0x5c>
 800afc6:	230c      	movs	r3, #12
 800afc8:	f8ca 3000 	str.w	r3, [sl]
 800afcc:	89a3      	ldrh	r3, [r4, #12]
 800afce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afd2:	81a3      	strh	r3, [r4, #12]
 800afd4:	f04f 30ff 	mov.w	r0, #4294967295
 800afd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afdc:	6921      	ldr	r1, [r4, #16]
 800afde:	464a      	mov	r2, r9
 800afe0:	f7ff fa08 	bl	800a3f4 <memcpy>
 800afe4:	89a3      	ldrh	r3, [r4, #12]
 800afe6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800afea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afee:	81a3      	strh	r3, [r4, #12]
 800aff0:	6126      	str	r6, [r4, #16]
 800aff2:	6165      	str	r5, [r4, #20]
 800aff4:	444e      	add	r6, r9
 800aff6:	eba5 0509 	sub.w	r5, r5, r9
 800affa:	6026      	str	r6, [r4, #0]
 800affc:	60a5      	str	r5, [r4, #8]
 800affe:	463e      	mov	r6, r7
 800b000:	42be      	cmp	r6, r7
 800b002:	d900      	bls.n	800b006 <__ssputs_r+0x86>
 800b004:	463e      	mov	r6, r7
 800b006:	6820      	ldr	r0, [r4, #0]
 800b008:	4632      	mov	r2, r6
 800b00a:	4641      	mov	r1, r8
 800b00c:	f000 ff4a 	bl	800bea4 <memmove>
 800b010:	68a3      	ldr	r3, [r4, #8]
 800b012:	1b9b      	subs	r3, r3, r6
 800b014:	60a3      	str	r3, [r4, #8]
 800b016:	6823      	ldr	r3, [r4, #0]
 800b018:	4433      	add	r3, r6
 800b01a:	6023      	str	r3, [r4, #0]
 800b01c:	2000      	movs	r0, #0
 800b01e:	e7db      	b.n	800afd8 <__ssputs_r+0x58>
 800b020:	462a      	mov	r2, r5
 800b022:	f000 ff65 	bl	800bef0 <_realloc_r>
 800b026:	4606      	mov	r6, r0
 800b028:	2800      	cmp	r0, #0
 800b02a:	d1e1      	bne.n	800aff0 <__ssputs_r+0x70>
 800b02c:	6921      	ldr	r1, [r4, #16]
 800b02e:	4650      	mov	r0, sl
 800b030:	f7ff fec6 	bl	800adc0 <_free_r>
 800b034:	e7c7      	b.n	800afc6 <__ssputs_r+0x46>
	...

0800b038 <_svfiprintf_r>:
 800b038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b03c:	4698      	mov	r8, r3
 800b03e:	898b      	ldrh	r3, [r1, #12]
 800b040:	061b      	lsls	r3, r3, #24
 800b042:	b09d      	sub	sp, #116	; 0x74
 800b044:	4607      	mov	r7, r0
 800b046:	460d      	mov	r5, r1
 800b048:	4614      	mov	r4, r2
 800b04a:	d50e      	bpl.n	800b06a <_svfiprintf_r+0x32>
 800b04c:	690b      	ldr	r3, [r1, #16]
 800b04e:	b963      	cbnz	r3, 800b06a <_svfiprintf_r+0x32>
 800b050:	2140      	movs	r1, #64	; 0x40
 800b052:	f7ff ff21 	bl	800ae98 <_malloc_r>
 800b056:	6028      	str	r0, [r5, #0]
 800b058:	6128      	str	r0, [r5, #16]
 800b05a:	b920      	cbnz	r0, 800b066 <_svfiprintf_r+0x2e>
 800b05c:	230c      	movs	r3, #12
 800b05e:	603b      	str	r3, [r7, #0]
 800b060:	f04f 30ff 	mov.w	r0, #4294967295
 800b064:	e0d1      	b.n	800b20a <_svfiprintf_r+0x1d2>
 800b066:	2340      	movs	r3, #64	; 0x40
 800b068:	616b      	str	r3, [r5, #20]
 800b06a:	2300      	movs	r3, #0
 800b06c:	9309      	str	r3, [sp, #36]	; 0x24
 800b06e:	2320      	movs	r3, #32
 800b070:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b074:	f8cd 800c 	str.w	r8, [sp, #12]
 800b078:	2330      	movs	r3, #48	; 0x30
 800b07a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b224 <_svfiprintf_r+0x1ec>
 800b07e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b082:	f04f 0901 	mov.w	r9, #1
 800b086:	4623      	mov	r3, r4
 800b088:	469a      	mov	sl, r3
 800b08a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b08e:	b10a      	cbz	r2, 800b094 <_svfiprintf_r+0x5c>
 800b090:	2a25      	cmp	r2, #37	; 0x25
 800b092:	d1f9      	bne.n	800b088 <_svfiprintf_r+0x50>
 800b094:	ebba 0b04 	subs.w	fp, sl, r4
 800b098:	d00b      	beq.n	800b0b2 <_svfiprintf_r+0x7a>
 800b09a:	465b      	mov	r3, fp
 800b09c:	4622      	mov	r2, r4
 800b09e:	4629      	mov	r1, r5
 800b0a0:	4638      	mov	r0, r7
 800b0a2:	f7ff ff6d 	bl	800af80 <__ssputs_r>
 800b0a6:	3001      	adds	r0, #1
 800b0a8:	f000 80aa 	beq.w	800b200 <_svfiprintf_r+0x1c8>
 800b0ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0ae:	445a      	add	r2, fp
 800b0b0:	9209      	str	r2, [sp, #36]	; 0x24
 800b0b2:	f89a 3000 	ldrb.w	r3, [sl]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	f000 80a2 	beq.w	800b200 <_svfiprintf_r+0x1c8>
 800b0bc:	2300      	movs	r3, #0
 800b0be:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0c6:	f10a 0a01 	add.w	sl, sl, #1
 800b0ca:	9304      	str	r3, [sp, #16]
 800b0cc:	9307      	str	r3, [sp, #28]
 800b0ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b0d2:	931a      	str	r3, [sp, #104]	; 0x68
 800b0d4:	4654      	mov	r4, sl
 800b0d6:	2205      	movs	r2, #5
 800b0d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0dc:	4851      	ldr	r0, [pc, #324]	; (800b224 <_svfiprintf_r+0x1ec>)
 800b0de:	f7f5 f87f 	bl	80001e0 <memchr>
 800b0e2:	9a04      	ldr	r2, [sp, #16]
 800b0e4:	b9d8      	cbnz	r0, 800b11e <_svfiprintf_r+0xe6>
 800b0e6:	06d0      	lsls	r0, r2, #27
 800b0e8:	bf44      	itt	mi
 800b0ea:	2320      	movmi	r3, #32
 800b0ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0f0:	0711      	lsls	r1, r2, #28
 800b0f2:	bf44      	itt	mi
 800b0f4:	232b      	movmi	r3, #43	; 0x2b
 800b0f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0fa:	f89a 3000 	ldrb.w	r3, [sl]
 800b0fe:	2b2a      	cmp	r3, #42	; 0x2a
 800b100:	d015      	beq.n	800b12e <_svfiprintf_r+0xf6>
 800b102:	9a07      	ldr	r2, [sp, #28]
 800b104:	4654      	mov	r4, sl
 800b106:	2000      	movs	r0, #0
 800b108:	f04f 0c0a 	mov.w	ip, #10
 800b10c:	4621      	mov	r1, r4
 800b10e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b112:	3b30      	subs	r3, #48	; 0x30
 800b114:	2b09      	cmp	r3, #9
 800b116:	d94e      	bls.n	800b1b6 <_svfiprintf_r+0x17e>
 800b118:	b1b0      	cbz	r0, 800b148 <_svfiprintf_r+0x110>
 800b11a:	9207      	str	r2, [sp, #28]
 800b11c:	e014      	b.n	800b148 <_svfiprintf_r+0x110>
 800b11e:	eba0 0308 	sub.w	r3, r0, r8
 800b122:	fa09 f303 	lsl.w	r3, r9, r3
 800b126:	4313      	orrs	r3, r2
 800b128:	9304      	str	r3, [sp, #16]
 800b12a:	46a2      	mov	sl, r4
 800b12c:	e7d2      	b.n	800b0d4 <_svfiprintf_r+0x9c>
 800b12e:	9b03      	ldr	r3, [sp, #12]
 800b130:	1d19      	adds	r1, r3, #4
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	9103      	str	r1, [sp, #12]
 800b136:	2b00      	cmp	r3, #0
 800b138:	bfbb      	ittet	lt
 800b13a:	425b      	neglt	r3, r3
 800b13c:	f042 0202 	orrlt.w	r2, r2, #2
 800b140:	9307      	strge	r3, [sp, #28]
 800b142:	9307      	strlt	r3, [sp, #28]
 800b144:	bfb8      	it	lt
 800b146:	9204      	strlt	r2, [sp, #16]
 800b148:	7823      	ldrb	r3, [r4, #0]
 800b14a:	2b2e      	cmp	r3, #46	; 0x2e
 800b14c:	d10c      	bne.n	800b168 <_svfiprintf_r+0x130>
 800b14e:	7863      	ldrb	r3, [r4, #1]
 800b150:	2b2a      	cmp	r3, #42	; 0x2a
 800b152:	d135      	bne.n	800b1c0 <_svfiprintf_r+0x188>
 800b154:	9b03      	ldr	r3, [sp, #12]
 800b156:	1d1a      	adds	r2, r3, #4
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	9203      	str	r2, [sp, #12]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	bfb8      	it	lt
 800b160:	f04f 33ff 	movlt.w	r3, #4294967295
 800b164:	3402      	adds	r4, #2
 800b166:	9305      	str	r3, [sp, #20]
 800b168:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b234 <_svfiprintf_r+0x1fc>
 800b16c:	7821      	ldrb	r1, [r4, #0]
 800b16e:	2203      	movs	r2, #3
 800b170:	4650      	mov	r0, sl
 800b172:	f7f5 f835 	bl	80001e0 <memchr>
 800b176:	b140      	cbz	r0, 800b18a <_svfiprintf_r+0x152>
 800b178:	2340      	movs	r3, #64	; 0x40
 800b17a:	eba0 000a 	sub.w	r0, r0, sl
 800b17e:	fa03 f000 	lsl.w	r0, r3, r0
 800b182:	9b04      	ldr	r3, [sp, #16]
 800b184:	4303      	orrs	r3, r0
 800b186:	3401      	adds	r4, #1
 800b188:	9304      	str	r3, [sp, #16]
 800b18a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b18e:	4826      	ldr	r0, [pc, #152]	; (800b228 <_svfiprintf_r+0x1f0>)
 800b190:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b194:	2206      	movs	r2, #6
 800b196:	f7f5 f823 	bl	80001e0 <memchr>
 800b19a:	2800      	cmp	r0, #0
 800b19c:	d038      	beq.n	800b210 <_svfiprintf_r+0x1d8>
 800b19e:	4b23      	ldr	r3, [pc, #140]	; (800b22c <_svfiprintf_r+0x1f4>)
 800b1a0:	bb1b      	cbnz	r3, 800b1ea <_svfiprintf_r+0x1b2>
 800b1a2:	9b03      	ldr	r3, [sp, #12]
 800b1a4:	3307      	adds	r3, #7
 800b1a6:	f023 0307 	bic.w	r3, r3, #7
 800b1aa:	3308      	adds	r3, #8
 800b1ac:	9303      	str	r3, [sp, #12]
 800b1ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1b0:	4433      	add	r3, r6
 800b1b2:	9309      	str	r3, [sp, #36]	; 0x24
 800b1b4:	e767      	b.n	800b086 <_svfiprintf_r+0x4e>
 800b1b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1ba:	460c      	mov	r4, r1
 800b1bc:	2001      	movs	r0, #1
 800b1be:	e7a5      	b.n	800b10c <_svfiprintf_r+0xd4>
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	3401      	adds	r4, #1
 800b1c4:	9305      	str	r3, [sp, #20]
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	f04f 0c0a 	mov.w	ip, #10
 800b1cc:	4620      	mov	r0, r4
 800b1ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1d2:	3a30      	subs	r2, #48	; 0x30
 800b1d4:	2a09      	cmp	r2, #9
 800b1d6:	d903      	bls.n	800b1e0 <_svfiprintf_r+0x1a8>
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d0c5      	beq.n	800b168 <_svfiprintf_r+0x130>
 800b1dc:	9105      	str	r1, [sp, #20]
 800b1de:	e7c3      	b.n	800b168 <_svfiprintf_r+0x130>
 800b1e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1e4:	4604      	mov	r4, r0
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	e7f0      	b.n	800b1cc <_svfiprintf_r+0x194>
 800b1ea:	ab03      	add	r3, sp, #12
 800b1ec:	9300      	str	r3, [sp, #0]
 800b1ee:	462a      	mov	r2, r5
 800b1f0:	4b0f      	ldr	r3, [pc, #60]	; (800b230 <_svfiprintf_r+0x1f8>)
 800b1f2:	a904      	add	r1, sp, #16
 800b1f4:	4638      	mov	r0, r7
 800b1f6:	f7fb fe01 	bl	8006dfc <_printf_float>
 800b1fa:	1c42      	adds	r2, r0, #1
 800b1fc:	4606      	mov	r6, r0
 800b1fe:	d1d6      	bne.n	800b1ae <_svfiprintf_r+0x176>
 800b200:	89ab      	ldrh	r3, [r5, #12]
 800b202:	065b      	lsls	r3, r3, #25
 800b204:	f53f af2c 	bmi.w	800b060 <_svfiprintf_r+0x28>
 800b208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b20a:	b01d      	add	sp, #116	; 0x74
 800b20c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b210:	ab03      	add	r3, sp, #12
 800b212:	9300      	str	r3, [sp, #0]
 800b214:	462a      	mov	r2, r5
 800b216:	4b06      	ldr	r3, [pc, #24]	; (800b230 <_svfiprintf_r+0x1f8>)
 800b218:	a904      	add	r1, sp, #16
 800b21a:	4638      	mov	r0, r7
 800b21c:	f7fc f892 	bl	8007344 <_printf_i>
 800b220:	e7eb      	b.n	800b1fa <_svfiprintf_r+0x1c2>
 800b222:	bf00      	nop
 800b224:	0800ca8c 	.word	0x0800ca8c
 800b228:	0800ca96 	.word	0x0800ca96
 800b22c:	08006dfd 	.word	0x08006dfd
 800b230:	0800af81 	.word	0x0800af81
 800b234:	0800ca92 	.word	0x0800ca92

0800b238 <_sungetc_r>:
 800b238:	b538      	push	{r3, r4, r5, lr}
 800b23a:	1c4b      	adds	r3, r1, #1
 800b23c:	4614      	mov	r4, r2
 800b23e:	d103      	bne.n	800b248 <_sungetc_r+0x10>
 800b240:	f04f 35ff 	mov.w	r5, #4294967295
 800b244:	4628      	mov	r0, r5
 800b246:	bd38      	pop	{r3, r4, r5, pc}
 800b248:	8993      	ldrh	r3, [r2, #12]
 800b24a:	f023 0320 	bic.w	r3, r3, #32
 800b24e:	8193      	strh	r3, [r2, #12]
 800b250:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b252:	6852      	ldr	r2, [r2, #4]
 800b254:	b2cd      	uxtb	r5, r1
 800b256:	b18b      	cbz	r3, 800b27c <_sungetc_r+0x44>
 800b258:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800b25a:	4293      	cmp	r3, r2
 800b25c:	dd08      	ble.n	800b270 <_sungetc_r+0x38>
 800b25e:	6823      	ldr	r3, [r4, #0]
 800b260:	1e5a      	subs	r2, r3, #1
 800b262:	6022      	str	r2, [r4, #0]
 800b264:	f803 5c01 	strb.w	r5, [r3, #-1]
 800b268:	6863      	ldr	r3, [r4, #4]
 800b26a:	3301      	adds	r3, #1
 800b26c:	6063      	str	r3, [r4, #4]
 800b26e:	e7e9      	b.n	800b244 <_sungetc_r+0xc>
 800b270:	4621      	mov	r1, r4
 800b272:	f000 fd7d 	bl	800bd70 <__submore>
 800b276:	2800      	cmp	r0, #0
 800b278:	d0f1      	beq.n	800b25e <_sungetc_r+0x26>
 800b27a:	e7e1      	b.n	800b240 <_sungetc_r+0x8>
 800b27c:	6921      	ldr	r1, [r4, #16]
 800b27e:	6823      	ldr	r3, [r4, #0]
 800b280:	b151      	cbz	r1, 800b298 <_sungetc_r+0x60>
 800b282:	4299      	cmp	r1, r3
 800b284:	d208      	bcs.n	800b298 <_sungetc_r+0x60>
 800b286:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800b28a:	42a9      	cmp	r1, r5
 800b28c:	d104      	bne.n	800b298 <_sungetc_r+0x60>
 800b28e:	3b01      	subs	r3, #1
 800b290:	3201      	adds	r2, #1
 800b292:	6023      	str	r3, [r4, #0]
 800b294:	6062      	str	r2, [r4, #4]
 800b296:	e7d5      	b.n	800b244 <_sungetc_r+0xc>
 800b298:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800b29c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b2a0:	6363      	str	r3, [r4, #52]	; 0x34
 800b2a2:	2303      	movs	r3, #3
 800b2a4:	63a3      	str	r3, [r4, #56]	; 0x38
 800b2a6:	4623      	mov	r3, r4
 800b2a8:	f803 5f46 	strb.w	r5, [r3, #70]!
 800b2ac:	6023      	str	r3, [r4, #0]
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	e7dc      	b.n	800b26c <_sungetc_r+0x34>

0800b2b2 <__ssrefill_r>:
 800b2b2:	b510      	push	{r4, lr}
 800b2b4:	460c      	mov	r4, r1
 800b2b6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b2b8:	b169      	cbz	r1, 800b2d6 <__ssrefill_r+0x24>
 800b2ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b2be:	4299      	cmp	r1, r3
 800b2c0:	d001      	beq.n	800b2c6 <__ssrefill_r+0x14>
 800b2c2:	f7ff fd7d 	bl	800adc0 <_free_r>
 800b2c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b2c8:	6063      	str	r3, [r4, #4]
 800b2ca:	2000      	movs	r0, #0
 800b2cc:	6360      	str	r0, [r4, #52]	; 0x34
 800b2ce:	b113      	cbz	r3, 800b2d6 <__ssrefill_r+0x24>
 800b2d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b2d2:	6023      	str	r3, [r4, #0]
 800b2d4:	bd10      	pop	{r4, pc}
 800b2d6:	6923      	ldr	r3, [r4, #16]
 800b2d8:	6023      	str	r3, [r4, #0]
 800b2da:	2300      	movs	r3, #0
 800b2dc:	6063      	str	r3, [r4, #4]
 800b2de:	89a3      	ldrh	r3, [r4, #12]
 800b2e0:	f043 0320 	orr.w	r3, r3, #32
 800b2e4:	81a3      	strh	r3, [r4, #12]
 800b2e6:	f04f 30ff 	mov.w	r0, #4294967295
 800b2ea:	e7f3      	b.n	800b2d4 <__ssrefill_r+0x22>

0800b2ec <__ssvfiscanf_r>:
 800b2ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2f0:	460c      	mov	r4, r1
 800b2f2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800b2f6:	2100      	movs	r1, #0
 800b2f8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800b2fc:	49a6      	ldr	r1, [pc, #664]	; (800b598 <__ssvfiscanf_r+0x2ac>)
 800b2fe:	91a0      	str	r1, [sp, #640]	; 0x280
 800b300:	f10d 0804 	add.w	r8, sp, #4
 800b304:	49a5      	ldr	r1, [pc, #660]	; (800b59c <__ssvfiscanf_r+0x2b0>)
 800b306:	4fa6      	ldr	r7, [pc, #664]	; (800b5a0 <__ssvfiscanf_r+0x2b4>)
 800b308:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800b5a4 <__ssvfiscanf_r+0x2b8>
 800b30c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800b310:	4606      	mov	r6, r0
 800b312:	91a1      	str	r1, [sp, #644]	; 0x284
 800b314:	9300      	str	r3, [sp, #0]
 800b316:	7813      	ldrb	r3, [r2, #0]
 800b318:	2b00      	cmp	r3, #0
 800b31a:	f000 815a 	beq.w	800b5d2 <__ssvfiscanf_r+0x2e6>
 800b31e:	5dd9      	ldrb	r1, [r3, r7]
 800b320:	f011 0108 	ands.w	r1, r1, #8
 800b324:	f102 0501 	add.w	r5, r2, #1
 800b328:	d019      	beq.n	800b35e <__ssvfiscanf_r+0x72>
 800b32a:	6863      	ldr	r3, [r4, #4]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	dd0f      	ble.n	800b350 <__ssvfiscanf_r+0x64>
 800b330:	6823      	ldr	r3, [r4, #0]
 800b332:	781a      	ldrb	r2, [r3, #0]
 800b334:	5cba      	ldrb	r2, [r7, r2]
 800b336:	0712      	lsls	r2, r2, #28
 800b338:	d401      	bmi.n	800b33e <__ssvfiscanf_r+0x52>
 800b33a:	462a      	mov	r2, r5
 800b33c:	e7eb      	b.n	800b316 <__ssvfiscanf_r+0x2a>
 800b33e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b340:	3201      	adds	r2, #1
 800b342:	9245      	str	r2, [sp, #276]	; 0x114
 800b344:	6862      	ldr	r2, [r4, #4]
 800b346:	3301      	adds	r3, #1
 800b348:	3a01      	subs	r2, #1
 800b34a:	6062      	str	r2, [r4, #4]
 800b34c:	6023      	str	r3, [r4, #0]
 800b34e:	e7ec      	b.n	800b32a <__ssvfiscanf_r+0x3e>
 800b350:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b352:	4621      	mov	r1, r4
 800b354:	4630      	mov	r0, r6
 800b356:	4798      	blx	r3
 800b358:	2800      	cmp	r0, #0
 800b35a:	d0e9      	beq.n	800b330 <__ssvfiscanf_r+0x44>
 800b35c:	e7ed      	b.n	800b33a <__ssvfiscanf_r+0x4e>
 800b35e:	2b25      	cmp	r3, #37	; 0x25
 800b360:	d012      	beq.n	800b388 <__ssvfiscanf_r+0x9c>
 800b362:	469a      	mov	sl, r3
 800b364:	6863      	ldr	r3, [r4, #4]
 800b366:	2b00      	cmp	r3, #0
 800b368:	f340 8091 	ble.w	800b48e <__ssvfiscanf_r+0x1a2>
 800b36c:	6822      	ldr	r2, [r4, #0]
 800b36e:	7813      	ldrb	r3, [r2, #0]
 800b370:	4553      	cmp	r3, sl
 800b372:	f040 812e 	bne.w	800b5d2 <__ssvfiscanf_r+0x2e6>
 800b376:	6863      	ldr	r3, [r4, #4]
 800b378:	3b01      	subs	r3, #1
 800b37a:	6063      	str	r3, [r4, #4]
 800b37c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b37e:	3201      	adds	r2, #1
 800b380:	3301      	adds	r3, #1
 800b382:	6022      	str	r2, [r4, #0]
 800b384:	9345      	str	r3, [sp, #276]	; 0x114
 800b386:	e7d8      	b.n	800b33a <__ssvfiscanf_r+0x4e>
 800b388:	9141      	str	r1, [sp, #260]	; 0x104
 800b38a:	9143      	str	r1, [sp, #268]	; 0x10c
 800b38c:	7853      	ldrb	r3, [r2, #1]
 800b38e:	2b2a      	cmp	r3, #42	; 0x2a
 800b390:	bf02      	ittt	eq
 800b392:	2310      	moveq	r3, #16
 800b394:	1c95      	addeq	r5, r2, #2
 800b396:	9341      	streq	r3, [sp, #260]	; 0x104
 800b398:	220a      	movs	r2, #10
 800b39a:	46aa      	mov	sl, r5
 800b39c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800b3a0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800b3a4:	2b09      	cmp	r3, #9
 800b3a6:	d91d      	bls.n	800b3e4 <__ssvfiscanf_r+0xf8>
 800b3a8:	487e      	ldr	r0, [pc, #504]	; (800b5a4 <__ssvfiscanf_r+0x2b8>)
 800b3aa:	2203      	movs	r2, #3
 800b3ac:	f7f4 ff18 	bl	80001e0 <memchr>
 800b3b0:	b140      	cbz	r0, 800b3c4 <__ssvfiscanf_r+0xd8>
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	eba0 0009 	sub.w	r0, r0, r9
 800b3b8:	fa03 f000 	lsl.w	r0, r3, r0
 800b3bc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b3be:	4318      	orrs	r0, r3
 800b3c0:	9041      	str	r0, [sp, #260]	; 0x104
 800b3c2:	4655      	mov	r5, sl
 800b3c4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b3c8:	2b78      	cmp	r3, #120	; 0x78
 800b3ca:	d806      	bhi.n	800b3da <__ssvfiscanf_r+0xee>
 800b3cc:	2b57      	cmp	r3, #87	; 0x57
 800b3ce:	d810      	bhi.n	800b3f2 <__ssvfiscanf_r+0x106>
 800b3d0:	2b25      	cmp	r3, #37	; 0x25
 800b3d2:	d0c6      	beq.n	800b362 <__ssvfiscanf_r+0x76>
 800b3d4:	d856      	bhi.n	800b484 <__ssvfiscanf_r+0x198>
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d064      	beq.n	800b4a4 <__ssvfiscanf_r+0x1b8>
 800b3da:	2303      	movs	r3, #3
 800b3dc:	9347      	str	r3, [sp, #284]	; 0x11c
 800b3de:	230a      	movs	r3, #10
 800b3e0:	9342      	str	r3, [sp, #264]	; 0x108
 800b3e2:	e071      	b.n	800b4c8 <__ssvfiscanf_r+0x1dc>
 800b3e4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800b3e6:	fb02 1103 	mla	r1, r2, r3, r1
 800b3ea:	3930      	subs	r1, #48	; 0x30
 800b3ec:	9143      	str	r1, [sp, #268]	; 0x10c
 800b3ee:	4655      	mov	r5, sl
 800b3f0:	e7d3      	b.n	800b39a <__ssvfiscanf_r+0xae>
 800b3f2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800b3f6:	2a20      	cmp	r2, #32
 800b3f8:	d8ef      	bhi.n	800b3da <__ssvfiscanf_r+0xee>
 800b3fa:	a101      	add	r1, pc, #4	; (adr r1, 800b400 <__ssvfiscanf_r+0x114>)
 800b3fc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b400:	0800b4b3 	.word	0x0800b4b3
 800b404:	0800b3db 	.word	0x0800b3db
 800b408:	0800b3db 	.word	0x0800b3db
 800b40c:	0800b511 	.word	0x0800b511
 800b410:	0800b3db 	.word	0x0800b3db
 800b414:	0800b3db 	.word	0x0800b3db
 800b418:	0800b3db 	.word	0x0800b3db
 800b41c:	0800b3db 	.word	0x0800b3db
 800b420:	0800b3db 	.word	0x0800b3db
 800b424:	0800b3db 	.word	0x0800b3db
 800b428:	0800b3db 	.word	0x0800b3db
 800b42c:	0800b527 	.word	0x0800b527
 800b430:	0800b4fd 	.word	0x0800b4fd
 800b434:	0800b48b 	.word	0x0800b48b
 800b438:	0800b48b 	.word	0x0800b48b
 800b43c:	0800b48b 	.word	0x0800b48b
 800b440:	0800b3db 	.word	0x0800b3db
 800b444:	0800b501 	.word	0x0800b501
 800b448:	0800b3db 	.word	0x0800b3db
 800b44c:	0800b3db 	.word	0x0800b3db
 800b450:	0800b3db 	.word	0x0800b3db
 800b454:	0800b3db 	.word	0x0800b3db
 800b458:	0800b537 	.word	0x0800b537
 800b45c:	0800b509 	.word	0x0800b509
 800b460:	0800b4ab 	.word	0x0800b4ab
 800b464:	0800b3db 	.word	0x0800b3db
 800b468:	0800b3db 	.word	0x0800b3db
 800b46c:	0800b533 	.word	0x0800b533
 800b470:	0800b3db 	.word	0x0800b3db
 800b474:	0800b4fd 	.word	0x0800b4fd
 800b478:	0800b3db 	.word	0x0800b3db
 800b47c:	0800b3db 	.word	0x0800b3db
 800b480:	0800b4b3 	.word	0x0800b4b3
 800b484:	3b45      	subs	r3, #69	; 0x45
 800b486:	2b02      	cmp	r3, #2
 800b488:	d8a7      	bhi.n	800b3da <__ssvfiscanf_r+0xee>
 800b48a:	2305      	movs	r3, #5
 800b48c:	e01b      	b.n	800b4c6 <__ssvfiscanf_r+0x1da>
 800b48e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b490:	4621      	mov	r1, r4
 800b492:	4630      	mov	r0, r6
 800b494:	4798      	blx	r3
 800b496:	2800      	cmp	r0, #0
 800b498:	f43f af68 	beq.w	800b36c <__ssvfiscanf_r+0x80>
 800b49c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b49e:	2800      	cmp	r0, #0
 800b4a0:	f040 808d 	bne.w	800b5be <__ssvfiscanf_r+0x2d2>
 800b4a4:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a8:	e08f      	b.n	800b5ca <__ssvfiscanf_r+0x2de>
 800b4aa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b4ac:	f042 0220 	orr.w	r2, r2, #32
 800b4b0:	9241      	str	r2, [sp, #260]	; 0x104
 800b4b2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b4b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b4b8:	9241      	str	r2, [sp, #260]	; 0x104
 800b4ba:	2210      	movs	r2, #16
 800b4bc:	2b6f      	cmp	r3, #111	; 0x6f
 800b4be:	9242      	str	r2, [sp, #264]	; 0x108
 800b4c0:	bf34      	ite	cc
 800b4c2:	2303      	movcc	r3, #3
 800b4c4:	2304      	movcs	r3, #4
 800b4c6:	9347      	str	r3, [sp, #284]	; 0x11c
 800b4c8:	6863      	ldr	r3, [r4, #4]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	dd42      	ble.n	800b554 <__ssvfiscanf_r+0x268>
 800b4ce:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b4d0:	0659      	lsls	r1, r3, #25
 800b4d2:	d404      	bmi.n	800b4de <__ssvfiscanf_r+0x1f2>
 800b4d4:	6823      	ldr	r3, [r4, #0]
 800b4d6:	781a      	ldrb	r2, [r3, #0]
 800b4d8:	5cba      	ldrb	r2, [r7, r2]
 800b4da:	0712      	lsls	r2, r2, #28
 800b4dc:	d441      	bmi.n	800b562 <__ssvfiscanf_r+0x276>
 800b4de:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b4e0:	2b02      	cmp	r3, #2
 800b4e2:	dc50      	bgt.n	800b586 <__ssvfiscanf_r+0x29a>
 800b4e4:	466b      	mov	r3, sp
 800b4e6:	4622      	mov	r2, r4
 800b4e8:	a941      	add	r1, sp, #260	; 0x104
 800b4ea:	4630      	mov	r0, r6
 800b4ec:	f000 f9d0 	bl	800b890 <_scanf_chars>
 800b4f0:	2801      	cmp	r0, #1
 800b4f2:	d06e      	beq.n	800b5d2 <__ssvfiscanf_r+0x2e6>
 800b4f4:	2802      	cmp	r0, #2
 800b4f6:	f47f af20 	bne.w	800b33a <__ssvfiscanf_r+0x4e>
 800b4fa:	e7cf      	b.n	800b49c <__ssvfiscanf_r+0x1b0>
 800b4fc:	220a      	movs	r2, #10
 800b4fe:	e7dd      	b.n	800b4bc <__ssvfiscanf_r+0x1d0>
 800b500:	2300      	movs	r3, #0
 800b502:	9342      	str	r3, [sp, #264]	; 0x108
 800b504:	2303      	movs	r3, #3
 800b506:	e7de      	b.n	800b4c6 <__ssvfiscanf_r+0x1da>
 800b508:	2308      	movs	r3, #8
 800b50a:	9342      	str	r3, [sp, #264]	; 0x108
 800b50c:	2304      	movs	r3, #4
 800b50e:	e7da      	b.n	800b4c6 <__ssvfiscanf_r+0x1da>
 800b510:	4629      	mov	r1, r5
 800b512:	4640      	mov	r0, r8
 800b514:	f000 fb80 	bl	800bc18 <__sccl>
 800b518:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b51a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b51e:	9341      	str	r3, [sp, #260]	; 0x104
 800b520:	4605      	mov	r5, r0
 800b522:	2301      	movs	r3, #1
 800b524:	e7cf      	b.n	800b4c6 <__ssvfiscanf_r+0x1da>
 800b526:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b528:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b52c:	9341      	str	r3, [sp, #260]	; 0x104
 800b52e:	2300      	movs	r3, #0
 800b530:	e7c9      	b.n	800b4c6 <__ssvfiscanf_r+0x1da>
 800b532:	2302      	movs	r3, #2
 800b534:	e7c7      	b.n	800b4c6 <__ssvfiscanf_r+0x1da>
 800b536:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b538:	06c3      	lsls	r3, r0, #27
 800b53a:	f53f aefe 	bmi.w	800b33a <__ssvfiscanf_r+0x4e>
 800b53e:	9b00      	ldr	r3, [sp, #0]
 800b540:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b542:	1d19      	adds	r1, r3, #4
 800b544:	9100      	str	r1, [sp, #0]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	f010 0f01 	tst.w	r0, #1
 800b54c:	bf14      	ite	ne
 800b54e:	801a      	strhne	r2, [r3, #0]
 800b550:	601a      	streq	r2, [r3, #0]
 800b552:	e6f2      	b.n	800b33a <__ssvfiscanf_r+0x4e>
 800b554:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b556:	4621      	mov	r1, r4
 800b558:	4630      	mov	r0, r6
 800b55a:	4798      	blx	r3
 800b55c:	2800      	cmp	r0, #0
 800b55e:	d0b6      	beq.n	800b4ce <__ssvfiscanf_r+0x1e2>
 800b560:	e79c      	b.n	800b49c <__ssvfiscanf_r+0x1b0>
 800b562:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b564:	3201      	adds	r2, #1
 800b566:	9245      	str	r2, [sp, #276]	; 0x114
 800b568:	6862      	ldr	r2, [r4, #4]
 800b56a:	3a01      	subs	r2, #1
 800b56c:	2a00      	cmp	r2, #0
 800b56e:	6062      	str	r2, [r4, #4]
 800b570:	dd02      	ble.n	800b578 <__ssvfiscanf_r+0x28c>
 800b572:	3301      	adds	r3, #1
 800b574:	6023      	str	r3, [r4, #0]
 800b576:	e7ad      	b.n	800b4d4 <__ssvfiscanf_r+0x1e8>
 800b578:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b57a:	4621      	mov	r1, r4
 800b57c:	4630      	mov	r0, r6
 800b57e:	4798      	blx	r3
 800b580:	2800      	cmp	r0, #0
 800b582:	d0a7      	beq.n	800b4d4 <__ssvfiscanf_r+0x1e8>
 800b584:	e78a      	b.n	800b49c <__ssvfiscanf_r+0x1b0>
 800b586:	2b04      	cmp	r3, #4
 800b588:	dc0e      	bgt.n	800b5a8 <__ssvfiscanf_r+0x2bc>
 800b58a:	466b      	mov	r3, sp
 800b58c:	4622      	mov	r2, r4
 800b58e:	a941      	add	r1, sp, #260	; 0x104
 800b590:	4630      	mov	r0, r6
 800b592:	f000 f9d7 	bl	800b944 <_scanf_i>
 800b596:	e7ab      	b.n	800b4f0 <__ssvfiscanf_r+0x204>
 800b598:	0800b239 	.word	0x0800b239
 800b59c:	0800b2b3 	.word	0x0800b2b3
 800b5a0:	0800c6c1 	.word	0x0800c6c1
 800b5a4:	0800ca92 	.word	0x0800ca92
 800b5a8:	4b0b      	ldr	r3, [pc, #44]	; (800b5d8 <__ssvfiscanf_r+0x2ec>)
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	f43f aec5 	beq.w	800b33a <__ssvfiscanf_r+0x4e>
 800b5b0:	466b      	mov	r3, sp
 800b5b2:	4622      	mov	r2, r4
 800b5b4:	a941      	add	r1, sp, #260	; 0x104
 800b5b6:	4630      	mov	r0, r6
 800b5b8:	f7fb ffea 	bl	8007590 <_scanf_float>
 800b5bc:	e798      	b.n	800b4f0 <__ssvfiscanf_r+0x204>
 800b5be:	89a3      	ldrh	r3, [r4, #12]
 800b5c0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b5c4:	bf18      	it	ne
 800b5c6:	f04f 30ff 	movne.w	r0, #4294967295
 800b5ca:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800b5ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5d2:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b5d4:	e7f9      	b.n	800b5ca <__ssvfiscanf_r+0x2de>
 800b5d6:	bf00      	nop
 800b5d8:	08007591 	.word	0x08007591

0800b5dc <__sfputc_r>:
 800b5dc:	6893      	ldr	r3, [r2, #8]
 800b5de:	3b01      	subs	r3, #1
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	b410      	push	{r4}
 800b5e4:	6093      	str	r3, [r2, #8]
 800b5e6:	da08      	bge.n	800b5fa <__sfputc_r+0x1e>
 800b5e8:	6994      	ldr	r4, [r2, #24]
 800b5ea:	42a3      	cmp	r3, r4
 800b5ec:	db01      	blt.n	800b5f2 <__sfputc_r+0x16>
 800b5ee:	290a      	cmp	r1, #10
 800b5f0:	d103      	bne.n	800b5fa <__sfputc_r+0x1e>
 800b5f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5f6:	f7fd b9df 	b.w	80089b8 <__swbuf_r>
 800b5fa:	6813      	ldr	r3, [r2, #0]
 800b5fc:	1c58      	adds	r0, r3, #1
 800b5fe:	6010      	str	r0, [r2, #0]
 800b600:	7019      	strb	r1, [r3, #0]
 800b602:	4608      	mov	r0, r1
 800b604:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b608:	4770      	bx	lr

0800b60a <__sfputs_r>:
 800b60a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b60c:	4606      	mov	r6, r0
 800b60e:	460f      	mov	r7, r1
 800b610:	4614      	mov	r4, r2
 800b612:	18d5      	adds	r5, r2, r3
 800b614:	42ac      	cmp	r4, r5
 800b616:	d101      	bne.n	800b61c <__sfputs_r+0x12>
 800b618:	2000      	movs	r0, #0
 800b61a:	e007      	b.n	800b62c <__sfputs_r+0x22>
 800b61c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b620:	463a      	mov	r2, r7
 800b622:	4630      	mov	r0, r6
 800b624:	f7ff ffda 	bl	800b5dc <__sfputc_r>
 800b628:	1c43      	adds	r3, r0, #1
 800b62a:	d1f3      	bne.n	800b614 <__sfputs_r+0xa>
 800b62c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b630 <_vfiprintf_r>:
 800b630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b634:	460d      	mov	r5, r1
 800b636:	b09d      	sub	sp, #116	; 0x74
 800b638:	4614      	mov	r4, r2
 800b63a:	4698      	mov	r8, r3
 800b63c:	4606      	mov	r6, r0
 800b63e:	b118      	cbz	r0, 800b648 <_vfiprintf_r+0x18>
 800b640:	6983      	ldr	r3, [r0, #24]
 800b642:	b90b      	cbnz	r3, 800b648 <_vfiprintf_r+0x18>
 800b644:	f7fe fa30 	bl	8009aa8 <__sinit>
 800b648:	4b89      	ldr	r3, [pc, #548]	; (800b870 <_vfiprintf_r+0x240>)
 800b64a:	429d      	cmp	r5, r3
 800b64c:	d11b      	bne.n	800b686 <_vfiprintf_r+0x56>
 800b64e:	6875      	ldr	r5, [r6, #4]
 800b650:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b652:	07d9      	lsls	r1, r3, #31
 800b654:	d405      	bmi.n	800b662 <_vfiprintf_r+0x32>
 800b656:	89ab      	ldrh	r3, [r5, #12]
 800b658:	059a      	lsls	r2, r3, #22
 800b65a:	d402      	bmi.n	800b662 <_vfiprintf_r+0x32>
 800b65c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b65e:	f7fe fe34 	bl	800a2ca <__retarget_lock_acquire_recursive>
 800b662:	89ab      	ldrh	r3, [r5, #12]
 800b664:	071b      	lsls	r3, r3, #28
 800b666:	d501      	bpl.n	800b66c <_vfiprintf_r+0x3c>
 800b668:	692b      	ldr	r3, [r5, #16]
 800b66a:	b9eb      	cbnz	r3, 800b6a8 <_vfiprintf_r+0x78>
 800b66c:	4629      	mov	r1, r5
 800b66e:	4630      	mov	r0, r6
 800b670:	f7fd fa06 	bl	8008a80 <__swsetup_r>
 800b674:	b1c0      	cbz	r0, 800b6a8 <_vfiprintf_r+0x78>
 800b676:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b678:	07dc      	lsls	r4, r3, #31
 800b67a:	d50e      	bpl.n	800b69a <_vfiprintf_r+0x6a>
 800b67c:	f04f 30ff 	mov.w	r0, #4294967295
 800b680:	b01d      	add	sp, #116	; 0x74
 800b682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b686:	4b7b      	ldr	r3, [pc, #492]	; (800b874 <_vfiprintf_r+0x244>)
 800b688:	429d      	cmp	r5, r3
 800b68a:	d101      	bne.n	800b690 <_vfiprintf_r+0x60>
 800b68c:	68b5      	ldr	r5, [r6, #8]
 800b68e:	e7df      	b.n	800b650 <_vfiprintf_r+0x20>
 800b690:	4b79      	ldr	r3, [pc, #484]	; (800b878 <_vfiprintf_r+0x248>)
 800b692:	429d      	cmp	r5, r3
 800b694:	bf08      	it	eq
 800b696:	68f5      	ldreq	r5, [r6, #12]
 800b698:	e7da      	b.n	800b650 <_vfiprintf_r+0x20>
 800b69a:	89ab      	ldrh	r3, [r5, #12]
 800b69c:	0598      	lsls	r0, r3, #22
 800b69e:	d4ed      	bmi.n	800b67c <_vfiprintf_r+0x4c>
 800b6a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6a2:	f7fe fe13 	bl	800a2cc <__retarget_lock_release_recursive>
 800b6a6:	e7e9      	b.n	800b67c <_vfiprintf_r+0x4c>
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	9309      	str	r3, [sp, #36]	; 0x24
 800b6ac:	2320      	movs	r3, #32
 800b6ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b6b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6b6:	2330      	movs	r3, #48	; 0x30
 800b6b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b87c <_vfiprintf_r+0x24c>
 800b6bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b6c0:	f04f 0901 	mov.w	r9, #1
 800b6c4:	4623      	mov	r3, r4
 800b6c6:	469a      	mov	sl, r3
 800b6c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6cc:	b10a      	cbz	r2, 800b6d2 <_vfiprintf_r+0xa2>
 800b6ce:	2a25      	cmp	r2, #37	; 0x25
 800b6d0:	d1f9      	bne.n	800b6c6 <_vfiprintf_r+0x96>
 800b6d2:	ebba 0b04 	subs.w	fp, sl, r4
 800b6d6:	d00b      	beq.n	800b6f0 <_vfiprintf_r+0xc0>
 800b6d8:	465b      	mov	r3, fp
 800b6da:	4622      	mov	r2, r4
 800b6dc:	4629      	mov	r1, r5
 800b6de:	4630      	mov	r0, r6
 800b6e0:	f7ff ff93 	bl	800b60a <__sfputs_r>
 800b6e4:	3001      	adds	r0, #1
 800b6e6:	f000 80aa 	beq.w	800b83e <_vfiprintf_r+0x20e>
 800b6ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6ec:	445a      	add	r2, fp
 800b6ee:	9209      	str	r2, [sp, #36]	; 0x24
 800b6f0:	f89a 3000 	ldrb.w	r3, [sl]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	f000 80a2 	beq.w	800b83e <_vfiprintf_r+0x20e>
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	f04f 32ff 	mov.w	r2, #4294967295
 800b700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b704:	f10a 0a01 	add.w	sl, sl, #1
 800b708:	9304      	str	r3, [sp, #16]
 800b70a:	9307      	str	r3, [sp, #28]
 800b70c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b710:	931a      	str	r3, [sp, #104]	; 0x68
 800b712:	4654      	mov	r4, sl
 800b714:	2205      	movs	r2, #5
 800b716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b71a:	4858      	ldr	r0, [pc, #352]	; (800b87c <_vfiprintf_r+0x24c>)
 800b71c:	f7f4 fd60 	bl	80001e0 <memchr>
 800b720:	9a04      	ldr	r2, [sp, #16]
 800b722:	b9d8      	cbnz	r0, 800b75c <_vfiprintf_r+0x12c>
 800b724:	06d1      	lsls	r1, r2, #27
 800b726:	bf44      	itt	mi
 800b728:	2320      	movmi	r3, #32
 800b72a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b72e:	0713      	lsls	r3, r2, #28
 800b730:	bf44      	itt	mi
 800b732:	232b      	movmi	r3, #43	; 0x2b
 800b734:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b738:	f89a 3000 	ldrb.w	r3, [sl]
 800b73c:	2b2a      	cmp	r3, #42	; 0x2a
 800b73e:	d015      	beq.n	800b76c <_vfiprintf_r+0x13c>
 800b740:	9a07      	ldr	r2, [sp, #28]
 800b742:	4654      	mov	r4, sl
 800b744:	2000      	movs	r0, #0
 800b746:	f04f 0c0a 	mov.w	ip, #10
 800b74a:	4621      	mov	r1, r4
 800b74c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b750:	3b30      	subs	r3, #48	; 0x30
 800b752:	2b09      	cmp	r3, #9
 800b754:	d94e      	bls.n	800b7f4 <_vfiprintf_r+0x1c4>
 800b756:	b1b0      	cbz	r0, 800b786 <_vfiprintf_r+0x156>
 800b758:	9207      	str	r2, [sp, #28]
 800b75a:	e014      	b.n	800b786 <_vfiprintf_r+0x156>
 800b75c:	eba0 0308 	sub.w	r3, r0, r8
 800b760:	fa09 f303 	lsl.w	r3, r9, r3
 800b764:	4313      	orrs	r3, r2
 800b766:	9304      	str	r3, [sp, #16]
 800b768:	46a2      	mov	sl, r4
 800b76a:	e7d2      	b.n	800b712 <_vfiprintf_r+0xe2>
 800b76c:	9b03      	ldr	r3, [sp, #12]
 800b76e:	1d19      	adds	r1, r3, #4
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	9103      	str	r1, [sp, #12]
 800b774:	2b00      	cmp	r3, #0
 800b776:	bfbb      	ittet	lt
 800b778:	425b      	neglt	r3, r3
 800b77a:	f042 0202 	orrlt.w	r2, r2, #2
 800b77e:	9307      	strge	r3, [sp, #28]
 800b780:	9307      	strlt	r3, [sp, #28]
 800b782:	bfb8      	it	lt
 800b784:	9204      	strlt	r2, [sp, #16]
 800b786:	7823      	ldrb	r3, [r4, #0]
 800b788:	2b2e      	cmp	r3, #46	; 0x2e
 800b78a:	d10c      	bne.n	800b7a6 <_vfiprintf_r+0x176>
 800b78c:	7863      	ldrb	r3, [r4, #1]
 800b78e:	2b2a      	cmp	r3, #42	; 0x2a
 800b790:	d135      	bne.n	800b7fe <_vfiprintf_r+0x1ce>
 800b792:	9b03      	ldr	r3, [sp, #12]
 800b794:	1d1a      	adds	r2, r3, #4
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	9203      	str	r2, [sp, #12]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	bfb8      	it	lt
 800b79e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b7a2:	3402      	adds	r4, #2
 800b7a4:	9305      	str	r3, [sp, #20]
 800b7a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b88c <_vfiprintf_r+0x25c>
 800b7aa:	7821      	ldrb	r1, [r4, #0]
 800b7ac:	2203      	movs	r2, #3
 800b7ae:	4650      	mov	r0, sl
 800b7b0:	f7f4 fd16 	bl	80001e0 <memchr>
 800b7b4:	b140      	cbz	r0, 800b7c8 <_vfiprintf_r+0x198>
 800b7b6:	2340      	movs	r3, #64	; 0x40
 800b7b8:	eba0 000a 	sub.w	r0, r0, sl
 800b7bc:	fa03 f000 	lsl.w	r0, r3, r0
 800b7c0:	9b04      	ldr	r3, [sp, #16]
 800b7c2:	4303      	orrs	r3, r0
 800b7c4:	3401      	adds	r4, #1
 800b7c6:	9304      	str	r3, [sp, #16]
 800b7c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7cc:	482c      	ldr	r0, [pc, #176]	; (800b880 <_vfiprintf_r+0x250>)
 800b7ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7d2:	2206      	movs	r2, #6
 800b7d4:	f7f4 fd04 	bl	80001e0 <memchr>
 800b7d8:	2800      	cmp	r0, #0
 800b7da:	d03f      	beq.n	800b85c <_vfiprintf_r+0x22c>
 800b7dc:	4b29      	ldr	r3, [pc, #164]	; (800b884 <_vfiprintf_r+0x254>)
 800b7de:	bb1b      	cbnz	r3, 800b828 <_vfiprintf_r+0x1f8>
 800b7e0:	9b03      	ldr	r3, [sp, #12]
 800b7e2:	3307      	adds	r3, #7
 800b7e4:	f023 0307 	bic.w	r3, r3, #7
 800b7e8:	3308      	adds	r3, #8
 800b7ea:	9303      	str	r3, [sp, #12]
 800b7ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7ee:	443b      	add	r3, r7
 800b7f0:	9309      	str	r3, [sp, #36]	; 0x24
 800b7f2:	e767      	b.n	800b6c4 <_vfiprintf_r+0x94>
 800b7f4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7f8:	460c      	mov	r4, r1
 800b7fa:	2001      	movs	r0, #1
 800b7fc:	e7a5      	b.n	800b74a <_vfiprintf_r+0x11a>
 800b7fe:	2300      	movs	r3, #0
 800b800:	3401      	adds	r4, #1
 800b802:	9305      	str	r3, [sp, #20]
 800b804:	4619      	mov	r1, r3
 800b806:	f04f 0c0a 	mov.w	ip, #10
 800b80a:	4620      	mov	r0, r4
 800b80c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b810:	3a30      	subs	r2, #48	; 0x30
 800b812:	2a09      	cmp	r2, #9
 800b814:	d903      	bls.n	800b81e <_vfiprintf_r+0x1ee>
 800b816:	2b00      	cmp	r3, #0
 800b818:	d0c5      	beq.n	800b7a6 <_vfiprintf_r+0x176>
 800b81a:	9105      	str	r1, [sp, #20]
 800b81c:	e7c3      	b.n	800b7a6 <_vfiprintf_r+0x176>
 800b81e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b822:	4604      	mov	r4, r0
 800b824:	2301      	movs	r3, #1
 800b826:	e7f0      	b.n	800b80a <_vfiprintf_r+0x1da>
 800b828:	ab03      	add	r3, sp, #12
 800b82a:	9300      	str	r3, [sp, #0]
 800b82c:	462a      	mov	r2, r5
 800b82e:	4b16      	ldr	r3, [pc, #88]	; (800b888 <_vfiprintf_r+0x258>)
 800b830:	a904      	add	r1, sp, #16
 800b832:	4630      	mov	r0, r6
 800b834:	f7fb fae2 	bl	8006dfc <_printf_float>
 800b838:	4607      	mov	r7, r0
 800b83a:	1c78      	adds	r0, r7, #1
 800b83c:	d1d6      	bne.n	800b7ec <_vfiprintf_r+0x1bc>
 800b83e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b840:	07d9      	lsls	r1, r3, #31
 800b842:	d405      	bmi.n	800b850 <_vfiprintf_r+0x220>
 800b844:	89ab      	ldrh	r3, [r5, #12]
 800b846:	059a      	lsls	r2, r3, #22
 800b848:	d402      	bmi.n	800b850 <_vfiprintf_r+0x220>
 800b84a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b84c:	f7fe fd3e 	bl	800a2cc <__retarget_lock_release_recursive>
 800b850:	89ab      	ldrh	r3, [r5, #12]
 800b852:	065b      	lsls	r3, r3, #25
 800b854:	f53f af12 	bmi.w	800b67c <_vfiprintf_r+0x4c>
 800b858:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b85a:	e711      	b.n	800b680 <_vfiprintf_r+0x50>
 800b85c:	ab03      	add	r3, sp, #12
 800b85e:	9300      	str	r3, [sp, #0]
 800b860:	462a      	mov	r2, r5
 800b862:	4b09      	ldr	r3, [pc, #36]	; (800b888 <_vfiprintf_r+0x258>)
 800b864:	a904      	add	r1, sp, #16
 800b866:	4630      	mov	r0, r6
 800b868:	f7fb fd6c 	bl	8007344 <_printf_i>
 800b86c:	e7e4      	b.n	800b838 <_vfiprintf_r+0x208>
 800b86e:	bf00      	nop
 800b870:	0800c874 	.word	0x0800c874
 800b874:	0800c894 	.word	0x0800c894
 800b878:	0800c854 	.word	0x0800c854
 800b87c:	0800ca8c 	.word	0x0800ca8c
 800b880:	0800ca96 	.word	0x0800ca96
 800b884:	08006dfd 	.word	0x08006dfd
 800b888:	0800b60b 	.word	0x0800b60b
 800b88c:	0800ca92 	.word	0x0800ca92

0800b890 <_scanf_chars>:
 800b890:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b894:	4615      	mov	r5, r2
 800b896:	688a      	ldr	r2, [r1, #8]
 800b898:	4680      	mov	r8, r0
 800b89a:	460c      	mov	r4, r1
 800b89c:	b932      	cbnz	r2, 800b8ac <_scanf_chars+0x1c>
 800b89e:	698a      	ldr	r2, [r1, #24]
 800b8a0:	2a00      	cmp	r2, #0
 800b8a2:	bf0c      	ite	eq
 800b8a4:	2201      	moveq	r2, #1
 800b8a6:	f04f 32ff 	movne.w	r2, #4294967295
 800b8aa:	608a      	str	r2, [r1, #8]
 800b8ac:	6822      	ldr	r2, [r4, #0]
 800b8ae:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800b940 <_scanf_chars+0xb0>
 800b8b2:	06d1      	lsls	r1, r2, #27
 800b8b4:	bf5f      	itttt	pl
 800b8b6:	681a      	ldrpl	r2, [r3, #0]
 800b8b8:	1d11      	addpl	r1, r2, #4
 800b8ba:	6019      	strpl	r1, [r3, #0]
 800b8bc:	6816      	ldrpl	r6, [r2, #0]
 800b8be:	2700      	movs	r7, #0
 800b8c0:	69a0      	ldr	r0, [r4, #24]
 800b8c2:	b188      	cbz	r0, 800b8e8 <_scanf_chars+0x58>
 800b8c4:	2801      	cmp	r0, #1
 800b8c6:	d107      	bne.n	800b8d8 <_scanf_chars+0x48>
 800b8c8:	682a      	ldr	r2, [r5, #0]
 800b8ca:	7811      	ldrb	r1, [r2, #0]
 800b8cc:	6962      	ldr	r2, [r4, #20]
 800b8ce:	5c52      	ldrb	r2, [r2, r1]
 800b8d0:	b952      	cbnz	r2, 800b8e8 <_scanf_chars+0x58>
 800b8d2:	2f00      	cmp	r7, #0
 800b8d4:	d031      	beq.n	800b93a <_scanf_chars+0xaa>
 800b8d6:	e022      	b.n	800b91e <_scanf_chars+0x8e>
 800b8d8:	2802      	cmp	r0, #2
 800b8da:	d120      	bne.n	800b91e <_scanf_chars+0x8e>
 800b8dc:	682b      	ldr	r3, [r5, #0]
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	f813 3009 	ldrb.w	r3, [r3, r9]
 800b8e4:	071b      	lsls	r3, r3, #28
 800b8e6:	d41a      	bmi.n	800b91e <_scanf_chars+0x8e>
 800b8e8:	6823      	ldr	r3, [r4, #0]
 800b8ea:	06da      	lsls	r2, r3, #27
 800b8ec:	bf5e      	ittt	pl
 800b8ee:	682b      	ldrpl	r3, [r5, #0]
 800b8f0:	781b      	ldrbpl	r3, [r3, #0]
 800b8f2:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b8f6:	682a      	ldr	r2, [r5, #0]
 800b8f8:	686b      	ldr	r3, [r5, #4]
 800b8fa:	3201      	adds	r2, #1
 800b8fc:	602a      	str	r2, [r5, #0]
 800b8fe:	68a2      	ldr	r2, [r4, #8]
 800b900:	3b01      	subs	r3, #1
 800b902:	3a01      	subs	r2, #1
 800b904:	606b      	str	r3, [r5, #4]
 800b906:	3701      	adds	r7, #1
 800b908:	60a2      	str	r2, [r4, #8]
 800b90a:	b142      	cbz	r2, 800b91e <_scanf_chars+0x8e>
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	dcd7      	bgt.n	800b8c0 <_scanf_chars+0x30>
 800b910:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b914:	4629      	mov	r1, r5
 800b916:	4640      	mov	r0, r8
 800b918:	4798      	blx	r3
 800b91a:	2800      	cmp	r0, #0
 800b91c:	d0d0      	beq.n	800b8c0 <_scanf_chars+0x30>
 800b91e:	6823      	ldr	r3, [r4, #0]
 800b920:	f013 0310 	ands.w	r3, r3, #16
 800b924:	d105      	bne.n	800b932 <_scanf_chars+0xa2>
 800b926:	68e2      	ldr	r2, [r4, #12]
 800b928:	3201      	adds	r2, #1
 800b92a:	60e2      	str	r2, [r4, #12]
 800b92c:	69a2      	ldr	r2, [r4, #24]
 800b92e:	b102      	cbz	r2, 800b932 <_scanf_chars+0xa2>
 800b930:	7033      	strb	r3, [r6, #0]
 800b932:	6923      	ldr	r3, [r4, #16]
 800b934:	443b      	add	r3, r7
 800b936:	6123      	str	r3, [r4, #16]
 800b938:	2000      	movs	r0, #0
 800b93a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b93e:	bf00      	nop
 800b940:	0800c6c1 	.word	0x0800c6c1

0800b944 <_scanf_i>:
 800b944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b948:	4698      	mov	r8, r3
 800b94a:	4b76      	ldr	r3, [pc, #472]	; (800bb24 <_scanf_i+0x1e0>)
 800b94c:	460c      	mov	r4, r1
 800b94e:	4682      	mov	sl, r0
 800b950:	4616      	mov	r6, r2
 800b952:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b956:	b087      	sub	sp, #28
 800b958:	ab03      	add	r3, sp, #12
 800b95a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b95e:	4b72      	ldr	r3, [pc, #456]	; (800bb28 <_scanf_i+0x1e4>)
 800b960:	69a1      	ldr	r1, [r4, #24]
 800b962:	4a72      	ldr	r2, [pc, #456]	; (800bb2c <_scanf_i+0x1e8>)
 800b964:	2903      	cmp	r1, #3
 800b966:	bf18      	it	ne
 800b968:	461a      	movne	r2, r3
 800b96a:	68a3      	ldr	r3, [r4, #8]
 800b96c:	9201      	str	r2, [sp, #4]
 800b96e:	1e5a      	subs	r2, r3, #1
 800b970:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b974:	bf88      	it	hi
 800b976:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b97a:	4627      	mov	r7, r4
 800b97c:	bf82      	ittt	hi
 800b97e:	eb03 0905 	addhi.w	r9, r3, r5
 800b982:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b986:	60a3      	strhi	r3, [r4, #8]
 800b988:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b98c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b990:	bf98      	it	ls
 800b992:	f04f 0900 	movls.w	r9, #0
 800b996:	6023      	str	r3, [r4, #0]
 800b998:	463d      	mov	r5, r7
 800b99a:	f04f 0b00 	mov.w	fp, #0
 800b99e:	6831      	ldr	r1, [r6, #0]
 800b9a0:	ab03      	add	r3, sp, #12
 800b9a2:	7809      	ldrb	r1, [r1, #0]
 800b9a4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b9a8:	2202      	movs	r2, #2
 800b9aa:	f7f4 fc19 	bl	80001e0 <memchr>
 800b9ae:	b328      	cbz	r0, 800b9fc <_scanf_i+0xb8>
 800b9b0:	f1bb 0f01 	cmp.w	fp, #1
 800b9b4:	d159      	bne.n	800ba6a <_scanf_i+0x126>
 800b9b6:	6862      	ldr	r2, [r4, #4]
 800b9b8:	b92a      	cbnz	r2, 800b9c6 <_scanf_i+0x82>
 800b9ba:	6822      	ldr	r2, [r4, #0]
 800b9bc:	2308      	movs	r3, #8
 800b9be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b9c2:	6063      	str	r3, [r4, #4]
 800b9c4:	6022      	str	r2, [r4, #0]
 800b9c6:	6822      	ldr	r2, [r4, #0]
 800b9c8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b9cc:	6022      	str	r2, [r4, #0]
 800b9ce:	68a2      	ldr	r2, [r4, #8]
 800b9d0:	1e51      	subs	r1, r2, #1
 800b9d2:	60a1      	str	r1, [r4, #8]
 800b9d4:	b192      	cbz	r2, 800b9fc <_scanf_i+0xb8>
 800b9d6:	6832      	ldr	r2, [r6, #0]
 800b9d8:	1c51      	adds	r1, r2, #1
 800b9da:	6031      	str	r1, [r6, #0]
 800b9dc:	7812      	ldrb	r2, [r2, #0]
 800b9de:	f805 2b01 	strb.w	r2, [r5], #1
 800b9e2:	6872      	ldr	r2, [r6, #4]
 800b9e4:	3a01      	subs	r2, #1
 800b9e6:	2a00      	cmp	r2, #0
 800b9e8:	6072      	str	r2, [r6, #4]
 800b9ea:	dc07      	bgt.n	800b9fc <_scanf_i+0xb8>
 800b9ec:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b9f0:	4631      	mov	r1, r6
 800b9f2:	4650      	mov	r0, sl
 800b9f4:	4790      	blx	r2
 800b9f6:	2800      	cmp	r0, #0
 800b9f8:	f040 8085 	bne.w	800bb06 <_scanf_i+0x1c2>
 800b9fc:	f10b 0b01 	add.w	fp, fp, #1
 800ba00:	f1bb 0f03 	cmp.w	fp, #3
 800ba04:	d1cb      	bne.n	800b99e <_scanf_i+0x5a>
 800ba06:	6863      	ldr	r3, [r4, #4]
 800ba08:	b90b      	cbnz	r3, 800ba0e <_scanf_i+0xca>
 800ba0a:	230a      	movs	r3, #10
 800ba0c:	6063      	str	r3, [r4, #4]
 800ba0e:	6863      	ldr	r3, [r4, #4]
 800ba10:	4947      	ldr	r1, [pc, #284]	; (800bb30 <_scanf_i+0x1ec>)
 800ba12:	6960      	ldr	r0, [r4, #20]
 800ba14:	1ac9      	subs	r1, r1, r3
 800ba16:	f000 f8ff 	bl	800bc18 <__sccl>
 800ba1a:	f04f 0b00 	mov.w	fp, #0
 800ba1e:	68a3      	ldr	r3, [r4, #8]
 800ba20:	6822      	ldr	r2, [r4, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d03d      	beq.n	800baa2 <_scanf_i+0x15e>
 800ba26:	6831      	ldr	r1, [r6, #0]
 800ba28:	6960      	ldr	r0, [r4, #20]
 800ba2a:	f891 c000 	ldrb.w	ip, [r1]
 800ba2e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ba32:	2800      	cmp	r0, #0
 800ba34:	d035      	beq.n	800baa2 <_scanf_i+0x15e>
 800ba36:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800ba3a:	d124      	bne.n	800ba86 <_scanf_i+0x142>
 800ba3c:	0510      	lsls	r0, r2, #20
 800ba3e:	d522      	bpl.n	800ba86 <_scanf_i+0x142>
 800ba40:	f10b 0b01 	add.w	fp, fp, #1
 800ba44:	f1b9 0f00 	cmp.w	r9, #0
 800ba48:	d003      	beq.n	800ba52 <_scanf_i+0x10e>
 800ba4a:	3301      	adds	r3, #1
 800ba4c:	f109 39ff 	add.w	r9, r9, #4294967295
 800ba50:	60a3      	str	r3, [r4, #8]
 800ba52:	6873      	ldr	r3, [r6, #4]
 800ba54:	3b01      	subs	r3, #1
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	6073      	str	r3, [r6, #4]
 800ba5a:	dd1b      	ble.n	800ba94 <_scanf_i+0x150>
 800ba5c:	6833      	ldr	r3, [r6, #0]
 800ba5e:	3301      	adds	r3, #1
 800ba60:	6033      	str	r3, [r6, #0]
 800ba62:	68a3      	ldr	r3, [r4, #8]
 800ba64:	3b01      	subs	r3, #1
 800ba66:	60a3      	str	r3, [r4, #8]
 800ba68:	e7d9      	b.n	800ba1e <_scanf_i+0xda>
 800ba6a:	f1bb 0f02 	cmp.w	fp, #2
 800ba6e:	d1ae      	bne.n	800b9ce <_scanf_i+0x8a>
 800ba70:	6822      	ldr	r2, [r4, #0]
 800ba72:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800ba76:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800ba7a:	d1bf      	bne.n	800b9fc <_scanf_i+0xb8>
 800ba7c:	2310      	movs	r3, #16
 800ba7e:	6063      	str	r3, [r4, #4]
 800ba80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ba84:	e7a2      	b.n	800b9cc <_scanf_i+0x88>
 800ba86:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800ba8a:	6022      	str	r2, [r4, #0]
 800ba8c:	780b      	ldrb	r3, [r1, #0]
 800ba8e:	f805 3b01 	strb.w	r3, [r5], #1
 800ba92:	e7de      	b.n	800ba52 <_scanf_i+0x10e>
 800ba94:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ba98:	4631      	mov	r1, r6
 800ba9a:	4650      	mov	r0, sl
 800ba9c:	4798      	blx	r3
 800ba9e:	2800      	cmp	r0, #0
 800baa0:	d0df      	beq.n	800ba62 <_scanf_i+0x11e>
 800baa2:	6823      	ldr	r3, [r4, #0]
 800baa4:	05db      	lsls	r3, r3, #23
 800baa6:	d50d      	bpl.n	800bac4 <_scanf_i+0x180>
 800baa8:	42bd      	cmp	r5, r7
 800baaa:	d909      	bls.n	800bac0 <_scanf_i+0x17c>
 800baac:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800bab0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bab4:	4632      	mov	r2, r6
 800bab6:	4650      	mov	r0, sl
 800bab8:	4798      	blx	r3
 800baba:	f105 39ff 	add.w	r9, r5, #4294967295
 800babe:	464d      	mov	r5, r9
 800bac0:	42bd      	cmp	r5, r7
 800bac2:	d02d      	beq.n	800bb20 <_scanf_i+0x1dc>
 800bac4:	6822      	ldr	r2, [r4, #0]
 800bac6:	f012 0210 	ands.w	r2, r2, #16
 800baca:	d113      	bne.n	800baf4 <_scanf_i+0x1b0>
 800bacc:	702a      	strb	r2, [r5, #0]
 800bace:	6863      	ldr	r3, [r4, #4]
 800bad0:	9e01      	ldr	r6, [sp, #4]
 800bad2:	4639      	mov	r1, r7
 800bad4:	4650      	mov	r0, sl
 800bad6:	47b0      	blx	r6
 800bad8:	6821      	ldr	r1, [r4, #0]
 800bada:	f8d8 3000 	ldr.w	r3, [r8]
 800bade:	f011 0f20 	tst.w	r1, #32
 800bae2:	d013      	beq.n	800bb0c <_scanf_i+0x1c8>
 800bae4:	1d1a      	adds	r2, r3, #4
 800bae6:	f8c8 2000 	str.w	r2, [r8]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	6018      	str	r0, [r3, #0]
 800baee:	68e3      	ldr	r3, [r4, #12]
 800baf0:	3301      	adds	r3, #1
 800baf2:	60e3      	str	r3, [r4, #12]
 800baf4:	1bed      	subs	r5, r5, r7
 800baf6:	44ab      	add	fp, r5
 800baf8:	6925      	ldr	r5, [r4, #16]
 800bafa:	445d      	add	r5, fp
 800bafc:	6125      	str	r5, [r4, #16]
 800bafe:	2000      	movs	r0, #0
 800bb00:	b007      	add	sp, #28
 800bb02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb06:	f04f 0b00 	mov.w	fp, #0
 800bb0a:	e7ca      	b.n	800baa2 <_scanf_i+0x15e>
 800bb0c:	1d1a      	adds	r2, r3, #4
 800bb0e:	f8c8 2000 	str.w	r2, [r8]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f011 0f01 	tst.w	r1, #1
 800bb18:	bf14      	ite	ne
 800bb1a:	8018      	strhne	r0, [r3, #0]
 800bb1c:	6018      	streq	r0, [r3, #0]
 800bb1e:	e7e6      	b.n	800baee <_scanf_i+0x1aa>
 800bb20:	2001      	movs	r0, #1
 800bb22:	e7ed      	b.n	800bb00 <_scanf_i+0x1bc>
 800bb24:	0800c010 	.word	0x0800c010
 800bb28:	0800bd6d 	.word	0x0800bd6d
 800bb2c:	080089b5 	.word	0x080089b5
 800bb30:	0800cab6 	.word	0x0800cab6

0800bb34 <_putc_r>:
 800bb34:	b570      	push	{r4, r5, r6, lr}
 800bb36:	460d      	mov	r5, r1
 800bb38:	4614      	mov	r4, r2
 800bb3a:	4606      	mov	r6, r0
 800bb3c:	b118      	cbz	r0, 800bb46 <_putc_r+0x12>
 800bb3e:	6983      	ldr	r3, [r0, #24]
 800bb40:	b90b      	cbnz	r3, 800bb46 <_putc_r+0x12>
 800bb42:	f7fd ffb1 	bl	8009aa8 <__sinit>
 800bb46:	4b1c      	ldr	r3, [pc, #112]	; (800bbb8 <_putc_r+0x84>)
 800bb48:	429c      	cmp	r4, r3
 800bb4a:	d124      	bne.n	800bb96 <_putc_r+0x62>
 800bb4c:	6874      	ldr	r4, [r6, #4]
 800bb4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb50:	07d8      	lsls	r0, r3, #31
 800bb52:	d405      	bmi.n	800bb60 <_putc_r+0x2c>
 800bb54:	89a3      	ldrh	r3, [r4, #12]
 800bb56:	0599      	lsls	r1, r3, #22
 800bb58:	d402      	bmi.n	800bb60 <_putc_r+0x2c>
 800bb5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb5c:	f7fe fbb5 	bl	800a2ca <__retarget_lock_acquire_recursive>
 800bb60:	68a3      	ldr	r3, [r4, #8]
 800bb62:	3b01      	subs	r3, #1
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	60a3      	str	r3, [r4, #8]
 800bb68:	da05      	bge.n	800bb76 <_putc_r+0x42>
 800bb6a:	69a2      	ldr	r2, [r4, #24]
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	db1c      	blt.n	800bbaa <_putc_r+0x76>
 800bb70:	b2eb      	uxtb	r3, r5
 800bb72:	2b0a      	cmp	r3, #10
 800bb74:	d019      	beq.n	800bbaa <_putc_r+0x76>
 800bb76:	6823      	ldr	r3, [r4, #0]
 800bb78:	1c5a      	adds	r2, r3, #1
 800bb7a:	6022      	str	r2, [r4, #0]
 800bb7c:	701d      	strb	r5, [r3, #0]
 800bb7e:	b2ed      	uxtb	r5, r5
 800bb80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb82:	07da      	lsls	r2, r3, #31
 800bb84:	d405      	bmi.n	800bb92 <_putc_r+0x5e>
 800bb86:	89a3      	ldrh	r3, [r4, #12]
 800bb88:	059b      	lsls	r3, r3, #22
 800bb8a:	d402      	bmi.n	800bb92 <_putc_r+0x5e>
 800bb8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb8e:	f7fe fb9d 	bl	800a2cc <__retarget_lock_release_recursive>
 800bb92:	4628      	mov	r0, r5
 800bb94:	bd70      	pop	{r4, r5, r6, pc}
 800bb96:	4b09      	ldr	r3, [pc, #36]	; (800bbbc <_putc_r+0x88>)
 800bb98:	429c      	cmp	r4, r3
 800bb9a:	d101      	bne.n	800bba0 <_putc_r+0x6c>
 800bb9c:	68b4      	ldr	r4, [r6, #8]
 800bb9e:	e7d6      	b.n	800bb4e <_putc_r+0x1a>
 800bba0:	4b07      	ldr	r3, [pc, #28]	; (800bbc0 <_putc_r+0x8c>)
 800bba2:	429c      	cmp	r4, r3
 800bba4:	bf08      	it	eq
 800bba6:	68f4      	ldreq	r4, [r6, #12]
 800bba8:	e7d1      	b.n	800bb4e <_putc_r+0x1a>
 800bbaa:	4629      	mov	r1, r5
 800bbac:	4622      	mov	r2, r4
 800bbae:	4630      	mov	r0, r6
 800bbb0:	f7fc ff02 	bl	80089b8 <__swbuf_r>
 800bbb4:	4605      	mov	r5, r0
 800bbb6:	e7e3      	b.n	800bb80 <_putc_r+0x4c>
 800bbb8:	0800c874 	.word	0x0800c874
 800bbbc:	0800c894 	.word	0x0800c894
 800bbc0:	0800c854 	.word	0x0800c854

0800bbc4 <_read_r>:
 800bbc4:	b538      	push	{r3, r4, r5, lr}
 800bbc6:	4d07      	ldr	r5, [pc, #28]	; (800bbe4 <_read_r+0x20>)
 800bbc8:	4604      	mov	r4, r0
 800bbca:	4608      	mov	r0, r1
 800bbcc:	4611      	mov	r1, r2
 800bbce:	2200      	movs	r2, #0
 800bbd0:	602a      	str	r2, [r5, #0]
 800bbd2:	461a      	mov	r2, r3
 800bbd4:	f7f6 ff54 	bl	8002a80 <_read>
 800bbd8:	1c43      	adds	r3, r0, #1
 800bbda:	d102      	bne.n	800bbe2 <_read_r+0x1e>
 800bbdc:	682b      	ldr	r3, [r5, #0]
 800bbde:	b103      	cbz	r3, 800bbe2 <_read_r+0x1e>
 800bbe0:	6023      	str	r3, [r4, #0]
 800bbe2:	bd38      	pop	{r3, r4, r5, pc}
 800bbe4:	200009f4 	.word	0x200009f4

0800bbe8 <nan>:
 800bbe8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bbf0 <nan+0x8>
 800bbec:	4770      	bx	lr
 800bbee:	bf00      	nop
 800bbf0:	00000000 	.word	0x00000000
 800bbf4:	7ff80000 	.word	0x7ff80000

0800bbf8 <_sbrk_r>:
 800bbf8:	b538      	push	{r3, r4, r5, lr}
 800bbfa:	4d06      	ldr	r5, [pc, #24]	; (800bc14 <_sbrk_r+0x1c>)
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	4604      	mov	r4, r0
 800bc00:	4608      	mov	r0, r1
 800bc02:	602b      	str	r3, [r5, #0]
 800bc04:	f7f6 ff66 	bl	8002ad4 <_sbrk>
 800bc08:	1c43      	adds	r3, r0, #1
 800bc0a:	d102      	bne.n	800bc12 <_sbrk_r+0x1a>
 800bc0c:	682b      	ldr	r3, [r5, #0]
 800bc0e:	b103      	cbz	r3, 800bc12 <_sbrk_r+0x1a>
 800bc10:	6023      	str	r3, [r4, #0]
 800bc12:	bd38      	pop	{r3, r4, r5, pc}
 800bc14:	200009f4 	.word	0x200009f4

0800bc18 <__sccl>:
 800bc18:	b570      	push	{r4, r5, r6, lr}
 800bc1a:	780b      	ldrb	r3, [r1, #0]
 800bc1c:	4604      	mov	r4, r0
 800bc1e:	2b5e      	cmp	r3, #94	; 0x5e
 800bc20:	bf0b      	itete	eq
 800bc22:	784b      	ldrbeq	r3, [r1, #1]
 800bc24:	1c48      	addne	r0, r1, #1
 800bc26:	1c88      	addeq	r0, r1, #2
 800bc28:	2200      	movne	r2, #0
 800bc2a:	bf08      	it	eq
 800bc2c:	2201      	moveq	r2, #1
 800bc2e:	1e61      	subs	r1, r4, #1
 800bc30:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800bc34:	f801 2f01 	strb.w	r2, [r1, #1]!
 800bc38:	42a9      	cmp	r1, r5
 800bc3a:	d1fb      	bne.n	800bc34 <__sccl+0x1c>
 800bc3c:	b90b      	cbnz	r3, 800bc42 <__sccl+0x2a>
 800bc3e:	3801      	subs	r0, #1
 800bc40:	bd70      	pop	{r4, r5, r6, pc}
 800bc42:	f082 0201 	eor.w	r2, r2, #1
 800bc46:	54e2      	strb	r2, [r4, r3]
 800bc48:	4605      	mov	r5, r0
 800bc4a:	4628      	mov	r0, r5
 800bc4c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800bc50:	292d      	cmp	r1, #45	; 0x2d
 800bc52:	d006      	beq.n	800bc62 <__sccl+0x4a>
 800bc54:	295d      	cmp	r1, #93	; 0x5d
 800bc56:	d0f3      	beq.n	800bc40 <__sccl+0x28>
 800bc58:	b909      	cbnz	r1, 800bc5e <__sccl+0x46>
 800bc5a:	4628      	mov	r0, r5
 800bc5c:	e7f0      	b.n	800bc40 <__sccl+0x28>
 800bc5e:	460b      	mov	r3, r1
 800bc60:	e7f1      	b.n	800bc46 <__sccl+0x2e>
 800bc62:	786e      	ldrb	r6, [r5, #1]
 800bc64:	2e5d      	cmp	r6, #93	; 0x5d
 800bc66:	d0fa      	beq.n	800bc5e <__sccl+0x46>
 800bc68:	42b3      	cmp	r3, r6
 800bc6a:	dcf8      	bgt.n	800bc5e <__sccl+0x46>
 800bc6c:	3502      	adds	r5, #2
 800bc6e:	4619      	mov	r1, r3
 800bc70:	3101      	adds	r1, #1
 800bc72:	428e      	cmp	r6, r1
 800bc74:	5462      	strb	r2, [r4, r1]
 800bc76:	dcfb      	bgt.n	800bc70 <__sccl+0x58>
 800bc78:	1af1      	subs	r1, r6, r3
 800bc7a:	3901      	subs	r1, #1
 800bc7c:	1c58      	adds	r0, r3, #1
 800bc7e:	42b3      	cmp	r3, r6
 800bc80:	bfa8      	it	ge
 800bc82:	2100      	movge	r1, #0
 800bc84:	1843      	adds	r3, r0, r1
 800bc86:	e7e0      	b.n	800bc4a <__sccl+0x32>

0800bc88 <_strtoul_l.constprop.0>:
 800bc88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bc8c:	4f36      	ldr	r7, [pc, #216]	; (800bd68 <_strtoul_l.constprop.0+0xe0>)
 800bc8e:	4686      	mov	lr, r0
 800bc90:	460d      	mov	r5, r1
 800bc92:	4628      	mov	r0, r5
 800bc94:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bc98:	5de6      	ldrb	r6, [r4, r7]
 800bc9a:	f016 0608 	ands.w	r6, r6, #8
 800bc9e:	d1f8      	bne.n	800bc92 <_strtoul_l.constprop.0+0xa>
 800bca0:	2c2d      	cmp	r4, #45	; 0x2d
 800bca2:	d12f      	bne.n	800bd04 <_strtoul_l.constprop.0+0x7c>
 800bca4:	782c      	ldrb	r4, [r5, #0]
 800bca6:	2601      	movs	r6, #1
 800bca8:	1c85      	adds	r5, r0, #2
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d057      	beq.n	800bd5e <_strtoul_l.constprop.0+0xd6>
 800bcae:	2b10      	cmp	r3, #16
 800bcb0:	d109      	bne.n	800bcc6 <_strtoul_l.constprop.0+0x3e>
 800bcb2:	2c30      	cmp	r4, #48	; 0x30
 800bcb4:	d107      	bne.n	800bcc6 <_strtoul_l.constprop.0+0x3e>
 800bcb6:	7828      	ldrb	r0, [r5, #0]
 800bcb8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800bcbc:	2858      	cmp	r0, #88	; 0x58
 800bcbe:	d149      	bne.n	800bd54 <_strtoul_l.constprop.0+0xcc>
 800bcc0:	786c      	ldrb	r4, [r5, #1]
 800bcc2:	2310      	movs	r3, #16
 800bcc4:	3502      	adds	r5, #2
 800bcc6:	f04f 38ff 	mov.w	r8, #4294967295
 800bcca:	2700      	movs	r7, #0
 800bccc:	fbb8 f8f3 	udiv	r8, r8, r3
 800bcd0:	fb03 f908 	mul.w	r9, r3, r8
 800bcd4:	ea6f 0909 	mvn.w	r9, r9
 800bcd8:	4638      	mov	r0, r7
 800bcda:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800bcde:	f1bc 0f09 	cmp.w	ip, #9
 800bce2:	d814      	bhi.n	800bd0e <_strtoul_l.constprop.0+0x86>
 800bce4:	4664      	mov	r4, ip
 800bce6:	42a3      	cmp	r3, r4
 800bce8:	dd22      	ble.n	800bd30 <_strtoul_l.constprop.0+0xa8>
 800bcea:	2f00      	cmp	r7, #0
 800bcec:	db1d      	blt.n	800bd2a <_strtoul_l.constprop.0+0xa2>
 800bcee:	4580      	cmp	r8, r0
 800bcf0:	d31b      	bcc.n	800bd2a <_strtoul_l.constprop.0+0xa2>
 800bcf2:	d101      	bne.n	800bcf8 <_strtoul_l.constprop.0+0x70>
 800bcf4:	45a1      	cmp	r9, r4
 800bcf6:	db18      	blt.n	800bd2a <_strtoul_l.constprop.0+0xa2>
 800bcf8:	fb00 4003 	mla	r0, r0, r3, r4
 800bcfc:	2701      	movs	r7, #1
 800bcfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bd02:	e7ea      	b.n	800bcda <_strtoul_l.constprop.0+0x52>
 800bd04:	2c2b      	cmp	r4, #43	; 0x2b
 800bd06:	bf04      	itt	eq
 800bd08:	782c      	ldrbeq	r4, [r5, #0]
 800bd0a:	1c85      	addeq	r5, r0, #2
 800bd0c:	e7cd      	b.n	800bcaa <_strtoul_l.constprop.0+0x22>
 800bd0e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800bd12:	f1bc 0f19 	cmp.w	ip, #25
 800bd16:	d801      	bhi.n	800bd1c <_strtoul_l.constprop.0+0x94>
 800bd18:	3c37      	subs	r4, #55	; 0x37
 800bd1a:	e7e4      	b.n	800bce6 <_strtoul_l.constprop.0+0x5e>
 800bd1c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800bd20:	f1bc 0f19 	cmp.w	ip, #25
 800bd24:	d804      	bhi.n	800bd30 <_strtoul_l.constprop.0+0xa8>
 800bd26:	3c57      	subs	r4, #87	; 0x57
 800bd28:	e7dd      	b.n	800bce6 <_strtoul_l.constprop.0+0x5e>
 800bd2a:	f04f 37ff 	mov.w	r7, #4294967295
 800bd2e:	e7e6      	b.n	800bcfe <_strtoul_l.constprop.0+0x76>
 800bd30:	2f00      	cmp	r7, #0
 800bd32:	da07      	bge.n	800bd44 <_strtoul_l.constprop.0+0xbc>
 800bd34:	2322      	movs	r3, #34	; 0x22
 800bd36:	f8ce 3000 	str.w	r3, [lr]
 800bd3a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd3e:	b932      	cbnz	r2, 800bd4e <_strtoul_l.constprop.0+0xc6>
 800bd40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd44:	b106      	cbz	r6, 800bd48 <_strtoul_l.constprop.0+0xc0>
 800bd46:	4240      	negs	r0, r0
 800bd48:	2a00      	cmp	r2, #0
 800bd4a:	d0f9      	beq.n	800bd40 <_strtoul_l.constprop.0+0xb8>
 800bd4c:	b107      	cbz	r7, 800bd50 <_strtoul_l.constprop.0+0xc8>
 800bd4e:	1e69      	subs	r1, r5, #1
 800bd50:	6011      	str	r1, [r2, #0]
 800bd52:	e7f5      	b.n	800bd40 <_strtoul_l.constprop.0+0xb8>
 800bd54:	2430      	movs	r4, #48	; 0x30
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d1b5      	bne.n	800bcc6 <_strtoul_l.constprop.0+0x3e>
 800bd5a:	2308      	movs	r3, #8
 800bd5c:	e7b3      	b.n	800bcc6 <_strtoul_l.constprop.0+0x3e>
 800bd5e:	2c30      	cmp	r4, #48	; 0x30
 800bd60:	d0a9      	beq.n	800bcb6 <_strtoul_l.constprop.0+0x2e>
 800bd62:	230a      	movs	r3, #10
 800bd64:	e7af      	b.n	800bcc6 <_strtoul_l.constprop.0+0x3e>
 800bd66:	bf00      	nop
 800bd68:	0800c6c1 	.word	0x0800c6c1

0800bd6c <_strtoul_r>:
 800bd6c:	f7ff bf8c 	b.w	800bc88 <_strtoul_l.constprop.0>

0800bd70 <__submore>:
 800bd70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd74:	460c      	mov	r4, r1
 800bd76:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bd78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bd7c:	4299      	cmp	r1, r3
 800bd7e:	d11d      	bne.n	800bdbc <__submore+0x4c>
 800bd80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800bd84:	f7ff f888 	bl	800ae98 <_malloc_r>
 800bd88:	b918      	cbnz	r0, 800bd92 <__submore+0x22>
 800bd8a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd96:	63a3      	str	r3, [r4, #56]	; 0x38
 800bd98:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800bd9c:	6360      	str	r0, [r4, #52]	; 0x34
 800bd9e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800bda2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800bda6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800bdaa:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800bdae:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800bdb2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800bdb6:	6020      	str	r0, [r4, #0]
 800bdb8:	2000      	movs	r0, #0
 800bdba:	e7e8      	b.n	800bd8e <__submore+0x1e>
 800bdbc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800bdbe:	0077      	lsls	r7, r6, #1
 800bdc0:	463a      	mov	r2, r7
 800bdc2:	f000 f895 	bl	800bef0 <_realloc_r>
 800bdc6:	4605      	mov	r5, r0
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	d0de      	beq.n	800bd8a <__submore+0x1a>
 800bdcc:	eb00 0806 	add.w	r8, r0, r6
 800bdd0:	4601      	mov	r1, r0
 800bdd2:	4632      	mov	r2, r6
 800bdd4:	4640      	mov	r0, r8
 800bdd6:	f7fe fb0d 	bl	800a3f4 <memcpy>
 800bdda:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800bdde:	f8c4 8000 	str.w	r8, [r4]
 800bde2:	e7e9      	b.n	800bdb8 <__submore+0x48>

0800bde4 <__ascii_wctomb>:
 800bde4:	b149      	cbz	r1, 800bdfa <__ascii_wctomb+0x16>
 800bde6:	2aff      	cmp	r2, #255	; 0xff
 800bde8:	bf85      	ittet	hi
 800bdea:	238a      	movhi	r3, #138	; 0x8a
 800bdec:	6003      	strhi	r3, [r0, #0]
 800bdee:	700a      	strbls	r2, [r1, #0]
 800bdf0:	f04f 30ff 	movhi.w	r0, #4294967295
 800bdf4:	bf98      	it	ls
 800bdf6:	2001      	movls	r0, #1
 800bdf8:	4770      	bx	lr
 800bdfa:	4608      	mov	r0, r1
 800bdfc:	4770      	bx	lr
	...

0800be00 <__assert_func>:
 800be00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800be02:	4614      	mov	r4, r2
 800be04:	461a      	mov	r2, r3
 800be06:	4b09      	ldr	r3, [pc, #36]	; (800be2c <__assert_func+0x2c>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4605      	mov	r5, r0
 800be0c:	68d8      	ldr	r0, [r3, #12]
 800be0e:	b14c      	cbz	r4, 800be24 <__assert_func+0x24>
 800be10:	4b07      	ldr	r3, [pc, #28]	; (800be30 <__assert_func+0x30>)
 800be12:	9100      	str	r1, [sp, #0]
 800be14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800be18:	4906      	ldr	r1, [pc, #24]	; (800be34 <__assert_func+0x34>)
 800be1a:	462b      	mov	r3, r5
 800be1c:	f000 f80e 	bl	800be3c <fiprintf>
 800be20:	f000 f895 	bl	800bf4e <abort>
 800be24:	4b04      	ldr	r3, [pc, #16]	; (800be38 <__assert_func+0x38>)
 800be26:	461c      	mov	r4, r3
 800be28:	e7f3      	b.n	800be12 <__assert_func+0x12>
 800be2a:	bf00      	nop
 800be2c:	20000040 	.word	0x20000040
 800be30:	0800cab8 	.word	0x0800cab8
 800be34:	0800cac5 	.word	0x0800cac5
 800be38:	0800caf3 	.word	0x0800caf3

0800be3c <fiprintf>:
 800be3c:	b40e      	push	{r1, r2, r3}
 800be3e:	b503      	push	{r0, r1, lr}
 800be40:	4601      	mov	r1, r0
 800be42:	ab03      	add	r3, sp, #12
 800be44:	4805      	ldr	r0, [pc, #20]	; (800be5c <fiprintf+0x20>)
 800be46:	f853 2b04 	ldr.w	r2, [r3], #4
 800be4a:	6800      	ldr	r0, [r0, #0]
 800be4c:	9301      	str	r3, [sp, #4]
 800be4e:	f7ff fbef 	bl	800b630 <_vfiprintf_r>
 800be52:	b002      	add	sp, #8
 800be54:	f85d eb04 	ldr.w	lr, [sp], #4
 800be58:	b003      	add	sp, #12
 800be5a:	4770      	bx	lr
 800be5c:	20000040 	.word	0x20000040

0800be60 <_fstat_r>:
 800be60:	b538      	push	{r3, r4, r5, lr}
 800be62:	4d07      	ldr	r5, [pc, #28]	; (800be80 <_fstat_r+0x20>)
 800be64:	2300      	movs	r3, #0
 800be66:	4604      	mov	r4, r0
 800be68:	4608      	mov	r0, r1
 800be6a:	4611      	mov	r1, r2
 800be6c:	602b      	str	r3, [r5, #0]
 800be6e:	f7f6 fe28 	bl	8002ac2 <_fstat>
 800be72:	1c43      	adds	r3, r0, #1
 800be74:	d102      	bne.n	800be7c <_fstat_r+0x1c>
 800be76:	682b      	ldr	r3, [r5, #0]
 800be78:	b103      	cbz	r3, 800be7c <_fstat_r+0x1c>
 800be7a:	6023      	str	r3, [r4, #0]
 800be7c:	bd38      	pop	{r3, r4, r5, pc}
 800be7e:	bf00      	nop
 800be80:	200009f4 	.word	0x200009f4

0800be84 <_isatty_r>:
 800be84:	b538      	push	{r3, r4, r5, lr}
 800be86:	4d06      	ldr	r5, [pc, #24]	; (800bea0 <_isatty_r+0x1c>)
 800be88:	2300      	movs	r3, #0
 800be8a:	4604      	mov	r4, r0
 800be8c:	4608      	mov	r0, r1
 800be8e:	602b      	str	r3, [r5, #0]
 800be90:	f7f6 fe1c 	bl	8002acc <_isatty>
 800be94:	1c43      	adds	r3, r0, #1
 800be96:	d102      	bne.n	800be9e <_isatty_r+0x1a>
 800be98:	682b      	ldr	r3, [r5, #0]
 800be9a:	b103      	cbz	r3, 800be9e <_isatty_r+0x1a>
 800be9c:	6023      	str	r3, [r4, #0]
 800be9e:	bd38      	pop	{r3, r4, r5, pc}
 800bea0:	200009f4 	.word	0x200009f4

0800bea4 <memmove>:
 800bea4:	4288      	cmp	r0, r1
 800bea6:	b510      	push	{r4, lr}
 800bea8:	eb01 0402 	add.w	r4, r1, r2
 800beac:	d902      	bls.n	800beb4 <memmove+0x10>
 800beae:	4284      	cmp	r4, r0
 800beb0:	4623      	mov	r3, r4
 800beb2:	d807      	bhi.n	800bec4 <memmove+0x20>
 800beb4:	1e43      	subs	r3, r0, #1
 800beb6:	42a1      	cmp	r1, r4
 800beb8:	d008      	beq.n	800becc <memmove+0x28>
 800beba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bebe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bec2:	e7f8      	b.n	800beb6 <memmove+0x12>
 800bec4:	4402      	add	r2, r0
 800bec6:	4601      	mov	r1, r0
 800bec8:	428a      	cmp	r2, r1
 800beca:	d100      	bne.n	800bece <memmove+0x2a>
 800becc:	bd10      	pop	{r4, pc}
 800bece:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bed2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bed6:	e7f7      	b.n	800bec8 <memmove+0x24>

0800bed8 <__malloc_lock>:
 800bed8:	4801      	ldr	r0, [pc, #4]	; (800bee0 <__malloc_lock+0x8>)
 800beda:	f7fe b9f6 	b.w	800a2ca <__retarget_lock_acquire_recursive>
 800bede:	bf00      	nop
 800bee0:	200009e8 	.word	0x200009e8

0800bee4 <__malloc_unlock>:
 800bee4:	4801      	ldr	r0, [pc, #4]	; (800beec <__malloc_unlock+0x8>)
 800bee6:	f7fe b9f1 	b.w	800a2cc <__retarget_lock_release_recursive>
 800beea:	bf00      	nop
 800beec:	200009e8 	.word	0x200009e8

0800bef0 <_realloc_r>:
 800bef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bef4:	4680      	mov	r8, r0
 800bef6:	4614      	mov	r4, r2
 800bef8:	460e      	mov	r6, r1
 800befa:	b921      	cbnz	r1, 800bf06 <_realloc_r+0x16>
 800befc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bf00:	4611      	mov	r1, r2
 800bf02:	f7fe bfc9 	b.w	800ae98 <_malloc_r>
 800bf06:	b92a      	cbnz	r2, 800bf14 <_realloc_r+0x24>
 800bf08:	f7fe ff5a 	bl	800adc0 <_free_r>
 800bf0c:	4625      	mov	r5, r4
 800bf0e:	4628      	mov	r0, r5
 800bf10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf14:	f000 f822 	bl	800bf5c <_malloc_usable_size_r>
 800bf18:	4284      	cmp	r4, r0
 800bf1a:	4607      	mov	r7, r0
 800bf1c:	d802      	bhi.n	800bf24 <_realloc_r+0x34>
 800bf1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bf22:	d812      	bhi.n	800bf4a <_realloc_r+0x5a>
 800bf24:	4621      	mov	r1, r4
 800bf26:	4640      	mov	r0, r8
 800bf28:	f7fe ffb6 	bl	800ae98 <_malloc_r>
 800bf2c:	4605      	mov	r5, r0
 800bf2e:	2800      	cmp	r0, #0
 800bf30:	d0ed      	beq.n	800bf0e <_realloc_r+0x1e>
 800bf32:	42bc      	cmp	r4, r7
 800bf34:	4622      	mov	r2, r4
 800bf36:	4631      	mov	r1, r6
 800bf38:	bf28      	it	cs
 800bf3a:	463a      	movcs	r2, r7
 800bf3c:	f7fe fa5a 	bl	800a3f4 <memcpy>
 800bf40:	4631      	mov	r1, r6
 800bf42:	4640      	mov	r0, r8
 800bf44:	f7fe ff3c 	bl	800adc0 <_free_r>
 800bf48:	e7e1      	b.n	800bf0e <_realloc_r+0x1e>
 800bf4a:	4635      	mov	r5, r6
 800bf4c:	e7df      	b.n	800bf0e <_realloc_r+0x1e>

0800bf4e <abort>:
 800bf4e:	b508      	push	{r3, lr}
 800bf50:	2006      	movs	r0, #6
 800bf52:	f000 f833 	bl	800bfbc <raise>
 800bf56:	2001      	movs	r0, #1
 800bf58:	f7f6 fd8c 	bl	8002a74 <_exit>

0800bf5c <_malloc_usable_size_r>:
 800bf5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf60:	1f18      	subs	r0, r3, #4
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	bfbc      	itt	lt
 800bf66:	580b      	ldrlt	r3, [r1, r0]
 800bf68:	18c0      	addlt	r0, r0, r3
 800bf6a:	4770      	bx	lr

0800bf6c <_raise_r>:
 800bf6c:	291f      	cmp	r1, #31
 800bf6e:	b538      	push	{r3, r4, r5, lr}
 800bf70:	4604      	mov	r4, r0
 800bf72:	460d      	mov	r5, r1
 800bf74:	d904      	bls.n	800bf80 <_raise_r+0x14>
 800bf76:	2316      	movs	r3, #22
 800bf78:	6003      	str	r3, [r0, #0]
 800bf7a:	f04f 30ff 	mov.w	r0, #4294967295
 800bf7e:	bd38      	pop	{r3, r4, r5, pc}
 800bf80:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bf82:	b112      	cbz	r2, 800bf8a <_raise_r+0x1e>
 800bf84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf88:	b94b      	cbnz	r3, 800bf9e <_raise_r+0x32>
 800bf8a:	4620      	mov	r0, r4
 800bf8c:	f000 f830 	bl	800bff0 <_getpid_r>
 800bf90:	462a      	mov	r2, r5
 800bf92:	4601      	mov	r1, r0
 800bf94:	4620      	mov	r0, r4
 800bf96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf9a:	f000 b817 	b.w	800bfcc <_kill_r>
 800bf9e:	2b01      	cmp	r3, #1
 800bfa0:	d00a      	beq.n	800bfb8 <_raise_r+0x4c>
 800bfa2:	1c59      	adds	r1, r3, #1
 800bfa4:	d103      	bne.n	800bfae <_raise_r+0x42>
 800bfa6:	2316      	movs	r3, #22
 800bfa8:	6003      	str	r3, [r0, #0]
 800bfaa:	2001      	movs	r0, #1
 800bfac:	e7e7      	b.n	800bf7e <_raise_r+0x12>
 800bfae:	2400      	movs	r4, #0
 800bfb0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bfb4:	4628      	mov	r0, r5
 800bfb6:	4798      	blx	r3
 800bfb8:	2000      	movs	r0, #0
 800bfba:	e7e0      	b.n	800bf7e <_raise_r+0x12>

0800bfbc <raise>:
 800bfbc:	4b02      	ldr	r3, [pc, #8]	; (800bfc8 <raise+0xc>)
 800bfbe:	4601      	mov	r1, r0
 800bfc0:	6818      	ldr	r0, [r3, #0]
 800bfc2:	f7ff bfd3 	b.w	800bf6c <_raise_r>
 800bfc6:	bf00      	nop
 800bfc8:	20000040 	.word	0x20000040

0800bfcc <_kill_r>:
 800bfcc:	b538      	push	{r3, r4, r5, lr}
 800bfce:	4d07      	ldr	r5, [pc, #28]	; (800bfec <_kill_r+0x20>)
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	4604      	mov	r4, r0
 800bfd4:	4608      	mov	r0, r1
 800bfd6:	4611      	mov	r1, r2
 800bfd8:	602b      	str	r3, [r5, #0]
 800bfda:	f7f6 fd43 	bl	8002a64 <_kill>
 800bfde:	1c43      	adds	r3, r0, #1
 800bfe0:	d102      	bne.n	800bfe8 <_kill_r+0x1c>
 800bfe2:	682b      	ldr	r3, [r5, #0]
 800bfe4:	b103      	cbz	r3, 800bfe8 <_kill_r+0x1c>
 800bfe6:	6023      	str	r3, [r4, #0]
 800bfe8:	bd38      	pop	{r3, r4, r5, pc}
 800bfea:	bf00      	nop
 800bfec:	200009f4 	.word	0x200009f4

0800bff0 <_getpid_r>:
 800bff0:	f7f6 bd36 	b.w	8002a60 <_getpid>

0800bff4 <_init>:
 800bff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bff6:	bf00      	nop
 800bff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bffa:	bc08      	pop	{r3}
 800bffc:	469e      	mov	lr, r3
 800bffe:	4770      	bx	lr

0800c000 <_fini>:
 800c000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c002:	bf00      	nop
 800c004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c006:	bc08      	pop	{r3}
 800c008:	469e      	mov	lr, r3
 800c00a:	4770      	bx	lr
