{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1456688149128 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1456688149445 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1456688149446 ""}
{ "Info" "" "" "2016.02.28.14:38:35 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2016.02.28.14:38:35 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1456688316107 ""}
{ "Info" "" "" "2016.02.28.14:38:36 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2016.02.28.14:38:36 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1456688316235 ""}
{ "Info" "soc_system_generation.rpt" "" "2016.02.28.14:40:41 Info: Saving generation log to C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system" {  } {  } 0 0 "2016.02.28.14:40:41 Info: Saving generation log to C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system" 0 0 "Shell" 0 -1 1456688441857 ""}
{ "Info" "" "" "2016.02.28.14:40:41 Info: Starting: Create simulation model" {  } {  } 0 0 "2016.02.28.14:40:41 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1456688441858 ""}
{ "Info" "" "" "2016.02.28.14:40:41 Info: qsys-generate \"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system.qsys\" --simulation=VERILOG --output-directory=\"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2016.02.28.14:40:41 Info: qsys-generate \"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system.qsys\" --simulation=VERILOG --output-directory=\"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1456688441947 ""}
{ "Info" "soc_system.qsys" "" "2016.02.28.14:40:42 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2016.02.28.14:40:42 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1456688442655 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Reading input file" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Reading input file" 0 0 "Shell" 0 -1 1456688443687 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding button_pio \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding button_pio \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456688443697 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module button_pio" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1456688443698 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1456688443700 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1456688443701 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding dipsw_pio \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding dipsw_pio \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456688443713 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1456688443715 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding hps_0 \[altera_hps 15.1\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding hps_0 \[altera_hps 15.1\]" 0 0 "Shell" 0 -1 1456688443718 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module hps_0" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1456688443723 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1456688443739 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1456688443746 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1456688443752 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1456688443782 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding led_pio \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding led_pio \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456688443790 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module led_pio" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1456688443825 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding master_non_sec \[altera_jtag_avalon_master 15.1\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding master_non_sec \[altera_jtag_avalon_master 15.1\]" 0 0 "Shell" 0 -1 1456688443827 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1456688443829 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding master_secure \[altera_jtag_avalon_master 15.1\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding master_secure \[altera_jtag_avalon_master 15.1\]" 0 0 "Shell" 0 -1 1456688443833 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module master_secure" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1456688443860 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1456688443861 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1456688443863 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1456688443864 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1456688443865 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Building connections" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Building connections" 0 0 "Shell" 0 -1 1456688443867 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Parameterizing connections" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1456688443966 ""}
{ "Info" "" "" "2016.02.28.14:40:43 Info: Validating" {  } {  } 0 0 "2016.02.28.14:40:43 Info: Validating" 0 0 "Shell" 0 -1 1456688443970 ""}
{ "Info" "" "" "2016.02.28.14:41:06 Info: Done reading input file" {  } {  } 0 0 "2016.02.28.14:41:06 Info: Done reading input file" 0 0 "Shell" 0 -1 1456688466969 ""}
{ "Info" "" "" "2016.02.28.14:41:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.02.28.14:41:14 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456688474358 ""}
{ "Info" "" "" "2016.02.28.14:41:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.02.28.14:41:14 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456688474368 ""}
{ "Info" "" "" "2016.02.28.14:41:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.02.28.14:41:14 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1456688474376 ""}
{ "Info" "" "" "2016.02.28.14:41:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.02.28.14:41:14 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1456688474382 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2016.02.28.14:41:14 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2016.02.28.14:41:14 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1456688474383 ""}
{ "Warning" "" "" "2016.02.28.14:41:14 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2016.02.28.14:41:14 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1456688474383 ""}
{ "Warning" "" "" "2016.02.28.14:41:14 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2016.02.28.14:41:14 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1456688474413 ""}
{ "Info" "" "" "2016.02.28.14:41:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.02.28.14:41:14 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1456688474478 ""}
{ "Info" "" "" "2016.02.28.14:41:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.02.28.14:41:14 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1456688474545 ""}
{ "Info" "" "" "2016.02.28.14:41:29 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2016.02.28.14:41:29 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1456688489572 ""}
{ "Info" "" "" "2016.02.28.14:42:10 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2016.02.28.14:42:10 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1456688530149 ""}
{ "Warning" "" "" "2016.02.28.14:42:11 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2016.02.28.14:42:11 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1456688531646 ""}
{ "Warning" "" "" "2016.02.28.14:42:11 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2016.02.28.14:42:11 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1456688531647 ""}
{ "Warning" "" "" "2016.02.28.14:42:11 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2016.02.28.14:42:11 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1456688531650 ""}
{ "Warning" "" "" "2016.02.28.14:42:11 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2016.02.28.14:42:11 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1456688531651 ""}
{ "Info" "" "" "2016.02.28.14:42:30 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2016.02.28.14:42:30 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1456688550071 ""}
{ "Info" "  ]" "" "2016.02.28.14:42:30 Info: button_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0001_button_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0001_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0001_button_pio_gen" {  } {  } 0 0 "2016.02.28.14:42:30 Info: button_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0001_button_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0001_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0001_button_pio_gen" 0 0 "Shell" 0 -1 1456688550072 ""}
{ "Info" "" "" "2016.02.28.14:42:37 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2016.02.28.14:42:37 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1456688557047 ""}
{ "Info" "" "" "2016.02.28.14:42:37 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2016.02.28.14:42:37 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1456688557057 ""}
{ "Info" "" "" "2016.02.28.14:42:37 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2016.02.28.14:42:37 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1456688557079 ""}
{ "Info" "  ]" "" "2016.02.28.14:42:37 Info: dipsw_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0002_dipsw_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0002_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0002_dipsw_pio_gen" {  } {  } 0 0 "2016.02.28.14:42:37 Info: dipsw_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0002_dipsw_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0002_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0002_dipsw_pio_gen" 0 0 "Shell" 0 -1 1456688557079 ""}
{ "Info" "" "" "2016.02.28.14:42:38 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2016.02.28.14:42:38 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1456688558150 ""}
{ "Info" "" "" "2016.02.28.14:42:38 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2016.02.28.14:42:38 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1456688558165 ""}
{ "Info" "" "" "2016.02.28.14:42:38 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2016.02.28.14:42:38 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1456688558207 ""}
{ "Info" "" "" "2016.02.28.14:42:40 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.02.28.14:42:40 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1456688560766 ""}
{ "Info" "" "" "2016.02.28.14:42:42 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.02.28.14:42:42 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1456688562159 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2016.02.28.14:42:42 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2016.02.28.14:42:42 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1456688562170 ""}
{ "Warning" "" "" "2016.02.28.14:42:42 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2016.02.28.14:42:42 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1456688562172 ""}
{ "Warning" "" "" "2016.02.28.14:42:42 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2016.02.28.14:42:42 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1456688562175 ""}
{ "Info" "" "" "2016.02.28.14:42:46 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2016.02.28.14:42:46 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1456688566973 ""}
{ "Info" "" "" "2016.02.28.14:42:47 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2016.02.28.14:42:47 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1456688567054 ""}
{ "Info" "" "" "2016.02.28.14:42:47 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2016.02.28.14:42:47 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1456688567127 ""}
{ "Info" "  ]" "" "2016.02.28.14:42:47 Info: jtag_uart:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0004_jtag_uart_gen" {  } {  } 0 0 "2016.02.28.14:42:47 Info: jtag_uart:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0004_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0004_jtag_uart_gen" 0 0 "Shell" 0 -1 1456688567133 ""}
{ "Info" "" "" "2016.02.28.14:42:49 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2016.02.28.14:42:49 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1456688569106 ""}
{ "Info" "" "" "2016.02.28.14:42:49 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2016.02.28.14:42:49 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1456688569122 ""}
{ "Info" "" "" "2016.02.28.14:42:49 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2016.02.28.14:42:49 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1456688569148 ""}
{ "Info" "  ]" "" "2016.02.28.14:42:49 Info: led_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0005_led_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0005_led_pio_gen" {  } {  } 0 0 "2016.02.28.14:42:49 Info: led_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0005_led_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0005_led_pio_gen" 0 0 "Shell" 0 -1 1456688569149 ""}
{ "Info" "" "" "2016.02.28.14:42:49 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2016.02.28.14:42:49 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1456688569861 ""}
{ "Info" "" "" "2016.02.28.14:42:49 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2016.02.28.14:42:49 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1456688569870 ""}
{ "Info" "" "" "2016.02.28.14:42:51 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" {  } {  } 0 0 "2016.02.28.14:42:51 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" 0 0 "Shell" 0 -1 1456688571762 ""}
{ "Info" "" "" "2016.02.28.14:42:51 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2016.02.28.14:42:51 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1456688571820 ""}
{ "Info" "  ]" "" "2016.02.28.14:42:51 Info: onchip_memory2_0:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0006_onchip_memory2_0_gen" {  } {  } 0 0 "2016.02.28.14:42:51 Info: onchip_memory2_0:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0006_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0006_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1456688571835 ""}
{ "Info" "" "" "2016.02.28.14:42:53 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2016.02.28.14:42:53 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1456688573593 ""}
{ "Info" "" "" "2016.02.28.14:42:53 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2016.02.28.14:42:53 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1456688573613 ""}
{ "Info" "" "" "2016.02.28.14:42:53 Info: sysid_qsys: Generating Verilog simulation model" {  } {  } 0 0 "2016.02.28.14:42:53 Info: sysid_qsys: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1456688573764 ""}
{ "Warning" "" "" "2016.02.28.14:45:17 Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "2016.02.28.14:45:17 Warning: Parallel compilation is not licensed and has been disabled" 0 0 "Shell" 0 -1 1456688717097 ""}
{ "Info" "" "" "2016.02.28.14:45:17 Info: sysid_qsys: Generated simulation model soc_system_sysid_qsys.vo" {  } {  } 0 0 "2016.02.28.14:45:17 Info: sysid_qsys: Generated simulation model soc_system_sysid_qsys.vo" 0 0 "Shell" 0 -1 1456688717254 ""}
{ "Info" "" "" "2016.02.28.14:45:17 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2016.02.28.14:45:17 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1456688717287 ""}
{ "Info" "" "" "2016.02.28.14:45:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:45:23 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688723251 ""}
{ "Info" "" "" "2016.02.28.14:45:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:45:23 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688723646 ""}
{ "Info" "" "" "2016.02.28.14:45:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:45:24 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688724070 ""}
{ "Info" "" "" "2016.02.28.14:45:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:45:24 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688724518 ""}
{ "Info" "" "" "2016.02.28.14:45:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:45:26 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688726587 ""}
{ "Info" "" "" "2016.02.28.14:45:27 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:45:27 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688727026 ""}
{ "Info" "" "" "2016.02.28.14:45:27 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:45:27 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688727413 ""}
{ "Info" "" "" "2016.02.28.14:45:33 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2016.02.28.14:45:33 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1456688733421 ""}
{ "Info" "" "" "2016.02.28.14:45:35 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2016.02.28.14:45:35 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1456688735161 ""}
{ "Info" "" "" "2016.02.28.14:45:35 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2016.02.28.14:45:35 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1456688735254 ""}
{ "Info" "" "" "2016.02.28.14:45:35 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2016.02.28.14:45:35 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1456688735310 ""}
{ "Info" "" "" "2016.02.28.14:45:35 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2016.02.28.14:45:35 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1456688735479 ""}
{ "Info" "" "" "2016.02.28.14:45:38 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2016.02.28.14:45:38 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1456688738610 ""}
{ "Info" "" "" "2016.02.28.14:45:39 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2016.02.28.14:45:39 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1456688740000 ""}
{ "Info" "" "" "2016.02.28.14:45:41 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2016.02.28.14:45:41 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1456688741444 ""}
{ "Info" "" "" "2016.02.28.14:45:42 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2016.02.28.14:45:42 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1456688742421 ""}
{ "Info" "" "" "2016.02.28.14:45:42 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2016.02.28.14:45:42 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1456688742515 ""}
{ "Info" "" "" "2016.02.28.14:45:42 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2016.02.28.14:45:42 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1456688742758 ""}
{ "Info" "" "" "2016.02.28.14:45:42 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2016.02.28.14:45:42 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1456688742776 ""}
{ "Info" "" "" "2016.02.28.14:45:42 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2016.02.28.14:45:42 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1456688742875 ""}
{ "Info" "" "" "2016.02.28.14:45:43 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2016.02.28.14:45:43 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1456688743113 ""}
{ "Info" "" "" "2016.02.28.14:45:43 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2016.02.28.14:45:43 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1456688743129 ""}
{ "Info" "" "" "2016.02.28.14:45:43 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" {  } {  } 0 0 "2016.02.28.14:45:43 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" 0 0 "Shell" 0 -1 1456688743210 ""}
{ "Info" "" "" "2016.02.28.14:45:43 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2016.02.28.14:45:43 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1456688743492 ""}
{ "Info" "" "" "2016.02.28.14:45:43 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2016.02.28.14:45:43 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1456688743711 ""}
{ "Info" "" "" "2016.02.28.14:45:43 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" {  } {  } 0 0 "2016.02.28.14:45:43 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" 0 0 "Shell" 0 -1 1456688743974 ""}
{ "Info" "" "" "2016.02.28.14:45:44 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2016.02.28.14:45:44 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1456688744218 ""}
{ "Info" "" "" "2016.02.28.14:45:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.02.28.14:45:44 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1456688744639 ""}
{ "Info" "" "" "2016.02.28.14:45:44 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2016.02.28.14:45:44 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1456688744792 ""}
{ "Info" "" "" "2016.02.28.14:45:45 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2016.02.28.14:45:45 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1456688745010 ""}
{ "Info" "" "" "2016.02.28.14:45:45 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2016.02.28.14:45:45 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1456688745198 ""}
{ "Info" "" "" "2016.02.28.14:45:45 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2016.02.28.14:45:45 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1456688745385 ""}
{ "Info" "" "" "2016.02.28.14:45:45 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2016.02.28.14:45:45 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1456688745633 ""}
{ "Info" "" "" "2016.02.28.14:45:46 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" {  } {  } 0 0 "2016.02.28.14:45:46 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" 0 0 "Shell" 0 -1 1456688746245 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2016.02.28.14:45:46 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:46 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688746299 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.02.28.14:45:46 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:46 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688746300 ""}
{ "Info" "" "" "2016.02.28.14:45:47 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2016.02.28.14:45:47 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1456688747536 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.02.28.14:45:47 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:47 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688747656 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2016.02.28.14:45:47 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:47 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688747659 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.02.28.14:45:47 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:47 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688747661 ""}
{ "Info" "" "" "2016.02.28.14:45:47 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.02.28.14:45:47 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1456688747786 ""}
{ "Info" "" "" "2016.02.28.14:45:47 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2016.02.28.14:45:47 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1456688747885 ""}
{ "Info" "" "" "2016.02.28.14:45:48 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2016.02.28.14:45:48 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1456688748146 ""}
{ "Info" "" "" "2016.02.28.14:45:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.02.28.14:45:48 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1456688748929 ""}
{ "Info" "" "" "2016.02.28.14:45:49 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2016.02.28.14:45:49 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1456688749396 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:45:49 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:49 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688749397 ""}
{ "Info" "" "" "2016.02.28.14:45:50 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2016.02.28.14:45:50 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1456688750164 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:45:50 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:50 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688750169 ""}
{ "Info" "" "" "2016.02.28.14:45:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.02.28.14:45:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1456688750624 ""}
{ "Info" "" "" "2016.02.28.14:45:51 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2016.02.28.14:45:51 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1456688751012 ""}
{ "Info" "" "" "2016.02.28.14:45:51 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2016.02.28.14:45:51 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1456688751376 ""}
{ "Info" "" "" "2016.02.28.14:45:51 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.02.28.14:45:51 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1456688751792 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:45:51 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:51 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688751794 ""}
{ "Info" "" "" "2016.02.28.14:45:52 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2016.02.28.14:45:52 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1456688752160 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:45:52 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:52 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688752161 ""}
{ "Info" "" "" "2016.02.28.14:45:52 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2016.02.28.14:45:52 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1456688752290 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:45:52 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:52 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688752301 ""}
{ "Info" "" "" "2016.02.28.14:45:52 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2016.02.28.14:45:52 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1456688752465 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.02.28.14:45:52 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:52 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688752479 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.02.28.14:45:52 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:52 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688752481 ""}
{ "Info" "" "" "2016.02.28.14:45:53 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2016.02.28.14:45:53 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1456688753692 ""}
{ "Info" "" "" "2016.02.28.14:45:54 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2016.02.28.14:45:54 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1456688754583 ""}
{ "Info" "" "" "2016.02.28.14:45:54 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2016.02.28.14:45:54 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1456688754614 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.02.28.14:45:54 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:54 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688754658 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2016.02.28.14:45:54 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:54 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688754804 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.02.28.14:45:54 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:54 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688754805 ""}
{ "Info" "" "" "2016.02.28.14:45:54 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.02.28.14:45:54 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1456688754941 ""}
{ "Info" "" "" "2016.02.28.14:45:55 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.02.28.14:45:55 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1456688755169 ""}
{ "Info" "" "" "2016.02.28.14:45:55 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.02.28.14:45:55 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1456688755606 ""}
{ "Info" "" "" "2016.02.28.14:45:55 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.02.28.14:45:55 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1456688755878 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:45:55 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:55 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688755879 ""}
{ "Info" "" "" "2016.02.28.14:45:56 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.02.28.14:45:56 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1456688756171 ""}
{ "Info" "" "" "2016.02.28.14:45:56 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.02.28.14:45:56 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1456688756470 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:45:56 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:56 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688756472 ""}
{ "Info" "" "" "2016.02.28.14:45:57 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2016.02.28.14:45:57 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1456688757123 ""}
{ "Info" "verbosity_pkg.sv" "" "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688757124 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688757125 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688757126 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688757127 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688757129 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688757165 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" {  } {  } 0 0 "2016.02.28.14:45:57 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1456688757166 ""}
{ "Info" "" "" "2016.02.28.14:45:57 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.02.28.14:45:57 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1456688757523 ""}
{ "Info" "" "" "2016.02.28.14:45:57 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.02.28.14:45:57 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1456688757661 ""}
{ "Info" "" "" "2016.02.28.14:45:57 Info: soc_system: Done \"soc_system\" with 63 modules, 99 files" {  } {  } 0 0 "2016.02.28.14:45:57 Info: soc_system: Done \"soc_system\" with 63 modules, 99 files" 0 0 "Shell" 0 -1 1456688757671 ""}
{ "Info" "" "" "2016.02.28.14:45:58 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.02.28.14:45:58 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1456688758066 ""}
{ "Info" "" "" "2016.02.28.14:45:58 Info: Finished: Create simulation model" {  } {  } 0 0 "2016.02.28.14:45:58 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1456688758066 ""}
{ "Info" "" "" "2016.02.28.14:45:58 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2016.02.28.14:45:58 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1456688758066 ""}
{ "Info" "" --use-relative-paths=true" "" "2016.02.28.14:45:58 Info: sim-script-gen --spd=\"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2016.02.28.14:45:58 Info: sim-script-gen --spd=\"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1456688758084 ""}
{ "Info" " --use-relative-paths=true" "" "2016.02.28.14:45:58 Info: Doing: ip-make-simscript --spd=C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2016.02.28.14:45:58 Info: Doing: ip-make-simscript --spd=C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system\\soc_system.spd --output-directory=C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1456688758184 ""}
{ "Info" " directory:" "" "2016.02.28.14:46:36 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2016.02.28.14:46:36 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1456688796727 ""}
{ "Info" "msim_setup.tcl" "" "2016.02.28.14:46:36 Info:     mentor" {  } {  } 0 0 "2016.02.28.14:46:36 Info:     mentor" 0 0 "Shell" 0 -1 1456688796738 ""}
{ "Info" " directory:" "" "2016.02.28.14:46:36 Info: Generating the following file(s) for VCS simulator in C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2016.02.28.14:46:36 Info: Generating the following file(s) for VCS simulator in C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1456688796765 ""}
{ "Info" "vcs_setup.sh" "" "2016.02.28.14:46:36 Info:     synopsys/vcs" {  } {  } 0 0 "2016.02.28.14:46:36 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1456688796842 ""}
{ "Info" " directory:" "" "2016.02.28.14:46:36 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2016.02.28.14:46:36 Info: Generating the following file(s) for VCSMX simulator in C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1456688796876 ""}
{ "Info" "synopsys_sim.setup" "" "2016.02.28.14:46:36 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.02.28.14:46:36 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1456688796931 ""}
{ "Info" "vcsmx_setup.sh" "" "2016.02.28.14:46:36 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.02.28.14:46:36 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1456688796941 ""}
{ "Info" " directory:" "" "2016.02.28.14:46:37 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2016.02.28.14:46:37 Info: Generating the following file(s) for NCSIM simulator in C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1456688797055 ""}
{ "Info" "cds.lib" "" "2016.02.28.14:46:37 Info:     cadence" {  } {  } 0 0 "2016.02.28.14:46:37 Info:     cadence" 0 0 "Shell" 0 -1 1456688797066 ""}
{ "Info" "hdl.var" "" "2016.02.28.14:46:38 Info:     cadence" {  } {  } 0 0 "2016.02.28.14:46:38 Info:     cadence" 0 0 "Shell" 0 -1 1456688798351 ""}
{ "Info" "ncsim_setup.sh" "" "2016.02.28.14:46:38 Info:     cadence" {  } {  } 0 0 "2016.02.28.14:46:38 Info:     cadence" 0 0 "Shell" 0 -1 1456688798397 ""}
{ "Info" " directory" "" "2016.02.28.14:46:38 Info:     57 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2016.02.28.14:46:38 Info:     57 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1456688798509 ""}
{ "Info" " directory:" "" "2016.02.28.14:46:38 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2016.02.28.14:46:38 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1456688798639 ""}
{ "Info" "rivierapro_setup.tcl" "" "2016.02.28.14:46:38 Info:     aldec" {  } {  } 0 0 "2016.02.28.14:46:38 Info:     aldec" 0 0 "Shell" 0 -1 1456688798798 ""}
{ "Info" "." "" "2016.02.28.14:46:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" {  } {  } 0 0 "2016.02.28.14:46:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/simulation" 0 0 "Shell" 0 -1 1456688798800 ""}
{ "Info" "" "" "2016.02.28.14:46:38 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2016.02.28.14:46:38 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1456688798880 ""}
{ "Info" "" "" "2016.02.28.14:46:38 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.02.28.14:46:38 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1456688798881 ""}
{ "Info" "" "" "2016.02.28.14:46:38 Info: qsys-generate \"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2016.02.28.14:46:38 Info: qsys-generate \"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1456688798882 ""}
{ "Info" "soc_system.qsys" "" "2016.02.28.14:46:38 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2016.02.28.14:46:38 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1456688798888 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Reading input file" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Reading input file" 0 0 "Shell" 0 -1 1456688800011 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding button_pio \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding button_pio \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456688800148 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Parameterizing module button_pio" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1456688800149 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1456688800150 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1456688800151 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding dipsw_pio \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding dipsw_pio \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456688800169 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1456688800170 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding hps_0 \[altera_hps 15.1\]" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding hps_0 \[altera_hps 15.1\]" 0 0 "Shell" 0 -1 1456688800171 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Parameterizing module hps_0" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1456688800180 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1456688800210 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1456688800210 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1456688800211 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1456688800212 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding led_pio \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding led_pio \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456688800213 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Parameterizing module led_pio" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1456688800213 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding master_non_sec \[altera_jtag_avalon_master 15.1\]" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding master_non_sec \[altera_jtag_avalon_master 15.1\]" 0 0 "Shell" 0 -1 1456688800214 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1456688800215 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding master_secure \[altera_jtag_avalon_master 15.1\]" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding master_secure \[altera_jtag_avalon_master 15.1\]" 0 0 "Shell" 0 -1 1456688800218 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Parameterizing module master_secure" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1456688800219 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1456688800220 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1456688800220 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]\n2016.02.28.14:46:40 Info: Parameterizing module sysid_qsys\n2016.02.28.14:46:40 Info: Building connections\n2016.02.28.14:46:40 Info: Parameterizing connections" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]\n2016.02.28.14:46:40 Info: Parameterizing module sysid_qsys\n2016.02.28.14:46:40 Info: Building connections\n2016.02.28.14:46:40 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1456688800261 ""}
{ "Info" "" "" "2016.02.28.14:46:40 Info: Validating" {  } {  } 0 0 "2016.02.28.14:46:40 Info: Validating" 0 0 "Shell" 0 -1 1456688800353 ""}
{ "Info" "" "" "2016.02.28.14:47:05 Info: Done reading input file" {  } {  } 0 0 "2016.02.28.14:47:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1456688825621 ""}
{ "Info" "" "" "2016.02.28.14:47:11 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.02.28.14:47:11 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456688831923 ""}
{ "Info" "" "" "2016.02.28.14:47:11 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.02.28.14:47:11 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456688831929 ""}
{ "Info" "" "" "2016.02.28.14:47:11 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.02.28.14:47:11 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1456688831930 ""}
{ "Info" "" "" "2016.02.28.14:47:11 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.02.28.14:47:11 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1456688831930 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2016.02.28.14:47:11 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2016.02.28.14:47:11 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1456688831931 ""}
{ "Warning" "" "" "2016.02.28.14:47:11 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2016.02.28.14:47:11 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1456688831931 ""}
{ "Warning" "" "" "2016.02.28.14:47:11 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2016.02.28.14:47:11 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1456688831931 ""}
{ "Info" "" "" "2016.02.28.14:47:11 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.02.28.14:47:11 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1456688831935 ""}
{ "Info" "" "" "2016.02.28.14:47:11 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.02.28.14:47:11 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1456688831936 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.02.28.14:47:39 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1456688859178 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1456688859179 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info:" {  } {  } 0 0 "2016.02.28.14:47:39 Info:" 0 0 "Shell" 0 -1 1456688859179 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1456688859180 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: qsys-generate \"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2016.02.28.14:47:39 Info: qsys-generate \"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\Royai_2\\Documents\\College\\Senior Project\\de1_soc_GHRD\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1456688859181 ""}
{ "Info" "soc_system.qsys" "" "2016.02.28.14:47:39 Info: Loading de1_soc_GHRD" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Loading de1_soc_GHRD" 0 0 "Shell" 0 -1 1456688859191 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Reading input file" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Reading input file" 0 0 "Shell" 0 -1 1456688859728 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding button_pio \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding button_pio \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456688859734 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module button_pio" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1456688859734 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding clk_0 \[clock_source 15.1\]" 0 0 "Shell" 0 -1 1456688859735 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module clk_0" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1456688859736 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding dipsw_pio \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding dipsw_pio \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456688859737 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1456688859737 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding hps_0 \[altera_hps 15.1\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding hps_0 \[altera_hps 15.1\]" 0 0 "Shell" 0 -1 1456688859738 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module hps_0" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1456688859742 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1456688859751 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1456688859751 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]" 0 0 "Shell" 0 -1 1456688859752 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1456688859753 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding led_pio \[altera_avalon_pio 15.1\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding led_pio \[altera_avalon_pio 15.1\]" 0 0 "Shell" 0 -1 1456688859754 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module led_pio" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1456688859754 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding master_non_sec \[altera_jtag_avalon_master 15.1\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding master_non_sec \[altera_jtag_avalon_master 15.1\]" 0 0 "Shell" 0 -1 1456688859755 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module master_non_sec" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module master_non_sec" 0 0 "Shell" 0 -1 1456688859756 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding master_secure \[altera_jtag_avalon_master 15.1\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding master_secure \[altera_jtag_avalon_master 15.1\]" 0 0 "Shell" 0 -1 1456688859757 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module master_secure" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module master_secure" 0 0 "Shell" 0 -1 1456688859758 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]" 0 0 "Shell" 0 -1 1456688859759 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1456688859759 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1456688859765 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1456688859766 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Building connections" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Building connections" 0 0 "Shell" 0 -1 1456688859766 ""}
{ "Info" "" "" "2016.02.28.14:47:39 Info: Parameterizing connections\n2016.02.28.14:47:39 Info: Validating" {  } {  } 0 0 "2016.02.28.14:47:39 Info: Parameterizing connections\n2016.02.28.14:47:39 Info: Validating" 0 0 "Shell" 0 -1 1456688859810 ""}
{ "Info" "" "" "2016.02.28.14:48:01 Info: Done reading input file" {  } {  } 0 0 "2016.02.28.14:48:01 Info: Done reading input file" 0 0 "Shell" 0 -1 1456688881281 ""}
{ "Info" "" "" "2016.02.28.14:48:08 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.02.28.14:48:08 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456688888013 ""}
{ "Info" "" "" "2016.02.28.14:48:08 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2016.02.28.14:48:08 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1456688888013 ""}
{ "Info" "" "" "2016.02.28.14:48:08 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.02.28.14:48:08 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1456688888014 ""}
{ "Info" "" "" "2016.02.28.14:48:08 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.02.28.14:48:08 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1456688888014 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2016.02.28.14:48:08 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2016.02.28.14:48:08 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1456688888014 ""}
{ "Warning" "" "" "2016.02.28.14:48:08 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2016.02.28.14:48:08 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1456688888015 ""}
{ "Warning" "" "" "2016.02.28.14:48:08 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2016.02.28.14:48:08 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1456688888015 ""}
{ "Info" "" "" "2016.02.28.14:48:08 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2016.02.28.14:48:08 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1456688888019 ""}
{ "Info" "" "" "2016.02.28.14:48:08 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2016.02.28.14:48:08 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1456688888019 ""}
{ "Info" "" "" "2016.02.28.14:48:24 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2016.02.28.14:48:24 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1456688904455 ""}
{ "Info" "" "" "2016.02.28.14:48:38 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2016.02.28.14:48:38 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1456688918378 ""}
{ "Warning" "" "" "2016.02.28.14:48:39 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2016.02.28.14:48:39 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1456688919188 ""}
{ "Warning" "" "" "2016.02.28.14:48:39 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2016.02.28.14:48:39 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1456688919189 ""}
{ "Warning" "" "" "2016.02.28.14:48:39 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2016.02.28.14:48:39 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1456688919191 ""}
{ "Warning" "" "" "2016.02.28.14:48:39 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2016.02.28.14:48:39 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1456688919192 ""}
{ "Info" "" "" "2016.02.28.14:48:52 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2016.02.28.14:48:52 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1456688932342 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2016.02.28.14:48:52 Info: button_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0054_button_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0054_button_pio_gen/" {  } {  } 0 0 "2016.02.28.14:48:52 Info: button_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0054_button_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0054_button_pio_gen/" 0 0 "Shell" 0 -1 1456688932343 ""}
{ "Info" "" "" "2016.02.28.14:48:55 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2016.02.28.14:48:55 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1456688935151 ""}
{ "Info" "" "" "2016.02.28.14:48:55 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2016.02.28.14:48:55 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1456688935159 ""}
{ "Info" "" "" "2016.02.28.14:48:55 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2016.02.28.14:48:55 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1456688935261 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2016.02.28.14:48:55 Info: dipsw_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0055_dipsw_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0055_dipsw_pio_gen/" {  } {  } 0 0 "2016.02.28.14:48:55 Info: dipsw_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0055_dipsw_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0055_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1456688935262 ""}
{ "Info" "" "" "2016.02.28.14:48:56 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2016.02.28.14:48:56 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1456688936025 ""}
{ "Info" "" "" "2016.02.28.14:48:56 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2016.02.28.14:48:56 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1456688936031 ""}
{ "Info" "" "" "2016.02.28.14:48:56 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2016.02.28.14:48:56 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1456688936036 ""}
{ "Info" "" "" "2016.02.28.14:48:58 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.02.28.14:48:58 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1456688938068 ""}
{ "Info" "" "" "2016.02.28.14:48:59 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.02.28.14:48:59 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1456688939400 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2016.02.28.14:48:59 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2016.02.28.14:48:59 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1456688939410 ""}
{ "Warning" "" "" "2016.02.28.14:48:59 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2016.02.28.14:48:59 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1456688939412 ""}
{ "Warning" "" "" "2016.02.28.14:48:59 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2016.02.28.14:48:59 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1456688939414 ""}
{ "Info" "" "" "2016.02.28.14:49:02 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2016.02.28.14:49:02 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1456688942515 ""}
{ "Info" "" "" "2016.02.28.14:49:02 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2016.02.28.14:49:02 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1456688942648 ""}
{ "Info" "" "" "2016.02.28.14:49:02 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2016.02.28.14:49:02 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1456688942704 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2016.02.28.14:49:02 Info: jtag_uart:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0057_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0057_jtag_uart_gen/" {  } {  } 0 0 "2016.02.28.14:49:02 Info: jtag_uart:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0057_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0057_jtag_uart_gen/" 0 0 "Shell" 0 -1 1456688942705 ""}
{ "Info" "" "" "2016.02.28.14:49:03 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2016.02.28.14:49:03 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1456688943976 ""}
{ "Info" "" "" "2016.02.28.14:49:04 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2016.02.28.14:49:04 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1456688944129 ""}
{ "Info" "" "" "2016.02.28.14:49:04 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2016.02.28.14:49:04 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1456688944150 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2016.02.28.14:49:04 Info: led_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0058_led_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0058_led_pio_gen/" {  } {  } 0 0 "2016.02.28.14:49:04 Info: led_pio:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0058_led_pio_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0058_led_pio_gen/" 0 0 "Shell" 0 -1 1456688944150 ""}
{ "Info" "" "" "2016.02.28.14:49:04 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2016.02.28.14:49:04 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1456688944796 ""}
{ "Info" "" "" "2016.02.28.14:49:04 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2016.02.28.14:49:04 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1456688944804 ""}
{ "Info" "" "" "2016.02.28.14:49:05 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" {  } {  } 0 0 "2016.02.28.14:49:05 Info: master_non_sec: \"soc_system\" instantiated altera_jtag_avalon_master \"master_non_sec\"" 0 0 "Shell" 0 -1 1456688945750 ""}
{ "Info" "" "" "2016.02.28.14:49:06 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2016.02.28.14:49:06 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1456688946002 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2016.02.28.14:49:06 Info: onchip_memory2_0:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0059_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0059_onchip_memory2_0_gen/" {  } {  } 0 0 "2016.02.28.14:49:06 Info: onchip_memory2_0:   Generation command is \[exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0059_onchip_memory2_0_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/Royai_2/AppData/Local/Temp/alt6859_1002434332797973512.dir/0059_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1456688946003 ""}
{ "Info" "" "" "2016.02.28.14:49:07 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2016.02.28.14:49:07 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1456688947662 ""}
{ "Info" "" "" "2016.02.28.14:49:07 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2016.02.28.14:49:07 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1456688947681 ""}
{ "Info" "" "" "2016.02.28.14:49:07 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2016.02.28.14:49:07 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1456688947828 ""}
{ "Info" "" "" "2016.02.28.14:49:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:49:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688953191 ""}
{ "Info" "" "" "2016.02.28.14:49:15 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:49:15 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688955189 ""}
{ "Info" "" "" "2016.02.28.14:49:15 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:49:15 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688955581 ""}
{ "Info" "" "" "2016.02.28.14:49:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:49:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688955965 ""}
{ "Info" "" "" "2016.02.28.14:49:16 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:49:16 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688956369 ""}
{ "Info" "" "" "2016.02.28.14:49:16 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:49:16 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688956743 ""}
{ "Info" "" "" "2016.02.28.14:49:17 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.02.28.14:49:17 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1456688957350 ""}
{ "Info" "" "" "2016.02.28.14:49:21 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2016.02.28.14:49:21 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1456688961400 ""}
{ "Info" "" "" "2016.02.28.14:49:22 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2016.02.28.14:49:22 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1456688962720 ""}
{ "Info" "" "" "2016.02.28.14:49:22 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2016.02.28.14:49:22 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1456688962863 ""}
{ "Info" "" "" "2016.02.28.14:49:22 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2016.02.28.14:49:22 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1456688962889 ""}
{ "Info" "" "" "2016.02.28.14:49:22 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2016.02.28.14:49:22 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1456688962897 ""}
{ "Info" "" "" "2016.02.28.14:49:23 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2016.02.28.14:49:23 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1456688963554 ""}
{ "Info" "" "" "2016.02.28.14:49:25 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2016.02.28.14:49:25 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1456688965584 ""}
{ "Info" "" "" "2016.02.28.14:49:25 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2016.02.28.14:49:25 Info: jtag_phy_embedded_in_jtag_master: \"master_non_sec\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1456688965743 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: timing_adt: \"master_non_sec\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1456688966186 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: fifo: \"master_non_sec\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1456688966246 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: b2p: \"master_non_sec\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1456688966261 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: p2b: \"master_non_sec\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1456688966276 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: transacto: \"master_non_sec\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1456688966289 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: b2p_adapter: \"master_non_sec\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1456688966386 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: p2b_adapter: \"master_non_sec\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1456688966400 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: master_non_sec_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_non_sec_master_translator\"" 0 0 "Shell" 0 -1 1456688966455 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1456688966472 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1456688966489 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: master_non_sec_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_non_sec_master_agent\"" 0 0 "Shell" 0 -1 1456688966562 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1456688966576 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1456688966624 ""}
{ "Info" "" "" "2016.02.28.14:49:26 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2016.02.28.14:49:26 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1456688966891 ""}
{ "Info" "" "" "2016.02.28.14:49:27 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2016.02.28.14:49:27 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1456688967139 ""}
{ "Info" "" "" "2016.02.28.14:49:27 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2016.02.28.14:49:27 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1456688967533 ""}
{ "Info" "" "" "2016.02.28.14:49:27 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2016.02.28.14:49:27 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1456688967780 ""}
{ "Info" "" "" "2016.02.28.14:49:27 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2016.02.28.14:49:27 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1456688967934 ""}
{ "Info" "" "" "2016.02.28.14:49:27 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" {  } {  } 0 0 "2016.02.28.14:49:27 Info: master_non_sec_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_non_sec_master_limiter\"" 0 0 "Shell" 0 -1 1456688967950 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2016.02.28.14:49:28 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:28 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688968089 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.02.28.14:49:28 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:28 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688968090 ""}
{ "Info" "" "" "2016.02.28.14:49:28 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2016.02.28.14:49:28 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1456688968103 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.02.28.14:49:28 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:28 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688968709 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2016.02.28.14:49:28 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:28 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688968709 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.02.28.14:49:28 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:28 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688968711 ""}
{ "Info" "" "" "2016.02.28.14:49:28 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.02.28.14:49:28 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1456688968915 ""}
{ "Info" "" "" "2016.02.28.14:49:29 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2016.02.28.14:49:29 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1456688969560 ""}
{ "Info" "" "" "2016.02.28.14:49:29 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2016.02.28.14:49:29 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1456688969870 ""}
{ "Info" "" "" "2016.02.28.14:49:30 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.02.28.14:49:30 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1456688970345 ""}
{ "Info" "" "" "2016.02.28.14:49:30 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2016.02.28.14:49:30 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1456688970827 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:49:30 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:30 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688970828 ""}
{ "Info" "" "" "2016.02.28.14:49:30 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2016.02.28.14:49:30 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1456688970936 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:49:30 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:30 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688970937 ""}
{ "Info" "" "" "2016.02.28.14:49:31 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.02.28.14:49:31 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1456688971051 ""}
{ "Info" "" "" "2016.02.28.14:49:31 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2016.02.28.14:49:31 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1456688971098 ""}
{ "Info" "" "" "2016.02.28.14:49:31 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2016.02.28.14:49:31 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1456688971172 ""}
{ "Info" "" "" "2016.02.28.14:49:31 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.02.28.14:49:31 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1456688971516 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:49:31 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:31 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688971517 ""}
{ "Info" "" "" "2016.02.28.14:49:31 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2016.02.28.14:49:31 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1456688972000 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:49:32 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:32 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688972001 ""}
{ "Info" "" "" "2016.02.28.14:49:32 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2016.02.28.14:49:32 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1456688972563 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:49:32 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:32 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688972564 ""}
{ "Info" "" "" "2016.02.28.14:49:32 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2016.02.28.14:49:32 Info: hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1456688972701 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.02.28.14:49:32 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:32 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688972850 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.02.28.14:49:32 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:32 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688972851 ""}
{ "Info" "" "" "2016.02.28.14:49:34 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2016.02.28.14:49:34 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1456688974577 ""}
{ "Info" "" "" "2016.02.28.14:49:35 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2016.02.28.14:49:35 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1456688975498 ""}
{ "Info" "" "" "2016.02.28.14:49:35 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2016.02.28.14:49:35 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1456688975509 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.02.28.14:49:35 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:35 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688975531 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2016.02.28.14:49:35 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:35 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688975533 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.02.28.14:49:35 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:35 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688975550 ""}
{ "Info" "" "" "2016.02.28.14:49:35 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.02.28.14:49:35 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1456688975632 ""}
{ "Info" "" "" "2016.02.28.14:49:35 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.02.28.14:49:35 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1456688975683 ""}
{ "Info" "" "" "2016.02.28.14:49:35 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.02.28.14:49:35 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1456688975769 ""}
{ "Info" "" "" "2016.02.28.14:49:35 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.02.28.14:49:35 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1456688975871 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:49:35 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:35 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688975872 ""}
{ "Info" "" "" "2016.02.28.14:49:35 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.02.28.14:49:35 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1456688975899 ""}
{ "Info" "" "" "2016.02.28.14:49:36 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.02.28.14:49:36 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1456688976413 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.02.28.14:49:36 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.02.28.14:49:36 Info: Reusing file C:/Users/Royai_2/Documents/College/Senior Project/de1_soc_GHRD/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1456688976414 ""}
{ "Info" "" "" "2016.02.28.14:52:29 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2016.02.28.14:52:29 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1456689149057 ""}
{ "Info" "" "" "2016.02.28.14:52:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.02.28.14:52:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1456689150158 ""}
{ "Info" "" "" "2016.02.28.14:52:30 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.02.28.14:52:30 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1456689150310 ""}
{ "Info" "" "" "2016.02.28.14:52:30 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" {  } {  } 0 0 "2016.02.28.14:52:30 Info: soc_system: Done \"soc_system\" with 63 modules, 129 files" 0 0 "Shell" 0 -1 1456689150447 ""}
{ "Info" "" "" "2016.02.28.14:52:37 Info: qsys-generate succeeded." {  } {  } 0 0 "2016.02.28.14:52:37 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1456689157935 ""}
{ "Info" "" "" "2016.02.28.14:52:37 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2016.02.28.14:52:37 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1456689157936 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1456689179661 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1456689179663 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1456689270130 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1456689270131 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/altera/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1456689322190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 24 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456689322219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 28 14:55:22 2016 " "Processing ended: Sun Feb 28 14:55:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456689322219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:20:50 " "Elapsed time: 00:20:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456689322219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:41 " "Total CPU time (on all processors): 00:13:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456689322219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1456689322219 ""}
