#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001e8ea1189b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e8ea118b40 .scope module, "tb" "tb" 3 23;
 .timescale -12 -12;
L_000001e8ea23a970 .functor NOT 1, L_000001e8ea2a3d90, C4<0>, C4<0>, C4<0>;
L_000001e8ea678e30 .functor XOR 1, L_000001e8ea2a3bb0, L_000001e8ea2a3c50, C4<0>, C4<0>;
L_000001e8ea679680 .functor XOR 1, L_000001e8ea678e30, L_000001e8ea2a3cf0, C4<0>, C4<0>;
v000001e8ea2a4b50_0 .net *"_ivl_10", 0 0, L_000001e8ea2a3cf0;  1 drivers
v000001e8ea2a43d0_0 .net *"_ivl_12", 0 0, L_000001e8ea679680;  1 drivers
v000001e8ea2a4e70_0 .net *"_ivl_2", 0 0, L_000001e8ea2a3b10;  1 drivers
v000001e8ea2a3930_0 .net *"_ivl_4", 0 0, L_000001e8ea2a3bb0;  1 drivers
v000001e8ea2a34d0_0 .net *"_ivl_6", 0 0, L_000001e8ea2a3c50;  1 drivers
v000001e8ea2a4830_0 .net *"_ivl_8", 0 0, L_000001e8ea678e30;  1 drivers
v000001e8ea2a31b0_0 .var "clk", 0 0;
v000001e8ea2a3250_0 .net "reset", 0 0, v000001e8ea2a4dd0_0;  1 drivers
v000001e8ea2a3390_0 .var/2u "stats1", 159 0;
v000001e8ea2a45b0_0 .var/2u "strobe", 0 0;
v000001e8ea2a3e30_0 .net "tb_match", 0 0, L_000001e8ea2a3d90;  1 drivers
v000001e8ea2a3430_0 .net "tb_mismatch", 0 0, L_000001e8ea23a970;  1 drivers
v000001e8ea2a4a10_0 .net "w", 0 0, v000001e8ea2a3a70_0;  1 drivers
v000001e8ea2a4650_0 .net "z_dut", 0 0, L_000001e8ea6795a0;  1 drivers
v000001e8ea2a4bf0_0 .net "z_ref", 0 0, L_000001e8ea679760;  1 drivers
E_000001e8ea231b30/0 .event negedge, v000001e8ea228fd0_0;
E_000001e8ea231b30/1 .event posedge, v000001e8ea228fd0_0;
E_000001e8ea231b30 .event/or E_000001e8ea231b30/0, E_000001e8ea231b30/1;
L_000001e8ea2a3b10 .concat [ 1 0 0 0], L_000001e8ea679760;
L_000001e8ea2a3bb0 .concat [ 1 0 0 0], L_000001e8ea679760;
L_000001e8ea2a3c50 .concat [ 1 0 0 0], L_000001e8ea6795a0;
L_000001e8ea2a3cf0 .concat [ 1 0 0 0], L_000001e8ea679760;
L_000001e8ea2a3d90 .cmp/eeq 1, L_000001e8ea2a3b10, L_000001e8ea679680;
S_000001e8ea23a000 .scope module, "good1" "RefModule" 3 64, 4 2 0, S_000001e8ea118b40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_000001e8ea23a190 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_000001e8ea23a1c8 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
P_000001e8ea23a200 .param/l "C" 0 4 9, +C4<00000000000000000000000000000010>;
P_000001e8ea23a238 .param/l "D" 0 4 9, +C4<00000000000000000000000000000011>;
P_000001e8ea23a270 .param/l "E" 0 4 9, +C4<00000000000000000000000000000100>;
P_000001e8ea23a2a8 .param/l "F" 0 4 9, +C4<00000000000000000000000000000101>;
L_000001e8ea679760 .functor OR 1, L_000001e8ea2a4ab0, L_000001e8ea2a41f0, C4<0>, C4<0>;
v000001e8ea229610_0 .net *"_ivl_0", 31 0, L_000001e8ea2a3570;  1 drivers
L_000001e8ea630118 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e8ea228d50_0 .net *"_ivl_11", 28 0, L_000001e8ea630118;  1 drivers
L_000001e8ea630160 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v000001e8ea229110_0 .net/2u *"_ivl_12", 31 0, L_000001e8ea630160;  1 drivers
v000001e8ea228f30_0 .net *"_ivl_14", 0 0, L_000001e8ea2a41f0;  1 drivers
L_000001e8ea630088 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e8ea2288f0_0 .net *"_ivl_3", 28 0, L_000001e8ea630088;  1 drivers
L_000001e8ea6300d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e8ea2287b0_0 .net/2u *"_ivl_4", 31 0, L_000001e8ea6300d0;  1 drivers
v000001e8ea229570_0 .net *"_ivl_6", 0 0, L_000001e8ea2a4ab0;  1 drivers
v000001e8ea228e90_0 .net *"_ivl_8", 31 0, L_000001e8ea2a4c90;  1 drivers
v000001e8ea228fd0_0 .net "clk", 0 0, v000001e8ea2a31b0_0;  1 drivers
v000001e8ea2291b0_0 .var "next", 2 0;
v000001e8ea2296b0_0 .net "reset", 0 0, v000001e8ea2a4dd0_0;  alias, 1 drivers
v000001e8ea228850_0 .var "state", 2 0;
v000001e8ea2a36b0_0 .net "w", 0 0, v000001e8ea2a3a70_0;  alias, 1 drivers
v000001e8ea2a4970_0 .net "z", 0 0, L_000001e8ea679760;  alias, 1 drivers
E_000001e8ea231cb0 .event edge, v000001e8ea228850_0, v000001e8ea2a36b0_0;
E_000001e8ea231c30 .event posedge, v000001e8ea228fd0_0;
L_000001e8ea2a3570 .concat [ 3 29 0 0], v000001e8ea228850_0, L_000001e8ea630088;
L_000001e8ea2a4ab0 .cmp/eq 32, L_000001e8ea2a3570, L_000001e8ea6300d0;
L_000001e8ea2a4c90 .concat [ 3 29 0 0], v000001e8ea228850_0, L_000001e8ea630118;
L_000001e8ea2a41f0 .cmp/eq 32, L_000001e8ea2a4c90, L_000001e8ea630160;
S_000001e8ea23a2f0 .scope module, "stim1" "stimulus_gen" 3 59, 3 6 0, S_000001e8ea118b40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v000001e8ea2a4f10_0 .net "clk", 0 0, v000001e8ea2a31b0_0;  alias, 1 drivers
v000001e8ea2a4dd0_0 .var "reset", 0 0;
v000001e8ea2a3a70_0 .var "w", 0 0;
E_000001e8ea231cf0 .event negedge, v000001e8ea228fd0_0;
S_000001e8ea2443c0 .scope module, "top_module1" "TopModule" 3 70, 5 3 0, S_000001e8ea118b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
L_000001e8ea6795a0 .functor OR 1, L_000001e8ea2a39d0, L_000001e8ea2a4d30, C4<0>, C4<0>;
L_000001e8ea6301a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001e8ea2a3110_0 .net/2u *"_ivl_0", 2 0, L_000001e8ea6301a8;  1 drivers
v000001e8ea2a48d0_0 .net *"_ivl_2", 0 0, L_000001e8ea2a39d0;  1 drivers
L_000001e8ea6301f0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001e8ea2a3750_0 .net/2u *"_ivl_4", 2 0, L_000001e8ea6301f0;  1 drivers
v000001e8ea2a3890_0 .net *"_ivl_6", 0 0, L_000001e8ea2a4d30;  1 drivers
v000001e8ea2a3610_0 .net "clk", 0 0, v000001e8ea2a31b0_0;  alias, 1 drivers
v000001e8ea2a32f0_0 .var "current_state", 2 0;
v000001e8ea2a37f0_0 .var "next_state", 2 0;
v000001e8ea2a4290_0 .net "reset", 0 0, v000001e8ea2a4dd0_0;  alias, 1 drivers
v000001e8ea2a4fb0_0 .net "w", 0 0, v000001e8ea2a3a70_0;  alias, 1 drivers
v000001e8ea2a4010_0 .net "z", 0 0, L_000001e8ea6795a0;  alias, 1 drivers
E_000001e8ea232670 .event edge, v000001e8ea2a32f0_0, v000001e8ea2a36b0_0;
E_000001e8ea232170 .event posedge, v000001e8ea2296b0_0, v000001e8ea228fd0_0;
L_000001e8ea2a39d0 .cmp/eq 3, v000001e8ea2a32f0_0, L_000001e8ea6301a8;
L_000001e8ea2a4d30 .cmp/eq 3, v000001e8ea2a32f0_0, L_000001e8ea6301f0;
S_000001e8ea244550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 78, 3 78 0, S_000001e8ea118b40;
 .timescale -12 -12;
E_000001e8ea231df0 .event edge, v000001e8ea2a45b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001e8ea2a45b0_0;
    %nor/r;
    %assign/vec4 v000001e8ea2a45b0_0, 0;
    %wait E_000001e8ea231df0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001e8ea23a2f0;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001e8ea231cf0;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000001e8ea2a4dd0_0, 0;
    %vpi_func 3 15 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001e8ea2a3a70_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 18 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001e8ea23a000;
T_2 ;
    %wait E_000001e8ea231c30;
    %load/vec4 v000001e8ea2296b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e8ea228850_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e8ea2291b0_0;
    %assign/vec4 v000001e8ea228850_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e8ea23a000;
T_3 ;
Ewait_0 .event/or E_000001e8ea231cb0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001e8ea228850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v000001e8ea2291b0_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v000001e8ea2a36b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v000001e8ea2291b0_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v000001e8ea2a36b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v000001e8ea2291b0_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v000001e8ea2a36b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v000001e8ea2291b0_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v000001e8ea2a36b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v000001e8ea2291b0_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v000001e8ea2a36b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v000001e8ea2291b0_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v000001e8ea2a36b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v000001e8ea2291b0_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e8ea2443c0;
T_4 ;
    %wait E_000001e8ea232170;
    %load/vec4 v000001e8ea2a4290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e8ea2a32f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e8ea2a37f0_0;
    %assign/vec4 v000001e8ea2a32f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e8ea2443c0;
T_5 ;
    %wait E_000001e8ea232670;
    %load/vec4 v000001e8ea2a32f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v000001e8ea2a4fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v000001e8ea2a4fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
T_5.11 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v000001e8ea2a4fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
T_5.13 ;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v000001e8ea2a4fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
T_5.15 ;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v000001e8ea2a4fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
T_5.17 ;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v000001e8ea2a4fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e8ea2a37f0_0, 0, 3;
T_5.19 ;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e8ea118b40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ea2a31b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e8ea2a45b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000001e8ea118b40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v000001e8ea2a31b0_0;
    %inv;
    %store/vec4 v000001e8ea2a31b0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_000001e8ea118b40;
T_8 ;
    %vpi_call/w 3 51 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000001, v000001e8ea2a4f10_0, v000001e8ea2a3430_0, v000001e8ea2a31b0_0, v000001e8ea2a3250_0, v000001e8ea2a4a10_0, v000001e8ea2a4bf0_0, v000001e8ea2a4650_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001e8ea118b40;
T_9 ;
    %load/vec4 v000001e8ea2a3390_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 87 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v000001e8ea2a3390_0, 64, 32>, &PV<v000001e8ea2a3390_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 88 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 90 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001e8ea2a3390_0, 128, 32>, &PV<v000001e8ea2a3390_0, 0, 32> {0 0 0};
    %vpi_call/w 3 91 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 92 "$display", "Mismatches: %1d in %1d samples", &PV<v000001e8ea2a3390_0, 128, 32>, &PV<v000001e8ea2a3390_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_000001e8ea118b40;
T_10 ;
    %wait E_000001e8ea231b30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e8ea2a3390_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e8ea2a3390_0, 4, 32;
    %load/vec4 v000001e8ea2a3e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001e8ea2a3390_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e8ea2a3390_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001e8ea2a3390_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e8ea2a3390_0, 4, 32;
T_10.0 ;
    %load/vec4 v000001e8ea2a4bf0_0;
    %load/vec4 v000001e8ea2a4bf0_0;
    %load/vec4 v000001e8ea2a4650_0;
    %xor;
    %load/vec4 v000001e8ea2a4bf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v000001e8ea2a3390_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e8ea2a3390_0, 4, 32;
T_10.6 ;
    %load/vec4 v000001e8ea2a3390_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001e8ea2a3390_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e8ea118b40;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 115 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob138_2012_q2fsm_test.sv";
    "dataset_code-complete-iccad2023/Prob138_2012_q2fsm_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob138_2012_q2fsm/Prob138_2012_q2fsm_sample01.sv";
