#### Day 1: Verilog Self-Checking testbench of a 2:1 mux. (*Sorry for the audio)
<iframe width="560" height="315" src="https://www.youtube.com/embed/D6CuLnucYW0" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
###### Relating verilog testbench constructs with SystemVerilog and UVM for better understanding.

#### Day 1: Day 1.2: Verilog Self-Checking testbench of a 2:1 mux. (Continue) 
<iframe width="560" height="315" src="https://www.youtube.com/embed/aSsHl2Jm3bo" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>

[![Day_1_code](https://github.com/Adil3495/adil3495.github.io/blob/master/images/eda_logo.png?raw=true)](https://edaplayground.com/x/vxLT)

---------------------------------------------------------------------------------------------
#### Day 2: Dff Self checking TB in Verilog and Why interface is important ?
<iframe width="560" height="315" src="https://www.youtube.com/embed/4Iy2BU3-aes" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
###### We will discuss how to write a self-checking testbench for a 4-bit D flip-flop and than slowly we will move to System Verilog and understand why we need interface.

----------------------------------------------------------------------------------------------

