<module version="1" root_context_id="vsl: lab6 bit_Adder schematic vl: auCdl schematic symbol" close_brace=">" hierarchy_delimiter="." name="" open_brace="&lt;">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: lab6 Half_Adder schematic vl: auCdl schematic symbol" dst="Half_Adder"/>
<mapping src="vsl: Adder AND schematic vl: auCdl schematic symbol" dst="AND"/>
<mapping src="vsl: Adder XOR schematic vl: auCdl schematic symbol" dst="XOR"/>
<mapping src="vsl: Adder OR schematic vl: auCdl schematic symbol" dst="OR"/>
<mapping src="vsl: lab6 Full_Adder schematic vl: auCdl schematic symbol" dst="Full_Adder"/>
<mapping src="vsl: SAED_PDK_90 pmos4t auCdl" dst="pmos4t"/>
<mapping src="vsl: SAED_PDK_90 nmos4t auCdl" dst="nmos4t"/>
<mapping src="vsl: lab6 bit_Adder schematic vl: auCdl schematic symbol" dst="bit_Adder"/>
</forward>
<reverse>
<mapping src="Full_Adder" dst="vsl: lab6 Full_Adder schematic vl: auCdl schematic symbol"/>
<mapping src="Half_Adder" dst="vsl: lab6 Half_Adder schematic vl: auCdl schematic symbol"/>
<mapping src="XOR" dst="vsl: Adder XOR schematic vl: auCdl schematic symbol"/>
<mapping src="OR" dst="vsl: Adder OR schematic vl: auCdl schematic symbol"/>
<mapping src="nmos4t" dst="vsl: SAED_PDK_90 nmos4t auCdl"/>
<mapping src="AND" dst="vsl: Adder AND schematic vl: auCdl schematic symbol"/>
<mapping src="bit_Adder" dst="vsl: lab6 bit_Adder schematic vl: auCdl schematic symbol"/>
<mapping src="pmos4t" dst="vsl: SAED_PDK_90 pmos4t auCdl"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: lab6 Half_Adder schematic vl: auCdl schematic symbol" dst="Half_Adder"/>
<mapping src="vsl: Adder AND schematic vl: auCdl schematic symbol" dst="AND"/>
<mapping src="vsl: Adder XOR schematic vl: auCdl schematic symbol" dst="XOR"/>
<mapping src="vsl: Adder OR schematic vl: auCdl schematic symbol" dst="OR"/>
<mapping src="vsl: lab6 Full_Adder schematic vl: auCdl schematic symbol" dst="Full_Adder"/>
<mapping src="vsl: SAED_PDK_90 pmos4t auCdl" dst="pmos4t"/>
<mapping src="vsl: SAED_PDK_90 nmos4t auCdl" dst="nmos4t"/>
<mapping src="vsl: lab6 bit_Adder schematic vl: auCdl schematic symbol" dst="bit_Adder"/>
</forward>
<reverse>
<mapping src="Full_Adder" dst="vsl: lab6 Full_Adder schematic vl: auCdl schematic symbol"/>
<mapping src="Half_Adder" dst="vsl: lab6 Half_Adder schematic vl: auCdl schematic symbol"/>
<mapping src="XOR" dst="vsl: Adder XOR schematic vl: auCdl schematic symbol"/>
<mapping src="OR" dst="vsl: Adder OR schematic vl: auCdl schematic symbol"/>
<mapping src="nmos4t" dst="vsl: SAED_PDK_90 nmos4t auCdl"/>
<mapping src="AND" dst="vsl: Adder AND schematic vl: auCdl schematic symbol"/>
<mapping src="bit_Adder" dst="vsl: lab6 bit_Adder schematic vl: auCdl schematic symbol"/>
<mapping src="pmos4t" dst="vsl: SAED_PDK_90 pmos4t auCdl"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>lab6</lib>
<cell>bit_Adder</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>auCdl schematic symbol</view_search_list>
<view_stop_list>auCdl</view_stop_list>
</root_context>
</module>
