% This file was created with JabRef 2.10b2.
% Encoding: UTF-8


@String { dummy  = {Letzte Zeile fuer Header} }
@String { iti    = {Institute for Technical Informatics} }
@String { tug    = {Graz University of Technology} }
@String { ititug = iti # {, } # tug }

@MastersThesis{Cey96,
  Title                    = {Behavioural Level HDL To Layout: Physical Design Path for Synthesis Tools},
  Author                   = {Pinar Ceyhan},
  School                   = {Carnegie Mellon University Pittsburgh},
  Year                     = {1996},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.04}
}

@Book{Har13,
  Title                    = {Digital Design and Computer Architecture},
  Author                   = {David Money Harris, Sarah L. Harris},
  Publisher                = {Morgan Kaufmann Publishers},
  Year                     = {2013},
  Edition                  = {2nd},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.16}
}

@Book{Englander2010,
  Title                    = {The Architecture of Computer Hardware, Systems software \& Networking},
  Author                   = {Irv Englander},
  Publisher                = {Wiley},
  Year                     = {2010},
  Edition                  = {4th Edition},

  Owner                    = {TU Graz, FB Inffeld},
  Timestamp                = {2015.12.27}
}

@Electronic{Iye10,
  Title                    = {CMOS Power Consumption},
  Author                   = {Srikanth Iyer},
  Month                    = {12},
  Note                     = {retrieved 2016/01/16},
  Organization             = {Stanford University},
  Url                      = {http://large.stanford.edu/courses/2010/ph240/iyer2/},
  Year                     = {2010},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.16}
}

@Book{JuergenReichardt2013,
  Title                    = {VHDL-Synthese},
  Author                   = {JÃ¼rgen Reichardt, Bernd Schwarz},
  Publisher                = {Oldenbourg Verlag},
  Year                     = {2013},
  Edition                  = {6th Edition},

  Owner                    = {TU Graz, FB Inffeld},
  Timestamp                = {2015.12.27}
}

@Book{Mueller2003,
  Title                    = {PC-Hardware Superbibel - Das komplette Referenzwerk},
  Author                   = {Scott Mueller},
  Publisher                = {Markt+Technik},
  Year                     = {2003},
  Edition                  = {14th Edition},

  Owner                    = {TU Graz, FB Inffeld},
  Timestamp                = {2015.12.27}
}

@Book{Pos89,
  Title                    = {Verilog und Technologie hochintegrierter Schaltungen},
  Author                   = {Hans-Ulrich Post},
  Publisher                = {BG Teubner Stuttgart},
  Year                     = {1989},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.12}
}

@Electronic{Sar97,
  Title                    = {CMOS Power Consumption and Cpd Calculation},
  Author                   = {Abul Sarwar},
  Month                    = {6},
  Note                     = {retrieved 2016/01/16},
  Organization             = {Texas Instruments Inc.},
  Url                      = {http://www.ti.com/lit/an/scaa035b/scaa035b.pdf},
  Year                     = {1997},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.16}
}

@Electronic{Cse16,
  Title                    = {Floating Gate Basics},
  Author                   = {Thomas Schwarz},
  Note                     = {retrieved 2016/01/03},
  Url                      = {http://www.cse.scu.edu/~tschwarz/coen180/LN/flash.html},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.03}
}

@Conference{Sut96,
  Title                    = {Understand Verilog Blocking and Non-Blocking Assignments},
  Author                   = {Stuart Sutherland},
  Booktitle                = {International Cadence User Group Conference},
  Year                     = {1996},
  Organization             = {Sutherland HDL Consulting},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.04}
}

@Book{Vah11,
  Title                    = {Digital Design with RTL Design, VHDL and Verilog},
  Author                   = {Frank Vahid},
  Publisher                = {Wiley},
  Year                     = {2011},
  Edition                  = {2},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.12}
}

@MastersThesis{Zeif2011,
  Title                    = {FPGA-Design und deren Einsatz in Weltraumanwendungen},
  Author                   = {Reinhard Zeif},
  School                   = {Technical University Graz, Austria},
  Year                     = {2011},

  Owner                    = {TU Graz, Hauptbibliothek},
  Timestamp                = {2015.12.27}
}

@Book{Maxfield2009,
  Title                    = {FPGAs World Class Designs},
  Editor                   = {Clive "Max" Maxfield},
  Publisher                = {Newnes},
  Year                     = {2009},

  Owner                    = {TU Graz, FB Inffeld},
  Timestamp                = {2015.12.27}
}

@Book{Hartenstein1987,
  Title                    = {Hardware Description Languages},
  Editor                   = {R.W.Hartenstein},
  Publisher                = {North-Holland},
  Year                     = {1987},
  Series                   = {Advances in CAD for VLSI},
  Volume                   = {7},

  Owner                    = {TU Graz, FB Inffeld},
  Timestamp                = {2015.12.27}
}

@Electronic{Add16,
  Title                    = {Full Adder gates and logic table},
  Note                     = {retrieved 2016/01/16},
  Url                      = {http://users.cis.fiu.edu/~prabakar/cda4101/Common/notes/figs/full-adder.gif},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.16}
}

@Electronic{Core16,
  Title                    = {FPGA Architecture Overview},
  Note                     = {retrieved 2016/01/02},
  Organization             = {1-CORE Technologies},
  Url                      = {http://www.pdx.edu/nanogroup/sites/www.pdx.edu.nanogroup/files/FPGA-architecture.pdf}
}

@Electronic{Flash16,
  Title                    = {A Flash Storage Technical and Economic Primer},
  Month                    = {03},
  Note                     = {retrieved 2016/01/03},
  Url                      = {http://www.flashstorage.com/flash-storage-technical-economic-primer/},
  Year                     = {2015},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.03}
}

@Electronic{Asic14,
  Title                    = {Introduction to Hardware Description Languages},
  Month                    = {02},
  Url                      = {http://www.asic-world.com/verilog/intro1.html},
  Year                     = {2014},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.04}
}

@Electronic{Ver16,
  Title                    = {HDL Programming - Levels of Abstraction},
  Month                    = {01},
  Note                     = {retrieved 2016/01/02},
  Organization             = {Verilog Course Team},
  Url                      = {http://hdlprogramming.blogspot.co.at/2010/01/levels-of-abstraction.html},
  Year                     = {2010},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.02}
}

@Electronic{Qui16,
  Title                    = {Reliability of the Amorphous Silicon Antifuse},
  Note                     = {retrieved 2016/01/02},
  Organization             = {QuickLogic Corporation},
  Url                      = {http://www.quicklogic.com/assets/pdf/white-papers/QL-Reliability-of-the-Amorphous-Silicon-Antifuse-White-Paper.pdf},
  Year                     = {2008},

  Owner                    = {ahoermer},
  Timestamp                = {2016.01.02}
}

@Electronic{Dspia16,
  Title                    = {FPGA Design Tutorial},
  Note                     = {retrieved 2016/01/02},
  Organization             = {DSPIA Inc.},
  Url                      = {http://dspia.com/tutorials.html},
  Year                     = {2007},

  Timestamp                = {2016.01.02}
}

