#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Dec  5 03:08:49 2024
# Process ID: 4644
# Current directory: C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.runs/synth_1
# Command line: vivado.exe -log mipi_to_hdmi_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mipi_to_hdmi_top.tcl
# Log file: C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.runs/synth_1/mipi_to_hdmi_top.vds
# Journal file: C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.runs/synth_1\vivado.jou
# Running On: JOHNHOFMEYRA870, OS: Windows, CPU Frequency: 3200 MHz, CPU Physical cores: 1, Host memory: 21468 MB
#-----------------------------------------------------------
source mipi_to_hdmi_top.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 504.234 ; gain = 184.020
Command: read_checkpoint -auto_incremental -incremental C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/utils_1/imports/synth_1/csi_rx_4lane.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/utils_1/imports/synth_1/csi_rx_4lane.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mipi_to_hdmi_top -part xcku3p-ffva676-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku3p'
INFO: [Device 21-403] Loading part xcku3p-ffva676-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7152
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2005.152 ; gain = 420.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mipi_to_hdmi_top' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/new/mipi_to_hdmi_top.vhd:92]
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/new/mipi_to_hdmi_top.vhd:141]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/new/mipi_to_hdmi_top.vhd:153]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.runs/synth_1/.Xil/Vivado-4644-JOHNHOFMEYRA870/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'video_clk' of component 'clk_wiz_0' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/new/mipi_to_hdmi_top.vhd:159]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.runs/synth_1/.Xil/Vivado-4644-JOHNHOFMEYRA870/realtime/clk_wiz_0_stub.vhdl:18]
INFO: [Synth 8-638] synthesizing module 'csi_rx_4lane' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_top.vhd:97]
	Parameter fpga_series bound to: ULTRASCALE_PLUS - type: string 
	Parameter dphy_term_en bound to: 0 - type: bool 
	Parameter d0_invert bound to: 0 - type: bool 
	Parameter d1_invert bound to: 0 - type: bool 
	Parameter d2_invert bound to: 0 - type: bool 
	Parameter d3_invert bound to: 0 - type: bool 
	Parameter d0_skew bound to: 10 - type: integer 
	Parameter d1_skew bound to: 10 - type: integer 
	Parameter d2_skew bound to: 10 - type: integer 
	Parameter d3_skew bound to: 10 - type: integer 
	Parameter video_hlength bound to: 4041 - type: integer 
	Parameter video_vlength bound to: 2992 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 48 - type: integer 
	Parameter video_hbp_len bound to: 122 - type: integer 
	Parameter video_h_visible bound to: 3840 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 3 - type: integer 
	Parameter video_vbp_len bound to: 23 - type: integer 
	Parameter video_v_visible bound to: 2160 - type: integer 
	Parameter pixels_per_clock bound to: 2 - type: integer 
	Parameter generate_idelayctrl bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'csi_rx_4_lane_link' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_4_lane_link.vhd:51]
	Parameter fpga_series bound to: ULTRASCALE_PLUS - type: string 
	Parameter dphy_term_en bound to: 0 - type: bool 
	Parameter d0_invert bound to: 0 - type: bool 
	Parameter d1_invert bound to: 0 - type: bool 
	Parameter d2_invert bound to: 0 - type: bool 
	Parameter d3_invert bound to: 0 - type: bool 
	Parameter d0_skew bound to: 10 - type: integer 
	Parameter d1_skew bound to: 10 - type: integer 
	Parameter d2_skew bound to: 10 - type: integer 
	Parameter d3_skew bound to: 10 - type: integer 
	Parameter generate_idelayctrl bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'csi_rx_hs_clk_phy' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:31]
	Parameter series bound to: ULTRASCALE_PLUS - type: string 
	Parameter term_en bound to: 0 - type: bool 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'iclkdbuf' to cell 'IBUFDS' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:43]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-113] binding component instance 'bit_clk_buf' to cell 'BUFGCE' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:56]
	Parameter BUFGCE_DIVIDE bound to: 4 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGCE_DIV_inst' to cell 'BUFGCE_DIV' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_hs_clk_phy' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hs_clk_phy.vhd:31]
INFO: [Synth 8-638] synthesizing module 'csi_rx_clock_det' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_clock_det.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_clock_det' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_clock_det.vhd:22]
INFO: [Synth 8-638] synthesizing module 'csi_rx_hs_lane_phy' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:35]
	Parameter series bound to: ULTRASCALE_PLUS - type: string 
	Parameter invert bound to: 0 - type: bool 
	Parameter term_en bound to: 0 - type: bool 
	Parameter delay bound to: 10 - type: integer 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'inbuf' to cell 'IBUFDS' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:59]
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 10 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'IDELAYE3_inst' to cell 'IDELAYE3' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:104]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_ENABLE bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter IS_CLK_B_INVERTED bound to: 1'b1 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
INFO: [Synth 8-113] binding component instance 'ISERDESE3_inst' to cell 'ISERDESE3' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:139]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_hs_lane_phy' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hs_lane_phy.vhd:35]
INFO: [Synth 8-638] synthesizing module 'csi_rx_byte_align' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_byte_align.vhd:32]
WARNING: [Synth 8-11358] null range expression ignored [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_byte_align.vhd:75]
WARNING: [Synth 8-11358] null range expression ignored [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_byte_align.vhd:75]
WARNING: [Synth 8-11358] null range expression ignored [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_byte_align.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_byte_align' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_byte_align.vhd:32]
INFO: [Synth 8-638] synthesizing module 'csi_rx_word_align' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_word_align.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_word_align' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_word_align.vhd:30]
INFO: [Synth 8-638] synthesizing module 'csi_rx_idelayctrl_gen' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_idelayctrl_gen.vhd:21]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-113] binding component instance 'delayctrl' to cell 'IDELAYCTRL' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_idelayctrl_gen.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_idelayctrl_gen' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_idelayctrl_gen.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_4_lane_link' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_4_lane_link.vhd:51]
INFO: [Synth 8-638] synthesizing module 'csi_rx_packet_handler' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_packet_handler.vhd:30]
INFO: [Synth 8-638] synthesizing module 'csi_rx_hdr_ecc' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hdr_ecc.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_hdr_ecc' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_hdr_ecc.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_packet_handler' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_packet_handler.vhd:30]
INFO: [Synth 8-638] synthesizing module 'csi_rx_10bit_unpack' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_10bit_unpack.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_10bit_unpack' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_10bit_unpack.vhd:28]
INFO: [Synth 8-638] synthesizing module 'csi_rx_video_output' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_video_output.vhd:57]
	Parameter video_hlength bound to: 4041 - type: integer 
	Parameter video_vlength bound to: 2992 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 48 - type: integer 
	Parameter video_hbp_len bound to: 122 - type: integer 
	Parameter video_h_visible bound to: 3840 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 3 - type: integer 
	Parameter video_vbp_len bound to: 23 - type: integer 
	Parameter video_v_visible bound to: 2160 - type: integer 
	Parameter pixels_per_clock bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'video_timing_ctrl' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/video-misc/video_timing_ctrl.vhd:52]
	Parameter video_hlength bound to: 2020 - type: integer 
	Parameter video_vlength bound to: 2992 - type: integer 
	Parameter video_hsync_pol bound to: 1 - type: bool 
	Parameter video_hsync_len bound to: 24 - type: integer 
	Parameter video_hbp_len bound to: 61 - type: integer 
	Parameter video_h_visible bound to: 1920 - type: integer 
	Parameter video_vsync_pol bound to: 1 - type: bool 
	Parameter video_vsync_len bound to: 3 - type: integer 
	Parameter video_vbp_len bound to: 23 - type: integer 
	Parameter video_v_visible bound to: 2160 - type: integer 
	Parameter sync_v_pos bound to: 25 - type: integer 
	Parameter sync_h_pos bound to: 2015 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'video_timing_ctrl' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/video-misc/video_timing_ctrl.vhd:52]
INFO: [Synth 8-638] synthesizing module 'csi_rx_line_buffer' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_line_buffer.vhd:26]
	Parameter line_width bound to: 3840 - type: integer 
	Parameter pixels_per_clock bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'csi_rx_line_buffer' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_line_buffer.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_video_output' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_video_output.vhd:57]
INFO: [Synth 8-638] synthesizing module 'simple_debayer' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/video-misc/simple_debayer.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'simple_debayer' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/video-misc/simple_debayer.vhd:34]
INFO: [Synth 8-638] synthesizing module 'image_gain_wb' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/video-misc/image_gain_wb.vhd:39]
	Parameter red_gain bound to: 10 - type: integer 
	Parameter green_gain bound to: 7 - type: integer 
	Parameter blue_gain bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'image_gain_wb' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/video-misc/image_gain_wb.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'csi_rx_4lane' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_top.vhd:97]
INFO: [Synth 8-638] synthesizing module 'pixel_combiner' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/new/pixel_combiner.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pixel_combiner' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/new/pixel_combiner.vhd:25]
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_top' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/top.vhd:36]
	Parameter VIDEO_RESOLUTION bound to: 3840P_30 - type: string 
INFO: [Synth 8-6157] synthesizing module 'reset_power_on' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/reset_power_on.v:29]
	Parameter FREQ bound to: 27 - type: integer 
	Parameter MAX_TIME bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reset_power_on' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/reset_power_on.v:29]
INFO: [Synth 8-6157] synthesizing module 'i2c_config' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_top' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_master_top.v:30]
INFO: [Synth 8-226] default block is never used [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_master_top.v:96]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_byte_ctrl' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6157] synthesizing module 'i2c_master_bit_ctrl' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_bit_ctrl' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_master_bit_ctrl.v:143]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_byte_ctrl' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_master_byte_ctrl.v:75]
INFO: [Synth 8-6155] done synthesizing module 'i2c_master_top' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_master_top.v:30]
INFO: [Synth 8-6155] done synthesizing module 'i2c_config' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_config.v:30]
INFO: [Synth 8-6157] synthesizing module 'lut_hdmi_out' [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/lut_hdmi_out.v:40]
INFO: [Synth 8-6155] done synthesizing module 'lut_hdmi_out' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/lut_hdmi_out.v:40]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tx_top' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/top.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'mipi_to_hdmi_top' (0#1) [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/new/mipi_to_hdmi_top.vhd:92]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_address_lat_reg' and it is trimmed from '11' to '3' bits. [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_line_buffer.vhd:48]
WARNING: [Synth 8-7137] Register i2c_write_req_reg in module i2c_config has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_config.v:101]
WARNING: [Synth 8-3848] Net i2c_read_req in module/entity i2c_config does not have driver. [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/sources_1/imports/imported_hdl/i2c_master/i2c_config.v:57]
WARNING: [Synth 8-7129] Port i2c_slave_dev_addr[0] in module i2c_master_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port csi_vsync in module csi_rx_video_output is either unconnected or has no load
WARNING: [Synth 8-7129] Port ddr_bit_clock_b in module csi_rx_hs_lane_phy is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2132.113 ; gain = 547.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2132.113 ; gain = 547.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2132.113 ; gain = 547.746
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.284 . Memory (MB): peak = 2132.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'video_clk'
create_generated_clock: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2205.828 ; gain = 20.434
Finished Parsing XDC File [c:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'video_clk'
Parsing XDC File [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mipi_to_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mipi_to_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2206.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2206.676 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 2206.676 ; gain = 622.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku3p-ffva676-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 2206.676 ; gain = 622.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for video_clk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 2206.676 ; gain = 622.309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'csi_rx_packet_handler'
INFO: [Synth 8-802] inferred FSM for state register 'byte_count_int_reg' in module 'csi_rx_10bit_unpack'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_bit_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'i2c_master_byte_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE1 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'csi_rx_packet_handler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE3 |                              001 |                              100
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              011 |                              010
                 iSTATE0 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'byte_count_int_reg' using encoding 'sequential' in module 'csi_rx_10bit_unpack'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "csi_rx_line_buffer:/linebuf_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "csi_rx_line_buffer:/linebuf_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |               000000000000000001 |               000000000000000000
                 start_a |               000000000000000010 |               000000000000000001
                 start_b |               000000000000000100 |               000000000000000010
                 start_c |               000000000000001000 |               000000000000000100
                 start_d |               000000000000010000 |               000000000000001000
                 start_e |               000000000000100000 |               000000000000010000
                  stop_a |               000000000001000000 |               000000000000100000
                  stop_b |               000000000010000000 |               000000000001000000
                  stop_c |               000000000100000000 |               000000000010000000
                  stop_d |               000000001000000000 |               000000000100000000
                    wr_a |               000000010000000000 |               000010000000000000
                    wr_b |               000000100000000000 |               000100000000000000
                    wr_c |               000001000000000000 |               001000000000000000
                    wr_d |               000010000000000000 |               010000000000000000
                    rd_a |               000100000000000000 |               000000001000000000
                    rd_b |               001000000000000000 |               000000010000000000
                    rd_c |               010000000000000000 |               000000100000000000
                    rd_d |               100000000000000000 |               000001000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'i2c_master_bit_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                            00000
                ST_START |                              001 |                            00001
                 ST_READ |                              010 |                            00010
                ST_WRITE |                              011 |                            00100
                  ST_ACK |                              100 |                            01000
                 ST_STOP |                              101 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'i2c_master_byte_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0110 |                             0000
           S_WR_DEV_ADDR |                             1001 |                             0001
           S_WR_REG_ADDR |                             0100 |                             0010
          S_WR_REG_ADDR1 |                             0101 |                             1101
               S_WR_DATA |                             0000 |                             0011
          S_RD_DEV_ADDR0 |                             1011 |                             0110
           S_WR_ERR_NACK |                             1010 |                             0101
               S_WR_STOP |                             0001 |                             1011
                S_WR_ACK |                             0010 |                             0100
           S_RD_REG_ADDR |                             1101 |                             0111
          S_RD_REG_ADDR1 |                             1110 |                             1110
          S_RD_DEV_ADDR1 |                             1111 |                             1000
               S_RD_DATA |                             1100 |                             1001
               S_RD_STOP |                             0111 |                             1010
                S_RD_ACK |                             1000 |                             1111
                  S_WAIT |                             0011 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                              000
          S_WR_I2C_CHECK |                               01 |                              001
                S_WR_I2C |                               10 |                              010
           S_WR_I2C_DONE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 2206.676 ; gain = 622.309
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'hdmi/reset_power_on_i2c' (reset_power_on) to 'hdmi/reset_power_on_hdmi'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 4     
	               24 Bit    Registers := 5     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 74    
+---RAMs : 
	              37K Bit	(960 X 40 bit)          RAMs := 2     
+---Muxes : 
	   5 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 4     
	  24 Input   18 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 3     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 23    
	   6 Input    4 Bit        Muxes := 1     
	  15 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   5 Input    3 Bit        Muxes := 2     
	  15 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 68    
	   4 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 4     
	  18 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1368 (col length:96)
BRAMs: 720 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'even_linebuf/read_address_lat_reg' and it is trimmed from '3' to '1' bits. [C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/mipi-csi-rx/csi_rx_line_buffer.vhd:48]
WARNING: [Synth 8-7129] Port csi_vsync in module csi_rx_video_output is either unconnected or has no load
RAM ("mipi_to_hdmi_top/mipi/vout/even_linebuf/linebuf_reg") is too shallow (depth = 960) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "mipi_to_hdmi_top/mipi/vout/even_linebuf/linebuf_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "mipi_to_hdmi_top/mipi/vout/even_linebuf/linebuf_reg"
RAM ("mipi_to_hdmi_top/mipi/vout/odd_linebuf/linebuf_reg") is too shallow (depth = 960) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "mipi_to_hdmi_top/mipi/vout/odd_linebuf/linebuf_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "mipi_to_hdmi_top/mipi/vout/odd_linebuf/linebuf_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 2206.676 ; gain = 622.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|mipi_to_hdmi_top | mipi/vout/even_linebuf/linebuf_reg | 960 x 40(NO_CHANGE)    | W |   | 960 x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|mipi_to_hdmi_top | mipi/vout/odd_linebuf/linebuf_reg  | 960 x 40(NO_CHANGE)    | W |   | 960 x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
+-----------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:11 . Memory (MB): peak = 2581.336 ; gain = 996.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "mipi_to_hdmi_top/mipi/vout/even_linebuf/linebuf_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("mipi_to_hdmi_top/mipi/vout/even_linebuf/linebuf_reg") is too shallow (depth = 960) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "mipi_to_hdmi_top/mipi/vout/even_linebuf/linebuf_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "mipi_to_hdmi_top/mipi/vout/even_linebuf/linebuf_reg"
INFO: [Synth 8-5556] The block RAM "mipi_to_hdmi_top/mipi/vout/odd_linebuf/linebuf_reg" may be mapped as a cascade chain, because it is not timing critical.
RAM ("mipi_to_hdmi_top/mipi/vout/odd_linebuf/linebuf_reg") is too shallow (depth = 960) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "mipi_to_hdmi_top/mipi/vout/odd_linebuf/linebuf_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "mipi_to_hdmi_top/mipi/vout/odd_linebuf/linebuf_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:14 ; elapsed = 00:02:20 . Memory (MB): peak = 2652.074 ; gain = 1067.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|mipi_to_hdmi_top | mipi/vout/even_linebuf/linebuf_reg | 960 x 40(NO_CHANGE)    | W |   | 960 x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|mipi_to_hdmi_top | mipi/vout/odd_linebuf/linebuf_reg  | 960 x 40(NO_CHANGE)    | W |   | 960 x 40(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
+-----------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mipi/vout/even_linebuf/linebuf_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mipi/vout/even_linebuf/linebuf_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mipi/vout/odd_linebuf/linebuf_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mipi/vout/odd_linebuf/linebuf_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:15 ; elapsed = 00:02:22 . Memory (MB): peak = 2657.738 ; gain = 1073.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:33 . Memory (MB): peak = 2661.832 ; gain = 1077.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:33 . Memory (MB): peak = 2661.832 ; gain = 1077.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:27 ; elapsed = 00:02:33 . Memory (MB): peak = 2661.832 ; gain = 1077.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:27 ; elapsed = 00:02:33 . Memory (MB): peak = 2661.832 ; gain = 1077.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:34 . Memory (MB): peak = 2661.832 ; gain = 1077.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:27 ; elapsed = 00:02:34 . Memory (MB): peak = 2661.832 ; gain = 1077.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mipi_to_hdmi_top | mipi/white_balance/output_vsync_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mipi_to_hdmi_top | mipi/white_balance/output_hsync_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mipi_to_hdmi_top | mipi/white_balance/output_den_reg   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------+-------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |BUFG           |     1|
|3     |BUFGCE         |     1|
|4     |BUFGCE_DIV     |     1|
|5     |CARRY8         |    24|
|6     |IDELAYCTRL     |     1|
|7     |IDELAYE3       |     4|
|8     |ISERDESE3      |     4|
|9     |LUT1           |    20|
|10    |LUT2           |   115|
|11    |LUT3           |   165|
|12    |LUT4           |   123|
|13    |LUT5           |   140|
|14    |LUT6           |   318|
|15    |RAMB18E2       |     2|
|16    |RAMB36E2       |     2|
|17    |SRL16E         |     3|
|18    |FDCE           |   148|
|19    |FDPE           |     2|
|20    |FDRE           |   739|
|21    |FDSE           |    39|
|22    |IBUF           |     2|
|23    |IBUFDS         |     6|
|24    |IOBUF          |     2|
|25    |OBUF           |    31|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:02:34 . Memory (MB): peak = 2661.832 ; gain = 1077.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:01:48 . Memory (MB): peak = 2661.832 ; gain = 1002.902
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:02:34 . Memory (MB): peak = 2661.832 ; gain = 1077.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2669.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2696.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 6 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Synth Design complete | Checksum: b4824bac
INFO: [Common 17-83] Releasing license: Synthesis
116 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:07 . Memory (MB): peak = 2696.051 ; gain = 2119.344
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2696.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Mac/Home/Desktop/Projects/DICE/Hardware/FPGA/Camera_Test/MIPI_TB/csi2_mipi_rx_tb.runs/synth_1/mipi_to_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mipi_to_hdmi_top_utilization_synth.rpt -pb mipi_to_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 03:12:22 2024...
