Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue May  1 15:50:24 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-373507709.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.628        0.000                      0                10775        0.030        0.000                      0                10773        0.264        0.000                       0                  3397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.974        0.000                      0                   13        0.229        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.628        0.000                      0                10760        0.030        0.000                      0                10760        3.750        0.000                       0                  3301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.742        0.000                      0                    1                                                                        
              sys_clk             2.434        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.642ns (31.316%)  route 1.408ns (68.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.518     7.033 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.408     8.441    reset_counter[0]
    SLICE_X162Y175       LUT1 (Prop_lut1_I0_O)        0.124     8.565 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.565    reset_counter0[0]
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y175       FDSE (Setup_fdse_C_D)        0.077    11.539    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.539    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.642ns (31.347%)  route 1.406ns (68.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.406     8.439    reset_counter[0]
    SLICE_X162Y175       LUT3 (Prop_lut3_I1_O)        0.124     8.563 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.563    reset_counter[2]_i_1_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y175       FDSE (Setup_fdse_C_D)        0.081    11.543    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.666ns (32.111%)  route 1.408ns (67.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.408     8.441    reset_counter[0]
    SLICE_X162Y175       LUT2 (Prop_lut2_I0_O)        0.148     8.589 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.589    reset_counter[1]_i_1_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y175       FDSE (Setup_fdse_C_D)        0.118    11.580    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.668ns (32.208%)  route 1.406ns (67.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.406     8.439    reset_counter[0]
    SLICE_X162Y175       LUT4 (Prop_lut4_I1_O)        0.150     8.589 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.589    reset_counter[3]_i_2_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y175       FDSE (Setup_fdse_C_D)        0.118    11.580    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.580    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.519%)  route 1.116ns (63.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.959    reset_counter[2]
    SLICE_X162Y175       LUT4 (Prop_lut4_I2_O)        0.124     8.083 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.273    reset_counter[3]_i_1_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y175       FDSE (Setup_fdse_C_CE)      -0.169    11.293    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.519%)  route 1.116ns (63.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.959    reset_counter[2]
    SLICE_X162Y175       LUT4 (Prop_lut4_I2_O)        0.124     8.083 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.273    reset_counter[3]_i_1_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y175       FDSE (Setup_fdse_C_CE)      -0.169    11.293    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.519%)  route 1.116ns (63.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.959    reset_counter[2]
    SLICE_X162Y175       LUT4 (Prop_lut4_I2_O)        0.124     8.083 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.273    reset_counter[3]_i_1_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y175       FDSE (Setup_fdse_C_CE)      -0.169    11.293    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.642ns (36.519%)  route 1.116ns (63.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.518     7.033 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.926     7.959    reset_counter[2]
    SLICE_X162Y175       LUT4 (Prop_lut4_I2_O)        0.124     8.083 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.273    reset_counter[3]_i_1_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X162Y175       FDSE (Setup_fdse_C_CE)      -0.169    11.293    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.293    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.419ns (42.440%)  route 0.568ns (57.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.568     7.502    clk200_rst
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.315    11.479    
                         clock uncertainty           -0.053    11.426    
    SLICE_X162Y175       FDSE (Setup_fdse_C_S)       -0.699    10.727    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  3.225    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.419ns (42.440%)  route 0.568ns (57.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.568     7.502    clk200_rst
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.315    11.479    
                         clock uncertainty           -0.053    11.426    
    SLICE_X162Y175       FDSE (Setup_fdse_C_S)       -0.699    10.727    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.727    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  3.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.737%)  route 0.124ns (37.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.164     2.102 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.226    reset_counter[0]
    SLICE_X163Y175       LUT6 (Prop_lut6_I1_O)        0.045     2.271 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.271    ic_reset_i_1_n_0
    SLICE_X163Y175       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y175       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.540     1.951    
    SLICE_X163Y175       FDRE (Hold_fdre_C_D)         0.091     2.042    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.212ns (49.268%)  route 0.218ns (50.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.164     2.102 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.218     2.320    reset_counter[2]
    SLICE_X162Y175       LUT4 (Prop_lut4_I0_O)        0.048     2.368 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.368    reset_counter[3]_i_2_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y175       FDSE (Hold_fdse_C_D)         0.131     2.069    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.912%)  route 0.218ns (51.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.164     2.102 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.218     2.320    reset_counter[2]
    SLICE_X162Y175       LUT3 (Prop_lut3_I2_O)        0.045     2.365 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.365    reset_counter[2]_i_1_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y175       FDSE (Hold_fdse_C_D)         0.121     2.059    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.397%)  route 0.214ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.214     2.280    clk200_rst
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.517     1.974    
    SLICE_X162Y175       FDSE (Hold_fdse_C_S)        -0.045     1.929    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.397%)  route 0.214ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.214     2.280    clk200_rst
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.517     1.974    
    SLICE_X162Y175       FDSE (Hold_fdse_C_S)        -0.045     1.929    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.397%)  route 0.214ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.214     2.280    clk200_rst
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.517     1.974    
    SLICE_X162Y175       FDSE (Hold_fdse_C_S)        -0.045     1.929    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.397%)  route 0.214ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.214     2.280    clk200_rst
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.517     1.974    
    SLICE_X162Y175       FDSE (Hold_fdse_C_S)        -0.045     1.929    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.208    reset_counter[3]
    SLICE_X162Y175       LUT4 (Prop_lut4_I3_O)        0.099     2.307 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.363    reset_counter[3]_i_1_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y175       FDSE (Hold_fdse_C_CE)       -0.016     1.922    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.208    reset_counter[3]
    SLICE_X162Y175       LUT4 (Prop_lut4_I3_O)        0.099     2.307 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.363    reset_counter[3]_i_1_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y175       FDSE (Hold_fdse_C_CE)       -0.016     1.922    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y175       FDSE (Prop_fdse_C_Q)         0.148     2.086 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.208    reset_counter[3]
    SLICE_X162Y175       LUT4 (Prop_lut4_I3_O)        0.099     2.307 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.363    reset_counter[3]_i_1_n_0
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y175       FDSE (Hold_fdse_C_CE)       -0.016     1.922    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y174   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y174   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y175   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y175   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y175   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y175   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y175   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.944ns (32.061%)  route 6.239ns (67.939%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.741     1.741    sys_clk
    SLICE_X149Y161       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y161       FDRE (Prop_fdre_C_Q)         0.456     2.197 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.039     3.236    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X150Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.386 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.171     4.557    p_0_in0_in[4]
    SLICE_X151Y160       LUT6 (Prop_lut6_I0_O)        0.328     4.885 r  bankmachine2_state[2]_i_10/O
                         net (fo=1, routed)           0.000     4.885    bankmachine2_state[2]_i_10_n_0
    SLICE_X151Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  bankmachine2_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.435    bankmachine2_state_reg[2]_i_6_n_0
    SLICE_X151Y161       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.706 r  bankmachine2_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.625     6.331    sdram_bankmachine2_hit
    SLICE_X153Y161       LUT5 (Prop_lut5_I3_O)        0.373     6.704 f  sdram_bandwidth_cmd_is_read_i_11/O
                         net (fo=2, routed)           0.782     7.486    sdram_bandwidth_cmd_is_read_i_11_n_0
    SLICE_X156Y161       LUT4 (Prop_lut4_I3_O)        0.118     7.604 r  sdram_bandwidth_cmd_is_write_i_4/O
                         net (fo=3, routed)           1.029     8.633    sdram_bandwidth_cmd_is_write_i_4_n_0
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.326     8.959 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.161     9.120    multiplexer_state[3]_i_17_n_0
    SLICE_X158Y164       LUT4 (Prop_lut4_I3_O)        0.124     9.244 f  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.725     9.969    multiplexer_state[3]_i_10_n_0
    SLICE_X159Y160       LUT3 (Prop_lut3_I0_O)        0.124    10.093 f  multiplexer_state[3]_i_8/O
                         net (fo=1, routed)           0.517    10.610    multiplexer_state[3]_i_8_n_0
    SLICE_X158Y160       LUT6 (Prop_lut6_I5_O)        0.124    10.734 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.924    multiplexer_next_state
    SLICE_X158Y160       FDRE                                         r  multiplexer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.699    11.699    sys_clk
    SLICE_X158Y160       FDRE                                         r  multiplexer_state_reg[0]/C
                         clock pessimism              0.078    11.777    
                         clock uncertainty           -0.057    11.720    
    SLICE_X158Y160       FDRE (Setup_fdre_C_CE)      -0.169    11.551    multiplexer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.944ns (32.061%)  route 6.239ns (67.939%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.741     1.741    sys_clk
    SLICE_X149Y161       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y161       FDRE (Prop_fdre_C_Q)         0.456     2.197 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.039     3.236    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X150Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.386 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.171     4.557    p_0_in0_in[4]
    SLICE_X151Y160       LUT6 (Prop_lut6_I0_O)        0.328     4.885 r  bankmachine2_state[2]_i_10/O
                         net (fo=1, routed)           0.000     4.885    bankmachine2_state[2]_i_10_n_0
    SLICE_X151Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  bankmachine2_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.435    bankmachine2_state_reg[2]_i_6_n_0
    SLICE_X151Y161       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.706 r  bankmachine2_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.625     6.331    sdram_bankmachine2_hit
    SLICE_X153Y161       LUT5 (Prop_lut5_I3_O)        0.373     6.704 f  sdram_bandwidth_cmd_is_read_i_11/O
                         net (fo=2, routed)           0.782     7.486    sdram_bandwidth_cmd_is_read_i_11_n_0
    SLICE_X156Y161       LUT4 (Prop_lut4_I3_O)        0.118     7.604 r  sdram_bandwidth_cmd_is_write_i_4/O
                         net (fo=3, routed)           1.029     8.633    sdram_bandwidth_cmd_is_write_i_4_n_0
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.326     8.959 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.161     9.120    multiplexer_state[3]_i_17_n_0
    SLICE_X158Y164       LUT4 (Prop_lut4_I3_O)        0.124     9.244 f  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.725     9.969    multiplexer_state[3]_i_10_n_0
    SLICE_X159Y160       LUT3 (Prop_lut3_I0_O)        0.124    10.093 f  multiplexer_state[3]_i_8/O
                         net (fo=1, routed)           0.517    10.610    multiplexer_state[3]_i_8_n_0
    SLICE_X158Y160       LUT6 (Prop_lut6_I5_O)        0.124    10.734 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.924    multiplexer_next_state
    SLICE_X158Y160       FDRE                                         r  multiplexer_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.699    11.699    sys_clk
    SLICE_X158Y160       FDRE                                         r  multiplexer_state_reg[1]/C
                         clock pessimism              0.078    11.777    
                         clock uncertainty           -0.057    11.720    
    SLICE_X158Y160       FDRE (Setup_fdre_C_CE)      -0.169    11.551    multiplexer_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.944ns (32.061%)  route 6.239ns (67.939%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.741     1.741    sys_clk
    SLICE_X149Y161       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y161       FDRE (Prop_fdre_C_Q)         0.456     2.197 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.039     3.236    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X150Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.386 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.171     4.557    p_0_in0_in[4]
    SLICE_X151Y160       LUT6 (Prop_lut6_I0_O)        0.328     4.885 r  bankmachine2_state[2]_i_10/O
                         net (fo=1, routed)           0.000     4.885    bankmachine2_state[2]_i_10_n_0
    SLICE_X151Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  bankmachine2_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.435    bankmachine2_state_reg[2]_i_6_n_0
    SLICE_X151Y161       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.706 r  bankmachine2_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.625     6.331    sdram_bankmachine2_hit
    SLICE_X153Y161       LUT5 (Prop_lut5_I3_O)        0.373     6.704 f  sdram_bandwidth_cmd_is_read_i_11/O
                         net (fo=2, routed)           0.782     7.486    sdram_bandwidth_cmd_is_read_i_11_n_0
    SLICE_X156Y161       LUT4 (Prop_lut4_I3_O)        0.118     7.604 r  sdram_bandwidth_cmd_is_write_i_4/O
                         net (fo=3, routed)           1.029     8.633    sdram_bandwidth_cmd_is_write_i_4_n_0
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.326     8.959 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.161     9.120    multiplexer_state[3]_i_17_n_0
    SLICE_X158Y164       LUT4 (Prop_lut4_I3_O)        0.124     9.244 f  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.725     9.969    multiplexer_state[3]_i_10_n_0
    SLICE_X159Y160       LUT3 (Prop_lut3_I0_O)        0.124    10.093 f  multiplexer_state[3]_i_8/O
                         net (fo=1, routed)           0.517    10.610    multiplexer_state[3]_i_8_n_0
    SLICE_X158Y160       LUT6 (Prop_lut6_I5_O)        0.124    10.734 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.924    multiplexer_next_state
    SLICE_X158Y160       FDRE                                         r  multiplexer_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.699    11.699    sys_clk
    SLICE_X158Y160       FDRE                                         r  multiplexer_state_reg[2]/C
                         clock pessimism              0.078    11.777    
                         clock uncertainty           -0.057    11.720    
    SLICE_X158Y160       FDRE (Setup_fdre_C_CE)      -0.169    11.551    multiplexer_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.183ns  (logic 2.944ns (32.061%)  route 6.239ns (67.939%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.741     1.741    sys_clk
    SLICE_X149Y161       FDRE                                         r  sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y161       FDRE (Prop_fdre_C_Q)         0.456     2.197 r  sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.039     3.236    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X150Y161       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.386 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.171     4.557    p_0_in0_in[4]
    SLICE_X151Y160       LUT6 (Prop_lut6_I0_O)        0.328     4.885 r  bankmachine2_state[2]_i_10/O
                         net (fo=1, routed)           0.000     4.885    bankmachine2_state[2]_i_10_n_0
    SLICE_X151Y160       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.435 r  bankmachine2_state_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.435    bankmachine2_state_reg[2]_i_6_n_0
    SLICE_X151Y161       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.706 r  bankmachine2_state_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.625     6.331    sdram_bankmachine2_hit
    SLICE_X153Y161       LUT5 (Prop_lut5_I3_O)        0.373     6.704 f  sdram_bandwidth_cmd_is_read_i_11/O
                         net (fo=2, routed)           0.782     7.486    sdram_bandwidth_cmd_is_read_i_11_n_0
    SLICE_X156Y161       LUT4 (Prop_lut4_I3_O)        0.118     7.604 r  sdram_bandwidth_cmd_is_write_i_4/O
                         net (fo=3, routed)           1.029     8.633    sdram_bandwidth_cmd_is_write_i_4_n_0
    SLICE_X158Y164       LUT5 (Prop_lut5_I1_O)        0.326     8.959 r  multiplexer_state[3]_i_17/O
                         net (fo=1, routed)           0.161     9.120    multiplexer_state[3]_i_17_n_0
    SLICE_X158Y164       LUT4 (Prop_lut4_I3_O)        0.124     9.244 f  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.725     9.969    multiplexer_state[3]_i_10_n_0
    SLICE_X159Y160       LUT3 (Prop_lut3_I0_O)        0.124    10.093 f  multiplexer_state[3]_i_8/O
                         net (fo=1, routed)           0.517    10.610    multiplexer_state[3]_i_8_n_0
    SLICE_X158Y160       LUT6 (Prop_lut6_I5_O)        0.124    10.734 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.190    10.924    multiplexer_next_state
    SLICE_X158Y160       FDRE                                         r  multiplexer_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.699    11.699    sys_clk
    SLICE_X158Y160       FDRE                                         r  multiplexer_state_reg[3]/C
                         clock pessimism              0.078    11.777    
                         clock uncertainty           -0.057    11.720    
    SLICE_X158Y160       FDRE (Setup_fdre_C_CE)      -0.169    11.551    multiplexer_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -10.924    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 1.706ns (19.607%)  route 6.995ns (80.393%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.653ns = ( 11.653 - 10.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.661     1.661    sys_clk
    SLICE_X132Y176       FDRE                                         r  uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y176       FDRE (Prop_fdre_C_Q)         0.518     2.179 f  uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.703     2.882    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/uart_storage_full_reg[0]
    SLICE_X132Y176       LUT4 (Prop_lut4_I0_O)        0.124     3.006 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.609     3.615    lm32_cpu/interrupt_unit/basesoc_interrupt[1]
    SLICE_X126Y177       LUT6 (Prop_lut6_I5_O)        0.124     3.739 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.170     3.909    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X126Y177       LUT5 (Prop_lut5_I2_O)        0.124     4.033 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.684     4.717    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X123Y175       LUT6 (Prop_lut6_I0_O)        0.124     4.841 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.826     5.666    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X123Y174       LUT4 (Prop_lut4_I0_O)        0.118     5.784 r  lm32_cpu/load_store_unit/dcache/pc_f[31]_i_3/O
                         net (fo=36, routed)          0.623     6.407    lm32_cpu/load_store_unit/dcache/pc_f_reg[2]
    SLICE_X124Y174       LUT3 (Prop_lut3_I0_O)        0.326     6.733 r  lm32_cpu/load_store_unit/dcache/b[31]_i_4/O
                         net (fo=3, routed)           1.149     7.882    lm32_cpu/instruction_unit/refill_request_reg
    SLICE_X115Y174       LUT5 (Prop_lut5_I4_O)        0.124     8.006 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         0.812     8.818    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X111Y170       LUT3 (Prop_lut3_I1_O)        0.124     8.942 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_6__2/O
                         net (fo=2, routed)           1.419    10.362    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[2]
    RAMB36_X7Y34         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.653    11.653    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y34         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.078    11.731    
                         clock uncertainty           -0.057    11.675    
    RAMB36_X7Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    11.109    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         11.109    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wishbonestreamingbridge_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 3.936ns (42.653%)  route 5.292ns (57.347%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.606 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.726     1.726    sys_clk
    SLICE_X152Y173       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y173       FDRE (Prop_fdre_C_Q)         0.518     2.244 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.595     2.839    bridge_word_counter[1]
    SLICE_X153Y172       LUT2 (Prop_lut2_I1_O)        0.124     2.963 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     2.963    tag_mem_reg_i_42_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.513 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.513    tag_mem_reg_i_33_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.627 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.627    tag_mem_reg_i_32_n_0
    SLICE_X153Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.741 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.750    tag_mem_reg_i_31_n_0
    SLICE_X153Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.864 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.864    tag_mem_reg_i_37_n_0
    SLICE_X153Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.978 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.978    tag_mem_reg_i_36_n_0
    SLICE_X153Y177       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.312 r  tag_mem_reg_i_35/O[1]
                         net (fo=1, routed)           0.654     4.967    lm32_cpu/load_store_unit/bridge_wishbone_adr[21]
    SLICE_X151Y173       LUT5 (Prop_lut5_I0_O)        0.303     5.270 r  lm32_cpu/load_store_unit/tag_mem_reg_i_15/O
                         net (fo=3, routed)           0.813     6.083    lm32_cpu/load_store_unit/tag_port_dat_w[10]
    SLICE_X155Y175       LUT6 (Prop_lut6_I3_O)        0.124     6.207 r  lm32_cpu/load_store_unit/tag_mem_reg_i_49/O
                         net (fo=1, routed)           0.000     6.207    lm32_cpu/load_store_unit/tag_mem_reg_i_49_n_0
    SLICE_X155Y175       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.608 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.608    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X155Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/CO[3]
                         net (fo=6, routed)           0.815     7.537    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X154Y176       LUT4 (Prop_lut4_I1_O)        0.116     7.653 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.615     8.268    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X148Y176       LUT5 (Prop_lut5_I0_O)        0.328     8.596 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=5, routed)           0.647     9.243    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X148Y175       LUT3 (Prop_lut3_I0_O)        0.116     9.359 r  lm32_cpu/load_store_unit/wishbonestreamingbridge_state[2]_i_8/O
                         net (fo=1, routed)           0.624     9.983    lm32_cpu/load_store_unit/wishbonestreamingbridge_state[2]_i_8_n_0
    SLICE_X142Y175       LUT6 (Prop_lut6_I3_O)        0.328    10.311 r  lm32_cpu/load_store_unit/wishbonestreamingbridge_state[2]_i_2/O
                         net (fo=3, routed)           0.519    10.830    lm32_cpu/load_store_unit/wishbonestreamingbridge_next_state
    SLICE_X142Y175       LUT6 (Prop_lut6_I1_O)        0.124    10.954 r  lm32_cpu/load_store_unit/wishbonestreamingbridge_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.954    lm32_cpu_n_60
    SLICE_X142Y175       FDRE                                         r  wishbonestreamingbridge_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.606    11.606    sys_clk
    SLICE_X142Y175       FDRE                                         r  wishbonestreamingbridge_state_reg[0]/C
                         clock pessimism              0.078    11.684    
                         clock uncertainty           -0.057    11.627    
    SLICE_X142Y175       FDRE (Setup_fdre_C_D)        0.077    11.704    wishbonestreamingbridge_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wishbonestreamingbridge_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 3.936ns (42.667%)  route 5.289ns (57.333%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.606ns = ( 11.606 - 10.000 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.726     1.726    sys_clk
    SLICE_X152Y173       FDRE                                         r  bridge_word_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y173       FDRE (Prop_fdre_C_Q)         0.518     2.244 r  bridge_word_counter_reg[1]/Q
                         net (fo=5, routed)           0.595     2.839    bridge_word_counter[1]
    SLICE_X153Y172       LUT2 (Prop_lut2_I1_O)        0.124     2.963 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     2.963    tag_mem_reg_i_42_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.513 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.513    tag_mem_reg_i_33_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.627 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.627    tag_mem_reg_i_32_n_0
    SLICE_X153Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.741 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.750    tag_mem_reg_i_31_n_0
    SLICE_X153Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.864 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.864    tag_mem_reg_i_37_n_0
    SLICE_X153Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.978 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.978    tag_mem_reg_i_36_n_0
    SLICE_X153Y177       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.312 r  tag_mem_reg_i_35/O[1]
                         net (fo=1, routed)           0.654     4.967    lm32_cpu/load_store_unit/bridge_wishbone_adr[21]
    SLICE_X151Y173       LUT5 (Prop_lut5_I0_O)        0.303     5.270 r  lm32_cpu/load_store_unit/tag_mem_reg_i_15/O
                         net (fo=3, routed)           0.813     6.083    lm32_cpu/load_store_unit/tag_port_dat_w[10]
    SLICE_X155Y175       LUT6 (Prop_lut6_I3_O)        0.124     6.207 r  lm32_cpu/load_store_unit/tag_mem_reg_i_49/O
                         net (fo=1, routed)           0.000     6.207    lm32_cpu/load_store_unit/tag_mem_reg_i_49_n_0
    SLICE_X155Y175       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.608 r  lm32_cpu/load_store_unit/tag_mem_reg_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.608    lm32_cpu/load_store_unit/tag_mem_reg_i_44_n_0
    SLICE_X155Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  lm32_cpu/load_store_unit/tag_mem_reg_i_39/CO[3]
                         net (fo=6, routed)           0.815     7.537    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X154Y176       LUT4 (Prop_lut4_I1_O)        0.116     7.653 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.615     8.268    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X148Y176       LUT5 (Prop_lut5_I0_O)        0.328     8.596 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=5, routed)           0.647     9.243    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X148Y175       LUT3 (Prop_lut3_I0_O)        0.116     9.359 r  lm32_cpu/load_store_unit/wishbonestreamingbridge_state[2]_i_8/O
                         net (fo=1, routed)           0.624     9.983    lm32_cpu/load_store_unit/wishbonestreamingbridge_state[2]_i_8_n_0
    SLICE_X142Y175       LUT6 (Prop_lut6_I3_O)        0.328    10.311 r  lm32_cpu/load_store_unit/wishbonestreamingbridge_state[2]_i_2/O
                         net (fo=3, routed)           0.516    10.827    lm32_cpu/load_store_unit/wishbonestreamingbridge_next_state
    SLICE_X142Y175       LUT6 (Prop_lut6_I1_O)        0.124    10.951 r  lm32_cpu/load_store_unit/wishbonestreamingbridge_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.951    lm32_cpu_n_59
    SLICE_X142Y175       FDRE                                         r  wishbonestreamingbridge_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.606    11.606    sys_clk
    SLICE_X142Y175       FDRE                                         r  wishbonestreamingbridge_state_reg[1]/C
                         clock pessimism              0.078    11.684    
                         clock uncertainty           -0.057    11.627    
    SLICE_X142Y175       FDRE (Setup_fdre_C_D)        0.081    11.708    wishbonestreamingbridge_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 sdram_bankmachine4_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine2_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 2.895ns (32.252%)  route 6.081ns (67.748%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.738     1.738    sys_clk
    SLICE_X147Y164       FDRE                                         r  sdram_bankmachine4_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y164       FDRE (Prop_fdre_C_Q)         0.419     2.157 r  sdram_bankmachine4_consume_reg[2]/Q
                         net (fo=25, routed)          1.174     3.331    storage_6_reg_0_7_12_17/ADDRC2
    SLICE_X148Y166       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.328     3.659 r  storage_6_reg_0_7_12_17/RAMC/O
                         net (fo=3, routed)           0.832     4.491    p_0_in2_in[8]
    SLICE_X146Y166       LUT6 (Prop_lut6_I2_O)        0.331     4.822 r  sdram_bankmachine4_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.822    sdram_bankmachine4_count[2]_i_11_n_0
    SLICE_X146Y166       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.202 r  sdram_bankmachine4_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.202    sdram_bankmachine4_count_reg[2]_i_8_n_0
    SLICE_X146Y167       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.456 f  sdram_bankmachine4_count_reg[2]_i_6/CO[0]
                         net (fo=4, routed)           0.455     5.911    sdram_bankmachine4_hit
    SLICE_X151Y166       LUT6 (Prop_lut6_I1_O)        0.367     6.278 r  sdram_choose_req_grant[2]_i_23/O
                         net (fo=1, routed)           0.575     6.852    sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X152Y166       LUT6 (Prop_lut6_I2_O)        0.124     6.976 f  sdram_choose_req_grant[2]_i_10/O
                         net (fo=7, routed)           0.731     7.708    sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X153Y164       LUT6 (Prop_lut6_I1_O)        0.124     7.832 r  sdram_bankmachine7_consume[2]_i_3/O
                         net (fo=5, routed)           0.425     8.257    sdram_bankmachine7_consume[2]_i_3_n_0
    SLICE_X153Y164       LUT4 (Prop_lut4_I3_O)        0.124     8.381 f  sdram_bankmachine5_consume[2]_i_3/O
                         net (fo=21, routed)          0.783     9.164    sdram_bankmachine5_consume[2]_i_3_n_0
    SLICE_X153Y161       LUT4 (Prop_lut4_I3_O)        0.118     9.282 r  sdram_bankmachine2_consume[2]_i_2/O
                         net (fo=7, routed)           0.624     9.906    lm32_cpu/load_store_unit/sdram_choose_req_grant_reg[1]_0
    SLICE_X152Y159       LUT2 (Prop_lut2_I1_O)        0.326    10.232 r  lm32_cpu/load_store_unit/sdram_bankmachine2_level[3]_i_1/O
                         net (fo=4, routed)           0.482    10.714    lm32_cpu_n_370
    SLICE_X152Y157       FDRE                                         r  sdram_bankmachine2_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.625    11.625    sys_clk
    SLICE_X152Y157       FDRE                                         r  sdram_bankmachine2_level_reg[1]/C
                         clock pessimism              0.078    11.703    
                         clock uncertainty           -0.057    11.646    
    SLICE_X152Y157       FDRE (Setup_fdre_C_CE)      -0.169    11.477    sdram_bankmachine2_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 sdram_bankmachine4_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine2_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 2.895ns (32.252%)  route 6.081ns (67.748%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.738     1.738    sys_clk
    SLICE_X147Y164       FDRE                                         r  sdram_bankmachine4_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y164       FDRE (Prop_fdre_C_Q)         0.419     2.157 r  sdram_bankmachine4_consume_reg[2]/Q
                         net (fo=25, routed)          1.174     3.331    storage_6_reg_0_7_12_17/ADDRC2
    SLICE_X148Y166       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.328     3.659 r  storage_6_reg_0_7_12_17/RAMC/O
                         net (fo=3, routed)           0.832     4.491    p_0_in2_in[8]
    SLICE_X146Y166       LUT6 (Prop_lut6_I2_O)        0.331     4.822 r  sdram_bankmachine4_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.822    sdram_bankmachine4_count[2]_i_11_n_0
    SLICE_X146Y166       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.202 r  sdram_bankmachine4_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.202    sdram_bankmachine4_count_reg[2]_i_8_n_0
    SLICE_X146Y167       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.456 f  sdram_bankmachine4_count_reg[2]_i_6/CO[0]
                         net (fo=4, routed)           0.455     5.911    sdram_bankmachine4_hit
    SLICE_X151Y166       LUT6 (Prop_lut6_I1_O)        0.367     6.278 r  sdram_choose_req_grant[2]_i_23/O
                         net (fo=1, routed)           0.575     6.852    sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X152Y166       LUT6 (Prop_lut6_I2_O)        0.124     6.976 f  sdram_choose_req_grant[2]_i_10/O
                         net (fo=7, routed)           0.731     7.708    sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X153Y164       LUT6 (Prop_lut6_I1_O)        0.124     7.832 r  sdram_bankmachine7_consume[2]_i_3/O
                         net (fo=5, routed)           0.425     8.257    sdram_bankmachine7_consume[2]_i_3_n_0
    SLICE_X153Y164       LUT4 (Prop_lut4_I3_O)        0.124     8.381 f  sdram_bankmachine5_consume[2]_i_3/O
                         net (fo=21, routed)          0.783     9.164    sdram_bankmachine5_consume[2]_i_3_n_0
    SLICE_X153Y161       LUT4 (Prop_lut4_I3_O)        0.118     9.282 r  sdram_bankmachine2_consume[2]_i_2/O
                         net (fo=7, routed)           0.624     9.906    lm32_cpu/load_store_unit/sdram_choose_req_grant_reg[1]_0
    SLICE_X152Y159       LUT2 (Prop_lut2_I1_O)        0.326    10.232 r  lm32_cpu/load_store_unit/sdram_bankmachine2_level[3]_i_1/O
                         net (fo=4, routed)           0.482    10.714    lm32_cpu_n_370
    SLICE_X152Y157       FDRE                                         r  sdram_bankmachine2_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.625    11.625    sys_clk
    SLICE_X152Y157       FDRE                                         r  sdram_bankmachine2_level_reg[2]/C
                         clock pessimism              0.078    11.703    
                         clock uncertainty           -0.057    11.646    
    SLICE_X152Y157       FDRE (Setup_fdre_C_CE)      -0.169    11.477    sdram_bankmachine2_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 sdram_bankmachine4_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bankmachine2_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.976ns  (logic 2.895ns (32.252%)  route 6.081ns (67.748%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        1.738     1.738    sys_clk
    SLICE_X147Y164       FDRE                                         r  sdram_bankmachine4_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y164       FDRE (Prop_fdre_C_Q)         0.419     2.157 r  sdram_bankmachine4_consume_reg[2]/Q
                         net (fo=25, routed)          1.174     3.331    storage_6_reg_0_7_12_17/ADDRC2
    SLICE_X148Y166       RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.328     3.659 r  storage_6_reg_0_7_12_17/RAMC/O
                         net (fo=3, routed)           0.832     4.491    p_0_in2_in[8]
    SLICE_X146Y166       LUT6 (Prop_lut6_I2_O)        0.331     4.822 r  sdram_bankmachine4_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.822    sdram_bankmachine4_count[2]_i_11_n_0
    SLICE_X146Y166       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.202 r  sdram_bankmachine4_count_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.202    sdram_bankmachine4_count_reg[2]_i_8_n_0
    SLICE_X146Y167       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.456 f  sdram_bankmachine4_count_reg[2]_i_6/CO[0]
                         net (fo=4, routed)           0.455     5.911    sdram_bankmachine4_hit
    SLICE_X151Y166       LUT6 (Prop_lut6_I1_O)        0.367     6.278 r  sdram_choose_req_grant[2]_i_23/O
                         net (fo=1, routed)           0.575     6.852    sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X152Y166       LUT6 (Prop_lut6_I2_O)        0.124     6.976 f  sdram_choose_req_grant[2]_i_10/O
                         net (fo=7, routed)           0.731     7.708    sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X153Y164       LUT6 (Prop_lut6_I1_O)        0.124     7.832 r  sdram_bankmachine7_consume[2]_i_3/O
                         net (fo=5, routed)           0.425     8.257    sdram_bankmachine7_consume[2]_i_3_n_0
    SLICE_X153Y164       LUT4 (Prop_lut4_I3_O)        0.124     8.381 f  sdram_bankmachine5_consume[2]_i_3/O
                         net (fo=21, routed)          0.783     9.164    sdram_bankmachine5_consume[2]_i_3_n_0
    SLICE_X153Y161       LUT4 (Prop_lut4_I3_O)        0.118     9.282 r  sdram_bankmachine2_consume[2]_i_2/O
                         net (fo=7, routed)           0.624     9.906    lm32_cpu/load_store_unit/sdram_choose_req_grant_reg[1]_0
    SLICE_X152Y159       LUT2 (Prop_lut2_I1_O)        0.326    10.232 r  lm32_cpu/load_store_unit/sdram_bankmachine2_level[3]_i_1/O
                         net (fo=4, routed)           0.482    10.714    lm32_cpu_n_370
    SLICE_X152Y157       FDRE                                         r  sdram_bankmachine2_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3302, routed)        1.625    11.625    sys_clk
    SLICE_X152Y157       FDRE                                         r  sdram_bankmachine2_level_reg[3]/C
                         clock pessimism              0.078    11.703    
                         clock uncertainty           -0.057    11.646    
    SLICE_X152Y157       FDRE (Setup_fdre_C_CE)      -0.169    11.477    sdram_bankmachine2_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.477    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  0.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.840%)  route 0.219ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.603     0.603    lm32_cpu/instruction_unit/out
    SLICE_X140Y174       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y174       FDRE (Prop_fdre_C_Q)         0.164     0.767 r  lm32_cpu/instruction_unit/icache_refill_data_reg[12]/Q
                         net (fo=1, routed)           0.219     0.986    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][12]
    RAMB36_X7Y34         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.915     0.915    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y34         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.659    
    RAMB36_X7Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     0.955    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.029%)  route 0.262ns (64.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.607     0.607    lm32_cpu/load_store_unit/dcache/out
    SLICE_X141Y170       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y170       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[13]/Q
                         net (fo=2, routed)           0.262     1.009    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[9]
    RAMB18_X7Y66         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.923     0.923    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y66         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.667    
    RAMB18_X7Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.296     0.963    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.024%)  route 0.262ns (64.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.607     0.607    lm32_cpu/load_store_unit/dcache/out
    SLICE_X141Y170       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y170       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[12]/Q
                         net (fo=2, routed)           0.262     1.009    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[8]
    RAMB18_X7Y66         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.923     0.923    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y66         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.667    
    RAMB18_X7Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.296     0.963    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.937%)  route 0.263ns (65.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.607     0.607    lm32_cpu/load_store_unit/dcache/out
    SLICE_X141Y170       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y170       FDRE (Prop_fdre_C_Q)         0.141     0.748 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[14]/Q
                         net (fo=2, routed)           0.263     1.010    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[10]
    RAMB18_X7Y66         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.923     0.923    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y66         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.256     0.667    
    RAMB18_X7Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.296     0.963    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.613     0.613    sys_clk
    SLICE_X149Y166       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y166       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.994    storage_6_reg_0_7_12_17/ADDRD0
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.882     0.882    storage_6_reg_0_7_12_17/WCLK
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMA/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X148Y166       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_6_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.613     0.613    sys_clk
    SLICE_X149Y166       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y166       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.994    storage_6_reg_0_7_12_17/ADDRD0
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.882     0.882    storage_6_reg_0_7_12_17/WCLK
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMA_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X148Y166       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_6_reg_0_7_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.613     0.613    sys_clk
    SLICE_X149Y166       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y166       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.994    storage_6_reg_0_7_12_17/ADDRD0
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.882     0.882    storage_6_reg_0_7_12_17/WCLK
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMB/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X148Y166       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_6_reg_0_7_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.613     0.613    sys_clk
    SLICE_X149Y166       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y166       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.994    storage_6_reg_0_7_12_17/ADDRD0
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.882     0.882    storage_6_reg_0_7_12_17/WCLK
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMB_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X148Y166       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_6_reg_0_7_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_12_17/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.613     0.613    sys_clk
    SLICE_X149Y166       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y166       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.994    storage_6_reg_0_7_12_17/ADDRD0
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.882     0.882    storage_6_reg_0_7_12_17/WCLK
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMC/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X148Y166       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_6_reg_0_7_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sdram_bankmachine4_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_12_17/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.613     0.613    sys_clk
    SLICE_X149Y166       FDRE                                         r  sdram_bankmachine4_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y166       FDRE (Prop_fdre_C_Q)         0.141     0.754 r  sdram_bankmachine4_produce_reg[0]/Q
                         net (fo=35, routed)          0.241     0.994    storage_6_reg_0_7_12_17/ADDRD0
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3302, routed)        0.882     0.882    storage_6_reg_0_7_12_17/WCLK
    SLICE_X148Y166       RAMD32                                       r  storage_6_reg_0_7_12_17/RAMC_D1/CLK
                         clock pessimism             -0.257     0.626    
    SLICE_X148Y166       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_6_reg_0_7_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y70     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y71     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y38    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y35    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y36    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y37    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y31    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    memadr_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y180  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y180  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y177  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y176  lm32_cpu/registers_reg_r1_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.742ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y174       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     3.938    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.938    
                         clock uncertainty           -0.125     3.813    
    SLICE_X163Y174       FDPE (Setup_fdpe_C_D)       -0.005     3.808    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.808    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.742    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.434ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y176       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X163Y176       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3302, routed)        0.634     2.634    sys_clk
    SLICE_X163Y176       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.634    
                         clock uncertainty           -0.129     2.504    
    SLICE_X163Y176       FDPE (Setup_fdpe_C_D)       -0.005     2.499    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.499    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.434    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.468 (r) | FAST    |     3.629 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     2.193 (r) | SLOW    |    -0.314 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.528 (r) | SLOW    |    -2.425 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.053 (r) | SLOW    |    -2.303 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.050 (r) | SLOW    |    -2.652 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.381 (r) | SLOW    |      1.922 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.617 (r) | SLOW    |      1.569 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.919 (r) | SLOW    |      1.699 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.534 (r) | SLOW    |      2.008 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.536 (r) | SLOW    |      2.014 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.769 (r) | SLOW    |      1.640 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.384 (r) | SLOW    |      1.928 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.069 (r) | SLOW    |      1.761 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.676 (r) | SLOW    |      2.056 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.297 (r) | SLOW    |      2.358 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.688 (r) | SLOW    |      2.059 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.982 (r) | SLOW    |      2.204 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.447 (r) | SLOW    |      2.415 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.440 (r) | SLOW    |      2.425 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      8.294 (r) | SLOW    |      2.333 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.589 (r) | SLOW    |      2.480 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.230 (r) | SLOW    |      1.836 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.294 (r) | SLOW    |      2.317 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.231 (r) | SLOW    |      1.839 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.295 (r) | SLOW    |      2.315 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     13.961 (r) | SLOW    |      5.364 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     13.991 (r) | SLOW    |      5.396 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     11.204 (r) | SLOW    |      3.836 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     11.333 (r) | SLOW    |      3.957 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     11.963 (r) | SLOW    |      4.247 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.097 (r) | SLOW    |      3.882 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     14.143 (r) | SLOW    |      5.465 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.724 (r) | SLOW    |      5.346 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     11.985 (r) | SLOW    |      3.874 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.026 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.372 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.973 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.381 (r) | SLOW    |   1.922 (r) | FAST    |    0.765 |
ddram_dq[1]        |   6.617 (r) | SLOW    |   1.569 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.919 (r) | SLOW    |   1.699 (r) | FAST    |    0.302 |
ddram_dq[3]        |   7.534 (r) | SLOW    |   2.008 (r) | FAST    |    0.917 |
ddram_dq[4]        |   7.536 (r) | SLOW    |   2.014 (r) | FAST    |    0.919 |
ddram_dq[5]        |   6.769 (r) | SLOW    |   1.640 (r) | FAST    |    0.152 |
ddram_dq[6]        |   7.384 (r) | SLOW    |   1.928 (r) | FAST    |    0.767 |
ddram_dq[7]        |   7.069 (r) | SLOW    |   1.761 (r) | FAST    |    0.452 |
ddram_dq[8]        |   7.676 (r) | SLOW    |   2.056 (r) | FAST    |    1.059 |
ddram_dq[9]        |   8.297 (r) | SLOW    |   2.358 (r) | FAST    |    1.680 |
ddram_dq[10]       |   7.688 (r) | SLOW    |   2.059 (r) | FAST    |    1.072 |
ddram_dq[11]       |   7.982 (r) | SLOW    |   2.204 (r) | FAST    |    1.365 |
ddram_dq[12]       |   8.447 (r) | SLOW    |   2.415 (r) | FAST    |    1.830 |
ddram_dq[13]       |   8.440 (r) | SLOW    |   2.425 (r) | FAST    |    1.823 |
ddram_dq[14]       |   8.294 (r) | SLOW    |   2.333 (r) | FAST    |    1.677 |
ddram_dq[15]       |   8.589 (r) | SLOW    |   2.480 (r) | FAST    |    1.973 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.589 (r) | SLOW    |   1.569 (r) | FAST    |    1.973 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.064 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.230 (r) | SLOW    |   1.836 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.294 (r) | SLOW    |   2.317 (r) | FAST    |    1.063 |
ddram_dqs_p[0]     |   7.231 (r) | SLOW    |   1.839 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.295 (r) | SLOW    |   2.315 (r) | FAST    |    1.064 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.295 (r) | SLOW    |   1.836 (r) | FAST    |    1.064 |
-------------------+-------------+---------+-------------+---------+----------+




