// Seed: 3778878015
module module_0 (
    input wor id_0,
    input tri id_1
);
  assign id_3 = 1'd0 == 1;
  assign module_1.type_1 = 0;
  assign id_3 = id_1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_8 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    output uwire id_3,
    output supply0 id_4,
    output wand id_5,
    input tri id_6,
    input wand id_7,
    input uwire id_8
);
  xnor primCall (id_5, id_10, id_0, id_7, id_2, id_6, id_8, id_1);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_0
  );
endmodule
module module_2 (
    input tri1 id_0,
    output wor id_1,
    input wor id_2,
    output tri0 id_3,
    input supply0 id_4,
    output wire id_5,
    input tri id_6,
    input supply1 id_7,
    input tri id_8,
    input tri0 id_9,
    output wor id_10,
    output supply1 id_11,
    output wand id_12,
    output supply1 id_13,
    input tri0 id_14,
    output tri0 id_15,
    output wire id_16,
    input uwire id_17,
    output wire id_18,
    output supply1 id_19
);
  assign id_3 = 1'b0;
  id_21(
      .id_0(1 - id_11),
      .id_1(),
      .id_2(1'h0),
      .id_3(id_7),
      .id_4(id_9),
      .id_5(1),
      .id_6(1'b0),
      .id_7(),
      .id_8(id_1),
      .id_9(1),
      .id_10(id_6),
      .id_11(id_0),
      .id_12(id_3 != ""),
      .id_13(id_0),
      .id_14(1),
      .id_15(1)
  );
  tri id_22 = 1;
  assign id_18 = 1;
  wire id_23;
endmodule
