// Seed: 1508465071
module module_0 ();
  wire id_1, id_2, id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output logic id_0
);
  always begin : LABEL_0$display
    ;
    id_0 <= id_2;
    if (-1) @(*);
  end
  logic id_3;
  module_0 modCall_1 ();
  assign id_0 = -1;
  assign id_0 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  input wire id_32;
  output wire id_31;
  output wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_33, id_34;
  always @(posedge -1'd0) id_24 = "";
  integer id_35;
  id_36(
      .id_0(-1'b0),
      .id_1(id_9),
      .id_2(id_16),
      .id_3(),
      .id_4(id_19[-1 :-1] == (id_29 + id_21 & ~id_9))
  ); id_37(
      {id_18 - 1'b0, -1}
  );
  always id_3 = 1'b0;
  wire id_38;
  module_0 modCall_1 ();
endmodule
