

================================================================
== Vivado HLS Report for 'linear_single_ap_fixed_ap_fixed_32_16_5_3_0_linear_config87_s'
================================================================
* Date:           Fri Jan 27 16:48:16 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.916 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       2|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      27|    -|
|Register             |        -|      -|        2|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|        2|      29|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |data_V_V_blk_n  |   9|          2|    1|          2|
    |res_V_V_blk_n   |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  27|          6|    3|          6|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | linear_single<ap_fixed,ap_fixed<32,16,5,3,0>,linear_config87> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | linear_single<ap_fixed,ap_fixed<32,16,5,3,0>,linear_config87> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | linear_single<ap_fixed,ap_fixed<32,16,5,3,0>,linear_config87> | return value |
|ap_done           | out |    1| ap_ctrl_hs | linear_single<ap_fixed,ap_fixed<32,16,5,3,0>,linear_config87> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | linear_single<ap_fixed,ap_fixed<32,16,5,3,0>,linear_config87> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | linear_single<ap_fixed,ap_fixed<32,16,5,3,0>,linear_config87> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | linear_single<ap_fixed,ap_fixed<32,16,5,3,0>,linear_config87> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                            data_V_V                           |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_V                           |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                            data_V_V                           |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                            res_V_V                            |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                            res_V_V                            |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                            res_V_V                            |    pointer   |
+------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

