
Infrared digital sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000035d4  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000a4  20000000  000035d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000200a4  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000200a4  2**0
                  CONTENTS
  4 .bss          000000c0  200000a4  00003678  000200a4  2**2
                  ALLOC
  5 .stack        00010004  20000164  00003738  000200a4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000200d2  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001f74a  00000000  00000000  0002012b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002f6d  00000000  00000000  0003f875  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000ab8c  00000000  00000000  000427e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001318  00000000  00000000  0004d36e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000011a0  00000000  00000000  0004e686  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000348ec  00000000  00000000  0004f826  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00015caa  00000000  00000000  00084112  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011a8cc  00000000  00000000  00099dbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00005368  00000000  00000000  001b4688  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	68 01 01 20 89 03 00 00 25 04 00 00 25 04 00 00     h.. ....%...%...
      10:	25 04 00 00 25 04 00 00 25 04 00 00 00 00 00 00     %...%...%.......
	...
      2c:	25 04 00 00 25 04 00 00 00 00 00 00 25 04 00 00     %...%.......%...
      3c:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
      4c:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
      5c:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
      6c:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
      7c:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
      8c:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
      9c:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
      ac:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
      bc:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
      cc:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
      dc:	25 04 00 00 25 04 00 00 25 04 00 00 00 00 00 00     %...%...%.......
	...
      f4:	69 18 00 00 25 04 00 00 25 04 00 00 25 04 00 00     i...%...%...%...
     104:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     114:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     124:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     134:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     144:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     154:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     164:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     174:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     184:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     194:	25 04 00 00 b9 2a 00 00 25 04 00 00 25 04 00 00     %....*..%...%...
     1a4:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     1b4:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     1c4:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     1d4:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     1e4:	25 04 00 00 25 04 00 00 b1 27 00 00 25 04 00 00     %...%....'..%...
     1f4:	cd 27 00 00 25 04 00 00 25 04 00 00 25 04 00 00     .'..%...%...%...
     204:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     214:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     224:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     234:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     244:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...
     254:	25 04 00 00 25 04 00 00 25 04 00 00 25 04 00 00     %...%...%...%...

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200000a4 	.word	0x200000a4
     280:	00000000 	.word	0x00000000
     284:	000035d4 	.word	0x000035d4

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	000035d4 	.word	0x000035d4
     2c4:	200000a8 	.word	0x200000a8
     2c8:	000035d4 	.word	0x000035d4
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b580      	push	{r7, lr}
     2d2:	af00      	add	r7, sp, #0
	system_init();
     2d4:	4b01      	ldr	r3, [pc, #4]	; (2dc <atmel_start_init+0xc>)
     2d6:	4798      	blx	r3
}
     2d8:	bf00      	nop
     2da:	bd80      	pop	{r7, pc}
     2dc:	00000bed 	.word	0x00000bed

000002e0 <edge_detector>:
		break;
	}
	return output;
}

bool edge_detector(bool edge_input, int i){
     2e0:	b480      	push	{r7}
     2e2:	b085      	sub	sp, #20
     2e4:	af00      	add	r7, sp, #0
     2e6:	4603      	mov	r3, r0
     2e8:	6039      	str	r1, [r7, #0]
     2ea:	71fb      	strb	r3, [r7, #7]

	static bool clock_state[4] = {0};
	
	bool edge_detected[4] = {0};
     2ec:	2300      	movs	r3, #0
     2ee:	60fb      	str	r3, [r7, #12]
	
	
	switch(clock_state[i]){
     2f0:	4a24      	ldr	r2, [pc, #144]	; (384 <edge_detector+0xa4>)
     2f2:	683b      	ldr	r3, [r7, #0]
     2f4:	4413      	add	r3, r2
     2f6:	781b      	ldrb	r3, [r3, #0]
     2f8:	2b01      	cmp	r3, #1
     2fa:	d01d      	beq.n	338 <edge_detector+0x58>
		case 0:
		if(edge_input == 0){
     2fc:	79fb      	ldrb	r3, [r7, #7]
     2fe:	f083 0301 	eor.w	r3, r3, #1
     302:	b2db      	uxtb	r3, r3
     304:	2b00      	cmp	r3, #0
     306:	d00b      	beq.n	320 <edge_detector+0x40>
			clock_state[i] = 0;
     308:	4a1e      	ldr	r2, [pc, #120]	; (384 <edge_detector+0xa4>)
     30a:	683b      	ldr	r3, [r7, #0]
     30c:	4413      	add	r3, r2
     30e:	2200      	movs	r2, #0
     310:	701a      	strb	r2, [r3, #0]
			edge_detected[i] = 0;
     312:	f107 020c 	add.w	r2, r7, #12
     316:	683b      	ldr	r3, [r7, #0]
     318:	4413      	add	r3, r2
     31a:	2200      	movs	r2, #0
     31c:	701a      	strb	r2, [r3, #0]
			}else{
			clock_state[i] = 1;
			edge_detected[i] = 1;
		}
		break;
     31e:	e026      	b.n	36e <edge_detector+0x8e>
			clock_state[i] = 1;
     320:	4a18      	ldr	r2, [pc, #96]	; (384 <edge_detector+0xa4>)
     322:	683b      	ldr	r3, [r7, #0]
     324:	4413      	add	r3, r2
     326:	2201      	movs	r2, #1
     328:	701a      	strb	r2, [r3, #0]
			edge_detected[i] = 1;
     32a:	f107 020c 	add.w	r2, r7, #12
     32e:	683b      	ldr	r3, [r7, #0]
     330:	4413      	add	r3, r2
     332:	2201      	movs	r2, #1
     334:	701a      	strb	r2, [r3, #0]
		break;
     336:	e01a      	b.n	36e <edge_detector+0x8e>
		case 1:
		if(edge_input == 1){
     338:	79fb      	ldrb	r3, [r7, #7]
     33a:	2b00      	cmp	r3, #0
     33c:	d00b      	beq.n	356 <edge_detector+0x76>
			clock_state[i] = 1;
     33e:	4a11      	ldr	r2, [pc, #68]	; (384 <edge_detector+0xa4>)
     340:	683b      	ldr	r3, [r7, #0]
     342:	4413      	add	r3, r2
     344:	2201      	movs	r2, #1
     346:	701a      	strb	r2, [r3, #0]
			edge_detected[i] = 0;
     348:	f107 020c 	add.w	r2, r7, #12
     34c:	683b      	ldr	r3, [r7, #0]
     34e:	4413      	add	r3, r2
     350:	2200      	movs	r2, #0
     352:	701a      	strb	r2, [r3, #0]
			}else{
			clock_state[i] = 0;
			edge_detected[i] = 0;
		}
		break;
     354:	e00a      	b.n	36c <edge_detector+0x8c>
			clock_state[i] = 0;
     356:	4a0b      	ldr	r2, [pc, #44]	; (384 <edge_detector+0xa4>)
     358:	683b      	ldr	r3, [r7, #0]
     35a:	4413      	add	r3, r2
     35c:	2200      	movs	r2, #0
     35e:	701a      	strb	r2, [r3, #0]
			edge_detected[i] = 0;
     360:	f107 020c 	add.w	r2, r7, #12
     364:	683b      	ldr	r3, [r7, #0]
     366:	4413      	add	r3, r2
     368:	2200      	movs	r2, #0
     36a:	701a      	strb	r2, [r3, #0]
		break;
     36c:	bf00      	nop
	}
	return edge_detected[i];
     36e:	f107 020c 	add.w	r2, r7, #12
     372:	683b      	ldr	r3, [r7, #0]
     374:	4413      	add	r3, r2
     376:	781b      	ldrb	r3, [r3, #0]
}
     378:	4618      	mov	r0, r3
     37a:	3714      	adds	r7, #20
     37c:	46bd      	mov	sp, r7
     37e:	f85d 7b04 	ldr.w	r7, [sp], #4
     382:	4770      	bx	lr
     384:	200000c4 	.word	0x200000c4

00000388 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     388:	b580      	push	{r7, lr}
     38a:	b082      	sub	sp, #8
     38c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
     38e:	4b1c      	ldr	r3, [pc, #112]	; (400 <Reset_Handler+0x78>)
     390:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
     392:	4b1c      	ldr	r3, [pc, #112]	; (404 <Reset_Handler+0x7c>)
     394:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
     396:	687a      	ldr	r2, [r7, #4]
     398:	683b      	ldr	r3, [r7, #0]
     39a:	429a      	cmp	r2, r3
     39c:	d00c      	beq.n	3b8 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
     39e:	e007      	b.n	3b0 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
     3a0:	683b      	ldr	r3, [r7, #0]
     3a2:	1d1a      	adds	r2, r3, #4
     3a4:	603a      	str	r2, [r7, #0]
     3a6:	687a      	ldr	r2, [r7, #4]
     3a8:	1d11      	adds	r1, r2, #4
     3aa:	6079      	str	r1, [r7, #4]
     3ac:	6812      	ldr	r2, [r2, #0]
     3ae:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
     3b0:	683b      	ldr	r3, [r7, #0]
     3b2:	4a15      	ldr	r2, [pc, #84]	; (408 <Reset_Handler+0x80>)
     3b4:	4293      	cmp	r3, r2
     3b6:	d3f3      	bcc.n	3a0 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     3b8:	4b14      	ldr	r3, [pc, #80]	; (40c <Reset_Handler+0x84>)
     3ba:	603b      	str	r3, [r7, #0]
     3bc:	e004      	b.n	3c8 <Reset_Handler+0x40>
                *pDest++ = 0;
     3be:	683b      	ldr	r3, [r7, #0]
     3c0:	1d1a      	adds	r2, r3, #4
     3c2:	603a      	str	r2, [r7, #0]
     3c4:	2200      	movs	r2, #0
     3c6:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
     3c8:	683b      	ldr	r3, [r7, #0]
     3ca:	4a11      	ldr	r2, [pc, #68]	; (410 <Reset_Handler+0x88>)
     3cc:	4293      	cmp	r3, r2
     3ce:	d3f6      	bcc.n	3be <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
     3d0:	4b10      	ldr	r3, [pc, #64]	; (414 <Reset_Handler+0x8c>)
     3d2:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     3d4:	4a10      	ldr	r2, [pc, #64]	; (418 <Reset_Handler+0x90>)
     3d6:	687b      	ldr	r3, [r7, #4]
     3d8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     3dc:	6093      	str	r3, [r2, #8]

#if __FPU_USED
        /* Enable FPU */
        SCB->CPACR |=  (0xFu << 20);
     3de:	4a0e      	ldr	r2, [pc, #56]	; (418 <Reset_Handler+0x90>)
     3e0:	4b0d      	ldr	r3, [pc, #52]	; (418 <Reset_Handler+0x90>)
     3e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
     3e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
     3ea:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     3ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     3f2:	f3bf 8f6f 	isb	sy
        __DSB();
        __ISB();
#endif

        /* Initialize the C library */
        __libc_init_array();
     3f6:	4b09      	ldr	r3, [pc, #36]	; (41c <Reset_Handler+0x94>)
     3f8:	4798      	blx	r3

        /* Branch to main function */
        main();
     3fa:	4b09      	ldr	r3, [pc, #36]	; (420 <Reset_Handler+0x98>)
     3fc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
     3fe:	e7fe      	b.n	3fe <Reset_Handler+0x76>
     400:	000035d4 	.word	0x000035d4
     404:	20000000 	.word	0x20000000
     408:	200000a4 	.word	0x200000a4
     40c:	200000a4 	.word	0x200000a4
     410:	20000164 	.word	0x20000164
     414:	00000000 	.word	0x00000000
     418:	e000ed00 	.word	0xe000ed00
     41c:	00002ae1 	.word	0x00002ae1
     420:	00002949 	.word	0x00002949

00000424 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     424:	b480      	push	{r7}
     426:	af00      	add	r7, sp, #0
        while (1) {
     428:	e7fe      	b.n	428 <Dummy_Handler+0x4>

0000042a <hri_gclk_write_PCHCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
     42a:	b480      	push	{r7}
     42c:	b085      	sub	sp, #20
     42e:	af00      	add	r7, sp, #0
     430:	60f8      	str	r0, [r7, #12]
     432:	460b      	mov	r3, r1
     434:	607a      	str	r2, [r7, #4]
     436:	72fb      	strb	r3, [r7, #11]
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     438:	7afa      	ldrb	r2, [r7, #11]
     43a:	68fb      	ldr	r3, [r7, #12]
     43c:	3220      	adds	r2, #32
     43e:	6879      	ldr	r1, [r7, #4]
     440:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	GCLK_CRITICAL_SECTION_LEAVE();
}
     444:	bf00      	nop
     446:	3714      	adds	r7, #20
     448:	46bd      	mov	sp, r7
     44a:	f85d 7b04 	ldr.w	r7, [sp], #4
     44e:	4770      	bx	lr

00000450 <hri_mclk_set_APBAMASK_TC0_bit>:
	((Mclk *)hw)->APBAMASK.reg ^= MCLK_APBAMASK_SERCOM1;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBAMASK_TC0_bit(const void *const hw)
{
     450:	b480      	push	{r7}
     452:	b083      	sub	sp, #12
     454:	af00      	add	r7, sp, #0
     456:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     458:	687b      	ldr	r3, [r7, #4]
     45a:	695b      	ldr	r3, [r3, #20]
     45c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
     460:	687b      	ldr	r3, [r7, #4]
     462:	615a      	str	r2, [r3, #20]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     464:	bf00      	nop
     466:	370c      	adds	r7, #12
     468:	46bd      	mov	sp, r7
     46a:	f85d 7b04 	ldr.w	r7, [sp], #4
     46e:	4770      	bx	lr

00000470 <hri_mclk_set_APBBMASK_SERCOM2_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_EVSYS;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_SERCOM2_bit(const void *const hw)
{
     470:	b480      	push	{r7}
     472:	b083      	sub	sp, #12
     474:	af00      	add	r7, sp, #0
     476:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     478:	687b      	ldr	r3, [r7, #4]
     47a:	699b      	ldr	r3, [r3, #24]
     47c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
     480:	687b      	ldr	r3, [r7, #4]
     482:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     484:	bf00      	nop
     486:	370c      	adds	r7, #12
     488:	46bd      	mov	sp, r7
     48a:	f85d 7b04 	ldr.w	r7, [sp], #4
     48e:	4770      	bx	lr

00000490 <hri_mclk_set_APBBMASK_TCC0_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_SERCOM3;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_TCC0_bit(const void *const hw)
{
     490:	b480      	push	{r7}
     492:	b083      	sub	sp, #12
     494:	af00      	add	r7, sp, #0
     496:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC0;
     498:	687b      	ldr	r3, [r7, #4]
     49a:	699b      	ldr	r3, [r3, #24]
     49c:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
     4a0:	687b      	ldr	r3, [r7, #4]
     4a2:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     4a4:	bf00      	nop
     4a6:	370c      	adds	r7, #12
     4a8:	46bd      	mov	sp, r7
     4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
     4ae:	4770      	bx	lr

000004b0 <hri_mclk_set_APBBMASK_TC2_bit>:
	((Mclk *)hw)->APBBMASK.reg ^= MCLK_APBBMASK_TCC1;
	MCLK_CRITICAL_SECTION_LEAVE();
}

static inline void hri_mclk_set_APBBMASK_TC2_bit(const void *const hw)
{
     4b0:	b480      	push	{r7}
     4b2:	b083      	sub	sp, #12
     4b4:	af00      	add	r7, sp, #0
     4b6:	6078      	str	r0, [r7, #4]
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
     4b8:	687b      	ldr	r3, [r7, #4]
     4ba:	699b      	ldr	r3, [r3, #24]
     4bc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
     4c0:	687b      	ldr	r3, [r7, #4]
     4c2:	619a      	str	r2, [r3, #24]
	MCLK_CRITICAL_SECTION_LEAVE();
}
     4c4:	bf00      	nop
     4c6:	370c      	adds	r7, #12
     4c8:	46bd      	mov	sp, r7
     4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
     4ce:	4770      	bx	lr

000004d0 <hri_port_set_DIR_reg>:
{
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     4d0:	b480      	push	{r7}
     4d2:	b085      	sub	sp, #20
     4d4:	af00      	add	r7, sp, #0
     4d6:	60f8      	str	r0, [r7, #12]
     4d8:	460b      	mov	r3, r1
     4da:	607a      	str	r2, [r7, #4]
     4dc:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     4de:	7afb      	ldrb	r3, [r7, #11]
     4e0:	68fa      	ldr	r2, [r7, #12]
     4e2:	01db      	lsls	r3, r3, #7
     4e4:	4413      	add	r3, r2
     4e6:	3308      	adds	r3, #8
     4e8:	687a      	ldr	r2, [r7, #4]
     4ea:	601a      	str	r2, [r3, #0]
}
     4ec:	bf00      	nop
     4ee:	3714      	adds	r7, #20
     4f0:	46bd      	mov	sp, r7
     4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
     4f6:	4770      	bx	lr

000004f8 <hri_port_clear_DIR_reg>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = data;
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
     4f8:	b480      	push	{r7}
     4fa:	b085      	sub	sp, #20
     4fc:	af00      	add	r7, sp, #0
     4fe:	60f8      	str	r0, [r7, #12]
     500:	460b      	mov	r3, r1
     502:	607a      	str	r2, [r7, #4]
     504:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     506:	7afb      	ldrb	r3, [r7, #11]
     508:	68fa      	ldr	r2, [r7, #12]
     50a:	01db      	lsls	r3, r3, #7
     50c:	4413      	add	r3, r2
     50e:	3304      	adds	r3, #4
     510:	687a      	ldr	r2, [r7, #4]
     512:	601a      	str	r2, [r3, #0]
}
     514:	bf00      	nop
     516:	3714      	adds	r7, #20
     518:	46bd      	mov	sp, r7
     51a:	f85d 7b04 	ldr.w	r7, [sp], #4
     51e:	4770      	bx	lr

00000520 <hri_port_set_OUT_reg>:
{
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     520:	b480      	push	{r7}
     522:	b085      	sub	sp, #20
     524:	af00      	add	r7, sp, #0
     526:	60f8      	str	r0, [r7, #12]
     528:	460b      	mov	r3, r1
     52a:	607a      	str	r2, [r7, #4]
     52c:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     52e:	7afb      	ldrb	r3, [r7, #11]
     530:	68fa      	ldr	r2, [r7, #12]
     532:	01db      	lsls	r3, r3, #7
     534:	4413      	add	r3, r2
     536:	3318      	adds	r3, #24
     538:	687a      	ldr	r2, [r7, #4]
     53a:	601a      	str	r2, [r3, #0]
}
     53c:	bf00      	nop
     53e:	3714      	adds	r7, #20
     540:	46bd      	mov	sp, r7
     542:	f85d 7b04 	ldr.w	r7, [sp], #4
     546:	4770      	bx	lr

00000548 <hri_port_clear_OUT_reg>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = data;
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
     548:	b480      	push	{r7}
     54a:	b085      	sub	sp, #20
     54c:	af00      	add	r7, sp, #0
     54e:	60f8      	str	r0, [r7, #12]
     550:	460b      	mov	r3, r1
     552:	607a      	str	r2, [r7, #4]
     554:	72fb      	strb	r3, [r7, #11]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     556:	7afb      	ldrb	r3, [r7, #11]
     558:	68fa      	ldr	r2, [r7, #12]
     55a:	01db      	lsls	r3, r3, #7
     55c:	4413      	add	r3, r2
     55e:	3314      	adds	r3, #20
     560:	687a      	ldr	r2, [r7, #4]
     562:	601a      	str	r2, [r3, #0]
}
     564:	bf00      	nop
     566:	3714      	adds	r7, #20
     568:	46bd      	mov	sp, r7
     56a:	f85d 7b04 	ldr.w	r7, [sp], #4
     56e:	4770      	bx	lr

00000570 <hri_port_write_PMUX_PMUXE_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXE_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     570:	b480      	push	{r7}
     572:	b085      	sub	sp, #20
     574:	af00      	add	r7, sp, #0
     576:	6078      	str	r0, [r7, #4]
     578:	4608      	mov	r0, r1
     57a:	4611      	mov	r1, r2
     57c:	461a      	mov	r2, r3
     57e:	4603      	mov	r3, r0
     580:	70fb      	strb	r3, [r7, #3]
     582:	460b      	mov	r3, r1
     584:	70bb      	strb	r3, [r7, #2]
     586:	4613      	mov	r3, r2
     588:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     58a:	78fa      	ldrb	r2, [r7, #3]
     58c:	78bb      	ldrb	r3, [r7, #2]
     58e:	6879      	ldr	r1, [r7, #4]
     590:	01d2      	lsls	r2, r2, #7
     592:	440a      	add	r2, r1
     594:	4413      	add	r3, r2
     596:	3330      	adds	r3, #48	; 0x30
     598:	781b      	ldrb	r3, [r3, #0]
     59a:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     59c:	7bfb      	ldrb	r3, [r7, #15]
     59e:	f023 030f 	bic.w	r3, r3, #15
     5a2:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXE(data);
     5a4:	787b      	ldrb	r3, [r7, #1]
     5a6:	f003 030f 	and.w	r3, r3, #15
     5aa:	b2da      	uxtb	r2, r3
     5ac:	7bfb      	ldrb	r3, [r7, #15]
     5ae:	4313      	orrs	r3, r2
     5b0:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5b2:	78fa      	ldrb	r2, [r7, #3]
     5b4:	78bb      	ldrb	r3, [r7, #2]
     5b6:	6879      	ldr	r1, [r7, #4]
     5b8:	01d2      	lsls	r2, r2, #7
     5ba:	440a      	add	r2, r1
     5bc:	4413      	add	r3, r2
     5be:	3330      	adds	r3, #48	; 0x30
     5c0:	7bfa      	ldrb	r2, [r7, #15]
     5c2:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     5c4:	bf00      	nop
     5c6:	3714      	adds	r7, #20
     5c8:	46bd      	mov	sp, r7
     5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
     5ce:	4770      	bx	lr

000005d0 <hri_port_write_PMUX_PMUXO_bf>:
	return tmp;
}

static inline void hri_port_write_PMUX_PMUXO_bf(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                hri_port_pmux_reg_t data)
{
     5d0:	b480      	push	{r7}
     5d2:	b085      	sub	sp, #20
     5d4:	af00      	add	r7, sp, #0
     5d6:	6078      	str	r0, [r7, #4]
     5d8:	4608      	mov	r0, r1
     5da:	4611      	mov	r1, r2
     5dc:	461a      	mov	r2, r3
     5de:	4603      	mov	r3, r0
     5e0:	70fb      	strb	r3, [r7, #3]
     5e2:	460b      	mov	r3, r1
     5e4:	70bb      	strb	r3, [r7, #2]
     5e6:	4613      	mov	r3, r2
     5e8:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5ea:	78fa      	ldrb	r2, [r7, #3]
     5ec:	78bb      	ldrb	r3, [r7, #2]
     5ee:	6879      	ldr	r1, [r7, #4]
     5f0:	01d2      	lsls	r2, r2, #7
     5f2:	440a      	add	r2, r1
     5f4:	4413      	add	r3, r2
     5f6:	3330      	adds	r3, #48	; 0x30
     5f8:	781b      	ldrb	r3, [r3, #0]
     5fa:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     5fc:	7bfb      	ldrb	r3, [r7, #15]
     5fe:	f003 030f 	and.w	r3, r3, #15
     602:	73fb      	strb	r3, [r7, #15]
	tmp |= PORT_PMUX_PMUXO(data);
     604:	787b      	ldrb	r3, [r7, #1]
     606:	011b      	lsls	r3, r3, #4
     608:	b2da      	uxtb	r2, r3
     60a:	7bfb      	ldrb	r3, [r7, #15]
     60c:	4313      	orrs	r3, r2
     60e:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     610:	78fa      	ldrb	r2, [r7, #3]
     612:	78bb      	ldrb	r3, [r7, #2]
     614:	6879      	ldr	r1, [r7, #4]
     616:	01d2      	lsls	r2, r2, #7
     618:	440a      	add	r2, r1
     61a:	4413      	add	r3, r2
     61c:	3330      	adds	r3, #48	; 0x30
     61e:	7bfa      	ldrb	r2, [r7, #15]
     620:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     622:	bf00      	nop
     624:	3714      	adds	r7, #20
     626:	46bd      	mov	sp, r7
     628:	f85d 7b04 	ldr.w	r7, [sp], #4
     62c:	4770      	bx	lr

0000062e <hri_port_write_PINCFG_PMUXEN_bit>:
	return (bool)tmp;
}

static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
     62e:	b480      	push	{r7}
     630:	b085      	sub	sp, #20
     632:	af00      	add	r7, sp, #0
     634:	6078      	str	r0, [r7, #4]
     636:	4608      	mov	r0, r1
     638:	4611      	mov	r1, r2
     63a:	461a      	mov	r2, r3
     63c:	4603      	mov	r3, r0
     63e:	70fb      	strb	r3, [r7, #3]
     640:	460b      	mov	r3, r1
     642:	70bb      	strb	r3, [r7, #2]
     644:	4613      	mov	r3, r2
     646:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     648:	78fa      	ldrb	r2, [r7, #3]
     64a:	78bb      	ldrb	r3, [r7, #2]
     64c:	6879      	ldr	r1, [r7, #4]
     64e:	01d2      	lsls	r2, r2, #7
     650:	440a      	add	r2, r1
     652:	4413      	add	r3, r2
     654:	3340      	adds	r3, #64	; 0x40
     656:	781b      	ldrb	r3, [r3, #0]
     658:	73fb      	strb	r3, [r7, #15]
	tmp &= ~PORT_PINCFG_PMUXEN;
     65a:	7bfb      	ldrb	r3, [r7, #15]
     65c:	f023 0301 	bic.w	r3, r3, #1
     660:	73fb      	strb	r3, [r7, #15]
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     662:	787a      	ldrb	r2, [r7, #1]
     664:	7bfb      	ldrb	r3, [r7, #15]
     666:	4313      	orrs	r3, r2
     668:	73fb      	strb	r3, [r7, #15]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     66a:	78fa      	ldrb	r2, [r7, #3]
     66c:	78bb      	ldrb	r3, [r7, #2]
     66e:	6879      	ldr	r1, [r7, #4]
     670:	01d2      	lsls	r2, r2, #7
     672:	440a      	add	r2, r1
     674:	4413      	add	r3, r2
     676:	3340      	adds	r3, #64	; 0x40
     678:	7bfa      	ldrb	r2, [r7, #15]
     67a:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     67c:	bf00      	nop
     67e:	3714      	adds	r7, #20
     680:	46bd      	mov	sp, r7
     682:	f85d 7b04 	ldr.w	r7, [sp], #4
     686:	4770      	bx	lr

00000688 <hri_port_set_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg ^= PORT_PINCFG_INEN;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_set_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     688:	b490      	push	{r4, r7}
     68a:	b082      	sub	sp, #8
     68c:	af00      	add	r7, sp, #0
     68e:	6078      	str	r0, [r7, #4]
     690:	460b      	mov	r3, r1
     692:	70fb      	strb	r3, [r7, #3]
     694:	4613      	mov	r3, r2
     696:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     698:	78fa      	ldrb	r2, [r7, #3]
     69a:	78bb      	ldrb	r3, [r7, #2]
     69c:	78f8      	ldrb	r0, [r7, #3]
     69e:	78b9      	ldrb	r1, [r7, #2]
     6a0:	687c      	ldr	r4, [r7, #4]
     6a2:	01c0      	lsls	r0, r0, #7
     6a4:	4420      	add	r0, r4
     6a6:	4401      	add	r1, r0
     6a8:	3140      	adds	r1, #64	; 0x40
     6aa:	7809      	ldrb	r1, [r1, #0]
     6ac:	b2c9      	uxtb	r1, r1
     6ae:	f041 0104 	orr.w	r1, r1, #4
     6b2:	b2c8      	uxtb	r0, r1
     6b4:	6879      	ldr	r1, [r7, #4]
     6b6:	01d2      	lsls	r2, r2, #7
     6b8:	440a      	add	r2, r1
     6ba:	4413      	add	r3, r2
     6bc:	3340      	adds	r3, #64	; 0x40
     6be:	4602      	mov	r2, r0
     6c0:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     6c2:	bf00      	nop
     6c4:	3708      	adds	r7, #8
     6c6:	46bd      	mov	sp, r7
     6c8:	bc90      	pop	{r4, r7}
     6ca:	4770      	bx	lr

000006cc <hri_port_clear_PINCFG_PULLEN_bit>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
	PORT_CRITICAL_SECTION_LEAVE();
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
     6cc:	b490      	push	{r4, r7}
     6ce:	b082      	sub	sp, #8
     6d0:	af00      	add	r7, sp, #0
     6d2:	6078      	str	r0, [r7, #4]
     6d4:	460b      	mov	r3, r1
     6d6:	70fb      	strb	r3, [r7, #3]
     6d8:	4613      	mov	r3, r2
     6da:	70bb      	strb	r3, [r7, #2]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     6dc:	78fa      	ldrb	r2, [r7, #3]
     6de:	78bb      	ldrb	r3, [r7, #2]
     6e0:	78f8      	ldrb	r0, [r7, #3]
     6e2:	78b9      	ldrb	r1, [r7, #2]
     6e4:	687c      	ldr	r4, [r7, #4]
     6e6:	01c0      	lsls	r0, r0, #7
     6e8:	4420      	add	r0, r4
     6ea:	4401      	add	r1, r0
     6ec:	3140      	adds	r1, #64	; 0x40
     6ee:	7809      	ldrb	r1, [r1, #0]
     6f0:	b2c9      	uxtb	r1, r1
     6f2:	f021 0104 	bic.w	r1, r1, #4
     6f6:	b2c8      	uxtb	r0, r1
     6f8:	6879      	ldr	r1, [r7, #4]
     6fa:	01d2      	lsls	r2, r2, #7
     6fc:	440a      	add	r2, r1
     6fe:	4413      	add	r3, r2
     700:	3340      	adds	r3, #64	; 0x40
     702:	4602      	mov	r2, r0
     704:	701a      	strb	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     706:	bf00      	nop
     708:	3708      	adds	r7, #8
     70a:	46bd      	mov	sp, r7
     70c:	bc90      	pop	{r4, r7}
     70e:	4770      	bx	lr

00000710 <hri_port_write_WRCONFIG_reg>:
	return ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
}

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
     710:	b480      	push	{r7}
     712:	b085      	sub	sp, #20
     714:	af00      	add	r7, sp, #0
     716:	60f8      	str	r0, [r7, #12]
     718:	460b      	mov	r3, r1
     71a:	607a      	str	r2, [r7, #4]
     71c:	72fb      	strb	r3, [r7, #11]
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     71e:	7afb      	ldrb	r3, [r7, #11]
     720:	68fa      	ldr	r2, [r7, #12]
     722:	01db      	lsls	r3, r3, #7
     724:	4413      	add	r3, r2
     726:	3328      	adds	r3, #40	; 0x28
     728:	687a      	ldr	r2, [r7, #4]
     72a:	601a      	str	r2, [r3, #0]
	PORT_CRITICAL_SECTION_LEAVE();
}
     72c:	bf00      	nop
     72e:	3714      	adds	r7, #20
     730:	46bd      	mov	sp, r7
     732:	f85d 7b04 	ldr.w	r7, [sp], #4
     736:	4770      	bx	lr

00000738 <_gpio_set_direction>:
/**
 * \brief Set direction on port with mask
 */
static inline void _gpio_set_direction(const enum gpio_port port, const uint32_t mask,
                                       const enum gpio_direction direction)
{
     738:	b580      	push	{r7, lr}
     73a:	b082      	sub	sp, #8
     73c:	af00      	add	r7, sp, #0
     73e:	4603      	mov	r3, r0
     740:	6039      	str	r1, [r7, #0]
     742:	71fb      	strb	r3, [r7, #7]
     744:	4613      	mov	r3, r2
     746:	71bb      	strb	r3, [r7, #6]
	switch (direction) {
     748:	79bb      	ldrb	r3, [r7, #6]
     74a:	2b01      	cmp	r3, #1
     74c:	d01c      	beq.n	788 <_gpio_set_direction+0x50>
     74e:	2b02      	cmp	r3, #2
     750:	d037      	beq.n	7c2 <_gpio_set_direction+0x8a>
     752:	2b00      	cmp	r3, #0
     754:	d14e      	bne.n	7f4 <_gpio_set_direction+0xbc>
	case GPIO_DIRECTION_OFF:
		hri_port_clear_DIR_reg(PORT, port, mask);
     756:	79fb      	ldrb	r3, [r7, #7]
     758:	683a      	ldr	r2, [r7, #0]
     75a:	4619      	mov	r1, r3
     75c:	482a      	ldr	r0, [pc, #168]	; (808 <_gpio_set_direction+0xd0>)
     75e:	4b2b      	ldr	r3, [pc, #172]	; (80c <_gpio_set_direction+0xd4>)
     760:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     762:	683b      	ldr	r3, [r7, #0]
     764:	b29b      	uxth	r3, r3
     766:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     76a:	79fb      	ldrb	r3, [r7, #7]
     76c:	4619      	mov	r1, r3
     76e:	4826      	ldr	r0, [pc, #152]	; (808 <_gpio_set_direction+0xd0>)
     770:	4b27      	ldr	r3, [pc, #156]	; (810 <_gpio_set_direction+0xd8>)
     772:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     774:	683b      	ldr	r3, [r7, #0]
     776:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     778:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     77c:	79fb      	ldrb	r3, [r7, #7]
     77e:	4619      	mov	r1, r3
     780:	4821      	ldr	r0, [pc, #132]	; (808 <_gpio_set_direction+0xd0>)
     782:	4b23      	ldr	r3, [pc, #140]	; (810 <_gpio_set_direction+0xd8>)
     784:	4798      	blx	r3
		break;
     786:	e03a      	b.n	7fe <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_IN:
		hri_port_clear_DIR_reg(PORT, port, mask);
     788:	79fb      	ldrb	r3, [r7, #7]
     78a:	683a      	ldr	r2, [r7, #0]
     78c:	4619      	mov	r1, r3
     78e:	481e      	ldr	r0, [pc, #120]	; (808 <_gpio_set_direction+0xd0>)
     790:	4b1e      	ldr	r3, [pc, #120]	; (80c <_gpio_set_direction+0xd4>)
     792:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
     794:	683b      	ldr	r3, [r7, #0]
     796:	b29b      	uxth	r3, r3
     798:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
     79c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     7a0:	79f9      	ldrb	r1, [r7, #7]
     7a2:	461a      	mov	r2, r3
     7a4:	4818      	ldr	r0, [pc, #96]	; (808 <_gpio_set_direction+0xd0>)
     7a6:	4b1a      	ldr	r3, [pc, #104]	; (810 <_gpio_set_direction+0xd8>)
     7a8:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT,
		                            port,
		                            PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN
		                                | ((mask & 0xffff0000) >> 16));
     7aa:	683b      	ldr	r3, [r7, #0]
     7ac:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(PORT,
     7ae:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
     7b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
     7b6:	79f9      	ldrb	r1, [r7, #7]
     7b8:	461a      	mov	r2, r3
     7ba:	4813      	ldr	r0, [pc, #76]	; (808 <_gpio_set_direction+0xd0>)
     7bc:	4b14      	ldr	r3, [pc, #80]	; (810 <_gpio_set_direction+0xd8>)
     7be:	4798      	blx	r3
		break;
     7c0:	e01d      	b.n	7fe <_gpio_set_direction+0xc6>

	case GPIO_DIRECTION_OUT:
		hri_port_set_DIR_reg(PORT, port, mask);
     7c2:	79fb      	ldrb	r3, [r7, #7]
     7c4:	683a      	ldr	r2, [r7, #0]
     7c6:	4619      	mov	r1, r3
     7c8:	480f      	ldr	r0, [pc, #60]	; (808 <_gpio_set_direction+0xd0>)
     7ca:	4b12      	ldr	r3, [pc, #72]	; (814 <_gpio_set_direction+0xdc>)
     7cc:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | (mask & 0xffff));
     7ce:	683b      	ldr	r3, [r7, #0]
     7d0:	b29b      	uxth	r3, r3
     7d2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
     7d6:	79fb      	ldrb	r3, [r7, #7]
     7d8:	4619      	mov	r1, r3
     7da:	480b      	ldr	r0, [pc, #44]	; (808 <_gpio_set_direction+0xd0>)
     7dc:	4b0c      	ldr	r3, [pc, #48]	; (810 <_gpio_set_direction+0xd8>)
     7de:	4798      	blx	r3
		hri_port_write_WRCONFIG_reg(
		    PORT, port, PORT_WRCONFIG_HWSEL | PORT_WRCONFIG_WRPINCFG | ((mask & 0xffff0000) >> 16));
     7e0:	683b      	ldr	r3, [r7, #0]
     7e2:	0c1b      	lsrs	r3, r3, #16
		hri_port_write_WRCONFIG_reg(
     7e4:	f043 4240 	orr.w	r2, r3, #3221225472	; 0xc0000000
     7e8:	79fb      	ldrb	r3, [r7, #7]
     7ea:	4619      	mov	r1, r3
     7ec:	4806      	ldr	r0, [pc, #24]	; (808 <_gpio_set_direction+0xd0>)
     7ee:	4b08      	ldr	r3, [pc, #32]	; (810 <_gpio_set_direction+0xd8>)
     7f0:	4798      	blx	r3
		break;
     7f2:	e004      	b.n	7fe <_gpio_set_direction+0xc6>

	default:
		ASSERT(false);
     7f4:	2246      	movs	r2, #70	; 0x46
     7f6:	4908      	ldr	r1, [pc, #32]	; (818 <_gpio_set_direction+0xe0>)
     7f8:	2000      	movs	r0, #0
     7fa:	4b08      	ldr	r3, [pc, #32]	; (81c <_gpio_set_direction+0xe4>)
     7fc:	4798      	blx	r3
	}
}
     7fe:	bf00      	nop
     800:	3708      	adds	r7, #8
     802:	46bd      	mov	sp, r7
     804:	bd80      	pop	{r7, pc}
     806:	bf00      	nop
     808:	41008000 	.word	0x41008000
     80c:	000004f9 	.word	0x000004f9
     810:	00000711 	.word	0x00000711
     814:	000004d1 	.word	0x000004d1
     818:	0000340c 	.word	0x0000340c
     81c:	000013f5 	.word	0x000013f5

00000820 <_gpio_set_level>:

/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
     820:	b580      	push	{r7, lr}
     822:	b082      	sub	sp, #8
     824:	af00      	add	r7, sp, #0
     826:	4603      	mov	r3, r0
     828:	6039      	str	r1, [r7, #0]
     82a:	71fb      	strb	r3, [r7, #7]
     82c:	4613      	mov	r3, r2
     82e:	71bb      	strb	r3, [r7, #6]
	if (level) {
     830:	79bb      	ldrb	r3, [r7, #6]
     832:	2b00      	cmp	r3, #0
     834:	d006      	beq.n	844 <_gpio_set_level+0x24>
		hri_port_set_OUT_reg(PORT, port, mask);
     836:	79fb      	ldrb	r3, [r7, #7]
     838:	683a      	ldr	r2, [r7, #0]
     83a:	4619      	mov	r1, r3
     83c:	4806      	ldr	r0, [pc, #24]	; (858 <_gpio_set_level+0x38>)
     83e:	4b07      	ldr	r3, [pc, #28]	; (85c <_gpio_set_level+0x3c>)
     840:	4798      	blx	r3
	} else {
		hri_port_clear_OUT_reg(PORT, port, mask);
	}
}
     842:	e005      	b.n	850 <_gpio_set_level+0x30>
		hri_port_clear_OUT_reg(PORT, port, mask);
     844:	79fb      	ldrb	r3, [r7, #7]
     846:	683a      	ldr	r2, [r7, #0]
     848:	4619      	mov	r1, r3
     84a:	4803      	ldr	r0, [pc, #12]	; (858 <_gpio_set_level+0x38>)
     84c:	4b04      	ldr	r3, [pc, #16]	; (860 <_gpio_set_level+0x40>)
     84e:	4798      	blx	r3
}
     850:	bf00      	nop
     852:	3708      	adds	r7, #8
     854:	46bd      	mov	sp, r7
     856:	bd80      	pop	{r7, pc}
     858:	41008000 	.word	0x41008000
     85c:	00000521 	.word	0x00000521
     860:	00000549 	.word	0x00000549

00000864 <_gpio_set_pin_pull_mode>:
/**
 * \brief Set pin pull mode
 */
static inline void _gpio_set_pin_pull_mode(const enum gpio_port port, const uint8_t pin,
                                           const enum gpio_pull_mode pull_mode)
{
     864:	b580      	push	{r7, lr}
     866:	b082      	sub	sp, #8
     868:	af00      	add	r7, sp, #0
     86a:	4603      	mov	r3, r0
     86c:	71fb      	strb	r3, [r7, #7]
     86e:	460b      	mov	r3, r1
     870:	71bb      	strb	r3, [r7, #6]
     872:	4613      	mov	r3, r2
     874:	717b      	strb	r3, [r7, #5]
	switch (pull_mode) {
     876:	797b      	ldrb	r3, [r7, #5]
     878:	2b01      	cmp	r3, #1
     87a:	d00a      	beq.n	892 <_gpio_set_pin_pull_mode+0x2e>
     87c:	2b02      	cmp	r3, #2
     87e:	d01f      	beq.n	8c0 <_gpio_set_pin_pull_mode+0x5c>
     880:	2b00      	cmp	r3, #0
     882:	d134      	bne.n	8ee <_gpio_set_pin_pull_mode+0x8a>
	case GPIO_PULL_OFF:
		hri_port_clear_PINCFG_PULLEN_bit(PORT, port, pin);
     884:	79ba      	ldrb	r2, [r7, #6]
     886:	79fb      	ldrb	r3, [r7, #7]
     888:	4619      	mov	r1, r3
     88a:	481e      	ldr	r0, [pc, #120]	; (904 <_gpio_set_pin_pull_mode+0xa0>)
     88c:	4b1e      	ldr	r3, [pc, #120]	; (908 <_gpio_set_pin_pull_mode+0xa4>)
     88e:	4798      	blx	r3
		break;
     890:	e033      	b.n	8fa <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_UP:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     892:	79bb      	ldrb	r3, [r7, #6]
     894:	2201      	movs	r2, #1
     896:	409a      	lsls	r2, r3
     898:	79fb      	ldrb	r3, [r7, #7]
     89a:	4619      	mov	r1, r3
     89c:	4819      	ldr	r0, [pc, #100]	; (904 <_gpio_set_pin_pull_mode+0xa0>)
     89e:	4b1b      	ldr	r3, [pc, #108]	; (90c <_gpio_set_pin_pull_mode+0xa8>)
     8a0:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     8a2:	79ba      	ldrb	r2, [r7, #6]
     8a4:	79fb      	ldrb	r3, [r7, #7]
     8a6:	4619      	mov	r1, r3
     8a8:	4816      	ldr	r0, [pc, #88]	; (904 <_gpio_set_pin_pull_mode+0xa0>)
     8aa:	4b19      	ldr	r3, [pc, #100]	; (910 <_gpio_set_pin_pull_mode+0xac>)
     8ac:	4798      	blx	r3
		hri_port_set_OUT_reg(PORT, port, 1U << pin);
     8ae:	79bb      	ldrb	r3, [r7, #6]
     8b0:	2201      	movs	r2, #1
     8b2:	409a      	lsls	r2, r3
     8b4:	79fb      	ldrb	r3, [r7, #7]
     8b6:	4619      	mov	r1, r3
     8b8:	4812      	ldr	r0, [pc, #72]	; (904 <_gpio_set_pin_pull_mode+0xa0>)
     8ba:	4b16      	ldr	r3, [pc, #88]	; (914 <_gpio_set_pin_pull_mode+0xb0>)
     8bc:	4798      	blx	r3
		break;
     8be:	e01c      	b.n	8fa <_gpio_set_pin_pull_mode+0x96>

	case GPIO_PULL_DOWN:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
     8c0:	79bb      	ldrb	r3, [r7, #6]
     8c2:	2201      	movs	r2, #1
     8c4:	409a      	lsls	r2, r3
     8c6:	79fb      	ldrb	r3, [r7, #7]
     8c8:	4619      	mov	r1, r3
     8ca:	480e      	ldr	r0, [pc, #56]	; (904 <_gpio_set_pin_pull_mode+0xa0>)
     8cc:	4b0f      	ldr	r3, [pc, #60]	; (90c <_gpio_set_pin_pull_mode+0xa8>)
     8ce:	4798      	blx	r3
		hri_port_set_PINCFG_PULLEN_bit(PORT, port, pin);
     8d0:	79ba      	ldrb	r2, [r7, #6]
     8d2:	79fb      	ldrb	r3, [r7, #7]
     8d4:	4619      	mov	r1, r3
     8d6:	480b      	ldr	r0, [pc, #44]	; (904 <_gpio_set_pin_pull_mode+0xa0>)
     8d8:	4b0d      	ldr	r3, [pc, #52]	; (910 <_gpio_set_pin_pull_mode+0xac>)
     8da:	4798      	blx	r3
		hri_port_clear_OUT_reg(PORT, port, 1U << pin);
     8dc:	79bb      	ldrb	r3, [r7, #6]
     8de:	2201      	movs	r2, #1
     8e0:	409a      	lsls	r2, r3
     8e2:	79fb      	ldrb	r3, [r7, #7]
     8e4:	4619      	mov	r1, r3
     8e6:	4807      	ldr	r0, [pc, #28]	; (904 <_gpio_set_pin_pull_mode+0xa0>)
     8e8:	4b0b      	ldr	r3, [pc, #44]	; (918 <_gpio_set_pin_pull_mode+0xb4>)
     8ea:	4798      	blx	r3
		break;
     8ec:	e005      	b.n	8fa <_gpio_set_pin_pull_mode+0x96>

	default:
		ASSERT(false);
     8ee:	2289      	movs	r2, #137	; 0x89
     8f0:	490a      	ldr	r1, [pc, #40]	; (91c <_gpio_set_pin_pull_mode+0xb8>)
     8f2:	2000      	movs	r0, #0
     8f4:	4b0a      	ldr	r3, [pc, #40]	; (920 <_gpio_set_pin_pull_mode+0xbc>)
     8f6:	4798      	blx	r3
		break;
     8f8:	bf00      	nop
	}
}
     8fa:	bf00      	nop
     8fc:	3708      	adds	r7, #8
     8fe:	46bd      	mov	sp, r7
     900:	bd80      	pop	{r7, pc}
     902:	bf00      	nop
     904:	41008000 	.word	0x41008000
     908:	000006cd 	.word	0x000006cd
     90c:	000004f9 	.word	0x000004f9
     910:	00000689 	.word	0x00000689
     914:	00000521 	.word	0x00000521
     918:	00000549 	.word	0x00000549
     91c:	0000340c 	.word	0x0000340c
     920:	000013f5 	.word	0x000013f5

00000924 <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
     924:	b590      	push	{r4, r7, lr}
     926:	b085      	sub	sp, #20
     928:	af00      	add	r7, sp, #0
     92a:	6078      	str	r0, [r7, #4]
     92c:	6039      	str	r1, [r7, #0]
	uint8_t port = GPIO_PORT(gpio);
     92e:	687b      	ldr	r3, [r7, #4]
     930:	095b      	lsrs	r3, r3, #5
     932:	73fb      	strb	r3, [r7, #15]
	uint8_t pin  = GPIO_PIN(gpio);
     934:	687b      	ldr	r3, [r7, #4]
     936:	b2db      	uxtb	r3, r3
     938:	f003 031f 	and.w	r3, r3, #31
     93c:	73bb      	strb	r3, [r7, #14]

	if (function == GPIO_PIN_FUNCTION_OFF) {
     93e:	683b      	ldr	r3, [r7, #0]
     940:	f1b3 3fff 	cmp.w	r3, #4294967295
     944:	d106      	bne.n	954 <_gpio_set_pin_function+0x30>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, false);
     946:	7bba      	ldrb	r2, [r7, #14]
     948:	7bf9      	ldrb	r1, [r7, #15]
     94a:	2300      	movs	r3, #0
     94c:	4812      	ldr	r0, [pc, #72]	; (998 <_gpio_set_pin_function+0x74>)
     94e:	4c13      	ldr	r4, [pc, #76]	; (99c <_gpio_set_pin_function+0x78>)
     950:	47a0      	blx	r4
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
     952:	e01d      	b.n	990 <_gpio_set_pin_function+0x6c>
		hri_port_write_PINCFG_PMUXEN_bit(PORT, port, pin, true);
     954:	7bba      	ldrb	r2, [r7, #14]
     956:	7bf9      	ldrb	r1, [r7, #15]
     958:	2301      	movs	r3, #1
     95a:	480f      	ldr	r0, [pc, #60]	; (998 <_gpio_set_pin_function+0x74>)
     95c:	4c0f      	ldr	r4, [pc, #60]	; (99c <_gpio_set_pin_function+0x78>)
     95e:	47a0      	blx	r4
		if (pin & 1) {
     960:	7bbb      	ldrb	r3, [r7, #14]
     962:	f003 0301 	and.w	r3, r3, #1
     966:	2b00      	cmp	r3, #0
     968:	d009      	beq.n	97e <_gpio_set_pin_function+0x5a>
			hri_port_write_PMUX_PMUXO_bf(PORT, port, pin >> 1, function & 0xffff);
     96a:	7bbb      	ldrb	r3, [r7, #14]
     96c:	085b      	lsrs	r3, r3, #1
     96e:	b2da      	uxtb	r2, r3
     970:	683b      	ldr	r3, [r7, #0]
     972:	b2db      	uxtb	r3, r3
     974:	7bf9      	ldrb	r1, [r7, #15]
     976:	4808      	ldr	r0, [pc, #32]	; (998 <_gpio_set_pin_function+0x74>)
     978:	4c09      	ldr	r4, [pc, #36]	; (9a0 <_gpio_set_pin_function+0x7c>)
     97a:	47a0      	blx	r4
}
     97c:	e008      	b.n	990 <_gpio_set_pin_function+0x6c>
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
     97e:	7bbb      	ldrb	r3, [r7, #14]
     980:	085b      	lsrs	r3, r3, #1
     982:	b2da      	uxtb	r2, r3
     984:	683b      	ldr	r3, [r7, #0]
     986:	b2db      	uxtb	r3, r3
     988:	7bf9      	ldrb	r1, [r7, #15]
     98a:	4803      	ldr	r0, [pc, #12]	; (998 <_gpio_set_pin_function+0x74>)
     98c:	4c05      	ldr	r4, [pc, #20]	; (9a4 <_gpio_set_pin_function+0x80>)
     98e:	47a0      	blx	r4
}
     990:	bf00      	nop
     992:	3714      	adds	r7, #20
     994:	46bd      	mov	sp, r7
     996:	bd90      	pop	{r4, r7, pc}
     998:	41008000 	.word	0x41008000
     99c:	0000062f 	.word	0x0000062f
     9a0:	000005d1 	.word	0x000005d1
     9a4:	00000571 	.word	0x00000571

000009a8 <gpio_set_pin_pull_mode>:
 * \param[in] pull_mode GPIO_PULL_DOWN = Pull pin low with internal resistor
 *                      GPIO_PULL_UP   = Pull pin high with internal resistor
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin, const enum gpio_pull_mode pull_mode)
{
     9a8:	b580      	push	{r7, lr}
     9aa:	b082      	sub	sp, #8
     9ac:	af00      	add	r7, sp, #0
     9ae:	4603      	mov	r3, r0
     9b0:	460a      	mov	r2, r1
     9b2:	71fb      	strb	r3, [r7, #7]
     9b4:	4613      	mov	r3, r2
     9b6:	71bb      	strb	r3, [r7, #6]
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
     9b8:	79fb      	ldrb	r3, [r7, #7]
     9ba:	095b      	lsrs	r3, r3, #5
     9bc:	b2d8      	uxtb	r0, r3
     9be:	79fb      	ldrb	r3, [r7, #7]
     9c0:	f003 031f 	and.w	r3, r3, #31
     9c4:	b2db      	uxtb	r3, r3
     9c6:	79ba      	ldrb	r2, [r7, #6]
     9c8:	4619      	mov	r1, r3
     9ca:	4b03      	ldr	r3, [pc, #12]	; (9d8 <gpio_set_pin_pull_mode+0x30>)
     9cc:	4798      	blx	r3
}
     9ce:	bf00      	nop
     9d0:	3708      	adds	r7, #8
     9d2:	46bd      	mov	sp, r7
     9d4:	bd80      	pop	{r7, pc}
     9d6:	bf00      	nop
     9d8:	00000865 	.word	0x00000865

000009dc <gpio_set_pin_function>:
 * \param[in] function  The pin function is given by a 32-bit wide bitfield
 *                      found in the header files for the device
 *
 */
static inline void gpio_set_pin_function(const uint32_t pin, uint32_t function)
{
     9dc:	b580      	push	{r7, lr}
     9de:	b082      	sub	sp, #8
     9e0:	af00      	add	r7, sp, #0
     9e2:	6078      	str	r0, [r7, #4]
     9e4:	6039      	str	r1, [r7, #0]
	_gpio_set_pin_function(pin, function);
     9e6:	6839      	ldr	r1, [r7, #0]
     9e8:	6878      	ldr	r0, [r7, #4]
     9ea:	4b03      	ldr	r3, [pc, #12]	; (9f8 <gpio_set_pin_function+0x1c>)
     9ec:	4798      	blx	r3
}
     9ee:	bf00      	nop
     9f0:	3708      	adds	r7, #8
     9f2:	46bd      	mov	sp, r7
     9f4:	bd80      	pop	{r7, pc}
     9f6:	bf00      	nop
     9f8:	00000925 	.word	0x00000925

000009fc <gpio_set_pin_direction>:
 *                      GPIO_DIRECTION_OUT = Data direction out
 *                      GPIO_DIRECTION_OFF = Disables the pin
 *                      (low power state)
 */
static inline void gpio_set_pin_direction(const uint8_t pin, const enum gpio_direction direction)
{
     9fc:	b580      	push	{r7, lr}
     9fe:	b082      	sub	sp, #8
     a00:	af00      	add	r7, sp, #0
     a02:	4603      	mov	r3, r0
     a04:	460a      	mov	r2, r1
     a06:	71fb      	strb	r3, [r7, #7]
     a08:	4613      	mov	r3, r2
     a0a:	71bb      	strb	r3, [r7, #6]
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
     a0c:	79fb      	ldrb	r3, [r7, #7]
     a0e:	095b      	lsrs	r3, r3, #5
     a10:	b2d8      	uxtb	r0, r3
     a12:	79fb      	ldrb	r3, [r7, #7]
     a14:	f003 031f 	and.w	r3, r3, #31
     a18:	2201      	movs	r2, #1
     a1a:	fa02 f303 	lsl.w	r3, r2, r3
     a1e:	79ba      	ldrb	r2, [r7, #6]
     a20:	4619      	mov	r1, r3
     a22:	4b03      	ldr	r3, [pc, #12]	; (a30 <gpio_set_pin_direction+0x34>)
     a24:	4798      	blx	r3
}
     a26:	bf00      	nop
     a28:	3708      	adds	r7, #8
     a2a:	46bd      	mov	sp, r7
     a2c:	bd80      	pop	{r7, pc}
     a2e:	bf00      	nop
     a30:	00000739 	.word	0x00000739

00000a34 <gpio_set_pin_level>:
 * \param[in] pin       The pin number for device
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void gpio_set_pin_level(const uint8_t pin, const bool level)
{
     a34:	b580      	push	{r7, lr}
     a36:	b082      	sub	sp, #8
     a38:	af00      	add	r7, sp, #0
     a3a:	4603      	mov	r3, r0
     a3c:	460a      	mov	r2, r1
     a3e:	71fb      	strb	r3, [r7, #7]
     a40:	4613      	mov	r3, r2
     a42:	71bb      	strb	r3, [r7, #6]
	_gpio_set_level((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), level);
     a44:	79fb      	ldrb	r3, [r7, #7]
     a46:	095b      	lsrs	r3, r3, #5
     a48:	b2d8      	uxtb	r0, r3
     a4a:	79fb      	ldrb	r3, [r7, #7]
     a4c:	f003 031f 	and.w	r3, r3, #31
     a50:	2201      	movs	r2, #1
     a52:	fa02 f303 	lsl.w	r3, r2, r3
     a56:	79ba      	ldrb	r2, [r7, #6]
     a58:	4619      	mov	r1, r3
     a5a:	4b03      	ldr	r3, [pc, #12]	; (a68 <gpio_set_pin_level+0x34>)
     a5c:	4798      	blx	r3
}
     a5e:	bf00      	nop
     a60:	3708      	adds	r7, #8
     a62:	46bd      	mov	sp, r7
     a64:	bd80      	pop	{r7, pc}
     a66:	bf00      	nop
     a68:	00000821 	.word	0x00000821

00000a6c <init_mcu>:
 * This function calls the various initialization functions.
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
     a6c:	b580      	push	{r7, lr}
     a6e:	af00      	add	r7, sp, #0
	_init_chip();
     a70:	4b01      	ldr	r3, [pc, #4]	; (a78 <init_mcu+0xc>)
     a72:	4798      	blx	r3
}
     a74:	bf00      	nop
     a76:	bd80      	pop	{r7, pc}
     a78:	000015d5 	.word	0x000015d5

00000a7c <USART_0_PORT_init>:
struct timer_descriptor TIMER_0;

struct usart_sync_descriptor USART_0;

void USART_0_PORT_init(void)
{
     a7c:	b580      	push	{r7, lr}
     a7e:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PB25, PINMUX_PB25D_SERCOM2_PAD0);
     a80:	4904      	ldr	r1, [pc, #16]	; (a94 <USART_0_PORT_init+0x18>)
     a82:	2039      	movs	r0, #57	; 0x39
     a84:	4b04      	ldr	r3, [pc, #16]	; (a98 <USART_0_PORT_init+0x1c>)
     a86:	4798      	blx	r3

	gpio_set_pin_function(PB24, PINMUX_PB24D_SERCOM2_PAD1);
     a88:	4904      	ldr	r1, [pc, #16]	; (a9c <USART_0_PORT_init+0x20>)
     a8a:	2038      	movs	r0, #56	; 0x38
     a8c:	4b02      	ldr	r3, [pc, #8]	; (a98 <USART_0_PORT_init+0x1c>)
     a8e:	4798      	blx	r3
}
     a90:	bf00      	nop
     a92:	bd80      	pop	{r7, pc}
     a94:	00390003 	.word	0x00390003
     a98:	000009dd 	.word	0x000009dd
     a9c:	00380003 	.word	0x00380003

00000aa0 <USART_0_CLOCK_init>:

void USART_0_CLOCK_init(void)
{
     aa0:	b580      	push	{r7, lr}
     aa2:	af00      	add	r7, sp, #0
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     aa4:	2240      	movs	r2, #64	; 0x40
     aa6:	2117      	movs	r1, #23
     aa8:	4806      	ldr	r0, [pc, #24]	; (ac4 <USART_0_CLOCK_init+0x24>)
     aaa:	4b07      	ldr	r3, [pc, #28]	; (ac8 <USART_0_CLOCK_init+0x28>)
     aac:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     aae:	2243      	movs	r2, #67	; 0x43
     ab0:	2103      	movs	r1, #3
     ab2:	4804      	ldr	r0, [pc, #16]	; (ac4 <USART_0_CLOCK_init+0x24>)
     ab4:	4b04      	ldr	r3, [pc, #16]	; (ac8 <USART_0_CLOCK_init+0x28>)
     ab6:	4798      	blx	r3

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
     ab8:	4804      	ldr	r0, [pc, #16]	; (acc <USART_0_CLOCK_init+0x2c>)
     aba:	4b05      	ldr	r3, [pc, #20]	; (ad0 <USART_0_CLOCK_init+0x30>)
     abc:	4798      	blx	r3
}
     abe:	bf00      	nop
     ac0:	bd80      	pop	{r7, pc}
     ac2:	bf00      	nop
     ac4:	40001c00 	.word	0x40001c00
     ac8:	0000042b 	.word	0x0000042b
     acc:	40000800 	.word	0x40000800
     ad0:	00000471 	.word	0x00000471

00000ad4 <USART_0_init>:

void USART_0_init(void)
{
     ad4:	b580      	push	{r7, lr}
     ad6:	af00      	add	r7, sp, #0
	USART_0_CLOCK_init();
     ad8:	4b05      	ldr	r3, [pc, #20]	; (af0 <USART_0_init+0x1c>)
     ada:	4798      	blx	r3
	usart_sync_init(&USART_0, SERCOM2, (void *)NULL);
     adc:	2200      	movs	r2, #0
     ade:	4905      	ldr	r1, [pc, #20]	; (af4 <USART_0_init+0x20>)
     ae0:	4805      	ldr	r0, [pc, #20]	; (af8 <USART_0_init+0x24>)
     ae2:	4b06      	ldr	r3, [pc, #24]	; (afc <USART_0_init+0x28>)
     ae4:	4798      	blx	r3
	USART_0_PORT_init();
     ae6:	4b06      	ldr	r3, [pc, #24]	; (b00 <USART_0_init+0x2c>)
     ae8:	4798      	blx	r3
}
     aea:	bf00      	nop
     aec:	bd80      	pop	{r7, pc}
     aee:	bf00      	nop
     af0:	00000aa1 	.word	0x00000aa1
     af4:	41012000 	.word	0x41012000
     af8:	20000124 	.word	0x20000124
     afc:	000011a5 	.word	0x000011a5
     b00:	00000a7d 	.word	0x00000a7d

00000b04 <delay_driver_init>:

void delay_driver_init(void)
{
     b04:	b580      	push	{r7, lr}
     b06:	af00      	add	r7, sp, #0
	delay_init(SysTick);
     b08:	4802      	ldr	r0, [pc, #8]	; (b14 <delay_driver_init+0x10>)
     b0a:	4b03      	ldr	r3, [pc, #12]	; (b18 <delay_driver_init+0x14>)
     b0c:	4798      	blx	r3
}
     b0e:	bf00      	nop
     b10:	bd80      	pop	{r7, pc}
     b12:	bf00      	nop
     b14:	e000e010 	.word	0xe000e010
     b18:	00000d7d 	.word	0x00000d7d

00000b1c <TIMER_1_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_1_init(void)
{
     b1c:	b580      	push	{r7, lr}
     b1e:	af00      	add	r7, sp, #0
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
     b20:	4808      	ldr	r0, [pc, #32]	; (b44 <TIMER_1_init+0x28>)
     b22:	4b09      	ldr	r3, [pc, #36]	; (b48 <TIMER_1_init+0x2c>)
     b24:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     b26:	2240      	movs	r2, #64	; 0x40
     b28:	2109      	movs	r1, #9
     b2a:	4808      	ldr	r0, [pc, #32]	; (b4c <TIMER_1_init+0x30>)
     b2c:	4b08      	ldr	r3, [pc, #32]	; (b50 <TIMER_1_init+0x34>)
     b2e:	4798      	blx	r3

	timer_init(&TIMER_1, TC0, _tc_get_timer());
     b30:	4b08      	ldr	r3, [pc, #32]	; (b54 <TIMER_1_init+0x38>)
     b32:	4798      	blx	r3
     b34:	4603      	mov	r3, r0
     b36:	461a      	mov	r2, r3
     b38:	4907      	ldr	r1, [pc, #28]	; (b58 <TIMER_1_init+0x3c>)
     b3a:	4808      	ldr	r0, [pc, #32]	; (b5c <TIMER_1_init+0x40>)
     b3c:	4b08      	ldr	r3, [pc, #32]	; (b60 <TIMER_1_init+0x44>)
     b3e:	4798      	blx	r3
}
     b40:	bf00      	nop
     b42:	bd80      	pop	{r7, pc}
     b44:	40000800 	.word	0x40000800
     b48:	00000451 	.word	0x00000451
     b4c:	40001c00 	.word	0x40001c00
     b50:	0000042b 	.word	0x0000042b
     b54:	00002709 	.word	0x00002709
     b58:	40003800 	.word	0x40003800
     b5c:	20000108 	.word	0x20000108
     b60:	00000e31 	.word	0x00000e31

00000b64 <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
     b64:	b580      	push	{r7, lr}
     b66:	af00      	add	r7, sp, #0
	hri_mclk_set_APBBMASK_TC2_bit(MCLK);
     b68:	4808      	ldr	r0, [pc, #32]	; (b8c <TIMER_0_init+0x28>)
     b6a:	4b09      	ldr	r3, [pc, #36]	; (b90 <TIMER_0_init+0x2c>)
     b6c:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, TC2_GCLK_ID, CONF_GCLK_TC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     b6e:	2240      	movs	r2, #64	; 0x40
     b70:	211a      	movs	r1, #26
     b72:	4808      	ldr	r0, [pc, #32]	; (b94 <TIMER_0_init+0x30>)
     b74:	4b08      	ldr	r3, [pc, #32]	; (b98 <TIMER_0_init+0x34>)
     b76:	4798      	blx	r3

	timer_init(&TIMER_0, TC2, _tc_get_timer());
     b78:	4b08      	ldr	r3, [pc, #32]	; (b9c <TIMER_0_init+0x38>)
     b7a:	4798      	blx	r3
     b7c:	4603      	mov	r3, r0
     b7e:	461a      	mov	r2, r3
     b80:	4907      	ldr	r1, [pc, #28]	; (ba0 <TIMER_0_init+0x3c>)
     b82:	4808      	ldr	r0, [pc, #32]	; (ba4 <TIMER_0_init+0x40>)
     b84:	4b08      	ldr	r3, [pc, #32]	; (ba8 <TIMER_0_init+0x44>)
     b86:	4798      	blx	r3
}
     b88:	bf00      	nop
     b8a:	bd80      	pop	{r7, pc}
     b8c:	40000800 	.word	0x40000800
     b90:	000004b1 	.word	0x000004b1
     b94:	40001c00 	.word	0x40001c00
     b98:	0000042b 	.word	0x0000042b
     b9c:	00002709 	.word	0x00002709
     ba0:	4101a000 	.word	0x4101a000
     ba4:	20000130 	.word	0x20000130
     ba8:	00000e31 	.word	0x00000e31

00000bac <PWM_0_PORT_init>:

void PWM_0_PORT_init(void)
{
     bac:	b580      	push	{r7, lr}
     bae:	af00      	add	r7, sp, #0

	gpio_set_pin_function(PC10, PINMUX_PC10F_TCC0_WO0);
     bb0:	4902      	ldr	r1, [pc, #8]	; (bbc <PWM_0_PORT_init+0x10>)
     bb2:	204a      	movs	r0, #74	; 0x4a
     bb4:	4b02      	ldr	r3, [pc, #8]	; (bc0 <PWM_0_PORT_init+0x14>)
     bb6:	4798      	blx	r3
}
     bb8:	bf00      	nop
     bba:	bd80      	pop	{r7, pc}
     bbc:	004a0005 	.word	0x004a0005
     bc0:	000009dd 	.word	0x000009dd

00000bc4 <PWM_0_CLOCK_init>:

void PWM_0_CLOCK_init(void)
{
     bc4:	b580      	push	{r7, lr}
     bc6:	af00      	add	r7, sp, #0
	hri_mclk_set_APBBMASK_TCC0_bit(MCLK);
     bc8:	4804      	ldr	r0, [pc, #16]	; (bdc <PWM_0_CLOCK_init+0x18>)
     bca:	4b05      	ldr	r3, [pc, #20]	; (be0 <PWM_0_CLOCK_init+0x1c>)
     bcc:	4798      	blx	r3
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC0_GCLK_ID, CONF_GCLK_TCC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
     bce:	2240      	movs	r2, #64	; 0x40
     bd0:	2119      	movs	r1, #25
     bd2:	4804      	ldr	r0, [pc, #16]	; (be4 <PWM_0_CLOCK_init+0x20>)
     bd4:	4b04      	ldr	r3, [pc, #16]	; (be8 <PWM_0_CLOCK_init+0x24>)
     bd6:	4798      	blx	r3
}
     bd8:	bf00      	nop
     bda:	bd80      	pop	{r7, pc}
     bdc:	40000800 	.word	0x40000800
     be0:	00000491 	.word	0x00000491
     be4:	40001c00 	.word	0x40001c00
     be8:	0000042b 	.word	0x0000042b

00000bec <system_init>:

void system_init(void)
{
     bec:	b580      	push	{r7, lr}
     bee:	af00      	add	r7, sp, #0
	init_mcu();
     bf0:	4b43      	ldr	r3, [pc, #268]	; (d00 <system_init+0x114>)
     bf2:	4798      	blx	r3

	// GPIO on PB01

	// Set pin direction to input
	gpio_set_pin_direction(DIP_IN, GPIO_DIRECTION_IN);
     bf4:	2101      	movs	r1, #1
     bf6:	2021      	movs	r0, #33	; 0x21
     bf8:	4b42      	ldr	r3, [pc, #264]	; (d04 <system_init+0x118>)
     bfa:	4798      	blx	r3

	gpio_set_pin_pull_mode(DIP_IN,
     bfc:	2100      	movs	r1, #0
     bfe:	2021      	movs	r0, #33	; 0x21
     c00:	4b41      	ldr	r3, [pc, #260]	; (d08 <system_init+0x11c>)
     c02:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(DIP_IN, GPIO_PIN_FUNCTION_OFF);
     c04:	f04f 31ff 	mov.w	r1, #4294967295
     c08:	2021      	movs	r0, #33	; 0x21
     c0a:	4b40      	ldr	r3, [pc, #256]	; (d0c <system_init+0x120>)
     c0c:	4798      	blx	r3

	// GPIO on PB04

	gpio_set_pin_level(LED_green2,
     c0e:	2100      	movs	r1, #0
     c10:	2024      	movs	r0, #36	; 0x24
     c12:	4b3f      	ldr	r3, [pc, #252]	; (d10 <system_init+0x124>)
     c14:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(LED_green2, GPIO_DIRECTION_OUT);
     c16:	2102      	movs	r1, #2
     c18:	2024      	movs	r0, #36	; 0x24
     c1a:	4b3a      	ldr	r3, [pc, #232]	; (d04 <system_init+0x118>)
     c1c:	4798      	blx	r3

	gpio_set_pin_function(LED_green2, GPIO_PIN_FUNCTION_OFF);
     c1e:	f04f 31ff 	mov.w	r1, #4294967295
     c22:	2024      	movs	r0, #36	; 0x24
     c24:	4b39      	ldr	r3, [pc, #228]	; (d0c <system_init+0x120>)
     c26:	4798      	blx	r3

	// GPIO on PB05

	// Set pin direction to input
	gpio_set_pin_direction(CODE_INPUT1, GPIO_DIRECTION_IN);
     c28:	2101      	movs	r1, #1
     c2a:	2025      	movs	r0, #37	; 0x25
     c2c:	4b35      	ldr	r3, [pc, #212]	; (d04 <system_init+0x118>)
     c2e:	4798      	blx	r3

	gpio_set_pin_pull_mode(CODE_INPUT1,
     c30:	2101      	movs	r1, #1
     c32:	2025      	movs	r0, #37	; 0x25
     c34:	4b34      	ldr	r3, [pc, #208]	; (d08 <system_init+0x11c>)
     c36:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(CODE_INPUT1, GPIO_PIN_FUNCTION_OFF);
     c38:	f04f 31ff 	mov.w	r1, #4294967295
     c3c:	2025      	movs	r0, #37	; 0x25
     c3e:	4b33      	ldr	r3, [pc, #204]	; (d0c <system_init+0x120>)
     c40:	4798      	blx	r3

	// GPIO on PB06

	// Set pin direction to input
	gpio_set_pin_direction(CODE_INPUT2, GPIO_DIRECTION_IN);
     c42:	2101      	movs	r1, #1
     c44:	2026      	movs	r0, #38	; 0x26
     c46:	4b2f      	ldr	r3, [pc, #188]	; (d04 <system_init+0x118>)
     c48:	4798      	blx	r3

	gpio_set_pin_pull_mode(CODE_INPUT2,
     c4a:	2101      	movs	r1, #1
     c4c:	2026      	movs	r0, #38	; 0x26
     c4e:	4b2e      	ldr	r3, [pc, #184]	; (d08 <system_init+0x11c>)
     c50:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(CODE_INPUT2, GPIO_PIN_FUNCTION_OFF);
     c52:	f04f 31ff 	mov.w	r1, #4294967295
     c56:	2026      	movs	r0, #38	; 0x26
     c58:	4b2c      	ldr	r3, [pc, #176]	; (d0c <system_init+0x120>)
     c5a:	4798      	blx	r3

	// GPIO on PB14

	// Set pin direction to input
	gpio_set_pin_direction(CODE_INPUT3, GPIO_DIRECTION_IN);
     c5c:	2101      	movs	r1, #1
     c5e:	202e      	movs	r0, #46	; 0x2e
     c60:	4b28      	ldr	r3, [pc, #160]	; (d04 <system_init+0x118>)
     c62:	4798      	blx	r3

	gpio_set_pin_pull_mode(CODE_INPUT3,
     c64:	2101      	movs	r1, #1
     c66:	202e      	movs	r0, #46	; 0x2e
     c68:	4b27      	ldr	r3, [pc, #156]	; (d08 <system_init+0x11c>)
     c6a:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(CODE_INPUT3, GPIO_PIN_FUNCTION_OFF);
     c6c:	f04f 31ff 	mov.w	r1, #4294967295
     c70:	202e      	movs	r0, #46	; 0x2e
     c72:	4b26      	ldr	r3, [pc, #152]	; (d0c <system_init+0x120>)
     c74:	4798      	blx	r3

	// GPIO on PB15

	// Set pin direction to input
	gpio_set_pin_direction(CODE_INPUT4, GPIO_DIRECTION_IN);
     c76:	2101      	movs	r1, #1
     c78:	202f      	movs	r0, #47	; 0x2f
     c7a:	4b22      	ldr	r3, [pc, #136]	; (d04 <system_init+0x118>)
     c7c:	4798      	blx	r3

	gpio_set_pin_pull_mode(CODE_INPUT4,
     c7e:	2101      	movs	r1, #1
     c80:	202f      	movs	r0, #47	; 0x2f
     c82:	4b21      	ldr	r3, [pc, #132]	; (d08 <system_init+0x11c>)
     c84:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(CODE_INPUT4, GPIO_PIN_FUNCTION_OFF);
     c86:	f04f 31ff 	mov.w	r1, #4294967295
     c8a:	202f      	movs	r0, #47	; 0x2f
     c8c:	4b1f      	ldr	r3, [pc, #124]	; (d0c <system_init+0x120>)
     c8e:	4798      	blx	r3

	// GPIO on PB16

	// Set pin direction to input
	gpio_set_pin_direction(PB16, GPIO_DIRECTION_IN);
     c90:	2101      	movs	r1, #1
     c92:	2030      	movs	r0, #48	; 0x30
     c94:	4b1b      	ldr	r3, [pc, #108]	; (d04 <system_init+0x118>)
     c96:	4798      	blx	r3

	gpio_set_pin_pull_mode(PB16,
     c98:	2100      	movs	r1, #0
     c9a:	2030      	movs	r0, #48	; 0x30
     c9c:	4b1a      	ldr	r3, [pc, #104]	; (d08 <system_init+0x11c>)
     c9e:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB16, GPIO_PIN_FUNCTION_OFF);
     ca0:	f04f 31ff 	mov.w	r1, #4294967295
     ca4:	2030      	movs	r0, #48	; 0x30
     ca6:	4b19      	ldr	r3, [pc, #100]	; (d0c <system_init+0x120>)
     ca8:	4798      	blx	r3

	// GPIO on PB31

	// Set pin direction to input
	gpio_set_pin_direction(SW0, GPIO_DIRECTION_IN);
     caa:	2101      	movs	r1, #1
     cac:	203f      	movs	r0, #63	; 0x3f
     cae:	4b15      	ldr	r3, [pc, #84]	; (d04 <system_init+0x118>)
     cb0:	4798      	blx	r3

	gpio_set_pin_pull_mode(SW0,
     cb2:	2101      	movs	r1, #1
     cb4:	203f      	movs	r0, #63	; 0x3f
     cb6:	4b14      	ldr	r3, [pc, #80]	; (d08 <system_init+0x11c>)
     cb8:	4798      	blx	r3
	                       // <GPIO_PULL_OFF"> Off
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(SW0, GPIO_PIN_FUNCTION_OFF);
     cba:	f04f 31ff 	mov.w	r1, #4294967295
     cbe:	203f      	movs	r0, #63	; 0x3f
     cc0:	4b12      	ldr	r3, [pc, #72]	; (d0c <system_init+0x120>)
     cc2:	4798      	blx	r3

	// GPIO on PC18

	gpio_set_pin_level(LED0,
     cc4:	2100      	movs	r1, #0
     cc6:	2052      	movs	r0, #82	; 0x52
     cc8:	4b11      	ldr	r3, [pc, #68]	; (d10 <system_init+0x124>)
     cca:	4798      	blx	r3
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(LED0, GPIO_DIRECTION_OUT);
     ccc:	2102      	movs	r1, #2
     cce:	2052      	movs	r0, #82	; 0x52
     cd0:	4b0c      	ldr	r3, [pc, #48]	; (d04 <system_init+0x118>)
     cd2:	4798      	blx	r3

	gpio_set_pin_function(LED0, GPIO_PIN_FUNCTION_OFF);
     cd4:	f04f 31ff 	mov.w	r1, #4294967295
     cd8:	2052      	movs	r0, #82	; 0x52
     cda:	4b0c      	ldr	r3, [pc, #48]	; (d0c <system_init+0x120>)
     cdc:	4798      	blx	r3

	USART_0_init();
     cde:	4b0d      	ldr	r3, [pc, #52]	; (d14 <system_init+0x128>)
     ce0:	4798      	blx	r3

	delay_driver_init();
     ce2:	4b0d      	ldr	r3, [pc, #52]	; (d18 <system_init+0x12c>)
     ce4:	4798      	blx	r3

	TIMER_1_init();
     ce6:	4b0d      	ldr	r3, [pc, #52]	; (d1c <system_init+0x130>)
     ce8:	4798      	blx	r3
	TIMER_0_init();
     cea:	4b0d      	ldr	r3, [pc, #52]	; (d20 <system_init+0x134>)
     cec:	4798      	blx	r3
	PWM_0_CLOCK_init();
     cee:	4b0d      	ldr	r3, [pc, #52]	; (d24 <system_init+0x138>)
     cf0:	4798      	blx	r3

	PWM_0_PORT_init();
     cf2:	4b0d      	ldr	r3, [pc, #52]	; (d28 <system_init+0x13c>)
     cf4:	4798      	blx	r3

	PWM_0_init();
     cf6:	4b0d      	ldr	r3, [pc, #52]	; (d2c <system_init+0x140>)
     cf8:	4798      	blx	r3
}
     cfa:	bf00      	nop
     cfc:	bd80      	pop	{r7, pc}
     cfe:	bf00      	nop
     d00:	00000a6d 	.word	0x00000a6d
     d04:	000009fd 	.word	0x000009fd
     d08:	000009a9 	.word	0x000009a9
     d0c:	000009dd 	.word	0x000009dd
     d10:	00000a35 	.word	0x00000a35
     d14:	00000ad5 	.word	0x00000ad5
     d18:	00000b05 	.word	0x00000b05
     d1c:	00000b1d 	.word	0x00000b1d
     d20:	00000b65 	.word	0x00000b65
     d24:	00000bc5 	.word	0x00000bc5
     d28:	00000bad 	.word	0x00000bad
     d2c:	0000201d 	.word	0x0000201d

00000d30 <atomic_enter_critical>:

/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
     d30:	b480      	push	{r7}
     d32:	b085      	sub	sp, #20
     d34:	af00      	add	r7, sp, #0
     d36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     d38:	f3ef 8310 	mrs	r3, PRIMASK
     d3c:	60fb      	str	r3, [r7, #12]
  return(result);
     d3e:	68fa      	ldr	r2, [r7, #12]
	*atomic = __get_PRIMASK();
     d40:	687b      	ldr	r3, [r7, #4]
     d42:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     d44:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     d46:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     d4a:	bf00      	nop
     d4c:	3714      	adds	r7, #20
     d4e:	46bd      	mov	sp, r7
     d50:	f85d 7b04 	ldr.w	r7, [sp], #4
     d54:	4770      	bx	lr

00000d56 <atomic_leave_critical>:

/**
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
     d56:	b480      	push	{r7}
     d58:	b085      	sub	sp, #20
     d5a:	af00      	add	r7, sp, #0
     d5c:	6078      	str	r0, [r7, #4]
     d5e:	f3bf 8f5f 	dmb	sy
	__DMB();
	__set_PRIMASK(*atomic);
     d62:	687b      	ldr	r3, [r7, #4]
     d64:	681b      	ldr	r3, [r3, #0]
     d66:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     d68:	68fb      	ldr	r3, [r7, #12]
     d6a:	f383 8810 	msr	PRIMASK, r3
}
     d6e:	bf00      	nop
     d70:	3714      	adds	r7, #20
     d72:	46bd      	mov	sp, r7
     d74:	f85d 7b04 	ldr.w	r7, [sp], #4
     d78:	4770      	bx	lr
	...

00000d7c <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
     d7c:	b580      	push	{r7, lr}
     d7e:	b082      	sub	sp, #8
     d80:	af00      	add	r7, sp, #0
     d82:	6078      	str	r0, [r7, #4]
	_delay_init(hardware = hw);
     d84:	4a05      	ldr	r2, [pc, #20]	; (d9c <delay_init+0x20>)
     d86:	687b      	ldr	r3, [r7, #4]
     d88:	6013      	str	r3, [r2, #0]
     d8a:	4b04      	ldr	r3, [pc, #16]	; (d9c <delay_init+0x20>)
     d8c:	681b      	ldr	r3, [r3, #0]
     d8e:	4618      	mov	r0, r3
     d90:	4b03      	ldr	r3, [pc, #12]	; (da0 <delay_init+0x24>)
     d92:	4798      	blx	r3
}
     d94:	bf00      	nop
     d96:	3708      	adds	r7, #8
     d98:	46bd      	mov	sp, r7
     d9a:	bd80      	pop	{r7, pc}
     d9c:	200000c8 	.word	0x200000c8
     da0:	00001ed1 	.word	0x00001ed1

00000da4 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     da4:	b580      	push	{r7, lr}
     da6:	b084      	sub	sp, #16
     da8:	af00      	add	r7, sp, #0
     daa:	60f8      	str	r0, [r7, #12]
     dac:	60b9      	str	r1, [r7, #8]
     dae:	4613      	mov	r3, r2
     db0:	80fb      	strh	r3, [r7, #6]
	ASSERT(io_descr && buf);
     db2:	68fb      	ldr	r3, [r7, #12]
     db4:	2b00      	cmp	r3, #0
     db6:	d004      	beq.n	dc2 <io_write+0x1e>
     db8:	68bb      	ldr	r3, [r7, #8]
     dba:	2b00      	cmp	r3, #0
     dbc:	d001      	beq.n	dc2 <io_write+0x1e>
     dbe:	2301      	movs	r3, #1
     dc0:	e000      	b.n	dc4 <io_write+0x20>
     dc2:	2300      	movs	r3, #0
     dc4:	f003 0301 	and.w	r3, r3, #1
     dc8:	b2db      	uxtb	r3, r3
     dca:	2234      	movs	r2, #52	; 0x34
     dcc:	4907      	ldr	r1, [pc, #28]	; (dec <io_write+0x48>)
     dce:	4618      	mov	r0, r3
     dd0:	4b07      	ldr	r3, [pc, #28]	; (df0 <io_write+0x4c>)
     dd2:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     dd4:	68fb      	ldr	r3, [r7, #12]
     dd6:	681b      	ldr	r3, [r3, #0]
     dd8:	88fa      	ldrh	r2, [r7, #6]
     dda:	68b9      	ldr	r1, [r7, #8]
     ddc:	68f8      	ldr	r0, [r7, #12]
     dde:	4798      	blx	r3
     de0:	4603      	mov	r3, r0
}
     de2:	4618      	mov	r0, r3
     de4:	3710      	adds	r7, #16
     de6:	46bd      	mov	sp, r7
     de8:	bd80      	pop	{r7, pc}
     dea:	bf00      	nop
     dec:	00003428 	.word	0x00003428
     df0:	000013f5 	.word	0x000013f5

00000df4 <list_get_head>:
 *
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
     df4:	b480      	push	{r7}
     df6:	b083      	sub	sp, #12
     df8:	af00      	add	r7, sp, #0
     dfa:	6078      	str	r0, [r7, #4]
	return (void *)list->head;
     dfc:	687b      	ldr	r3, [r7, #4]
     dfe:	681b      	ldr	r3, [r3, #0]
}
     e00:	4618      	mov	r0, r3
     e02:	370c      	adds	r7, #12
     e04:	46bd      	mov	sp, r7
     e06:	f85d 7b04 	ldr.w	r7, [sp], #4
     e0a:	4770      	bx	lr

00000e0c <list_get_next_element>:
 *
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
     e0c:	b480      	push	{r7}
     e0e:	b083      	sub	sp, #12
     e10:	af00      	add	r7, sp, #0
     e12:	6078      	str	r0, [r7, #4]
	return element ? ((struct list_element *)element)->next : NULL;
     e14:	687b      	ldr	r3, [r7, #4]
     e16:	2b00      	cmp	r3, #0
     e18:	d002      	beq.n	e20 <list_get_next_element+0x14>
     e1a:	687b      	ldr	r3, [r7, #4]
     e1c:	681b      	ldr	r3, [r3, #0]
     e1e:	e000      	b.n	e22 <list_get_next_element+0x16>
     e20:	2300      	movs	r3, #0
}
     e22:	4618      	mov	r0, r3
     e24:	370c      	adds	r7, #12
     e26:	46bd      	mov	sp, r7
     e28:	f85d 7b04 	ldr.w	r7, [sp], #4
     e2c:	4770      	bx	lr
	...

00000e30 <timer_init>:

/**
 * \brief Initialize timer
 */
int32_t timer_init(struct timer_descriptor *const descr, void *const hw, struct _timer_hpl_interface *const func)
{
     e30:	b580      	push	{r7, lr}
     e32:	b084      	sub	sp, #16
     e34:	af00      	add	r7, sp, #0
     e36:	60f8      	str	r0, [r7, #12]
     e38:	60b9      	str	r1, [r7, #8]
     e3a:	607a      	str	r2, [r7, #4]
	ASSERT(descr && hw);
     e3c:	68fb      	ldr	r3, [r7, #12]
     e3e:	2b00      	cmp	r3, #0
     e40:	d004      	beq.n	e4c <timer_init+0x1c>
     e42:	68bb      	ldr	r3, [r7, #8]
     e44:	2b00      	cmp	r3, #0
     e46:	d001      	beq.n	e4c <timer_init+0x1c>
     e48:	2301      	movs	r3, #1
     e4a:	e000      	b.n	e4e <timer_init+0x1e>
     e4c:	2300      	movs	r3, #0
     e4e:	f003 0301 	and.w	r3, r3, #1
     e52:	b2db      	uxtb	r3, r3
     e54:	223b      	movs	r2, #59	; 0x3b
     e56:	490a      	ldr	r1, [pc, #40]	; (e80 <timer_init+0x50>)
     e58:	4618      	mov	r0, r3
     e5a:	4b0a      	ldr	r3, [pc, #40]	; (e84 <timer_init+0x54>)
     e5c:	4798      	blx	r3
	_timer_init(&descr->device, hw);
     e5e:	68fb      	ldr	r3, [r7, #12]
     e60:	68b9      	ldr	r1, [r7, #8]
     e62:	4618      	mov	r0, r3
     e64:	4b08      	ldr	r3, [pc, #32]	; (e88 <timer_init+0x58>)
     e66:	4798      	blx	r3
	descr->time                           = 0;
     e68:	68fb      	ldr	r3, [r7, #12]
     e6a:	2200      	movs	r2, #0
     e6c:	611a      	str	r2, [r3, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
     e6e:	68fb      	ldr	r3, [r7, #12]
     e70:	4a06      	ldr	r2, [pc, #24]	; (e8c <timer_init+0x5c>)
     e72:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
     e74:	2300      	movs	r3, #0
}
     e76:	4618      	mov	r0, r3
     e78:	3710      	adds	r7, #16
     e7a:	46bd      	mov	sp, r7
     e7c:	bd80      	pop	{r7, pc}
     e7e:	bf00      	nop
     e80:	0000343c 	.word	0x0000343c
     e84:	000013f5 	.word	0x000013f5
     e88:	000023f9 	.word	0x000023f9
     e8c:	000010e9 	.word	0x000010e9

00000e90 <timer_start>:

/**
 * \brief Start timer
 */
int32_t timer_start(struct timer_descriptor *const descr)
{
     e90:	b580      	push	{r7, lr}
     e92:	b082      	sub	sp, #8
     e94:	af00      	add	r7, sp, #0
     e96:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
     e98:	687b      	ldr	r3, [r7, #4]
     e9a:	2b00      	cmp	r3, #0
     e9c:	bf14      	ite	ne
     e9e:	2301      	movne	r3, #1
     ea0:	2300      	moveq	r3, #0
     ea2:	b2db      	uxtb	r3, r3
     ea4:	2253      	movs	r2, #83	; 0x53
     ea6:	490b      	ldr	r1, [pc, #44]	; (ed4 <timer_start+0x44>)
     ea8:	4618      	mov	r0, r3
     eaa:	4b0b      	ldr	r3, [pc, #44]	; (ed8 <timer_start+0x48>)
     eac:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
     eae:	687b      	ldr	r3, [r7, #4]
     eb0:	4618      	mov	r0, r3
     eb2:	4b0a      	ldr	r3, [pc, #40]	; (edc <timer_start+0x4c>)
     eb4:	4798      	blx	r3
     eb6:	4603      	mov	r3, r0
     eb8:	2b00      	cmp	r3, #0
     eba:	d002      	beq.n	ec2 <timer_start+0x32>
		return ERR_DENIED;
     ebc:	f06f 0310 	mvn.w	r3, #16
     ec0:	e004      	b.n	ecc <timer_start+0x3c>
	}
	_timer_start(&descr->device);
     ec2:	687b      	ldr	r3, [r7, #4]
     ec4:	4618      	mov	r0, r3
     ec6:	4b06      	ldr	r3, [pc, #24]	; (ee0 <timer_start+0x50>)
     ec8:	4798      	blx	r3

	return ERR_NONE;
     eca:	2300      	movs	r3, #0
}
     ecc:	4618      	mov	r0, r3
     ece:	3708      	adds	r7, #8
     ed0:	46bd      	mov	sp, r7
     ed2:	bd80      	pop	{r7, pc}
     ed4:	0000343c 	.word	0x0000343c
     ed8:	000013f5 	.word	0x000013f5
     edc:	000026e9 	.word	0x000026e9
     ee0:	000026a9 	.word	0x000026a9

00000ee4 <timer_stop>:

/**
 * \brief Stop timer
 */
int32_t timer_stop(struct timer_descriptor *const descr)
{
     ee4:	b580      	push	{r7, lr}
     ee6:	b082      	sub	sp, #8
     ee8:	af00      	add	r7, sp, #0
     eea:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
     eec:	687b      	ldr	r3, [r7, #4]
     eee:	2b00      	cmp	r3, #0
     ef0:	bf14      	ite	ne
     ef2:	2301      	movne	r3, #1
     ef4:	2300      	moveq	r3, #0
     ef6:	b2db      	uxtb	r3, r3
     ef8:	2261      	movs	r2, #97	; 0x61
     efa:	490d      	ldr	r1, [pc, #52]	; (f30 <timer_stop+0x4c>)
     efc:	4618      	mov	r0, r3
     efe:	4b0d      	ldr	r3, [pc, #52]	; (f34 <timer_stop+0x50>)
     f00:	4798      	blx	r3
	if (!_timer_is_started(&descr->device)) {
     f02:	687b      	ldr	r3, [r7, #4]
     f04:	4618      	mov	r0, r3
     f06:	4b0c      	ldr	r3, [pc, #48]	; (f38 <timer_stop+0x54>)
     f08:	4798      	blx	r3
     f0a:	4603      	mov	r3, r0
     f0c:	f083 0301 	eor.w	r3, r3, #1
     f10:	b2db      	uxtb	r3, r3
     f12:	2b00      	cmp	r3, #0
     f14:	d002      	beq.n	f1c <timer_stop+0x38>
		return ERR_DENIED;
     f16:	f06f 0310 	mvn.w	r3, #16
     f1a:	e004      	b.n	f26 <timer_stop+0x42>
	}
	_timer_stop(&descr->device);
     f1c:	687b      	ldr	r3, [r7, #4]
     f1e:	4618      	mov	r0, r3
     f20:	4b06      	ldr	r3, [pc, #24]	; (f3c <timer_stop+0x58>)
     f22:	4798      	blx	r3

	return ERR_NONE;
     f24:	2300      	movs	r3, #0
}
     f26:	4618      	mov	r0, r3
     f28:	3708      	adds	r7, #8
     f2a:	46bd      	mov	sp, r7
     f2c:	bd80      	pop	{r7, pc}
     f2e:	bf00      	nop
     f30:	0000343c 	.word	0x0000343c
     f34:	000013f5 	.word	0x000013f5
     f38:	000026e9 	.word	0x000026e9
     f3c:	000026c9 	.word	0x000026c9

00000f40 <timer_add_task>:

/**
 * \brief Add timer task
 */
int32_t timer_add_task(struct timer_descriptor *const descr, struct timer_task *const task)
{
     f40:	b580      	push	{r7, lr}
     f42:	b084      	sub	sp, #16
     f44:	af00      	add	r7, sp, #0
     f46:	6078      	str	r0, [r7, #4]
     f48:	6039      	str	r1, [r7, #0]
	ASSERT(descr && task);
     f4a:	687b      	ldr	r3, [r7, #4]
     f4c:	2b00      	cmp	r3, #0
     f4e:	d004      	beq.n	f5a <timer_add_task+0x1a>
     f50:	683b      	ldr	r3, [r7, #0]
     f52:	2b00      	cmp	r3, #0
     f54:	d001      	beq.n	f5a <timer_add_task+0x1a>
     f56:	2301      	movs	r3, #1
     f58:	e000      	b.n	f5c <timer_add_task+0x1c>
     f5a:	2300      	movs	r3, #0
     f5c:	f003 0301 	and.w	r3, r3, #1
     f60:	b2db      	uxtb	r3, r3
     f62:	227a      	movs	r2, #122	; 0x7a
     f64:	492d      	ldr	r1, [pc, #180]	; (101c <timer_add_task+0xdc>)
     f66:	4618      	mov	r0, r3
     f68:	4b2d      	ldr	r3, [pc, #180]	; (1020 <timer_add_task+0xe0>)
     f6a:	4798      	blx	r3

	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
     f6c:	687b      	ldr	r3, [r7, #4]
     f6e:	7e1b      	ldrb	r3, [r3, #24]
     f70:	b2db      	uxtb	r3, r3
     f72:	f043 0301 	orr.w	r3, r3, #1
     f76:	b2da      	uxtb	r2, r3
     f78:	687b      	ldr	r3, [r7, #4]
     f7a:	761a      	strb	r2, [r3, #24]
	if (is_list_element(&descr->tasks, task)) {
     f7c:	687b      	ldr	r3, [r7, #4]
     f7e:	3314      	adds	r3, #20
     f80:	6839      	ldr	r1, [r7, #0]
     f82:	4618      	mov	r0, r3
     f84:	4b27      	ldr	r3, [pc, #156]	; (1024 <timer_add_task+0xe4>)
     f86:	4798      	blx	r3
     f88:	4603      	mov	r3, r0
     f8a:	2b00      	cmp	r3, #0
     f8c:	d00f      	beq.n	fae <timer_add_task+0x6e>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
     f8e:	687b      	ldr	r3, [r7, #4]
     f90:	7e1b      	ldrb	r3, [r3, #24]
     f92:	b2db      	uxtb	r3, r3
     f94:	f023 0301 	bic.w	r3, r3, #1
     f98:	b2da      	uxtb	r2, r3
     f9a:	687b      	ldr	r3, [r7, #4]
     f9c:	761a      	strb	r2, [r3, #24]
		ASSERT(false);
     f9e:	227f      	movs	r2, #127	; 0x7f
     fa0:	491e      	ldr	r1, [pc, #120]	; (101c <timer_add_task+0xdc>)
     fa2:	2000      	movs	r0, #0
     fa4:	4b1e      	ldr	r3, [pc, #120]	; (1020 <timer_add_task+0xe0>)
     fa6:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
     fa8:	f06f 0311 	mvn.w	r3, #17
     fac:	e032      	b.n	1014 <timer_add_task+0xd4>
	}
	task->time_label = descr->time;
     fae:	687b      	ldr	r3, [r7, #4]
     fb0:	691a      	ldr	r2, [r3, #16]
     fb2:	683b      	ldr	r3, [r7, #0]
     fb4:	605a      	str	r2, [r3, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
     fb6:	687b      	ldr	r3, [r7, #4]
     fb8:	f103 0014 	add.w	r0, r3, #20
     fbc:	687b      	ldr	r3, [r7, #4]
     fbe:	691b      	ldr	r3, [r3, #16]
     fc0:	461a      	mov	r2, r3
     fc2:	6839      	ldr	r1, [r7, #0]
     fc4:	4b18      	ldr	r3, [pc, #96]	; (1028 <timer_add_task+0xe8>)
     fc6:	4798      	blx	r3

	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
     fc8:	687b      	ldr	r3, [r7, #4]
     fca:	7e1b      	ldrb	r3, [r3, #24]
     fcc:	b2db      	uxtb	r3, r3
     fce:	f023 0301 	bic.w	r3, r3, #1
     fd2:	b2da      	uxtb	r2, r3
     fd4:	687b      	ldr	r3, [r7, #4]
     fd6:	761a      	strb	r2, [r3, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
     fd8:	687b      	ldr	r3, [r7, #4]
     fda:	7e1b      	ldrb	r3, [r3, #24]
     fdc:	b2db      	uxtb	r3, r3
     fde:	f003 0302 	and.w	r3, r3, #2
     fe2:	2b00      	cmp	r3, #0
     fe4:	d015      	beq.n	1012 <timer_add_task+0xd2>
		CRITICAL_SECTION_ENTER()
     fe6:	f107 030c 	add.w	r3, r7, #12
     fea:	4618      	mov	r0, r3
     fec:	4b0f      	ldr	r3, [pc, #60]	; (102c <timer_add_task+0xec>)
     fee:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
     ff0:	687b      	ldr	r3, [r7, #4]
     ff2:	7e1b      	ldrb	r3, [r3, #24]
     ff4:	b2db      	uxtb	r3, r3
     ff6:	f023 0302 	bic.w	r3, r3, #2
     ffa:	b2da      	uxtb	r2, r3
     ffc:	687b      	ldr	r3, [r7, #4]
     ffe:	761a      	strb	r2, [r3, #24]
		_timer_set_irq(&descr->device);
    1000:	687b      	ldr	r3, [r7, #4]
    1002:	4618      	mov	r0, r3
    1004:	4b0a      	ldr	r3, [pc, #40]	; (1030 <timer_add_task+0xf0>)
    1006:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    1008:	f107 030c 	add.w	r3, r7, #12
    100c:	4618      	mov	r0, r3
    100e:	4b09      	ldr	r3, [pc, #36]	; (1034 <timer_add_task+0xf4>)
    1010:	4798      	blx	r3
	}

	return ERR_NONE;
    1012:	2300      	movs	r3, #0
}
    1014:	4618      	mov	r0, r3
    1016:	3710      	adds	r7, #16
    1018:	46bd      	mov	sp, r7
    101a:	bd80      	pop	{r7, pc}
    101c:	0000343c 	.word	0x0000343c
    1020:	000013f5 	.word	0x000013f5
    1024:	0000141d 	.word	0x0000141d
    1028:	00001039 	.word	0x00001039
    102c:	00000d31 	.word	0x00000d31
    1030:	00002719 	.word	0x00002719
    1034:	00000d57 	.word	0x00000d57

00001038 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    1038:	b580      	push	{r7, lr}
    103a:	b088      	sub	sp, #32
    103c:	af00      	add	r7, sp, #0
    103e:	60f8      	str	r0, [r7, #12]
    1040:	60b9      	str	r1, [r7, #8]
    1042:	607a      	str	r2, [r7, #4]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
    1044:	2300      	movs	r3, #0
    1046:	61bb      	str	r3, [r7, #24]
    1048:	68f8      	ldr	r0, [r7, #12]
    104a:	4b23      	ldr	r3, [pc, #140]	; (10d8 <timer_add_timer_task+0xa0>)
    104c:	4798      	blx	r3
    104e:	6138      	str	r0, [r7, #16]

	if (!head) {
    1050:	693b      	ldr	r3, [r7, #16]
    1052:	2b00      	cmp	r3, #0
    1054:	d104      	bne.n	1060 <timer_add_timer_task+0x28>
		list_insert_as_head(list, new_task);
    1056:	68b9      	ldr	r1, [r7, #8]
    1058:	68f8      	ldr	r0, [r7, #12]
    105a:	4b20      	ldr	r3, [pc, #128]	; (10dc <timer_add_timer_task+0xa4>)
    105c:	4798      	blx	r3
		return;
    105e:	e037      	b.n	10d0 <timer_add_timer_task+0x98>
	}

	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1060:	693b      	ldr	r3, [r7, #16]
    1062:	61fb      	str	r3, [r7, #28]
    1064:	e022      	b.n	10ac <timer_add_timer_task+0x74>
		uint32_t time_left;

		if (it->time_label <= time) {
    1066:	69fb      	ldr	r3, [r7, #28]
    1068:	685a      	ldr	r2, [r3, #4]
    106a:	687b      	ldr	r3, [r7, #4]
    106c:	429a      	cmp	r2, r3
    106e:	d808      	bhi.n	1082 <timer_add_timer_task+0x4a>
			time_left = it->interval - (time - it->time_label);
    1070:	69fb      	ldr	r3, [r7, #28]
    1072:	689a      	ldr	r2, [r3, #8]
    1074:	69fb      	ldr	r3, [r7, #28]
    1076:	6859      	ldr	r1, [r3, #4]
    1078:	687b      	ldr	r3, [r7, #4]
    107a:	1acb      	subs	r3, r1, r3
    107c:	4413      	add	r3, r2
    107e:	617b      	str	r3, [r7, #20]
    1080:	e009      	b.n	1096 <timer_add_timer_task+0x5e>
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1082:	69fb      	ldr	r3, [r7, #28]
    1084:	689a      	ldr	r2, [r3, #8]
    1086:	69fb      	ldr	r3, [r7, #28]
    1088:	685b      	ldr	r3, [r3, #4]
    108a:	441a      	add	r2, r3
    108c:	687b      	ldr	r3, [r7, #4]
    108e:	425b      	negs	r3, r3
    1090:	4413      	add	r3, r2
    1092:	3301      	adds	r3, #1
    1094:	617b      	str	r3, [r7, #20]
		}
		if (time_left >= new_task->interval)
    1096:	68bb      	ldr	r3, [r7, #8]
    1098:	689a      	ldr	r2, [r3, #8]
    109a:	697b      	ldr	r3, [r7, #20]
    109c:	429a      	cmp	r2, r3
    109e:	d909      	bls.n	10b4 <timer_add_timer_task+0x7c>
			break;
		prev = it;
    10a0:	69fb      	ldr	r3, [r7, #28]
    10a2:	61bb      	str	r3, [r7, #24]
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    10a4:	69f8      	ldr	r0, [r7, #28]
    10a6:	4b0e      	ldr	r3, [pc, #56]	; (10e0 <timer_add_timer_task+0xa8>)
    10a8:	4798      	blx	r3
    10aa:	61f8      	str	r0, [r7, #28]
    10ac:	69fb      	ldr	r3, [r7, #28]
    10ae:	2b00      	cmp	r3, #0
    10b0:	d1d9      	bne.n	1066 <timer_add_timer_task+0x2e>
    10b2:	e000      	b.n	10b6 <timer_add_timer_task+0x7e>
			break;
    10b4:	bf00      	nop
	}

	if (it == head) {
    10b6:	69fa      	ldr	r2, [r7, #28]
    10b8:	693b      	ldr	r3, [r7, #16]
    10ba:	429a      	cmp	r2, r3
    10bc:	d104      	bne.n	10c8 <timer_add_timer_task+0x90>
		list_insert_as_head(list, new_task);
    10be:	68b9      	ldr	r1, [r7, #8]
    10c0:	68f8      	ldr	r0, [r7, #12]
    10c2:	4b06      	ldr	r3, [pc, #24]	; (10dc <timer_add_timer_task+0xa4>)
    10c4:	4798      	blx	r3
    10c6:	e003      	b.n	10d0 <timer_add_timer_task+0x98>
	} else {
		list_insert_after(prev, new_task);
    10c8:	68b9      	ldr	r1, [r7, #8]
    10ca:	69b8      	ldr	r0, [r7, #24]
    10cc:	4b05      	ldr	r3, [pc, #20]	; (10e4 <timer_add_timer_task+0xac>)
    10ce:	4798      	blx	r3
	}
}
    10d0:	3720      	adds	r7, #32
    10d2:	46bd      	mov	sp, r7
    10d4:	bd80      	pop	{r7, pc}
    10d6:	bf00      	nop
    10d8:	00000df5 	.word	0x00000df5
    10dc:	00001455 	.word	0x00001455
    10e0:	00000e0d 	.word	0x00000e0d
    10e4:	000014ad 	.word	0x000014ad

000010e8 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    10e8:	b580      	push	{r7, lr}
    10ea:	b086      	sub	sp, #24
    10ec:	af00      	add	r7, sp, #0
    10ee:	6078      	str	r0, [r7, #4]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
    10f0:	687b      	ldr	r3, [r7, #4]
    10f2:	613b      	str	r3, [r7, #16]
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
    10f4:	693b      	ldr	r3, [r7, #16]
    10f6:	3314      	adds	r3, #20
    10f8:	4618      	mov	r0, r3
    10fa:	4b27      	ldr	r3, [pc, #156]	; (1198 <timer_process_counted+0xb0>)
    10fc:	4798      	blx	r3
    10fe:	6178      	str	r0, [r7, #20]
	uint32_t                 time  = ++timer->time;
    1100:	693b      	ldr	r3, [r7, #16]
    1102:	691b      	ldr	r3, [r3, #16]
    1104:	1c5a      	adds	r2, r3, #1
    1106:	693b      	ldr	r3, [r7, #16]
    1108:	611a      	str	r2, [r3, #16]
    110a:	693b      	ldr	r3, [r7, #16]
    110c:	691b      	ldr	r3, [r3, #16]
    110e:	60fb      	str	r3, [r7, #12]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    1110:	693b      	ldr	r3, [r7, #16]
    1112:	7e1b      	ldrb	r3, [r3, #24]
    1114:	b2db      	uxtb	r3, r3
    1116:	f003 0301 	and.w	r3, r3, #1
    111a:	2b00      	cmp	r3, #0
    111c:	d106      	bne.n	112c <timer_process_counted+0x44>
    111e:	693b      	ldr	r3, [r7, #16]
    1120:	7e1b      	ldrb	r3, [r3, #24]
    1122:	b2db      	uxtb	r3, r3
    1124:	f003 0302 	and.w	r3, r3, #2
    1128:	2b00      	cmp	r3, #0
    112a:	d027      	beq.n	117c <timer_process_counted+0x94>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    112c:	693b      	ldr	r3, [r7, #16]
    112e:	7e1b      	ldrb	r3, [r3, #24]
    1130:	b2db      	uxtb	r3, r3
    1132:	f043 0302 	orr.w	r3, r3, #2
    1136:	b2da      	uxtb	r2, r3
    1138:	693b      	ldr	r3, [r7, #16]
    113a:	761a      	strb	r2, [r3, #24]
		return;
    113c:	e029      	b.n	1192 <timer_process_counted+0xaa>
	}

	while (it && ((time - it->time_label) >= it->interval)) {
		struct timer_task *tmp = it;
    113e:	697b      	ldr	r3, [r7, #20]
    1140:	60bb      	str	r3, [r7, #8]

		list_remove_head(&timer->tasks);
    1142:	693b      	ldr	r3, [r7, #16]
    1144:	3314      	adds	r3, #20
    1146:	4618      	mov	r0, r3
    1148:	4b14      	ldr	r3, [pc, #80]	; (119c <timer_process_counted+0xb4>)
    114a:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    114c:	68bb      	ldr	r3, [r7, #8]
    114e:	7c1b      	ldrb	r3, [r3, #16]
    1150:	2b01      	cmp	r3, #1
    1152:	d109      	bne.n	1168 <timer_process_counted+0x80>
			tmp->time_label = time;
    1154:	68bb      	ldr	r3, [r7, #8]
    1156:	68fa      	ldr	r2, [r7, #12]
    1158:	605a      	str	r2, [r3, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    115a:	693b      	ldr	r3, [r7, #16]
    115c:	3314      	adds	r3, #20
    115e:	68fa      	ldr	r2, [r7, #12]
    1160:	68b9      	ldr	r1, [r7, #8]
    1162:	4618      	mov	r0, r3
    1164:	4b0e      	ldr	r3, [pc, #56]	; (11a0 <timer_process_counted+0xb8>)
    1166:	4798      	blx	r3
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);
    1168:	693b      	ldr	r3, [r7, #16]
    116a:	3314      	adds	r3, #20
    116c:	4618      	mov	r0, r3
    116e:	4b0a      	ldr	r3, [pc, #40]	; (1198 <timer_process_counted+0xb0>)
    1170:	4798      	blx	r3
    1172:	6178      	str	r0, [r7, #20]

		tmp->cb(tmp);
    1174:	68bb      	ldr	r3, [r7, #8]
    1176:	68db      	ldr	r3, [r3, #12]
    1178:	68b8      	ldr	r0, [r7, #8]
    117a:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    117c:	697b      	ldr	r3, [r7, #20]
    117e:	2b00      	cmp	r3, #0
    1180:	d007      	beq.n	1192 <timer_process_counted+0xaa>
    1182:	697b      	ldr	r3, [r7, #20]
    1184:	685b      	ldr	r3, [r3, #4]
    1186:	68fa      	ldr	r2, [r7, #12]
    1188:	1ad2      	subs	r2, r2, r3
    118a:	697b      	ldr	r3, [r7, #20]
    118c:	689b      	ldr	r3, [r3, #8]
    118e:	429a      	cmp	r2, r3
    1190:	d2d5      	bcs.n	113e <timer_process_counted+0x56>
	}
}
    1192:	3718      	adds	r7, #24
    1194:	46bd      	mov	sp, r7
    1196:	bd80      	pop	{r7, pc}
    1198:	00000df5 	.word	0x00000df5
    119c:	000014d1 	.word	0x000014d1
    11a0:	00001039 	.word	0x00001039

000011a4 <usart_sync_init>:

/**
 * \brief Initialize usart interface
 */
int32_t usart_sync_init(struct usart_sync_descriptor *const descr, void *const hw, void *const func)
{
    11a4:	b580      	push	{r7, lr}
    11a6:	b086      	sub	sp, #24
    11a8:	af00      	add	r7, sp, #0
    11aa:	60f8      	str	r0, [r7, #12]
    11ac:	60b9      	str	r1, [r7, #8]
    11ae:	607a      	str	r2, [r7, #4]
	int32_t init_status;
	ASSERT(descr && hw);
    11b0:	68fb      	ldr	r3, [r7, #12]
    11b2:	2b00      	cmp	r3, #0
    11b4:	d004      	beq.n	11c0 <usart_sync_init+0x1c>
    11b6:	68bb      	ldr	r3, [r7, #8]
    11b8:	2b00      	cmp	r3, #0
    11ba:	d001      	beq.n	11c0 <usart_sync_init+0x1c>
    11bc:	2301      	movs	r3, #1
    11be:	e000      	b.n	11c2 <usart_sync_init+0x1e>
    11c0:	2300      	movs	r3, #0
    11c2:	f003 0301 	and.w	r3, r3, #1
    11c6:	b2db      	uxtb	r3, r3
    11c8:	2234      	movs	r2, #52	; 0x34
    11ca:	490d      	ldr	r1, [pc, #52]	; (1200 <usart_sync_init+0x5c>)
    11cc:	4618      	mov	r0, r3
    11ce:	4b0d      	ldr	r3, [pc, #52]	; (1204 <usart_sync_init+0x60>)
    11d0:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    11d2:	68fb      	ldr	r3, [r7, #12]
    11d4:	3308      	adds	r3, #8
    11d6:	68b9      	ldr	r1, [r7, #8]
    11d8:	4618      	mov	r0, r3
    11da:	4b0b      	ldr	r3, [pc, #44]	; (1208 <usart_sync_init+0x64>)
    11dc:	4798      	blx	r3
    11de:	6178      	str	r0, [r7, #20]
	if (init_status) {
    11e0:	697b      	ldr	r3, [r7, #20]
    11e2:	2b00      	cmp	r3, #0
    11e4:	d001      	beq.n	11ea <usart_sync_init+0x46>
		return init_status;
    11e6:	697b      	ldr	r3, [r7, #20]
    11e8:	e006      	b.n	11f8 <usart_sync_init+0x54>
	}

	descr->io.read  = usart_sync_read;
    11ea:	68fb      	ldr	r3, [r7, #12]
    11ec:	4a07      	ldr	r2, [pc, #28]	; (120c <usart_sync_init+0x68>)
    11ee:	605a      	str	r2, [r3, #4]
	descr->io.write = usart_sync_write;
    11f0:	68fb      	ldr	r3, [r7, #12]
    11f2:	4a07      	ldr	r2, [pc, #28]	; (1210 <usart_sync_init+0x6c>)
    11f4:	601a      	str	r2, [r3, #0]

	return ERR_NONE;
    11f6:	2300      	movs	r3, #0
}
    11f8:	4618      	mov	r0, r3
    11fa:	3718      	adds	r7, #24
    11fc:	46bd      	mov	sp, r7
    11fe:	bd80      	pop	{r7, pc}
    1200:	00003454 	.word	0x00003454
    1204:	000013f5 	.word	0x000013f5
    1208:	00001b19 	.word	0x00001b19
    120c:	00001361 	.word	0x00001361
    1210:	00001299 	.word	0x00001299

00001214 <usart_sync_enable>:

/**
 * \brief Enable usart interface
 */
int32_t usart_sync_enable(struct usart_sync_descriptor *const descr)
{
    1214:	b580      	push	{r7, lr}
    1216:	b082      	sub	sp, #8
    1218:	af00      	add	r7, sp, #0
    121a:	6078      	str	r0, [r7, #4]
	ASSERT(descr);
    121c:	687b      	ldr	r3, [r7, #4]
    121e:	2b00      	cmp	r3, #0
    1220:	bf14      	ite	ne
    1222:	2301      	movne	r3, #1
    1224:	2300      	moveq	r3, #0
    1226:	b2db      	uxtb	r3, r3
    1228:	2253      	movs	r2, #83	; 0x53
    122a:	4907      	ldr	r1, [pc, #28]	; (1248 <usart_sync_enable+0x34>)
    122c:	4618      	mov	r0, r3
    122e:	4b07      	ldr	r3, [pc, #28]	; (124c <usart_sync_enable+0x38>)
    1230:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    1232:	687b      	ldr	r3, [r7, #4]
    1234:	3308      	adds	r3, #8
    1236:	4618      	mov	r0, r3
    1238:	4b05      	ldr	r3, [pc, #20]	; (1250 <usart_sync_enable+0x3c>)
    123a:	4798      	blx	r3

	return ERR_NONE;
    123c:	2300      	movs	r3, #0
}
    123e:	4618      	mov	r0, r3
    1240:	3708      	adds	r7, #8
    1242:	46bd      	mov	sp, r7
    1244:	bd80      	pop	{r7, pc}
    1246:	bf00      	nop
    1248:	00003454 	.word	0x00003454
    124c:	000013f5 	.word	0x000013f5
    1250:	00001b5d 	.word	0x00001b5d

00001254 <usart_sync_get_io_descriptor>:

/**
 * \brief Retrieve I/O descriptor
 */
int32_t usart_sync_get_io_descriptor(struct usart_sync_descriptor *const descr, struct io_descriptor **io)
{
    1254:	b580      	push	{r7, lr}
    1256:	b082      	sub	sp, #8
    1258:	af00      	add	r7, sp, #0
    125a:	6078      	str	r0, [r7, #4]
    125c:	6039      	str	r1, [r7, #0]
	ASSERT(descr && io);
    125e:	687b      	ldr	r3, [r7, #4]
    1260:	2b00      	cmp	r3, #0
    1262:	d004      	beq.n	126e <usart_sync_get_io_descriptor+0x1a>
    1264:	683b      	ldr	r3, [r7, #0]
    1266:	2b00      	cmp	r3, #0
    1268:	d001      	beq.n	126e <usart_sync_get_io_descriptor+0x1a>
    126a:	2301      	movs	r3, #1
    126c:	e000      	b.n	1270 <usart_sync_get_io_descriptor+0x1c>
    126e:	2300      	movs	r3, #0
    1270:	f003 0301 	and.w	r3, r3, #1
    1274:	b2db      	uxtb	r3, r3
    1276:	2269      	movs	r2, #105	; 0x69
    1278:	4905      	ldr	r1, [pc, #20]	; (1290 <usart_sync_get_io_descriptor+0x3c>)
    127a:	4618      	mov	r0, r3
    127c:	4b05      	ldr	r3, [pc, #20]	; (1294 <usart_sync_get_io_descriptor+0x40>)
    127e:	4798      	blx	r3

	*io = &descr->io;
    1280:	687a      	ldr	r2, [r7, #4]
    1282:	683b      	ldr	r3, [r7, #0]
    1284:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    1286:	2300      	movs	r3, #0
}
    1288:	4618      	mov	r0, r3
    128a:	3708      	adds	r7, #8
    128c:	46bd      	mov	sp, r7
    128e:	bd80      	pop	{r7, pc}
    1290:	00003454 	.word	0x00003454
    1294:	000013f5 	.word	0x000013f5

00001298 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    1298:	b580      	push	{r7, lr}
    129a:	b086      	sub	sp, #24
    129c:	af00      	add	r7, sp, #0
    129e:	60f8      	str	r0, [r7, #12]
    12a0:	60b9      	str	r1, [r7, #8]
    12a2:	4613      	mov	r3, r2
    12a4:	80fb      	strh	r3, [r7, #6]
	uint32_t                      offset = 0;
    12a6:	2300      	movs	r3, #0
    12a8:	617b      	str	r3, [r7, #20]
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);
    12aa:	68fb      	ldr	r3, [r7, #12]
    12ac:	613b      	str	r3, [r7, #16]

	ASSERT(io_descr && buf && length);
    12ae:	68fb      	ldr	r3, [r7, #12]
    12b0:	2b00      	cmp	r3, #0
    12b2:	d007      	beq.n	12c4 <usart_sync_write+0x2c>
    12b4:	68bb      	ldr	r3, [r7, #8]
    12b6:	2b00      	cmp	r3, #0
    12b8:	d004      	beq.n	12c4 <usart_sync_write+0x2c>
    12ba:	88fb      	ldrh	r3, [r7, #6]
    12bc:	2b00      	cmp	r3, #0
    12be:	d001      	beq.n	12c4 <usart_sync_write+0x2c>
    12c0:	2301      	movs	r3, #1
    12c2:	e000      	b.n	12c6 <usart_sync_write+0x2e>
    12c4:	2300      	movs	r3, #0
    12c6:	f003 0301 	and.w	r3, r3, #1
    12ca:	b2db      	uxtb	r3, r3
    12cc:	22f1      	movs	r2, #241	; 0xf1
    12ce:	491f      	ldr	r1, [pc, #124]	; (134c <usart_sync_write+0xb4>)
    12d0:	4618      	mov	r0, r3
    12d2:	4b1f      	ldr	r3, [pc, #124]	; (1350 <usart_sync_write+0xb8>)
    12d4:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    12d6:	bf00      	nop
    12d8:	693b      	ldr	r3, [r7, #16]
    12da:	3308      	adds	r3, #8
    12dc:	4618      	mov	r0, r3
    12de:	4b1d      	ldr	r3, [pc, #116]	; (1354 <usart_sync_write+0xbc>)
    12e0:	4798      	blx	r3
    12e2:	4603      	mov	r3, r0
    12e4:	f083 0301 	eor.w	r3, r3, #1
    12e8:	b2db      	uxtb	r3, r3
    12ea:	2b00      	cmp	r3, #0
    12ec:	d1f4      	bne.n	12d8 <usart_sync_write+0x40>
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    12ee:	693b      	ldr	r3, [r7, #16]
    12f0:	f103 0008 	add.w	r0, r3, #8
    12f4:	68ba      	ldr	r2, [r7, #8]
    12f6:	697b      	ldr	r3, [r7, #20]
    12f8:	4413      	add	r3, r2
    12fa:	781b      	ldrb	r3, [r3, #0]
    12fc:	4619      	mov	r1, r3
    12fe:	4b16      	ldr	r3, [pc, #88]	; (1358 <usart_sync_write+0xc0>)
    1300:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
    1302:	bf00      	nop
    1304:	693b      	ldr	r3, [r7, #16]
    1306:	3308      	adds	r3, #8
    1308:	4618      	mov	r0, r3
    130a:	4b12      	ldr	r3, [pc, #72]	; (1354 <usart_sync_write+0xbc>)
    130c:	4798      	blx	r3
    130e:	4603      	mov	r3, r0
    1310:	f083 0301 	eor.w	r3, r3, #1
    1314:	b2db      	uxtb	r3, r3
    1316:	2b00      	cmp	r3, #0
    1318:	d1f4      	bne.n	1304 <usart_sync_write+0x6c>
			;
	} while (++offset < length);
    131a:	697b      	ldr	r3, [r7, #20]
    131c:	3301      	adds	r3, #1
    131e:	617b      	str	r3, [r7, #20]
    1320:	88fb      	ldrh	r3, [r7, #6]
    1322:	697a      	ldr	r2, [r7, #20]
    1324:	429a      	cmp	r2, r3
    1326:	d3e2      	bcc.n	12ee <usart_sync_write+0x56>
	while (!_usart_sync_is_transmit_done(&descr->device))
    1328:	bf00      	nop
    132a:	693b      	ldr	r3, [r7, #16]
    132c:	3308      	adds	r3, #8
    132e:	4618      	mov	r0, r3
    1330:	4b0a      	ldr	r3, [pc, #40]	; (135c <usart_sync_write+0xc4>)
    1332:	4798      	blx	r3
    1334:	4603      	mov	r3, r0
    1336:	f083 0301 	eor.w	r3, r3, #1
    133a:	b2db      	uxtb	r3, r3
    133c:	2b00      	cmp	r3, #0
    133e:	d1f4      	bne.n	132a <usart_sync_write+0x92>
		;
	return (int32_t)offset;
    1340:	697b      	ldr	r3, [r7, #20]
}
    1342:	4618      	mov	r0, r3
    1344:	3718      	adds	r7, #24
    1346:	46bd      	mov	sp, r7
    1348:	bd80      	pop	{r7, pc}
    134a:	bf00      	nop
    134c:	00003454 	.word	0x00003454
    1350:	000013f5 	.word	0x000013f5
    1354:	00001bc9 	.word	0x00001bc9
    1358:	00001b7d 	.word	0x00001b7d
    135c:	00001be9 	.word	0x00001be9

00001360 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1360:	b590      	push	{r4, r7, lr}
    1362:	b087      	sub	sp, #28
    1364:	af00      	add	r7, sp, #0
    1366:	60f8      	str	r0, [r7, #12]
    1368:	60b9      	str	r1, [r7, #8]
    136a:	4613      	mov	r3, r2
    136c:	80fb      	strh	r3, [r7, #6]
	uint32_t                      offset = 0;
    136e:	2300      	movs	r3, #0
    1370:	617b      	str	r3, [r7, #20]
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);
    1372:	68fb      	ldr	r3, [r7, #12]
    1374:	613b      	str	r3, [r7, #16]

	ASSERT(io_descr && buf && length);
    1376:	68fb      	ldr	r3, [r7, #12]
    1378:	2b00      	cmp	r3, #0
    137a:	d007      	beq.n	138c <usart_sync_read+0x2c>
    137c:	68bb      	ldr	r3, [r7, #8]
    137e:	2b00      	cmp	r3, #0
    1380:	d004      	beq.n	138c <usart_sync_read+0x2c>
    1382:	88fb      	ldrh	r3, [r7, #6]
    1384:	2b00      	cmp	r3, #0
    1386:	d001      	beq.n	138c <usart_sync_read+0x2c>
    1388:	2301      	movs	r3, #1
    138a:	e000      	b.n	138e <usart_sync_read+0x2e>
    138c:	2300      	movs	r3, #0
    138e:	f003 0301 	and.w	r3, r3, #1
    1392:	b2db      	uxtb	r3, r3
    1394:	f44f 7286 	mov.w	r2, #268	; 0x10c
    1398:	4912      	ldr	r1, [pc, #72]	; (13e4 <usart_sync_read+0x84>)
    139a:	4618      	mov	r0, r3
    139c:	4b12      	ldr	r3, [pc, #72]	; (13e8 <usart_sync_read+0x88>)
    139e:	4798      	blx	r3
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    13a0:	bf00      	nop
    13a2:	693b      	ldr	r3, [r7, #16]
    13a4:	3308      	adds	r3, #8
    13a6:	4618      	mov	r0, r3
    13a8:	4b10      	ldr	r3, [pc, #64]	; (13ec <usart_sync_read+0x8c>)
    13aa:	4798      	blx	r3
    13ac:	4603      	mov	r3, r0
    13ae:	f083 0301 	eor.w	r3, r3, #1
    13b2:	b2db      	uxtb	r3, r3
    13b4:	2b00      	cmp	r3, #0
    13b6:	d1f4      	bne.n	13a2 <usart_sync_read+0x42>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    13b8:	68ba      	ldr	r2, [r7, #8]
    13ba:	697b      	ldr	r3, [r7, #20]
    13bc:	18d4      	adds	r4, r2, r3
    13be:	693b      	ldr	r3, [r7, #16]
    13c0:	3308      	adds	r3, #8
    13c2:	4618      	mov	r0, r3
    13c4:	4b0a      	ldr	r3, [pc, #40]	; (13f0 <usart_sync_read+0x90>)
    13c6:	4798      	blx	r3
    13c8:	4603      	mov	r3, r0
    13ca:	7023      	strb	r3, [r4, #0]
	} while (++offset < length);
    13cc:	697b      	ldr	r3, [r7, #20]
    13ce:	3301      	adds	r3, #1
    13d0:	617b      	str	r3, [r7, #20]
    13d2:	88fb      	ldrh	r3, [r7, #6]
    13d4:	697a      	ldr	r2, [r7, #20]
    13d6:	429a      	cmp	r2, r3
    13d8:	d3e2      	bcc.n	13a0 <usart_sync_read+0x40>

	return (int32_t)offset;
    13da:	697b      	ldr	r3, [r7, #20]
}
    13dc:	4618      	mov	r0, r3
    13de:	371c      	adds	r7, #28
    13e0:	46bd      	mov	sp, r7
    13e2:	bd90      	pop	{r4, r7, pc}
    13e4:	00003454 	.word	0x00003454
    13e8:	000013f5 	.word	0x000013f5
    13ec:	00001c09 	.word	0x00001c09
    13f0:	00001ba5 	.word	0x00001ba5

000013f4 <assert>:

/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
    13f4:	b480      	push	{r7}
    13f6:	b085      	sub	sp, #20
    13f8:	af00      	add	r7, sp, #0
    13fa:	4603      	mov	r3, r0
    13fc:	60b9      	str	r1, [r7, #8]
    13fe:	607a      	str	r2, [r7, #4]
    1400:	73fb      	strb	r3, [r7, #15]
	if (!(condition)) {
    1402:	7bfb      	ldrb	r3, [r7, #15]
    1404:	f083 0301 	eor.w	r3, r3, #1
    1408:	b2db      	uxtb	r3, r3
    140a:	2b00      	cmp	r3, #0
    140c:	d000      	beq.n	1410 <assert+0x1c>
		__asm("BKPT #0");
    140e:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    1410:	bf00      	nop
    1412:	3714      	adds	r7, #20
    1414:	46bd      	mov	sp, r7
    1416:	f85d 7b04 	ldr.w	r7, [sp], #4
    141a:	4770      	bx	lr

0000141c <is_list_element>:

/**
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
    141c:	b480      	push	{r7}
    141e:	b085      	sub	sp, #20
    1420:	af00      	add	r7, sp, #0
    1422:	6078      	str	r0, [r7, #4]
    1424:	6039      	str	r1, [r7, #0]
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    1426:	687b      	ldr	r3, [r7, #4]
    1428:	681b      	ldr	r3, [r3, #0]
    142a:	60fb      	str	r3, [r7, #12]
    142c:	e008      	b.n	1440 <is_list_element+0x24>
		if (it == element) {
    142e:	68fa      	ldr	r2, [r7, #12]
    1430:	683b      	ldr	r3, [r7, #0]
    1432:	429a      	cmp	r2, r3
    1434:	d101      	bne.n	143a <is_list_element+0x1e>
			return true;
    1436:	2301      	movs	r3, #1
    1438:	e006      	b.n	1448 <is_list_element+0x2c>
	for (it = list->head; it; it = it->next) {
    143a:	68fb      	ldr	r3, [r7, #12]
    143c:	681b      	ldr	r3, [r3, #0]
    143e:	60fb      	str	r3, [r7, #12]
    1440:	68fb      	ldr	r3, [r7, #12]
    1442:	2b00      	cmp	r3, #0
    1444:	d1f3      	bne.n	142e <is_list_element+0x12>
		}
	}

	return false;
    1446:	2300      	movs	r3, #0
}
    1448:	4618      	mov	r0, r3
    144a:	3714      	adds	r7, #20
    144c:	46bd      	mov	sp, r7
    144e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1452:	4770      	bx	lr

00001454 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    1454:	b580      	push	{r7, lr}
    1456:	b082      	sub	sp, #8
    1458:	af00      	add	r7, sp, #0
    145a:	6078      	str	r0, [r7, #4]
    145c:	6039      	str	r1, [r7, #0]
	ASSERT(!is_list_element(list, element));
    145e:	6839      	ldr	r1, [r7, #0]
    1460:	6878      	ldr	r0, [r7, #4]
    1462:	4b0f      	ldr	r3, [pc, #60]	; (14a0 <list_insert_as_head+0x4c>)
    1464:	4798      	blx	r3
    1466:	4603      	mov	r3, r0
    1468:	2b00      	cmp	r3, #0
    146a:	bf14      	ite	ne
    146c:	2301      	movne	r3, #1
    146e:	2300      	moveq	r3, #0
    1470:	b2db      	uxtb	r3, r3
    1472:	f083 0301 	eor.w	r3, r3, #1
    1476:	b2db      	uxtb	r3, r3
    1478:	f003 0301 	and.w	r3, r3, #1
    147c:	b2db      	uxtb	r3, r3
    147e:	2239      	movs	r2, #57	; 0x39
    1480:	4908      	ldr	r1, [pc, #32]	; (14a4 <list_insert_as_head+0x50>)
    1482:	4618      	mov	r0, r3
    1484:	4b08      	ldr	r3, [pc, #32]	; (14a8 <list_insert_as_head+0x54>)
    1486:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    1488:	687b      	ldr	r3, [r7, #4]
    148a:	681a      	ldr	r2, [r3, #0]
    148c:	683b      	ldr	r3, [r7, #0]
    148e:	601a      	str	r2, [r3, #0]
	list->head                             = (struct list_element *)element;
    1490:	687b      	ldr	r3, [r7, #4]
    1492:	683a      	ldr	r2, [r7, #0]
    1494:	601a      	str	r2, [r3, #0]
}
    1496:	bf00      	nop
    1498:	3708      	adds	r7, #8
    149a:	46bd      	mov	sp, r7
    149c:	bd80      	pop	{r7, pc}
    149e:	bf00      	nop
    14a0:	0000141d 	.word	0x0000141d
    14a4:	00003470 	.word	0x00003470
    14a8:	000013f5 	.word	0x000013f5

000014ac <list_insert_after>:

/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
    14ac:	b480      	push	{r7}
    14ae:	b083      	sub	sp, #12
    14b0:	af00      	add	r7, sp, #0
    14b2:	6078      	str	r0, [r7, #4]
    14b4:	6039      	str	r1, [r7, #0]
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    14b6:	687b      	ldr	r3, [r7, #4]
    14b8:	681a      	ldr	r2, [r3, #0]
    14ba:	683b      	ldr	r3, [r7, #0]
    14bc:	601a      	str	r2, [r3, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    14be:	687b      	ldr	r3, [r7, #4]
    14c0:	683a      	ldr	r2, [r7, #0]
    14c2:	601a      	str	r2, [r3, #0]
}
    14c4:	bf00      	nop
    14c6:	370c      	adds	r7, #12
    14c8:	46bd      	mov	sp, r7
    14ca:	f85d 7b04 	ldr.w	r7, [sp], #4
    14ce:	4770      	bx	lr

000014d0 <list_remove_head>:

/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
    14d0:	b480      	push	{r7}
    14d2:	b085      	sub	sp, #20
    14d4:	af00      	add	r7, sp, #0
    14d6:	6078      	str	r0, [r7, #4]
	if (list->head) {
    14d8:	687b      	ldr	r3, [r7, #4]
    14da:	681b      	ldr	r3, [r3, #0]
    14dc:	2b00      	cmp	r3, #0
    14de:	d009      	beq.n	14f4 <list_remove_head+0x24>
		struct list_element *tmp = list->head;
    14e0:	687b      	ldr	r3, [r7, #4]
    14e2:	681b      	ldr	r3, [r3, #0]
    14e4:	60fb      	str	r3, [r7, #12]

		list->head = list->head->next;
    14e6:	687b      	ldr	r3, [r7, #4]
    14e8:	681b      	ldr	r3, [r3, #0]
    14ea:	681a      	ldr	r2, [r3, #0]
    14ec:	687b      	ldr	r3, [r7, #4]
    14ee:	601a      	str	r2, [r3, #0]
		return (void *)tmp;
    14f0:	68fb      	ldr	r3, [r7, #12]
    14f2:	e000      	b.n	14f6 <list_remove_head+0x26>
	}

	return NULL;
    14f4:	2300      	movs	r3, #0
}
    14f6:	4618      	mov	r0, r3
    14f8:	3714      	adds	r7, #20
    14fa:	46bd      	mov	sp, r7
    14fc:	f85d 7b04 	ldr.w	r7, [sp], #4
    1500:	4770      	bx	lr
	...

00001504 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    1504:	b480      	push	{r7}
    1506:	b085      	sub	sp, #20
    1508:	af00      	add	r7, sp, #0
    150a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    150c:	4b0b      	ldr	r3, [pc, #44]	; (153c <_sbrk+0x38>)
    150e:	681b      	ldr	r3, [r3, #0]
    1510:	2b00      	cmp	r3, #0
    1512:	d102      	bne.n	151a <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    1514:	4b09      	ldr	r3, [pc, #36]	; (153c <_sbrk+0x38>)
    1516:	4a0a      	ldr	r2, [pc, #40]	; (1540 <_sbrk+0x3c>)
    1518:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    151a:	4b08      	ldr	r3, [pc, #32]	; (153c <_sbrk+0x38>)
    151c:	681b      	ldr	r3, [r3, #0]
    151e:	60fb      	str	r3, [r7, #12]

	heap += incr;
    1520:	4b06      	ldr	r3, [pc, #24]	; (153c <_sbrk+0x38>)
    1522:	681a      	ldr	r2, [r3, #0]
    1524:	687b      	ldr	r3, [r7, #4]
    1526:	4413      	add	r3, r2
    1528:	4a04      	ldr	r2, [pc, #16]	; (153c <_sbrk+0x38>)
    152a:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
    152c:	68fb      	ldr	r3, [r7, #12]
}
    152e:	4618      	mov	r0, r3
    1530:	3714      	adds	r7, #20
    1532:	46bd      	mov	sp, r7
    1534:	f85d 7b04 	ldr.w	r7, [sp], #4
    1538:	4770      	bx	lr
    153a:	bf00      	nop
    153c:	200000cc 	.word	0x200000cc
    1540:	20010168 	.word	0x20010168

00001544 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
    1544:	b480      	push	{r7}
    1546:	b083      	sub	sp, #12
    1548:	af00      	add	r7, sp, #0
    154a:	4603      	mov	r3, r0
    154c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    154e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1552:	2b00      	cmp	r3, #0
    1554:	db0c      	blt.n	1570 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1556:	4909      	ldr	r1, [pc, #36]	; (157c <__NVIC_SetPendingIRQ+0x38>)
    1558:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    155c:	095b      	lsrs	r3, r3, #5
    155e:	88fa      	ldrh	r2, [r7, #6]
    1560:	f002 021f 	and.w	r2, r2, #31
    1564:	2001      	movs	r0, #1
    1566:	fa00 f202 	lsl.w	r2, r0, r2
    156a:	3340      	adds	r3, #64	; 0x40
    156c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    1570:	bf00      	nop
    1572:	370c      	adds	r7, #12
    1574:	46bd      	mov	sp, r7
    1576:	f85d 7b04 	ldr.w	r7, [sp], #4
    157a:	4770      	bx	lr
    157c:	e000e100 	.word	0xe000e100

00001580 <_irq_set>:

/**
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
    1580:	b580      	push	{r7, lr}
    1582:	b082      	sub	sp, #8
    1584:	af00      	add	r7, sp, #0
    1586:	4603      	mov	r3, r0
    1588:	71fb      	strb	r3, [r7, #7]
	NVIC_SetPendingIRQ((IRQn_Type)n);
    158a:	79fb      	ldrb	r3, [r7, #7]
    158c:	b21b      	sxth	r3, r3
    158e:	4618      	mov	r0, r3
    1590:	4b02      	ldr	r3, [pc, #8]	; (159c <_irq_set+0x1c>)
    1592:	4798      	blx	r3
}
    1594:	bf00      	nop
    1596:	3708      	adds	r7, #8
    1598:	46bd      	mov	sp, r7
    159a:	bd80      	pop	{r7, pc}
    159c:	00001545 	.word	0x00001545

000015a0 <hri_nvmctrl_set_CTRLA_RWS_bf>:
	tmp = (tmp & NVMCTRL_CTRLA_PRM_Msk) >> NVMCTRL_CTRLA_PRM_Pos;
	return tmp;
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
    15a0:	b480      	push	{r7}
    15a2:	b083      	sub	sp, #12
    15a4:	af00      	add	r7, sp, #0
    15a6:	6078      	str	r0, [r7, #4]
    15a8:	460b      	mov	r3, r1
    15aa:	807b      	strh	r3, [r7, #2]
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    15ac:	687b      	ldr	r3, [r7, #4]
    15ae:	881b      	ldrh	r3, [r3, #0]
    15b0:	b29a      	uxth	r2, r3
    15b2:	887b      	ldrh	r3, [r7, #2]
    15b4:	021b      	lsls	r3, r3, #8
    15b6:	b29b      	uxth	r3, r3
    15b8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    15bc:	b29b      	uxth	r3, r3
    15be:	4313      	orrs	r3, r2
    15c0:	b29a      	uxth	r2, r3
    15c2:	687b      	ldr	r3, [r7, #4]
    15c4:	801a      	strh	r2, [r3, #0]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}
    15c6:	bf00      	nop
    15c8:	370c      	adds	r7, #12
    15ca:	46bd      	mov	sp, r7
    15cc:	f85d 7b04 	ldr.w	r7, [sp], #4
    15d0:	4770      	bx	lr
	...

000015d4 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    15d4:	b580      	push	{r7, lr}
    15d6:	af00      	add	r7, sp, #0
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);
    15d8:	2100      	movs	r1, #0
    15da:	4808      	ldr	r0, [pc, #32]	; (15fc <_init_chip+0x28>)
    15dc:	4b08      	ldr	r3, [pc, #32]	; (1600 <_init_chip+0x2c>)
    15de:	4798      	blx	r3

	_osc32kctrl_init_sources();
    15e0:	4b08      	ldr	r3, [pc, #32]	; (1604 <_init_chip+0x30>)
    15e2:	4798      	blx	r3
	_oscctrl_init_sources();
    15e4:	4b08      	ldr	r3, [pc, #32]	; (1608 <_init_chip+0x34>)
    15e6:	4798      	blx	r3
	_mclk_init();
    15e8:	4b08      	ldr	r3, [pc, #32]	; (160c <_init_chip+0x38>)
    15ea:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
    15ec:	4b08      	ldr	r3, [pc, #32]	; (1610 <_init_chip+0x3c>)
    15ee:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    15f0:	f640 70ff 	movw	r0, #4095	; 0xfff
    15f4:	4b07      	ldr	r3, [pc, #28]	; (1614 <_init_chip+0x40>)
    15f6:	4798      	blx	r3
#endif

#if CONF_CMCC_ENABLE
	cache_init();
#endif
}
    15f8:	bf00      	nop
    15fa:	bd80      	pop	{r7, pc}
    15fc:	41004000 	.word	0x41004000
    1600:	000015a1 	.word	0x000015a1
    1604:	00001741 	.word	0x00001741
    1608:	000017d9 	.word	0x000017d9
    160c:	000016bd 	.word	0x000016bd
    1610:	00001819 	.word	0x00001819
    1614:	0000166d 	.word	0x0000166d

00001618 <hri_gclk_wait_for_sync>:
{
    1618:	b480      	push	{r7}
    161a:	b083      	sub	sp, #12
    161c:	af00      	add	r7, sp, #0
    161e:	6078      	str	r0, [r7, #4]
    1620:	6039      	str	r1, [r7, #0]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    1622:	bf00      	nop
    1624:	687b      	ldr	r3, [r7, #4]
    1626:	685a      	ldr	r2, [r3, #4]
    1628:	683b      	ldr	r3, [r7, #0]
    162a:	4013      	ands	r3, r2
    162c:	2b00      	cmp	r3, #0
    162e:	d1f9      	bne.n	1624 <hri_gclk_wait_for_sync+0xc>
}
    1630:	bf00      	nop
    1632:	370c      	adds	r7, #12
    1634:	46bd      	mov	sp, r7
    1636:	f85d 7b04 	ldr.w	r7, [sp], #4
    163a:	4770      	bx	lr

0000163c <hri_gclk_write_GENCTRL_reg>:
{
    163c:	b580      	push	{r7, lr}
    163e:	b084      	sub	sp, #16
    1640:	af00      	add	r7, sp, #0
    1642:	60f8      	str	r0, [r7, #12]
    1644:	460b      	mov	r3, r1
    1646:	607a      	str	r2, [r7, #4]
    1648:	72fb      	strb	r3, [r7, #11]
	((Gclk *)hw)->GENCTRL[index].reg = data;
    164a:	7afa      	ldrb	r2, [r7, #11]
    164c:	68fb      	ldr	r3, [r7, #12]
    164e:	3208      	adds	r2, #8
    1650:	6879      	ldr	r1, [r7, #4]
    1652:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    1656:	f643 71fd 	movw	r1, #16381	; 0x3ffd
    165a:	68f8      	ldr	r0, [r7, #12]
    165c:	4b02      	ldr	r3, [pc, #8]	; (1668 <hri_gclk_write_GENCTRL_reg+0x2c>)
    165e:	4798      	blx	r3
}
    1660:	bf00      	nop
    1662:	3710      	adds	r7, #16
    1664:	46bd      	mov	sp, r7
    1666:	bd80      	pop	{r7, pc}
    1668:	00001619 	.word	0x00001619

0000166c <_gclk_init_generators_by_fref>:
	        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
#endif
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
    166c:	b580      	push	{r7, lr}
    166e:	b082      	sub	sp, #8
    1670:	af00      	add	r7, sp, #0
    1672:	6078      	str	r0, [r7, #4]

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    1674:	687b      	ldr	r3, [r7, #4]
    1676:	f003 0301 	and.w	r3, r3, #1
    167a:	2b00      	cmp	r3, #0
    167c:	d004      	beq.n	1688 <_gclk_init_generators_by_fref+0x1c>
		hri_gclk_write_GENCTRL_reg(
    167e:	4a04      	ldr	r2, [pc, #16]	; (1690 <_gclk_init_generators_by_fref+0x24>)
    1680:	2100      	movs	r1, #0
    1682:	4804      	ldr	r0, [pc, #16]	; (1694 <_gclk_init_generators_by_fref+0x28>)
    1684:	4b04      	ldr	r3, [pc, #16]	; (1698 <_gclk_init_generators_by_fref+0x2c>)
    1686:	4798      	blx	r3
		        | (CONF_GCLK_GEN_11_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_11_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_11_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_11_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
	}
#endif
}
    1688:	bf00      	nop
    168a:	3708      	adds	r7, #8
    168c:	46bd      	mov	sp, r7
    168e:	bd80      	pop	{r7, pc}
    1690:	00010101 	.word	0x00010101
    1694:	40001c00 	.word	0x40001c00
    1698:	0000163d 	.word	0x0000163d

0000169c <hri_mclk_write_CPUDIV_reg>:
{
    169c:	b480      	push	{r7}
    169e:	b083      	sub	sp, #12
    16a0:	af00      	add	r7, sp, #0
    16a2:	6078      	str	r0, [r7, #4]
    16a4:	460b      	mov	r3, r1
    16a6:	70fb      	strb	r3, [r7, #3]
	((Mclk *)hw)->CPUDIV.reg = data;
    16a8:	687b      	ldr	r3, [r7, #4]
    16aa:	78fa      	ldrb	r2, [r7, #3]
    16ac:	715a      	strb	r2, [r3, #5]
}
    16ae:	bf00      	nop
    16b0:	370c      	adds	r7, #12
    16b2:	46bd      	mov	sp, r7
    16b4:	f85d 7b04 	ldr.w	r7, [sp], #4
    16b8:	4770      	bx	lr
	...

000016bc <_mclk_init>:

/**
 * \brief Initialize master clock generator
 */
void _mclk_init(void)
{
    16bc:	b580      	push	{r7, lr}
    16be:	b082      	sub	sp, #8
    16c0:	af00      	add	r7, sp, #0
	void *hw = (void *)MCLK;
    16c2:	4b05      	ldr	r3, [pc, #20]	; (16d8 <_mclk_init+0x1c>)
    16c4:	607b      	str	r3, [r7, #4]
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_DIV(CONF_MCLK_CPUDIV));
    16c6:	2101      	movs	r1, #1
    16c8:	6878      	ldr	r0, [r7, #4]
    16ca:	4b04      	ldr	r3, [pc, #16]	; (16dc <_mclk_init+0x20>)
    16cc:	4798      	blx	r3
}
    16ce:	bf00      	nop
    16d0:	3708      	adds	r7, #8
    16d2:	46bd      	mov	sp, r7
    16d4:	bd80      	pop	{r7, pc}
    16d6:	bf00      	nop
    16d8:	40000800 	.word	0x40000800
    16dc:	0000169d 	.word	0x0000169d

000016e0 <hri_osc32kctrl_write_RTCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_RTCCTRL_reg(const void *const hw, hri_osc32kctrl_rtcctrl_reg_t data)
{
    16e0:	b480      	push	{r7}
    16e2:	b083      	sub	sp, #12
    16e4:	af00      	add	r7, sp, #0
    16e6:	6078      	str	r0, [r7, #4]
    16e8:	460b      	mov	r3, r1
    16ea:	70fb      	strb	r3, [r7, #3]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    16ec:	687b      	ldr	r3, [r7, #4]
    16ee:	78fa      	ldrb	r2, [r7, #3]
    16f0:	741a      	strb	r2, [r3, #16]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    16f2:	bf00      	nop
    16f4:	370c      	adds	r7, #12
    16f6:	46bd      	mov	sp, r7
    16f8:	f85d 7b04 	ldr.w	r7, [sp], #4
    16fc:	4770      	bx	lr

000016fe <hri_osc32kctrl_read_OSCULP32K_CALIB_bf>:
	((Osc32kctrl *)hw)->OSCULP32K.reg ^= OSC32KCTRL_OSCULP32K_CALIB(mask);
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
    16fe:	b480      	push	{r7}
    1700:	b085      	sub	sp, #20
    1702:	af00      	add	r7, sp, #0
    1704:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    1706:	687b      	ldr	r3, [r7, #4]
    1708:	69db      	ldr	r3, [r3, #28]
    170a:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & OSC32KCTRL_OSCULP32K_CALIB_Msk) >> OSC32KCTRL_OSCULP32K_CALIB_Pos;
    170c:	68fb      	ldr	r3, [r7, #12]
    170e:	0a1b      	lsrs	r3, r3, #8
    1710:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    1714:	60fb      	str	r3, [r7, #12]
	return tmp;
    1716:	68fb      	ldr	r3, [r7, #12]
}
    1718:	4618      	mov	r0, r3
    171a:	3714      	adds	r7, #20
    171c:	46bd      	mov	sp, r7
    171e:	f85d 7b04 	ldr.w	r7, [sp], #4
    1722:	4770      	bx	lr

00001724 <hri_osc32kctrl_write_OSCULP32K_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
    1724:	b480      	push	{r7}
    1726:	b083      	sub	sp, #12
    1728:	af00      	add	r7, sp, #0
    172a:	6078      	str	r0, [r7, #4]
    172c:	6039      	str	r1, [r7, #0]
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    172e:	687b      	ldr	r3, [r7, #4]
    1730:	683a      	ldr	r2, [r7, #0]
    1732:	61da      	str	r2, [r3, #28]
	OSC32KCTRL_CRITICAL_SECTION_LEAVE();
}
    1734:	bf00      	nop
    1736:	370c      	adds	r7, #12
    1738:	46bd      	mov	sp, r7
    173a:	f85d 7b04 	ldr.w	r7, [sp], #4
    173e:	4770      	bx	lr

00001740 <_osc32kctrl_init_sources>:

/**
 * \brief Initialize 32 kHz clock sources
 */
void _osc32kctrl_init_sources(void)
{
    1740:	b580      	push	{r7, lr}
    1742:	b082      	sub	sp, #8
    1744:	af00      	add	r7, sp, #0
	void *   hw    = (void *)OSC32KCTRL;
    1746:	4b0c      	ldr	r3, [pc, #48]	; (1778 <_osc32kctrl_init_sources+0x38>)
    1748:	607b      	str	r3, [r7, #4]
	uint16_t calib = 0;
    174a:	2300      	movs	r3, #0
    174c:	807b      	strh	r3, [r7, #2]

	hri_osc32kctrl_write_EVCTRL_reg(hw, (CONF_XOSC32K_CFDEO << OSC32KCTRL_EVCTRL_CFDEO_Pos));
#endif

#if CONF_OSCULP32K_CONFIG == 1
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
    174e:	6878      	ldr	r0, [r7, #4]
    1750:	4b0a      	ldr	r3, [pc, #40]	; (177c <_osc32kctrl_init_sources+0x3c>)
    1752:	4798      	blx	r3
    1754:	4603      	mov	r3, r0
    1756:	807b      	strh	r3, [r7, #2]
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    1758:	887b      	ldrh	r3, [r7, #2]
    175a:	021b      	lsls	r3, r3, #8
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
    175c:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
    1760:	4619      	mov	r1, r3
    1762:	6878      	ldr	r0, [r7, #4]
    1764:	4b06      	ldr	r3, [pc, #24]	; (1780 <_osc32kctrl_init_sources+0x40>)
    1766:	4798      	blx	r3
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
		;
#endif
#endif

	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
    1768:	2101      	movs	r1, #1
    176a:	6878      	ldr	r0, [r7, #4]
    176c:	4b05      	ldr	r3, [pc, #20]	; (1784 <_osc32kctrl_init_sources+0x44>)
    176e:	4798      	blx	r3
	(void)calib;
}
    1770:	bf00      	nop
    1772:	3708      	adds	r7, #8
    1774:	46bd      	mov	sp, r7
    1776:	bd80      	pop	{r7, pc}
    1778:	40001400 	.word	0x40001400
    177c:	000016ff 	.word	0x000016ff
    1780:	00001725 	.word	0x00001725
    1784:	000016e1 	.word	0x000016e1

00001788 <hri_oscctrl_get_STATUS_XOSCRDY1_bit>:
{
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY0) >> OSCCTRL_STATUS_XOSCRDY0_Pos;
}

static inline bool hri_oscctrl_get_STATUS_XOSCRDY1_bit(const void *const hw)
{
    1788:	b480      	push	{r7}
    178a:	b083      	sub	sp, #12
    178c:	af00      	add	r7, sp, #0
    178e:	6078      	str	r0, [r7, #4]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    1790:	687b      	ldr	r3, [r7, #4]
    1792:	691b      	ldr	r3, [r3, #16]
    1794:	085b      	lsrs	r3, r3, #1
    1796:	f003 0301 	and.w	r3, r3, #1
    179a:	2b00      	cmp	r3, #0
    179c:	bf14      	ite	ne
    179e:	2301      	movne	r3, #1
    17a0:	2300      	moveq	r3, #0
    17a2:	b2db      	uxtb	r3, r3
}
    17a4:	4618      	mov	r0, r3
    17a6:	370c      	adds	r7, #12
    17a8:	46bd      	mov	sp, r7
    17aa:	f85d 7b04 	ldr.w	r7, [sp], #4
    17ae:	4770      	bx	lr

000017b0 <hri_oscctrl_write_XOSCCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
    17b0:	b480      	push	{r7}
    17b2:	b085      	sub	sp, #20
    17b4:	af00      	add	r7, sp, #0
    17b6:	60f8      	str	r0, [r7, #12]
    17b8:	460b      	mov	r3, r1
    17ba:	607a      	str	r2, [r7, #4]
    17bc:	72fb      	strb	r3, [r7, #11]
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    17be:	7afb      	ldrb	r3, [r7, #11]
    17c0:	68fa      	ldr	r2, [r7, #12]
    17c2:	3304      	adds	r3, #4
    17c4:	009b      	lsls	r3, r3, #2
    17c6:	4413      	add	r3, r2
    17c8:	687a      	ldr	r2, [r7, #4]
    17ca:	605a      	str	r2, [r3, #4]
	OSCCTRL_CRITICAL_SECTION_LEAVE();
}
    17cc:	bf00      	nop
    17ce:	3714      	adds	r7, #20
    17d0:	46bd      	mov	sp, r7
    17d2:	f85d 7b04 	ldr.w	r7, [sp], #4
    17d6:	4770      	bx	lr

000017d8 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    17d8:	b580      	push	{r7, lr}
    17da:	b082      	sub	sp, #8
    17dc:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    17de:	4b0a      	ldr	r3, [pc, #40]	; (1808 <_oscctrl_init_sources+0x30>)
    17e0:	607b      	str	r3, [r7, #4]
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 0);
#endif
#endif

#if CONF_XOSC1_CONFIG == 1
	hri_oscctrl_write_XOSCCTRL_reg(
    17e2:	4a0a      	ldr	r2, [pc, #40]	; (180c <_oscctrl_init_sources+0x34>)
    17e4:	2101      	movs	r1, #1
    17e6:	6878      	ldr	r0, [r7, #4]
    17e8:	4b09      	ldr	r3, [pc, #36]	; (1810 <_oscctrl_init_sources+0x38>)
    17ea:	4798      	blx	r3
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    17ec:	bf00      	nop
    17ee:	6878      	ldr	r0, [r7, #4]
    17f0:	4b08      	ldr	r3, [pc, #32]	; (1814 <_oscctrl_init_sources+0x3c>)
    17f2:	4798      	blx	r3
    17f4:	4603      	mov	r3, r0
    17f6:	f083 0301 	eor.w	r3, r3, #1
    17fa:	b2db      	uxtb	r3, r3
    17fc:	2b00      	cmp	r3, #0
    17fe:	d1f6      	bne.n	17ee <_oscctrl_init_sources+0x16>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    1800:	bf00      	nop
    1802:	3708      	adds	r7, #8
    1804:	46bd      	mov	sp, r7
    1806:	bd80      	pop	{r7, pc}
    1808:	40001000 	.word	0x40001000
    180c:	03002606 	.word	0x03002606
    1810:	000017b1 	.word	0x000017b1
    1814:	00001789 	.word	0x00001789

00001818 <_oscctrl_init_referenced_generators>:

void _oscctrl_init_referenced_generators(void)
{
    1818:	b480      	push	{r7}
    181a:	b083      	sub	sp, #12
    181c:	af00      	add	r7, sp, #0
	void *hw = (void *)OSCCTRL;
    181e:	4b04      	ldr	r3, [pc, #16]	; (1830 <_oscctrl_init_referenced_generators+0x18>)
    1820:	607b      	str	r3, [r7, #4]
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
		;
#endif
	(void)hw;
}
    1822:	bf00      	nop
    1824:	370c      	adds	r7, #12
    1826:	46bd      	mov	sp, r7
    1828:	f85d 7b04 	ldr.w	r7, [sp], #4
    182c:	4770      	bx	lr
    182e:	bf00      	nop
    1830:	40001000 	.word	0x40001000

00001834 <hri_ramecc_read_INTFLAG_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
    1834:	b480      	push	{r7}
    1836:	b083      	sub	sp, #12
    1838:	af00      	add	r7, sp, #0
    183a:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->INTFLAG.reg;
    183c:	687b      	ldr	r3, [r7, #4]
    183e:	789b      	ldrb	r3, [r3, #2]
    1840:	b2db      	uxtb	r3, r3
}
    1842:	4618      	mov	r0, r3
    1844:	370c      	adds	r7, #12
    1846:	46bd      	mov	sp, r7
    1848:	f85d 7b04 	ldr.w	r7, [sp], #4
    184c:	4770      	bx	lr

0000184e <hri_ramecc_read_ERRADDR_reg>:
	tmp &= mask;
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
    184e:	b480      	push	{r7}
    1850:	b083      	sub	sp, #12
    1852:	af00      	add	r7, sp, #0
    1854:	6078      	str	r0, [r7, #4]
	return ((Ramecc *)hw)->ERRADDR.reg;
    1856:	687b      	ldr	r3, [r7, #4]
    1858:	685b      	ldr	r3, [r3, #4]
}
    185a:	4618      	mov	r0, r3
    185c:	370c      	adds	r7, #12
    185e:	46bd      	mov	sp, r7
    1860:	f85d 7b04 	ldr.w	r7, [sp], #4
    1864:	4770      	bx	lr
	...

00001868 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    1868:	b590      	push	{r4, r7, lr}
    186a:	b083      	sub	sp, #12
    186c:	af00      	add	r7, sp, #0
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
    186e:	4b17      	ldr	r3, [pc, #92]	; (18cc <RAMECC_Handler+0x64>)
    1870:	607b      	str	r3, [r7, #4]
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    1872:	4817      	ldr	r0, [pc, #92]	; (18d0 <RAMECC_Handler+0x68>)
    1874:	4b17      	ldr	r3, [pc, #92]	; (18d4 <RAMECC_Handler+0x6c>)
    1876:	4798      	blx	r3
    1878:	4603      	mov	r3, r0
    187a:	603b      	str	r3, [r7, #0]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    187c:	683b      	ldr	r3, [r7, #0]
    187e:	f003 0302 	and.w	r3, r3, #2
    1882:	2b00      	cmp	r3, #0
    1884:	d00c      	beq.n	18a0 <RAMECC_Handler+0x38>
    1886:	687b      	ldr	r3, [r7, #4]
    1888:	681b      	ldr	r3, [r3, #0]
    188a:	2b00      	cmp	r3, #0
    188c:	d008      	beq.n	18a0 <RAMECC_Handler+0x38>
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    188e:	687b      	ldr	r3, [r7, #4]
    1890:	681c      	ldr	r4, [r3, #0]
    1892:	480f      	ldr	r0, [pc, #60]	; (18d0 <RAMECC_Handler+0x68>)
    1894:	4b10      	ldr	r3, [pc, #64]	; (18d8 <RAMECC_Handler+0x70>)
    1896:	4798      	blx	r3
    1898:	4603      	mov	r3, r0
    189a:	4618      	mov	r0, r3
    189c:	47a0      	blx	r4
    189e:	e012      	b.n	18c6 <RAMECC_Handler+0x5e>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    18a0:	683b      	ldr	r3, [r7, #0]
    18a2:	f003 0301 	and.w	r3, r3, #1
    18a6:	2b00      	cmp	r3, #0
    18a8:	d00c      	beq.n	18c4 <RAMECC_Handler+0x5c>
    18aa:	687b      	ldr	r3, [r7, #4]
    18ac:	685b      	ldr	r3, [r3, #4]
    18ae:	2b00      	cmp	r3, #0
    18b0:	d008      	beq.n	18c4 <RAMECC_Handler+0x5c>
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    18b2:	687b      	ldr	r3, [r7, #4]
    18b4:	685c      	ldr	r4, [r3, #4]
    18b6:	4806      	ldr	r0, [pc, #24]	; (18d0 <RAMECC_Handler+0x68>)
    18b8:	4b07      	ldr	r3, [pc, #28]	; (18d8 <RAMECC_Handler+0x70>)
    18ba:	4798      	blx	r3
    18bc:	4603      	mov	r3, r0
    18be:	4618      	mov	r0, r3
    18c0:	47a0      	blx	r4
    18c2:	e000      	b.n	18c6 <RAMECC_Handler+0x5e>
	} else {
		return;
    18c4:	bf00      	nop
	}
}
    18c6:	370c      	adds	r7, #12
    18c8:	46bd      	mov	sp, r7
    18ca:	bd90      	pop	{r4, r7, pc}
    18cc:	2000014c 	.word	0x2000014c
    18d0:	41020000 	.word	0x41020000
    18d4:	00001835 	.word	0x00001835
    18d8:	0000184f 	.word	0x0000184f

000018dc <hri_sercomusart_wait_for_sync>:
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    18dc:	b480      	push	{r7}
    18de:	b083      	sub	sp, #12
    18e0:	af00      	add	r7, sp, #0
    18e2:	6078      	str	r0, [r7, #4]
    18e4:	6039      	str	r1, [r7, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    18e6:	bf00      	nop
    18e8:	687b      	ldr	r3, [r7, #4]
    18ea:	69da      	ldr	r2, [r3, #28]
    18ec:	683b      	ldr	r3, [r7, #0]
    18ee:	4013      	ands	r3, r2
    18f0:	2b00      	cmp	r3, #0
    18f2:	d1f9      	bne.n	18e8 <hri_sercomusart_wait_for_sync+0xc>
	};
}
    18f4:	bf00      	nop
    18f6:	370c      	adds	r7, #12
    18f8:	46bd      	mov	sp, r7
    18fa:	f85d 7b04 	ldr.w	r7, [sp], #4
    18fe:	4770      	bx	lr

00001900 <hri_sercomusart_is_syncing>:

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
    1900:	b480      	push	{r7}
    1902:	b083      	sub	sp, #12
    1904:	af00      	add	r7, sp, #0
    1906:	6078      	str	r0, [r7, #4]
    1908:	6039      	str	r1, [r7, #0]
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    190a:	687b      	ldr	r3, [r7, #4]
    190c:	69da      	ldr	r2, [r3, #28]
    190e:	683b      	ldr	r3, [r7, #0]
    1910:	4013      	ands	r3, r2
    1912:	2b00      	cmp	r3, #0
    1914:	bf14      	ite	ne
    1916:	2301      	movne	r3, #1
    1918:	2300      	moveq	r3, #0
    191a:	b2db      	uxtb	r3, r3
}
    191c:	4618      	mov	r0, r3
    191e:	370c      	adds	r7, #12
    1920:	46bd      	mov	sp, r7
    1922:	f85d 7b04 	ldr.w	r7, [sp], #4
    1926:	4770      	bx	lr

00001928 <hri_sercomusart_get_interrupt_DRE_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
    1928:	b480      	push	{r7}
    192a:	b083      	sub	sp, #12
    192c:	af00      	add	r7, sp, #0
    192e:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    1930:	687b      	ldr	r3, [r7, #4]
    1932:	7e1b      	ldrb	r3, [r3, #24]
    1934:	b2db      	uxtb	r3, r3
    1936:	f003 0301 	and.w	r3, r3, #1
    193a:	2b00      	cmp	r3, #0
    193c:	bf14      	ite	ne
    193e:	2301      	movne	r3, #1
    1940:	2300      	moveq	r3, #0
    1942:	b2db      	uxtb	r3, r3
}
    1944:	4618      	mov	r0, r3
    1946:	370c      	adds	r7, #12
    1948:	46bd      	mov	sp, r7
    194a:	f85d 7b04 	ldr.w	r7, [sp], #4
    194e:	4770      	bx	lr

00001950 <hri_sercomusart_get_interrupt_TXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
}

static inline bool hri_sercomusart_get_interrupt_TXC_bit(const void *const hw)
{
    1950:	b480      	push	{r7}
    1952:	b083      	sub	sp, #12
    1954:	af00      	add	r7, sp, #0
    1956:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    1958:	687b      	ldr	r3, [r7, #4]
    195a:	7e1b      	ldrb	r3, [r3, #24]
    195c:	b2db      	uxtb	r3, r3
    195e:	085b      	lsrs	r3, r3, #1
    1960:	f003 0301 	and.w	r3, r3, #1
    1964:	2b00      	cmp	r3, #0
    1966:	bf14      	ite	ne
    1968:	2301      	movne	r3, #1
    196a:	2300      	moveq	r3, #0
    196c:	b2db      	uxtb	r3, r3
}
    196e:	4618      	mov	r0, r3
    1970:	370c      	adds	r7, #12
    1972:	46bd      	mov	sp, r7
    1974:	f85d 7b04 	ldr.w	r7, [sp], #4
    1978:	4770      	bx	lr

0000197a <hri_sercomusart_get_interrupt_RXC_bit>:
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
}

static inline bool hri_sercomusart_get_interrupt_RXC_bit(const void *const hw)
{
    197a:	b480      	push	{r7}
    197c:	b083      	sub	sp, #12
    197e:	af00      	add	r7, sp, #0
    1980:	6078      	str	r0, [r7, #4]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    1982:	687b      	ldr	r3, [r7, #4]
    1984:	7e1b      	ldrb	r3, [r3, #24]
    1986:	b2db      	uxtb	r3, r3
    1988:	089b      	lsrs	r3, r3, #2
    198a:	f003 0301 	and.w	r3, r3, #1
    198e:	2b00      	cmp	r3, #0
    1990:	bf14      	ite	ne
    1992:	2301      	movne	r3, #1
    1994:	2300      	moveq	r3, #0
    1996:	b2db      	uxtb	r3, r3
}
    1998:	4618      	mov	r0, r3
    199a:	370c      	adds	r7, #12
    199c:	46bd      	mov	sp, r7
    199e:	f85d 7b04 	ldr.w	r7, [sp], #4
    19a2:	4770      	bx	lr

000019a4 <hri_sercomusart_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & SERCOM_USART_CTRLA_SWRST) >> SERCOM_USART_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_sercomusart_set_CTRLA_ENABLE_bit(const void *const hw)
{
    19a4:	b580      	push	{r7, lr}
    19a6:	b082      	sub	sp, #8
    19a8:	af00      	add	r7, sp, #0
    19aa:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    19ac:	687b      	ldr	r3, [r7, #4]
    19ae:	681b      	ldr	r3, [r3, #0]
    19b0:	f043 0202 	orr.w	r2, r3, #2
    19b4:	687b      	ldr	r3, [r7, #4]
    19b6:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    19b8:	2103      	movs	r1, #3
    19ba:	6878      	ldr	r0, [r7, #4]
    19bc:	4b02      	ldr	r3, [pc, #8]	; (19c8 <hri_sercomusart_set_CTRLA_ENABLE_bit+0x24>)
    19be:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    19c0:	bf00      	nop
    19c2:	3708      	adds	r7, #8
    19c4:	46bd      	mov	sp, r7
    19c6:	bd80      	pop	{r7, pc}
    19c8:	000018dd 	.word	0x000018dd

000019cc <hri_sercomusart_clear_CTRLA_ENABLE_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline void hri_sercomusart_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    19cc:	b580      	push	{r7, lr}
    19ce:	b082      	sub	sp, #8
    19d0:	af00      	add	r7, sp, #0
    19d2:	6078      	str	r0, [r7, #4]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    19d4:	687b      	ldr	r3, [r7, #4]
    19d6:	681b      	ldr	r3, [r3, #0]
    19d8:	f023 0202 	bic.w	r2, r3, #2
    19dc:	687b      	ldr	r3, [r7, #4]
    19de:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    19e0:	2103      	movs	r1, #3
    19e2:	6878      	ldr	r0, [r7, #4]
    19e4:	4b02      	ldr	r3, [pc, #8]	; (19f0 <hri_sercomusart_clear_CTRLA_ENABLE_bit+0x24>)
    19e6:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    19e8:	bf00      	nop
    19ea:	3708      	adds	r7, #8
    19ec:	46bd      	mov	sp, r7
    19ee:	bd80      	pop	{r7, pc}
    19f0:	000018dd 	.word	0x000018dd

000019f4 <hri_sercomusart_get_CTRLA_reg>:
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
    19f4:	b580      	push	{r7, lr}
    19f6:	b084      	sub	sp, #16
    19f8:	af00      	add	r7, sp, #0
    19fa:	6078      	str	r0, [r7, #4]
    19fc:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    19fe:	2103      	movs	r1, #3
    1a00:	6878      	ldr	r0, [r7, #4]
    1a02:	4b07      	ldr	r3, [pc, #28]	; (1a20 <hri_sercomusart_get_CTRLA_reg+0x2c>)
    1a04:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    1a06:	687b      	ldr	r3, [r7, #4]
    1a08:	681b      	ldr	r3, [r3, #0]
    1a0a:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    1a0c:	68fa      	ldr	r2, [r7, #12]
    1a0e:	683b      	ldr	r3, [r7, #0]
    1a10:	4013      	ands	r3, r2
    1a12:	60fb      	str	r3, [r7, #12]
	return tmp;
    1a14:	68fb      	ldr	r3, [r7, #12]
}
    1a16:	4618      	mov	r0, r3
    1a18:	3710      	adds	r7, #16
    1a1a:	46bd      	mov	sp, r7
    1a1c:	bd80      	pop	{r7, pc}
    1a1e:	bf00      	nop
    1a20:	000018dd 	.word	0x000018dd

00001a24 <hri_sercomusart_write_CTRLA_reg>:

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
    1a24:	b580      	push	{r7, lr}
    1a26:	b082      	sub	sp, #8
    1a28:	af00      	add	r7, sp, #0
    1a2a:	6078      	str	r0, [r7, #4]
    1a2c:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1a2e:	687b      	ldr	r3, [r7, #4]
    1a30:	683a      	ldr	r2, [r7, #0]
    1a32:	601a      	str	r2, [r3, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
    1a34:	2103      	movs	r1, #3
    1a36:	6878      	ldr	r0, [r7, #4]
    1a38:	4b02      	ldr	r3, [pc, #8]	; (1a44 <hri_sercomusart_write_CTRLA_reg+0x20>)
    1a3a:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1a3c:	bf00      	nop
    1a3e:	3708      	adds	r7, #8
    1a40:	46bd      	mov	sp, r7
    1a42:	bd80      	pop	{r7, pc}
    1a44:	000018dd 	.word	0x000018dd

00001a48 <hri_sercomusart_write_CTRLB_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
    1a48:	b580      	push	{r7, lr}
    1a4a:	b082      	sub	sp, #8
    1a4c:	af00      	add	r7, sp, #0
    1a4e:	6078      	str	r0, [r7, #4]
    1a50:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    1a52:	687b      	ldr	r3, [r7, #4]
    1a54:	683a      	ldr	r2, [r7, #0]
    1a56:	605a      	str	r2, [r3, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
    1a58:	211f      	movs	r1, #31
    1a5a:	6878      	ldr	r0, [r7, #4]
    1a5c:	4b02      	ldr	r3, [pc, #8]	; (1a68 <hri_sercomusart_write_CTRLB_reg+0x20>)
    1a5e:	4798      	blx	r3
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1a60:	bf00      	nop
    1a62:	3708      	adds	r7, #8
    1a64:	46bd      	mov	sp, r7
    1a66:	bd80      	pop	{r7, pc}
    1a68:	000018dd 	.word	0x000018dd

00001a6c <hri_sercomusart_write_CTRLC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
    1a6c:	b480      	push	{r7}
    1a6e:	b083      	sub	sp, #12
    1a70:	af00      	add	r7, sp, #0
    1a72:	6078      	str	r0, [r7, #4]
    1a74:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    1a76:	687b      	ldr	r3, [r7, #4]
    1a78:	683a      	ldr	r2, [r7, #0]
    1a7a:	609a      	str	r2, [r3, #8]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1a7c:	bf00      	nop
    1a7e:	370c      	adds	r7, #12
    1a80:	46bd      	mov	sp, r7
    1a82:	f85d 7b04 	ldr.w	r7, [sp], #4
    1a86:	4770      	bx	lr

00001a88 <hri_sercomusart_write_BAUD_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
    1a88:	b480      	push	{r7}
    1a8a:	b083      	sub	sp, #12
    1a8c:	af00      	add	r7, sp, #0
    1a8e:	6078      	str	r0, [r7, #4]
    1a90:	460b      	mov	r3, r1
    1a92:	807b      	strh	r3, [r7, #2]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    1a94:	687b      	ldr	r3, [r7, #4]
    1a96:	887a      	ldrh	r2, [r7, #2]
    1a98:	819a      	strh	r2, [r3, #12]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1a9a:	bf00      	nop
    1a9c:	370c      	adds	r7, #12
    1a9e:	46bd      	mov	sp, r7
    1aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
    1aa4:	4770      	bx	lr

00001aa6 <hri_sercomusart_write_RXPL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
    1aa6:	b480      	push	{r7}
    1aa8:	b083      	sub	sp, #12
    1aaa:	af00      	add	r7, sp, #0
    1aac:	6078      	str	r0, [r7, #4]
    1aae:	460b      	mov	r3, r1
    1ab0:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    1ab2:	687b      	ldr	r3, [r7, #4]
    1ab4:	78fa      	ldrb	r2, [r7, #3]
    1ab6:	739a      	strb	r2, [r3, #14]
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1ab8:	bf00      	nop
    1aba:	370c      	adds	r7, #12
    1abc:	46bd      	mov	sp, r7
    1abe:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ac2:	4770      	bx	lr

00001ac4 <hri_sercomusart_write_DATA_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DATA_reg(const void *const hw, hri_sercomusart_data_reg_t data)
{
    1ac4:	b480      	push	{r7}
    1ac6:	b083      	sub	sp, #12
    1ac8:	af00      	add	r7, sp, #0
    1aca:	6078      	str	r0, [r7, #4]
    1acc:	6039      	str	r1, [r7, #0]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DATA.reg = data;
    1ace:	687b      	ldr	r3, [r7, #4]
    1ad0:	683a      	ldr	r2, [r7, #0]
    1ad2:	629a      	str	r2, [r3, #40]	; 0x28
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1ad4:	bf00      	nop
    1ad6:	370c      	adds	r7, #12
    1ad8:	46bd      	mov	sp, r7
    1ada:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ade:	4770      	bx	lr

00001ae0 <hri_sercomusart_read_DATA_reg>:
	((Sercom *)hw)->USART.DATA.reg ^= mask;
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_data_reg_t hri_sercomusart_read_DATA_reg(const void *const hw)
{
    1ae0:	b480      	push	{r7}
    1ae2:	b083      	sub	sp, #12
    1ae4:	af00      	add	r7, sp, #0
    1ae6:	6078      	str	r0, [r7, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    1ae8:	687b      	ldr	r3, [r7, #4]
    1aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
    1aec:	4618      	mov	r0, r3
    1aee:	370c      	adds	r7, #12
    1af0:	46bd      	mov	sp, r7
    1af2:	f85d 7b04 	ldr.w	r7, [sp], #4
    1af6:	4770      	bx	lr

00001af8 <hri_sercomusart_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
    1af8:	b480      	push	{r7}
    1afa:	b083      	sub	sp, #12
    1afc:	af00      	add	r7, sp, #0
    1afe:	6078      	str	r0, [r7, #4]
    1b00:	460b      	mov	r3, r1
    1b02:	70fb      	strb	r3, [r7, #3]
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    1b04:	687b      	ldr	r3, [r7, #4]
    1b06:	78fa      	ldrb	r2, [r7, #3]
    1b08:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	SERCOM_CRITICAL_SECTION_LEAVE();
}
    1b0c:	bf00      	nop
    1b0e:	370c      	adds	r7, #12
    1b10:	46bd      	mov	sp, r7
    1b12:	f85d 7b04 	ldr.w	r7, [sp], #4
    1b16:	4770      	bx	lr

00001b18 <_usart_sync_init>:

/**
 * \brief Initialize synchronous SERCOM USART
 */
int32_t _usart_sync_init(struct _usart_sync_device *const device, void *const hw)
{
    1b18:	b580      	push	{r7, lr}
    1b1a:	b082      	sub	sp, #8
    1b1c:	af00      	add	r7, sp, #0
    1b1e:	6078      	str	r0, [r7, #4]
    1b20:	6039      	str	r1, [r7, #0]
	ASSERT(device);
    1b22:	687b      	ldr	r3, [r7, #4]
    1b24:	2b00      	cmp	r3, #0
    1b26:	bf14      	ite	ne
    1b28:	2301      	movne	r3, #1
    1b2a:	2300      	moveq	r3, #0
    1b2c:	b2db      	uxtb	r3, r3
    1b2e:	22bb      	movs	r2, #187	; 0xbb
    1b30:	4907      	ldr	r1, [pc, #28]	; (1b50 <_usart_sync_init+0x38>)
    1b32:	4618      	mov	r0, r3
    1b34:	4b07      	ldr	r3, [pc, #28]	; (1b54 <_usart_sync_init+0x3c>)
    1b36:	4798      	blx	r3

	device->hw = hw;
    1b38:	687b      	ldr	r3, [r7, #4]
    1b3a:	683a      	ldr	r2, [r7, #0]
    1b3c:	601a      	str	r2, [r3, #0]

	return _usart_init(hw);
    1b3e:	6838      	ldr	r0, [r7, #0]
    1b40:	4b05      	ldr	r3, [pc, #20]	; (1b58 <_usart_sync_init+0x40>)
    1b42:	4798      	blx	r3
    1b44:	4603      	mov	r3, r0
}
    1b46:	4618      	mov	r0, r3
    1b48:	3708      	adds	r7, #8
    1b4a:	46bd      	mov	sp, r7
    1b4c:	bd80      	pop	{r7, pc}
    1b4e:	bf00      	nop
    1b50:	00003490 	.word	0x00003490
    1b54:	000013f5 	.word	0x000013f5
    1b58:	00001ce9 	.word	0x00001ce9

00001b5c <_usart_sync_enable>:

/**
 * \brief Enable SERCOM module
 */
void _usart_sync_enable(struct _usart_sync_device *const device)
{
    1b5c:	b580      	push	{r7, lr}
    1b5e:	b082      	sub	sp, #8
    1b60:	af00      	add	r7, sp, #0
    1b62:	6078      	str	r0, [r7, #4]
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    1b64:	687b      	ldr	r3, [r7, #4]
    1b66:	681b      	ldr	r3, [r3, #0]
    1b68:	4618      	mov	r0, r3
    1b6a:	4b03      	ldr	r3, [pc, #12]	; (1b78 <_usart_sync_enable+0x1c>)
    1b6c:	4798      	blx	r3
}
    1b6e:	bf00      	nop
    1b70:	3708      	adds	r7, #8
    1b72:	46bd      	mov	sp, r7
    1b74:	bd80      	pop	{r7, pc}
    1b76:	bf00      	nop
    1b78:	000019a5 	.word	0x000019a5

00001b7c <_usart_sync_write_byte>:

/**
 * \brief Write a byte to the given SERCOM USART instance
 */
void _usart_sync_write_byte(struct _usart_sync_device *const device, uint8_t data)
{
    1b7c:	b580      	push	{r7, lr}
    1b7e:	b082      	sub	sp, #8
    1b80:	af00      	add	r7, sp, #0
    1b82:	6078      	str	r0, [r7, #4]
    1b84:	460b      	mov	r3, r1
    1b86:	70fb      	strb	r3, [r7, #3]
	hri_sercomusart_write_DATA_reg(device->hw, data);
    1b88:	687b      	ldr	r3, [r7, #4]
    1b8a:	681b      	ldr	r3, [r3, #0]
    1b8c:	78fa      	ldrb	r2, [r7, #3]
    1b8e:	4611      	mov	r1, r2
    1b90:	4618      	mov	r0, r3
    1b92:	4b03      	ldr	r3, [pc, #12]	; (1ba0 <_usart_sync_write_byte+0x24>)
    1b94:	4798      	blx	r3
}
    1b96:	bf00      	nop
    1b98:	3708      	adds	r7, #8
    1b9a:	46bd      	mov	sp, r7
    1b9c:	bd80      	pop	{r7, pc}
    1b9e:	bf00      	nop
    1ba0:	00001ac5 	.word	0x00001ac5

00001ba4 <_usart_sync_read_byte>:

/**
 * \brief Read a byte from the given SERCOM USART instance
 */
uint8_t _usart_sync_read_byte(const struct _usart_sync_device *const device)
{
    1ba4:	b580      	push	{r7, lr}
    1ba6:	b082      	sub	sp, #8
    1ba8:	af00      	add	r7, sp, #0
    1baa:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_read_DATA_reg(device->hw);
    1bac:	687b      	ldr	r3, [r7, #4]
    1bae:	681b      	ldr	r3, [r3, #0]
    1bb0:	4618      	mov	r0, r3
    1bb2:	4b04      	ldr	r3, [pc, #16]	; (1bc4 <_usart_sync_read_byte+0x20>)
    1bb4:	4798      	blx	r3
    1bb6:	4603      	mov	r3, r0
    1bb8:	b2db      	uxtb	r3, r3
}
    1bba:	4618      	mov	r0, r3
    1bbc:	3708      	adds	r7, #8
    1bbe:	46bd      	mov	sp, r7
    1bc0:	bd80      	pop	{r7, pc}
    1bc2:	bf00      	nop
    1bc4:	00001ae1 	.word	0x00001ae1

00001bc8 <_usart_sync_is_ready_to_send>:

/**
 * \brief Check if USART is ready to send next byte
 */
bool _usart_sync_is_ready_to_send(const struct _usart_sync_device *const device)
{
    1bc8:	b580      	push	{r7, lr}
    1bca:	b082      	sub	sp, #8
    1bcc:	af00      	add	r7, sp, #0
    1bce:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    1bd0:	687b      	ldr	r3, [r7, #4]
    1bd2:	681b      	ldr	r3, [r3, #0]
    1bd4:	4618      	mov	r0, r3
    1bd6:	4b03      	ldr	r3, [pc, #12]	; (1be4 <_usart_sync_is_ready_to_send+0x1c>)
    1bd8:	4798      	blx	r3
    1bda:	4603      	mov	r3, r0
}
    1bdc:	4618      	mov	r0, r3
    1bde:	3708      	adds	r7, #8
    1be0:	46bd      	mov	sp, r7
    1be2:	bd80      	pop	{r7, pc}
    1be4:	00001929 	.word	0x00001929

00001be8 <_usart_sync_is_transmit_done>:

/**
 * \brief Check if USART transmission complete
 */
bool _usart_sync_is_transmit_done(const struct _usart_sync_device *const device)
{
    1be8:	b580      	push	{r7, lr}
    1bea:	b082      	sub	sp, #8
    1bec:	af00      	add	r7, sp, #0
    1bee:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    1bf0:	687b      	ldr	r3, [r7, #4]
    1bf2:	681b      	ldr	r3, [r3, #0]
    1bf4:	4618      	mov	r0, r3
    1bf6:	4b03      	ldr	r3, [pc, #12]	; (1c04 <_usart_sync_is_transmit_done+0x1c>)
    1bf8:	4798      	blx	r3
    1bfa:	4603      	mov	r3, r0
}
    1bfc:	4618      	mov	r0, r3
    1bfe:	3708      	adds	r7, #8
    1c00:	46bd      	mov	sp, r7
    1c02:	bd80      	pop	{r7, pc}
    1c04:	00001951 	.word	0x00001951

00001c08 <_usart_sync_is_byte_received>:

/**
 * \brief Check if there is data received by USART
 */
bool _usart_sync_is_byte_received(const struct _usart_sync_device *const device)
{
    1c08:	b580      	push	{r7, lr}
    1c0a:	b082      	sub	sp, #8
    1c0c:	af00      	add	r7, sp, #0
    1c0e:	6078      	str	r0, [r7, #4]
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    1c10:	687b      	ldr	r3, [r7, #4]
    1c12:	681b      	ldr	r3, [r3, #0]
    1c14:	4618      	mov	r0, r3
    1c16:	4b03      	ldr	r3, [pc, #12]	; (1c24 <_usart_sync_is_byte_received+0x1c>)
    1c18:	4798      	blx	r3
    1c1a:	4603      	mov	r3, r0
}
    1c1c:	4618      	mov	r0, r3
    1c1e:	3708      	adds	r7, #8
    1c20:	46bd      	mov	sp, r7
    1c22:	bd80      	pop	{r7, pc}
    1c24:	0000197b 	.word	0x0000197b

00001c28 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    1c28:	b4b0      	push	{r4, r5, r7}
    1c2a:	b08d      	sub	sp, #52	; 0x34
    1c2c:	af00      	add	r7, sp, #0
    1c2e:	6078      	str	r0, [r7, #4]
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    1c30:	4b13      	ldr	r3, [pc, #76]	; (1c80 <_sercom_get_hardware_index+0x58>)
    1c32:	f107 040c 	add.w	r4, r7, #12
    1c36:	461d      	mov	r5, r3
    1c38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    1c3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    1c3c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    1c40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c44:	2300      	movs	r3, #0
    1c46:	62fb      	str	r3, [r7, #44]	; 0x2c
    1c48:	e010      	b.n	1c6c <_sercom_get_hardware_index+0x44>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    1c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1c4c:	009b      	lsls	r3, r3, #2
    1c4e:	f107 0230 	add.w	r2, r7, #48	; 0x30
    1c52:	4413      	add	r3, r2
    1c54:	f853 3c24 	ldr.w	r3, [r3, #-36]
    1c58:	461a      	mov	r2, r3
    1c5a:	687b      	ldr	r3, [r7, #4]
    1c5c:	429a      	cmp	r2, r3
    1c5e:	d102      	bne.n	1c66 <_sercom_get_hardware_index+0x3e>
			return i;
    1c60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1c62:	b2db      	uxtb	r3, r3
    1c64:	e006      	b.n	1c74 <_sercom_get_hardware_index+0x4c>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1c68:	3301      	adds	r3, #1
    1c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
    1c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1c6e:	2b07      	cmp	r3, #7
    1c70:	d9eb      	bls.n	1c4a <_sercom_get_hardware_index+0x22>
		}
	}
	return 0;
    1c72:	2300      	movs	r3, #0
}
    1c74:	4618      	mov	r0, r3
    1c76:	3734      	adds	r7, #52	; 0x34
    1c78:	46bd      	mov	sp, r7
    1c7a:	bcb0      	pop	{r4, r5, r7}
    1c7c:	4770      	bx	lr
    1c7e:	bf00      	nop
    1c80:	000034ac 	.word	0x000034ac

00001c84 <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
    1c84:	b580      	push	{r7, lr}
    1c86:	b084      	sub	sp, #16
    1c88:	af00      	add	r7, sp, #0
    1c8a:	6078      	str	r0, [r7, #4]
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    1c8c:	6878      	ldr	r0, [r7, #4]
    1c8e:	4b12      	ldr	r3, [pc, #72]	; (1cd8 <_get_sercom_index+0x54>)
    1c90:	4798      	blx	r3
    1c92:	4603      	mov	r3, r0
    1c94:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    1c96:	2300      	movs	r3, #0
    1c98:	73fb      	strb	r3, [r7, #15]
    1c9a:	e00f      	b.n	1cbc <_get_sercom_index+0x38>
		if (_usarts[i].number == sercom_offset) {
    1c9c:	7bfa      	ldrb	r2, [r7, #15]
    1c9e:	490f      	ldr	r1, [pc, #60]	; (1cdc <_get_sercom_index+0x58>)
    1ca0:	4613      	mov	r3, r2
    1ca2:	005b      	lsls	r3, r3, #1
    1ca4:	4413      	add	r3, r2
    1ca6:	00db      	lsls	r3, r3, #3
    1ca8:	440b      	add	r3, r1
    1caa:	781b      	ldrb	r3, [r3, #0]
    1cac:	7bba      	ldrb	r2, [r7, #14]
    1cae:	429a      	cmp	r2, r3
    1cb0:	d101      	bne.n	1cb6 <_get_sercom_index+0x32>
			return i;
    1cb2:	7bfb      	ldrb	r3, [r7, #15]
    1cb4:	e00c      	b.n	1cd0 <_get_sercom_index+0x4c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    1cb6:	7bfb      	ldrb	r3, [r7, #15]
    1cb8:	3301      	adds	r3, #1
    1cba:	73fb      	strb	r3, [r7, #15]
    1cbc:	7bfb      	ldrb	r3, [r7, #15]
    1cbe:	2b00      	cmp	r3, #0
    1cc0:	d0ec      	beq.n	1c9c <_get_sercom_index+0x18>
		}
	}

	ASSERT(false);
    1cc2:	f240 2247 	movw	r2, #583	; 0x247
    1cc6:	4906      	ldr	r1, [pc, #24]	; (1ce0 <_get_sercom_index+0x5c>)
    1cc8:	2000      	movs	r0, #0
    1cca:	4b06      	ldr	r3, [pc, #24]	; (1ce4 <_get_sercom_index+0x60>)
    1ccc:	4798      	blx	r3
	return 0;
    1cce:	2300      	movs	r3, #0
}
    1cd0:	4618      	mov	r0, r3
    1cd2:	3710      	adds	r7, #16
    1cd4:	46bd      	mov	sp, r7
    1cd6:	bd80      	pop	{r7, pc}
    1cd8:	00001c29 	.word	0x00001c29
    1cdc:	20000000 	.word	0x20000000
    1ce0:	00003490 	.word	0x00003490
    1ce4:	000013f5 	.word	0x000013f5

00001ce8 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
    1ce8:	b580      	push	{r7, lr}
    1cea:	b084      	sub	sp, #16
    1cec:	af00      	add	r7, sp, #0
    1cee:	6078      	str	r0, [r7, #4]
	uint8_t i = _get_sercom_index(hw);
    1cf0:	6878      	ldr	r0, [r7, #4]
    1cf2:	4b61      	ldr	r3, [pc, #388]	; (1e78 <_usart_init+0x190>)
    1cf4:	4798      	blx	r3
    1cf6:	4603      	mov	r3, r0
    1cf8:	73fb      	strb	r3, [r7, #15]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    1cfa:	2101      	movs	r1, #1
    1cfc:	6878      	ldr	r0, [r7, #4]
    1cfe:	4b5f      	ldr	r3, [pc, #380]	; (1e7c <_usart_init+0x194>)
    1d00:	4798      	blx	r3
    1d02:	4603      	mov	r3, r0
    1d04:	f083 0301 	eor.w	r3, r3, #1
    1d08:	b2db      	uxtb	r3, r3
    1d0a:	2b00      	cmp	r3, #0
    1d0c:	d020      	beq.n	1d50 <_usart_init+0x68>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    1d0e:	7bfa      	ldrb	r2, [r7, #15]
    1d10:	495b      	ldr	r1, [pc, #364]	; (1e80 <_usart_init+0x198>)
    1d12:	4613      	mov	r3, r2
    1d14:	005b      	lsls	r3, r3, #1
    1d16:	4413      	add	r3, r2
    1d18:	00db      	lsls	r3, r3, #3
    1d1a:	440b      	add	r3, r1
    1d1c:	3304      	adds	r3, #4
    1d1e:	681b      	ldr	r3, [r3, #0]
    1d20:	f003 031c 	and.w	r3, r3, #28
    1d24:	60bb      	str	r3, [r7, #8]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    1d26:	2102      	movs	r1, #2
    1d28:	6878      	ldr	r0, [r7, #4]
    1d2a:	4b56      	ldr	r3, [pc, #344]	; (1e84 <_usart_init+0x19c>)
    1d2c:	4798      	blx	r3
    1d2e:	4603      	mov	r3, r0
    1d30:	2b00      	cmp	r3, #0
    1d32:	d006      	beq.n	1d42 <_usart_init+0x5a>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
    1d34:	6878      	ldr	r0, [r7, #4]
    1d36:	4b54      	ldr	r3, [pc, #336]	; (1e88 <_usart_init+0x1a0>)
    1d38:	4798      	blx	r3
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
    1d3a:	2102      	movs	r1, #2
    1d3c:	6878      	ldr	r0, [r7, #4]
    1d3e:	4b53      	ldr	r3, [pc, #332]	; (1e8c <_usart_init+0x1a4>)
    1d40:	4798      	blx	r3
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    1d42:	68bb      	ldr	r3, [r7, #8]
    1d44:	f043 0301 	orr.w	r3, r3, #1
    1d48:	4619      	mov	r1, r3
    1d4a:	6878      	ldr	r0, [r7, #4]
    1d4c:	4b50      	ldr	r3, [pc, #320]	; (1e90 <_usart_init+0x1a8>)
    1d4e:	4798      	blx	r3
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
    1d50:	2101      	movs	r1, #1
    1d52:	6878      	ldr	r0, [r7, #4]
    1d54:	4b4d      	ldr	r3, [pc, #308]	; (1e8c <_usart_init+0x1a4>)
    1d56:	4798      	blx	r3

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    1d58:	7bfa      	ldrb	r2, [r7, #15]
    1d5a:	4949      	ldr	r1, [pc, #292]	; (1e80 <_usart_init+0x198>)
    1d5c:	4613      	mov	r3, r2
    1d5e:	005b      	lsls	r3, r3, #1
    1d60:	4413      	add	r3, r2
    1d62:	00db      	lsls	r3, r3, #3
    1d64:	440b      	add	r3, r1
    1d66:	3304      	adds	r3, #4
    1d68:	681b      	ldr	r3, [r3, #0]
    1d6a:	4619      	mov	r1, r3
    1d6c:	6878      	ldr	r0, [r7, #4]
    1d6e:	4b48      	ldr	r3, [pc, #288]	; (1e90 <_usart_init+0x1a8>)
    1d70:	4798      	blx	r3
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    1d72:	7bfa      	ldrb	r2, [r7, #15]
    1d74:	4942      	ldr	r1, [pc, #264]	; (1e80 <_usart_init+0x198>)
    1d76:	4613      	mov	r3, r2
    1d78:	005b      	lsls	r3, r3, #1
    1d7a:	4413      	add	r3, r2
    1d7c:	00db      	lsls	r3, r3, #3
    1d7e:	440b      	add	r3, r1
    1d80:	3308      	adds	r3, #8
    1d82:	681b      	ldr	r3, [r3, #0]
    1d84:	4619      	mov	r1, r3
    1d86:	6878      	ldr	r0, [r7, #4]
    1d88:	4b42      	ldr	r3, [pc, #264]	; (1e94 <_usart_init+0x1ac>)
    1d8a:	4798      	blx	r3
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    1d8c:	7bfa      	ldrb	r2, [r7, #15]
    1d8e:	493c      	ldr	r1, [pc, #240]	; (1e80 <_usart_init+0x198>)
    1d90:	4613      	mov	r3, r2
    1d92:	005b      	lsls	r3, r3, #1
    1d94:	4413      	add	r3, r2
    1d96:	00db      	lsls	r3, r3, #3
    1d98:	440b      	add	r3, r1
    1d9a:	330c      	adds	r3, #12
    1d9c:	681b      	ldr	r3, [r3, #0]
    1d9e:	4619      	mov	r1, r3
    1da0:	6878      	ldr	r0, [r7, #4]
    1da2:	4b3d      	ldr	r3, [pc, #244]	; (1e98 <_usart_init+0x1b0>)
    1da4:	4798      	blx	r3
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    1da6:	7bfa      	ldrb	r2, [r7, #15]
    1da8:	4935      	ldr	r1, [pc, #212]	; (1e80 <_usart_init+0x198>)
    1daa:	4613      	mov	r3, r2
    1dac:	005b      	lsls	r3, r3, #1
    1dae:	4413      	add	r3, r2
    1db0:	00db      	lsls	r3, r3, #3
    1db2:	440b      	add	r3, r1
    1db4:	3304      	adds	r3, #4
    1db6:	681b      	ldr	r3, [r3, #0]
    1db8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    1dbc:	2b00      	cmp	r3, #0
    1dbe:	d10c      	bne.n	1dda <_usart_init+0xf2>
    1dc0:	7bfa      	ldrb	r2, [r7, #15]
    1dc2:	492f      	ldr	r1, [pc, #188]	; (1e80 <_usart_init+0x198>)
    1dc4:	4613      	mov	r3, r2
    1dc6:	005b      	lsls	r3, r3, #1
    1dc8:	4413      	add	r3, r2
    1dca:	00db      	lsls	r3, r3, #3
    1dcc:	440b      	add	r3, r1
    1dce:	3304      	adds	r3, #4
    1dd0:	681b      	ldr	r3, [r3, #0]
    1dd2:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
    1dd6:	2b00      	cmp	r3, #0
    1dd8:	d022      	beq.n	1e20 <_usart_init+0x138>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    1dda:	7bfa      	ldrb	r2, [r7, #15]
    1ddc:	4928      	ldr	r1, [pc, #160]	; (1e80 <_usart_init+0x198>)
    1dde:	4613      	mov	r3, r2
    1de0:	005b      	lsls	r3, r3, #1
    1de2:	4413      	add	r3, r2
    1de4:	00db      	lsls	r3, r3, #3
    1de6:	440b      	add	r3, r1
    1de8:	3310      	adds	r3, #16
    1dea:	881b      	ldrh	r3, [r3, #0]
    1dec:	f3c3 030c 	ubfx	r3, r3, #0, #13
    1df0:	b299      	uxth	r1, r3
    1df2:	687a      	ldr	r2, [r7, #4]
    1df4:	8993      	ldrh	r3, [r2, #12]
    1df6:	f361 030c 	bfi	r3, r1, #0, #13
    1dfa:	8193      	strh	r3, [r2, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    1dfc:	7bfa      	ldrb	r2, [r7, #15]
    1dfe:	4920      	ldr	r1, [pc, #128]	; (1e80 <_usart_init+0x198>)
    1e00:	4613      	mov	r3, r2
    1e02:	005b      	lsls	r3, r3, #1
    1e04:	4413      	add	r3, r2
    1e06:	00db      	lsls	r3, r3, #3
    1e08:	440b      	add	r3, r1
    1e0a:	3312      	adds	r3, #18
    1e0c:	781b      	ldrb	r3, [r3, #0]
    1e0e:	f003 0307 	and.w	r3, r3, #7
    1e12:	b2d9      	uxtb	r1, r3
    1e14:	687a      	ldr	r2, [r7, #4]
    1e16:	8993      	ldrh	r3, [r2, #12]
    1e18:	f361 334f 	bfi	r3, r1, #13, #3
    1e1c:	8193      	strh	r3, [r2, #12]
    1e1e:	e00c      	b.n	1e3a <_usart_init+0x152>
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    1e20:	7bfa      	ldrb	r2, [r7, #15]
    1e22:	4917      	ldr	r1, [pc, #92]	; (1e80 <_usart_init+0x198>)
    1e24:	4613      	mov	r3, r2
    1e26:	005b      	lsls	r3, r3, #1
    1e28:	4413      	add	r3, r2
    1e2a:	00db      	lsls	r3, r3, #3
    1e2c:	440b      	add	r3, r1
    1e2e:	3310      	adds	r3, #16
    1e30:	881b      	ldrh	r3, [r3, #0]
    1e32:	4619      	mov	r1, r3
    1e34:	6878      	ldr	r0, [r7, #4]
    1e36:	4b19      	ldr	r3, [pc, #100]	; (1e9c <_usart_init+0x1b4>)
    1e38:	4798      	blx	r3
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    1e3a:	7bfa      	ldrb	r2, [r7, #15]
    1e3c:	4910      	ldr	r1, [pc, #64]	; (1e80 <_usart_init+0x198>)
    1e3e:	4613      	mov	r3, r2
    1e40:	005b      	lsls	r3, r3, #1
    1e42:	4413      	add	r3, r2
    1e44:	00db      	lsls	r3, r3, #3
    1e46:	440b      	add	r3, r1
    1e48:	3313      	adds	r3, #19
    1e4a:	781b      	ldrb	r3, [r3, #0]
    1e4c:	4619      	mov	r1, r3
    1e4e:	6878      	ldr	r0, [r7, #4]
    1e50:	4b13      	ldr	r3, [pc, #76]	; (1ea0 <_usart_init+0x1b8>)
    1e52:	4798      	blx	r3
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    1e54:	7bfa      	ldrb	r2, [r7, #15]
    1e56:	490a      	ldr	r1, [pc, #40]	; (1e80 <_usart_init+0x198>)
    1e58:	4613      	mov	r3, r2
    1e5a:	005b      	lsls	r3, r3, #1
    1e5c:	4413      	add	r3, r2
    1e5e:	00db      	lsls	r3, r3, #3
    1e60:	440b      	add	r3, r1
    1e62:	3314      	adds	r3, #20
    1e64:	781b      	ldrb	r3, [r3, #0]
    1e66:	4619      	mov	r1, r3
    1e68:	6878      	ldr	r0, [r7, #4]
    1e6a:	4b0e      	ldr	r3, [pc, #56]	; (1ea4 <_usart_init+0x1bc>)
    1e6c:	4798      	blx	r3

	return ERR_NONE;
    1e6e:	2300      	movs	r3, #0
}
    1e70:	4618      	mov	r0, r3
    1e72:	3710      	adds	r7, #16
    1e74:	46bd      	mov	sp, r7
    1e76:	bd80      	pop	{r7, pc}
    1e78:	00001c85 	.word	0x00001c85
    1e7c:	00001901 	.word	0x00001901
    1e80:	20000000 	.word	0x20000000
    1e84:	000019f5 	.word	0x000019f5
    1e88:	000019cd 	.word	0x000019cd
    1e8c:	000018dd 	.word	0x000018dd
    1e90:	00001a25 	.word	0x00001a25
    1e94:	00001a49 	.word	0x00001a49
    1e98:	00001a6d 	.word	0x00001a6d
    1e9c:	00001a89 	.word	0x00001a89
    1ea0:	00001aa7 	.word	0x00001aa7
    1ea4:	00001af9 	.word	0x00001af9

00001ea8 <_system_time_init>:

/**
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
    1ea8:	b480      	push	{r7}
    1eaa:	b083      	sub	sp, #12
    1eac:	af00      	add	r7, sp, #0
    1eae:	6078      	str	r0, [r7, #4]
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    1eb0:	4b06      	ldr	r3, [pc, #24]	; (1ecc <_system_time_init+0x24>)
    1eb2:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    1eb6:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    1eb8:	4b04      	ldr	r3, [pc, #16]	; (1ecc <_system_time_init+0x24>)
    1eba:	2205      	movs	r2, #5
    1ebc:	601a      	str	r2, [r3, #0]
	                | (1 << SysTick_CTRL_CLKSOURCE_Pos);
}
    1ebe:	bf00      	nop
    1ec0:	370c      	adds	r7, #12
    1ec2:	46bd      	mov	sp, r7
    1ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
    1ec8:	4770      	bx	lr
    1eca:	bf00      	nop
    1ecc:	e000e010 	.word	0xe000e010

00001ed0 <_delay_init>:
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    1ed0:	b580      	push	{r7, lr}
    1ed2:	b082      	sub	sp, #8
    1ed4:	af00      	add	r7, sp, #0
    1ed6:	6078      	str	r0, [r7, #4]
	_system_time_init(hw);
    1ed8:	6878      	ldr	r0, [r7, #4]
    1eda:	4b03      	ldr	r3, [pc, #12]	; (1ee8 <_delay_init+0x18>)
    1edc:	4798      	blx	r3
}
    1ede:	bf00      	nop
    1ee0:	3708      	adds	r7, #8
    1ee2:	46bd      	mov	sp, r7
    1ee4:	bd80      	pop	{r7, pc}
    1ee6:	bf00      	nop
    1ee8:	00001ea9 	.word	0x00001ea9

00001eec <hri_tcc_wait_for_sync>:
typedef uint32_t hri_tcc_wexctrl_reg_t;
typedef uint8_t  hri_tcc_ctrlbset_reg_t;
typedef uint8_t  hri_tcc_dbgctrl_reg_t;

static inline void hri_tcc_wait_for_sync(const void *const hw, hri_tcc_syncbusy_reg_t reg)
{
    1eec:	b480      	push	{r7}
    1eee:	b083      	sub	sp, #12
    1ef0:	af00      	add	r7, sp, #0
    1ef2:	6078      	str	r0, [r7, #4]
    1ef4:	6039      	str	r1, [r7, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    1ef6:	bf00      	nop
    1ef8:	687b      	ldr	r3, [r7, #4]
    1efa:	689a      	ldr	r2, [r3, #8]
    1efc:	683b      	ldr	r3, [r7, #0]
    1efe:	4013      	ands	r3, r2
    1f00:	2b00      	cmp	r3, #0
    1f02:	d1f9      	bne.n	1ef8 <hri_tcc_wait_for_sync+0xc>
	};
}
    1f04:	bf00      	nop
    1f06:	370c      	adds	r7, #12
    1f08:	46bd      	mov	sp, r7
    1f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f0e:	4770      	bx	lr

00001f10 <hri_tcc_is_syncing>:

static inline bool hri_tcc_is_syncing(const void *const hw, hri_tcc_syncbusy_reg_t reg)
{
    1f10:	b480      	push	{r7}
    1f12:	b083      	sub	sp, #12
    1f14:	af00      	add	r7, sp, #0
    1f16:	6078      	str	r0, [r7, #4]
    1f18:	6039      	str	r1, [r7, #0]
	return ((Tcc *)hw)->SYNCBUSY.reg & reg;
    1f1a:	687b      	ldr	r3, [r7, #4]
    1f1c:	689a      	ldr	r2, [r3, #8]
    1f1e:	683b      	ldr	r3, [r7, #0]
    1f20:	4013      	ands	r3, r2
    1f22:	2b00      	cmp	r3, #0
    1f24:	bf14      	ite	ne
    1f26:	2301      	movne	r3, #1
    1f28:	2300      	moveq	r3, #0
    1f2a:	b2db      	uxtb	r3, r3
}
    1f2c:	4618      	mov	r0, r3
    1f2e:	370c      	adds	r7, #12
    1f30:	46bd      	mov	sp, r7
    1f32:	f85d 7b04 	ldr.w	r7, [sp], #4
    1f36:	4770      	bx	lr

00001f38 <hri_tcc_write_CTRLA_ENABLE_bit>:
	tmp = (tmp & TCC_CTRLA_ENABLE) >> TCC_CTRLA_ENABLE_Pos;
	return (bool)tmp;
}

static inline void hri_tcc_write_CTRLA_ENABLE_bit(const void *const hw, bool value)
{
    1f38:	b580      	push	{r7, lr}
    1f3a:	b084      	sub	sp, #16
    1f3c:	af00      	add	r7, sp, #0
    1f3e:	6078      	str	r0, [r7, #4]
    1f40:	460b      	mov	r3, r1
    1f42:	70fb      	strb	r3, [r7, #3]
	uint32_t tmp;
	TCC_CRITICAL_SECTION_ENTER();
	tmp = ((Tcc *)hw)->CTRLA.reg;
    1f44:	687b      	ldr	r3, [r7, #4]
    1f46:	681b      	ldr	r3, [r3, #0]
    1f48:	60fb      	str	r3, [r7, #12]
	tmp &= ~TCC_CTRLA_ENABLE;
    1f4a:	68fb      	ldr	r3, [r7, #12]
    1f4c:	f023 0302 	bic.w	r3, r3, #2
    1f50:	60fb      	str	r3, [r7, #12]
	tmp |= value << TCC_CTRLA_ENABLE_Pos;
    1f52:	78fb      	ldrb	r3, [r7, #3]
    1f54:	005b      	lsls	r3, r3, #1
    1f56:	461a      	mov	r2, r3
    1f58:	68fb      	ldr	r3, [r7, #12]
    1f5a:	4313      	orrs	r3, r2
    1f5c:	60fb      	str	r3, [r7, #12]
	((Tcc *)hw)->CTRLA.reg = tmp;
    1f5e:	687b      	ldr	r3, [r7, #4]
    1f60:	68fa      	ldr	r2, [r7, #12]
    1f62:	601a      	str	r2, [r3, #0]
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
    1f64:	2103      	movs	r1, #3
    1f66:	6878      	ldr	r0, [r7, #4]
    1f68:	4b02      	ldr	r3, [pc, #8]	; (1f74 <hri_tcc_write_CTRLA_ENABLE_bit+0x3c>)
    1f6a:	4798      	blx	r3
	TCC_CRITICAL_SECTION_LEAVE();
}
    1f6c:	bf00      	nop
    1f6e:	3710      	adds	r7, #16
    1f70:	46bd      	mov	sp, r7
    1f72:	bd80      	pop	{r7, pc}
    1f74:	00001eed 	.word	0x00001eed

00001f78 <hri_tcc_clear_CTRLA_ENABLE_bit>:

static inline void hri_tcc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    1f78:	b580      	push	{r7, lr}
    1f7a:	b082      	sub	sp, #8
    1f7c:	af00      	add	r7, sp, #0
    1f7e:	6078      	str	r0, [r7, #4]
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    1f80:	687b      	ldr	r3, [r7, #4]
    1f82:	681b      	ldr	r3, [r3, #0]
    1f84:	f023 0202 	bic.w	r2, r3, #2
    1f88:	687b      	ldr	r3, [r7, #4]
    1f8a:	601a      	str	r2, [r3, #0]
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
    1f8c:	2103      	movs	r1, #3
    1f8e:	6878      	ldr	r0, [r7, #4]
    1f90:	4b02      	ldr	r3, [pc, #8]	; (1f9c <hri_tcc_clear_CTRLA_ENABLE_bit+0x24>)
    1f92:	4798      	blx	r3
	TCC_CRITICAL_SECTION_LEAVE();
}
    1f94:	bf00      	nop
    1f96:	3708      	adds	r7, #8
    1f98:	46bd      	mov	sp, r7
    1f9a:	bd80      	pop	{r7, pc}
    1f9c:	00001eed 	.word	0x00001eed

00001fa0 <hri_tcc_get_CTRLA_reg>:
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
	TCC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tcc_ctrla_reg_t hri_tcc_get_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t mask)
{
    1fa0:	b580      	push	{r7, lr}
    1fa2:	b084      	sub	sp, #16
    1fa4:	af00      	add	r7, sp, #0
    1fa6:	6078      	str	r0, [r7, #4]
    1fa8:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
    1faa:	2103      	movs	r1, #3
    1fac:	6878      	ldr	r0, [r7, #4]
    1fae:	4b07      	ldr	r3, [pc, #28]	; (1fcc <hri_tcc_get_CTRLA_reg+0x2c>)
    1fb0:	4798      	blx	r3
	tmp = ((Tcc *)hw)->CTRLA.reg;
    1fb2:	687b      	ldr	r3, [r7, #4]
    1fb4:	681b      	ldr	r3, [r3, #0]
    1fb6:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    1fb8:	68fa      	ldr	r2, [r7, #12]
    1fba:	683b      	ldr	r3, [r7, #0]
    1fbc:	4013      	ands	r3, r2
    1fbe:	60fb      	str	r3, [r7, #12]
	return tmp;
    1fc0:	68fb      	ldr	r3, [r7, #12]
}
    1fc2:	4618      	mov	r0, r3
    1fc4:	3710      	adds	r7, #16
    1fc6:	46bd      	mov	sp, r7
    1fc8:	bd80      	pop	{r7, pc}
    1fca:	bf00      	nop
    1fcc:	00001eed 	.word	0x00001eed

00001fd0 <hri_tcc_write_CTRLA_reg>:

static inline void hri_tcc_write_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t data)
{
    1fd0:	b580      	push	{r7, lr}
    1fd2:	b082      	sub	sp, #8
    1fd4:	af00      	add	r7, sp, #0
    1fd6:	6078      	str	r0, [r7, #4]
    1fd8:	6039      	str	r1, [r7, #0]
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CTRLA.reg = data;
    1fda:	687b      	ldr	r3, [r7, #4]
    1fdc:	683a      	ldr	r2, [r7, #0]
    1fde:	601a      	str	r2, [r3, #0]
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
    1fe0:	2103      	movs	r1, #3
    1fe2:	6878      	ldr	r0, [r7, #4]
    1fe4:	4b02      	ldr	r3, [pc, #8]	; (1ff0 <hri_tcc_write_CTRLA_reg+0x20>)
    1fe6:	4798      	blx	r3
	TCC_CRITICAL_SECTION_LEAVE();
}
    1fe8:	bf00      	nop
    1fea:	3708      	adds	r7, #8
    1fec:	46bd      	mov	sp, r7
    1fee:	bd80      	pop	{r7, pc}
    1ff0:	00001eed 	.word	0x00001eed

00001ff4 <hri_tcc_write_WAVE_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tcc_write_WAVE_reg(const void *const hw, hri_tcc_wave_reg_t data)
{
    1ff4:	b580      	push	{r7, lr}
    1ff6:	b082      	sub	sp, #8
    1ff8:	af00      	add	r7, sp, #0
    1ffa:	6078      	str	r0, [r7, #4]
    1ffc:	6039      	str	r1, [r7, #0]
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->WAVE.reg = data;
    1ffe:	687b      	ldr	r3, [r7, #4]
    2000:	683a      	ldr	r2, [r7, #0]
    2002:	63da      	str	r2, [r3, #60]	; 0x3c
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_MASK);
    2004:	f643 71ff 	movw	r1, #16383	; 0x3fff
    2008:	6878      	ldr	r0, [r7, #4]
    200a:	4b03      	ldr	r3, [pc, #12]	; (2018 <hri_tcc_write_WAVE_reg+0x24>)
    200c:	4798      	blx	r3
	TCC_CRITICAL_SECTION_LEAVE();
}
    200e:	bf00      	nop
    2010:	3708      	adds	r7, #8
    2012:	46bd      	mov	sp, r7
    2014:	bd80      	pop	{r7, pc}
    2016:	bf00      	nop
    2018:	00001eed 	.word	0x00001eed

0000201c <PWM_0_init>:

/**
 * \brief Initialize TCC interface
 */
int8_t PWM_0_init()
{
    201c:	b580      	push	{r7, lr}
    201e:	af00      	add	r7, sp, #0

	if (!hri_tcc_is_syncing(TCC0, TCC_SYNCBUSY_SWRST)) {
    2020:	2101      	movs	r1, #1
    2022:	4817      	ldr	r0, [pc, #92]	; (2080 <PWM_0_init+0x64>)
    2024:	4b17      	ldr	r3, [pc, #92]	; (2084 <PWM_0_init+0x68>)
    2026:	4798      	blx	r3
    2028:	4603      	mov	r3, r0
    202a:	f083 0301 	eor.w	r3, r3, #1
    202e:	b2db      	uxtb	r3, r3
    2030:	2b00      	cmp	r3, #0
    2032:	d011      	beq.n	2058 <PWM_0_init+0x3c>
		if (hri_tcc_get_CTRLA_reg(TCC0, TCC_CTRLA_ENABLE)) {
    2034:	2102      	movs	r1, #2
    2036:	4812      	ldr	r0, [pc, #72]	; (2080 <PWM_0_init+0x64>)
    2038:	4b13      	ldr	r3, [pc, #76]	; (2088 <PWM_0_init+0x6c>)
    203a:	4798      	blx	r3
    203c:	4603      	mov	r3, r0
    203e:	2b00      	cmp	r3, #0
    2040:	d006      	beq.n	2050 <PWM_0_init+0x34>
			hri_tcc_clear_CTRLA_ENABLE_bit(TCC0);
    2042:	480f      	ldr	r0, [pc, #60]	; (2080 <PWM_0_init+0x64>)
    2044:	4b11      	ldr	r3, [pc, #68]	; (208c <PWM_0_init+0x70>)
    2046:	4798      	blx	r3
			hri_tcc_wait_for_sync(TCC0, TCC_SYNCBUSY_ENABLE);
    2048:	2102      	movs	r1, #2
    204a:	480d      	ldr	r0, [pc, #52]	; (2080 <PWM_0_init+0x64>)
    204c:	4b10      	ldr	r3, [pc, #64]	; (2090 <PWM_0_init+0x74>)
    204e:	4798      	blx	r3
		}
		hri_tcc_write_CTRLA_reg(TCC0, TCC_CTRLA_SWRST);
    2050:	2101      	movs	r1, #1
    2052:	480b      	ldr	r0, [pc, #44]	; (2080 <PWM_0_init+0x64>)
    2054:	4b0f      	ldr	r3, [pc, #60]	; (2094 <PWM_0_init+0x78>)
    2056:	4798      	blx	r3
	}
	hri_tcc_wait_for_sync(TCC0, TCC_SYNCBUSY_SWRST);
    2058:	2101      	movs	r1, #1
    205a:	4809      	ldr	r0, [pc, #36]	; (2080 <PWM_0_init+0x64>)
    205c:	4b0c      	ldr	r3, [pc, #48]	; (2090 <PWM_0_init+0x74>)
    205e:	4798      	blx	r3

	hri_tcc_write_CTRLA_reg(TCC0,
    2060:	f44f 61e0 	mov.w	r1, #1792	; 0x700
    2064:	4806      	ldr	r0, [pc, #24]	; (2080 <PWM_0_init+0x64>)
    2066:	4b0b      	ldr	r3, [pc, #44]	; (2094 <PWM_0_init+0x78>)
    2068:	4798      	blx	r3
	//		 | 0 << TCC_WEXCTRL_DTIEN2_Pos /* Dead-time Insertion Generator 2 Enable: 0 */
	//		 | 0 << TCC_WEXCTRL_DTIEN1_Pos /* Dead-time Insertion Generator 1 Enable: 0 */
	//		 | 0 << TCC_WEXCTRL_DTIEN0_Pos /* Dead-time Insertion Generator 0 Enable: 0 */
	//		 | 0x0); /* Output Matrix: 0x0 */

	hri_tcc_write_WAVE_reg(TCC0,
    206a:	2102      	movs	r1, #2
    206c:	4804      	ldr	r0, [pc, #16]	; (2080 <PWM_0_init+0x64>)
    206e:	4b0a      	ldr	r3, [pc, #40]	; (2098 <PWM_0_init+0x7c>)
    2070:	4798      	blx	r3
	//		 | 0 << TCC_INTENSET_ERR_Pos /* Error Interrupt Enable: disabled */
	//		 | 0 << TCC_INTENSET_CNT_Pos /* Counter Interrupt Enable: disabled */
	//		 | 0 << TCC_INTENSET_TRG_Pos /* Retrigger Interrupt Enable: disabled */
	//		 | 0 << TCC_INTENSET_OVF_Pos); /* Overflow Interrupt enable: disabled */

	hri_tcc_write_CTRLA_ENABLE_bit(TCC0, 1 << TCC_CTRLA_ENABLE_Pos); /* Enable: enabled */
    2072:	2101      	movs	r1, #1
    2074:	4802      	ldr	r0, [pc, #8]	; (2080 <PWM_0_init+0x64>)
    2076:	4b09      	ldr	r3, [pc, #36]	; (209c <PWM_0_init+0x80>)
    2078:	4798      	blx	r3

	return 0;
    207a:	2300      	movs	r3, #0
}
    207c:	4618      	mov	r0, r3
    207e:	bd80      	pop	{r7, pc}
    2080:	41016000 	.word	0x41016000
    2084:	00001f11 	.word	0x00001f11
    2088:	00001fa1 	.word	0x00001fa1
    208c:	00001f79 	.word	0x00001f79
    2090:	00001eed 	.word	0x00001eed
    2094:	00001fd1 	.word	0x00001fd1
    2098:	00001ff5 	.word	0x00001ff5
    209c:	00001f39 	.word	0x00001f39

000020a0 <__NVIC_EnableIRQ>:
{
    20a0:	b480      	push	{r7}
    20a2:	b083      	sub	sp, #12
    20a4:	af00      	add	r7, sp, #0
    20a6:	4603      	mov	r3, r0
    20a8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    20aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    20ae:	2b00      	cmp	r3, #0
    20b0:	db0b      	blt.n	20ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    20b2:	4909      	ldr	r1, [pc, #36]	; (20d8 <__NVIC_EnableIRQ+0x38>)
    20b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    20b8:	095b      	lsrs	r3, r3, #5
    20ba:	88fa      	ldrh	r2, [r7, #6]
    20bc:	f002 021f 	and.w	r2, r2, #31
    20c0:	2001      	movs	r0, #1
    20c2:	fa00 f202 	lsl.w	r2, r0, r2
    20c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    20ca:	bf00      	nop
    20cc:	370c      	adds	r7, #12
    20ce:	46bd      	mov	sp, r7
    20d0:	f85d 7b04 	ldr.w	r7, [sp], #4
    20d4:	4770      	bx	lr
    20d6:	bf00      	nop
    20d8:	e000e100 	.word	0xe000e100

000020dc <__NVIC_DisableIRQ>:
{
    20dc:	b480      	push	{r7}
    20de:	b083      	sub	sp, #12
    20e0:	af00      	add	r7, sp, #0
    20e2:	4603      	mov	r3, r0
    20e4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    20e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    20ea:	2b00      	cmp	r3, #0
    20ec:	db10      	blt.n	2110 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    20ee:	490b      	ldr	r1, [pc, #44]	; (211c <__NVIC_DisableIRQ+0x40>)
    20f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    20f4:	095b      	lsrs	r3, r3, #5
    20f6:	88fa      	ldrh	r2, [r7, #6]
    20f8:	f002 021f 	and.w	r2, r2, #31
    20fc:	2001      	movs	r0, #1
    20fe:	fa00 f202 	lsl.w	r2, r0, r2
    2102:	3320      	adds	r3, #32
    2104:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2108:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    210c:	f3bf 8f6f 	isb	sy
}
    2110:	bf00      	nop
    2112:	370c      	adds	r7, #12
    2114:	46bd      	mov	sp, r7
    2116:	f85d 7b04 	ldr.w	r7, [sp], #4
    211a:	4770      	bx	lr
    211c:	e000e100 	.word	0xe000e100

00002120 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2120:	b480      	push	{r7}
    2122:	b083      	sub	sp, #12
    2124:	af00      	add	r7, sp, #0
    2126:	4603      	mov	r3, r0
    2128:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
    212a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    212e:	2b00      	cmp	r3, #0
    2130:	db0c      	blt.n	214c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2132:	4909      	ldr	r1, [pc, #36]	; (2158 <__NVIC_ClearPendingIRQ+0x38>)
    2134:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    2138:	095b      	lsrs	r3, r3, #5
    213a:	88fa      	ldrh	r2, [r7, #6]
    213c:	f002 021f 	and.w	r2, r2, #31
    2140:	2001      	movs	r0, #1
    2142:	fa00 f202 	lsl.w	r2, r0, r2
    2146:	3360      	adds	r3, #96	; 0x60
    2148:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    214c:	bf00      	nop
    214e:	370c      	adds	r7, #12
    2150:	46bd      	mov	sp, r7
    2152:	f85d 7b04 	ldr.w	r7, [sp], #4
    2156:	4770      	bx	lr
    2158:	e000e100 	.word	0xe000e100

0000215c <hri_tc_wait_for_sync>:
typedef uint8_t  hri_tccount8_count_reg_t;
typedef uint8_t  hri_tccount8_per_reg_t;
typedef uint8_t  hri_tccount8_perbuf_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    215c:	b480      	push	{r7}
    215e:	b083      	sub	sp, #12
    2160:	af00      	add	r7, sp, #0
    2162:	6078      	str	r0, [r7, #4]
    2164:	6039      	str	r1, [r7, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2166:	bf00      	nop
    2168:	687b      	ldr	r3, [r7, #4]
    216a:	691a      	ldr	r2, [r3, #16]
    216c:	683b      	ldr	r3, [r7, #0]
    216e:	4013      	ands	r3, r2
    2170:	2b00      	cmp	r3, #0
    2172:	d1f9      	bne.n	2168 <hri_tc_wait_for_sync+0xc>
	};
}
    2174:	bf00      	nop
    2176:	370c      	adds	r7, #12
    2178:	46bd      	mov	sp, r7
    217a:	f85d 7b04 	ldr.w	r7, [sp], #4
    217e:	4770      	bx	lr

00002180 <hri_tc_is_syncing>:

static inline bool hri_tc_is_syncing(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
    2180:	b480      	push	{r7}
    2182:	b083      	sub	sp, #12
    2184:	af00      	add	r7, sp, #0
    2186:	6078      	str	r0, [r7, #4]
    2188:	6039      	str	r1, [r7, #0]
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    218a:	687b      	ldr	r3, [r7, #4]
    218c:	691a      	ldr	r2, [r3, #16]
    218e:	683b      	ldr	r3, [r7, #0]
    2190:	4013      	ands	r3, r2
    2192:	2b00      	cmp	r3, #0
    2194:	bf14      	ite	ne
    2196:	2301      	movne	r3, #1
    2198:	2300      	moveq	r3, #0
    219a:	b2db      	uxtb	r3, r3
}
    219c:	4618      	mov	r0, r3
    219e:	370c      	adds	r7, #12
    21a0:	46bd      	mov	sp, r7
    21a2:	f85d 7b04 	ldr.w	r7, [sp], #4
    21a6:	4770      	bx	lr

000021a8 <hri_tc_get_interrupt_OVF_bit>:
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
    21a8:	b480      	push	{r7}
    21aa:	b083      	sub	sp, #12
    21ac:	af00      	add	r7, sp, #0
    21ae:	6078      	str	r0, [r7, #4]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    21b0:	687b      	ldr	r3, [r7, #4]
    21b2:	7a9b      	ldrb	r3, [r3, #10]
    21b4:	b2db      	uxtb	r3, r3
    21b6:	f003 0301 	and.w	r3, r3, #1
    21ba:	2b00      	cmp	r3, #0
    21bc:	bf14      	ite	ne
    21be:	2301      	movne	r3, #1
    21c0:	2300      	moveq	r3, #0
    21c2:	b2db      	uxtb	r3, r3
}
    21c4:	4618      	mov	r0, r3
    21c6:	370c      	adds	r7, #12
    21c8:	46bd      	mov	sp, r7
    21ca:	f85d 7b04 	ldr.w	r7, [sp], #4
    21ce:	4770      	bx	lr

000021d0 <hri_tc_clear_interrupt_OVF_bit>:

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
    21d0:	b480      	push	{r7}
    21d2:	b083      	sub	sp, #12
    21d4:	af00      	add	r7, sp, #0
    21d6:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    21d8:	687b      	ldr	r3, [r7, #4]
    21da:	2201      	movs	r2, #1
    21dc:	729a      	strb	r2, [r3, #10]
}
    21de:	bf00      	nop
    21e0:	370c      	adds	r7, #12
    21e2:	46bd      	mov	sp, r7
    21e4:	f85d 7b04 	ldr.w	r7, [sp], #4
    21e8:	4770      	bx	lr

000021ea <hri_tc_set_INTEN_OVF_bit>:
{
	((Tc *)hw)->COUNT16.CTRLBCLR.reg = mask;
}

static inline void hri_tc_set_INTEN_OVF_bit(const void *const hw)
{
    21ea:	b480      	push	{r7}
    21ec:	b083      	sub	sp, #12
    21ee:	af00      	add	r7, sp, #0
    21f0:	6078      	str	r0, [r7, #4]
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    21f2:	687b      	ldr	r3, [r7, #4]
    21f4:	2201      	movs	r2, #1
    21f6:	725a      	strb	r2, [r3, #9]
}
    21f8:	bf00      	nop
    21fa:	370c      	adds	r7, #12
    21fc:	46bd      	mov	sp, r7
    21fe:	f85d 7b04 	ldr.w	r7, [sp], #4
    2202:	4770      	bx	lr

00002204 <hri_tc_set_CTRLA_ENABLE_bit>:
	tmp = (tmp & TC_CTRLA_SWRST) >> TC_CTRLA_SWRST_Pos;
	return (bool)tmp;
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
    2204:	b580      	push	{r7, lr}
    2206:	b082      	sub	sp, #8
    2208:	af00      	add	r7, sp, #0
    220a:	6078      	str	r0, [r7, #4]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    220c:	687b      	ldr	r3, [r7, #4]
    220e:	681b      	ldr	r3, [r3, #0]
    2210:	f043 0202 	orr.w	r2, r3, #2
    2214:	687b      	ldr	r3, [r7, #4]
    2216:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    2218:	2103      	movs	r1, #3
    221a:	6878      	ldr	r0, [r7, #4]
    221c:	4b02      	ldr	r3, [pc, #8]	; (2228 <hri_tc_set_CTRLA_ENABLE_bit+0x24>)
    221e:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    2220:	bf00      	nop
    2222:	3708      	adds	r7, #8
    2224:	46bd      	mov	sp, r7
    2226:	bd80      	pop	{r7, pc}
    2228:	0000215d 	.word	0x0000215d

0000222c <hri_tc_get_CTRLA_ENABLE_bit>:

static inline bool hri_tc_get_CTRLA_ENABLE_bit(const void *const hw)
{
    222c:	b580      	push	{r7, lr}
    222e:	b084      	sub	sp, #16
    2230:	af00      	add	r7, sp, #0
    2232:	6078      	str	r0, [r7, #4]
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    2234:	2103      	movs	r1, #3
    2236:	6878      	ldr	r0, [r7, #4]
    2238:	4b09      	ldr	r3, [pc, #36]	; (2260 <hri_tc_get_CTRLA_ENABLE_bit+0x34>)
    223a:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    223c:	687b      	ldr	r3, [r7, #4]
    223e:	681b      	ldr	r3, [r3, #0]
    2240:	60fb      	str	r3, [r7, #12]
	tmp = (tmp & TC_CTRLA_ENABLE) >> TC_CTRLA_ENABLE_Pos;
    2242:	68fb      	ldr	r3, [r7, #12]
    2244:	085b      	lsrs	r3, r3, #1
    2246:	f003 0301 	and.w	r3, r3, #1
    224a:	60fb      	str	r3, [r7, #12]
	return (bool)tmp;
    224c:	68fb      	ldr	r3, [r7, #12]
    224e:	2b00      	cmp	r3, #0
    2250:	bf14      	ite	ne
    2252:	2301      	movne	r3, #1
    2254:	2300      	moveq	r3, #0
    2256:	b2db      	uxtb	r3, r3
}
    2258:	4618      	mov	r0, r3
    225a:	3710      	adds	r7, #16
    225c:	46bd      	mov	sp, r7
    225e:	bd80      	pop	{r7, pc}
    2260:	0000215d 	.word	0x0000215d

00002264 <hri_tc_clear_CTRLA_ENABLE_bit>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
    2264:	b580      	push	{r7, lr}
    2266:	b082      	sub	sp, #8
    2268:	af00      	add	r7, sp, #0
    226a:	6078      	str	r0, [r7, #4]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    226c:	687b      	ldr	r3, [r7, #4]
    226e:	681b      	ldr	r3, [r3, #0]
    2270:	f023 0202 	bic.w	r2, r3, #2
    2274:	687b      	ldr	r3, [r7, #4]
    2276:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    2278:	2103      	movs	r1, #3
    227a:	6878      	ldr	r0, [r7, #4]
    227c:	4b02      	ldr	r3, [pc, #8]	; (2288 <hri_tc_clear_CTRLA_ENABLE_bit+0x24>)
    227e:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    2280:	bf00      	nop
    2282:	3708      	adds	r7, #8
    2284:	46bd      	mov	sp, r7
    2286:	bd80      	pop	{r7, pc}
    2288:	0000215d 	.word	0x0000215d

0000228c <hri_tc_get_CTRLA_reg>:
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
    228c:	b580      	push	{r7, lr}
    228e:	b084      	sub	sp, #16
    2290:	af00      	add	r7, sp, #0
    2292:	6078      	str	r0, [r7, #4]
    2294:	6039      	str	r1, [r7, #0]
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    2296:	2103      	movs	r1, #3
    2298:	6878      	ldr	r0, [r7, #4]
    229a:	4b07      	ldr	r3, [pc, #28]	; (22b8 <hri_tc_get_CTRLA_reg+0x2c>)
    229c:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    229e:	687b      	ldr	r3, [r7, #4]
    22a0:	681b      	ldr	r3, [r3, #0]
    22a2:	60fb      	str	r3, [r7, #12]
	tmp &= mask;
    22a4:	68fa      	ldr	r2, [r7, #12]
    22a6:	683b      	ldr	r3, [r7, #0]
    22a8:	4013      	ands	r3, r2
    22aa:	60fb      	str	r3, [r7, #12]
	return tmp;
    22ac:	68fb      	ldr	r3, [r7, #12]
}
    22ae:	4618      	mov	r0, r3
    22b0:	3710      	adds	r7, #16
    22b2:	46bd      	mov	sp, r7
    22b4:	bd80      	pop	{r7, pc}
    22b6:	bf00      	nop
    22b8:	0000215d 	.word	0x0000215d

000022bc <hri_tc_write_CTRLA_reg>:

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
    22bc:	b580      	push	{r7, lr}
    22be:	b082      	sub	sp, #8
    22c0:	af00      	add	r7, sp, #0
    22c2:	6078      	str	r0, [r7, #4]
    22c4:	6039      	str	r1, [r7, #0]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    22c6:	687b      	ldr	r3, [r7, #4]
    22c8:	683a      	ldr	r2, [r7, #0]
    22ca:	601a      	str	r2, [r3, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
    22cc:	2103      	movs	r1, #3
    22ce:	6878      	ldr	r0, [r7, #4]
    22d0:	4b02      	ldr	r3, [pc, #8]	; (22dc <hri_tc_write_CTRLA_reg+0x20>)
    22d2:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    22d4:	bf00      	nop
    22d6:	3708      	adds	r7, #8
    22d8:	46bd      	mov	sp, r7
    22da:	bd80      	pop	{r7, pc}
    22dc:	0000215d 	.word	0x0000215d

000022e0 <hri_tc_write_EVCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_EVCTRL_reg(const void *const hw, hri_tc_evctrl_reg_t data)
{
    22e0:	b480      	push	{r7}
    22e2:	b083      	sub	sp, #12
    22e4:	af00      	add	r7, sp, #0
    22e6:	6078      	str	r0, [r7, #4]
    22e8:	460b      	mov	r3, r1
    22ea:	807b      	strh	r3, [r7, #2]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    22ec:	687b      	ldr	r3, [r7, #4]
    22ee:	887a      	ldrh	r2, [r7, #2]
    22f0:	80da      	strh	r2, [r3, #6]
	TC_CRITICAL_SECTION_LEAVE();
}
    22f2:	bf00      	nop
    22f4:	370c      	adds	r7, #12
    22f6:	46bd      	mov	sp, r7
    22f8:	f85d 7b04 	ldr.w	r7, [sp], #4
    22fc:	4770      	bx	lr

000022fe <hri_tc_write_WAVE_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_WAVE_reg(const void *const hw, hri_tc_wave_reg_t data)
{
    22fe:	b480      	push	{r7}
    2300:	b083      	sub	sp, #12
    2302:	af00      	add	r7, sp, #0
    2304:	6078      	str	r0, [r7, #4]
    2306:	460b      	mov	r3, r1
    2308:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    230a:	687b      	ldr	r3, [r7, #4]
    230c:	78fa      	ldrb	r2, [r7, #3]
    230e:	731a      	strb	r2, [r3, #12]
	TC_CRITICAL_SECTION_LEAVE();
}
    2310:	bf00      	nop
    2312:	370c      	adds	r7, #12
    2314:	46bd      	mov	sp, r7
    2316:	f85d 7b04 	ldr.w	r7, [sp], #4
    231a:	4770      	bx	lr

0000231c <hri_tc_write_DBGCTRL_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
    231c:	b480      	push	{r7}
    231e:	b083      	sub	sp, #12
    2320:	af00      	add	r7, sp, #0
    2322:	6078      	str	r0, [r7, #4]
    2324:	460b      	mov	r3, r1
    2326:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    2328:	687b      	ldr	r3, [r7, #4]
    232a:	78fa      	ldrb	r2, [r7, #3]
    232c:	73da      	strb	r2, [r3, #15]
	TC_CRITICAL_SECTION_LEAVE();
}
    232e:	bf00      	nop
    2330:	370c      	adds	r7, #12
    2332:	46bd      	mov	sp, r7
    2334:	f85d 7b04 	ldr.w	r7, [sp], #4
    2338:	4770      	bx	lr
	...

0000233c <hri_tccount8_write_PER_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount8_write_PER_reg(const void *const hw, hri_tccount8_per_reg_t data)
{
    233c:	b580      	push	{r7, lr}
    233e:	b082      	sub	sp, #8
    2340:	af00      	add	r7, sp, #0
    2342:	6078      	str	r0, [r7, #4]
    2344:	460b      	mov	r3, r1
    2346:	70fb      	strb	r3, [r7, #3]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.PER.reg = data;
    2348:	687b      	ldr	r3, [r7, #4]
    234a:	78fa      	ldrb	r2, [r7, #3]
    234c:	76da      	strb	r2, [r3, #27]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
    234e:	2120      	movs	r1, #32
    2350:	6878      	ldr	r0, [r7, #4]
    2352:	4b03      	ldr	r3, [pc, #12]	; (2360 <hri_tccount8_write_PER_reg+0x24>)
    2354:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    2356:	bf00      	nop
    2358:	3708      	adds	r7, #8
    235a:	46bd      	mov	sp, r7
    235c:	bd80      	pop	{r7, pc}
    235e:	bf00      	nop
    2360:	0000215d 	.word	0x0000215d

00002364 <hri_tccount8_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tccount8_cc_reg_t data)
{
    2364:	b580      	push	{r7, lr}
    2366:	b082      	sub	sp, #8
    2368:	af00      	add	r7, sp, #0
    236a:	6078      	str	r0, [r7, #4]
    236c:	460b      	mov	r3, r1
    236e:	70fb      	strb	r3, [r7, #3]
    2370:	4613      	mov	r3, r2
    2372:	70bb      	strb	r3, [r7, #2]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    2374:	78fb      	ldrb	r3, [r7, #3]
    2376:	687a      	ldr	r2, [r7, #4]
    2378:	4413      	add	r3, r2
    237a:	78ba      	ldrb	r2, [r7, #2]
    237c:	771a      	strb	r2, [r3, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    237e:	21c0      	movs	r1, #192	; 0xc0
    2380:	6878      	ldr	r0, [r7, #4]
    2382:	4b03      	ldr	r3, [pc, #12]	; (2390 <hri_tccount8_write_CC_reg+0x2c>)
    2384:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    2386:	bf00      	nop
    2388:	3708      	adds	r7, #8
    238a:	46bd      	mov	sp, r7
    238c:	bd80      	pop	{r7, pc}
    238e:	bf00      	nop
    2390:	0000215d 	.word	0x0000215d

00002394 <hri_tccount16_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
    2394:	b580      	push	{r7, lr}
    2396:	b082      	sub	sp, #8
    2398:	af00      	add	r7, sp, #0
    239a:	6078      	str	r0, [r7, #4]
    239c:	460b      	mov	r3, r1
    239e:	70fb      	strb	r3, [r7, #3]
    23a0:	4613      	mov	r3, r2
    23a2:	803b      	strh	r3, [r7, #0]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    23a4:	78fb      	ldrb	r3, [r7, #3]
    23a6:	687a      	ldr	r2, [r7, #4]
    23a8:	330c      	adds	r3, #12
    23aa:	005b      	lsls	r3, r3, #1
    23ac:	4413      	add	r3, r2
    23ae:	883a      	ldrh	r2, [r7, #0]
    23b0:	809a      	strh	r2, [r3, #4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    23b2:	21c0      	movs	r1, #192	; 0xc0
    23b4:	6878      	ldr	r0, [r7, #4]
    23b6:	4b03      	ldr	r3, [pc, #12]	; (23c4 <hri_tccount16_write_CC_reg+0x30>)
    23b8:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    23ba:	bf00      	nop
    23bc:	3708      	adds	r7, #8
    23be:	46bd      	mov	sp, r7
    23c0:	bd80      	pop	{r7, pc}
    23c2:	bf00      	nop
    23c4:	0000215d 	.word	0x0000215d

000023c8 <hri_tccount32_write_CC_reg>:
	tmp &= mask;
	return tmp;
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
    23c8:	b580      	push	{r7, lr}
    23ca:	b084      	sub	sp, #16
    23cc:	af00      	add	r7, sp, #0
    23ce:	60f8      	str	r0, [r7, #12]
    23d0:	460b      	mov	r3, r1
    23d2:	607a      	str	r2, [r7, #4]
    23d4:	72fb      	strb	r3, [r7, #11]
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    23d6:	7afb      	ldrb	r3, [r7, #11]
    23d8:	68fa      	ldr	r2, [r7, #12]
    23da:	3306      	adds	r3, #6
    23dc:	009b      	lsls	r3, r3, #2
    23de:	4413      	add	r3, r2
    23e0:	687a      	ldr	r2, [r7, #4]
    23e2:	605a      	str	r2, [r3, #4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
    23e4:	21c0      	movs	r1, #192	; 0xc0
    23e6:	68f8      	ldr	r0, [r7, #12]
    23e8:	4b02      	ldr	r3, [pc, #8]	; (23f4 <hri_tccount32_write_CC_reg+0x2c>)
    23ea:	4798      	blx	r3
	TC_CRITICAL_SECTION_LEAVE();
}
    23ec:	bf00      	nop
    23ee:	3710      	adds	r7, #16
    23f0:	46bd      	mov	sp, r7
    23f2:	bd80      	pop	{r7, pc}
    23f4:	0000215d 	.word	0x0000215d

000023f8 <_timer_init>:
static inline uint8_t _get_hardware_offset(const void *const hw);
/**
 * \brief Initialize TC
 */
int32_t _timer_init(struct _timer_device *const device, void *const hw)
{
    23f8:	b580      	push	{r7, lr}
    23fa:	b084      	sub	sp, #16
    23fc:	af00      	add	r7, sp, #0
    23fe:	6078      	str	r0, [r7, #4]
    2400:	6039      	str	r1, [r7, #0]
	int8_t i = get_tc_index(hw);
    2402:	6838      	ldr	r0, [r7, #0]
    2404:	4b93      	ldr	r3, [pc, #588]	; (2654 <_timer_init+0x25c>)
    2406:	4798      	blx	r3
    2408:	4603      	mov	r3, r0
    240a:	73fb      	strb	r3, [r7, #15]

	device->hw = hw;
    240c:	687b      	ldr	r3, [r7, #4]
    240e:	683a      	ldr	r2, [r7, #0]
    2410:	60da      	str	r2, [r3, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    2412:	228f      	movs	r2, #143	; 0x8f
    2414:	4990      	ldr	r1, [pc, #576]	; (2658 <_timer_init+0x260>)
    2416:	2001      	movs	r0, #1
    2418:	4b90      	ldr	r3, [pc, #576]	; (265c <_timer_init+0x264>)
    241a:	4798      	blx	r3

	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    241c:	2101      	movs	r1, #1
    241e:	6838      	ldr	r0, [r7, #0]
    2420:	4b8f      	ldr	r3, [pc, #572]	; (2660 <_timer_init+0x268>)
    2422:	4798      	blx	r3
    2424:	4603      	mov	r3, r0
    2426:	f083 0301 	eor.w	r3, r3, #1
    242a:	b2db      	uxtb	r3, r3
    242c:	2b00      	cmp	r3, #0
    242e:	d011      	beq.n	2454 <_timer_init+0x5c>
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    2430:	2102      	movs	r1, #2
    2432:	6838      	ldr	r0, [r7, #0]
    2434:	4b8b      	ldr	r3, [pc, #556]	; (2664 <_timer_init+0x26c>)
    2436:	4798      	blx	r3
    2438:	4603      	mov	r3, r0
    243a:	2b00      	cmp	r3, #0
    243c:	d006      	beq.n	244c <_timer_init+0x54>
			hri_tc_clear_CTRLA_ENABLE_bit(hw);
    243e:	6838      	ldr	r0, [r7, #0]
    2440:	4b89      	ldr	r3, [pc, #548]	; (2668 <_timer_init+0x270>)
    2442:	4798      	blx	r3
			hri_tc_wait_for_sync(hw, TC_SYNCBUSY_ENABLE);
    2444:	2102      	movs	r1, #2
    2446:	6838      	ldr	r0, [r7, #0]
    2448:	4b88      	ldr	r3, [pc, #544]	; (266c <_timer_init+0x274>)
    244a:	4798      	blx	r3
		}
		hri_tc_write_CTRLA_reg(hw, TC_CTRLA_SWRST);
    244c:	2101      	movs	r1, #1
    244e:	6838      	ldr	r0, [r7, #0]
    2450:	4b87      	ldr	r3, [pc, #540]	; (2670 <_timer_init+0x278>)
    2452:	4798      	blx	r3
	}
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST);
    2454:	2101      	movs	r1, #1
    2456:	6838      	ldr	r0, [r7, #0]
    2458:	4b84      	ldr	r3, [pc, #528]	; (266c <_timer_init+0x274>)
    245a:	4798      	blx	r3

	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    245c:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2460:	4984      	ldr	r1, [pc, #528]	; (2674 <_timer_init+0x27c>)
    2462:	4613      	mov	r3, r2
    2464:	009b      	lsls	r3, r3, #2
    2466:	4413      	add	r3, r2
    2468:	009b      	lsls	r3, r3, #2
    246a:	440b      	add	r3, r1
    246c:	3304      	adds	r3, #4
    246e:	681b      	ldr	r3, [r3, #0]
    2470:	4619      	mov	r1, r3
    2472:	6838      	ldr	r0, [r7, #0]
    2474:	4b7e      	ldr	r3, [pc, #504]	; (2670 <_timer_init+0x278>)
    2476:	4798      	blx	r3
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    2478:	f997 200f 	ldrsb.w	r2, [r7, #15]
    247c:	497d      	ldr	r1, [pc, #500]	; (2674 <_timer_init+0x27c>)
    247e:	4613      	mov	r3, r2
    2480:	009b      	lsls	r3, r3, #2
    2482:	4413      	add	r3, r2
    2484:	009b      	lsls	r3, r3, #2
    2486:	440b      	add	r3, r1
    2488:	330a      	adds	r3, #10
    248a:	781b      	ldrb	r3, [r3, #0]
    248c:	4619      	mov	r1, r3
    248e:	6838      	ldr	r0, [r7, #0]
    2490:	4b79      	ldr	r3, [pc, #484]	; (2678 <_timer_init+0x280>)
    2492:	4798      	blx	r3
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    2494:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2498:	4976      	ldr	r1, [pc, #472]	; (2674 <_timer_init+0x27c>)
    249a:	4613      	mov	r3, r2
    249c:	009b      	lsls	r3, r3, #2
    249e:	4413      	add	r3, r2
    24a0:	009b      	lsls	r3, r3, #2
    24a2:	440b      	add	r3, r1
    24a4:	3308      	adds	r3, #8
    24a6:	881b      	ldrh	r3, [r3, #0]
    24a8:	4619      	mov	r1, r3
    24aa:	6838      	ldr	r0, [r7, #0]
    24ac:	4b73      	ldr	r3, [pc, #460]	; (267c <_timer_init+0x284>)
    24ae:	4798      	blx	r3
	hri_tc_write_WAVE_reg(hw, TC_WAVE_WAVEGEN_MFRQ);
    24b0:	2101      	movs	r1, #1
    24b2:	6838      	ldr	r0, [r7, #0]
    24b4:	4b72      	ldr	r3, [pc, #456]	; (2680 <_timer_init+0x288>)
    24b6:	4798      	blx	r3

	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    24b8:	f997 200f 	ldrsb.w	r2, [r7, #15]
    24bc:	496d      	ldr	r1, [pc, #436]	; (2674 <_timer_init+0x27c>)
    24be:	4613      	mov	r3, r2
    24c0:	009b      	lsls	r3, r3, #2
    24c2:	4413      	add	r3, r2
    24c4:	009b      	lsls	r3, r3, #2
    24c6:	440b      	add	r3, r1
    24c8:	3304      	adds	r3, #4
    24ca:	681b      	ldr	r3, [r3, #0]
    24cc:	f003 030c 	and.w	r3, r3, #12
    24d0:	2b08      	cmp	r3, #8
    24d2:	d11e      	bne.n	2512 <_timer_init+0x11a>
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    24d4:	f997 200f 	ldrsb.w	r2, [r7, #15]
    24d8:	4966      	ldr	r1, [pc, #408]	; (2674 <_timer_init+0x27c>)
    24da:	4613      	mov	r3, r2
    24dc:	009b      	lsls	r3, r3, #2
    24de:	4413      	add	r3, r2
    24e0:	009b      	lsls	r3, r3, #2
    24e2:	440b      	add	r3, r1
    24e4:	330c      	adds	r3, #12
    24e6:	681b      	ldr	r3, [r3, #0]
    24e8:	461a      	mov	r2, r3
    24ea:	2100      	movs	r1, #0
    24ec:	6838      	ldr	r0, [r7, #0]
    24ee:	4b65      	ldr	r3, [pc, #404]	; (2684 <_timer_init+0x28c>)
    24f0:	4798      	blx	r3
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    24f2:	f997 200f 	ldrsb.w	r2, [r7, #15]
    24f6:	495f      	ldr	r1, [pc, #380]	; (2674 <_timer_init+0x27c>)
    24f8:	4613      	mov	r3, r2
    24fa:	009b      	lsls	r3, r3, #2
    24fc:	4413      	add	r3, r2
    24fe:	009b      	lsls	r3, r3, #2
    2500:	440b      	add	r3, r1
    2502:	3310      	adds	r3, #16
    2504:	681b      	ldr	r3, [r3, #0]
    2506:	461a      	mov	r2, r3
    2508:	2101      	movs	r1, #1
    250a:	6838      	ldr	r0, [r7, #0]
    250c:	4b5d      	ldr	r3, [pc, #372]	; (2684 <_timer_init+0x28c>)
    250e:	4798      	blx	r3
    2510:	e06a      	b.n	25e8 <_timer_init+0x1f0>

	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    2512:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2516:	4957      	ldr	r1, [pc, #348]	; (2674 <_timer_init+0x27c>)
    2518:	4613      	mov	r3, r2
    251a:	009b      	lsls	r3, r3, #2
    251c:	4413      	add	r3, r2
    251e:	009b      	lsls	r3, r3, #2
    2520:	440b      	add	r3, r1
    2522:	3304      	adds	r3, #4
    2524:	681b      	ldr	r3, [r3, #0]
    2526:	f003 030c 	and.w	r3, r3, #12
    252a:	2b00      	cmp	r3, #0
    252c:	d120      	bne.n	2570 <_timer_init+0x178>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    252e:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2532:	4950      	ldr	r1, [pc, #320]	; (2674 <_timer_init+0x27c>)
    2534:	4613      	mov	r3, r2
    2536:	009b      	lsls	r3, r3, #2
    2538:	4413      	add	r3, r2
    253a:	009b      	lsls	r3, r3, #2
    253c:	440b      	add	r3, r1
    253e:	330c      	adds	r3, #12
    2540:	681b      	ldr	r3, [r3, #0]
    2542:	b29b      	uxth	r3, r3
    2544:	461a      	mov	r2, r3
    2546:	2100      	movs	r1, #0
    2548:	6838      	ldr	r0, [r7, #0]
    254a:	4b4f      	ldr	r3, [pc, #316]	; (2688 <_timer_init+0x290>)
    254c:	4798      	blx	r3
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    254e:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2552:	4948      	ldr	r1, [pc, #288]	; (2674 <_timer_init+0x27c>)
    2554:	4613      	mov	r3, r2
    2556:	009b      	lsls	r3, r3, #2
    2558:	4413      	add	r3, r2
    255a:	009b      	lsls	r3, r3, #2
    255c:	440b      	add	r3, r1
    255e:	3310      	adds	r3, #16
    2560:	681b      	ldr	r3, [r3, #0]
    2562:	b29b      	uxth	r3, r3
    2564:	461a      	mov	r2, r3
    2566:	2101      	movs	r1, #1
    2568:	6838      	ldr	r0, [r7, #0]
    256a:	4b47      	ldr	r3, [pc, #284]	; (2688 <_timer_init+0x290>)
    256c:	4798      	blx	r3
    256e:	e03b      	b.n	25e8 <_timer_init+0x1f0>

	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    2570:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2574:	493f      	ldr	r1, [pc, #252]	; (2674 <_timer_init+0x27c>)
    2576:	4613      	mov	r3, r2
    2578:	009b      	lsls	r3, r3, #2
    257a:	4413      	add	r3, r2
    257c:	009b      	lsls	r3, r3, #2
    257e:	440b      	add	r3, r1
    2580:	3304      	adds	r3, #4
    2582:	681b      	ldr	r3, [r3, #0]
    2584:	f003 030c 	and.w	r3, r3, #12
    2588:	2b04      	cmp	r3, #4
    258a:	d12d      	bne.n	25e8 <_timer_init+0x1f0>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    258c:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2590:	4938      	ldr	r1, [pc, #224]	; (2674 <_timer_init+0x27c>)
    2592:	4613      	mov	r3, r2
    2594:	009b      	lsls	r3, r3, #2
    2596:	4413      	add	r3, r2
    2598:	009b      	lsls	r3, r3, #2
    259a:	440b      	add	r3, r1
    259c:	330c      	adds	r3, #12
    259e:	681b      	ldr	r3, [r3, #0]
    25a0:	b2db      	uxtb	r3, r3
    25a2:	461a      	mov	r2, r3
    25a4:	2100      	movs	r1, #0
    25a6:	6838      	ldr	r0, [r7, #0]
    25a8:	4b38      	ldr	r3, [pc, #224]	; (268c <_timer_init+0x294>)
    25aa:	4798      	blx	r3
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    25ac:	f997 200f 	ldrsb.w	r2, [r7, #15]
    25b0:	4930      	ldr	r1, [pc, #192]	; (2674 <_timer_init+0x27c>)
    25b2:	4613      	mov	r3, r2
    25b4:	009b      	lsls	r3, r3, #2
    25b6:	4413      	add	r3, r2
    25b8:	009b      	lsls	r3, r3, #2
    25ba:	440b      	add	r3, r1
    25bc:	3310      	adds	r3, #16
    25be:	681b      	ldr	r3, [r3, #0]
    25c0:	b2db      	uxtb	r3, r3
    25c2:	461a      	mov	r2, r3
    25c4:	2101      	movs	r1, #1
    25c6:	6838      	ldr	r0, [r7, #0]
    25c8:	4b30      	ldr	r3, [pc, #192]	; (268c <_timer_init+0x294>)
    25ca:	4798      	blx	r3
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    25cc:	f997 200f 	ldrsb.w	r2, [r7, #15]
    25d0:	4928      	ldr	r1, [pc, #160]	; (2674 <_timer_init+0x27c>)
    25d2:	4613      	mov	r3, r2
    25d4:	009b      	lsls	r3, r3, #2
    25d6:	4413      	add	r3, r2
    25d8:	009b      	lsls	r3, r3, #2
    25da:	440b      	add	r3, r1
    25dc:	330b      	adds	r3, #11
    25de:	781b      	ldrb	r3, [r3, #0]
    25e0:	4619      	mov	r1, r3
    25e2:	6838      	ldr	r0, [r7, #0]
    25e4:	4b2a      	ldr	r3, [pc, #168]	; (2690 <_timer_init+0x298>)
    25e6:	4798      	blx	r3
	}
	hri_tc_set_INTEN_OVF_bit(hw);
    25e8:	6838      	ldr	r0, [r7, #0]
    25ea:	4b2a      	ldr	r3, [pc, #168]	; (2694 <_timer_init+0x29c>)
    25ec:	4798      	blx	r3

	_tc_init_irq_param(hw, (void *)device);
    25ee:	6879      	ldr	r1, [r7, #4]
    25f0:	6838      	ldr	r0, [r7, #0]
    25f2:	4b29      	ldr	r3, [pc, #164]	; (2698 <_timer_init+0x2a0>)
    25f4:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    25f6:	f997 200f 	ldrsb.w	r2, [r7, #15]
    25fa:	491e      	ldr	r1, [pc, #120]	; (2674 <_timer_init+0x27c>)
    25fc:	4613      	mov	r3, r2
    25fe:	009b      	lsls	r3, r3, #2
    2600:	4413      	add	r3, r2
    2602:	009b      	lsls	r3, r3, #2
    2604:	440b      	add	r3, r1
    2606:	3302      	adds	r3, #2
    2608:	f9b3 3000 	ldrsh.w	r3, [r3]
    260c:	4618      	mov	r0, r3
    260e:	4b23      	ldr	r3, [pc, #140]	; (269c <_timer_init+0x2a4>)
    2610:	4798      	blx	r3
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    2612:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2616:	4917      	ldr	r1, [pc, #92]	; (2674 <_timer_init+0x27c>)
    2618:	4613      	mov	r3, r2
    261a:	009b      	lsls	r3, r3, #2
    261c:	4413      	add	r3, r2
    261e:	009b      	lsls	r3, r3, #2
    2620:	440b      	add	r3, r1
    2622:	3302      	adds	r3, #2
    2624:	f9b3 3000 	ldrsh.w	r3, [r3]
    2628:	4618      	mov	r0, r3
    262a:	4b1d      	ldr	r3, [pc, #116]	; (26a0 <_timer_init+0x2a8>)
    262c:	4798      	blx	r3
	NVIC_EnableIRQ(_tcs[i].irq);
    262e:	f997 200f 	ldrsb.w	r2, [r7, #15]
    2632:	4910      	ldr	r1, [pc, #64]	; (2674 <_timer_init+0x27c>)
    2634:	4613      	mov	r3, r2
    2636:	009b      	lsls	r3, r3, #2
    2638:	4413      	add	r3, r2
    263a:	009b      	lsls	r3, r3, #2
    263c:	440b      	add	r3, r1
    263e:	3302      	adds	r3, #2
    2640:	f9b3 3000 	ldrsh.w	r3, [r3]
    2644:	4618      	mov	r0, r3
    2646:	4b17      	ldr	r3, [pc, #92]	; (26a4 <_timer_init+0x2ac>)
    2648:	4798      	blx	r3

	return ERR_NONE;
    264a:	2300      	movs	r3, #0
}
    264c:	4618      	mov	r0, r3
    264e:	3710      	adds	r7, #16
    2650:	46bd      	mov	sp, r7
    2652:	bd80      	pop	{r7, pc}
    2654:	000027e9 	.word	0x000027e9
    2658:	000034e0 	.word	0x000034e0
    265c:	000013f5 	.word	0x000013f5
    2660:	00002181 	.word	0x00002181
    2664:	0000228d 	.word	0x0000228d
    2668:	00002265 	.word	0x00002265
    266c:	0000215d 	.word	0x0000215d
    2670:	000022bd 	.word	0x000022bd
    2674:	20000018 	.word	0x20000018
    2678:	0000231d 	.word	0x0000231d
    267c:	000022e1 	.word	0x000022e1
    2680:	000022ff 	.word	0x000022ff
    2684:	000023c9 	.word	0x000023c9
    2688:	00002395 	.word	0x00002395
    268c:	00002365 	.word	0x00002365
    2690:	0000233d 	.word	0x0000233d
    2694:	000021eb 	.word	0x000021eb
    2698:	00002851 	.word	0x00002851
    269c:	000020dd 	.word	0x000020dd
    26a0:	00002121 	.word	0x00002121
    26a4:	000020a1 	.word	0x000020a1

000026a8 <_timer_start>:
}
/**
 * \brief Start hardware timer
 */
void _timer_start(struct _timer_device *const device)
{
    26a8:	b580      	push	{r7, lr}
    26aa:	b082      	sub	sp, #8
    26ac:	af00      	add	r7, sp, #0
    26ae:	6078      	str	r0, [r7, #4]
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    26b0:	687b      	ldr	r3, [r7, #4]
    26b2:	68db      	ldr	r3, [r3, #12]
    26b4:	4618      	mov	r0, r3
    26b6:	4b03      	ldr	r3, [pc, #12]	; (26c4 <_timer_start+0x1c>)
    26b8:	4798      	blx	r3
}
    26ba:	bf00      	nop
    26bc:	3708      	adds	r7, #8
    26be:	46bd      	mov	sp, r7
    26c0:	bd80      	pop	{r7, pc}
    26c2:	bf00      	nop
    26c4:	00002205 	.word	0x00002205

000026c8 <_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _timer_stop(struct _timer_device *const device)
{
    26c8:	b580      	push	{r7, lr}
    26ca:	b082      	sub	sp, #8
    26cc:	af00      	add	r7, sp, #0
    26ce:	6078      	str	r0, [r7, #4]
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    26d0:	687b      	ldr	r3, [r7, #4]
    26d2:	68db      	ldr	r3, [r3, #12]
    26d4:	4618      	mov	r0, r3
    26d6:	4b03      	ldr	r3, [pc, #12]	; (26e4 <_timer_stop+0x1c>)
    26d8:	4798      	blx	r3
}
    26da:	bf00      	nop
    26dc:	3708      	adds	r7, #8
    26de:	46bd      	mov	sp, r7
    26e0:	bd80      	pop	{r7, pc}
    26e2:	bf00      	nop
    26e4:	00002265 	.word	0x00002265

000026e8 <_timer_is_started>:
}
/**
 * \brief Check if timer is running
 */
bool _timer_is_started(const struct _timer_device *const device)
{
    26e8:	b580      	push	{r7, lr}
    26ea:	b082      	sub	sp, #8
    26ec:	af00      	add	r7, sp, #0
    26ee:	6078      	str	r0, [r7, #4]
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    26f0:	687b      	ldr	r3, [r7, #4]
    26f2:	68db      	ldr	r3, [r3, #12]
    26f4:	4618      	mov	r0, r3
    26f6:	4b03      	ldr	r3, [pc, #12]	; (2704 <_timer_is_started+0x1c>)
    26f8:	4798      	blx	r3
    26fa:	4603      	mov	r3, r0
}
    26fc:	4618      	mov	r0, r3
    26fe:	3708      	adds	r7, #8
    2700:	46bd      	mov	sp, r7
    2702:	bd80      	pop	{r7, pc}
    2704:	0000222d 	.word	0x0000222d

00002708 <_tc_get_timer>:

/**
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
    2708:	b480      	push	{r7}
    270a:	af00      	add	r7, sp, #0
	return NULL;
    270c:	2300      	movs	r3, #0
}
    270e:	4618      	mov	r0, r3
    2710:	46bd      	mov	sp, r7
    2712:	f85d 7b04 	ldr.w	r7, [sp], #4
    2716:	4770      	bx	lr

00002718 <_timer_set_irq>:
 * \brief Set timer IRQ
 *
 * \param[in] hw The pointer to hardware instance
 */
void _timer_set_irq(struct _timer_device *const device)
{
    2718:	b580      	push	{r7, lr}
    271a:	b084      	sub	sp, #16
    271c:	af00      	add	r7, sp, #0
    271e:	6078      	str	r0, [r7, #4]
	void *const hw = device->hw;
    2720:	687b      	ldr	r3, [r7, #4]
    2722:	68db      	ldr	r3, [r3, #12]
    2724:	60fb      	str	r3, [r7, #12]
	int8_t      i  = get_tc_index(hw);
    2726:	68f8      	ldr	r0, [r7, #12]
    2728:	4b0e      	ldr	r3, [pc, #56]	; (2764 <_timer_set_irq+0x4c>)
    272a:	4798      	blx	r3
    272c:	4603      	mov	r3, r0
    272e:	72fb      	strb	r3, [r7, #11]
	ASSERT(ARRAY_SIZE(_tcs));
    2730:	f240 1211 	movw	r2, #273	; 0x111
    2734:	490c      	ldr	r1, [pc, #48]	; (2768 <_timer_set_irq+0x50>)
    2736:	2001      	movs	r0, #1
    2738:	4b0c      	ldr	r3, [pc, #48]	; (276c <_timer_set_irq+0x54>)
    273a:	4798      	blx	r3

	_irq_set(_tcs[i].irq);
    273c:	f997 200b 	ldrsb.w	r2, [r7, #11]
    2740:	490b      	ldr	r1, [pc, #44]	; (2770 <_timer_set_irq+0x58>)
    2742:	4613      	mov	r3, r2
    2744:	009b      	lsls	r3, r3, #2
    2746:	4413      	add	r3, r2
    2748:	009b      	lsls	r3, r3, #2
    274a:	440b      	add	r3, r1
    274c:	3302      	adds	r3, #2
    274e:	f9b3 3000 	ldrsh.w	r3, [r3]
    2752:	b2db      	uxtb	r3, r3
    2754:	4618      	mov	r0, r3
    2756:	4b07      	ldr	r3, [pc, #28]	; (2774 <_timer_set_irq+0x5c>)
    2758:	4798      	blx	r3
}
    275a:	bf00      	nop
    275c:	3710      	adds	r7, #16
    275e:	46bd      	mov	sp, r7
    2760:	bd80      	pop	{r7, pc}
    2762:	bf00      	nop
    2764:	000027e9 	.word	0x000027e9
    2768:	000034e0 	.word	0x000034e0
    276c:	000013f5 	.word	0x000013f5
    2770:	20000018 	.word	0x20000018
    2774:	00001581 	.word	0x00001581

00002778 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    2778:	b580      	push	{r7, lr}
    277a:	b084      	sub	sp, #16
    277c:	af00      	add	r7, sp, #0
    277e:	6078      	str	r0, [r7, #4]
	void *const hw = device->hw;
    2780:	687b      	ldr	r3, [r7, #4]
    2782:	68db      	ldr	r3, [r3, #12]
    2784:	60fb      	str	r3, [r7, #12]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    2786:	68f8      	ldr	r0, [r7, #12]
    2788:	4b07      	ldr	r3, [pc, #28]	; (27a8 <tc_interrupt_handler+0x30>)
    278a:	4798      	blx	r3
    278c:	4603      	mov	r3, r0
    278e:	2b00      	cmp	r3, #0
    2790:	d006      	beq.n	27a0 <tc_interrupt_handler+0x28>
		hri_tc_clear_interrupt_OVF_bit(hw);
    2792:	68f8      	ldr	r0, [r7, #12]
    2794:	4b05      	ldr	r3, [pc, #20]	; (27ac <tc_interrupt_handler+0x34>)
    2796:	4798      	blx	r3
		device->timer_cb.period_expired(device);
    2798:	687b      	ldr	r3, [r7, #4]
    279a:	681b      	ldr	r3, [r3, #0]
    279c:	6878      	ldr	r0, [r7, #4]
    279e:	4798      	blx	r3
	}
}
    27a0:	bf00      	nop
    27a2:	3710      	adds	r7, #16
    27a4:	46bd      	mov	sp, r7
    27a6:	bd80      	pop	{r7, pc}
    27a8:	000021a9 	.word	0x000021a9
    27ac:	000021d1 	.word	0x000021d1

000027b0 <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
    27b0:	b580      	push	{r7, lr}
    27b2:	af00      	add	r7, sp, #0
	tc_interrupt_handler(_tc0_dev);
    27b4:	4b03      	ldr	r3, [pc, #12]	; (27c4 <TC0_Handler+0x14>)
    27b6:	681b      	ldr	r3, [r3, #0]
    27b8:	4618      	mov	r0, r3
    27ba:	4b03      	ldr	r3, [pc, #12]	; (27c8 <TC0_Handler+0x18>)
    27bc:	4798      	blx	r3
}
    27be:	bf00      	nop
    27c0:	bd80      	pop	{r7, pc}
    27c2:	bf00      	nop
    27c4:	200000d0 	.word	0x200000d0
    27c8:	00002779 	.word	0x00002779

000027cc <TC2_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC2_Handler(void)
{
    27cc:	b580      	push	{r7, lr}
    27ce:	af00      	add	r7, sp, #0
	tc_interrupt_handler(_tc2_dev);
    27d0:	4b03      	ldr	r3, [pc, #12]	; (27e0 <TC2_Handler+0x14>)
    27d2:	681b      	ldr	r3, [r3, #0]
    27d4:	4618      	mov	r0, r3
    27d6:	4b03      	ldr	r3, [pc, #12]	; (27e4 <TC2_Handler+0x18>)
    27d8:	4798      	blx	r3
}
    27da:	bf00      	nop
    27dc:	bd80      	pop	{r7, pc}
    27de:	bf00      	nop
    27e0:	200000d4 	.word	0x200000d4
    27e4:	00002779 	.word	0x00002779

000027e8 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    27e8:	b580      	push	{r7, lr}
    27ea:	b084      	sub	sp, #16
    27ec:	af00      	add	r7, sp, #0
    27ee:	6078      	str	r0, [r7, #4]
	uint8_t index = _get_hardware_offset(hw);
    27f0:	6878      	ldr	r0, [r7, #4]
    27f2:	4b13      	ldr	r3, [pc, #76]	; (2840 <get_tc_index+0x58>)
    27f4:	4798      	blx	r3
    27f6:	4603      	mov	r3, r0
    27f8:	73bb      	strb	r3, [r7, #14]
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    27fa:	2300      	movs	r3, #0
    27fc:	73fb      	strb	r3, [r7, #15]
    27fe:	e010      	b.n	2822 <get_tc_index+0x3a>
		if (_tcs[i].number == index) {
    2800:	7bfa      	ldrb	r2, [r7, #15]
    2802:	4910      	ldr	r1, [pc, #64]	; (2844 <get_tc_index+0x5c>)
    2804:	4613      	mov	r3, r2
    2806:	009b      	lsls	r3, r3, #2
    2808:	4413      	add	r3, r2
    280a:	009b      	lsls	r3, r3, #2
    280c:	440b      	add	r3, r1
    280e:	781b      	ldrb	r3, [r3, #0]
    2810:	7bba      	ldrb	r2, [r7, #14]
    2812:	429a      	cmp	r2, r3
    2814:	d102      	bne.n	281c <get_tc_index+0x34>
			return i;
    2816:	f997 300f 	ldrsb.w	r3, [r7, #15]
    281a:	e00d      	b.n	2838 <get_tc_index+0x50>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    281c:	7bfb      	ldrb	r3, [r7, #15]
    281e:	3301      	adds	r3, #1
    2820:	73fb      	strb	r3, [r7, #15]
    2822:	7bfb      	ldrb	r3, [r7, #15]
    2824:	2b01      	cmp	r3, #1
    2826:	d9eb      	bls.n	2800 <get_tc_index+0x18>
		}
	}

	ASSERT(false);
    2828:	f44f 72a3 	mov.w	r2, #326	; 0x146
    282c:	4906      	ldr	r1, [pc, #24]	; (2848 <get_tc_index+0x60>)
    282e:	2000      	movs	r0, #0
    2830:	4b06      	ldr	r3, [pc, #24]	; (284c <get_tc_index+0x64>)
    2832:	4798      	blx	r3
	return -1;
    2834:	f04f 33ff 	mov.w	r3, #4294967295
}
    2838:	4618      	mov	r0, r3
    283a:	3710      	adds	r7, #16
    283c:	46bd      	mov	sp, r7
    283e:	bd80      	pop	{r7, pc}
    2840:	00002895 	.word	0x00002895
    2844:	20000018 	.word	0x20000018
    2848:	000034e0 	.word	0x000034e0
    284c:	000013f5 	.word	0x000013f5

00002850 <_tc_init_irq_param>:

/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
    2850:	b480      	push	{r7}
    2852:	b083      	sub	sp, #12
    2854:	af00      	add	r7, sp, #0
    2856:	6078      	str	r0, [r7, #4]
    2858:	6039      	str	r1, [r7, #0]
	if (hw == TC0) {
    285a:	687b      	ldr	r3, [r7, #4]
    285c:	4a09      	ldr	r2, [pc, #36]	; (2884 <_tc_init_irq_param+0x34>)
    285e:	4293      	cmp	r3, r2
    2860:	d102      	bne.n	2868 <_tc_init_irq_param+0x18>
		_tc0_dev = (struct _timer_device *)dev;
    2862:	4a09      	ldr	r2, [pc, #36]	; (2888 <_tc_init_irq_param+0x38>)
    2864:	683b      	ldr	r3, [r7, #0]
    2866:	6013      	str	r3, [r2, #0]
	}
	if (hw == TC2) {
    2868:	687b      	ldr	r3, [r7, #4]
    286a:	4a08      	ldr	r2, [pc, #32]	; (288c <_tc_init_irq_param+0x3c>)
    286c:	4293      	cmp	r3, r2
    286e:	d102      	bne.n	2876 <_tc_init_irq_param+0x26>
		_tc2_dev = (struct _timer_device *)dev;
    2870:	4a07      	ldr	r2, [pc, #28]	; (2890 <_tc_init_irq_param+0x40>)
    2872:	683b      	ldr	r3, [r7, #0]
    2874:	6013      	str	r3, [r2, #0]
	}
}
    2876:	bf00      	nop
    2878:	370c      	adds	r7, #12
    287a:	46bd      	mov	sp, r7
    287c:	f85d 7b04 	ldr.w	r7, [sp], #4
    2880:	4770      	bx	lr
    2882:	bf00      	nop
    2884:	40003800 	.word	0x40003800
    2888:	200000d0 	.word	0x200000d0
    288c:	4101a000 	.word	0x4101a000
    2890:	200000d4 	.word	0x200000d4

00002894 <_get_hardware_offset>:
 * \internal Retrieve TC hardware index
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
    2894:	b4b0      	push	{r4, r5, r7}
    2896:	b08d      	sub	sp, #52	; 0x34
    2898:	af00      	add	r7, sp, #0
    289a:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    289c:	4b13      	ldr	r3, [pc, #76]	; (28ec <_get_hardware_offset+0x58>)
    289e:	f107 040c 	add.w	r4, r7, #12
    28a2:	461d      	mov	r5, r3
    28a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    28a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    28a8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    28ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    28b0:	2300      	movs	r3, #0
    28b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    28b4:	e010      	b.n	28d8 <_get_hardware_offset+0x44>
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    28b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    28b8:	009b      	lsls	r3, r3, #2
    28ba:	f107 0230 	add.w	r2, r7, #48	; 0x30
    28be:	4413      	add	r3, r2
    28c0:	f853 3c24 	ldr.w	r3, [r3, #-36]
    28c4:	461a      	mov	r2, r3
    28c6:	687b      	ldr	r3, [r7, #4]
    28c8:	429a      	cmp	r2, r3
    28ca:	d102      	bne.n	28d2 <_get_hardware_offset+0x3e>
			return i;
    28cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    28ce:	b2db      	uxtb	r3, r3
    28d0:	e006      	b.n	28e0 <_get_hardware_offset+0x4c>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    28d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    28d4:	3301      	adds	r3, #1
    28d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    28d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    28da:	2b07      	cmp	r3, #7
    28dc:	d9eb      	bls.n	28b6 <_get_hardware_offset+0x22>
		}
	}
	return 0;
    28de:	2300      	movs	r3, #0
}
    28e0:	4618      	mov	r0, r3
    28e2:	3734      	adds	r7, #52	; 0x34
    28e4:	46bd      	mov	sp, r7
    28e6:	bcb0      	pop	{r4, r5, r7}
    28e8:	4770      	bx	lr
    28ea:	bf00      	nop
    28ec:	000034f4 	.word	0x000034f4

000028f0 <timer_task1_cb>:
// /* Define a pointer to access SmartEEPROM as bytes */
// /*uint8_t *SmartEEPROM8 = (uint8_t *)SEEPROM_ADDR;*/


static void timer_task1_cb(const struct timer_task *const timer_task)
{	
    28f0:	b480      	push	{r7}
    28f2:	b083      	sub	sp, #12
    28f4:	af00      	add	r7, sp, #0
    28f6:	6078      	str	r0, [r7, #4]
	//count
	s += 1;
    28f8:	4b0f      	ldr	r3, [pc, #60]	; (2938 <timer_task1_cb+0x48>)
    28fa:	681b      	ldr	r3, [r3, #0]
    28fc:	3301      	adds	r3, #1
    28fe:	4a0e      	ldr	r2, [pc, #56]	; (2938 <timer_task1_cb+0x48>)
    2900:	6013      	str	r3, [r2, #0]
	c += 1;
    2902:	4b0e      	ldr	r3, [pc, #56]	; (293c <timer_task1_cb+0x4c>)
    2904:	681b      	ldr	r3, [r3, #0]
    2906:	3301      	adds	r3, #1
    2908:	4a0c      	ldr	r2, [pc, #48]	; (293c <timer_task1_cb+0x4c>)
    290a:	6013      	str	r3, [r2, #0]
	
	if(s < 60){
    290c:	4b0a      	ldr	r3, [pc, #40]	; (2938 <timer_task1_cb+0x48>)
    290e:	681b      	ldr	r3, [r3, #0]
    2910:	2b3b      	cmp	r3, #59	; 0x3b
    2912:	dd07      	ble.n	2924 <timer_task1_cb+0x34>
	}else{
		s = 0;
    2914:	4b08      	ldr	r3, [pc, #32]	; (2938 <timer_task1_cb+0x48>)
    2916:	2200      	movs	r2, #0
    2918:	601a      	str	r2, [r3, #0]
		min += 1;
    291a:	4b09      	ldr	r3, [pc, #36]	; (2940 <timer_task1_cb+0x50>)
    291c:	681b      	ldr	r3, [r3, #0]
    291e:	3301      	adds	r3, #1
    2920:	4a07      	ldr	r2, [pc, #28]	; (2940 <timer_task1_cb+0x50>)
    2922:	6013      	str	r3, [r2, #0]
	}
	
	flag = 1;
    2924:	4b07      	ldr	r3, [pc, #28]	; (2944 <timer_task1_cb+0x54>)
    2926:	2201      	movs	r2, #1
    2928:	701a      	strb	r2, [r3, #0]
}
    292a:	bf00      	nop
    292c:	370c      	adds	r7, #12
    292e:	46bd      	mov	sp, r7
    2930:	f85d 7b04 	ldr.w	r7, [sp], #4
    2934:	4770      	bx	lr
    2936:	bf00      	nop
    2938:	200000ec 	.word	0x200000ec
    293c:	200000f8 	.word	0x200000f8
    2940:	200000f0 	.word	0x200000f0
    2944:	200000fc 	.word	0x200000fc

00002948 <main>:


int main(void)
{
    2948:	b590      	push	{r4, r7, lr}
    294a:	b087      	sub	sp, #28
    294c:	af02      	add	r7, sp, #8
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    294e:	4b3f      	ldr	r3, [pc, #252]	; (2a4c <main+0x104>)
    2950:	4798      	blx	r3
	
	bool clock_edge_event1 = 0;
    2952:	2300      	movs	r3, #0
    2954:	73fb      	strb	r3, [r7, #15]
	bool clock_edge_event2 = 0;
    2956:	2300      	movs	r3, #0
    2958:	73bb      	strb	r3, [r7, #14]
	bool clock_edge_event3 = 0;
    295a:	2300      	movs	r3, #0
    295c:	737b      	strb	r3, [r7, #13]

	/* Initialization of the UART communication */
	usart_sync_get_io_descriptor(&USART_0, &io);
    295e:	493c      	ldr	r1, [pc, #240]	; (2a50 <main+0x108>)
    2960:	483c      	ldr	r0, [pc, #240]	; (2a54 <main+0x10c>)
    2962:	4b3d      	ldr	r3, [pc, #244]	; (2a58 <main+0x110>)
    2964:	4798      	blx	r3
	usart_sync_enable(&USART_0);
    2966:	483b      	ldr	r0, [pc, #236]	; (2a54 <main+0x10c>)
    2968:	4b3c      	ldr	r3, [pc, #240]	; (2a5c <main+0x114>)
    296a:	4798      	blx	r3
	
	// Timer configuration: every 1s execute the task
	task1.interval = 25;
    296c:	4b3c      	ldr	r3, [pc, #240]	; (2a60 <main+0x118>)
    296e:	2219      	movs	r2, #25
    2970:	609a      	str	r2, [r3, #8]
	task1.cb = timer_task1_cb;
    2972:	4b3b      	ldr	r3, [pc, #236]	; (2a60 <main+0x118>)
    2974:	4a3b      	ldr	r2, [pc, #236]	; (2a64 <main+0x11c>)
    2976:	60da      	str	r2, [r3, #12]
	task1.mode = TIMER_TASK_REPEAT;
    2978:	4b39      	ldr	r3, [pc, #228]	; (2a60 <main+0x118>)
    297a:	2201      	movs	r2, #1
    297c:	741a      	strb	r2, [r3, #16]
	// Add timer task
	timer_add_task(&TIMER_0, &task1);
    297e:	4938      	ldr	r1, [pc, #224]	; (2a60 <main+0x118>)
    2980:	4839      	ldr	r0, [pc, #228]	; (2a68 <main+0x120>)
    2982:	4b3a      	ldr	r3, [pc, #232]	; (2a6c <main+0x124>)
    2984:	4798      	blx	r3
	
	while (1){
		
		//Send the timer count via UART whenever the flag is set by the interrupt (every 1s)
		if(flag){
    2986:	4b3a      	ldr	r3, [pc, #232]	; (2a70 <main+0x128>)
    2988:	781b      	ldrb	r3, [r3, #0]
    298a:	2b00      	cmp	r3, #0
    298c:	d012      	beq.n	29b4 <main+0x6c>
			char timeString[6];
			sprintf(timeString, "%02d:%02d\n", min, s, c);
    298e:	4b39      	ldr	r3, [pc, #228]	; (2a74 <main+0x12c>)
    2990:	681a      	ldr	r2, [r3, #0]
    2992:	4b39      	ldr	r3, [pc, #228]	; (2a78 <main+0x130>)
    2994:	6819      	ldr	r1, [r3, #0]
    2996:	4b39      	ldr	r3, [pc, #228]	; (2a7c <main+0x134>)
    2998:	681b      	ldr	r3, [r3, #0]
    299a:	1d38      	adds	r0, r7, #4
    299c:	9300      	str	r3, [sp, #0]
    299e:	460b      	mov	r3, r1
    29a0:	4937      	ldr	r1, [pc, #220]	; (2a80 <main+0x138>)
    29a2:	4c38      	ldr	r4, [pc, #224]	; (2a84 <main+0x13c>)
    29a4:	47a0      	blx	r4
			io_write(io, (uint8_t *)timeString, 6);
    29a6:	4b2a      	ldr	r3, [pc, #168]	; (2a50 <main+0x108>)
    29a8:	681b      	ldr	r3, [r3, #0]
    29aa:	1d39      	adds	r1, r7, #4
    29ac:	2206      	movs	r2, #6
    29ae:	4618      	mov	r0, r3
    29b0:	4b35      	ldr	r3, [pc, #212]	; (2a88 <main+0x140>)
    29b2:	4798      	blx	r3
		}
			
		flag = 0;
    29b4:	4b2e      	ldr	r3, [pc, #184]	; (2a70 <main+0x128>)
    29b6:	2200      	movs	r2, #0
    29b8:	701a      	strb	r2, [r3, #0]
		
		//Detect the input from the sensors
		clock_edge_event1 = edge_detector(PORT->Group[CODE_INPUT1/32].IN.reg & (1<<(CODE_INPUT1%32)),0);  //input from Photo-interrupters (LTH-301-05)
    29ba:	4b34      	ldr	r3, [pc, #208]	; (2a8c <main+0x144>)
    29bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    29c0:	f003 0320 	and.w	r3, r3, #32
    29c4:	2b00      	cmp	r3, #0
    29c6:	bf14      	ite	ne
    29c8:	2301      	movne	r3, #1
    29ca:	2300      	moveq	r3, #0
    29cc:	b2db      	uxtb	r3, r3
    29ce:	2100      	movs	r1, #0
    29d0:	4618      	mov	r0, r3
    29d2:	4b2f      	ldr	r3, [pc, #188]	; (2a90 <main+0x148>)
    29d4:	4798      	blx	r3
    29d6:	4603      	mov	r3, r0
    29d8:	73fb      	strb	r3, [r7, #15]
		clock_edge_event2 = edge_detector(PORT->Group[CODE_INPUT2/32].IN.reg & (1<<(CODE_INPUT2%32)),1);  //input from Photo-interrupters (LTH-301-05)
    29da:	4b2c      	ldr	r3, [pc, #176]	; (2a8c <main+0x144>)
    29dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    29e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    29e4:	2b00      	cmp	r3, #0
    29e6:	bf14      	ite	ne
    29e8:	2301      	movne	r3, #1
    29ea:	2300      	moveq	r3, #0
    29ec:	b2db      	uxtb	r3, r3
    29ee:	2101      	movs	r1, #1
    29f0:	4618      	mov	r0, r3
    29f2:	4b27      	ldr	r3, [pc, #156]	; (2a90 <main+0x148>)
    29f4:	4798      	blx	r3
    29f6:	4603      	mov	r3, r0
    29f8:	73bb      	strb	r3, [r7, #14]
		clock_edge_event3 = edge_detector(PORT->Group[CODE_INPUT3/32].IN.reg & (1<<(CODE_INPUT3%32)),2);  //input from Reflective Optical Sensor (CNY70)
    29fa:	4b24      	ldr	r3, [pc, #144]	; (2a8c <main+0x144>)
    29fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    2a00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    2a04:	2b00      	cmp	r3, #0
    2a06:	bf14      	ite	ne
    2a08:	2301      	movne	r3, #1
    2a0a:	2300      	moveq	r3, #0
    2a0c:	b2db      	uxtb	r3, r3
    2a0e:	2102      	movs	r1, #2
    2a10:	4618      	mov	r0, r3
    2a12:	4b1f      	ldr	r3, [pc, #124]	; (2a90 <main+0x148>)
    2a14:	4798      	blx	r3
    2a16:	4603      	mov	r3, r0
    2a18:	737b      	strb	r3, [r7, #13]
		
		if(clock_edge_event1){
    2a1a:	7bfb      	ldrb	r3, [r7, #15]
    2a1c:	2b00      	cmp	r3, #0
    2a1e:	d003      	beq.n	2a28 <main+0xe0>
			//Start the timer
			timer_start(&TIMER_0);
    2a20:	4811      	ldr	r0, [pc, #68]	; (2a68 <main+0x120>)
    2a22:	4b1c      	ldr	r3, [pc, #112]	; (2a94 <main+0x14c>)
    2a24:	4798      	blx	r3
    2a26:	e7ae      	b.n	2986 <main+0x3e>
		}else if(clock_edge_event2){
    2a28:	7bbb      	ldrb	r3, [r7, #14]
    2a2a:	2b00      	cmp	r3, #0
    2a2c:	d003      	beq.n	2a36 <main+0xee>
			//Stop the timer
			timer_stop(&TIMER_0);
    2a2e:	480e      	ldr	r0, [pc, #56]	; (2a68 <main+0x120>)
    2a30:	4b19      	ldr	r3, [pc, #100]	; (2a98 <main+0x150>)
    2a32:	4798      	blx	r3
    2a34:	e7a7      	b.n	2986 <main+0x3e>
		}else if(clock_edge_event3){
    2a36:	7b7b      	ldrb	r3, [r7, #13]
    2a38:	2b00      	cmp	r3, #0
    2a3a:	d0a4      	beq.n	2986 <main+0x3e>
// 			SmartEEPROM8[MEM_ADDR] = (uint32_t *)min;
// 			SmartEEPROM8[MEM_ADDR+1] = (uint32_t *)s;
// 			SmartEEPROM8[MEM_ADDR+2] = (uint32_t *)c;
			
			// Then reset the variables for restarting the counting
			min = 0;
    2a3c:	4b0d      	ldr	r3, [pc, #52]	; (2a74 <main+0x12c>)
    2a3e:	2200      	movs	r2, #0
    2a40:	601a      	str	r2, [r3, #0]
			s = 0;
    2a42:	4b0d      	ldr	r3, [pc, #52]	; (2a78 <main+0x130>)
    2a44:	2200      	movs	r2, #0
    2a46:	601a      	str	r2, [r3, #0]
		if(flag){
    2a48:	e79d      	b.n	2986 <main+0x3e>
    2a4a:	bf00      	nop
    2a4c:	000002d1 	.word	0x000002d1
    2a50:	200000f4 	.word	0x200000f4
    2a54:	20000124 	.word	0x20000124
    2a58:	00001255 	.word	0x00001255
    2a5c:	00001215 	.word	0x00001215
    2a60:	200000d8 	.word	0x200000d8
    2a64:	000028f1 	.word	0x000028f1
    2a68:	20000130 	.word	0x20000130
    2a6c:	00000f41 	.word	0x00000f41
    2a70:	200000fc 	.word	0x200000fc
    2a74:	200000f0 	.word	0x200000f0
    2a78:	200000ec 	.word	0x200000ec
    2a7c:	200000f8 	.word	0x200000f8
    2a80:	00003514 	.word	0x00003514
    2a84:	00002b29 	.word	0x00002b29
    2a88:	00000da5 	.word	0x00000da5
    2a8c:	41008000 	.word	0x41008000
    2a90:	000002e1 	.word	0x000002e1
    2a94:	00000e91 	.word	0x00000e91
    2a98:	00000ee5 	.word	0x00000ee5

00002a9c <hri_tcc_clear_INTFLAG_reg>:
{
    2a9c:	b480      	push	{r7}
    2a9e:	b083      	sub	sp, #12
    2aa0:	af00      	add	r7, sp, #0
    2aa2:	6078      	str	r0, [r7, #4]
    2aa4:	6039      	str	r1, [r7, #0]
	((Tcc *)hw)->INTFLAG.reg = mask;
    2aa6:	687b      	ldr	r3, [r7, #4]
    2aa8:	683a      	ldr	r2, [r7, #0]
    2aaa:	62da      	str	r2, [r3, #44]	; 0x2c
}
    2aac:	bf00      	nop
    2aae:	370c      	adds	r7, #12
    2ab0:	46bd      	mov	sp, r7
    2ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
    2ab6:	4770      	bx	lr

00002ab8 <TCC0_1_Handler>:
/**
 * \brief TCC0 Match 0 interrupt handler
 * Refer Datasheet and DFP to see other TCC0 handlers
 */
void TCC0_1_Handler(void)
{
    2ab8:	b580      	push	{r7, lr}
    2aba:	af00      	add	r7, sp, #0
	hri_tcc_clear_INTFLAG_reg(TCC0, TCC_INTFLAG_MC0);
    2abc:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    2ac0:	4804      	ldr	r0, [pc, #16]	; (2ad4 <TCC0_1_Handler+0x1c>)
    2ac2:	4b05      	ldr	r3, [pc, #20]	; (2ad8 <TCC0_1_Handler+0x20>)
    2ac4:	4798      	blx	r3
	tcc_cb.pwm_mc0_cb(TCC0);
    2ac6:	4b05      	ldr	r3, [pc, #20]	; (2adc <TCC0_1_Handler+0x24>)
    2ac8:	681b      	ldr	r3, [r3, #0]
    2aca:	4802      	ldr	r0, [pc, #8]	; (2ad4 <TCC0_1_Handler+0x1c>)
    2acc:	4798      	blx	r3
}
    2ace:	bf00      	nop
    2ad0:	bd80      	pop	{r7, pc}
    2ad2:	bf00      	nop
    2ad4:	41016000 	.word	0x41016000
    2ad8:	00002a9d 	.word	0x00002a9d
    2adc:	2000015c 	.word	0x2000015c

00002ae0 <__libc_init_array>:
    2ae0:	b570      	push	{r4, r5, r6, lr}
    2ae2:	4e0d      	ldr	r6, [pc, #52]	; (2b18 <__libc_init_array+0x38>)
    2ae4:	4c0d      	ldr	r4, [pc, #52]	; (2b1c <__libc_init_array+0x3c>)
    2ae6:	1ba4      	subs	r4, r4, r6
    2ae8:	10a4      	asrs	r4, r4, #2
    2aea:	2500      	movs	r5, #0
    2aec:	42a5      	cmp	r5, r4
    2aee:	d109      	bne.n	2b04 <__libc_init_array+0x24>
    2af0:	4e0b      	ldr	r6, [pc, #44]	; (2b20 <__libc_init_array+0x40>)
    2af2:	4c0c      	ldr	r4, [pc, #48]	; (2b24 <__libc_init_array+0x44>)
    2af4:	f000 fd5e 	bl	35b4 <_init>
    2af8:	1ba4      	subs	r4, r4, r6
    2afa:	10a4      	asrs	r4, r4, #2
    2afc:	2500      	movs	r5, #0
    2afe:	42a5      	cmp	r5, r4
    2b00:	d105      	bne.n	2b0e <__libc_init_array+0x2e>
    2b02:	bd70      	pop	{r4, r5, r6, pc}
    2b04:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    2b08:	4798      	blx	r3
    2b0a:	3501      	adds	r5, #1
    2b0c:	e7ee      	b.n	2aec <__libc_init_array+0xc>
    2b0e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    2b12:	4798      	blx	r3
    2b14:	3501      	adds	r5, #1
    2b16:	e7f2      	b.n	2afe <__libc_init_array+0x1e>
    2b18:	000035c0 	.word	0x000035c0
    2b1c:	000035c0 	.word	0x000035c0
    2b20:	000035c0 	.word	0x000035c0
    2b24:	000035c4 	.word	0x000035c4

00002b28 <siprintf>:
    2b28:	b40e      	push	{r1, r2, r3}
    2b2a:	b500      	push	{lr}
    2b2c:	b09c      	sub	sp, #112	; 0x70
    2b2e:	f44f 7102 	mov.w	r1, #520	; 0x208
    2b32:	ab1d      	add	r3, sp, #116	; 0x74
    2b34:	f8ad 1014 	strh.w	r1, [sp, #20]
    2b38:	9002      	str	r0, [sp, #8]
    2b3a:	9006      	str	r0, [sp, #24]
    2b3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    2b40:	480a      	ldr	r0, [pc, #40]	; (2b6c <siprintf+0x44>)
    2b42:	9104      	str	r1, [sp, #16]
    2b44:	9107      	str	r1, [sp, #28]
    2b46:	f64f 71ff 	movw	r1, #65535	; 0xffff
    2b4a:	f853 2b04 	ldr.w	r2, [r3], #4
    2b4e:	f8ad 1016 	strh.w	r1, [sp, #22]
    2b52:	6800      	ldr	r0, [r0, #0]
    2b54:	9301      	str	r3, [sp, #4]
    2b56:	a902      	add	r1, sp, #8
    2b58:	f000 f8c4 	bl	2ce4 <_svfiprintf_r>
    2b5c:	9b02      	ldr	r3, [sp, #8]
    2b5e:	2200      	movs	r2, #0
    2b60:	701a      	strb	r2, [r3, #0]
    2b62:	b01c      	add	sp, #112	; 0x70
    2b64:	f85d eb04 	ldr.w	lr, [sp], #4
    2b68:	b003      	add	sp, #12
    2b6a:	4770      	bx	lr
    2b6c:	20000040 	.word	0x20000040

00002b70 <_malloc_r>:
    2b70:	b570      	push	{r4, r5, r6, lr}
    2b72:	1ccd      	adds	r5, r1, #3
    2b74:	f025 0503 	bic.w	r5, r5, #3
    2b78:	3508      	adds	r5, #8
    2b7a:	2d0c      	cmp	r5, #12
    2b7c:	bf38      	it	cc
    2b7e:	250c      	movcc	r5, #12
    2b80:	2d00      	cmp	r5, #0
    2b82:	4606      	mov	r6, r0
    2b84:	db01      	blt.n	2b8a <_malloc_r+0x1a>
    2b86:	42a9      	cmp	r1, r5
    2b88:	d903      	bls.n	2b92 <_malloc_r+0x22>
    2b8a:	230c      	movs	r3, #12
    2b8c:	6033      	str	r3, [r6, #0]
    2b8e:	2000      	movs	r0, #0
    2b90:	bd70      	pop	{r4, r5, r6, pc}
    2b92:	f000 fbba 	bl	330a <__malloc_lock>
    2b96:	4a23      	ldr	r2, [pc, #140]	; (2c24 <_malloc_r+0xb4>)
    2b98:	6814      	ldr	r4, [r2, #0]
    2b9a:	4621      	mov	r1, r4
    2b9c:	b991      	cbnz	r1, 2bc4 <_malloc_r+0x54>
    2b9e:	4c22      	ldr	r4, [pc, #136]	; (2c28 <_malloc_r+0xb8>)
    2ba0:	6823      	ldr	r3, [r4, #0]
    2ba2:	b91b      	cbnz	r3, 2bac <_malloc_r+0x3c>
    2ba4:	4630      	mov	r0, r6
    2ba6:	f000 fb27 	bl	31f8 <_sbrk_r>
    2baa:	6020      	str	r0, [r4, #0]
    2bac:	4629      	mov	r1, r5
    2bae:	4630      	mov	r0, r6
    2bb0:	f000 fb22 	bl	31f8 <_sbrk_r>
    2bb4:	1c43      	adds	r3, r0, #1
    2bb6:	d126      	bne.n	2c06 <_malloc_r+0x96>
    2bb8:	230c      	movs	r3, #12
    2bba:	6033      	str	r3, [r6, #0]
    2bbc:	4630      	mov	r0, r6
    2bbe:	f000 fba5 	bl	330c <__malloc_unlock>
    2bc2:	e7e4      	b.n	2b8e <_malloc_r+0x1e>
    2bc4:	680b      	ldr	r3, [r1, #0]
    2bc6:	1b5b      	subs	r3, r3, r5
    2bc8:	d41a      	bmi.n	2c00 <_malloc_r+0x90>
    2bca:	2b0b      	cmp	r3, #11
    2bcc:	d90f      	bls.n	2bee <_malloc_r+0x7e>
    2bce:	600b      	str	r3, [r1, #0]
    2bd0:	50cd      	str	r5, [r1, r3]
    2bd2:	18cc      	adds	r4, r1, r3
    2bd4:	4630      	mov	r0, r6
    2bd6:	f000 fb99 	bl	330c <__malloc_unlock>
    2bda:	f104 000b 	add.w	r0, r4, #11
    2bde:	1d23      	adds	r3, r4, #4
    2be0:	f020 0007 	bic.w	r0, r0, #7
    2be4:	1ac3      	subs	r3, r0, r3
    2be6:	d01b      	beq.n	2c20 <_malloc_r+0xb0>
    2be8:	425a      	negs	r2, r3
    2bea:	50e2      	str	r2, [r4, r3]
    2bec:	bd70      	pop	{r4, r5, r6, pc}
    2bee:	428c      	cmp	r4, r1
    2bf0:	bf0d      	iteet	eq
    2bf2:	6863      	ldreq	r3, [r4, #4]
    2bf4:	684b      	ldrne	r3, [r1, #4]
    2bf6:	6063      	strne	r3, [r4, #4]
    2bf8:	6013      	streq	r3, [r2, #0]
    2bfa:	bf18      	it	ne
    2bfc:	460c      	movne	r4, r1
    2bfe:	e7e9      	b.n	2bd4 <_malloc_r+0x64>
    2c00:	460c      	mov	r4, r1
    2c02:	6849      	ldr	r1, [r1, #4]
    2c04:	e7ca      	b.n	2b9c <_malloc_r+0x2c>
    2c06:	1cc4      	adds	r4, r0, #3
    2c08:	f024 0403 	bic.w	r4, r4, #3
    2c0c:	42a0      	cmp	r0, r4
    2c0e:	d005      	beq.n	2c1c <_malloc_r+0xac>
    2c10:	1a21      	subs	r1, r4, r0
    2c12:	4630      	mov	r0, r6
    2c14:	f000 faf0 	bl	31f8 <_sbrk_r>
    2c18:	3001      	adds	r0, #1
    2c1a:	d0cd      	beq.n	2bb8 <_malloc_r+0x48>
    2c1c:	6025      	str	r5, [r4, #0]
    2c1e:	e7d9      	b.n	2bd4 <_malloc_r+0x64>
    2c20:	bd70      	pop	{r4, r5, r6, pc}
    2c22:	bf00      	nop
    2c24:	20000100 	.word	0x20000100
    2c28:	20000104 	.word	0x20000104

00002c2c <__ssputs_r>:
    2c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2c30:	688e      	ldr	r6, [r1, #8]
    2c32:	429e      	cmp	r6, r3
    2c34:	4682      	mov	sl, r0
    2c36:	460c      	mov	r4, r1
    2c38:	4691      	mov	r9, r2
    2c3a:	4698      	mov	r8, r3
    2c3c:	d835      	bhi.n	2caa <__ssputs_r+0x7e>
    2c3e:	898a      	ldrh	r2, [r1, #12]
    2c40:	f412 6f90 	tst.w	r2, #1152	; 0x480
    2c44:	d031      	beq.n	2caa <__ssputs_r+0x7e>
    2c46:	6825      	ldr	r5, [r4, #0]
    2c48:	6909      	ldr	r1, [r1, #16]
    2c4a:	1a6f      	subs	r7, r5, r1
    2c4c:	6965      	ldr	r5, [r4, #20]
    2c4e:	2302      	movs	r3, #2
    2c50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    2c54:	fb95 f5f3 	sdiv	r5, r5, r3
    2c58:	f108 0301 	add.w	r3, r8, #1
    2c5c:	443b      	add	r3, r7
    2c5e:	429d      	cmp	r5, r3
    2c60:	bf38      	it	cc
    2c62:	461d      	movcc	r5, r3
    2c64:	0553      	lsls	r3, r2, #21
    2c66:	d531      	bpl.n	2ccc <__ssputs_r+0xa0>
    2c68:	4629      	mov	r1, r5
    2c6a:	f7ff ff81 	bl	2b70 <_malloc_r>
    2c6e:	4606      	mov	r6, r0
    2c70:	b950      	cbnz	r0, 2c88 <__ssputs_r+0x5c>
    2c72:	230c      	movs	r3, #12
    2c74:	f8ca 3000 	str.w	r3, [sl]
    2c78:	89a3      	ldrh	r3, [r4, #12]
    2c7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    2c7e:	81a3      	strh	r3, [r4, #12]
    2c80:	f04f 30ff 	mov.w	r0, #4294967295
    2c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2c88:	463a      	mov	r2, r7
    2c8a:	6921      	ldr	r1, [r4, #16]
    2c8c:	f000 fb18 	bl	32c0 <memcpy>
    2c90:	89a3      	ldrh	r3, [r4, #12]
    2c92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    2c96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    2c9a:	81a3      	strh	r3, [r4, #12]
    2c9c:	6126      	str	r6, [r4, #16]
    2c9e:	6165      	str	r5, [r4, #20]
    2ca0:	443e      	add	r6, r7
    2ca2:	1bed      	subs	r5, r5, r7
    2ca4:	6026      	str	r6, [r4, #0]
    2ca6:	60a5      	str	r5, [r4, #8]
    2ca8:	4646      	mov	r6, r8
    2caa:	4546      	cmp	r6, r8
    2cac:	bf28      	it	cs
    2cae:	4646      	movcs	r6, r8
    2cb0:	4632      	mov	r2, r6
    2cb2:	4649      	mov	r1, r9
    2cb4:	6820      	ldr	r0, [r4, #0]
    2cb6:	f000 fb0e 	bl	32d6 <memmove>
    2cba:	68a3      	ldr	r3, [r4, #8]
    2cbc:	1b9b      	subs	r3, r3, r6
    2cbe:	60a3      	str	r3, [r4, #8]
    2cc0:	6823      	ldr	r3, [r4, #0]
    2cc2:	441e      	add	r6, r3
    2cc4:	6026      	str	r6, [r4, #0]
    2cc6:	2000      	movs	r0, #0
    2cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2ccc:	462a      	mov	r2, r5
    2cce:	f000 fb6d 	bl	33ac <_realloc_r>
    2cd2:	4606      	mov	r6, r0
    2cd4:	2800      	cmp	r0, #0
    2cd6:	d1e1      	bne.n	2c9c <__ssputs_r+0x70>
    2cd8:	6921      	ldr	r1, [r4, #16]
    2cda:	4650      	mov	r0, sl
    2cdc:	f000 fb18 	bl	3310 <_free_r>
    2ce0:	e7c7      	b.n	2c72 <__ssputs_r+0x46>
	...

00002ce4 <_svfiprintf_r>:
    2ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2ce8:	b09d      	sub	sp, #116	; 0x74
    2cea:	4680      	mov	r8, r0
    2cec:	9303      	str	r3, [sp, #12]
    2cee:	898b      	ldrh	r3, [r1, #12]
    2cf0:	061c      	lsls	r4, r3, #24
    2cf2:	460d      	mov	r5, r1
    2cf4:	4616      	mov	r6, r2
    2cf6:	d50f      	bpl.n	2d18 <_svfiprintf_r+0x34>
    2cf8:	690b      	ldr	r3, [r1, #16]
    2cfa:	b96b      	cbnz	r3, 2d18 <_svfiprintf_r+0x34>
    2cfc:	2140      	movs	r1, #64	; 0x40
    2cfe:	f7ff ff37 	bl	2b70 <_malloc_r>
    2d02:	6028      	str	r0, [r5, #0]
    2d04:	6128      	str	r0, [r5, #16]
    2d06:	b928      	cbnz	r0, 2d14 <_svfiprintf_r+0x30>
    2d08:	230c      	movs	r3, #12
    2d0a:	f8c8 3000 	str.w	r3, [r8]
    2d0e:	f04f 30ff 	mov.w	r0, #4294967295
    2d12:	e0c5      	b.n	2ea0 <_svfiprintf_r+0x1bc>
    2d14:	2340      	movs	r3, #64	; 0x40
    2d16:	616b      	str	r3, [r5, #20]
    2d18:	2300      	movs	r3, #0
    2d1a:	9309      	str	r3, [sp, #36]	; 0x24
    2d1c:	2320      	movs	r3, #32
    2d1e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    2d22:	2330      	movs	r3, #48	; 0x30
    2d24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    2d28:	f04f 0b01 	mov.w	fp, #1
    2d2c:	4637      	mov	r7, r6
    2d2e:	463c      	mov	r4, r7
    2d30:	f814 3b01 	ldrb.w	r3, [r4], #1
    2d34:	2b00      	cmp	r3, #0
    2d36:	d13c      	bne.n	2db2 <_svfiprintf_r+0xce>
    2d38:	ebb7 0a06 	subs.w	sl, r7, r6
    2d3c:	d00b      	beq.n	2d56 <_svfiprintf_r+0x72>
    2d3e:	4653      	mov	r3, sl
    2d40:	4632      	mov	r2, r6
    2d42:	4629      	mov	r1, r5
    2d44:	4640      	mov	r0, r8
    2d46:	f7ff ff71 	bl	2c2c <__ssputs_r>
    2d4a:	3001      	adds	r0, #1
    2d4c:	f000 80a3 	beq.w	2e96 <_svfiprintf_r+0x1b2>
    2d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2d52:	4453      	add	r3, sl
    2d54:	9309      	str	r3, [sp, #36]	; 0x24
    2d56:	783b      	ldrb	r3, [r7, #0]
    2d58:	2b00      	cmp	r3, #0
    2d5a:	f000 809c 	beq.w	2e96 <_svfiprintf_r+0x1b2>
    2d5e:	2300      	movs	r3, #0
    2d60:	f04f 32ff 	mov.w	r2, #4294967295
    2d64:	9304      	str	r3, [sp, #16]
    2d66:	9307      	str	r3, [sp, #28]
    2d68:	9205      	str	r2, [sp, #20]
    2d6a:	9306      	str	r3, [sp, #24]
    2d6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    2d70:	931a      	str	r3, [sp, #104]	; 0x68
    2d72:	2205      	movs	r2, #5
    2d74:	7821      	ldrb	r1, [r4, #0]
    2d76:	4850      	ldr	r0, [pc, #320]	; (2eb8 <_svfiprintf_r+0x1d4>)
    2d78:	f000 fa52 	bl	3220 <memchr>
    2d7c:	1c67      	adds	r7, r4, #1
    2d7e:	9b04      	ldr	r3, [sp, #16]
    2d80:	b9d8      	cbnz	r0, 2dba <_svfiprintf_r+0xd6>
    2d82:	06d9      	lsls	r1, r3, #27
    2d84:	bf44      	itt	mi
    2d86:	2220      	movmi	r2, #32
    2d88:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    2d8c:	071a      	lsls	r2, r3, #28
    2d8e:	bf44      	itt	mi
    2d90:	222b      	movmi	r2, #43	; 0x2b
    2d92:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    2d96:	7822      	ldrb	r2, [r4, #0]
    2d98:	2a2a      	cmp	r2, #42	; 0x2a
    2d9a:	d016      	beq.n	2dca <_svfiprintf_r+0xe6>
    2d9c:	9a07      	ldr	r2, [sp, #28]
    2d9e:	2100      	movs	r1, #0
    2da0:	200a      	movs	r0, #10
    2da2:	4627      	mov	r7, r4
    2da4:	3401      	adds	r4, #1
    2da6:	783b      	ldrb	r3, [r7, #0]
    2da8:	3b30      	subs	r3, #48	; 0x30
    2daa:	2b09      	cmp	r3, #9
    2dac:	d951      	bls.n	2e52 <_svfiprintf_r+0x16e>
    2dae:	b1c9      	cbz	r1, 2de4 <_svfiprintf_r+0x100>
    2db0:	e011      	b.n	2dd6 <_svfiprintf_r+0xf2>
    2db2:	2b25      	cmp	r3, #37	; 0x25
    2db4:	d0c0      	beq.n	2d38 <_svfiprintf_r+0x54>
    2db6:	4627      	mov	r7, r4
    2db8:	e7b9      	b.n	2d2e <_svfiprintf_r+0x4a>
    2dba:	4a3f      	ldr	r2, [pc, #252]	; (2eb8 <_svfiprintf_r+0x1d4>)
    2dbc:	1a80      	subs	r0, r0, r2
    2dbe:	fa0b f000 	lsl.w	r0, fp, r0
    2dc2:	4318      	orrs	r0, r3
    2dc4:	9004      	str	r0, [sp, #16]
    2dc6:	463c      	mov	r4, r7
    2dc8:	e7d3      	b.n	2d72 <_svfiprintf_r+0x8e>
    2dca:	9a03      	ldr	r2, [sp, #12]
    2dcc:	1d11      	adds	r1, r2, #4
    2dce:	6812      	ldr	r2, [r2, #0]
    2dd0:	9103      	str	r1, [sp, #12]
    2dd2:	2a00      	cmp	r2, #0
    2dd4:	db01      	blt.n	2dda <_svfiprintf_r+0xf6>
    2dd6:	9207      	str	r2, [sp, #28]
    2dd8:	e004      	b.n	2de4 <_svfiprintf_r+0x100>
    2dda:	4252      	negs	r2, r2
    2ddc:	f043 0302 	orr.w	r3, r3, #2
    2de0:	9207      	str	r2, [sp, #28]
    2de2:	9304      	str	r3, [sp, #16]
    2de4:	783b      	ldrb	r3, [r7, #0]
    2de6:	2b2e      	cmp	r3, #46	; 0x2e
    2de8:	d10e      	bne.n	2e08 <_svfiprintf_r+0x124>
    2dea:	787b      	ldrb	r3, [r7, #1]
    2dec:	2b2a      	cmp	r3, #42	; 0x2a
    2dee:	f107 0101 	add.w	r1, r7, #1
    2df2:	d132      	bne.n	2e5a <_svfiprintf_r+0x176>
    2df4:	9b03      	ldr	r3, [sp, #12]
    2df6:	1d1a      	adds	r2, r3, #4
    2df8:	681b      	ldr	r3, [r3, #0]
    2dfa:	9203      	str	r2, [sp, #12]
    2dfc:	2b00      	cmp	r3, #0
    2dfe:	bfb8      	it	lt
    2e00:	f04f 33ff 	movlt.w	r3, #4294967295
    2e04:	3702      	adds	r7, #2
    2e06:	9305      	str	r3, [sp, #20]
    2e08:	4c2c      	ldr	r4, [pc, #176]	; (2ebc <_svfiprintf_r+0x1d8>)
    2e0a:	7839      	ldrb	r1, [r7, #0]
    2e0c:	2203      	movs	r2, #3
    2e0e:	4620      	mov	r0, r4
    2e10:	f000 fa06 	bl	3220 <memchr>
    2e14:	b138      	cbz	r0, 2e26 <_svfiprintf_r+0x142>
    2e16:	2340      	movs	r3, #64	; 0x40
    2e18:	1b00      	subs	r0, r0, r4
    2e1a:	fa03 f000 	lsl.w	r0, r3, r0
    2e1e:	9b04      	ldr	r3, [sp, #16]
    2e20:	4303      	orrs	r3, r0
    2e22:	9304      	str	r3, [sp, #16]
    2e24:	3701      	adds	r7, #1
    2e26:	7839      	ldrb	r1, [r7, #0]
    2e28:	4825      	ldr	r0, [pc, #148]	; (2ec0 <_svfiprintf_r+0x1dc>)
    2e2a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    2e2e:	2206      	movs	r2, #6
    2e30:	1c7e      	adds	r6, r7, #1
    2e32:	f000 f9f5 	bl	3220 <memchr>
    2e36:	2800      	cmp	r0, #0
    2e38:	d035      	beq.n	2ea6 <_svfiprintf_r+0x1c2>
    2e3a:	4b22      	ldr	r3, [pc, #136]	; (2ec4 <_svfiprintf_r+0x1e0>)
    2e3c:	b9fb      	cbnz	r3, 2e7e <_svfiprintf_r+0x19a>
    2e3e:	9b03      	ldr	r3, [sp, #12]
    2e40:	3307      	adds	r3, #7
    2e42:	f023 0307 	bic.w	r3, r3, #7
    2e46:	3308      	adds	r3, #8
    2e48:	9303      	str	r3, [sp, #12]
    2e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2e4c:	444b      	add	r3, r9
    2e4e:	9309      	str	r3, [sp, #36]	; 0x24
    2e50:	e76c      	b.n	2d2c <_svfiprintf_r+0x48>
    2e52:	fb00 3202 	mla	r2, r0, r2, r3
    2e56:	2101      	movs	r1, #1
    2e58:	e7a3      	b.n	2da2 <_svfiprintf_r+0xbe>
    2e5a:	2300      	movs	r3, #0
    2e5c:	9305      	str	r3, [sp, #20]
    2e5e:	4618      	mov	r0, r3
    2e60:	240a      	movs	r4, #10
    2e62:	460f      	mov	r7, r1
    2e64:	3101      	adds	r1, #1
    2e66:	783a      	ldrb	r2, [r7, #0]
    2e68:	3a30      	subs	r2, #48	; 0x30
    2e6a:	2a09      	cmp	r2, #9
    2e6c:	d903      	bls.n	2e76 <_svfiprintf_r+0x192>
    2e6e:	2b00      	cmp	r3, #0
    2e70:	d0ca      	beq.n	2e08 <_svfiprintf_r+0x124>
    2e72:	9005      	str	r0, [sp, #20]
    2e74:	e7c8      	b.n	2e08 <_svfiprintf_r+0x124>
    2e76:	fb04 2000 	mla	r0, r4, r0, r2
    2e7a:	2301      	movs	r3, #1
    2e7c:	e7f1      	b.n	2e62 <_svfiprintf_r+0x17e>
    2e7e:	ab03      	add	r3, sp, #12
    2e80:	9300      	str	r3, [sp, #0]
    2e82:	462a      	mov	r2, r5
    2e84:	4b10      	ldr	r3, [pc, #64]	; (2ec8 <_svfiprintf_r+0x1e4>)
    2e86:	a904      	add	r1, sp, #16
    2e88:	4640      	mov	r0, r8
    2e8a:	f3af 8000 	nop.w
    2e8e:	f1b0 3fff 	cmp.w	r0, #4294967295
    2e92:	4681      	mov	r9, r0
    2e94:	d1d9      	bne.n	2e4a <_svfiprintf_r+0x166>
    2e96:	89ab      	ldrh	r3, [r5, #12]
    2e98:	065b      	lsls	r3, r3, #25
    2e9a:	f53f af38 	bmi.w	2d0e <_svfiprintf_r+0x2a>
    2e9e:	9809      	ldr	r0, [sp, #36]	; 0x24
    2ea0:	b01d      	add	sp, #116	; 0x74
    2ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2ea6:	ab03      	add	r3, sp, #12
    2ea8:	9300      	str	r3, [sp, #0]
    2eaa:	462a      	mov	r2, r5
    2eac:	4b06      	ldr	r3, [pc, #24]	; (2ec8 <_svfiprintf_r+0x1e4>)
    2eae:	a904      	add	r1, sp, #16
    2eb0:	4640      	mov	r0, r8
    2eb2:	f000 f881 	bl	2fb8 <_printf_i>
    2eb6:	e7ea      	b.n	2e8e <_svfiprintf_r+0x1aa>
    2eb8:	00003580 	.word	0x00003580
    2ebc:	00003586 	.word	0x00003586
    2ec0:	0000358a 	.word	0x0000358a
    2ec4:	00000000 	.word	0x00000000
    2ec8:	00002c2d 	.word	0x00002c2d

00002ecc <_printf_common>:
    2ecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2ed0:	4691      	mov	r9, r2
    2ed2:	461f      	mov	r7, r3
    2ed4:	688a      	ldr	r2, [r1, #8]
    2ed6:	690b      	ldr	r3, [r1, #16]
    2ed8:	f8dd 8020 	ldr.w	r8, [sp, #32]
    2edc:	4293      	cmp	r3, r2
    2ede:	bfb8      	it	lt
    2ee0:	4613      	movlt	r3, r2
    2ee2:	f8c9 3000 	str.w	r3, [r9]
    2ee6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    2eea:	4606      	mov	r6, r0
    2eec:	460c      	mov	r4, r1
    2eee:	b112      	cbz	r2, 2ef6 <_printf_common+0x2a>
    2ef0:	3301      	adds	r3, #1
    2ef2:	f8c9 3000 	str.w	r3, [r9]
    2ef6:	6823      	ldr	r3, [r4, #0]
    2ef8:	0699      	lsls	r1, r3, #26
    2efa:	bf42      	ittt	mi
    2efc:	f8d9 3000 	ldrmi.w	r3, [r9]
    2f00:	3302      	addmi	r3, #2
    2f02:	f8c9 3000 	strmi.w	r3, [r9]
    2f06:	6825      	ldr	r5, [r4, #0]
    2f08:	f015 0506 	ands.w	r5, r5, #6
    2f0c:	d107      	bne.n	2f1e <_printf_common+0x52>
    2f0e:	f104 0a19 	add.w	sl, r4, #25
    2f12:	68e3      	ldr	r3, [r4, #12]
    2f14:	f8d9 2000 	ldr.w	r2, [r9]
    2f18:	1a9b      	subs	r3, r3, r2
    2f1a:	429d      	cmp	r5, r3
    2f1c:	db29      	blt.n	2f72 <_printf_common+0xa6>
    2f1e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    2f22:	6822      	ldr	r2, [r4, #0]
    2f24:	3300      	adds	r3, #0
    2f26:	bf18      	it	ne
    2f28:	2301      	movne	r3, #1
    2f2a:	0692      	lsls	r2, r2, #26
    2f2c:	d42e      	bmi.n	2f8c <_printf_common+0xc0>
    2f2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
    2f32:	4639      	mov	r1, r7
    2f34:	4630      	mov	r0, r6
    2f36:	47c0      	blx	r8
    2f38:	3001      	adds	r0, #1
    2f3a:	d021      	beq.n	2f80 <_printf_common+0xb4>
    2f3c:	6823      	ldr	r3, [r4, #0]
    2f3e:	68e5      	ldr	r5, [r4, #12]
    2f40:	f8d9 2000 	ldr.w	r2, [r9]
    2f44:	f003 0306 	and.w	r3, r3, #6
    2f48:	2b04      	cmp	r3, #4
    2f4a:	bf08      	it	eq
    2f4c:	1aad      	subeq	r5, r5, r2
    2f4e:	68a3      	ldr	r3, [r4, #8]
    2f50:	6922      	ldr	r2, [r4, #16]
    2f52:	bf0c      	ite	eq
    2f54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    2f58:	2500      	movne	r5, #0
    2f5a:	4293      	cmp	r3, r2
    2f5c:	bfc4      	itt	gt
    2f5e:	1a9b      	subgt	r3, r3, r2
    2f60:	18ed      	addgt	r5, r5, r3
    2f62:	f04f 0900 	mov.w	r9, #0
    2f66:	341a      	adds	r4, #26
    2f68:	454d      	cmp	r5, r9
    2f6a:	d11b      	bne.n	2fa4 <_printf_common+0xd8>
    2f6c:	2000      	movs	r0, #0
    2f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2f72:	2301      	movs	r3, #1
    2f74:	4652      	mov	r2, sl
    2f76:	4639      	mov	r1, r7
    2f78:	4630      	mov	r0, r6
    2f7a:	47c0      	blx	r8
    2f7c:	3001      	adds	r0, #1
    2f7e:	d103      	bne.n	2f88 <_printf_common+0xbc>
    2f80:	f04f 30ff 	mov.w	r0, #4294967295
    2f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    2f88:	3501      	adds	r5, #1
    2f8a:	e7c2      	b.n	2f12 <_printf_common+0x46>
    2f8c:	18e1      	adds	r1, r4, r3
    2f8e:	1c5a      	adds	r2, r3, #1
    2f90:	2030      	movs	r0, #48	; 0x30
    2f92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    2f96:	4422      	add	r2, r4
    2f98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    2f9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    2fa0:	3302      	adds	r3, #2
    2fa2:	e7c4      	b.n	2f2e <_printf_common+0x62>
    2fa4:	2301      	movs	r3, #1
    2fa6:	4622      	mov	r2, r4
    2fa8:	4639      	mov	r1, r7
    2faa:	4630      	mov	r0, r6
    2fac:	47c0      	blx	r8
    2fae:	3001      	adds	r0, #1
    2fb0:	d0e6      	beq.n	2f80 <_printf_common+0xb4>
    2fb2:	f109 0901 	add.w	r9, r9, #1
    2fb6:	e7d7      	b.n	2f68 <_printf_common+0x9c>

00002fb8 <_printf_i>:
    2fb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2fbc:	4617      	mov	r7, r2
    2fbe:	7e0a      	ldrb	r2, [r1, #24]
    2fc0:	b085      	sub	sp, #20
    2fc2:	2a6e      	cmp	r2, #110	; 0x6e
    2fc4:	4698      	mov	r8, r3
    2fc6:	4606      	mov	r6, r0
    2fc8:	460c      	mov	r4, r1
    2fca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2fcc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    2fd0:	f000 80bc 	beq.w	314c <_printf_i+0x194>
    2fd4:	d81a      	bhi.n	300c <_printf_i+0x54>
    2fd6:	2a63      	cmp	r2, #99	; 0x63
    2fd8:	d02e      	beq.n	3038 <_printf_i+0x80>
    2fda:	d80a      	bhi.n	2ff2 <_printf_i+0x3a>
    2fdc:	2a00      	cmp	r2, #0
    2fde:	f000 80c8 	beq.w	3172 <_printf_i+0x1ba>
    2fe2:	2a58      	cmp	r2, #88	; 0x58
    2fe4:	f000 808a 	beq.w	30fc <_printf_i+0x144>
    2fe8:	f104 0542 	add.w	r5, r4, #66	; 0x42
    2fec:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    2ff0:	e02a      	b.n	3048 <_printf_i+0x90>
    2ff2:	2a64      	cmp	r2, #100	; 0x64
    2ff4:	d001      	beq.n	2ffa <_printf_i+0x42>
    2ff6:	2a69      	cmp	r2, #105	; 0x69
    2ff8:	d1f6      	bne.n	2fe8 <_printf_i+0x30>
    2ffa:	6821      	ldr	r1, [r4, #0]
    2ffc:	681a      	ldr	r2, [r3, #0]
    2ffe:	f011 0f80 	tst.w	r1, #128	; 0x80
    3002:	d023      	beq.n	304c <_printf_i+0x94>
    3004:	1d11      	adds	r1, r2, #4
    3006:	6019      	str	r1, [r3, #0]
    3008:	6813      	ldr	r3, [r2, #0]
    300a:	e027      	b.n	305c <_printf_i+0xa4>
    300c:	2a73      	cmp	r2, #115	; 0x73
    300e:	f000 80b4 	beq.w	317a <_printf_i+0x1c2>
    3012:	d808      	bhi.n	3026 <_printf_i+0x6e>
    3014:	2a6f      	cmp	r2, #111	; 0x6f
    3016:	d02a      	beq.n	306e <_printf_i+0xb6>
    3018:	2a70      	cmp	r2, #112	; 0x70
    301a:	d1e5      	bne.n	2fe8 <_printf_i+0x30>
    301c:	680a      	ldr	r2, [r1, #0]
    301e:	f042 0220 	orr.w	r2, r2, #32
    3022:	600a      	str	r2, [r1, #0]
    3024:	e003      	b.n	302e <_printf_i+0x76>
    3026:	2a75      	cmp	r2, #117	; 0x75
    3028:	d021      	beq.n	306e <_printf_i+0xb6>
    302a:	2a78      	cmp	r2, #120	; 0x78
    302c:	d1dc      	bne.n	2fe8 <_printf_i+0x30>
    302e:	2278      	movs	r2, #120	; 0x78
    3030:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    3034:	496e      	ldr	r1, [pc, #440]	; (31f0 <_printf_i+0x238>)
    3036:	e064      	b.n	3102 <_printf_i+0x14a>
    3038:	681a      	ldr	r2, [r3, #0]
    303a:	f101 0542 	add.w	r5, r1, #66	; 0x42
    303e:	1d11      	adds	r1, r2, #4
    3040:	6019      	str	r1, [r3, #0]
    3042:	6813      	ldr	r3, [r2, #0]
    3044:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    3048:	2301      	movs	r3, #1
    304a:	e0a3      	b.n	3194 <_printf_i+0x1dc>
    304c:	f011 0f40 	tst.w	r1, #64	; 0x40
    3050:	f102 0104 	add.w	r1, r2, #4
    3054:	6019      	str	r1, [r3, #0]
    3056:	d0d7      	beq.n	3008 <_printf_i+0x50>
    3058:	f9b2 3000 	ldrsh.w	r3, [r2]
    305c:	2b00      	cmp	r3, #0
    305e:	da03      	bge.n	3068 <_printf_i+0xb0>
    3060:	222d      	movs	r2, #45	; 0x2d
    3062:	425b      	negs	r3, r3
    3064:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    3068:	4962      	ldr	r1, [pc, #392]	; (31f4 <_printf_i+0x23c>)
    306a:	220a      	movs	r2, #10
    306c:	e017      	b.n	309e <_printf_i+0xe6>
    306e:	6820      	ldr	r0, [r4, #0]
    3070:	6819      	ldr	r1, [r3, #0]
    3072:	f010 0f80 	tst.w	r0, #128	; 0x80
    3076:	d003      	beq.n	3080 <_printf_i+0xc8>
    3078:	1d08      	adds	r0, r1, #4
    307a:	6018      	str	r0, [r3, #0]
    307c:	680b      	ldr	r3, [r1, #0]
    307e:	e006      	b.n	308e <_printf_i+0xd6>
    3080:	f010 0f40 	tst.w	r0, #64	; 0x40
    3084:	f101 0004 	add.w	r0, r1, #4
    3088:	6018      	str	r0, [r3, #0]
    308a:	d0f7      	beq.n	307c <_printf_i+0xc4>
    308c:	880b      	ldrh	r3, [r1, #0]
    308e:	4959      	ldr	r1, [pc, #356]	; (31f4 <_printf_i+0x23c>)
    3090:	2a6f      	cmp	r2, #111	; 0x6f
    3092:	bf14      	ite	ne
    3094:	220a      	movne	r2, #10
    3096:	2208      	moveq	r2, #8
    3098:	2000      	movs	r0, #0
    309a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    309e:	6865      	ldr	r5, [r4, #4]
    30a0:	60a5      	str	r5, [r4, #8]
    30a2:	2d00      	cmp	r5, #0
    30a4:	f2c0 809c 	blt.w	31e0 <_printf_i+0x228>
    30a8:	6820      	ldr	r0, [r4, #0]
    30aa:	f020 0004 	bic.w	r0, r0, #4
    30ae:	6020      	str	r0, [r4, #0]
    30b0:	2b00      	cmp	r3, #0
    30b2:	d13f      	bne.n	3134 <_printf_i+0x17c>
    30b4:	2d00      	cmp	r5, #0
    30b6:	f040 8095 	bne.w	31e4 <_printf_i+0x22c>
    30ba:	4675      	mov	r5, lr
    30bc:	2a08      	cmp	r2, #8
    30be:	d10b      	bne.n	30d8 <_printf_i+0x120>
    30c0:	6823      	ldr	r3, [r4, #0]
    30c2:	07da      	lsls	r2, r3, #31
    30c4:	d508      	bpl.n	30d8 <_printf_i+0x120>
    30c6:	6923      	ldr	r3, [r4, #16]
    30c8:	6862      	ldr	r2, [r4, #4]
    30ca:	429a      	cmp	r2, r3
    30cc:	bfde      	ittt	le
    30ce:	2330      	movle	r3, #48	; 0x30
    30d0:	f805 3c01 	strble.w	r3, [r5, #-1]
    30d4:	f105 35ff 	addle.w	r5, r5, #4294967295
    30d8:	ebae 0305 	sub.w	r3, lr, r5
    30dc:	6123      	str	r3, [r4, #16]
    30de:	f8cd 8000 	str.w	r8, [sp]
    30e2:	463b      	mov	r3, r7
    30e4:	aa03      	add	r2, sp, #12
    30e6:	4621      	mov	r1, r4
    30e8:	4630      	mov	r0, r6
    30ea:	f7ff feef 	bl	2ecc <_printf_common>
    30ee:	3001      	adds	r0, #1
    30f0:	d155      	bne.n	319e <_printf_i+0x1e6>
    30f2:	f04f 30ff 	mov.w	r0, #4294967295
    30f6:	b005      	add	sp, #20
    30f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    30fc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    3100:	493c      	ldr	r1, [pc, #240]	; (31f4 <_printf_i+0x23c>)
    3102:	6822      	ldr	r2, [r4, #0]
    3104:	6818      	ldr	r0, [r3, #0]
    3106:	f012 0f80 	tst.w	r2, #128	; 0x80
    310a:	f100 0504 	add.w	r5, r0, #4
    310e:	601d      	str	r5, [r3, #0]
    3110:	d001      	beq.n	3116 <_printf_i+0x15e>
    3112:	6803      	ldr	r3, [r0, #0]
    3114:	e002      	b.n	311c <_printf_i+0x164>
    3116:	0655      	lsls	r5, r2, #25
    3118:	d5fb      	bpl.n	3112 <_printf_i+0x15a>
    311a:	8803      	ldrh	r3, [r0, #0]
    311c:	07d0      	lsls	r0, r2, #31
    311e:	bf44      	itt	mi
    3120:	f042 0220 	orrmi.w	r2, r2, #32
    3124:	6022      	strmi	r2, [r4, #0]
    3126:	b91b      	cbnz	r3, 3130 <_printf_i+0x178>
    3128:	6822      	ldr	r2, [r4, #0]
    312a:	f022 0220 	bic.w	r2, r2, #32
    312e:	6022      	str	r2, [r4, #0]
    3130:	2210      	movs	r2, #16
    3132:	e7b1      	b.n	3098 <_printf_i+0xe0>
    3134:	4675      	mov	r5, lr
    3136:	fbb3 f0f2 	udiv	r0, r3, r2
    313a:	fb02 3310 	mls	r3, r2, r0, r3
    313e:	5ccb      	ldrb	r3, [r1, r3]
    3140:	f805 3d01 	strb.w	r3, [r5, #-1]!
    3144:	4603      	mov	r3, r0
    3146:	2800      	cmp	r0, #0
    3148:	d1f5      	bne.n	3136 <_printf_i+0x17e>
    314a:	e7b7      	b.n	30bc <_printf_i+0x104>
    314c:	6808      	ldr	r0, [r1, #0]
    314e:	681a      	ldr	r2, [r3, #0]
    3150:	6949      	ldr	r1, [r1, #20]
    3152:	f010 0f80 	tst.w	r0, #128	; 0x80
    3156:	d004      	beq.n	3162 <_printf_i+0x1aa>
    3158:	1d10      	adds	r0, r2, #4
    315a:	6018      	str	r0, [r3, #0]
    315c:	6813      	ldr	r3, [r2, #0]
    315e:	6019      	str	r1, [r3, #0]
    3160:	e007      	b.n	3172 <_printf_i+0x1ba>
    3162:	f010 0f40 	tst.w	r0, #64	; 0x40
    3166:	f102 0004 	add.w	r0, r2, #4
    316a:	6018      	str	r0, [r3, #0]
    316c:	6813      	ldr	r3, [r2, #0]
    316e:	d0f6      	beq.n	315e <_printf_i+0x1a6>
    3170:	8019      	strh	r1, [r3, #0]
    3172:	2300      	movs	r3, #0
    3174:	6123      	str	r3, [r4, #16]
    3176:	4675      	mov	r5, lr
    3178:	e7b1      	b.n	30de <_printf_i+0x126>
    317a:	681a      	ldr	r2, [r3, #0]
    317c:	1d11      	adds	r1, r2, #4
    317e:	6019      	str	r1, [r3, #0]
    3180:	6815      	ldr	r5, [r2, #0]
    3182:	6862      	ldr	r2, [r4, #4]
    3184:	2100      	movs	r1, #0
    3186:	4628      	mov	r0, r5
    3188:	f000 f84a 	bl	3220 <memchr>
    318c:	b108      	cbz	r0, 3192 <_printf_i+0x1da>
    318e:	1b40      	subs	r0, r0, r5
    3190:	6060      	str	r0, [r4, #4]
    3192:	6863      	ldr	r3, [r4, #4]
    3194:	6123      	str	r3, [r4, #16]
    3196:	2300      	movs	r3, #0
    3198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    319c:	e79f      	b.n	30de <_printf_i+0x126>
    319e:	6923      	ldr	r3, [r4, #16]
    31a0:	462a      	mov	r2, r5
    31a2:	4639      	mov	r1, r7
    31a4:	4630      	mov	r0, r6
    31a6:	47c0      	blx	r8
    31a8:	3001      	adds	r0, #1
    31aa:	d0a2      	beq.n	30f2 <_printf_i+0x13a>
    31ac:	6823      	ldr	r3, [r4, #0]
    31ae:	079b      	lsls	r3, r3, #30
    31b0:	d507      	bpl.n	31c2 <_printf_i+0x20a>
    31b2:	2500      	movs	r5, #0
    31b4:	f104 0919 	add.w	r9, r4, #25
    31b8:	68e3      	ldr	r3, [r4, #12]
    31ba:	9a03      	ldr	r2, [sp, #12]
    31bc:	1a9b      	subs	r3, r3, r2
    31be:	429d      	cmp	r5, r3
    31c0:	db05      	blt.n	31ce <_printf_i+0x216>
    31c2:	68e0      	ldr	r0, [r4, #12]
    31c4:	9b03      	ldr	r3, [sp, #12]
    31c6:	4298      	cmp	r0, r3
    31c8:	bfb8      	it	lt
    31ca:	4618      	movlt	r0, r3
    31cc:	e793      	b.n	30f6 <_printf_i+0x13e>
    31ce:	2301      	movs	r3, #1
    31d0:	464a      	mov	r2, r9
    31d2:	4639      	mov	r1, r7
    31d4:	4630      	mov	r0, r6
    31d6:	47c0      	blx	r8
    31d8:	3001      	adds	r0, #1
    31da:	d08a      	beq.n	30f2 <_printf_i+0x13a>
    31dc:	3501      	adds	r5, #1
    31de:	e7eb      	b.n	31b8 <_printf_i+0x200>
    31e0:	2b00      	cmp	r3, #0
    31e2:	d1a7      	bne.n	3134 <_printf_i+0x17c>
    31e4:	780b      	ldrb	r3, [r1, #0]
    31e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    31ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
    31ee:	e765      	b.n	30bc <_printf_i+0x104>
    31f0:	000035a2 	.word	0x000035a2
    31f4:	00003591 	.word	0x00003591

000031f8 <_sbrk_r>:
    31f8:	b538      	push	{r3, r4, r5, lr}
    31fa:	4c06      	ldr	r4, [pc, #24]	; (3214 <_sbrk_r+0x1c>)
    31fc:	2300      	movs	r3, #0
    31fe:	4605      	mov	r5, r0
    3200:	4608      	mov	r0, r1
    3202:	6023      	str	r3, [r4, #0]
    3204:	f7fe f97e 	bl	1504 <_sbrk>
    3208:	1c43      	adds	r3, r0, #1
    320a:	d102      	bne.n	3212 <_sbrk_r+0x1a>
    320c:	6823      	ldr	r3, [r4, #0]
    320e:	b103      	cbz	r3, 3212 <_sbrk_r+0x1a>
    3210:	602b      	str	r3, [r5, #0]
    3212:	bd38      	pop	{r3, r4, r5, pc}
    3214:	20000160 	.word	0x20000160
	...

00003220 <memchr>:
    3220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    3224:	2a10      	cmp	r2, #16
    3226:	db2b      	blt.n	3280 <memchr+0x60>
    3228:	f010 0f07 	tst.w	r0, #7
    322c:	d008      	beq.n	3240 <memchr+0x20>
    322e:	f810 3b01 	ldrb.w	r3, [r0], #1
    3232:	3a01      	subs	r2, #1
    3234:	428b      	cmp	r3, r1
    3236:	d02d      	beq.n	3294 <memchr+0x74>
    3238:	f010 0f07 	tst.w	r0, #7
    323c:	b342      	cbz	r2, 3290 <memchr+0x70>
    323e:	d1f6      	bne.n	322e <memchr+0xe>
    3240:	b4f0      	push	{r4, r5, r6, r7}
    3242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    3246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    324a:	f022 0407 	bic.w	r4, r2, #7
    324e:	f07f 0700 	mvns.w	r7, #0
    3252:	2300      	movs	r3, #0
    3254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    3258:	3c08      	subs	r4, #8
    325a:	ea85 0501 	eor.w	r5, r5, r1
    325e:	ea86 0601 	eor.w	r6, r6, r1
    3262:	fa85 f547 	uadd8	r5, r5, r7
    3266:	faa3 f587 	sel	r5, r3, r7
    326a:	fa86 f647 	uadd8	r6, r6, r7
    326e:	faa5 f687 	sel	r6, r5, r7
    3272:	b98e      	cbnz	r6, 3298 <memchr+0x78>
    3274:	d1ee      	bne.n	3254 <memchr+0x34>
    3276:	bcf0      	pop	{r4, r5, r6, r7}
    3278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    327c:	f002 0207 	and.w	r2, r2, #7
    3280:	b132      	cbz	r2, 3290 <memchr+0x70>
    3282:	f810 3b01 	ldrb.w	r3, [r0], #1
    3286:	3a01      	subs	r2, #1
    3288:	ea83 0301 	eor.w	r3, r3, r1
    328c:	b113      	cbz	r3, 3294 <memchr+0x74>
    328e:	d1f8      	bne.n	3282 <memchr+0x62>
    3290:	2000      	movs	r0, #0
    3292:	4770      	bx	lr
    3294:	3801      	subs	r0, #1
    3296:	4770      	bx	lr
    3298:	2d00      	cmp	r5, #0
    329a:	bf06      	itte	eq
    329c:	4635      	moveq	r5, r6
    329e:	3803      	subeq	r0, #3
    32a0:	3807      	subne	r0, #7
    32a2:	f015 0f01 	tst.w	r5, #1
    32a6:	d107      	bne.n	32b8 <memchr+0x98>
    32a8:	3001      	adds	r0, #1
    32aa:	f415 7f80 	tst.w	r5, #256	; 0x100
    32ae:	bf02      	ittt	eq
    32b0:	3001      	addeq	r0, #1
    32b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    32b6:	3001      	addeq	r0, #1
    32b8:	bcf0      	pop	{r4, r5, r6, r7}
    32ba:	3801      	subs	r0, #1
    32bc:	4770      	bx	lr
    32be:	bf00      	nop

000032c0 <memcpy>:
    32c0:	b510      	push	{r4, lr}
    32c2:	1e43      	subs	r3, r0, #1
    32c4:	440a      	add	r2, r1
    32c6:	4291      	cmp	r1, r2
    32c8:	d100      	bne.n	32cc <memcpy+0xc>
    32ca:	bd10      	pop	{r4, pc}
    32cc:	f811 4b01 	ldrb.w	r4, [r1], #1
    32d0:	f803 4f01 	strb.w	r4, [r3, #1]!
    32d4:	e7f7      	b.n	32c6 <memcpy+0x6>

000032d6 <memmove>:
    32d6:	4288      	cmp	r0, r1
    32d8:	b510      	push	{r4, lr}
    32da:	eb01 0302 	add.w	r3, r1, r2
    32de:	d803      	bhi.n	32e8 <memmove+0x12>
    32e0:	1e42      	subs	r2, r0, #1
    32e2:	4299      	cmp	r1, r3
    32e4:	d10c      	bne.n	3300 <memmove+0x2a>
    32e6:	bd10      	pop	{r4, pc}
    32e8:	4298      	cmp	r0, r3
    32ea:	d2f9      	bcs.n	32e0 <memmove+0xa>
    32ec:	1881      	adds	r1, r0, r2
    32ee:	1ad2      	subs	r2, r2, r3
    32f0:	42d3      	cmn	r3, r2
    32f2:	d100      	bne.n	32f6 <memmove+0x20>
    32f4:	bd10      	pop	{r4, pc}
    32f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    32fa:	f801 4d01 	strb.w	r4, [r1, #-1]!
    32fe:	e7f7      	b.n	32f0 <memmove+0x1a>
    3300:	f811 4b01 	ldrb.w	r4, [r1], #1
    3304:	f802 4f01 	strb.w	r4, [r2, #1]!
    3308:	e7eb      	b.n	32e2 <memmove+0xc>

0000330a <__malloc_lock>:
    330a:	4770      	bx	lr

0000330c <__malloc_unlock>:
    330c:	4770      	bx	lr
	...

00003310 <_free_r>:
    3310:	b538      	push	{r3, r4, r5, lr}
    3312:	4605      	mov	r5, r0
    3314:	2900      	cmp	r1, #0
    3316:	d045      	beq.n	33a4 <_free_r+0x94>
    3318:	f851 3c04 	ldr.w	r3, [r1, #-4]
    331c:	1f0c      	subs	r4, r1, #4
    331e:	2b00      	cmp	r3, #0
    3320:	bfb8      	it	lt
    3322:	18e4      	addlt	r4, r4, r3
    3324:	f7ff fff1 	bl	330a <__malloc_lock>
    3328:	4a1f      	ldr	r2, [pc, #124]	; (33a8 <_free_r+0x98>)
    332a:	6813      	ldr	r3, [r2, #0]
    332c:	4610      	mov	r0, r2
    332e:	b933      	cbnz	r3, 333e <_free_r+0x2e>
    3330:	6063      	str	r3, [r4, #4]
    3332:	6014      	str	r4, [r2, #0]
    3334:	4628      	mov	r0, r5
    3336:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    333a:	f7ff bfe7 	b.w	330c <__malloc_unlock>
    333e:	42a3      	cmp	r3, r4
    3340:	d90c      	bls.n	335c <_free_r+0x4c>
    3342:	6821      	ldr	r1, [r4, #0]
    3344:	1862      	adds	r2, r4, r1
    3346:	4293      	cmp	r3, r2
    3348:	bf04      	itt	eq
    334a:	681a      	ldreq	r2, [r3, #0]
    334c:	685b      	ldreq	r3, [r3, #4]
    334e:	6063      	str	r3, [r4, #4]
    3350:	bf04      	itt	eq
    3352:	1852      	addeq	r2, r2, r1
    3354:	6022      	streq	r2, [r4, #0]
    3356:	6004      	str	r4, [r0, #0]
    3358:	e7ec      	b.n	3334 <_free_r+0x24>
    335a:	4613      	mov	r3, r2
    335c:	685a      	ldr	r2, [r3, #4]
    335e:	b10a      	cbz	r2, 3364 <_free_r+0x54>
    3360:	42a2      	cmp	r2, r4
    3362:	d9fa      	bls.n	335a <_free_r+0x4a>
    3364:	6819      	ldr	r1, [r3, #0]
    3366:	1858      	adds	r0, r3, r1
    3368:	42a0      	cmp	r0, r4
    336a:	d10b      	bne.n	3384 <_free_r+0x74>
    336c:	6820      	ldr	r0, [r4, #0]
    336e:	4401      	add	r1, r0
    3370:	1858      	adds	r0, r3, r1
    3372:	4282      	cmp	r2, r0
    3374:	6019      	str	r1, [r3, #0]
    3376:	d1dd      	bne.n	3334 <_free_r+0x24>
    3378:	6810      	ldr	r0, [r2, #0]
    337a:	6852      	ldr	r2, [r2, #4]
    337c:	605a      	str	r2, [r3, #4]
    337e:	4401      	add	r1, r0
    3380:	6019      	str	r1, [r3, #0]
    3382:	e7d7      	b.n	3334 <_free_r+0x24>
    3384:	d902      	bls.n	338c <_free_r+0x7c>
    3386:	230c      	movs	r3, #12
    3388:	602b      	str	r3, [r5, #0]
    338a:	e7d3      	b.n	3334 <_free_r+0x24>
    338c:	6820      	ldr	r0, [r4, #0]
    338e:	1821      	adds	r1, r4, r0
    3390:	428a      	cmp	r2, r1
    3392:	bf04      	itt	eq
    3394:	6811      	ldreq	r1, [r2, #0]
    3396:	6852      	ldreq	r2, [r2, #4]
    3398:	6062      	str	r2, [r4, #4]
    339a:	bf04      	itt	eq
    339c:	1809      	addeq	r1, r1, r0
    339e:	6021      	streq	r1, [r4, #0]
    33a0:	605c      	str	r4, [r3, #4]
    33a2:	e7c7      	b.n	3334 <_free_r+0x24>
    33a4:	bd38      	pop	{r3, r4, r5, pc}
    33a6:	bf00      	nop
    33a8:	20000100 	.word	0x20000100

000033ac <_realloc_r>:
    33ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    33ae:	4607      	mov	r7, r0
    33b0:	4614      	mov	r4, r2
    33b2:	460e      	mov	r6, r1
    33b4:	b921      	cbnz	r1, 33c0 <_realloc_r+0x14>
    33b6:	4611      	mov	r1, r2
    33b8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    33bc:	f7ff bbd8 	b.w	2b70 <_malloc_r>
    33c0:	b922      	cbnz	r2, 33cc <_realloc_r+0x20>
    33c2:	f7ff ffa5 	bl	3310 <_free_r>
    33c6:	4625      	mov	r5, r4
    33c8:	4628      	mov	r0, r5
    33ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    33cc:	f000 f814 	bl	33f8 <_malloc_usable_size_r>
    33d0:	4284      	cmp	r4, r0
    33d2:	d90f      	bls.n	33f4 <_realloc_r+0x48>
    33d4:	4621      	mov	r1, r4
    33d6:	4638      	mov	r0, r7
    33d8:	f7ff fbca 	bl	2b70 <_malloc_r>
    33dc:	4605      	mov	r5, r0
    33de:	2800      	cmp	r0, #0
    33e0:	d0f2      	beq.n	33c8 <_realloc_r+0x1c>
    33e2:	4631      	mov	r1, r6
    33e4:	4622      	mov	r2, r4
    33e6:	f7ff ff6b 	bl	32c0 <memcpy>
    33ea:	4631      	mov	r1, r6
    33ec:	4638      	mov	r0, r7
    33ee:	f7ff ff8f 	bl	3310 <_free_r>
    33f2:	e7e9      	b.n	33c8 <_realloc_r+0x1c>
    33f4:	4635      	mov	r5, r6
    33f6:	e7e7      	b.n	33c8 <_realloc_r+0x1c>

000033f8 <_malloc_usable_size_r>:
    33f8:	f851 0c04 	ldr.w	r0, [r1, #-4]
    33fc:	2800      	cmp	r0, #0
    33fe:	f1a0 0004 	sub.w	r0, r0, #4
    3402:	bfbc      	itt	lt
    3404:	580b      	ldrlt	r3, [r1, r0]
    3406:	18c0      	addlt	r0, r0, r3
    3408:	4770      	bx	lr
    340a:	0000      	movs	r0, r0
    340c:	682f2e2e 	.word	0x682f2e2e
    3410:	702f6c70 	.word	0x702f6c70
    3414:	2f74726f 	.word	0x2f74726f
    3418:	5f6c7068 	.word	0x5f6c7068
    341c:	6f697067 	.word	0x6f697067
    3420:	7361625f 	.word	0x7361625f
    3424:	00682e65 	.word	0x00682e65
    3428:	682f2e2e 	.word	0x682f2e2e
    342c:	732f6c61 	.word	0x732f6c61
    3430:	682f6372 	.word	0x682f6372
    3434:	695f6c61 	.word	0x695f6c61
    3438:	00632e6f 	.word	0x00632e6f
    343c:	682f2e2e 	.word	0x682f2e2e
    3440:	732f6c61 	.word	0x732f6c61
    3444:	682f6372 	.word	0x682f6372
    3448:	745f6c61 	.word	0x745f6c61
    344c:	72656d69 	.word	0x72656d69
    3450:	0000632e 	.word	0x0000632e
    3454:	682f2e2e 	.word	0x682f2e2e
    3458:	732f6c61 	.word	0x732f6c61
    345c:	682f6372 	.word	0x682f6372
    3460:	755f6c61 	.word	0x755f6c61
    3464:	74726173 	.word	0x74726173
    3468:	6e79735f 	.word	0x6e79735f
    346c:	00632e63 	.word	0x00632e63
    3470:	682f2e2e 	.word	0x682f2e2e
    3474:	752f6c61 	.word	0x752f6c61
    3478:	736c6974 	.word	0x736c6974
    347c:	6372732f 	.word	0x6372732f
    3480:	6974752f 	.word	0x6974752f
    3484:	6c5f736c 	.word	0x6c5f736c
    3488:	2e747369 	.word	0x2e747369
    348c:	00000063 	.word	0x00000063
    3490:	682f2e2e 	.word	0x682f2e2e
    3494:	732f6c70 	.word	0x732f6c70
    3498:	6f637265 	.word	0x6f637265
    349c:	70682f6d 	.word	0x70682f6d
    34a0:	65735f6c 	.word	0x65735f6c
    34a4:	6d6f6372 	.word	0x6d6f6372
    34a8:	0000632e 	.word	0x0000632e
    34ac:	40003000 	.word	0x40003000
    34b0:	40003400 	.word	0x40003400
    34b4:	41012000 	.word	0x41012000
    34b8:	41014000 	.word	0x41014000
    34bc:	43000000 	.word	0x43000000
    34c0:	43000400 	.word	0x43000400
    34c4:	43000800 	.word	0x43000800
    34c8:	43000c00 	.word	0x43000c00

000034cc <sercomspi_regs>:
	...
    34e0:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
    34f0:	0000632e 40003800 40003c00 4101a000     .c...8.@.<.@...A
    3500:	4101c000 42001400 42001800 43001400     ...A...B...B...C
    3510:	43001800 64323025 3230253a 00000a64     ...C%02d:%02d...

00003520 <__sf_fake_stderr>:
	...

00003540 <__sf_fake_stdin>:
	...

00003560 <__sf_fake_stdout>:
	...
    3580:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    3590:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    35a0:	31300046 35343332 39383736 64636261     F.0123456789abcd
    35b0:	00006665                                ef..

000035b4 <_init>:
    35b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    35b6:	bf00      	nop
    35b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    35ba:	bc08      	pop	{r3}
    35bc:	469e      	mov	lr, r3
    35be:	4770      	bx	lr

000035c0 <__init_array_start>:
    35c0:	00000289 	.word	0x00000289

000035c4 <_fini>:
    35c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    35c6:	bf00      	nop
    35c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    35ca:	bc08      	pop	{r3}
    35cc:	469e      	mov	lr, r3
    35ce:	4770      	bx	lr

000035d0 <__fini_array_start>:
    35d0:	00000265 	.word	0x00000265
