#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Sep 30 05:38:58 2024
# Process ID: 1286712
# Current directory: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1
# Command line: vivado -log top_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_display.tcl
# Log file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/top_display.vds
# Journal file: /shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/vivado.jou
# Running On: nct-epic, OS: Linux, CPU Frequency: 1199.042 MHz, CPU Physical cores: 32, Host memory: 676201 MB
#-----------------------------------------------------------
source top_display.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2690.293 ; gain = 0.000 ; free physical = 614202 ; free virtual = 642570
Command: read_checkpoint -auto_incremental -incremental /shares/zitipoolhome/ol233/MandelbulbVU9P/MandelbulbVU9P.srcs/utils_1/imports/synth_1/top_display.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /shares/zitipoolhome/ol233/MandelbulbVU9P/MandelbulbVU9P.srcs/utils_1/imports/synth_1/top_display.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2690.293 ; gain = 0.000 ; free physical = 613362 ; free virtual = 642565
Command: synth_design -top top_display -part xcvu9p-flga2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1287641
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3200.930 ; gain = 293.797 ; free physical = 611954 ; free virtual = 641157
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_display' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv:20]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/shares/nct-opt/software/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/shares/nct-opt/software/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6157] synthesizing module 'TMDS_encoder' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv:290]
INFO: [Synth 8-6155] done synthesizing module 'TMDS_encoder' (2#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv:290]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_720p' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/.Xil/Vivado-1286712-nct-epic/realtime/clk_wiz_720p_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_720p' (3#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/.Xil/Vivado-1286712-nct-epic/realtime/clk_wiz_720p_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/shares/nct-opt/software/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71221]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (4#1) [/shares/nct-opt/software/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:71221]
INFO: [Synth 8-6157] synthesizing module 'ray_march' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/ray_march.sv:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_mult' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_mult' (5#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mandelbulb_sdf' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mandelbulb_sdf.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_sdf_iteration' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_sdf_iteration.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mb_to_polar' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_to_polar' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_to_polar.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_arctan2' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_arctan2.sv:6]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-6014] Unused sequential element y_reg[27] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_arctan2.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_arctan2' (6#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_arctan2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_to_polar' (7#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_to_polar.sv:5]
WARNING: [Synth 8-5858] RAM msg_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[1][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[1][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[2][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[2][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[3][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[3][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[4][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[4][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[5][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[5][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[6][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[6][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[7][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[7][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[8][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[8][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[9][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[9][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[10][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[10][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[11][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[11][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[12][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[12][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[13][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[13][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[14][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[14][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[15][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[15][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[16][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[16][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[17][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[17][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[18][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[18][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[19][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[19][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[20][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[20][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[21][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[21][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[22][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[22][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[23][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[23][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[24][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[24][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[25][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[25][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[26][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[26][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[27][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[27][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[28][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[28][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[29][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[29][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[30][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[30][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[31][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[31][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[32][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[32][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[33][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[33][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[34][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[34][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[35][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[35][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[36][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[36][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[37][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[37][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[38][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[38][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[39][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[39][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[40][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[40][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[41][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[41][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[42][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[42][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[43][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[43][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[44][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[44][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[45][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[45][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[46][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[46][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[47][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[47][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[48][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[48][phi] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[49][theta] was removed.  [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:27]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mb_to_polar' (8#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_polar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mb_dr_zr' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dr_zr' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/dr_zr.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_pow8' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_pow8.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mult_35_35_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/.Xil/Vivado-1286712-nct-epic/realtime/mult_35_35_core_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_35_35_core' (9#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/.Xil/Vivado-1286712-nct-epic/realtime/mult_35_35_core_stub.v:6]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_pow8.sv:27]
WARNING: [Synth 8-689] width (65) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_pow8.sv:27]
WARNING: [Synth 8-689] width (70) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_pow8.sv:28]
WARNING: [Synth 8-689] width (70) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_pow8.sv:28]
WARNING: [Synth 8-689] width (70) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_pow8.sv:29]
WARNING: [Synth 8-689] width (70) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_pow8.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_pow8' (10#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_pow8.sv:5]
INFO: [Synth 8-6157] synthesizing module 'approximate_multiplier' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:150]
INFO: [Synth 8-6155] done synthesizing module 'approximate_multiplier' (11#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:150]
INFO: [Synth 8-6155] done synthesizing module 'dr_zr' (12#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/dr_zr.sv:5]
WARNING: [Synth 8-5858] RAM msg_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'mb_dr_zr' (13#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_to_cartesian' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_cartesian.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_to_cartesian' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_to_cartesian.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_sin_cos' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mult_35_24_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/.Xil/Vivado-1286712-nct-epic/realtime/mult_35_24_core_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_35_24_core' (14#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/.Xil/Vivado-1286712-nct-epic/realtime/mult_35_24_core_stub.v:6]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:82]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_sin_cos' (15#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_to_cartesian' (16#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_to_cartesian.sv:5]
WARNING: [Synth 8-5858] RAM msg_reg_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'mb_to_cartesian' (17#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_to_cartesian.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_sdf_iteration' (18#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_sdf_iteration.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mb_log_dist' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_log_dist.sv:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cordic_inverse_number' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/cordic_inverse_number.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_MSB_index2' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_MSB_index2.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_MSB_index2' (19#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_MSB_index2.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'cordic_inverse_number' (20#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/cordic_inverse_number.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bkm_log2' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/bkm_log2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bkm_log2' (21#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/bkm_log2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_log_dist' (22#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_log_dist.sv:5]
WARNING: [Synth 8-5858] RAM res_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'mandelbulb_sdf' (23#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mandelbulb_sdf.sv:4]
INFO: [Synth 8-6157] synthesizing module 'PushButton_Debouncer' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/PushButton_Debouncer.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'PushButton_Debouncer' (24#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/PushButton_Debouncer.sv:3]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint.sv:67]
WARNING: [Synth 8-5858] RAM msg_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'ray_march' (25#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/ray_march.sv:5]
INFO: [Synth 8-6157] synthesizing module 'BRAM_to_HDMI' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/BRAM_to_HDMI.sv:5]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/.Xil/Vivado-1286712-nct-epic/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (26#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/.Xil/Vivado-1286712-nct-epic/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_to_HDMI' (27#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/BRAM_to_HDMI.sv:5]
WARNING: [Synth 8-3936] Found unconnected internal register 'TMDS_shift_red_reg[1]' and it is trimmed from '10' to '1' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'TMDS_red_next_reg' and it is trimmed from '10' to '1' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv:146]
WARNING: [Synth 8-3936] Found unconnected internal register 'TMDS_shift_green_reg[1]' and it is trimmed from '10' to '1' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv:155]
WARNING: [Synth 8-3936] Found unconnected internal register 'TMDS_green_next_reg' and it is trimmed from '10' to '1' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'TMDS_shift_blue_reg[1]' and it is trimmed from '10' to '1' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv:156]
WARNING: [Synth 8-3936] Found unconnected internal register 'TMDS_blue_next_reg' and it is trimmed from '10' to '1' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'top_display' (28#1) [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/top_display.sv:20]
WARNING: [Synth 8-7129] Port lock in module BRAM_to_HDMI is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][64] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][63] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][62] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][61] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][60] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][59] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][58] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][57] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][56] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][55] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][54] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][53] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][52] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][51] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][50] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][49] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][48] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][47] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][46] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][45] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][44] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][43] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][42] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][41] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][40] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][39] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][38] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][37] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][36] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][35] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][34] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][33] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][32] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][31] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][30] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][29] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][28] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][27] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][26] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][25] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][24] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][23] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][22] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][21] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][20] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][19] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][18] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][17] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][16] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][15] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][14] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][13] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][12] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][11] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][10] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][9] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][8] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][7] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][6] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][5] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][4] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][3] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][2] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][1] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][0] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][64] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][63] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][62] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][61] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][60] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][59] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][58] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][57] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][56] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][55] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][54] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][53] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][52] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][51] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][50] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][49] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][48] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][47] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][46] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][45] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][44] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][43] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][42] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][41] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][40] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][39] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][38] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][37] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][36] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][35] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][34] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][33] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][32] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][31] in module mb_to_cartesian is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3472.867 ; gain = 565.734 ; free physical = 611726 ; free virtual = 640934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3484.742 ; gain = 577.609 ; free physical = 611739 ; free virtual = 640947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 3484.742 ; gain = 577.609 ; free physical = 611739 ; free virtual = 640947
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4324.945 ; gain = 0.000 ; free physical = 610815 ; free virtual = 640023
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bth/framebuffer'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bth/framebuffer'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_scale_factor'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_scale_factor'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_scale_factor'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_scale_factor'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_scale_factor'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_scale_factor'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_24_core/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_scale_factor'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/mult_35_35_core/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p/clk_wiz_720p_in_context.xdc] for cell 'serial_and_pix_clks'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5328.609 ; gain = 26.719 ; free physical = 609768 ; free virtual = 638976
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.gen/sources_1/ip/clk_wiz_720p/clk_wiz_720p/clk_wiz_720p_in_context.xdc] for cell 'serial_and_pix_clks'
Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:21]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc:28]
Finished Parsing XDC File [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/constrs_1/new/board_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
write_xdc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 5747.609 ; gain = 419.000 ; free physical = 609690 ; free virtual = 638898
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.83 . Memory (MB): peak = 5747.609 ; gain = 0.000 ; free physical = 609678 ; free virtual = 638887
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 5747.609 ; gain = 0.000 ; free physical = 609691 ; free virtual = 638899
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bth/framebuffer' at clock pin 'clka' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.100', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:41 ; elapsed = 00:02:17 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 611546 ; free virtual = 640755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:41 ; elapsed = 00:02:17 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 611546 ; free virtual = 640755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bth/framebuffer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_1/tc/tc/sc1/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_1/tc/tc/sc2/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_2/tc/tc/sc1/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_2/tc/tc/sc2/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_3/tc/tc/sc1/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_3/tc/tc/sc2/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_4/tc/tc/sc1/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_4/tc/tc/sc2/times_inv_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_1/tc/tc/sc1/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_1/tc/tc/sc2/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_2/tc/tc/sc1/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_2/tc/tc/sc2/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_3/tc/tc/sc1/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_3/tc/tc/sc2/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_4/tc/tc/sc2/times_scale_factor. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_1/tc/tc/sc1/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_1/tc/tc/sc2/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_2/tc/tc/sc1/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_2/tc/tc/sc2/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_3/tc/tc/sc1/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_3/tc/tc/sc2/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_4/tc/tc/sc1/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_4/tc/tc/sc2/times_two_pi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for serial_and_pix_clks. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:43 ; elapsed = 00:02:20 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 611140 ; free virtual = 640349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : No reusable genomes found, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:03:52 ; elapsed = 00:02:34 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 610215 ; free virtual = 639439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:03:52 ; elapsed = 00:02:34 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 610215 ; free virtual = 639439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:22 ; elapsed = 00:03:08 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 602981 ; free virtual = 632205
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : No reusable genomes found


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   65 Bit       Adders := 883   
	   2 Input   65 Bit       Adders := 570   
	   2 Input   42 Bit       Adders := 16    
	   2 Input   37 Bit       Adders := 8     
	   2 Input   36 Bit       Adders := 27    
	   2 Input   35 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 15    
	   8 Input    4 Bit       Adders := 6     
	   7 Input    4 Bit       Adders := 3     
	   9 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 3     
	   6 Input    4 Bit       Adders := 3     
	   3 Input    3 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   3 Input      7 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              130 Bit    Registers := 144   
	               65 Bit    Registers := 14773 
	               42 Bit    Registers := 16    
	               37 Bit    Registers := 8     
	               36 Bit    Registers := 62    
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 8     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 829   
	               19 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1674  
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 58    
	                6 Bit    Registers := 841   
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 874   
+---Multipliers : 
	              65x65  Multipliers := 18    
+---Muxes : 
	   2 Input   65 Bit        Muxes := 1358  
	   4 Input   65 Bit        Muxes := 16    
	   2 Input   36 Bit        Muxes := 35    
	   2 Input   35 Bit        Muxes := 8     
	   2 Input   34 Bit        Muxes := 17    
	   2 Input   33 Bit        Muxes := 16    
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 18    
	   2 Input   31 Bit        Muxes := 16    
	   2 Input   30 Bit        Muxes := 17    
	   2 Input   29 Bit        Muxes := 16    
	   2 Input   28 Bit        Muxes := 16    
	   2 Input   27 Bit        Muxes := 16    
	   2 Input   26 Bit        Muxes := 16    
	   2 Input   25 Bit        Muxes := 16    
	   2 Input   24 Bit        Muxes := 16    
	   2 Input   23 Bit        Muxes := 16    
	   2 Input   22 Bit        Muxes := 16    
	   2 Input   21 Bit        Muxes := 16    
	   2 Input   20 Bit        Muxes := 36    
	   2 Input   19 Bit        Muxes := 16    
	   2 Input   18 Bit        Muxes := 16    
	   2 Input   17 Bit        Muxes := 16    
	   2 Input   16 Bit        Muxes := 18    
	   2 Input   15 Bit        Muxes := 16    
	   2 Input   14 Bit        Muxes := 16    
	   2 Input   13 Bit        Muxes := 18    
	   2 Input   12 Bit        Muxes := 16    
	   2 Input   11 Bit        Muxes := 18    
	   2 Input   10 Bit        Muxes := 19    
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 52    
	   2 Input    8 Bit        Muxes := 18    
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 20    
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 37    
	   3 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[7]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[6]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[5]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[4]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[3]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[2]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[1]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[0]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP fmatan2scale/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: Generating DSP fmatan2scale/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: Generating DSP fmatan2scale/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: Generating DSP fmatan2scale/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: Generating DSP fmatan2scale/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/.
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/.
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/.
DSP Report: Generating DSP fmatan2scale/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: Generating DSP fmatan2scale/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[5] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: Generating DSP fmatan2scale/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[6] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[5] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: Generating DSP fmatan2scale/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: Generating DSP fmatan2scale/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: Generating DSP fmatan2scale/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: Generating DSP fmatan2scale/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: Generating DSP fmatan2scale/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/.
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/.
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/.
DSP Report: Generating DSP fmatan2scale/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: Generating DSP fmatan2scale/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[5] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: Generating DSP fmatan2scale/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[6] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[5] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[6].
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst1/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/.
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/.
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[5] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[6] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[5] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst1/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/.
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/.
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[5] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[6] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[5] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst2/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/.
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/.
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[5] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[6] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[5] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst2/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/.
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/.
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[5] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[6] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[5] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[1], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst3/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/.
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/.
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[5] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[6] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[5] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst3/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/.
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/.
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[5] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[6] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[5] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: Generating DSP bth/addrb0, operation Mode is: C'+A2*(B:0x500).
DSP Report: register CounterY_reg is absorbed into DSP bth/addrb0.
DSP Report: register CounterX_reg is absorbed into DSP bth/addrb0.
DSP Report: operator bth/addrb0 is absorbed into DSP bth/addrb0.
DSP Report: operator bth/addrb1 is absorbed into DSP bth/addrb0.
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][17]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][17]__1 )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (valid2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[1][17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[1][17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][16]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][0]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][1]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][2]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][3]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][4]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][5]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][6]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][7]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][8]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][9]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][10]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][11]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][12]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][13]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[2][17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[2][17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][46] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'res_reg[zr][46]' (FDE) to 'res_reg[zr][47]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][47]' (FDE) to 'res_reg[zr][48]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][48]' (FDE) to 'res_reg[zr][49]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][49]' (FDE) to 'res_reg[zr][50]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][50]' (FDE) to 'res_reg[zr][51]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][51]' (FDE) to 'res_reg[zr][52]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][52]' (FDE) to 'res_reg[zr][53]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][53]' (FDE) to 'res_reg[zr][54]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][54]' (FDE) to 'res_reg[zr][55]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][55]' (FDE) to 'res_reg[zr][56]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][56]' (FDE) to 'res_reg[zr][57]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][57]' (FDE) to 'res_reg[zr][58]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][58]' (FDE) to 'res_reg[zr][59]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][59]' (FDE) to 'res_reg[zr][60]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][60]' (FDE) to 'res_reg[zr][61]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][61]' (FDE) to 'res_reg[zr][62]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][62]' (FDE) to 'res_reg[zr][63]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][63]' (FDE) to 'res_reg[zr][64]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[0][38]' (FDE) to 'scale_res_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[1][38]' (FDE) to 'scale_res_reg[1][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[2][38]' (FDE) to 'scale_res_reg[2][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[3][38]' (FDE) to 'scale_res_reg[3][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[4][38]' (FDE) to 'scale_res_reg[4][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[5][38]' (FDE) to 'scale_res_reg[5][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[6][38]' (FDE) to 'scale_res_reg[6][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[7][38]' (FDE) to 'scale_res_reg[7][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[8][38]' (FDE) to 'scale_res_reg[8][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[9][38]' (FDE) to 'scale_res_reg[9][37]'
INFO: [Synth 8-3886] merging instance 'x_reg[0][38]' (FD) to 'x_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][64]' (FDE) to 'y_reg[1][63]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][64]' (FDE) to 'x_reg[1][63]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][63]' (FDE) to 'y_reg[1][62]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][63]' (FDE) to 'x_reg[1][62]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][62]' (FDE) to 'y_reg[1][61]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][62]' (FDE) to 'x_reg[1][61]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][61]' (FDE) to 'y_reg[1][60]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][61]' (FDE) to 'x_reg[1][60]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][60]' (FDE) to 'y_reg[1][59]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][60]' (FDE) to 'x_reg[1][58]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][59]' (FDE) to 'y_reg[1][58]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][58]' (FDE) to 'x_reg[1][59]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][59]' (FDE) to 'x_reg[1][57]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][58]' (FDE) to 'y_reg[1][57]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][57]' (FDE) to 'x_reg[1][56]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][57]' (FDE) to 'y_reg[1][56]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][56]' (FDE) to 'x_reg[1][55]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][56]' (FDE) to 'y_reg[1][55]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][55]' (FDE) to 'x_reg[1][54]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][55]' (FDE) to 'y_reg[1][54]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][54]' (FDE) to 'x_reg[1][53]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][54]' (FDE) to 'y_reg[1][52]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][53]' (FDE) to 'x_reg[1][52]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][52]' (FDE) to 'y_reg[1][53]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][53]' (FDE) to 'y_reg[1][51]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][52]' (FDE) to 'x_reg[1][51]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][51]' (FDE) to 'y_reg[1][50]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][51]' (FDE) to 'x_reg[1][50]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][50]' (FDE) to 'y_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][50]' (FDE) to 'x_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][49]' (FDE) to 'y_reg[1][48]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][49]' (FDE) to 'x_reg[1][47]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][48]' (FDE) to 'y_reg[1][47]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][47]' (FDE) to 'x_reg[1][48]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][48]' (FDE) to 'x_reg[1][46]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][47]' (FDE) to 'y_reg[1][46]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][46]' (FDE) to 'x_reg[1][45]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][46]' (FDE) to 'y_reg[1][45]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][45]' (FDE) to 'x_reg[1][44]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][45]' (FDE) to 'y_reg[1][43]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][44]' (FDE) to 'x_reg[1][43]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][43]' (FDE) to 'y_reg[1][44]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][44]' (FDE) to 'y_reg[1][42]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][43]' (FDE) to 'x_reg[1][42]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][42]' (FDE) to 'y_reg[1][41]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][42]' (FDE) to 'x_reg[1][40]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][40]' (FDE) to 'x_reg[1][41]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][41]' (FDE) to 'x_reg[1][39]'
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'scale_res_reg[0][38]' (FDE) to 'scale_res_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[1][38]' (FDE) to 'scale_res_reg[1][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[2][38]' (FDE) to 'scale_res_reg[2][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[3][38]' (FDE) to 'scale_res_reg[3][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[4][38]' (FDE) to 'scale_res_reg[4][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[5][38]' (FDE) to 'scale_res_reg[5][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[6][38]' (FDE) to 'scale_res_reg[6][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[7][38]' (FDE) to 'scale_res_reg[7][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[8][38]' (FDE) to 'scale_res_reg[8][37]'
INFO: [Synth 8-3886] merging instance 'scale_res_reg[9][38]' (FDE) to 'scale_res_reg[9][37]'
INFO: [Synth 8-3886] merging instance 'x_reg[0][38]' (FD) to 'x_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][64]' (FDE) to 'y_reg[1][63]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][64]' (FDE) to 'x_reg[1][63]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][63]' (FDE) to 'y_reg[1][62]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][63]' (FDE) to 'x_reg[1][62]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][62]' (FDE) to 'y_reg[1][61]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][62]' (FDE) to 'x_reg[1][61]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][61]' (FDE) to 'y_reg[1][60]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][61]' (FDE) to 'x_reg[1][60]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][60]' (FDE) to 'y_reg[1][59]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][60]' (FDE) to 'x_reg[1][58]'
INFO: [Synth 8-3886] merging instance 'y_reg[1][59]' (FDE) to 'y_reg[1][58]'
INFO: [Synth 8-3886] merging instance 'x_reg[1][58]' (FDE) to 'x_reg[1][59]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/mb_dr_zr.sv:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/fixedpoint_sin_cos.sv:73]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'fm2/reg_num2_reg[64:0]' into 'fm1/reg_num2_reg[64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:29]
INFO: [Synth 8-4471] merging register 'fm3/reg_num2_reg[64:0]' into 'fm1/reg_num2_reg[64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:29]
INFO: [Synth 8-4471] merging register 'msg_out_reg[1][rayd_x][64:0]' into 'fm1/reg_num1_reg[64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/ray_march.sv:115]
INFO: [Synth 8-4471] merging register 'msg_out_reg[1][rayd_y][64:0]' into 'fm2/reg_num1_reg[64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/ray_march.sv:115]
INFO: [Synth 8-4471] merging register 'msg_out_reg[1][rayd_z][64:0]' into 'fm3/reg_num1_reg[64:0]' [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/ray_march.sv:115]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP fm1/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: Generating DSP fm1/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: Generating DSP fm1/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: Generating DSP fm1/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: Generating DSP fm1/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: Generating DSP fm1/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: Generating DSP fm1/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: Generating DSP fm1/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[6] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: Generating DSP fm1/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: Generating DSP fm1/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: Generating DSP fm1/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: Generating DSP fm1/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: Generating DSP fm1/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: Generating DSP fm1/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: Generating DSP fm1/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: Generating DSP fm1/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[6] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: Generating DSP fm2/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: Generating DSP fm2/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: Generating DSP fm2/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: Generating DSP fm2/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: Generating DSP fm2/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: Generating DSP fm2/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: Generating DSP fm2/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: Generating DSP fm2/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[6] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: Generating DSP fm2/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: Generating DSP fm2/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: Generating DSP fm2/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: Generating DSP fm2/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: Generating DSP fm2/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: Generating DSP fm2/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: Generating DSP fm2/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: Generating DSP fm2/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[6] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: Generating DSP fm3/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: Generating DSP fm3/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: Generating DSP fm3/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: Generating DSP fm3/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: Generating DSP fm3/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: Generating DSP fm3/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: Generating DSP fm3/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: Generating DSP fm3/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[6] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
DSP Report: Generating DSP fm3/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: Generating DSP fm3/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: Generating DSP fm3/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: Generating DSP fm3/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: Generating DSP fm3/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: Generating DSP fm3/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: Generating DSP fm3/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: Generating DSP fm3/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[6] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:32 ; elapsed = 00:04:36 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 602455 ; free virtual = 631957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|BRAM_to_HDMI | rgb_table  | 32x8          | LUT            | 
|top_display  | p_0_out    | 32x8          | LUT            | 
+-------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_display              | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN+(A''*B2)')'     | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN+(A''*B2)')'     | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|top_display              | C'+A2*(B:0x500)       | 13     | 11     | 13     | -      | 20     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B2)')'     | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B2)')'     | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B2)')'     | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:07 ; elapsed = 00:05:21 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 601592 ; free virtual = 631290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:51 ; elapsed = 00:08:25 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 601679 ; free virtual = 631379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:12 ; elapsed = 00:09:56 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 598876 ; free virtual = 628588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:22 ; elapsed = 00:11:23 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 599096 ; free virtual = 629166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:22 ; elapsed = 00:11:23 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 599102 ; free virtual = 629172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:30 ; elapsed = 00:12:32 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 599004 ; free virtual = 629075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:31 ; elapsed = 00:12:32 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 599005 ; free virtual = 629075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:34 ; elapsed = 00:12:36 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 599014 ; free virtual = 629084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:35 ; elapsed = 00:12:37 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 599017 ; free virtual = 629088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_display | raymarcher/ss/msdi_1/tp/tp/act1/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_display | raymarcher/ss/msdi_1/tp/tp/act1/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/msdi_1/tp/tp/act1/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/ss/msdi_1/tp/tp/act1/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/ss/msdi_1/tp/tp/act1/out_valid_reg_reg[36]                   | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_1/tp/tp/act2/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_display | raymarcher/ss/msdi_1/tp/tp/act2/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/msdi_1/tp/tp/act2/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/ss/msdi_1/tp/tp/act2/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/ss/msdi_1/tp/tp/act2/out_valid_reg_reg[36]                   | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_1/tp/tp/phi_reg_reg[37][61]                          | 37     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|top_display | raymarcher/ss/msdi_1/tp/tp/z_reg_reg[36][64]                            | 38     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|top_display | raymarcher/ss/msdi_1/tp/msg_reg_reg[73][epsilon][64]                    | 75     | 623   | NO           | NO                 | NO                | 0      | 1869    | 
|top_display | raymarcher/ss/msdi_1/tp/msg_reg_reg[73][r][64]                          | 75     | 65    | NO           | NO                 | YES               | 0      | 195     | 
|top_display | raymarcher/ss/msdi_1/tp/msg_reg_reg[73][steps][5]                       | 74     | 7     | NO           | NO                 | YES               | 0      | 21      | 
|top_display | raymarcher/ss/msdi_1/dr_zr/msg_reg_reg[28][pos_y][64]                   | 29     | 701   | NO           | NO                 | NO                | 0      | 701     | 
|top_display | raymarcher/ss/msdi_1/dr_zr/drzr/p8/out_valid_reg_reg[18]                | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_1/dr_zr/drzr/dr_reg_reg[17][33]                      | 18     | 34    | NO           | NO                 | YES               | 0      | 34      | 
|top_display | raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]         | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/msdi_1/dr_zr/drzr/dr_reg_reg[18][64]                      | 19     | 31    | NO           | NO                 | YES               | 0      | 31      | 
|top_display | raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]__0      | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][49]         | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|top_display | raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][33]         | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|top_display | raymarcher/ss/msdi_1/dr_zr/msg_reg_reg[28][dr][64]                      | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_display | raymarcher/ss/msdi_1/dr_zr/drzr/zr_out_reg[10][37]                      | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|top_display | raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/reg_out_valid_reg[8] | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top_display | raymarcher/ss/msdi_1/dr_zr/msg_reg_reg[28][threshold]                   | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_1/tc/tc/sc1/x_reg[0][37]                             | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|top_display | raymarcher/ss/msdi_1/tc/tc/sc1/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_1/tc/tc/sc1/cos_sign_reg[33]                         | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_1/tc/tc/sc2/scale_res_reg[9][37]                     | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|top_display | raymarcher/ss/msdi_1/tc/tc/sc2/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_1/tc/tc/sc2/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_1/tc/tc/sc2/cos_sign_reg[33]                         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_1/tc/tc/out_rcos_reg[42][64]                         | 42     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|top_display | raymarcher/ss/msdi_1/tc/tc/phi_reg_reg[41][64]                          | 42     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|top_display | raymarcher/ss/msdi_1/tc/msg_reg_reg[83][pos_x][64]                      | 84     | 195   | NO           | NO                 | YES               | 0      | 585     | 
|top_display | raymarcher/ss/msdi_1/tc/msg_reg_reg[83][r][64]                          | 84     | 500   | NO           | NO                 | NO                | 0      | 1500    | 
|top_display | raymarcher/ss/msdi_2/tp/tp/act1/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_display | raymarcher/ss/msdi_2/tp/tp/act1/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/msdi_2/tp/tp/act1/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/ss/msdi_2/tp/tp/act1/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/ss/msdi_2/tp/tp/act1/out_valid_reg_reg[36]                   | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_2/tp/tp/act2/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_display | raymarcher/ss/msdi_2/tp/tp/act2/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/ss/msdi_2/tp/tp/act2/out_valid_reg_reg[36]                   | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_2/tp/tp/phi_reg_reg[37][61]                          | 37     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|top_display | raymarcher/ss/msdi_2/tp/tp/z_reg_reg[36][64]                            | 37     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|top_display | raymarcher/ss/msdi_2/tp/msg_reg_reg[73][epsilon][64]                    | 74     | 623   | NO           | NO                 | NO                | 0      | 1869    | 
|top_display | raymarcher/ss/msdi_2/tp/msg_reg_reg[73][r][64]                          | 74     | 72    | NO           | NO                 | YES               | 0      | 216     | 
|top_display | raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][pos_x][64]                   | 29     | 701   | NO           | NO                 | NO                | 0      | 701     | 
|top_display | raymarcher/ss/msdi_2/dr_zr/drzr/p8/out_valid_reg_reg[18]                | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_2/dr_zr/drzr/dr_reg_reg[17][33]                      | 18     | 34    | NO           | NO                 | YES               | 0      | 34      | 
|top_display | raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]         | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/msdi_2/dr_zr/drzr/dr_reg_reg[18][64]                      | 19     | 31    | NO           | NO                 | YES               | 0      | 31      | 
|top_display | raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]__0      | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][49]         | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|top_display | raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][33]         | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|top_display | raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][dr][64]                      | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_display | raymarcher/ss/msdi_2/dr_zr/drzr/zr_out_reg[10][37]                      | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|top_display | raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/reg_out_valid_reg[8] | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top_display | raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][threshold]                   | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[0][37]                             | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|top_display | raymarcher/ss/msdi_2/tc/tc/sc1/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_2/tc/tc/sc1/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_2/tc/tc/sc1/cos_sign_reg[33]                         | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_2/tc/tc/sc2/scale_res_reg[9][37]                     | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|top_display | raymarcher/ss/msdi_2/tc/tc/sc2/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_2/tc/tc/sc2/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_2/tc/tc/sc2/cos_sign_reg[33]                         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_2/tc/tc/out_rcos_reg[42][64]                         | 42     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|top_display | raymarcher/ss/msdi_2/tc/tc/phi_reg_reg[41][64]                          | 42     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|top_display | raymarcher/ss/msdi_2/tc/msg_reg_reg[83][rayd_y][64]                     | 84     | 500   | NO           | NO                 | NO                | 0      | 1500    | 
|top_display | raymarcher/ss/msdi_2/tc/msg_reg_reg[83][pos_y][64]                      | 84     | 195   | NO           | NO                 | YES               | 0      | 585     | 
|top_display | raymarcher/ss/msdi_3/tp/tp/act1/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_display | raymarcher/ss/msdi_3/tp/tp/act1/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/ss/msdi_3/tp/tp/act1/out_valid_reg_reg[36]                   | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_3/tp/tp/act2/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_display | raymarcher/ss/msdi_3/tp/tp/act2/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/msdi_3/tp/tp/act2/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/ss/msdi_3/tp/tp/act2/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/ss/msdi_3/tp/tp/act2/out_valid_reg_reg[36]                   | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_3/tp/tp/phi_reg_reg[37][61]                          | 37     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|top_display | raymarcher/ss/msdi_3/tp/tp/z_reg_reg[36][64]                            | 37     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|top_display | raymarcher/ss/msdi_3/tp/msg_reg_reg[73][epsilon][64]                    | 74     | 623   | NO           | NO                 | NO                | 0      | 1869    | 
|top_display | raymarcher/ss/msdi_3/tp/msg_reg_reg[73][r][64]                          | 74     | 72    | NO           | NO                 | YES               | 0      | 216     | 
|top_display | raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[28][epsilon][64]                 | 29     | 701   | NO           | NO                 | NO                | 0      | 701     | 
|top_display | raymarcher/ss/msdi_3/dr_zr/drzr/p8/out_valid_reg_reg[18]                | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_3/dr_zr/drzr/zr_out_reg[10][37]                      | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|top_display | raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[17][dr][33]                      | 18     | 34    | NO           | NO                 | YES               | 0      | 34      | 
|top_display | raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]         | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[18][dr][64]                      | 19     | 31    | NO           | NO                 | YES               | 0      | 31      | 
|top_display | raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]__0      | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][49]         | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|top_display | raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][33]         | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|top_display | raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[28][dr][64]                      | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_display | raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/reg_out_valid_reg[8] | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top_display | raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[28][threshold]                   | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[0][37]                             | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|top_display | raymarcher/ss/msdi_3/tc/tc/sc1/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_3/tc/tc/sc1/cos_sign_reg[33]                         | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_3/tc/tc/sc2/scale_res_reg[9][37]                     | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|top_display | raymarcher/ss/msdi_3/tc/tc/sc2/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_3/tc/tc/sc2/cos_sign_reg[33]                         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_3/tc/tc/out_rcos_reg[42][64]                         | 42     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|top_display | raymarcher/ss/msdi_3/tc/tc/phi_reg_reg[41][64]                          | 42     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|top_display | raymarcher/ss/msdi_3/tc/msg_reg_reg[83][pos_x][64]                      | 84     | 195   | NO           | NO                 | YES               | 0      | 585     | 
|top_display | raymarcher/ss/msdi_3/tc/msg_reg_reg[83][march_depth][64]                | 84     | 500   | NO           | NO                 | NO                | 0      | 1500    | 
|top_display | raymarcher/ss/msdi_4/tp/tp/act1/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_display | raymarcher/ss/msdi_4/tp/tp/act1/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/ss/msdi_4/tp/tp/act1/out_valid_reg_reg[36]                   | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_4/tp/tp/act2/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|top_display | raymarcher/ss/msdi_4/tp/tp/act2/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/msdi_4/tp/tp/act2/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/ss/msdi_4/tp/tp/act2/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/ss/msdi_4/tp/tp/act2/out_valid_reg_reg[36]                   | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_4/tp/tp/phi_reg_reg[37][61]                          | 37     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|top_display | raymarcher/ss/msdi_4/tp/tp/z_reg_reg[36][64]                            | 37     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|top_display | raymarcher/ss/msdi_4/tp/msg_reg_reg[73][epsilon][64]                    | 74     | 623   | NO           | NO                 | NO                | 0      | 1869    | 
|top_display | raymarcher/ss/msdi_4/tp/msg_reg_reg[73][r][64]                          | 74     | 72    | NO           | NO                 | YES               | 0      | 216     | 
|top_display | raymarcher/ss/msdi_4/dr_zr/msg_reg_reg[28][pos_x][64]                   | 29     | 701   | NO           | NO                 | NO                | 0      | 701     | 
|top_display | raymarcher/ss/msdi_4/dr_zr/drzr/p8/out_valid_reg_reg[18]                | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_4/dr_zr/drzr/dr_reg_reg[17][33]                      | 18     | 34    | NO           | NO                 | YES               | 0      | 34      | 
|top_display | raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]         | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/msdi_4/dr_zr/drzr/dr_reg_reg[18][64]                      | 19     | 31    | NO           | NO                 | YES               | 0      | 31      | 
|top_display | raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]__0      | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][49]         | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|top_display | raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][33]         | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|top_display | raymarcher/ss/msdi_4/dr_zr/msg_reg_reg[28][dr][64]                      | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_display | raymarcher/ss/msdi_4/dr_zr/drzr/zr_out_reg[10][37]                      | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|top_display | raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/reg_out_valid_reg[8] | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top_display | raymarcher/ss/msdi_4/dr_zr/msg_reg_reg[28][threshold]                   | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_4/tc/tc/sc1/x_reg[0][37]                             | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|top_display | raymarcher/ss/msdi_4/tc/tc/sc1/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_4/tc/tc/sc1/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_4/tc/tc/sc1/cos_sign_reg[33]                         | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_4/tc/tc/sc2/scale_res_reg[9][37]                     | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|top_display | raymarcher/ss/msdi_4/tc/tc/sc2/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_4/tc/tc/sc2/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/msdi_4/tc/tc/sc2/cos_sign_reg[33]                         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/msdi_4/tc/tc/out_rcos_reg[42][64]                         | 42     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|top_display | raymarcher/ss/msdi_4/tc/tc/phi_reg_reg[41][64]                          | 42     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|top_display | raymarcher/ss/msdi_4/tc/msg_reg_reg[83][epsilon][64]                    | 84     | 500   | NO           | NO                 | NO                | 0      | 1500    | 
|top_display | raymarcher/ss/msdi_4/tc/msg_reg_reg[83][pos_x][64]                      | 84     | 195   | NO           | NO                 | YES               | 0      | 585     | 
|top_display | raymarcher/ss/ld/invn/leadingone/out_valid_reg_reg[6]                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/invn/leadingone/accum_reg[5][5]                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/invn/leadingone/accum_reg[5][4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/invn/leadingone/accum_reg[5][3]                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/invn/leadingone/accum_reg[5][2]                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/invn/back_shift_reg[27][6]                             | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_display | raymarcher/ss/ld/invn/back_shift_reg[27][5]                             | 28     | 1     | NO           | YES                | YES               | 0      | 1       | 
|top_display | raymarcher/ss/ld/invn/back_shift_reg[27][4]                             | 27     | 5     | NO           | NO                 | YES               | 0      | 5       | 
|top_display | raymarcher/ss/ld/invn/out_valid_reg_reg[34]                             | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/ld/lg2/leadingone/out_valid_reg_reg[6]                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/lg2/leadingone/accum_reg[5][5]                         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/lg2/leadingone/accum_reg[5][4]                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/lg2/leadingone/accum_reg[5][3]                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/lg2/leadingone/accum_reg[5][2]                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/lg2/out_valid_reg_reg[34]                              | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|top_display | raymarcher/ss/ld/lg2/num1_reg_reg[6][64]                                | 7      | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_display | raymarcher/ss/ld/lg2/y_reg[13][0]                                       | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/lg2/back_shift_reg[27][6]                              | 28     | 7     | NO           | NO                 | YES               | 0      | 7       | 
|top_display | raymarcher/ss/ld/approxmult_dst2/val_reg[1]                             | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst1/fm/M_reg[6][16]                        | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst1/fm/M_reg[6][16]__0                     | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst1/fm/M_reg[7][49]                        | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst1/fm/M_reg[7][33]                        | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst2/fm/M_reg[6][16]                        | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst2/fm/M_reg[6][16]__0                     | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst2/ou_reg[1][17]                          | 4      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst2/ou_reg[1][1]                           | 6      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|top_display | raymarcher/ss/ld/scaled_r_reg[34][33]                                   | 33     | 34    | NO           | NO                 | YES               | 0      | 34      | 
|top_display | raymarcher/ss/ld/approxmult_dst3/fm/M_reg[6][16]                        | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/ld/scaled_r_reg[35][64]                                   | 34     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|top_display | raymarcher/ss/ld/scaled_r_reg[35][50]                                   | 34     | 17    | NO           | NO                 | NO                | 0      | 34      | 
|top_display | raymarcher/ss/ld/approxmult_dst3/fm/M_reg[6][16]__0                     | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst3/fm/M_reg[7][49]                        | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst3/fm/M_reg[7][33]                        | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst1/fm/reg_out_valid_reg[8]                | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top_display | raymarcher/ss/ld/approxmult_dst3/fm/reg_out_valid_reg[8]                | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|top_display | raymarcher/ss/res_reg[54][pos_x][64]                                    | 55     | 824   | NO           | NO                 | NO                | 0      | 1648    | 
|top_display | raymarcher/ss/res_reg[54][dr][64]                                       | 48     | 66    | NO           | NO                 | NO                | 0      | 132     | 
|top_display | raymarcher/ss/ld/invn/num1_reg_reg[6][51]                               | 7      | 65    | NO           | NO                 | YES               | 65     | 0       | 
|top_display | raymarcher/msg_out_reg[8][march_depth][64]                              | 8      | 214   | NO           | NO                 | YES               | 214    | 0       | 
|top_display | raymarcher/msg_out_reg[9][mem_addr][19]                                 | 9      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|top_display | raymarcher/delayed_msg0_reg[pos_x][64]                                  | 10     | 520   | NO           | NO                 | YES               | 520    | 0       | 
|top_display | raymarcher/fm1/M_reg[6][16]                                             | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/fm1/M_reg[6][16]__0                                          | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/fm2/M_reg[6][16]                                             | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/fm2/M_reg[6][16]__0                                          | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/fm3/M_reg[6][16]                                             | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|top_display | raymarcher/fm3/M_reg[6][16]__0                                          | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|top_display | raymarcher/msg_out_reg[9][rayd_x][64]                                   | 6      | 93    | NO           | NO                 | YES               | 93     | 0       | 
|top_display | raymarcher/msg_out_reg[9][rayd_x][50]                                   | 7      | 51    | NO           | NO                 | YES               | 51     | 0       | 
|top_display | raymarcher/msg_out_reg[9][rayd_x][33]                                   | 5      | 51    | NO           | NO                 | YES               | 51     | 0       | 
|top_display | raymarcher/fm1/reg_out_valid_reg[8]                                     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clk_wiz_720p    |         1|
|2     |blk_mem_gen_0   |         1|
|3     |mult_35_35_core |        12|
|4     |mult_35_24_core |        24|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |blk_mem_gen     |      1|
|2     |clk_wiz_720p    |      1|
|3     |mult_35_24_core |     24|
|27    |mult_35_35_core |     12|
|39    |CARRY8          |  12004|
|40    |DSP_ALU         |    271|
|42    |DSP_A_B_DATA    |    271|
|50    |DSP_C_DATA      |    271|
|52    |DSP_MULTIPLIER  |    271|
|53    |DSP_M_DATA      |    271|
|55    |DSP_OUTPUT      |    271|
|57    |DSP_PREADD      |    271|
|58    |DSP_PREADD_DATA |    271|
|59    |LUT1            |   4608|
|60    |LUT2            |  29684|
|61    |LUT3            |  56026|
|62    |LUT4            |   2716|
|63    |LUT5            |   1158|
|64    |LUT6            |   1591|
|65    |MUXF7           |     67|
|66    |SRL16E          |   3032|
|67    |SRLC32E         |  23322|
|68    |FDRE            | 110643|
|69    |FDSE            |    122|
|70    |IBUF            |      7|
|71    |IBUFDS          |      1|
|72    |OBUF            |      8|
+------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:36 ; elapsed = 00:12:38 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 599001 ; free virtual = 629071
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24718 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:27 ; elapsed = 00:10:57 . Memory (MB): peak = 5747.609 ; gain = 577.609 ; free physical = 609352 ; free virtual = 639423
Synthesis Optimization Complete : Time (s): cpu = 00:12:43 ; elapsed = 00:12:44 . Memory (MB): peak = 5747.609 ; gain = 2840.477 ; free physical = 609399 ; free virtual = 639443
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5747.609 ; gain = 0.000 ; free physical = 609269 ; free virtual = 639314
INFO: [Netlist 29-17] Analyzing 12350 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5771.621 ; gain = 0.000 ; free physical = 609146 ; free virtual = 639191
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 271 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Synth Design complete, checksum: 3cc4ba5a
INFO: [Common 17-83] Releasing license: Synthesis
373 Infos, 467 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:53 ; elapsed = 00:14:03 . Memory (MB): peak = 5771.621 ; gain = 3081.328 ; free physical = 609746 ; free virtual = 639791
INFO: [Common 17-1381] The checkpoint '/shares/zitipoolhome/ol233/mb-fpga-VU9P/MandelbulbVU9P/MandelbulbVU9P.runs/synth_1/top_display.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 5803.637 ; gain = 32.016 ; free physical = 609681 ; free virtual = 639823
INFO: [runtcl-4] Executing : report_utilization -file top_display_utilization_synth.rpt -pb top_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 05:55:21 2024...
