*----------------------------------------------------------------------------------------
*	Voltus IC Power Integrity Solution 22.12-s082_1 (64bit) 05/04/2023 21:55 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Aug-16 19:51:34 (2024-Aug-17 02:51:34 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fir
*
*	Liberty Libraries used: 
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sky130_ss_1.62_125_nldm.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_512x32m4w32_tt_025C_1v80.rc.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_64x32m4w32_tt_025C_1v80.rc.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_512x64m4w8_tt_025C_1v80.rc.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_512x32m4w8_tt_025C_1v80.rc.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_64x24m4w24_tt_025C_1v80.rc.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_256x32m4w8_tt_025C_1v80.rc.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_64x4m4w2_tt_025C_1v80.rc.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_2048x32m8w8_tt_025C_1v80.rc.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_1024x32m8w32_tt_025C_1v80.rc.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_1024x32m8w8_tt_025C_1v80.rc.lib
*	        ss_100C_1v60.setup_view: /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/src/post-par-sim/fir_FINAL/libs/mmmc/sram22_64x32m4w8_tt_025C_1v80.rc.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:       1.62 
*
*	Parasitic Files used: 
*	        /home/tmp/eecs151-tag/asic-labs-sp24/lab2/skel/build/par-rundir/fir.ss_100C_1v60.par.spef
*
*       Power View : ss_100C_1v60.setup_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -o staticPowerReports.ss_100C_1v60.setup_view -view ss_100C_1v60.setup_view
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.53683623 	   17.8397%
Total Switching Power:       2.47173594 	   82.1388%
Total Leakage Power:         0.00064728 	    0.0215%
Total Power:                 3.00921945 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1326      0.0142   0.0001338      0.1469       4.881 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.3578       2.345    0.000501       2.703       89.83 
Clock (Combinational)            0.04647      0.1126   1.244e-05      0.1591       5.286 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.5368       2.472   0.0006473       3.009         100 
-----------------------------------------------------------------------------------------


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.04647      0.1126   1.244e-05      0.1591       5.286 
-----------------------------------------------------------------------------------------
Total (excluding duplicates)     0.04647      0.1126   1.244e-05      0.1591       5.286 
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.005000 usec 
Clock Toggle Rate:   400.0000 Mhz 
Clock Static Probability:  0.5000



Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.62     0.5368       2.472   0.0006473       3.009         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:            FE_OFC17_Out_7 (BUFX16):           0.2005 
*                Highest Leakage Power:      delay_step0/q_reg[3] (DFFX1):        6.691e-06 
*          Total Cap:      1.99124e-11 F
*          Total instances in design:   243
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

