Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Fri Dec 10 15:15:20 2021
| Host         : ChoochieMan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab9_2verilog_timing_summary_routed.rpt -pb Lab9_2verilog_timing_summary_routed.pb -rpx Lab9_2verilog_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab9_2verilog
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: nolabel_line35/clk1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.333        0.000                      0                   60        0.263        0.000                      0                   60        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.333        0.000                      0                   60        0.263        0.000                      0                   60       13.360        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.333ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.027ns (21.396%)  route 3.773ns (78.604%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.907    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  nolabel_line35/counter_reg[24]/Q
                         net (fo=2, routed)           0.904     0.475    nolabel_line35/counter[24]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.301     0.776 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.670     1.446    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.570 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.826     2.397    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.124     2.521 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          1.373     3.893    nolabel_line35/clk1hz_0
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.512   198.492    nolabel_line35/clk5mhz
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[26]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.524   198.227    nolabel_line35/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.227    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.333    

Slack (MET) :             194.333ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.027ns (21.396%)  route 3.773ns (78.604%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.907    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  nolabel_line35/counter_reg[24]/Q
                         net (fo=2, routed)           0.904     0.475    nolabel_line35/counter[24]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.301     0.776 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.670     1.446    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.570 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.826     2.397    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.124     2.521 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          1.373     3.893    nolabel_line35/clk1hz_0
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.512   198.492    nolabel_line35/clk5mhz
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[27]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.524   198.227    nolabel_line35/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.227    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.333    

Slack (MET) :             194.333ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.027ns (21.396%)  route 3.773ns (78.604%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.907    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  nolabel_line35/counter_reg[24]/Q
                         net (fo=2, routed)           0.904     0.475    nolabel_line35/counter[24]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.301     0.776 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.670     1.446    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.570 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.826     2.397    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.124     2.521 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          1.373     3.893    nolabel_line35/clk1hz_0
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.512   198.492    nolabel_line35/clk5mhz
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[28]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.524   198.227    nolabel_line35/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.227    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.333    

Slack (MET) :             194.333ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 1.027ns (21.396%)  route 3.773ns (78.604%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.907    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  nolabel_line35/counter_reg[24]/Q
                         net (fo=2, routed)           0.904     0.475    nolabel_line35/counter[24]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.301     0.776 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.670     1.446    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.570 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.826     2.397    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.124     2.521 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          1.373     3.893    nolabel_line35/clk1hz_0
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.512   198.492    nolabel_line35/clk5mhz
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[29]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.524   198.227    nolabel_line35/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.227    
                         arrival time                          -3.893    
  -------------------------------------------------------------------
                         slack                                194.333    

Slack (MET) :             194.588ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.027ns (22.469%)  route 3.544ns (77.531%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.907    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  nolabel_line35/counter_reg[24]/Q
                         net (fo=2, routed)           0.904     0.475    nolabel_line35/counter[24]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.301     0.776 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.670     1.446    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.570 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.826     2.397    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.124     2.521 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          1.143     3.664    nolabel_line35/clk1hz_0
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.512   198.492    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[22]/C
                         clock pessimism              0.601   199.093    
                         clock uncertainty           -0.318   198.776    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524   198.252    nolabel_line35/counter_reg[22]
  -------------------------------------------------------------------
                         required time                        198.252    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                194.588    

Slack (MET) :             194.588ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.027ns (22.469%)  route 3.544ns (77.531%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.907    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  nolabel_line35/counter_reg[24]/Q
                         net (fo=2, routed)           0.904     0.475    nolabel_line35/counter[24]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.301     0.776 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.670     1.446    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.570 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.826     2.397    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.124     2.521 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          1.143     3.664    nolabel_line35/clk1hz_0
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.512   198.492    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[23]/C
                         clock pessimism              0.601   199.093    
                         clock uncertainty           -0.318   198.776    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524   198.252    nolabel_line35/counter_reg[23]
  -------------------------------------------------------------------
                         required time                        198.252    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                194.588    

Slack (MET) :             194.588ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.027ns (22.469%)  route 3.544ns (77.531%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.907    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  nolabel_line35/counter_reg[24]/Q
                         net (fo=2, routed)           0.904     0.475    nolabel_line35/counter[24]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.301     0.776 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.670     1.446    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.570 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.826     2.397    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.124     2.521 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          1.143     3.664    nolabel_line35/clk1hz_0
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.512   198.492    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
                         clock pessimism              0.601   199.093    
                         clock uncertainty           -0.318   198.776    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524   198.252    nolabel_line35/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.252    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                194.588    

Slack (MET) :             194.588ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 1.027ns (22.469%)  route 3.544ns (77.531%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.907    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  nolabel_line35/counter_reg[24]/Q
                         net (fo=2, routed)           0.904     0.475    nolabel_line35/counter[24]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.301     0.776 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.670     1.446    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.570 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.826     2.397    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.124     2.521 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          1.143     3.664    nolabel_line35/clk1hz_0
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.512   198.492    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[25]/C
                         clock pessimism              0.601   199.093    
                         clock uncertainty           -0.318   198.776    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524   198.252    nolabel_line35/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.252    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                194.588    

Slack (MET) :             194.862ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.027ns (24.045%)  route 3.244ns (75.955%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.907    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  nolabel_line35/counter_reg[24]/Q
                         net (fo=2, routed)           0.904     0.475    nolabel_line35/counter[24]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.301     0.776 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.670     1.446    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.570 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.826     2.397    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.124     2.521 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.844     3.364    nolabel_line35/clk1hz_0
    SLICE_X50Y97         FDRE                                         r  nolabel_line35/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.512   198.492    nolabel_line35/clk5mhz
    SLICE_X50Y97         FDRE                                         r  nolabel_line35/counter_reg[18]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524   198.227    nolabel_line35/counter_reg[18]
  -------------------------------------------------------------------
                         required time                        198.227    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                194.862    

Slack (MET) :             194.862ns  (required time - arrival time)
  Source:                 nolabel_line35/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.027ns (24.045%)  route 3.244ns (75.955%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 198.492 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.907    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.429 f  nolabel_line35/counter_reg[24]/Q
                         net (fo=2, routed)           0.904     0.475    nolabel_line35/counter[24]
    SLICE_X50Y96         LUT4 (Prop_lut4_I3_O)        0.301     0.776 f  nolabel_line35/counter[29]_i_10/O
                         net (fo=1, routed)           0.670     1.446    nolabel_line35/counter[29]_i_10_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.570 f  nolabel_line35/counter[29]_i_5/O
                         net (fo=2, routed)           0.826     2.397    nolabel_line35/counter[29]_i_5_n_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I2_O)        0.124     2.521 r  nolabel_line35/counter[29]_i_1/O
                         net (fo=29, routed)          0.844     3.364    nolabel_line35/clk1hz_0
    SLICE_X50Y97         FDRE                                         r  nolabel_line35/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          1.512   198.492    nolabel_line35/clk5mhz
    SLICE_X50Y97         FDRE                                         r  nolabel_line35/counter_reg[19]/C
                         clock pessimism              0.576   199.068    
                         clock uncertainty           -0.318   198.751    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524   198.227    nolabel_line35/counter_reg[19]
  -------------------------------------------------------------------
                         required time                        198.227    
                         arrival time                          -3.364    
  -------------------------------------------------------------------
                         slack                                194.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line35/clk1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/clk1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.566    -0.598    nolabel_line35/clk5mhz
    SLICE_X49Y95         FDRE                                         r  nolabel_line35/clk1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  nolabel_line35/clk1hz_reg/Q
                         net (fo=2, routed)           0.168    -0.289    nolabel_line35/clk1hz
    SLICE_X49Y95         LUT4 (Prop_lut4_I3_O)        0.045    -0.244 r  nolabel_line35/clk1hz_i_1/O
                         net (fo=1, routed)           0.000    -0.244    nolabel_line35/clk1hz_i_1_n_0
    SLICE_X49Y95         FDRE                                         r  nolabel_line35/clk1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.837    -0.836    nolabel_line35/clk5mhz
    SLICE_X49Y95         FDRE                                         r  nolabel_line35/clk1hz_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.091    -0.507    nolabel_line35/clk1hz_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.566    -0.598    nolabel_line35/clk5mhz
    SLICE_X49Y95         FDRE                                         r  nolabel_line35/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  nolabel_line35/counter_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.226    nolabel_line35/counter[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.045    -0.181 r  nolabel_line35/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    nolabel_line35/counter_1[0]
    SLICE_X49Y95         FDRE                                         r  nolabel_line35/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.837    -0.836    nolabel_line35/clk5mhz
    SLICE_X49Y95         FDRE                                         r  nolabel_line35/counter_reg[0]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.092    -0.506    nolabel_line35/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.383ns (62.741%)  route 0.227ns (37.259%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.566    -0.598    nolabel_line35/clk5mhz
    SLICE_X50Y97         FDRE                                         r  nolabel_line35/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  nolabel_line35/counter_reg[19]/Q
                         net (fo=2, routed)           0.061    -0.373    nolabel_line35/counter[19]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.262 r  nolabel_line35/counter_reg[20]_i_2/O[2]
                         net (fo=1, routed)           0.166    -0.096    nolabel_line35/counter0[19]
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.108     0.012 r  nolabel_line35/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     0.012    nolabel_line35/counter[19]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  nolabel_line35/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.836    -0.837    nolabel_line35/clk5mhz
    SLICE_X50Y97         FDRE                                         r  nolabel_line35/counter_reg[19]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.121    -0.477    nolabel_line35/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.383ns (62.735%)  route 0.228ns (37.265%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565    -0.599    nolabel_line35/clk5mhz
    SLICE_X50Y95         FDRE                                         r  nolabel_line35/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  nolabel_line35/counter_reg[11]/Q
                         net (fo=2, routed)           0.061    -0.374    nolabel_line35/counter[11]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.263 r  nolabel_line35/counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.166    -0.097    nolabel_line35/counter0[11]
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.108     0.011 r  nolabel_line35/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.011    nolabel_line35/counter[11]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  nolabel_line35/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.835    -0.838    nolabel_line35/clk5mhz
    SLICE_X50Y95         FDRE                                         r  nolabel_line35/counter_reg[11]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.121    -0.478    nolabel_line35/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.383ns (62.735%)  route 0.228ns (37.265%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.566    -0.598    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  nolabel_line35/counter_reg[23]/Q
                         net (fo=2, routed)           0.061    -0.373    nolabel_line35/counter[23]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.262 r  nolabel_line35/counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.166    -0.096    nolabel_line35/counter0[23]
    SLICE_X50Y98         LUT2 (Prop_lut2_I0_O)        0.108     0.012 r  nolabel_line35/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     0.012    nolabel_line35/counter[23]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.836    -0.837    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[23]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.121    -0.477    nolabel_line35/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.383ns (62.513%)  route 0.230ns (37.487%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.566    -0.598    nolabel_line35/clk5mhz
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  nolabel_line35/counter_reg[27]/Q
                         net (fo=2, routed)           0.063    -0.371    nolabel_line35/counter[27]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.260 r  nolabel_line35/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.166    -0.094    nolabel_line35/counter0[27]
    SLICE_X50Y99         LUT2 (Prop_lut2_I0_O)        0.108     0.014 r  nolabel_line35/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     0.014    nolabel_line35/counter[27]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.836    -0.837    nolabel_line35/clk5mhz
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[27]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.121    -0.477    nolabel_line35/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.417ns (59.364%)  route 0.285ns (40.636%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.566    -0.598    nolabel_line35/clk5mhz
    SLICE_X50Y97         FDRE                                         r  nolabel_line35/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  nolabel_line35/counter_reg[19]/Q
                         net (fo=2, routed)           0.061    -0.373    nolabel_line35/counter[19]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.229 r  nolabel_line35/counter_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.224    -0.005    nolabel_line35/counter0[20]
    SLICE_X50Y97         LUT2 (Prop_lut2_I0_O)        0.109     0.104 r  nolabel_line35/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     0.104    nolabel_line35/counter[20]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  nolabel_line35/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.836    -0.837    nolabel_line35/clk5mhz
    SLICE_X50Y97         FDRE                                         r  nolabel_line35/counter_reg[20]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.131    -0.467    nolabel_line35/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.417ns (59.359%)  route 0.286ns (40.641%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.565    -0.599    nolabel_line35/clk5mhz
    SLICE_X50Y95         FDRE                                         r  nolabel_line35/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  nolabel_line35/counter_reg[11]/Q
                         net (fo=2, routed)           0.061    -0.374    nolabel_line35/counter[11]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.230 r  nolabel_line35/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.224    -0.006    nolabel_line35/counter0[12]
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.109     0.103 r  nolabel_line35/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.103    nolabel_line35/counter[12]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  nolabel_line35/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.835    -0.838    nolabel_line35/clk5mhz
    SLICE_X50Y95         FDRE                                         r  nolabel_line35/counter_reg[12]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.131    -0.468    nolabel_line35/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.417ns (59.359%)  route 0.286ns (40.641%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.566    -0.598    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  nolabel_line35/counter_reg[23]/Q
                         net (fo=2, routed)           0.061    -0.373    nolabel_line35/counter[23]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.229 r  nolabel_line35/counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.224    -0.005    nolabel_line35/counter0[24]
    SLICE_X50Y98         LUT2 (Prop_lut2_I0_O)        0.109     0.104 r  nolabel_line35/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     0.104    nolabel_line35/counter[24]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.836    -0.837    nolabel_line35/clk5mhz
    SLICE_X50Y98         FDRE                                         r  nolabel_line35/counter_reg[24]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.131    -0.467    nolabel_line35/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 nolabel_line35/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line35/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.417ns (59.176%)  route 0.288ns (40.824%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.566    -0.598    nolabel_line35/clk5mhz
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  nolabel_line35/counter_reg[27]/Q
                         net (fo=2, routed)           0.063    -0.371    nolabel_line35/counter[27]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.227 r  nolabel_line35/counter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.224    -0.003    nolabel_line35/counter0[28]
    SLICE_X50Y99         LUT2 (Prop_lut2_I0_O)        0.109     0.106 r  nolabel_line35/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     0.106    nolabel_line35/counter[28]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line35/clk_ip/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line35/clk_ip/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line35/clk_ip/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line35/clk_ip/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line35/clk_ip/inst/clkout1_buf/O
                         net (fo=31, routed)          0.836    -0.837    nolabel_line35/clk5mhz
    SLICE_X50Y99         FDRE                                         r  nolabel_line35/counter_reg[28]/C
                         clock pessimism              0.239    -0.598    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.131    -0.467    nolabel_line35/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.574    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line35/clk_ip/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X49Y95     nolabel_line35/clk1hz_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X49Y95     nolabel_line35/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y95     nolabel_line35/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y95     nolabel_line35/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y95     nolabel_line35/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y95     nolabel_line35/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     nolabel_line35/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X50Y96     nolabel_line35/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y95     nolabel_line35/clk1hz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y95     nolabel_line35/clk1hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y95     nolabel_line35/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y95     nolabel_line35/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y95     nolabel_line35/clk1hz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y95     nolabel_line35/clk1hz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y95     nolabel_line35/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X49Y95     nolabel_line35/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X50Y95     nolabel_line35/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line35/clk_ip/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line35/clk_ip/inst/mmcm_adv_inst/CLKFBOUT



