
../repos/coreutils/src/mkfifo:     file format elf32-littlearm


Disassembly of section .init:

0001170c <.init>:
   1170c:	push	{r3, lr}
   11710:	bl	11b94 <__assert_fail@plt+0x48>
   11714:	pop	{r3, pc}

Disassembly of section .plt:

00011718 <fstatfs64@plt-0x14>:
   11718:	push	{lr}		; (str lr, [sp, #-4]!)
   1171c:	ldr	lr, [pc, #4]	; 11728 <fstatfs64@plt-0x4>
   11720:	add	lr, pc, lr
   11724:	ldr	pc, [lr, #8]!
   11728:	ldrdeq	r3, [r2], -r8

0001172c <fstatfs64@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #143360	; 0x23000
   11734:	ldr	pc, [ip, #2264]!	; 0x8d8

00011738 <selabel_lookup@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #143360	; 0x23000
   11740:	ldr	pc, [ip, #2256]!	; 0x8d0

00011744 <calloc@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #143360	; 0x23000
   1174c:	ldr	pc, [ip, #2248]!	; 0x8c8

00011750 <fputs_unlocked@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #143360	; 0x23000
   11758:	ldr	pc, [ip, #2240]!	; 0x8c0

0001175c <raise@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #143360	; 0x23000
   11764:	ldr	pc, [ip, #2232]!	; 0x8b8

00011768 <is_selinux_enabled@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #143360	; 0x23000
   11770:	ldr	pc, [ip, #2224]!	; 0x8b0

00011774 <strcmp@plt>:
   11774:	add	ip, pc, #0, 12
   11778:	add	ip, ip, #143360	; 0x23000
   1177c:	ldr	pc, [ip, #2216]!	; 0x8a8

00011780 <printf@plt>:
   11780:	add	ip, pc, #0, 12
   11784:	add	ip, ip, #143360	; 0x23000
   11788:	ldr	pc, [ip, #2208]!	; 0x8a0

0001178c <context_type_get@plt>:
   1178c:	add	ip, pc, #0, 12
   11790:	add	ip, ip, #143360	; 0x23000
   11794:	ldr	pc, [ip, #2200]!	; 0x898

00011798 <fflush@plt>:
   11798:	add	ip, pc, #0, 12
   1179c:	add	ip, ip, #143360	; 0x23000
   117a0:	ldr	pc, [ip, #2192]!	; 0x890

000117a4 <lsetfilecon@plt>:
   117a4:	add	ip, pc, #0, 12
   117a8:	add	ip, ip, #143360	; 0x23000
   117ac:	ldr	pc, [ip, #2184]!	; 0x888

000117b0 <memmove@plt>:
   117b0:	add	ip, pc, #0, 12
   117b4:	add	ip, ip, #143360	; 0x23000
   117b8:	ldr	pc, [ip, #2176]!	; 0x880

000117bc <free@plt>:
   117bc:	add	ip, pc, #0, 12
   117c0:	add	ip, ip, #143360	; 0x23000
   117c4:	ldr	pc, [ip, #2168]!	; 0x878

000117c8 <faccessat@plt>:
   117c8:	add	ip, pc, #0, 12
   117cc:	add	ip, ip, #143360	; 0x23000
   117d0:	ldr	pc, [ip, #2160]!	; 0x870

000117d4 <_exit@plt>:
   117d4:	add	ip, pc, #0, 12
   117d8:	add	ip, ip, #143360	; 0x23000
   117dc:	ldr	pc, [ip, #2152]!	; 0x868

000117e0 <memcpy@plt>:
   117e0:	add	ip, pc, #0, 12
   117e4:	add	ip, ip, #143360	; 0x23000
   117e8:	ldr	pc, [ip, #2144]!	; 0x860

000117ec <mbsinit@plt>:
   117ec:	add	ip, pc, #0, 12
   117f0:	add	ip, ip, #143360	; 0x23000
   117f4:	ldr	pc, [ip, #2136]!	; 0x858

000117f8 <context_new@plt>:
   117f8:	add	ip, pc, #0, 12
   117fc:	add	ip, ip, #143360	; 0x23000
   11800:	ldr	pc, [ip, #2128]!	; 0x850

00011804 <memcmp@plt>:
   11804:	add	ip, pc, #0, 12
   11808:	add	ip, ip, #143360	; 0x23000
   1180c:	ldr	pc, [ip, #2120]!	; 0x848

00011810 <context_type_set@plt>:
   11810:	add	ip, pc, #0, 12
   11814:	add	ip, ip, #143360	; 0x23000
   11818:	ldr	pc, [ip, #2112]!	; 0x840

0001181c <realloc@plt>:
   1181c:	add	ip, pc, #0, 12
   11820:	add	ip, ip, #143360	; 0x23000
   11824:	ldr	pc, [ip, #2104]!	; 0x838

00011828 <fgetfilecon@plt>:
   11828:	add	ip, pc, #0, 12
   1182c:	add	ip, ip, #143360	; 0x23000
   11830:	ldr	pc, [ip, #2096]!	; 0x830

00011834 <textdomain@plt>:
   11834:	add	ip, pc, #0, 12
   11838:	add	ip, ip, #143360	; 0x23000
   1183c:	ldr	pc, [ip, #2088]!	; 0x828

00011840 <rawmemchr@plt>:
   11840:	add	ip, pc, #0, 12
   11844:	add	ip, ip, #143360	; 0x23000
   11848:	ldr	pc, [ip, #2080]!	; 0x820

0001184c <__fxstatat64@plt>:
   1184c:	add	ip, pc, #0, 12
   11850:	add	ip, ip, #143360	; 0x23000
   11854:	ldr	pc, [ip, #2072]!	; 0x818

00011858 <iswprint@plt>:
   11858:	add	ip, pc, #0, 12
   1185c:	add	ip, ip, #143360	; 0x23000
   11860:	ldr	pc, [ip, #2064]!	; 0x810

00011864 <__fxstat64@plt>:
   11864:	add	ip, pc, #0, 12
   11868:	add	ip, ip, #143360	; 0x23000
   1186c:	ldr	pc, [ip, #2056]!	; 0x808

00011870 <readlink@plt>:
   11870:	add	ip, pc, #0, 12
   11874:	add	ip, ip, #143360	; 0x23000
   11878:	ldr	pc, [ip, #2048]!	; 0x800

0001187c <lseek64@plt>:
   1187c:	add	ip, pc, #0, 12
   11880:	add	ip, ip, #143360	; 0x23000
   11884:	ldr	pc, [ip, #2040]!	; 0x7f8

00011888 <__ctype_get_mb_cur_max@plt>:
   11888:	add	ip, pc, #0, 12
   1188c:	add	ip, ip, #143360	; 0x23000
   11890:	ldr	pc, [ip, #2032]!	; 0x7f0

00011894 <strcpy@plt>:
   11894:	add	ip, pc, #0, 12
   11898:	add	ip, ip, #143360	; 0x23000
   1189c:	ldr	pc, [ip, #2024]!	; 0x7e8

000118a0 <getcon@plt>:
   118a0:	add	ip, pc, #0, 12
   118a4:	add	ip, ip, #143360	; 0x23000
   118a8:	ldr	pc, [ip, #2016]!	; 0x7e0

000118ac <__fpending@plt>:
   118ac:	add	ip, pc, #0, 12
   118b0:	add	ip, ip, #143360	; 0x23000
   118b4:	ldr	pc, [ip, #2008]!	; 0x7d8

000118b8 <ferror_unlocked@plt>:
   118b8:	add	ip, pc, #0, 12
   118bc:	add	ip, ip, #143360	; 0x23000
   118c0:	ldr	pc, [ip, #2000]!	; 0x7d0

000118c4 <mbrtowc@plt>:
   118c4:	add	ip, pc, #0, 12
   118c8:	add	ip, ip, #143360	; 0x23000
   118cc:	ldr	pc, [ip, #1992]!	; 0x7c8

000118d0 <error@plt>:
   118d0:	add	ip, pc, #0, 12
   118d4:	add	ip, ip, #143360	; 0x23000
   118d8:	ldr	pc, [ip, #1984]!	; 0x7c0

000118dc <open64@plt>:
   118dc:	add	ip, pc, #0, 12
   118e0:	add	ip, ip, #143360	; 0x23000
   118e4:	ldr	pc, [ip, #1976]!	; 0x7b8

000118e8 <lgetfilecon@plt>:
   118e8:	add	ip, pc, #0, 12
   118ec:	add	ip, ip, #143360	; 0x23000
   118f0:	ldr	pc, [ip, #1968]!	; 0x7b0

000118f4 <malloc@plt>:
   118f4:	add	ip, pc, #0, 12
   118f8:	add	ip, ip, #143360	; 0x23000
   118fc:	ldr	pc, [ip, #1960]!	; 0x7a8

00011900 <__libc_start_main@plt>:
   11900:	add	ip, pc, #0, 12
   11904:	add	ip, ip, #143360	; 0x23000
   11908:	ldr	pc, [ip, #1952]!	; 0x7a0

0001190c <__freading@plt>:
   1190c:	add	ip, pc, #0, 12
   11910:	add	ip, ip, #143360	; 0x23000
   11914:	ldr	pc, [ip, #1944]!	; 0x798

00011918 <__gmon_start__@plt>:
   11918:	add	ip, pc, #0, 12
   1191c:	add	ip, ip, #143360	; 0x23000
   11920:	ldr	pc, [ip, #1936]!	; 0x790

00011924 <context_free@plt>:
   11924:	add	ip, pc, #0, 12
   11928:	add	ip, ip, #143360	; 0x23000
   1192c:	ldr	pc, [ip, #1928]!	; 0x788

00011930 <getopt_long@plt>:
   11930:	add	ip, pc, #0, 12
   11934:	add	ip, ip, #143360	; 0x23000
   11938:	ldr	pc, [ip, #1920]!	; 0x780

0001193c <__ctype_b_loc@plt>:
   1193c:	add	ip, pc, #0, 12
   11940:	add	ip, ip, #143360	; 0x23000
   11944:	ldr	pc, [ip, #1912]!	; 0x778

00011948 <getcwd@plt>:
   11948:	add	ip, pc, #0, 12
   1194c:	add	ip, ip, #143360	; 0x23000
   11950:	ldr	pc, [ip, #1904]!	; 0x770

00011954 <exit@plt>:
   11954:	add	ip, pc, #0, 12
   11958:	add	ip, ip, #143360	; 0x23000
   1195c:	ldr	pc, [ip, #1896]!	; 0x768

00011960 <gettext@plt>:
   11960:	add	ip, pc, #0, 12
   11964:	add	ip, ip, #143360	; 0x23000
   11968:	ldr	pc, [ip, #1888]!	; 0x760

0001196c <getfilecon@plt>:
   1196c:	add	ip, pc, #0, 12
   11970:	add	ip, ip, #143360	; 0x23000
   11974:	ldr	pc, [ip, #1880]!	; 0x758

00011978 <strlen@plt>:
   11978:	add	ip, pc, #0, 12
   1197c:	add	ip, ip, #143360	; 0x23000
   11980:	ldr	pc, [ip, #1872]!	; 0x750

00011984 <selabel_open@plt>:
   11984:	add	ip, pc, #0, 12
   11988:	add	ip, ip, #143360	; 0x23000
   1198c:	ldr	pc, [ip, #1864]!	; 0x748

00011990 <openat64@plt>:
   11990:	add	ip, pc, #0, 12
   11994:	add	ip, ip, #143360	; 0x23000
   11998:	ldr	pc, [ip, #1856]!	; 0x740

0001199c <setfscreatecon@plt>:
   1199c:	add	ip, pc, #0, 12
   119a0:	add	ip, ip, #143360	; 0x23000
   119a4:	ldr	pc, [ip, #1848]!	; 0x738

000119a8 <fprintf@plt>:
   119a8:	add	ip, pc, #0, 12
   119ac:	add	ip, ip, #143360	; 0x23000
   119b0:	ldr	pc, [ip, #1840]!	; 0x730

000119b4 <__errno_location@plt>:
   119b4:	add	ip, pc, #0, 12
   119b8:	add	ip, ip, #143360	; 0x23000
   119bc:	ldr	pc, [ip, #1832]!	; 0x728

000119c0 <__cxa_atexit@plt>:
   119c0:	add	ip, pc, #0, 12
   119c4:	add	ip, ip, #143360	; 0x23000
   119c8:	ldr	pc, [ip, #1824]!	; 0x720

000119cc <memset@plt>:
   119cc:	add	ip, pc, #0, 12
   119d0:	add	ip, ip, #143360	; 0x23000
   119d4:	ldr	pc, [ip, #1816]!	; 0x718

000119d8 <fileno@plt>:
   119d8:	add	ip, pc, #0, 12
   119dc:	add	ip, ip, #143360	; 0x23000
   119e0:	ldr	pc, [ip, #1808]!	; 0x710

000119e4 <fclose@plt>:
   119e4:	add	ip, pc, #0, 12
   119e8:	add	ip, ip, #143360	; 0x23000
   119ec:	ldr	pc, [ip, #1800]!	; 0x708

000119f0 <fseeko64@plt>:
   119f0:	add	ip, pc, #0, 12
   119f4:	add	ip, ip, #143360	; 0x23000
   119f8:	ldr	pc, [ip, #1792]!	; 0x700

000119fc <fcntl64@plt>:
   119fc:	add	ip, pc, #0, 12
   11a00:	add	ip, ip, #143360	; 0x23000
   11a04:	ldr	pc, [ip, #1784]!	; 0x6f8

00011a08 <setlocale@plt>:
   11a08:	add	ip, pc, #0, 12
   11a0c:	add	ip, ip, #143360	; 0x23000
   11a10:	ldr	pc, [ip, #1776]!	; 0x6f0

00011a14 <fsetfilecon@plt>:
   11a14:	add	ip, pc, #0, 12
   11a18:	add	ip, ip, #143360	; 0x23000
   11a1c:	ldr	pc, [ip, #1768]!	; 0x6e8

00011a20 <strrchr@plt>:
   11a20:	add	ip, pc, #0, 12
   11a24:	add	ip, ip, #143360	; 0x23000
   11a28:	ldr	pc, [ip, #1760]!	; 0x6e0

00011a2c <nl_langinfo@plt>:
   11a2c:	add	ip, pc, #0, 12
   11a30:	add	ip, ip, #143360	; 0x23000
   11a34:	ldr	pc, [ip, #1752]!	; 0x6d8

00011a38 <sprintf@plt>:
   11a38:	add	ip, pc, #0, 12
   11a3c:	add	ip, ip, #143360	; 0x23000
   11a40:	ldr	pc, [ip, #1744]!	; 0x6d0

00011a44 <readdir64@plt>:
   11a44:	add	ip, pc, #0, 12
   11a48:	add	ip, ip, #143360	; 0x23000
   11a4c:	ldr	pc, [ip, #1736]!	; 0x6c8

00011a50 <fdopendir@plt>:
   11a50:	add	ip, pc, #0, 12
   11a54:	add	ip, ip, #143360	; 0x23000
   11a58:	ldr	pc, [ip, #1728]!	; 0x6c0

00011a5c <security_compute_create@plt>:
   11a5c:	add	ip, pc, #0, 12
   11a60:	add	ip, ip, #143360	; 0x23000
   11a64:	ldr	pc, [ip, #1720]!	; 0x6b8

00011a68 <dirfd@plt>:
   11a68:	add	ip, pc, #0, 12
   11a6c:	add	ip, ip, #143360	; 0x23000
   11a70:	ldr	pc, [ip, #1712]!	; 0x6b0

00011a74 <fchdir@plt>:
   11a74:	add	ip, pc, #0, 12
   11a78:	add	ip, ip, #143360	; 0x23000
   11a7c:	ldr	pc, [ip, #1704]!	; 0x6a8

00011a80 <qsort@plt>:
   11a80:	add	ip, pc, #0, 12
   11a84:	add	ip, ip, #143360	; 0x23000
   11a88:	ldr	pc, [ip, #1696]!	; 0x6a0

00011a8c <freecon@plt>:
   11a8c:	add	ip, pc, #0, 12
   11a90:	add	ip, ip, #143360	; 0x23000
   11a94:	ldr	pc, [ip, #1688]!	; 0x698

00011a98 <bindtextdomain@plt>:
   11a98:	add	ip, pc, #0, 12
   11a9c:	add	ip, ip, #143360	; 0x23000
   11aa0:	ldr	pc, [ip, #1680]!	; 0x690

00011aa4 <getfscreatecon@plt>:
   11aa4:	add	ip, pc, #0, 12
   11aa8:	add	ip, ip, #143360	; 0x23000
   11aac:	ldr	pc, [ip, #1672]!	; 0x688

00011ab0 <umask@plt>:
   11ab0:	add	ip, pc, #0, 12
   11ab4:	add	ip, ip, #143360	; 0x23000
   11ab8:	ldr	pc, [ip, #1664]!	; 0x680

00011abc <context_str@plt>:
   11abc:	add	ip, pc, #0, 12
   11ac0:	add	ip, ip, #143360	; 0x23000
   11ac4:	ldr	pc, [ip, #1656]!	; 0x678

00011ac8 <chmod@plt>:
   11ac8:	add	ip, pc, #0, 12
   11acc:	add	ip, ip, #143360	; 0x23000
   11ad0:	ldr	pc, [ip, #1648]!	; 0x670

00011ad4 <__xstat64@plt>:
   11ad4:	add	ip, pc, #0, 12
   11ad8:	add	ip, ip, #143360	; 0x23000
   11adc:	ldr	pc, [ip, #1640]!	; 0x668

00011ae0 <fputs@plt>:
   11ae0:	add	ip, pc, #0, 12
   11ae4:	add	ip, ip, #143360	; 0x23000
   11ae8:	ldr	pc, [ip, #1632]!	; 0x660

00011aec <strncmp@plt>:
   11aec:	add	ip, pc, #0, 12
   11af0:	add	ip, ip, #143360	; 0x23000
   11af4:	ldr	pc, [ip, #1624]!	; 0x658

00011af8 <abort@plt>:
   11af8:	add	ip, pc, #0, 12
   11afc:	add	ip, ip, #143360	; 0x23000
   11b00:	ldr	pc, [ip, #1616]!	; 0x650

00011b04 <close@plt>:
   11b04:	add	ip, pc, #0, 12
   11b08:	add	ip, ip, #143360	; 0x23000
   11b0c:	ldr	pc, [ip, #1608]!	; 0x648

00011b10 <__lxstat64@plt>:
   11b10:	add	ip, pc, #0, 12
   11b14:	add	ip, ip, #143360	; 0x23000
   11b18:	ldr	pc, [ip, #1600]!	; 0x640

00011b1c <mkfifo@plt>:
   11b1c:	add	ip, pc, #0, 12
   11b20:	add	ip, ip, #143360	; 0x23000
   11b24:	ldr	pc, [ip, #1592]!	; 0x638

00011b28 <mode_to_security_class@plt>:
   11b28:	add	ip, pc, #0, 12
   11b2c:	add	ip, ip, #143360	; 0x23000
   11b30:	ldr	pc, [ip, #1584]!	; 0x630

00011b34 <closedir@plt>:
   11b34:	add	ip, pc, #0, 12
   11b38:	add	ip, ip, #143360	; 0x23000
   11b3c:	ldr	pc, [ip, #1576]!	; 0x628

00011b40 <strspn@plt>:
   11b40:	add	ip, pc, #0, 12
   11b44:	add	ip, ip, #143360	; 0x23000
   11b48:	ldr	pc, [ip, #1568]!	; 0x620

00011b4c <__assert_fail@plt>:
   11b4c:	add	ip, pc, #0, 12
   11b50:	add	ip, ip, #143360	; 0x23000
   11b54:	ldr	pc, [ip, #1560]!	; 0x618

Disassembly of section .text:

00011b58 <lchmod@@Base-0x7ea0>:
   11b58:	mov	fp, #0
   11b5c:	mov	lr, #0
   11b60:	pop	{r1}		; (ldr r1, [sp], #4)
   11b64:	mov	r2, sp
   11b68:	push	{r2}		; (str r2, [sp, #-4]!)
   11b6c:	push	{r0}		; (str r0, [sp, #-4]!)
   11b70:	ldr	ip, [pc, #16]	; 11b88 <__assert_fail@plt+0x3c>
   11b74:	push	{ip}		; (str ip, [sp, #-4]!)
   11b78:	ldr	r0, [pc, #12]	; 11b8c <__assert_fail@plt+0x40>
   11b7c:	ldr	r3, [pc, #12]	; 11b90 <__assert_fail@plt+0x44>
   11b80:	bl	11900 <__libc_start_main@plt>
   11b84:	bl	11af8 <abort@plt>
   11b88:	ldrdeq	r3, [r2], -r4
   11b8c:	andeq	r1, r1, r4, lsl #31
   11b90:	andeq	r3, r2, r4, ror pc
   11b94:	ldr	r3, [pc, #20]	; 11bb0 <__assert_fail@plt+0x64>
   11b98:	ldr	r2, [pc, #20]	; 11bb4 <__assert_fail@plt+0x68>
   11b9c:	add	r3, pc, r3
   11ba0:	ldr	r2, [r3, r2]
   11ba4:	cmp	r2, #0
   11ba8:	bxeq	lr
   11bac:	b	11918 <__gmon_start__@plt>
   11bb0:	andeq	r3, r2, ip, asr r4
   11bb4:	andeq	r0, r0, r0, ror r1
   11bb8:	ldr	r0, [pc, #24]	; 11bd8 <__assert_fail@plt+0x8c>
   11bbc:	ldr	r3, [pc, #24]	; 11bdc <__assert_fail@plt+0x90>
   11bc0:	cmp	r3, r0
   11bc4:	bxeq	lr
   11bc8:	ldr	r3, [pc, #16]	; 11be0 <__assert_fail@plt+0x94>
   11bcc:	cmp	r3, #0
   11bd0:	bxeq	lr
   11bd4:	bx	r3
   11bd8:	andeq	r5, r3, r4, asr #3
   11bdc:	andeq	r5, r3, r4, asr #3
   11be0:	andeq	r0, r0, r0
   11be4:	ldr	r0, [pc, #36]	; 11c10 <__assert_fail@plt+0xc4>
   11be8:	ldr	r1, [pc, #36]	; 11c14 <__assert_fail@plt+0xc8>
   11bec:	sub	r1, r1, r0
   11bf0:	asr	r1, r1, #2
   11bf4:	add	r1, r1, r1, lsr #31
   11bf8:	asrs	r1, r1, #1
   11bfc:	bxeq	lr
   11c00:	ldr	r3, [pc, #16]	; 11c18 <__assert_fail@plt+0xcc>
   11c04:	cmp	r3, #0
   11c08:	bxeq	lr
   11c0c:	bx	r3
   11c10:	andeq	r5, r3, r4, asr #3
   11c14:	andeq	r5, r3, r4, asr #3
   11c18:	andeq	r0, r0, r0
   11c1c:	push	{r4, lr}
   11c20:	ldr	r4, [pc, #24]	; 11c40 <__assert_fail@plt+0xf4>
   11c24:	ldrb	r3, [r4]
   11c28:	cmp	r3, #0
   11c2c:	popne	{r4, pc}
   11c30:	bl	11bb8 <__assert_fail@plt+0x6c>
   11c34:	mov	r3, #1
   11c38:	strb	r3, [r4]
   11c3c:	pop	{r4, pc}
   11c40:	andeq	r5, r3, r4, ror #3
   11c44:	b	11be4 <__assert_fail@plt+0x98>
   11c48:	push	{fp, lr}
   11c4c:	mov	fp, sp
   11c50:	sub	sp, sp, #40	; 0x28
   11c54:	str	r0, [fp, #-4]
   11c58:	ldr	r0, [fp, #-4]
   11c5c:	cmp	r0, #0
   11c60:	beq	11cb0 <__assert_fail@plt+0x164>
   11c64:	b	11c68 <__assert_fail@plt+0x11c>
   11c68:	movw	r0, #20952	; 0x51d8
   11c6c:	movt	r0, #3
   11c70:	ldr	r0, [r0]
   11c74:	movw	r1, #16468	; 0x4054
   11c78:	movt	r1, #2
   11c7c:	str	r0, [fp, #-8]
   11c80:	mov	r0, r1
   11c84:	bl	11960 <gettext@plt>
   11c88:	movw	r1, #20976	; 0x51f0
   11c8c:	movt	r1, #3
   11c90:	ldr	r2, [r1]
   11c94:	ldr	r1, [fp, #-8]
   11c98:	str	r0, [fp, #-12]
   11c9c:	mov	r0, r1
   11ca0:	ldr	r1, [fp, #-12]
   11ca4:	bl	119a8 <fprintf@plt>
   11ca8:	str	r0, [fp, #-16]
   11cac:	b	11d94 <__assert_fail@plt+0x248>
   11cb0:	movw	r0, #16507	; 0x407b
   11cb4:	movt	r0, #2
   11cb8:	bl	11960 <gettext@plt>
   11cbc:	movw	lr, #20976	; 0x51f0
   11cc0:	movt	lr, #3
   11cc4:	ldr	r1, [lr]
   11cc8:	bl	11780 <printf@plt>
   11ccc:	movw	r1, #16538	; 0x409a
   11cd0:	movt	r1, #2
   11cd4:	str	r0, [sp, #20]
   11cd8:	mov	r0, r1
   11cdc:	bl	11960 <gettext@plt>
   11ce0:	movw	r1, #20956	; 0x51dc
   11ce4:	movt	r1, #3
   11ce8:	ldr	r1, [r1]
   11cec:	bl	11750 <fputs_unlocked@plt>
   11cf0:	str	r0, [sp, #16]
   11cf4:	bl	11d9c <__assert_fail@plt+0x250>
   11cf8:	movw	r0, #16588	; 0x40cc
   11cfc:	movt	r0, #2
   11d00:	bl	11960 <gettext@plt>
   11d04:	movw	r1, #20956	; 0x51dc
   11d08:	movt	r1, #3
   11d0c:	ldr	r1, [r1]
   11d10:	bl	11750 <fputs_unlocked@plt>
   11d14:	movw	r1, #16661	; 0x4115
   11d18:	movt	r1, #2
   11d1c:	str	r0, [sp, #12]
   11d20:	mov	r0, r1
   11d24:	bl	11960 <gettext@plt>
   11d28:	movw	r1, #20956	; 0x51dc
   11d2c:	movt	r1, #3
   11d30:	ldr	r1, [r1]
   11d34:	bl	11750 <fputs_unlocked@plt>
   11d38:	movw	r1, #16868	; 0x41e4
   11d3c:	movt	r1, #2
   11d40:	str	r0, [sp, #8]
   11d44:	mov	r0, r1
   11d48:	bl	11960 <gettext@plt>
   11d4c:	movw	r1, #20956	; 0x51dc
   11d50:	movt	r1, #3
   11d54:	ldr	r1, [r1]
   11d58:	bl	11750 <fputs_unlocked@plt>
   11d5c:	movw	r1, #16913	; 0x4211
   11d60:	movt	r1, #2
   11d64:	str	r0, [sp, #4]
   11d68:	mov	r0, r1
   11d6c:	bl	11960 <gettext@plt>
   11d70:	movw	r1, #20956	; 0x51dc
   11d74:	movt	r1, #3
   11d78:	ldr	r1, [r1]
   11d7c:	bl	11750 <fputs_unlocked@plt>
   11d80:	movw	r1, #16967	; 0x4247
   11d84:	movt	r1, #2
   11d88:	str	r0, [sp]
   11d8c:	mov	r0, r1
   11d90:	bl	11dd0 <__assert_fail@plt+0x284>
   11d94:	ldr	r0, [fp, #-4]
   11d98:	bl	11954 <exit@plt>
   11d9c:	push	{fp, lr}
   11da0:	mov	fp, sp
   11da4:	sub	sp, sp, #8
   11da8:	movw	r0, #17307	; 0x439b
   11dac:	movt	r0, #2
   11db0:	bl	11960 <gettext@plt>
   11db4:	movw	lr, #20956	; 0x51dc
   11db8:	movt	lr, #3
   11dbc:	ldr	r1, [lr]
   11dc0:	bl	11750 <fputs_unlocked@plt>
   11dc4:	str	r0, [sp, #4]
   11dc8:	mov	sp, fp
   11dcc:	pop	{fp, pc}
   11dd0:	push	{fp, lr}
   11dd4:	mov	fp, sp
   11dd8:	sub	sp, sp, #96	; 0x60
   11ddc:	add	r1, sp, #36	; 0x24
   11de0:	movw	r2, #17788	; 0x457c
   11de4:	movt	r2, #2
   11de8:	str	r0, [fp, #-4]
   11dec:	mov	r0, r1
   11df0:	str	r1, [sp, #20]
   11df4:	mov	r1, r2
   11df8:	movw	r2, #56	; 0x38
   11dfc:	bl	117e0 <memcpy@plt>
   11e00:	ldr	r0, [fp, #-4]
   11e04:	str	r0, [sp, #32]
   11e08:	ldr	r0, [sp, #20]
   11e0c:	str	r0, [sp, #28]
   11e10:	ldr	r0, [sp, #28]
   11e14:	ldr	r0, [r0]
   11e18:	movw	r1, #0
   11e1c:	cmp	r0, r1
   11e20:	movw	r0, #0
   11e24:	str	r0, [sp, #16]
   11e28:	beq	11e54 <__assert_fail@plt+0x308>
   11e2c:	ldr	r0, [fp, #-4]
   11e30:	ldr	r1, [sp, #28]
   11e34:	ldr	r1, [r1]
   11e38:	bl	11774 <strcmp@plt>
   11e3c:	cmp	r0, #0
   11e40:	movw	r0, #0
   11e44:	moveq	r0, #1
   11e48:	mvn	r1, #0
   11e4c:	eor	r0, r0, r1
   11e50:	str	r0, [sp, #16]
   11e54:	ldr	r0, [sp, #16]
   11e58:	tst	r0, #1
   11e5c:	beq	11e70 <__assert_fail@plt+0x324>
   11e60:	ldr	r0, [sp, #28]
   11e64:	add	r0, r0, #8
   11e68:	str	r0, [sp, #28]
   11e6c:	b	11e10 <__assert_fail@plt+0x2c4>
   11e70:	ldr	r0, [sp, #28]
   11e74:	ldr	r0, [r0, #4]
   11e78:	movw	r1, #0
   11e7c:	cmp	r0, r1
   11e80:	beq	11e90 <__assert_fail@plt+0x344>
   11e84:	ldr	r0, [sp, #28]
   11e88:	ldr	r0, [r0, #4]
   11e8c:	str	r0, [sp, #32]
   11e90:	movw	r0, #17477	; 0x4445
   11e94:	movt	r0, #2
   11e98:	bl	11960 <gettext@plt>
   11e9c:	movw	r1, #17103	; 0x42cf
   11ea0:	movt	r1, #2
   11ea4:	movw	r2, #17500	; 0x445c
   11ea8:	movt	r2, #2
   11eac:	bl	11780 <printf@plt>
   11eb0:	movw	r1, #5
   11eb4:	str	r0, [sp, #12]
   11eb8:	mov	r0, r1
   11ebc:	movw	r1, #0
   11ec0:	bl	11a08 <setlocale@plt>
   11ec4:	str	r0, [sp, #24]
   11ec8:	ldr	r0, [sp, #24]
   11ecc:	movw	r1, #0
   11ed0:	cmp	r0, r1
   11ed4:	beq	11f14 <__assert_fail@plt+0x3c8>
   11ed8:	ldr	r0, [sp, #24]
   11edc:	movw	r1, #17540	; 0x4484
   11ee0:	movt	r1, #2
   11ee4:	movw	r2, #3
   11ee8:	bl	11aec <strncmp@plt>
   11eec:	cmp	r0, #0
   11ef0:	beq	11f14 <__assert_fail@plt+0x3c8>
   11ef4:	movw	r0, #17544	; 0x4488
   11ef8:	movt	r0, #2
   11efc:	bl	11960 <gettext@plt>
   11f00:	movw	lr, #20956	; 0x51dc
   11f04:	movt	lr, #3
   11f08:	ldr	r1, [lr]
   11f0c:	bl	11750 <fputs_unlocked@plt>
   11f10:	str	r0, [sp, #8]
   11f14:	movw	r0, #17615	; 0x44cf
   11f18:	movt	r0, #2
   11f1c:	bl	11960 <gettext@plt>
   11f20:	ldr	r2, [fp, #-4]
   11f24:	movw	r1, #17500	; 0x445c
   11f28:	movt	r1, #2
   11f2c:	bl	11780 <printf@plt>
   11f30:	movw	r1, #17642	; 0x44ea
   11f34:	movt	r1, #2
   11f38:	str	r0, [sp, #4]
   11f3c:	mov	r0, r1
   11f40:	bl	11960 <gettext@plt>
   11f44:	ldr	r1, [sp, #32]
   11f48:	ldr	r2, [sp, #32]
   11f4c:	ldr	lr, [fp, #-4]
   11f50:	cmp	r2, lr
   11f54:	movw	r2, #0
   11f58:	moveq	r2, #1
   11f5c:	tst	r2, #1
   11f60:	movw	r2, #17692	; 0x451c
   11f64:	movt	r2, #2
   11f68:	movw	lr, #17410	; 0x4402
   11f6c:	movt	lr, #2
   11f70:	movne	r2, lr
   11f74:	bl	11780 <printf@plt>
   11f78:	str	r0, [sp]
   11f7c:	mov	sp, fp
   11f80:	pop	{fp, pc}
   11f84:	push	{fp, lr}
   11f88:	mov	fp, sp
   11f8c:	sub	sp, sp, #152	; 0x98
   11f90:	movw	r2, #0
   11f94:	str	r2, [fp, #-4]
   11f98:	str	r0, [fp, #-8]
   11f9c:	str	r1, [fp, #-12]
   11fa0:	str	r2, [fp, #-20]	; 0xffffffec
   11fa4:	str	r2, [fp, #-24]	; 0xffffffe8
   11fa8:	str	r2, [fp, #-32]	; 0xffffffe0
   11fac:	str	r2, [fp, #-36]	; 0xffffffdc
   11fb0:	ldr	r0, [fp, #-12]
   11fb4:	ldr	r0, [r0]
   11fb8:	bl	1a888 <lchmod@@Base+0xe90>
   11fbc:	movw	r0, #6
   11fc0:	movw	r1, #17692	; 0x451c
   11fc4:	movt	r1, #2
   11fc8:	bl	11a08 <setlocale@plt>
   11fcc:	movw	r1, #17107	; 0x42d3
   11fd0:	movt	r1, #2
   11fd4:	str	r0, [fp, #-52]	; 0xffffffcc
   11fd8:	mov	r0, r1
   11fdc:	movw	r1, #16974	; 0x424e
   11fe0:	movt	r1, #2
   11fe4:	bl	11a98 <bindtextdomain@plt>
   11fe8:	movw	r1, #17107	; 0x42d3
   11fec:	movt	r1, #2
   11ff0:	str	r0, [fp, #-56]	; 0xffffffc8
   11ff4:	mov	r0, r1
   11ff8:	bl	11834 <textdomain@plt>
   11ffc:	movw	r1, #15072	; 0x3ae0
   12000:	movt	r1, #1
   12004:	str	r0, [fp, #-60]	; 0xffffffc4
   12008:	mov	r0, r1
   1200c:	bl	23fd8 <lchmod@@Base+0xa5e0>
   12010:	str	r0, [fp, #-64]	; 0xffffffc0
   12014:	ldr	r0, [fp, #-8]
   12018:	ldr	r1, [fp, #-12]
   1201c:	movw	r2, #16998	; 0x4266
   12020:	movt	r2, #2
   12024:	movw	r3, #17708	; 0x452c
   12028:	movt	r3, #2
   1202c:	movw	ip, #0
   12030:	str	ip, [sp]
   12034:	bl	11930 <getopt_long@plt>
   12038:	str	r0, [fp, #-28]	; 0xffffffe4
   1203c:	cmn	r0, #1
   12040:	beq	121f8 <__assert_fail@plt+0x6ac>
   12044:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12048:	cmn	r0, #3
   1204c:	str	r0, [fp, #-68]	; 0xffffffbc
   12050:	beq	121a4 <__assert_fail@plt+0x658>
   12054:	b	12058 <__assert_fail@plt+0x50c>
   12058:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1205c:	cmn	r0, #2
   12060:	beq	1219c <__assert_fail@plt+0x650>
   12064:	b	12068 <__assert_fail@plt+0x51c>
   12068:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1206c:	cmp	r0, #90	; 0x5a
   12070:	beq	1209c <__assert_fail@plt+0x550>
   12074:	b	12078 <__assert_fail@plt+0x52c>
   12078:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1207c:	cmp	r0, #109	; 0x6d
   12080:	bne	121ec <__assert_fail@plt+0x6a0>
   12084:	b	12088 <__assert_fail@plt+0x53c>
   12088:	movw	r0, #20960	; 0x51e0
   1208c:	movt	r0, #3
   12090:	ldr	r0, [r0]
   12094:	str	r0, [fp, #-20]	; 0xffffffec
   12098:	b	121f4 <__assert_fail@plt+0x6a8>
   1209c:	bl	1255c <__assert_fail@plt+0xa10>
   120a0:	tst	r0, #1
   120a4:	beq	120bc <__assert_fail@plt+0x570>
   120a8:	movw	r0, #20960	; 0x51e0
   120ac:	movt	r0, #3
   120b0:	ldr	r0, [r0]
   120b4:	str	r0, [fp, #-32]	; 0xffffffe0
   120b8:	b	12198 <__assert_fail@plt+0x64c>
   120bc:	bl	11768 <is_selinux_enabled@plt>
   120c0:	cmp	r0, #0
   120c4:	ble	12154 <__assert_fail@plt+0x608>
   120c8:	movw	r0, #20960	; 0x51e0
   120cc:	movt	r0, #3
   120d0:	ldr	r0, [r0]
   120d4:	movw	r1, #0
   120d8:	cmp	r0, r1
   120dc:	beq	120f4 <__assert_fail@plt+0x5a8>
   120e0:	movw	r0, #20960	; 0x51e0
   120e4:	movt	r0, #3
   120e8:	ldr	r0, [r0]
   120ec:	str	r0, [fp, #-32]	; 0xffffffe0
   120f0:	b	12150 <__assert_fail@plt+0x604>
   120f4:	movw	r0, #0
   120f8:	str	r0, [fp, #-72]	; 0xffffffb8
   120fc:	ldr	r1, [fp, #-72]	; 0xffffffb8
   12100:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12104:	bl	11984 <selabel_open@plt>
   12108:	str	r0, [fp, #-36]	; 0xffffffdc
   1210c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12110:	movw	r1, #0
   12114:	cmp	r0, r1
   12118:	bne	1214c <__assert_fail@plt+0x600>
   1211c:	bl	119b4 <__errno_location@plt>
   12120:	ldr	r1, [r0]
   12124:	movw	r0, #17002	; 0x426a
   12128:	movt	r0, #2
   1212c:	str	r1, [sp, #76]	; 0x4c
   12130:	bl	11960 <gettext@plt>
   12134:	movw	r1, #0
   12138:	str	r0, [sp, #72]	; 0x48
   1213c:	mov	r0, r1
   12140:	ldr	r1, [sp, #76]	; 0x4c
   12144:	ldr	r2, [sp, #72]	; 0x48
   12148:	bl	118d0 <error@plt>
   1214c:	b	12150 <__assert_fail@plt+0x604>
   12150:	b	12194 <__assert_fail@plt+0x648>
   12154:	movw	r0, #20960	; 0x51e0
   12158:	movt	r0, #3
   1215c:	ldr	r0, [r0]
   12160:	movw	r1, #0
   12164:	cmp	r0, r1
   12168:	beq	12190 <__assert_fail@plt+0x644>
   1216c:	movw	r0, #17030	; 0x4286
   12170:	movt	r0, #2
   12174:	bl	11960 <gettext@plt>
   12178:	movw	lr, #0
   1217c:	str	r0, [sp, #68]	; 0x44
   12180:	mov	r0, lr
   12184:	mov	r1, lr
   12188:	ldr	r2, [sp, #68]	; 0x44
   1218c:	bl	118d0 <error@plt>
   12190:	b	12194 <__assert_fail@plt+0x648>
   12194:	b	12198 <__assert_fail@plt+0x64c>
   12198:	b	121f4 <__assert_fail@plt+0x6a8>
   1219c:	movw	r0, #0
   121a0:	bl	11c48 <__assert_fail@plt+0xfc>
   121a4:	movw	r0, #20956	; 0x51dc
   121a8:	movt	r0, #3
   121ac:	ldr	r0, [r0]
   121b0:	movw	r1, #20860	; 0x517c
   121b4:	movt	r1, #3
   121b8:	ldr	r3, [r1]
   121bc:	movw	r1, #16967	; 0x4247
   121c0:	movt	r1, #2
   121c4:	movw	r2, #17103	; 0x42cf
   121c8:	movt	r2, #2
   121cc:	movw	ip, #17117	; 0x42dd
   121d0:	movt	ip, #2
   121d4:	str	ip, [sp]
   121d8:	movw	ip, #0
   121dc:	str	ip, [sp, #4]
   121e0:	bl	1dcb0 <lchmod@@Base+0x42b8>
   121e4:	movw	r0, #0
   121e8:	bl	11954 <exit@plt>
   121ec:	movw	r0, #1
   121f0:	bl	11c48 <__assert_fail@plt+0xfc>
   121f4:	b	12014 <__assert_fail@plt+0x4c8>
   121f8:	movw	r0, #20944	; 0x51d0
   121fc:	movt	r0, #3
   12200:	ldr	r0, [r0]
   12204:	ldr	r1, [fp, #-8]
   12208:	cmp	r0, r1
   1220c:	bne	1223c <__assert_fail@plt+0x6f0>
   12210:	movw	r0, #17133	; 0x42ed
   12214:	movt	r0, #2
   12218:	bl	11960 <gettext@plt>
   1221c:	movw	lr, #0
   12220:	str	r0, [sp, #64]	; 0x40
   12224:	mov	r0, lr
   12228:	mov	r1, lr
   1222c:	ldr	r2, [sp, #64]	; 0x40
   12230:	bl	118d0 <error@plt>
   12234:	movw	r0, #1
   12238:	bl	11c48 <__assert_fail@plt+0xfc>
   1223c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12240:	movw	r1, #0
   12244:	cmp	r0, r1
   12248:	beq	122d0 <__assert_fail@plt+0x784>
   1224c:	movw	r0, #0
   12250:	str	r0, [fp, #-40]	; 0xffffffd8
   12254:	bl	1255c <__assert_fail@plt+0xa10>
   12258:	tst	r0, #1
   1225c:	beq	12270 <__assert_fail@plt+0x724>
   12260:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12264:	bl	12568 <__assert_fail@plt+0xa1c>
   12268:	str	r0, [fp, #-40]	; 0xffffffd8
   1226c:	b	1227c <__assert_fail@plt+0x730>
   12270:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12274:	bl	1199c <setfscreatecon@plt>
   12278:	str	r0, [fp, #-40]	; 0xffffffd8
   1227c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   12280:	cmp	r0, #0
   12284:	bge	122cc <__assert_fail@plt+0x780>
   12288:	bl	119b4 <__errno_location@plt>
   1228c:	ldr	r1, [r0]
   12290:	movw	r0, #17149	; 0x42fd
   12294:	movt	r0, #2
   12298:	str	r1, [sp, #60]	; 0x3c
   1229c:	bl	11960 <gettext@plt>
   122a0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   122a4:	str	r0, [sp, #56]	; 0x38
   122a8:	mov	r0, r1
   122ac:	bl	1cee4 <lchmod@@Base+0x34ec>
   122b0:	movw	r1, #1
   122b4:	str	r0, [sp, #52]	; 0x34
   122b8:	mov	r0, r1
   122bc:	ldr	r1, [sp, #60]	; 0x3c
   122c0:	ldr	r2, [sp, #56]	; 0x38
   122c4:	ldr	r3, [sp, #52]	; 0x34
   122c8:	bl	118d0 <error@plt>
   122cc:	b	122d0 <__assert_fail@plt+0x784>
   122d0:	movw	r0, #438	; 0x1b6
   122d4:	str	r0, [fp, #-16]
   122d8:	ldr	r0, [fp, #-20]	; 0xffffffec
   122dc:	movw	r1, #0
   122e0:	cmp	r0, r1
   122e4:	beq	123ac <__assert_fail@plt+0x860>
   122e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   122ec:	bl	19b70 <lchmod@@Base+0x178>
   122f0:	str	r0, [fp, #-48]	; 0xffffffd0
   122f4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   122f8:	movw	lr, #0
   122fc:	cmp	r0, lr
   12300:	bne	12328 <__assert_fail@plt+0x7dc>
   12304:	movw	r0, #17199	; 0x432f
   12308:	movt	r0, #2
   1230c:	bl	11960 <gettext@plt>
   12310:	movw	lr, #1
   12314:	str	r0, [sp, #48]	; 0x30
   12318:	mov	r0, lr
   1231c:	movw	r1, #0
   12320:	ldr	r2, [sp, #48]	; 0x30
   12324:	bl	118d0 <error@plt>
   12328:	movw	r0, #0
   1232c:	bl	11ab0 <umask@plt>
   12330:	str	r0, [fp, #-44]	; 0xffffffd4
   12334:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12338:	bl	11ab0 <umask@plt>
   1233c:	ldr	lr, [fp, #-16]
   12340:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12344:	ldr	r3, [fp, #-48]	; 0xffffffd0
   12348:	str	r0, [sp, #44]	; 0x2c
   1234c:	mov	r0, lr
   12350:	movw	lr, #0
   12354:	and	r1, lr, #1
   12358:	movw	lr, #0
   1235c:	str	lr, [sp]
   12360:	bl	1a448 <lchmod@@Base+0xa50>
   12364:	str	r0, [fp, #-16]
   12368:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1236c:	bl	13f4c <__assert_fail@plt+0x2400>
   12370:	ldr	r0, [pc, #480]	; 12558 <__assert_fail@plt+0xa0c>
   12374:	ldr	r1, [fp, #-16]
   12378:	and	r0, r1, r0
   1237c:	cmp	r0, #0
   12380:	beq	123a8 <__assert_fail@plt+0x85c>
   12384:	movw	r0, #17212	; 0x433c
   12388:	movt	r0, #2
   1238c:	bl	11960 <gettext@plt>
   12390:	movw	lr, #1
   12394:	str	r0, [sp, #40]	; 0x28
   12398:	mov	r0, lr
   1239c:	movw	r1, #0
   123a0:	ldr	r2, [sp, #40]	; 0x28
   123a4:	bl	118d0 <error@plt>
   123a8:	b	123ac <__assert_fail@plt+0x860>
   123ac:	b	123b0 <__assert_fail@plt+0x864>
   123b0:	movw	r0, #20944	; 0x51d0
   123b4:	movt	r0, #3
   123b8:	ldr	r0, [r0]
   123bc:	ldr	r1, [fp, #-8]
   123c0:	cmp	r0, r1
   123c4:	bge	1254c <__assert_fail@plt+0xa00>
   123c8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   123cc:	movw	r1, #0
   123d0:	cmp	r0, r1
   123d4:	beq	12400 <__assert_fail@plt+0x8b4>
   123d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   123dc:	ldr	r1, [fp, #-12]
   123e0:	movw	r2, #20944	; 0x51d0
   123e4:	movt	r2, #3
   123e8:	ldr	r2, [r2]
   123ec:	add	r1, r1, r2, lsl #2
   123f0:	ldr	r1, [r1]
   123f4:	movw	r2, #4096	; 0x1000
   123f8:	bl	1257c <__assert_fail@plt+0xa30>
   123fc:	str	r0, [sp, #36]	; 0x24
   12400:	ldr	r0, [fp, #-12]
   12404:	movw	r1, #20944	; 0x51d0
   12408:	movt	r1, #3
   1240c:	ldr	r1, [r1]
   12410:	add	r0, r0, r1, lsl #2
   12414:	ldr	r0, [r0]
   12418:	ldr	r1, [fp, #-16]
   1241c:	bl	11b1c <mkfifo@plt>
   12420:	cmp	r0, #0
   12424:	beq	12490 <__assert_fail@plt+0x944>
   12428:	bl	119b4 <__errno_location@plt>
   1242c:	ldr	r1, [r0]
   12430:	movw	r0, #17256	; 0x4368
   12434:	movt	r0, #2
   12438:	str	r1, [sp, #32]
   1243c:	bl	11960 <gettext@plt>
   12440:	ldr	r1, [fp, #-12]
   12444:	movw	lr, #20944	; 0x51d0
   12448:	movt	lr, #3
   1244c:	ldr	lr, [lr]
   12450:	add	r1, r1, lr, lsl #2
   12454:	ldr	r1, [r1]
   12458:	movw	lr, #4
   1245c:	str	r0, [sp, #28]
   12460:	mov	r0, lr
   12464:	bl	1cb4c <lchmod@@Base+0x3154>
   12468:	movw	r1, #0
   1246c:	str	r0, [sp, #24]
   12470:	mov	r0, r1
   12474:	ldr	r1, [sp, #32]
   12478:	ldr	r2, [sp, #28]
   1247c:	ldr	r3, [sp, #24]
   12480:	bl	118d0 <error@plt>
   12484:	movw	r0, #1
   12488:	str	r0, [fp, #-24]	; 0xffffffe8
   1248c:	b	12530 <__assert_fail@plt+0x9e4>
   12490:	ldr	r0, [fp, #-20]	; 0xffffffec
   12494:	movw	r1, #0
   12498:	cmp	r0, r1
   1249c:	beq	1252c <__assert_fail@plt+0x9e0>
   124a0:	ldr	r0, [fp, #-12]
   124a4:	movw	r1, #20944	; 0x51d0
   124a8:	movt	r1, #3
   124ac:	ldr	r1, [r1]
   124b0:	add	r0, r0, r1, lsl #2
   124b4:	ldr	r0, [r0]
   124b8:	ldr	r1, [fp, #-16]
   124bc:	bl	199f8 <lchmod@@Base>
   124c0:	cmp	r0, #0
   124c4:	beq	1252c <__assert_fail@plt+0x9e0>
   124c8:	bl	119b4 <__errno_location@plt>
   124cc:	ldr	r1, [r0]
   124d0:	movw	r0, #17278	; 0x437e
   124d4:	movt	r0, #2
   124d8:	str	r1, [sp, #20]
   124dc:	bl	11960 <gettext@plt>
   124e0:	ldr	r1, [fp, #-12]
   124e4:	movw	lr, #20944	; 0x51d0
   124e8:	movt	lr, #3
   124ec:	ldr	lr, [lr]
   124f0:	add	r1, r1, lr, lsl #2
   124f4:	ldr	r1, [r1]
   124f8:	movw	lr, #4
   124fc:	str	r0, [sp, #16]
   12500:	mov	r0, lr
   12504:	bl	1cb4c <lchmod@@Base+0x3154>
   12508:	movw	r1, #0
   1250c:	str	r0, [sp, #12]
   12510:	mov	r0, r1
   12514:	ldr	r1, [sp, #20]
   12518:	ldr	r2, [sp, #16]
   1251c:	ldr	r3, [sp, #12]
   12520:	bl	118d0 <error@plt>
   12524:	movw	r0, #1
   12528:	str	r0, [fp, #-24]	; 0xffffffe8
   1252c:	b	12530 <__assert_fail@plt+0x9e4>
   12530:	b	12534 <__assert_fail@plt+0x9e8>
   12534:	movw	r0, #20944	; 0x51d0
   12538:	movt	r0, #3
   1253c:	ldr	r1, [r0]
   12540:	add	r1, r1, #1
   12544:	str	r1, [r0]
   12548:	b	123b0 <__assert_fail@plt+0x864>
   1254c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12550:	mov	sp, fp
   12554:	pop	{fp, pc}
   12558:			; <UNDEFINED> instruction: 0xfffffe00
   1255c:	movw	r0, #0
   12560:	and	r0, r0, #1
   12564:	bx	lr
   12568:	sub	sp, sp, #4
   1256c:	str	r0, [sp]
   12570:	mvn	r0, #0
   12574:	add	sp, sp, #4
   12578:	bx	lr
   1257c:	push	{fp, lr}
   12580:	mov	fp, sp
   12584:	sub	sp, sp, #56	; 0x38
   12588:	str	r0, [fp, #-4]
   1258c:	str	r1, [fp, #-8]
   12590:	str	r2, [fp, #-12]
   12594:	mvn	r0, #0
   12598:	str	r0, [fp, #-16]
   1259c:	movw	r0, #0
   125a0:	str	r0, [fp, #-20]	; 0xffffffec
   125a4:	str	r0, [fp, #-24]	; 0xffffffe8
   125a8:	str	r0, [sp, #28]
   125ac:	str	r0, [sp, #24]
   125b0:	str	r0, [sp, #12]
   125b4:	ldr	r0, [fp, #-8]
   125b8:	ldrb	r0, [r0]
   125bc:	cmp	r0, #47	; 0x2f
   125c0:	beq	125f0 <__assert_fail@plt+0xaa4>
   125c4:	ldr	r0, [fp, #-8]
   125c8:	movw	r1, #2
   125cc:	bl	12cb8 <__assert_fail@plt+0x116c>
   125d0:	str	r0, [sp, #12]
   125d4:	ldr	r0, [sp, #12]
   125d8:	movw	r1, #0
   125dc:	cmp	r0, r1
   125e0:	bne	125e8 <__assert_fail@plt+0xa9c>
   125e4:	b	126dc <__assert_fail@plt+0xb90>
   125e8:	ldr	r0, [sp, #12]
   125ec:	str	r0, [fp, #-8]
   125f0:	ldr	r0, [fp, #-4]
   125f4:	ldr	r2, [fp, #-8]
   125f8:	ldr	r3, [fp, #-12]
   125fc:	sub	r1, fp, #20
   12600:	bl	11738 <selabel_lookup@plt>
   12604:	cmp	r0, #0
   12608:	bge	1262c <__assert_fail@plt+0xae0>
   1260c:	bl	119b4 <__errno_location@plt>
   12610:	ldr	r0, [r0]
   12614:	cmp	r0, #2
   12618:	bne	12628 <__assert_fail@plt+0xadc>
   1261c:	bl	119b4 <__errno_location@plt>
   12620:	movw	lr, #61	; 0x3d
   12624:	str	lr, [r0]
   12628:	b	126dc <__assert_fail@plt+0xb90>
   1262c:	ldr	r0, [fp, #-8]
   12630:	ldr	r1, [fp, #-12]
   12634:	sub	r2, fp, #24
   12638:	bl	12730 <__assert_fail@plt+0xbe4>
   1263c:	cmp	r0, #0
   12640:	bge	12648 <__assert_fail@plt+0xafc>
   12644:	b	126dc <__assert_fail@plt+0xb90>
   12648:	ldr	r0, [fp, #-20]	; 0xffffffec
   1264c:	bl	117f8 <context_new@plt>
   12650:	str	r0, [sp, #28]
   12654:	movw	lr, #0
   12658:	cmp	r0, lr
   1265c:	bne	12664 <__assert_fail@plt+0xb18>
   12660:	b	126dc <__assert_fail@plt+0xb90>
   12664:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12668:	bl	117f8 <context_new@plt>
   1266c:	str	r0, [sp, #24]
   12670:	movw	lr, #0
   12674:	cmp	r0, lr
   12678:	bne	12680 <__assert_fail@plt+0xb34>
   1267c:	b	126dc <__assert_fail@plt+0xb90>
   12680:	ldr	r0, [sp, #28]
   12684:	bl	1178c <context_type_get@plt>
   12688:	str	r0, [sp, #20]
   1268c:	movw	lr, #0
   12690:	cmp	r0, lr
   12694:	bne	1269c <__assert_fail@plt+0xb50>
   12698:	b	126dc <__assert_fail@plt+0xb90>
   1269c:	ldr	r0, [sp, #24]
   126a0:	ldr	r1, [sp, #20]
   126a4:	bl	11810 <context_type_set@plt>
   126a8:	cmp	r0, #0
   126ac:	beq	126b4 <__assert_fail@plt+0xb68>
   126b0:	b	126dc <__assert_fail@plt+0xb90>
   126b4:	ldr	r0, [sp, #24]
   126b8:	bl	11abc <context_str@plt>
   126bc:	str	r0, [sp, #16]
   126c0:	movw	lr, #0
   126c4:	cmp	r0, lr
   126c8:	bne	126d0 <__assert_fail@plt+0xb84>
   126cc:	b	126dc <__assert_fail@plt+0xb90>
   126d0:	ldr	r0, [sp, #16]
   126d4:	bl	1199c <setfscreatecon@plt>
   126d8:	str	r0, [fp, #-16]
   126dc:	bl	119b4 <__errno_location@plt>
   126e0:	ldr	r0, [r0]
   126e4:	str	r0, [sp, #8]
   126e8:	ldr	r0, [sp, #28]
   126ec:	bl	11924 <context_free@plt>
   126f0:	ldr	r0, [sp, #24]
   126f4:	bl	11924 <context_free@plt>
   126f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   126fc:	bl	11a8c <freecon@plt>
   12700:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12704:	bl	11a8c <freecon@plt>
   12708:	ldr	r0, [sp, #12]
   1270c:	bl	13f4c <__assert_fail@plt+0x2400>
   12710:	ldr	r0, [sp, #8]
   12714:	str	r0, [sp, #4]
   12718:	bl	119b4 <__errno_location@plt>
   1271c:	ldr	lr, [sp, #4]
   12720:	str	lr, [r0]
   12724:	ldr	r0, [fp, #-16]
   12728:	mov	sp, fp
   1272c:	pop	{fp, pc}
   12730:	push	{fp, lr}
   12734:	mov	fp, sp
   12738:	sub	sp, sp, #40	; 0x28
   1273c:	str	r0, [fp, #-4]
   12740:	str	r1, [fp, #-8]
   12744:	str	r2, [fp, #-12]
   12748:	movw	r0, #0
   1274c:	str	r0, [fp, #-16]
   12750:	str	r0, [sp, #20]
   12754:	mvn	r0, #0
   12758:	str	r0, [sp, #12]
   1275c:	ldr	r0, [fp, #-4]
   12760:	bl	13c00 <__assert_fail@plt+0x20b4>
   12764:	str	r0, [sp, #8]
   12768:	ldr	r0, [sp, #8]
   1276c:	movw	r1, #0
   12770:	cmp	r0, r1
   12774:	bne	1277c <__assert_fail@plt+0xc30>
   12778:	b	127e0 <__assert_fail@plt+0xc94>
   1277c:	sub	r0, fp, #16
   12780:	bl	118a0 <getcon@plt>
   12784:	cmp	r0, #0
   12788:	bge	12790 <__assert_fail@plt+0xc44>
   1278c:	b	127e0 <__assert_fail@plt+0xc94>
   12790:	ldr	r0, [sp, #8]
   12794:	add	r1, sp, #20
   12798:	bl	1d368 <lchmod@@Base+0x3970>
   1279c:	cmp	r0, #0
   127a0:	bge	127a8 <__assert_fail@plt+0xc5c>
   127a4:	b	127e0 <__assert_fail@plt+0xc94>
   127a8:	ldr	r0, [fp, #-8]
   127ac:	bl	11b28 <mode_to_security_class@plt>
   127b0:	strh	r0, [sp, #18]
   127b4:	ldrsh	r0, [sp, #18]
   127b8:	cmp	r0, #0
   127bc:	bne	127c4 <__assert_fail@plt+0xc78>
   127c0:	b	127e0 <__assert_fail@plt+0xc94>
   127c4:	ldr	r0, [fp, #-16]
   127c8:	ldr	r1, [sp, #20]
   127cc:	ldrh	r2, [sp, #18]
   127d0:	ldr	r3, [fp, #-12]
   127d4:	uxth	r2, r2
   127d8:	bl	11a5c <security_compute_create@plt>
   127dc:	str	r0, [sp, #12]
   127e0:	bl	119b4 <__errno_location@plt>
   127e4:	ldr	r0, [r0]
   127e8:	str	r0, [sp, #4]
   127ec:	ldr	r0, [sp, #8]
   127f0:	bl	13f4c <__assert_fail@plt+0x2400>
   127f4:	ldr	r0, [fp, #-16]
   127f8:	bl	11a8c <freecon@plt>
   127fc:	ldr	r0, [sp, #20]
   12800:	bl	11a8c <freecon@plt>
   12804:	ldr	r0, [sp, #4]
   12808:	str	r0, [sp]
   1280c:	bl	119b4 <__errno_location@plt>
   12810:	ldr	lr, [sp]
   12814:	str	lr, [r0]
   12818:	ldr	r0, [sp, #12]
   1281c:	mov	sp, fp
   12820:	pop	{fp, pc}
   12824:	push	{fp, lr}
   12828:	mov	fp, sp
   1282c:	sub	sp, sp, #56	; 0x38
   12830:	str	r0, [fp, #-8]
   12834:	str	r1, [fp, #-12]
   12838:	and	r0, r2, #1
   1283c:	strb	r0, [fp, #-13]
   12840:	movw	r0, #0
   12844:	str	r0, [fp, #-20]	; 0xffffffec
   12848:	ldr	r0, [fp, #-12]
   1284c:	ldrb	r0, [r0]
   12850:	cmp	r0, #47	; 0x2f
   12854:	beq	12890 <__assert_fail@plt+0xd44>
   12858:	ldr	r0, [fp, #-12]
   1285c:	movw	r1, #2
   12860:	bl	12cb8 <__assert_fail@plt+0x116c>
   12864:	str	r0, [fp, #-20]	; 0xffffffec
   12868:	ldr	r0, [fp, #-20]	; 0xffffffec
   1286c:	movw	r1, #0
   12870:	cmp	r0, r1
   12874:	bne	12888 <__assert_fail@plt+0xd3c>
   12878:	movw	r0, #0
   1287c:	and	r0, r0, #1
   12880:	strb	r0, [fp, #-1]
   12884:	b	129c8 <__assert_fail@plt+0xe7c>
   12888:	ldr	r0, [fp, #-20]	; 0xffffffec
   1288c:	str	r0, [fp, #-12]
   12890:	ldrb	r0, [fp, #-13]
   12894:	tst	r0, #1
   12898:	bne	128f4 <__assert_fail@plt+0xda8>
   1289c:	ldr	r0, [fp, #-8]
   128a0:	ldr	r1, [fp, #-12]
   128a4:	bl	129d8 <__assert_fail@plt+0xe8c>
   128a8:	cmn	r0, #1
   128ac:	movw	r0, #0
   128b0:	movne	r0, #1
   128b4:	and	r0, r0, #1
   128b8:	strb	r0, [fp, #-21]	; 0xffffffeb
   128bc:	bl	119b4 <__errno_location@plt>
   128c0:	ldr	r0, [r0]
   128c4:	str	r0, [sp, #28]
   128c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   128cc:	bl	13f4c <__assert_fail@plt+0x2400>
   128d0:	ldr	r0, [sp, #28]
   128d4:	str	r0, [sp, #4]
   128d8:	bl	119b4 <__errno_location@plt>
   128dc:	ldr	r1, [sp, #4]
   128e0:	str	r1, [r0]
   128e4:	ldrb	r0, [fp, #-21]	; 0xffffffeb
   128e8:	and	r0, r0, #1
   128ec:	strb	r0, [fp, #-1]
   128f0:	b	129c8 <__assert_fail@plt+0xe7c>
   128f4:	add	r0, sp, #20
   128f8:	ldr	r1, [fp, #-12]
   128fc:	str	r1, [sp, #20]
   12900:	movw	r1, #0
   12904:	str	r1, [sp, #24]
   12908:	movw	r2, #16
   1290c:	str	r1, [sp]
   12910:	mov	r1, r2
   12914:	ldr	r2, [sp]
   12918:	bl	20c6c <lchmod@@Base+0x7274>
   1291c:	str	r0, [sp, #16]
   12920:	movw	r0, #0
   12924:	str	r0, [sp, #12]
   12928:	ldr	r0, [sp, #16]
   1292c:	bl	15098 <__assert_fail@plt+0x354c>
   12930:	str	r0, [sp, #8]
   12934:	movw	lr, #0
   12938:	cmp	r0, lr
   1293c:	beq	12968 <__assert_fail@plt+0xe1c>
   12940:	ldr	r0, [fp, #-8]
   12944:	ldr	r1, [sp, #16]
   12948:	ldr	r1, [r1, #24]
   1294c:	bl	129d8 <__assert_fail@plt+0xe8c>
   12950:	cmp	r0, #0
   12954:	bge	12964 <__assert_fail@plt+0xe18>
   12958:	bl	119b4 <__errno_location@plt>
   1295c:	ldr	r0, [r0]
   12960:	str	r0, [sp, #12]
   12964:	b	12928 <__assert_fail@plt+0xddc>
   12968:	bl	119b4 <__errno_location@plt>
   1296c:	ldr	r0, [r0]
   12970:	cmp	r0, #0
   12974:	beq	12984 <__assert_fail@plt+0xe38>
   12978:	bl	119b4 <__errno_location@plt>
   1297c:	ldr	r0, [r0]
   12980:	str	r0, [sp, #12]
   12984:	ldr	r0, [sp, #16]
   12988:	bl	14dd4 <__assert_fail@plt+0x3288>
   1298c:	cmp	r0, #0
   12990:	beq	129a0 <__assert_fail@plt+0xe54>
   12994:	bl	119b4 <__errno_location@plt>
   12998:	ldr	r0, [r0]
   1299c:	str	r0, [sp, #12]
   129a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   129a4:	bl	13f4c <__assert_fail@plt+0x2400>
   129a8:	ldr	r0, [sp, #12]
   129ac:	cmp	r0, #0
   129b0:	movw	r0, #0
   129b4:	movne	r0, #1
   129b8:	mvn	lr, #0
   129bc:	eor	r0, r0, lr
   129c0:	and	r0, r0, #1
   129c4:	strb	r0, [fp, #-1]
   129c8:	ldrb	r0, [fp, #-1]
   129cc:	and	r0, r0, #1
   129d0:	mov	sp, fp
   129d4:	pop	{fp, pc}
   129d8:	push	{fp, lr}
   129dc:	mov	fp, sp
   129e0:	sub	sp, sp, #168	; 0xa8
   129e4:	str	r0, [fp, #-8]
   129e8:	str	r1, [fp, #-12]
   129ec:	mvn	r0, #0
   129f0:	str	r0, [fp, #-16]
   129f4:	movw	r0, #0
   129f8:	str	r0, [sp, #44]	; 0x2c
   129fc:	str	r0, [sp, #40]	; 0x28
   12a00:	str	r0, [sp, #36]	; 0x24
   12a04:	str	r0, [sp, #32]
   12a08:	ldr	r1, [fp, #-8]
   12a0c:	cmp	r1, r0
   12a10:	bne	12a9c <__assert_fail@plt+0xf50>
   12a14:	add	r0, sp, #40	; 0x28
   12a18:	bl	11aa4 <getfscreatecon@plt>
   12a1c:	cmp	r0, #0
   12a20:	bge	12a30 <__assert_fail@plt+0xee4>
   12a24:	ldr	r0, [fp, #-16]
   12a28:	str	r0, [fp, #-4]
   12a2c:	b	12cac <__assert_fail@plt+0x1160>
   12a30:	ldr	r0, [sp, #40]	; 0x28
   12a34:	movw	r1, #0
   12a38:	cmp	r0, r1
   12a3c:	bne	12a58 <__assert_fail@plt+0xf0c>
   12a40:	bl	119b4 <__errno_location@plt>
   12a44:	movw	lr, #61	; 0x3d
   12a48:	str	lr, [r0]
   12a4c:	ldr	r0, [fp, #-16]
   12a50:	str	r0, [fp, #-4]
   12a54:	b	12cac <__assert_fail@plt+0x1160>
   12a58:	ldr	r0, [fp, #-12]
   12a5c:	ldr	r1, [sp, #40]	; 0x28
   12a60:	bl	117a4 <lsetfilecon@plt>
   12a64:	str	r0, [fp, #-16]
   12a68:	bl	119b4 <__errno_location@plt>
   12a6c:	ldr	r0, [r0]
   12a70:	str	r0, [sp, #16]
   12a74:	ldr	r0, [sp, #40]	; 0x28
   12a78:	bl	11a8c <freecon@plt>
   12a7c:	ldr	r0, [sp, #16]
   12a80:	str	r0, [sp, #8]
   12a84:	bl	119b4 <__errno_location@plt>
   12a88:	ldr	r1, [sp, #8]
   12a8c:	str	r1, [r0]
   12a90:	ldr	r0, [fp, #-16]
   12a94:	str	r0, [fp, #-4]
   12a98:	b	12cac <__assert_fail@plt+0x1160>
   12a9c:	ldr	r0, [fp, #-12]
   12aa0:	movw	r1, #32768	; 0x8000
   12aa4:	bl	118dc <open64@plt>
   12aa8:	str	r0, [sp, #20]
   12aac:	ldr	r0, [sp, #20]
   12ab0:	cmn	r0, #1
   12ab4:	bne	12acc <__assert_fail@plt+0xf80>
   12ab8:	bl	119b4 <__errno_location@plt>
   12abc:	ldr	r0, [r0]
   12ac0:	cmp	r0, #40	; 0x28
   12ac4:	beq	12acc <__assert_fail@plt+0xf80>
   12ac8:	b	12c4c <__assert_fail@plt+0x1100>
   12acc:	ldr	r0, [sp, #20]
   12ad0:	cmn	r0, #1
   12ad4:	beq	12af4 <__assert_fail@plt+0xfa8>
   12ad8:	ldr	r0, [sp, #20]
   12adc:	add	r1, sp, #48	; 0x30
   12ae0:	bl	24000 <lchmod@@Base+0xa608>
   12ae4:	cmp	r0, #0
   12ae8:	bge	12af0 <__assert_fail@plt+0xfa4>
   12aec:	b	12c4c <__assert_fail@plt+0x1100>
   12af0:	b	12b10 <__assert_fail@plt+0xfc4>
   12af4:	ldr	r0, [fp, #-12]
   12af8:	add	r1, sp, #48	; 0x30
   12afc:	bl	24010 <lchmod@@Base+0xa618>
   12b00:	cmp	r0, #0
   12b04:	bge	12b0c <__assert_fail@plt+0xfc0>
   12b08:	b	12c4c <__assert_fail@plt+0x1100>
   12b0c:	b	12b10 <__assert_fail@plt+0xfc4>
   12b10:	ldr	r0, [fp, #-8]
   12b14:	ldr	r2, [fp, #-12]
   12b18:	ldr	r3, [sp, #64]	; 0x40
   12b1c:	add	r1, sp, #44	; 0x2c
   12b20:	bl	11738 <selabel_lookup@plt>
   12b24:	cmp	r0, #0
   12b28:	bge	12b4c <__assert_fail@plt+0x1000>
   12b2c:	bl	119b4 <__errno_location@plt>
   12b30:	ldr	r0, [r0]
   12b34:	cmp	r0, #2
   12b38:	bne	12b48 <__assert_fail@plt+0xffc>
   12b3c:	bl	119b4 <__errno_location@plt>
   12b40:	movw	lr, #61	; 0x3d
   12b44:	str	lr, [r0]
   12b48:	b	12c4c <__assert_fail@plt+0x1100>
   12b4c:	ldr	r0, [sp, #44]	; 0x2c
   12b50:	bl	117f8 <context_new@plt>
   12b54:	str	r0, [sp, #36]	; 0x24
   12b58:	movw	lr, #0
   12b5c:	cmp	r0, lr
   12b60:	bne	12b68 <__assert_fail@plt+0x101c>
   12b64:	b	12c4c <__assert_fail@plt+0x1100>
   12b68:	ldr	r0, [sp, #20]
   12b6c:	cmn	r0, #1
   12b70:	beq	12b90 <__assert_fail@plt+0x1044>
   12b74:	ldr	r0, [sp, #20]
   12b78:	add	r1, sp, #40	; 0x28
   12b7c:	bl	1d47c <lchmod@@Base+0x3a84>
   12b80:	cmp	r0, #0
   12b84:	bge	12b8c <__assert_fail@plt+0x1040>
   12b88:	b	12c4c <__assert_fail@plt+0x1100>
   12b8c:	b	12bac <__assert_fail@plt+0x1060>
   12b90:	ldr	r0, [fp, #-12]
   12b94:	add	r1, sp, #40	; 0x28
   12b98:	bl	1d444 <lchmod@@Base+0x3a4c>
   12b9c:	cmp	r0, #0
   12ba0:	bge	12ba8 <__assert_fail@plt+0x105c>
   12ba4:	b	12c4c <__assert_fail@plt+0x1100>
   12ba8:	b	12bac <__assert_fail@plt+0x1060>
   12bac:	ldr	r0, [sp, #40]	; 0x28
   12bb0:	bl	117f8 <context_new@plt>
   12bb4:	str	r0, [sp, #32]
   12bb8:	movw	lr, #0
   12bbc:	cmp	r0, lr
   12bc0:	bne	12bc8 <__assert_fail@plt+0x107c>
   12bc4:	b	12c4c <__assert_fail@plt+0x1100>
   12bc8:	ldr	r0, [sp, #36]	; 0x24
   12bcc:	bl	1178c <context_type_get@plt>
   12bd0:	str	r0, [sp, #28]
   12bd4:	movw	lr, #0
   12bd8:	cmp	r0, lr
   12bdc:	bne	12be4 <__assert_fail@plt+0x1098>
   12be0:	b	12c4c <__assert_fail@plt+0x1100>
   12be4:	ldr	r0, [sp, #32]
   12be8:	ldr	r1, [sp, #28]
   12bec:	bl	11810 <context_type_set@plt>
   12bf0:	cmp	r0, #0
   12bf4:	beq	12bfc <__assert_fail@plt+0x10b0>
   12bf8:	b	12c4c <__assert_fail@plt+0x1100>
   12bfc:	ldr	r0, [sp, #32]
   12c00:	bl	11abc <context_str@plt>
   12c04:	str	r0, [sp, #24]
   12c08:	movw	lr, #0
   12c0c:	cmp	r0, lr
   12c10:	bne	12c18 <__assert_fail@plt+0x10cc>
   12c14:	b	12c4c <__assert_fail@plt+0x1100>
   12c18:	ldr	r0, [sp, #20]
   12c1c:	cmn	r0, #1
   12c20:	beq	12c38 <__assert_fail@plt+0x10ec>
   12c24:	ldr	r0, [sp, #20]
   12c28:	ldr	r1, [sp, #24]
   12c2c:	bl	11a14 <fsetfilecon@plt>
   12c30:	str	r0, [fp, #-16]
   12c34:	b	12c48 <__assert_fail@plt+0x10fc>
   12c38:	ldr	r0, [fp, #-12]
   12c3c:	ldr	r1, [sp, #24]
   12c40:	bl	117a4 <lsetfilecon@plt>
   12c44:	str	r0, [fp, #-16]
   12c48:	b	12c4c <__assert_fail@plt+0x1100>
   12c4c:	bl	119b4 <__errno_location@plt>
   12c50:	ldr	r0, [r0]
   12c54:	str	r0, [sp, #12]
   12c58:	ldr	r0, [sp, #20]
   12c5c:	cmn	r0, #1
   12c60:	beq	12c70 <__assert_fail@plt+0x1124>
   12c64:	ldr	r0, [sp, #20]
   12c68:	bl	11b04 <close@plt>
   12c6c:	str	r0, [sp, #4]
   12c70:	ldr	r0, [sp, #36]	; 0x24
   12c74:	bl	11924 <context_free@plt>
   12c78:	ldr	r0, [sp, #32]
   12c7c:	bl	11924 <context_free@plt>
   12c80:	ldr	r0, [sp, #44]	; 0x2c
   12c84:	bl	11a8c <freecon@plt>
   12c88:	ldr	r0, [sp, #40]	; 0x28
   12c8c:	bl	11a8c <freecon@plt>
   12c90:	ldr	r0, [sp, #12]
   12c94:	str	r0, [sp]
   12c98:	bl	119b4 <__errno_location@plt>
   12c9c:	ldr	lr, [sp]
   12ca0:	str	lr, [r0]
   12ca4:	ldr	r0, [fp, #-16]
   12ca8:	str	r0, [fp, #-4]
   12cac:	ldr	r0, [fp, #-4]
   12cb0:	mov	sp, fp
   12cb4:	pop	{fp, pc}
   12cb8:	push	{r4, r5, fp, lr}
   12cbc:	add	fp, sp, #8
   12cc0:	sub	sp, sp, #1040	; 0x410
   12cc4:	str	r0, [fp, #-12]
   12cc8:	str	r1, [fp, #-16]
   12ccc:	ldr	r0, [fp, #-12]
   12cd0:	ldr	r1, [fp, #-16]
   12cd4:	mov	r2, sp
   12cd8:	bl	12ce4 <__assert_fail@plt+0x1198>
   12cdc:	sub	sp, fp, #8
   12ce0:	pop	{r4, r5, fp, pc}
   12ce4:	push	{r4, r5, fp, lr}
   12ce8:	add	fp, sp, #8
   12cec:	sub	sp, sp, #2368	; 0x940
   12cf0:	str	r0, [fp, #-44]	; 0xffffffd4
   12cf4:	str	r1, [fp, #-48]	; 0xffffffd0
   12cf8:	str	r2, [fp, #-52]	; 0xffffffcc
   12cfc:	movw	r0, #0
   12d00:	str	r0, [fp, #-68]	; 0xffffffbc
   12d04:	ldr	r1, [fp, #-48]	; 0xffffffd0
   12d08:	and	r1, r1, #4
   12d0c:	cmp	r1, #0
   12d10:	movw	r1, #0
   12d14:	movne	r1, #1
   12d18:	and	r1, r1, #1
   12d1c:	strb	r1, [fp, #-69]	; 0xffffffbb
   12d20:	str	r0, [fp, #-76]	; 0xffffffb4
   12d24:	ldr	r0, [fp, #-48]	; 0xffffffd0
   12d28:	and	r0, r0, #3
   12d2c:	str	r0, [fp, #-80]	; 0xffffffb0
   12d30:	ldr	r0, [fp, #-80]	; 0xffffffb0
   12d34:	bl	137a8 <__assert_fail@plt+0x1c5c>
   12d38:	tst	r0, #1
   12d3c:	beq	12d58 <__assert_fail@plt+0x120c>
   12d40:	bl	119b4 <__errno_location@plt>
   12d44:	movw	lr, #22
   12d48:	str	lr, [r0]
   12d4c:	movw	r0, #0
   12d50:	str	r0, [fp, #-40]	; 0xffffffd8
   12d54:	b	1379c <__assert_fail@plt+0x1c50>
   12d58:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12d5c:	movw	r1, #0
   12d60:	cmp	r0, r1
   12d64:	bne	12d80 <__assert_fail@plt+0x1234>
   12d68:	bl	119b4 <__errno_location@plt>
   12d6c:	movw	lr, #22
   12d70:	str	lr, [r0]
   12d74:	movw	r0, #0
   12d78:	str	r0, [fp, #-40]	; 0xffffffd8
   12d7c:	b	1379c <__assert_fail@plt+0x1c50>
   12d80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12d84:	ldrb	r0, [r0]
   12d88:	cmp	r0, #0
   12d8c:	bne	12da8 <__assert_fail@plt+0x125c>
   12d90:	bl	119b4 <__errno_location@plt>
   12d94:	movw	lr, #2
   12d98:	str	lr, [r0]
   12d9c:	movw	r0, #0
   12da0:	str	r0, [fp, #-40]	; 0xffffffd8
   12da4:	b	1379c <__assert_fail@plt+0x1c50>
   12da8:	sub	lr, fp, #1024	; 0x400
   12dac:	sub	r0, lr, #88	; 0x58
   12db0:	bl	137d8 <__assert_fail@plt+0x1c8c>
   12db4:	add	r0, sp, #232	; 0xe8
   12db8:	bl	137d8 <__assert_fail@plt+0x1c8c>
   12dbc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12dc0:	bl	137d8 <__assert_fail@plt+0x1c8c>
   12dc4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12dc8:	ldr	r0, [r0]
   12dcc:	str	r0, [sp, #228]	; 0xe4
   12dd0:	ldr	r0, [sp, #228]	; 0xe4
   12dd4:	str	r0, [sp, #224]	; 0xe0
   12dd8:	movw	r0, #0
   12ddc:	strb	r0, [sp, #223]	; 0xdf
   12de0:	movw	r0, #1
   12de4:	strb	r0, [sp, #222]	; 0xde
   12de8:	movw	r0, #0
   12dec:	str	r0, [sp, #216]	; 0xd8
   12df0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12df4:	ldrb	r0, [r0]
   12df8:	cmp	r0, #47	; 0x2f
   12dfc:	beq	12ec0 <__assert_fail@plt+0x1374>
   12e00:	b	12e04 <__assert_fail@plt+0x12b8>
   12e04:	ldr	r0, [sp, #224]	; 0xe0
   12e08:	ldr	r1, [fp, #-52]	; 0xffffffcc
   12e0c:	ldr	r1, [r1, #4]
   12e10:	bl	11948 <getcwd@plt>
   12e14:	movw	r1, #0
   12e18:	cmp	r0, r1
   12e1c:	movw	r0, #0
   12e20:	movne	r0, #1
   12e24:	mvn	r1, #0
   12e28:	eor	r0, r0, r1
   12e2c:	tst	r0, #1
   12e30:	beq	12e9c <__assert_fail@plt+0x1350>
   12e34:	bl	119b4 <__errno_location@plt>
   12e38:	ldr	r0, [r0]
   12e3c:	cmp	r0, #12
   12e40:	str	r0, [sp, #64]	; 0x40
   12e44:	beq	12e7c <__assert_fail@plt+0x1330>
   12e48:	b	12e4c <__assert_fail@plt+0x1300>
   12e4c:	ldr	r0, [sp, #64]	; 0x40
   12e50:	cmp	r0, #34	; 0x22
   12e54:	bne	12e80 <__assert_fail@plt+0x1334>
   12e58:	b	12e5c <__assert_fail@plt+0x1310>
   12e5c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12e60:	str	r0, [fp, #-36]	; 0xffffffdc
   12e64:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12e68:	bl	1d0ec <lchmod@@Base+0x36f4>
   12e6c:	tst	r0, #1
   12e70:	beq	12e78 <__assert_fail@plt+0x132c>
   12e74:	b	12e8c <__assert_fail@plt+0x1340>
   12e78:	b	12e7c <__assert_fail@plt+0x1330>
   12e7c:	bl	20c1c <lchmod@@Base+0x7224>
   12e80:	ldr	r0, [sp, #224]	; 0xe0
   12e84:	str	r0, [fp, #-56]	; 0xffffffc8
   12e88:	b	136c8 <__assert_fail@plt+0x1b7c>
   12e8c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   12e90:	ldr	r0, [r0]
   12e94:	str	r0, [sp, #224]	; 0xe0
   12e98:	b	12e04 <__assert_fail@plt+0x12b8>
   12e9c:	ldr	r0, [sp, #224]	; 0xe0
   12ea0:	movw	r1, #0
   12ea4:	bl	11840 <rawmemchr@plt>
   12ea8:	str	r0, [fp, #-56]	; 0xffffffc8
   12eac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12eb0:	str	r0, [fp, #-60]	; 0xffffffc4
   12eb4:	movw	r0, #0
   12eb8:	str	r0, [sp, #216]	; 0xd8
   12ebc:	b	12f10 <__assert_fail@plt+0x13c4>
   12ec0:	ldr	r0, [sp, #224]	; 0xe0
   12ec4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12ec8:	ldr	r2, [sp, #216]	; 0xd8
   12ecc:	str	r0, [sp, #60]	; 0x3c
   12ed0:	str	r2, [sp, #56]	; 0x38
   12ed4:	bl	117e0 <memcpy@plt>
   12ed8:	ldr	r1, [sp, #60]	; 0x3c
   12edc:	ldr	r2, [sp, #56]	; 0x38
   12ee0:	add	lr, r1, r2
   12ee4:	str	lr, [fp, #-56]	; 0xffffffc8
   12ee8:	ldr	lr, [fp, #-56]	; 0xffffffc8
   12eec:	add	r3, lr, #1
   12ef0:	str	r3, [fp, #-56]	; 0xffffffc8
   12ef4:	movw	r3, #47	; 0x2f
   12ef8:	strb	r3, [lr]
   12efc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12f00:	ldr	lr, [sp, #216]	; 0xd8
   12f04:	add	r3, r3, lr
   12f08:	str	r3, [fp, #-60]	; 0xffffffc4
   12f0c:	str	r0, [sp, #52]	; 0x34
   12f10:	b	12f14 <__assert_fail@plt+0x13c8>
   12f14:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12f18:	ldrsb	r0, [r0]
   12f1c:	cmp	r0, #0
   12f20:	beq	1367c <__assert_fail@plt+0x1b30>
   12f24:	b	12f28 <__assert_fail@plt+0x13dc>
   12f28:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12f2c:	ldrb	r0, [r0]
   12f30:	cmp	r0, #47	; 0x2f
   12f34:	bne	12f48 <__assert_fail@plt+0x13fc>
   12f38:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12f3c:	add	r0, r0, #1
   12f40:	str	r0, [fp, #-60]	; 0xffffffc4
   12f44:	b	12f28 <__assert_fail@plt+0x13dc>
   12f48:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12f4c:	str	r0, [fp, #-64]	; 0xffffffc0
   12f50:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12f54:	ldrb	r0, [r0]
   12f58:	cmp	r0, #0
   12f5c:	movw	r0, #0
   12f60:	str	r0, [sp, #48]	; 0x30
   12f64:	beq	12f88 <__assert_fail@plt+0x143c>
   12f68:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12f6c:	ldrb	r0, [r0]
   12f70:	cmp	r0, #47	; 0x2f
   12f74:	movw	r0, #0
   12f78:	moveq	r0, #1
   12f7c:	mvn	r1, #0
   12f80:	eor	r0, r0, r1
   12f84:	str	r0, [sp, #48]	; 0x30
   12f88:	ldr	r0, [sp, #48]	; 0x30
   12f8c:	tst	r0, #1
   12f90:	beq	12fa8 <__assert_fail@plt+0x145c>
   12f94:	b	12f98 <__assert_fail@plt+0x144c>
   12f98:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12f9c:	add	r0, r0, #1
   12fa0:	str	r0, [fp, #-64]	; 0xffffffc0
   12fa4:	b	12f50 <__assert_fail@plt+0x1404>
   12fa8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12fac:	ldr	r1, [fp, #-60]	; 0xffffffc4
   12fb0:	sub	r0, r0, r1
   12fb4:	str	r0, [sp, #212]	; 0xd4
   12fb8:	ldr	r0, [sp, #212]	; 0xd4
   12fbc:	cmp	r0, #0
   12fc0:	bne	12fc8 <__assert_fail@plt+0x147c>
   12fc4:	b	1367c <__assert_fail@plt+0x1b30>
   12fc8:	ldr	r0, [sp, #212]	; 0xd4
   12fcc:	cmp	r0, #1
   12fd0:	bne	12fe8 <__assert_fail@plt+0x149c>
   12fd4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12fd8:	ldrb	r0, [r0]
   12fdc:	cmp	r0, #46	; 0x2e
   12fe0:	bne	12fe8 <__assert_fail@plt+0x149c>
   12fe4:	b	13668 <__assert_fail@plt+0x1b1c>
   12fe8:	ldr	r0, [sp, #212]	; 0xd4
   12fec:	cmp	r0, #2
   12ff0:	bne	130a8 <__assert_fail@plt+0x155c>
   12ff4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12ff8:	ldrb	r0, [r0]
   12ffc:	cmp	r0, #46	; 0x2e
   13000:	bne	130a8 <__assert_fail@plt+0x155c>
   13004:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13008:	ldrb	r0, [r0, #1]
   1300c:	cmp	r0, #46	; 0x2e
   13010:	bne	130a8 <__assert_fail@plt+0x155c>
   13014:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13018:	ldr	r1, [sp, #224]	; 0xe0
   1301c:	ldr	r2, [sp, #216]	; 0xd8
   13020:	add	r1, r1, r2
   13024:	add	r1, r1, #1
   13028:	cmp	r0, r1
   1302c:	bls	130a4 <__assert_fail@plt+0x1558>
   13030:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13034:	mvn	r1, #0
   13038:	add	r0, r0, r1
   1303c:	str	r0, [fp, #-56]	; 0xffffffc8
   13040:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13044:	ldr	r1, [sp, #224]	; 0xe0
   13048:	cmp	r0, r1
   1304c:	movw	r0, #0
   13050:	str	r0, [sp, #44]	; 0x2c
   13054:	bls	1307c <__assert_fail@plt+0x1530>
   13058:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1305c:	mvn	r1, #0
   13060:	add	r0, r0, r1
   13064:	ldrb	r0, [r0]
   13068:	cmp	r0, #47	; 0x2f
   1306c:	movw	r0, #0
   13070:	moveq	r0, #1
   13074:	eor	r0, r0, r1
   13078:	str	r0, [sp, #44]	; 0x2c
   1307c:	ldr	r0, [sp, #44]	; 0x2c
   13080:	tst	r0, #1
   13084:	beq	130a0 <__assert_fail@plt+0x1554>
   13088:	b	1308c <__assert_fail@plt+0x1540>
   1308c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13090:	mvn	r1, #0
   13094:	add	r0, r0, r1
   13098:	str	r0, [fp, #-56]	; 0xffffffc8
   1309c:	b	13040 <__assert_fail@plt+0x14f4>
   130a0:	b	130a4 <__assert_fail@plt+0x1558>
   130a4:	b	13664 <__assert_fail@plt+0x1b18>
   130a8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   130ac:	mvn	r1, #0
   130b0:	add	r0, r0, r1
   130b4:	ldrb	r0, [r0]
   130b8:	cmp	r0, #47	; 0x2f
   130bc:	beq	130d4 <__assert_fail@plt+0x1588>
   130c0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   130c4:	add	r1, r0, #1
   130c8:	str	r1, [fp, #-56]	; 0xffffffc8
   130cc:	movw	r1, #47	; 0x2f
   130d0:	strb	r1, [r0]
   130d4:	b	130d8 <__assert_fail@plt+0x158c>
   130d8:	ldr	r0, [sp, #224]	; 0xe0
   130dc:	ldr	r1, [fp, #-52]	; 0xffffffcc
   130e0:	ldr	r1, [r1, #4]
   130e4:	add	r0, r0, r1
   130e8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   130ec:	sub	r0, r0, r1
   130f0:	ldr	r1, [sp, #212]	; 0xd4
   130f4:	add	r1, r1, #2
   130f8:	cmp	r0, r1
   130fc:	bcs	1314c <__assert_fail@plt+0x1600>
   13100:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13104:	ldr	r1, [sp, #224]	; 0xe0
   13108:	sub	r0, r0, r1
   1310c:	str	r0, [sp, #208]	; 0xd0
   13110:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13114:	str	r0, [fp, #-32]	; 0xffffffe0
   13118:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1311c:	bl	1d210 <lchmod@@Base+0x3818>
   13120:	tst	r0, #1
   13124:	bne	1312c <__assert_fail@plt+0x15e0>
   13128:	bl	20c1c <lchmod@@Base+0x7224>
   1312c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13130:	ldr	r0, [r0]
   13134:	str	r0, [sp, #224]	; 0xe0
   13138:	ldr	r0, [sp, #224]	; 0xe0
   1313c:	ldr	r1, [sp, #208]	; 0xd0
   13140:	add	r0, r0, r1
   13144:	str	r0, [fp, #-56]	; 0xffffffc8
   13148:	b	130d8 <__assert_fail@plt+0x158c>
   1314c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13150:	ldr	r1, [fp, #-60]	; 0xffffffc4
   13154:	ldr	r2, [sp, #212]	; 0xd4
   13158:	str	r0, [sp, #40]	; 0x28
   1315c:	str	r2, [sp, #36]	; 0x24
   13160:	bl	117e0 <memcpy@plt>
   13164:	ldr	r1, [sp, #40]	; 0x28
   13168:	ldr	r2, [sp, #36]	; 0x24
   1316c:	add	lr, r1, r2
   13170:	str	lr, [fp, #-56]	; 0xffffffc8
   13174:	ldr	lr, [fp, #-56]	; 0xffffffc8
   13178:	movw	r3, #0
   1317c:	strb	r3, [lr]
   13180:	mvn	r3, #0
   13184:	str	r3, [sp, #200]	; 0xc8
   13188:	ldrb	r3, [fp, #-69]	; 0xffffffbb
   1318c:	tst	r3, #1
   13190:	str	r0, [sp, #32]
   13194:	bne	13200 <__assert_fail@plt+0x16b4>
   13198:	b	1319c <__assert_fail@plt+0x1650>
   1319c:	ldr	r0, [sp, #232]	; 0xe8
   131a0:	str	r0, [sp, #204]	; 0xcc
   131a4:	ldr	r0, [sp, #236]	; 0xec
   131a8:	str	r0, [sp, #196]	; 0xc4
   131ac:	ldr	r0, [sp, #224]	; 0xe0
   131b0:	ldr	r1, [sp, #204]	; 0xcc
   131b4:	ldr	r2, [sp, #196]	; 0xc4
   131b8:	sub	r2, r2, #1
   131bc:	bl	11870 <readlink@plt>
   131c0:	str	r0, [sp, #200]	; 0xc8
   131c4:	ldr	r0, [sp, #200]	; 0xc8
   131c8:	ldr	r1, [sp, #196]	; 0xc4
   131cc:	sub	r1, r1, #1
   131d0:	cmp	r0, r1
   131d4:	bge	131dc <__assert_fail@plt+0x1690>
   131d8:	b	131fc <__assert_fail@plt+0x16b0>
   131dc:	add	r0, sp, #232	; 0xe8
   131e0:	str	r0, [fp, #-28]	; 0xffffffe4
   131e4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   131e8:	bl	1d0ec <lchmod@@Base+0x36f4>
   131ec:	tst	r0, #1
   131f0:	bne	131f8 <__assert_fail@plt+0x16ac>
   131f4:	bl	20c1c <lchmod@@Base+0x7224>
   131f8:	b	1319c <__assert_fail@plt+0x1650>
   131fc:	b	13200 <__assert_fail@plt+0x16b4>
   13200:	ldr	r0, [sp, #200]	; 0xc8
   13204:	movw	r1, #0
   13208:	cmp	r1, r0
   1320c:	bgt	13598 <__assert_fail@plt+0x1a4c>
   13210:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13214:	cmp	r0, #20
   13218:	bge	1322c <__assert_fail@plt+0x16e0>
   1321c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   13220:	add	r0, r0, #1
   13224:	str	r0, [fp, #-76]	; 0xffffffb4
   13228:	b	132fc <__assert_fail@plt+0x17b0>
   1322c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   13230:	ldrsb	r0, [r0]
   13234:	cmp	r0, #0
   13238:	beq	132f8 <__assert_fail@plt+0x17ac>
   1323c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13240:	ldr	r1, [sp, #212]	; 0xd4
   13244:	movw	r2, #0
   13248:	sub	r1, r2, r1
   1324c:	add	r0, r0, r1
   13250:	movw	r1, #0
   13254:	strb	r1, [r0]
   13258:	ldr	r0, [sp, #224]	; 0xe0
   1325c:	ldrb	r0, [r0]
   13260:	cmp	r0, #0
   13264:	beq	13274 <__assert_fail@plt+0x1728>
   13268:	ldr	r0, [sp, #224]	; 0xe0
   1326c:	str	r0, [sp, #28]
   13270:	b	13284 <__assert_fail@plt+0x1738>
   13274:	movw	r0, #17881	; 0x45d9
   13278:	movt	r0, #2
   1327c:	str	r0, [sp, #28]
   13280:	b	13284 <__assert_fail@plt+0x1738>
   13284:	ldr	r0, [sp, #28]
   13288:	add	r1, sp, #88	; 0x58
   1328c:	bl	23ff0 <lchmod@@Base+0xa5f8>
   13290:	cmp	r0, #0
   13294:	beq	1329c <__assert_fail@plt+0x1750>
   13298:	b	136c8 <__assert_fail@plt+0x1b7c>
   1329c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   132a0:	ldrb	r0, [r0]
   132a4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   132a8:	ldr	r2, [sp, #212]	; 0xd4
   132ac:	movw	r3, #0
   132b0:	sub	r2, r3, r2
   132b4:	add	r1, r1, r2
   132b8:	strb	r0, [r1]
   132bc:	ldr	r1, [fp, #-60]	; 0xffffffc4
   132c0:	sub	r0, fp, #68	; 0x44
   132c4:	add	r2, sp, #88	; 0x58
   132c8:	bl	13804 <__assert_fail@plt+0x1cb8>
   132cc:	tst	r0, #1
   132d0:	beq	132f4 <__assert_fail@plt+0x17a8>
   132d4:	ldr	r0, [fp, #-80]	; 0xffffffb0
   132d8:	cmp	r0, #2
   132dc:	bne	132e4 <__assert_fail@plt+0x1798>
   132e0:	b	13670 <__assert_fail@plt+0x1b24>
   132e4:	bl	119b4 <__errno_location@plt>
   132e8:	movw	lr, #40	; 0x28
   132ec:	str	lr, [r0]
   132f0:	b	136c8 <__assert_fail@plt+0x1b7c>
   132f4:	b	132f8 <__assert_fail@plt+0x17ac>
   132f8:	b	132fc <__assert_fail@plt+0x17b0>
   132fc:	ldr	r0, [sp, #204]	; 0xcc
   13300:	ldr	r1, [sp, #200]	; 0xc8
   13304:	add	r0, r0, r1
   13308:	movw	r1, #0
   1330c:	strb	r1, [r0]
   13310:	ldr	r0, [fp, #-1112]	; 0xfffffba8
   13314:	str	r0, [sp, #84]	; 0x54
   13318:	ldrb	r0, [sp, #223]	; 0xdf
   1331c:	tst	r0, #1
   13320:	beq	13334 <__assert_fail@plt+0x17e8>
   13324:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13328:	ldr	r1, [sp, #84]	; 0x54
   1332c:	sub	r0, r0, r1
   13330:	str	r0, [sp, #80]	; 0x50
   13334:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13338:	bl	11978 <strlen@plt>
   1333c:	str	r0, [sp, #76]	; 0x4c
   13340:	b	13388 <__assert_fail@plt+0x183c>
   13344:	ldr	r0, [sp, #200]	; 0xc8
   13348:	cmp	r0, #0
   1334c:	bge	1336c <__assert_fail@plt+0x1820>
   13350:	ldr	r0, [sp, #76]	; 0x4c
   13354:	ldr	r1, [sp, #200]	; 0xc8
   13358:	movw	r2, #0
   1335c:	sub	r1, r2, r1
   13360:	cmp	r0, r1
   13364:	bcc	133f0 <__assert_fail@plt+0x18a4>
   13368:	b	133f4 <__assert_fail@plt+0x18a8>
   1336c:	ldr	r0, [sp, #200]	; 0xc8
   13370:	mvn	r1, #0
   13374:	sub	r0, r1, r0
   13378:	ldr	r1, [sp, #76]	; 0x4c
   1337c:	cmp	r0, r1
   13380:	bcc	133f0 <__assert_fail@plt+0x18a4>
   13384:	b	133f4 <__assert_fail@plt+0x18a8>
   13388:	ldr	r0, [sp, #76]	; 0x4c
   1338c:	cmp	r0, #0
   13390:	bcs	133b0 <__assert_fail@plt+0x1864>
   13394:	ldr	r0, [sp, #200]	; 0xc8
   13398:	ldr	r1, [sp, #76]	; 0x4c
   1339c:	ldr	r2, [sp, #200]	; 0xc8
   133a0:	add	r1, r1, r2
   133a4:	cmp	r0, r1
   133a8:	bls	133f0 <__assert_fail@plt+0x18a4>
   133ac:	b	133f4 <__assert_fail@plt+0x18a8>
   133b0:	ldr	r0, [sp, #200]	; 0xc8
   133b4:	cmp	r0, #0
   133b8:	bge	133d8 <__assert_fail@plt+0x188c>
   133bc:	ldr	r0, [sp, #76]	; 0x4c
   133c0:	ldr	r1, [sp, #76]	; 0x4c
   133c4:	ldr	r2, [sp, #200]	; 0xc8
   133c8:	add	r1, r1, r2
   133cc:	cmp	r0, r1
   133d0:	bls	133f0 <__assert_fail@plt+0x18a4>
   133d4:	b	133f4 <__assert_fail@plt+0x18a8>
   133d8:	ldr	r0, [sp, #76]	; 0x4c
   133dc:	ldr	r1, [sp, #200]	; 0xc8
   133e0:	add	r0, r0, r1
   133e4:	ldr	r1, [sp, #200]	; 0xc8
   133e8:	cmp	r0, r1
   133ec:	bcs	133f4 <__assert_fail@plt+0x18a8>
   133f0:	bl	20c1c <lchmod@@Base+0x7224>
   133f4:	b	133f8 <__assert_fail@plt+0x18ac>
   133f8:	ldr	r0, [fp, #-1108]	; 0xfffffbac
   133fc:	ldr	r1, [sp, #76]	; 0x4c
   13400:	ldr	r2, [sp, #200]	; 0xc8
   13404:	add	r1, r1, r2
   13408:	cmp	r0, r1
   1340c:	bhi	1343c <__assert_fail@plt+0x18f0>
   13410:	sub	lr, fp, #1024	; 0x400
   13414:	sub	r0, lr, #88	; 0x58
   13418:	str	r0, [fp, #-24]	; 0xffffffe8
   1341c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13420:	bl	1d210 <lchmod@@Base+0x3818>
   13424:	tst	r0, #1
   13428:	bne	13430 <__assert_fail@plt+0x18e4>
   1342c:	bl	20c1c <lchmod@@Base+0x7224>
   13430:	ldr	r0, [fp, #-1112]	; 0xfffffba8
   13434:	str	r0, [sp, #84]	; 0x54
   13438:	b	133f8 <__assert_fail@plt+0x18ac>
   1343c:	ldrb	r0, [sp, #223]	; 0xdf
   13440:	tst	r0, #1
   13444:	beq	13458 <__assert_fail@plt+0x190c>
   13448:	ldr	r0, [sp, #84]	; 0x54
   1344c:	ldr	r1, [sp, #80]	; 0x50
   13450:	add	r0, r0, r1
   13454:	str	r0, [fp, #-64]	; 0xffffffc0
   13458:	ldr	r0, [sp, #84]	; 0x54
   1345c:	ldr	r1, [sp, #200]	; 0xc8
   13460:	add	r0, r0, r1
   13464:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13468:	ldr	r2, [sp, #76]	; 0x4c
   1346c:	add	r2, r2, #1
   13470:	bl	117b0 <memmove@plt>
   13474:	ldr	r0, [sp, #84]	; 0x54
   13478:	ldr	r1, [sp, #204]	; 0xcc
   1347c:	ldr	r2, [sp, #200]	; 0xc8
   13480:	str	r0, [sp, #24]
   13484:	bl	117e0 <memcpy@plt>
   13488:	ldr	r0, [sp, #24]
   1348c:	str	r0, [fp, #-64]	; 0xffffffc0
   13490:	str	r0, [fp, #-44]	; 0xffffffd4
   13494:	movw	r1, #1
   13498:	strb	r1, [sp, #223]	; 0xdf
   1349c:	ldr	r1, [sp, #204]	; 0xcc
   134a0:	ldrb	r1, [r1]
   134a4:	cmp	r1, #47	; 0x2f
   134a8:	bne	13500 <__assert_fail@plt+0x19b4>
   134ac:	movw	r0, #0
   134b0:	str	r0, [sp, #72]	; 0x48
   134b4:	ldr	r0, [sp, #224]	; 0xe0
   134b8:	ldr	r1, [sp, #204]	; 0xcc
   134bc:	ldr	r2, [sp, #72]	; 0x48
   134c0:	str	r0, [sp, #20]
   134c4:	str	r2, [sp, #16]
   134c8:	bl	117e0 <memcpy@plt>
   134cc:	ldr	r1, [sp, #20]
   134d0:	ldr	r2, [sp, #16]
   134d4:	add	lr, r1, r2
   134d8:	str	lr, [fp, #-56]	; 0xffffffc8
   134dc:	ldr	lr, [fp, #-56]	; 0xffffffc8
   134e0:	add	r3, lr, #1
   134e4:	str	r3, [fp, #-56]	; 0xffffffc8
   134e8:	movw	r3, #47	; 0x2f
   134ec:	strb	r3, [lr]
   134f0:	ldr	r3, [sp, #72]	; 0x48
   134f4:	str	r3, [sp, #216]	; 0xd8
   134f8:	str	r0, [sp, #12]
   134fc:	b	13594 <__assert_fail@plt+0x1a48>
   13500:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13504:	ldr	r1, [sp, #224]	; 0xe0
   13508:	ldr	r2, [sp, #216]	; 0xd8
   1350c:	add	r1, r1, r2
   13510:	add	r1, r1, #1
   13514:	cmp	r0, r1
   13518:	bls	13590 <__assert_fail@plt+0x1a44>
   1351c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13520:	mvn	r1, #0
   13524:	add	r0, r0, r1
   13528:	str	r0, [fp, #-56]	; 0xffffffc8
   1352c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13530:	ldr	r1, [sp, #224]	; 0xe0
   13534:	cmp	r0, r1
   13538:	movw	r0, #0
   1353c:	str	r0, [sp, #8]
   13540:	bls	13568 <__assert_fail@plt+0x1a1c>
   13544:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13548:	mvn	r1, #0
   1354c:	add	r0, r0, r1
   13550:	ldrb	r0, [r0]
   13554:	cmp	r0, #47	; 0x2f
   13558:	movw	r0, #0
   1355c:	moveq	r0, #1
   13560:	eor	r0, r0, r1
   13564:	str	r0, [sp, #8]
   13568:	ldr	r0, [sp, #8]
   1356c:	tst	r0, #1
   13570:	beq	1358c <__assert_fail@plt+0x1a40>
   13574:	b	13578 <__assert_fail@plt+0x1a2c>
   13578:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1357c:	mvn	r1, #0
   13580:	add	r0, r0, r1
   13584:	str	r0, [fp, #-56]	; 0xffffffc8
   13588:	b	1352c <__assert_fail@plt+0x19e0>
   1358c:	b	13590 <__assert_fail@plt+0x1a44>
   13590:	b	13594 <__assert_fail@plt+0x1a48>
   13594:	b	13660 <__assert_fail@plt+0x1b14>
   13598:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1359c:	cmp	r0, #2
   135a0:	beq	1365c <__assert_fail@plt+0x1b10>
   135a4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   135a8:	bl	138e0 <__assert_fail@plt+0x1d94>
   135ac:	tst	r0, #1
   135b0:	beq	135cc <__assert_fail@plt+0x1a80>
   135b4:	ldr	r0, [sp, #224]	; 0xe0
   135b8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   135bc:	bl	139e0 <__assert_fail@plt+0x1e94>
   135c0:	tst	r0, #1
   135c4:	bne	1365c <__assert_fail@plt+0x1b10>
   135c8:	b	1360c <__assert_fail@plt+0x1ac0>
   135cc:	ldrb	r0, [fp, #-69]	; 0xffffffbb
   135d0:	tst	r0, #1
   135d4:	bne	135ec <__assert_fail@plt+0x1aa0>
   135d8:	bl	119b4 <__errno_location@plt>
   135dc:	ldr	r0, [r0]
   135e0:	cmp	r0, #22
   135e4:	beq	1365c <__assert_fail@plt+0x1b10>
   135e8:	b	1360c <__assert_fail@plt+0x1ac0>
   135ec:	ldr	r0, [fp, #-64]	; 0xffffffc0
   135f0:	ldrb	r0, [r0]
   135f4:	cmp	r0, #0
   135f8:	bne	1365c <__assert_fail@plt+0x1b10>
   135fc:	ldr	r0, [sp, #224]	; 0xe0
   13600:	bl	13a20 <__assert_fail@plt+0x1ed4>
   13604:	tst	r0, #1
   13608:	bne	1365c <__assert_fail@plt+0x1b10>
   1360c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   13610:	cmp	r0, #1
   13614:	bne	13658 <__assert_fail@plt+0x1b0c>
   13618:	bl	119b4 <__errno_location@plt>
   1361c:	ldr	r0, [r0]
   13620:	cmp	r0, #2
   13624:	bne	13658 <__assert_fail@plt+0x1b0c>
   13628:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1362c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   13630:	str	r0, [sp, #4]
   13634:	mov	r0, r1
   13638:	movw	r1, #19033	; 0x4a59
   1363c:	movt	r1, #2
   13640:	bl	11b40 <strspn@plt>
   13644:	ldr	r1, [sp, #4]
   13648:	add	r0, r1, r0
   1364c:	ldrsb	r0, [r0]
   13650:	cmp	r0, #0
   13654:	beq	1365c <__assert_fail@plt+0x1b10>
   13658:	b	136c8 <__assert_fail@plt+0x1b7c>
   1365c:	b	13660 <__assert_fail@plt+0x1b14>
   13660:	b	13664 <__assert_fail@plt+0x1b18>
   13664:	b	13668 <__assert_fail@plt+0x1b1c>
   13668:	b	1366c <__assert_fail@plt+0x1b20>
   1366c:	b	13670 <__assert_fail@plt+0x1b24>
   13670:	ldr	r0, [fp, #-64]	; 0xffffffc0
   13674:	str	r0, [fp, #-60]	; 0xffffffc4
   13678:	b	12f14 <__assert_fail@plt+0x13c8>
   1367c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13680:	ldr	r1, [sp, #224]	; 0xe0
   13684:	ldr	r2, [sp, #216]	; 0xd8
   13688:	add	r1, r1, r2
   1368c:	add	r1, r1, #1
   13690:	cmp	r0, r1
   13694:	bls	136c0 <__assert_fail@plt+0x1b74>
   13698:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1369c:	mvn	r1, #0
   136a0:	add	r0, r0, r1
   136a4:	ldrb	r0, [r0]
   136a8:	cmp	r0, #47	; 0x2f
   136ac:	bne	136c0 <__assert_fail@plt+0x1b74>
   136b0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   136b4:	mvn	r1, #0
   136b8:	add	r0, r0, r1
   136bc:	str	r0, [fp, #-56]	; 0xffffffc8
   136c0:	movw	r0, #0
   136c4:	strb	r0, [sp, #222]	; 0xde
   136c8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   136cc:	movw	r1, #0
   136d0:	cmp	r0, r1
   136d4:	beq	136e0 <__assert_fail@plt+0x1b94>
   136d8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   136dc:	bl	18798 <__assert_fail@plt+0x6c4c>
   136e0:	sub	lr, fp, #1024	; 0x400
   136e4:	sub	r0, lr, #88	; 0x58
   136e8:	bl	13a5c <__assert_fail@plt+0x1f10>
   136ec:	add	r0, sp, #232	; 0xe8
   136f0:	bl	13a5c <__assert_fail@plt+0x1f10>
   136f4:	ldrb	r0, [sp, #222]	; 0xde
   136f8:	tst	r0, #1
   136fc:	beq	13714 <__assert_fail@plt+0x1bc8>
   13700:	ldr	r0, [fp, #-52]	; 0xffffffcc
   13704:	bl	13a5c <__assert_fail@plt+0x1f10>
   13708:	movw	r0, #0
   1370c:	str	r0, [fp, #-40]	; 0xffffffd8
   13710:	b	1379c <__assert_fail@plt+0x1c50>
   13714:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13718:	add	r1, r0, #1
   1371c:	str	r1, [fp, #-56]	; 0xffffffc8
   13720:	movw	r1, #0
   13724:	strb	r1, [r0]
   13728:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1372c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   13730:	ldr	r2, [sp, #224]	; 0xe0
   13734:	sub	r1, r1, r2
   13738:	str	r0, [fp, #-12]
   1373c:	str	r1, [fp, #-16]
   13740:	ldr	r0, [fp, #-12]
   13744:	ldr	r1, [fp, #-16]
   13748:	bl	1d01c <lchmod@@Base+0x3624>
   1374c:	str	r0, [fp, #-20]	; 0xffffffec
   13750:	ldr	r0, [fp, #-20]	; 0xffffffec
   13754:	movw	r1, #0
   13758:	cmp	r0, r1
   1375c:	beq	1376c <__assert_fail@plt+0x1c20>
   13760:	ldr	r0, [fp, #-20]	; 0xffffffec
   13764:	str	r0, [sp]
   13768:	b	13778 <__assert_fail@plt+0x1c2c>
   1376c:	movw	r0, #0
   13770:	str	r0, [sp]
   13774:	b	13778 <__assert_fail@plt+0x1c2c>
   13778:	ldr	r0, [sp]
   1377c:	str	r0, [sp, #68]	; 0x44
   13780:	ldr	r0, [sp, #68]	; 0x44
   13784:	movw	r1, #0
   13788:	cmp	r0, r1
   1378c:	bne	13794 <__assert_fail@plt+0x1c48>
   13790:	bl	20c1c <lchmod@@Base+0x7224>
   13794:	ldr	r0, [sp, #68]	; 0x44
   13798:	str	r0, [fp, #-40]	; 0xffffffd8
   1379c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   137a0:	sub	sp, fp, #8
   137a4:	pop	{r4, r5, fp, pc}
   137a8:	sub	sp, sp, #4
   137ac:	str	r0, [sp]
   137b0:	ldr	r0, [sp]
   137b4:	ldr	r1, [sp]
   137b8:	sub	r1, r1, #1
   137bc:	and	r0, r0, r1
   137c0:	cmp	r0, #0
   137c4:	movw	r0, #0
   137c8:	movne	r0, #1
   137cc:	and	r0, r0, #1
   137d0:	add	sp, sp, #4
   137d4:	bx	lr
   137d8:	sub	sp, sp, #4
   137dc:	str	r0, [sp]
   137e0:	ldr	r0, [sp]
   137e4:	add	r0, r0, #8
   137e8:	ldr	r1, [sp]
   137ec:	str	r0, [r1]
   137f0:	ldr	r0, [sp]
   137f4:	movw	r1, #1024	; 0x400
   137f8:	str	r1, [r0, #4]
   137fc:	add	sp, sp, #4
   13800:	bx	lr
   13804:	push	{fp, lr}
   13808:	mov	fp, sp
   1380c:	sub	sp, sp, #24
   13810:	str	r0, [fp, #-8]
   13814:	str	r1, [sp, #12]
   13818:	str	r2, [sp, #8]
   1381c:	ldr	r0, [fp, #-8]
   13820:	ldr	r0, [r0]
   13824:	movw	r1, #0
   13828:	cmp	r0, r1
   1382c:	bne	13884 <__assert_fail@plt+0x1d38>
   13830:	movw	r0, #7
   13834:	str	r0, [sp, #4]
   13838:	ldr	r0, [sp, #4]
   1383c:	movw	r1, #0
   13840:	movw	r2, #38564	; 0x96a4
   13844:	movt	r2, #1
   13848:	movw	r3, #38664	; 0x9708
   1384c:	movt	r3, #1
   13850:	movw	ip, #38888	; 0x97e8
   13854:	movt	ip, #1
   13858:	str	ip, [sp]
   1385c:	bl	18244 <__assert_fail@plt+0x66f8>
   13860:	ldr	r1, [fp, #-8]
   13864:	str	r0, [r1]
   13868:	ldr	r0, [fp, #-8]
   1386c:	ldr	r0, [r0]
   13870:	movw	r1, #0
   13874:	cmp	r0, r1
   13878:	bne	13880 <__assert_fail@plt+0x1d34>
   1387c:	bl	20c1c <lchmod@@Base+0x7224>
   13880:	b	13884 <__assert_fail@plt+0x1d38>
   13884:	ldr	r0, [fp, #-8]
   13888:	ldr	r0, [r0]
   1388c:	ldr	r1, [sp, #12]
   13890:	ldr	r2, [sp, #8]
   13894:	bl	13ea4 <__assert_fail@plt+0x2358>
   13898:	tst	r0, #1
   1389c:	beq	138b0 <__assert_fail@plt+0x1d64>
   138a0:	movw	r0, #1
   138a4:	and	r0, r0, #1
   138a8:	strb	r0, [fp, #-1]
   138ac:	b	138d0 <__assert_fail@plt+0x1d84>
   138b0:	ldr	r0, [fp, #-8]
   138b4:	ldr	r0, [r0]
   138b8:	ldr	r1, [sp, #12]
   138bc:	ldr	r2, [sp, #8]
   138c0:	bl	13de8 <__assert_fail@plt+0x229c>
   138c4:	movw	r0, #0
   138c8:	and	r0, r0, #1
   138cc:	strb	r0, [fp, #-1]
   138d0:	ldrb	r0, [fp, #-1]
   138d4:	and	r0, r0, #1
   138d8:	mov	sp, fp
   138dc:	pop	{fp, pc}
   138e0:	sub	sp, sp, #12
   138e4:	str	r0, [sp, #4]
   138e8:	ldr	r0, [sp, #4]
   138ec:	ldrb	r0, [r0]
   138f0:	cmp	r0, #47	; 0x2f
   138f4:	bne	139c4 <__assert_fail@plt+0x1e78>
   138f8:	b	138fc <__assert_fail@plt+0x1db0>
   138fc:	ldr	r0, [sp, #4]
   13900:	add	r0, r0, #1
   13904:	str	r0, [sp, #4]
   13908:	ldr	r0, [sp, #4]
   1390c:	ldrb	r0, [r0]
   13910:	cmp	r0, #47	; 0x2f
   13914:	beq	138fc <__assert_fail@plt+0x1db0>
   13918:	ldr	r0, [sp, #4]
   1391c:	add	r1, r0, #1
   13920:	str	r1, [sp, #4]
   13924:	ldrb	r0, [r0]
   13928:	mov	r1, r0
   1392c:	cmp	r0, #0
   13930:	str	r1, [sp]
   13934:	beq	1395c <__assert_fail@plt+0x1e10>
   13938:	b	1393c <__assert_fail@plt+0x1df0>
   1393c:	ldr	r0, [sp]
   13940:	cmp	r0, #46	; 0x2e
   13944:	beq	1396c <__assert_fail@plt+0x1e20>
   13948:	b	1394c <__assert_fail@plt+0x1e00>
   1394c:	movw	r0, #0
   13950:	and	r0, r0, #1
   13954:	strb	r0, [sp, #11]
   13958:	b	139d0 <__assert_fail@plt+0x1e84>
   1395c:	movw	r0, #1
   13960:	and	r0, r0, #1
   13964:	strb	r0, [sp, #11]
   13968:	b	139d0 <__assert_fail@plt+0x1e84>
   1396c:	b	13970 <__assert_fail@plt+0x1e24>
   13970:	ldr	r0, [sp, #4]
   13974:	ldrsb	r0, [r0]
   13978:	cmp	r0, #0
   1397c:	beq	139b0 <__assert_fail@plt+0x1e64>
   13980:	ldr	r0, [sp, #4]
   13984:	ldrb	r0, [r0]
   13988:	cmp	r0, #46	; 0x2e
   1398c:	bne	139c0 <__assert_fail@plt+0x1e74>
   13990:	ldr	r0, [sp, #4]
   13994:	ldrsb	r0, [r0, #1]
   13998:	cmp	r0, #0
   1399c:	beq	139b0 <__assert_fail@plt+0x1e64>
   139a0:	ldr	r0, [sp, #4]
   139a4:	ldrb	r0, [r0, #1]
   139a8:	cmp	r0, #47	; 0x2f
   139ac:	bne	139c0 <__assert_fail@plt+0x1e74>
   139b0:	movw	r0, #1
   139b4:	and	r0, r0, #1
   139b8:	strb	r0, [sp, #11]
   139bc:	b	139d0 <__assert_fail@plt+0x1e84>
   139c0:	b	138e8 <__assert_fail@plt+0x1d9c>
   139c4:	movw	r0, #0
   139c8:	and	r0, r0, #1
   139cc:	strb	r0, [sp, #11]
   139d0:	ldrb	r0, [sp, #11]
   139d4:	and	r0, r0, #1
   139d8:	add	sp, sp, #12
   139dc:	bx	lr
   139e0:	push	{fp, lr}
   139e4:	mov	fp, sp
   139e8:	sub	sp, sp, #16
   139ec:	str	r0, [fp, #-4]
   139f0:	str	r1, [sp, #8]
   139f4:	ldr	r0, [sp, #8]
   139f8:	movw	r1, #17859	; 0x45c3
   139fc:	movt	r1, #2
   13a00:	bl	11894 <strcpy@plt>
   13a04:	ldr	r1, [fp, #-4]
   13a08:	str	r0, [sp, #4]
   13a0c:	mov	r0, r1
   13a10:	bl	13a20 <__assert_fail@plt+0x1ed4>
   13a14:	and	r0, r0, #1
   13a18:	mov	sp, fp
   13a1c:	pop	{fp, pc}
   13a20:	push	{fp, lr}
   13a24:	mov	fp, sp
   13a28:	sub	sp, sp, #8
   13a2c:	str	r0, [sp, #4]
   13a30:	ldr	r1, [sp, #4]
   13a34:	mvn	r0, #99	; 0x63
   13a38:	movw	r2, #0
   13a3c:	movw	r3, #512	; 0x200
   13a40:	bl	117c8 <faccessat@plt>
   13a44:	cmp	r0, #0
   13a48:	movw	r0, #0
   13a4c:	moveq	r0, #1
   13a50:	and	r0, r0, #1
   13a54:	mov	sp, fp
   13a58:	pop	{fp, pc}
   13a5c:	push	{fp, lr}
   13a60:	mov	fp, sp
   13a64:	sub	sp, sp, #8
   13a68:	str	r0, [sp, #4]
   13a6c:	ldr	r0, [sp, #4]
   13a70:	ldr	r0, [r0]
   13a74:	ldr	r1, [sp, #4]
   13a78:	add	r1, r1, #8
   13a7c:	cmp	r0, r1
   13a80:	beq	13a90 <__assert_fail@plt+0x1f44>
   13a84:	ldr	r0, [sp, #4]
   13a88:	ldr	r0, [r0]
   13a8c:	bl	13f4c <__assert_fail@plt+0x2400>
   13a90:	mov	sp, fp
   13a94:	pop	{fp, pc}
   13a98:	sub	sp, sp, #4
   13a9c:	str	r0, [sp]
   13aa0:	ldr	r0, [sp]
   13aa4:	movw	r1, #20968	; 0x51e8
   13aa8:	movt	r1, #3
   13aac:	str	r0, [r1]
   13ab0:	add	sp, sp, #4
   13ab4:	bx	lr
   13ab8:	sub	sp, sp, #4
   13abc:	and	r0, r0, #1
   13ac0:	strb	r0, [sp, #3]
   13ac4:	ldrb	r0, [sp, #3]
   13ac8:	and	r0, r0, #1
   13acc:	movw	r1, #20972	; 0x51ec
   13ad0:	movt	r1, #3
   13ad4:	strb	r0, [r1]
   13ad8:	add	sp, sp, #4
   13adc:	bx	lr
   13ae0:	push	{fp, lr}
   13ae4:	mov	fp, sp
   13ae8:	sub	sp, sp, #24
   13aec:	movw	r0, #20956	; 0x51dc
   13af0:	movt	r0, #3
   13af4:	ldr	r0, [r0]
   13af8:	bl	21418 <lchmod@@Base+0x7a20>
   13afc:	cmp	r0, #0
   13b00:	beq	13bd0 <__assert_fail@plt+0x2084>
   13b04:	movw	r0, #20972	; 0x51ec
   13b08:	movt	r0, #3
   13b0c:	ldrb	r0, [r0]
   13b10:	tst	r0, #1
   13b14:	beq	13b28 <__assert_fail@plt+0x1fdc>
   13b18:	bl	119b4 <__errno_location@plt>
   13b1c:	ldr	r0, [r0]
   13b20:	cmp	r0, #32
   13b24:	beq	13bd0 <__assert_fail@plt+0x2084>
   13b28:	movw	r0, #17861	; 0x45c5
   13b2c:	movt	r0, #2
   13b30:	bl	11960 <gettext@plt>
   13b34:	str	r0, [fp, #-4]
   13b38:	movw	r0, #20968	; 0x51e8
   13b3c:	movt	r0, #3
   13b40:	ldr	r0, [r0]
   13b44:	movw	lr, #0
   13b48:	cmp	r0, lr
   13b4c:	beq	13ba4 <__assert_fail@plt+0x2058>
   13b50:	bl	119b4 <__errno_location@plt>
   13b54:	ldr	r1, [r0]
   13b58:	movw	r0, #20968	; 0x51e8
   13b5c:	movt	r0, #3
   13b60:	ldr	r0, [r0]
   13b64:	str	r1, [fp, #-8]
   13b68:	bl	1cc48 <lchmod@@Base+0x3250>
   13b6c:	ldr	r1, [fp, #-4]
   13b70:	movw	lr, #0
   13b74:	str	r0, [sp, #12]
   13b78:	mov	r0, lr
   13b7c:	ldr	lr, [fp, #-8]
   13b80:	str	r1, [sp, #8]
   13b84:	mov	r1, lr
   13b88:	movw	r2, #17873	; 0x45d1
   13b8c:	movt	r2, #2
   13b90:	ldr	r3, [sp, #12]
   13b94:	ldr	ip, [sp, #8]
   13b98:	str	ip, [sp]
   13b9c:	bl	118d0 <error@plt>
   13ba0:	b	13bc0 <__assert_fail@plt+0x2074>
   13ba4:	bl	119b4 <__errno_location@plt>
   13ba8:	ldr	r1, [r0]
   13bac:	ldr	r3, [fp, #-4]
   13bb0:	movw	r0, #0
   13bb4:	movw	r2, #17877	; 0x45d5
   13bb8:	movt	r2, #2
   13bbc:	bl	118d0 <error@plt>
   13bc0:	movw	r0, #20864	; 0x5180
   13bc4:	movt	r0, #3
   13bc8:	ldr	r0, [r0]
   13bcc:	bl	117d4 <_exit@plt>
   13bd0:	movw	r0, #20952	; 0x51d8
   13bd4:	movt	r0, #3
   13bd8:	ldr	r0, [r0]
   13bdc:	bl	21418 <lchmod@@Base+0x7a20>
   13be0:	cmp	r0, #0
   13be4:	beq	13bf8 <__assert_fail@plt+0x20ac>
   13be8:	movw	r0, #20864	; 0x5180
   13bec:	movt	r0, #3
   13bf0:	ldr	r0, [r0]
   13bf4:	bl	117d4 <_exit@plt>
   13bf8:	mov	sp, fp
   13bfc:	pop	{fp, pc}
   13c00:	push	{fp, lr}
   13c04:	mov	fp, sp
   13c08:	sub	sp, sp, #8
   13c0c:	str	r0, [sp, #4]
   13c10:	ldr	r0, [sp, #4]
   13c14:	bl	13d08 <__assert_fail@plt+0x21bc>
   13c18:	str	r0, [sp]
   13c1c:	ldr	r0, [sp]
   13c20:	movw	lr, #0
   13c24:	cmp	r0, lr
   13c28:	bne	13c30 <__assert_fail@plt+0x20e4>
   13c2c:	bl	20c1c <lchmod@@Base+0x7224>
   13c30:	ldr	r0, [sp]
   13c34:	mov	sp, fp
   13c38:	pop	{fp, pc}
   13c3c:	push	{fp, lr}
   13c40:	mov	fp, sp
   13c44:	sub	sp, sp, #16
   13c48:	str	r0, [fp, #-4]
   13c4c:	movw	r0, #0
   13c50:	str	r0, [sp, #8]
   13c54:	ldr	r0, [sp, #8]
   13c58:	cmp	r0, #0
   13c5c:	beq	13c6c <__assert_fail@plt+0x2120>
   13c60:	movw	r0, #0
   13c64:	str	r0, [sp]
   13c68:	b	13c90 <__assert_fail@plt+0x2144>
   13c6c:	ldr	r0, [fp, #-4]
   13c70:	ldrb	r0, [r0]
   13c74:	cmp	r0, #47	; 0x2f
   13c78:	movw	r0, #0
   13c7c:	moveq	r0, #1
   13c80:	tst	r0, #1
   13c84:	movw	r0, #1
   13c88:	moveq	r0, #0
   13c8c:	str	r0, [sp]
   13c90:	ldr	r0, [sp]
   13c94:	ldr	r1, [sp, #8]
   13c98:	add	r0, r1, r0
   13c9c:	str	r0, [sp, #8]
   13ca0:	ldr	r0, [fp, #-4]
   13ca4:	bl	20f44 <lchmod@@Base+0x754c>
   13ca8:	ldr	r1, [fp, #-4]
   13cac:	sub	r0, r0, r1
   13cb0:	str	r0, [sp, #4]
   13cb4:	ldr	r0, [sp, #8]
   13cb8:	ldr	r1, [sp, #4]
   13cbc:	cmp	r0, r1
   13cc0:	bcs	13cfc <__assert_fail@plt+0x21b0>
   13cc4:	ldr	r0, [fp, #-4]
   13cc8:	ldr	r1, [sp, #4]
   13ccc:	sub	r1, r1, #1
   13cd0:	add	r0, r0, r1
   13cd4:	ldrb	r0, [r0]
   13cd8:	cmp	r0, #47	; 0x2f
   13cdc:	beq	13ce4 <__assert_fail@plt+0x2198>
   13ce0:	b	13cfc <__assert_fail@plt+0x21b0>
   13ce4:	b	13ce8 <__assert_fail@plt+0x219c>
   13ce8:	ldr	r0, [sp, #4]
   13cec:	mvn	r1, #0
   13cf0:	add	r0, r0, r1
   13cf4:	str	r0, [sp, #4]
   13cf8:	b	13cb4 <__assert_fail@plt+0x2168>
   13cfc:	ldr	r0, [sp, #4]
   13d00:	mov	sp, fp
   13d04:	pop	{fp, pc}
   13d08:	push	{fp, lr}
   13d0c:	mov	fp, sp
   13d10:	sub	sp, sp, #24
   13d14:	str	r0, [fp, #-8]
   13d18:	ldr	r0, [fp, #-8]
   13d1c:	bl	13c3c <__assert_fail@plt+0x20f0>
   13d20:	str	r0, [sp, #12]
   13d24:	ldr	r0, [sp, #12]
   13d28:	cmp	r0, #0
   13d2c:	movw	r0, #1
   13d30:	str	r0, [sp]
   13d34:	beq	13d44 <__assert_fail@plt+0x21f8>
   13d38:	movw	r0, #0
   13d3c:	str	r0, [sp]
   13d40:	b	13d44 <__assert_fail@plt+0x21f8>
   13d44:	ldr	r0, [sp]
   13d48:	and	r0, r0, #1
   13d4c:	strb	r0, [sp, #11]
   13d50:	ldr	r0, [sp, #12]
   13d54:	ldrb	r1, [sp, #11]
   13d58:	and	r1, r1, #1
   13d5c:	add	r0, r0, r1
   13d60:	add	r0, r0, #1
   13d64:	bl	20e30 <lchmod@@Base+0x7438>
   13d68:	str	r0, [sp, #4]
   13d6c:	ldr	r0, [sp, #4]
   13d70:	movw	r1, #0
   13d74:	cmp	r0, r1
   13d78:	bne	13d88 <__assert_fail@plt+0x223c>
   13d7c:	movw	r0, #0
   13d80:	str	r0, [fp, #-4]
   13d84:	b	13ddc <__assert_fail@plt+0x2290>
   13d88:	ldr	r0, [sp, #4]
   13d8c:	ldr	r1, [fp, #-8]
   13d90:	ldr	r2, [sp, #12]
   13d94:	bl	117e0 <memcpy@plt>
   13d98:	ldrb	r0, [sp, #11]
   13d9c:	tst	r0, #1
   13da0:	beq	13dc0 <__assert_fail@plt+0x2274>
   13da4:	ldr	r0, [sp, #4]
   13da8:	ldr	r1, [sp, #12]
   13dac:	add	r2, r1, #1
   13db0:	str	r2, [sp, #12]
   13db4:	add	r0, r0, r1
   13db8:	movw	r1, #46	; 0x2e
   13dbc:	strb	r1, [r0]
   13dc0:	ldr	r0, [sp, #4]
   13dc4:	ldr	r1, [sp, #12]
   13dc8:	add	r0, r0, r1
   13dcc:	movw	r1, #0
   13dd0:	strb	r1, [r0]
   13dd4:	ldr	r0, [sp, #4]
   13dd8:	str	r0, [fp, #-4]
   13ddc:	ldr	r0, [fp, #-4]
   13de0:	mov	sp, fp
   13de4:	pop	{fp, pc}
   13de8:	push	{fp, lr}
   13dec:	mov	fp, sp
   13df0:	sub	sp, sp, #24
   13df4:	str	r0, [fp, #-4]
   13df8:	str	r1, [fp, #-8]
   13dfc:	str	r2, [sp, #12]
   13e00:	ldr	r0, [fp, #-4]
   13e04:	movw	r1, #0
   13e08:	cmp	r0, r1
   13e0c:	bne	13e14 <__assert_fail@plt+0x22c8>
   13e10:	b	13e9c <__assert_fail@plt+0x2350>
   13e14:	mov	r0, #24
   13e18:	bl	1de40 <lchmod@@Base+0x4448>
   13e1c:	str	r0, [sp, #8]
   13e20:	ldr	r0, [fp, #-8]
   13e24:	bl	20be4 <lchmod@@Base+0x71ec>
   13e28:	ldr	lr, [sp, #8]
   13e2c:	str	r0, [lr]
   13e30:	ldr	r0, [sp, #12]
   13e34:	ldr	lr, [r0, #96]	; 0x60
   13e38:	ldr	r0, [r0, #100]	; 0x64
   13e3c:	ldr	r1, [sp, #8]
   13e40:	str	r0, [r1, #12]
   13e44:	str	lr, [r1, #8]
   13e48:	ldr	r0, [sp, #12]
   13e4c:	ldr	r1, [r0]
   13e50:	ldr	r0, [r0, #4]
   13e54:	ldr	lr, [sp, #8]
   13e58:	str	r0, [lr, #20]
   13e5c:	str	r1, [lr, #16]
   13e60:	ldr	r0, [fp, #-4]
   13e64:	ldr	r1, [sp, #8]
   13e68:	bl	19270 <__assert_fail@plt+0x7724>
   13e6c:	str	r0, [sp, #4]
   13e70:	ldr	r0, [sp, #4]
   13e74:	movw	r1, #0
   13e78:	cmp	r0, r1
   13e7c:	bne	13e84 <__assert_fail@plt+0x2338>
   13e80:	bl	20c1c <lchmod@@Base+0x7224>
   13e84:	ldr	r0, [sp, #4]
   13e88:	ldr	r1, [sp, #8]
   13e8c:	cmp	r0, r1
   13e90:	beq	13e9c <__assert_fail@plt+0x2350>
   13e94:	ldr	r0, [sp, #8]
   13e98:	bl	197e8 <__assert_fail@plt+0x7c9c>
   13e9c:	mov	sp, fp
   13ea0:	pop	{fp, pc}
   13ea4:	push	{fp, lr}
   13ea8:	mov	fp, sp
   13eac:	sub	sp, sp, #40	; 0x28
   13eb0:	str	r0, [fp, #-8]
   13eb4:	str	r1, [fp, #-12]
   13eb8:	str	r2, [fp, #-16]
   13ebc:	ldr	r0, [fp, #-8]
   13ec0:	movw	r1, #0
   13ec4:	cmp	r0, r1
   13ec8:	bne	13edc <__assert_fail@plt+0x2390>
   13ecc:	movw	r0, #0
   13ed0:	and	r0, r0, #1
   13ed4:	strb	r0, [fp, #-1]
   13ed8:	b	13f3c <__assert_fail@plt+0x23f0>
   13edc:	ldr	r0, [fp, #-12]
   13ee0:	str	r0, [sp]
   13ee4:	ldr	r0, [fp, #-16]
   13ee8:	ldr	r1, [r0, #96]	; 0x60
   13eec:	ldr	r0, [r0, #100]	; 0x64
   13ef0:	str	r0, [sp, #12]
   13ef4:	str	r1, [sp, #8]
   13ef8:	ldr	r0, [fp, #-16]
   13efc:	ldr	r1, [r0]
   13f00:	ldr	r0, [r0, #4]
   13f04:	str	r0, [sp, #20]
   13f08:	str	r1, [sp, #16]
   13f0c:	ldr	r0, [fp, #-8]
   13f10:	mov	r1, sp
   13f14:	bl	17d28 <__assert_fail@plt+0x61dc>
   13f18:	movw	r1, #0
   13f1c:	cmp	r0, r1
   13f20:	movw	r0, #0
   13f24:	movne	r0, #1
   13f28:	mvn	r1, #0
   13f2c:	eor	r0, r0, r1
   13f30:	eor	r0, r0, r1
   13f34:	and	r0, r0, #1
   13f38:	strb	r0, [fp, #-1]
   13f3c:	ldrb	r0, [fp, #-1]
   13f40:	and	r0, r0, #1
   13f44:	mov	sp, fp
   13f48:	pop	{fp, pc}
   13f4c:	push	{fp, lr}
   13f50:	mov	fp, sp
   13f54:	sub	sp, sp, #16
   13f58:	str	r0, [fp, #-4]
   13f5c:	bl	119b4 <__errno_location@plt>
   13f60:	ldr	r0, [r0]
   13f64:	str	r0, [sp, #8]
   13f68:	ldr	r0, [fp, #-4]
   13f6c:	bl	117bc <free@plt>
   13f70:	ldr	r0, [sp, #8]
   13f74:	str	r0, [sp, #4]
   13f78:	bl	119b4 <__errno_location@plt>
   13f7c:	ldr	lr, [sp, #4]
   13f80:	str	lr, [r0]
   13f84:	mov	sp, fp
   13f88:	pop	{fp, pc}
   13f8c:	push	{fp, lr}
   13f90:	mov	fp, sp
   13f94:	sub	sp, sp, #88	; 0x58
   13f98:	ldr	r3, [pc, #1456]	; 14550 <__assert_fail@plt+0x2a04>
   13f9c:	str	r0, [fp, #-8]
   13fa0:	str	r1, [fp, #-12]
   13fa4:	str	r2, [fp, #-16]
   13fa8:	movw	r0, #0
   13fac:	str	r0, [fp, #-36]	; 0xffffffdc
   13fb0:	str	r0, [fp, #-40]	; 0xffffffd8
   13fb4:	ldr	r0, [fp, #-12]
   13fb8:	and	r0, r0, r3
   13fbc:	cmp	r0, #0
   13fc0:	beq	13fdc <__assert_fail@plt+0x2490>
   13fc4:	bl	119b4 <__errno_location@plt>
   13fc8:	movw	lr, #22
   13fcc:	str	lr, [r0]
   13fd0:	movw	r0, #0
   13fd4:	str	r0, [fp, #-4]
   13fd8:	b	14544 <__assert_fail@plt+0x29f8>
   13fdc:	ldr	r0, [fp, #-12]
   13fe0:	and	r0, r0, #4
   13fe4:	cmp	r0, #0
   13fe8:	beq	14014 <__assert_fail@plt+0x24c8>
   13fec:	ldr	r0, [fp, #-12]
   13ff0:	and	r0, r0, #512	; 0x200
   13ff4:	cmp	r0, #0
   13ff8:	beq	14014 <__assert_fail@plt+0x24c8>
   13ffc:	bl	119b4 <__errno_location@plt>
   14000:	movw	lr, #22
   14004:	str	lr, [r0]
   14008:	movw	r0, #0
   1400c:	str	r0, [fp, #-4]
   14010:	b	14544 <__assert_fail@plt+0x29f8>
   14014:	ldr	r0, [fp, #-12]
   14018:	and	r0, r0, #18
   1401c:	cmp	r0, #0
   14020:	bne	1403c <__assert_fail@plt+0x24f0>
   14024:	bl	119b4 <__errno_location@plt>
   14028:	movw	lr, #22
   1402c:	str	lr, [r0]
   14030:	movw	r0, #0
   14034:	str	r0, [fp, #-4]
   14038:	b	14544 <__assert_fail@plt+0x29f8>
   1403c:	movw	r0, #1
   14040:	movw	r1, #96	; 0x60
   14044:	bl	20d94 <lchmod@@Base+0x739c>
   14048:	str	r0, [fp, #-20]	; 0xffffffec
   1404c:	ldr	r0, [fp, #-20]	; 0xffffffec
   14050:	movw	r1, #0
   14054:	cmp	r0, r1
   14058:	bne	14068 <__assert_fail@plt+0x251c>
   1405c:	movw	r0, #0
   14060:	str	r0, [fp, #-4]
   14064:	b	14544 <__assert_fail@plt+0x29f8>
   14068:	ldr	r0, [fp, #-16]
   1406c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14070:	str	r0, [r1, #44]	; 0x2c
   14074:	ldr	r0, [fp, #-12]
   14078:	ldr	r1, [fp, #-20]	; 0xffffffec
   1407c:	str	r0, [r1, #48]	; 0x30
   14080:	ldr	r0, [fp, #-20]	; 0xffffffec
   14084:	ldr	r0, [r0, #48]	; 0x30
   14088:	and	r0, r0, #2
   1408c:	cmp	r0, #0
   14090:	beq	140b8 <__assert_fail@plt+0x256c>
   14094:	ldr	r0, [fp, #-20]	; 0xffffffec
   14098:	ldr	r1, [r0, #48]	; 0x30
   1409c:	orr	r1, r1, #4
   140a0:	str	r1, [r0, #48]	; 0x30
   140a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   140a8:	ldr	r1, [r0, #48]	; 0x30
   140ac:	mvn	r2, #512	; 0x200
   140b0:	and	r1, r1, r2
   140b4:	str	r1, [r0, #48]	; 0x30
   140b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   140bc:	mvn	r1, #99	; 0x63
   140c0:	str	r1, [r0, #32]
   140c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   140c8:	ldr	r0, [r0, #48]	; 0x30
   140cc:	and	r0, r0, #512	; 0x200
   140d0:	cmp	r0, #0
   140d4:	beq	14110 <__assert_fail@plt+0x25c4>
   140d8:	b	14110 <__assert_fail@plt+0x25c4>
   140dc:	ldr	r1, [pc, #1136]	; 14554 <__assert_fail@plt+0x2a08>
   140e0:	movw	r0, #17881	; 0x45d9
   140e4:	movt	r0, #2
   140e8:	bl	21ba4 <lchmod@@Base+0x81ac>
   140ec:	str	r0, [sp, #40]	; 0x28
   140f0:	ldr	r0, [sp, #40]	; 0x28
   140f4:	cmp	r0, #0
   140f8:	bge	14100 <__assert_fail@plt+0x25b4>
   140fc:	b	1410c <__assert_fail@plt+0x25c0>
   14100:	ldr	r0, [sp, #40]	; 0x28
   14104:	bl	11b04 <close@plt>
   14108:	str	r0, [sp, #24]
   1410c:	b	14110 <__assert_fail@plt+0x25c4>
   14110:	ldr	r0, [fp, #-8]
   14114:	bl	14558 <__assert_fail@plt+0x2a0c>
   14118:	str	r0, [sp, #36]	; 0x24
   1411c:	ldr	r0, [fp, #-20]	; 0xffffffec
   14120:	ldr	lr, [sp, #36]	; 0x24
   14124:	cmp	lr, #4096	; 0x1000
   14128:	str	r0, [sp, #20]
   1412c:	bls	1413c <__assert_fail@plt+0x25f0>
   14130:	ldr	r0, [sp, #36]	; 0x24
   14134:	str	r0, [sp, #16]
   14138:	b	14148 <__assert_fail@plt+0x25fc>
   1413c:	movw	r0, #4096	; 0x1000
   14140:	str	r0, [sp, #16]
   14144:	b	14148 <__assert_fail@plt+0x25fc>
   14148:	ldr	r0, [sp, #16]
   1414c:	ldr	r1, [sp, #20]
   14150:	str	r0, [sp, #12]
   14154:	mov	r0, r1
   14158:	ldr	r1, [sp, #12]
   1415c:	bl	145cc <__assert_fail@plt+0x2a80>
   14160:	tst	r0, #1
   14164:	bne	1416c <__assert_fail@plt+0x2620>
   14168:	b	14534 <__assert_fail@plt+0x29e8>
   1416c:	ldr	r0, [fp, #-8]
   14170:	ldr	r0, [r0]
   14174:	movw	r1, #0
   14178:	cmp	r0, r1
   1417c:	beq	141b4 <__assert_fail@plt+0x2668>
   14180:	ldr	r0, [fp, #-20]	; 0xffffffec
   14184:	movw	r1, #17692	; 0x451c
   14188:	movt	r1, #2
   1418c:	movw	r2, #0
   14190:	bl	146c4 <__assert_fail@plt+0x2b78>
   14194:	str	r0, [fp, #-36]	; 0xffffffdc
   14198:	movw	r1, #0
   1419c:	cmp	r0, r1
   141a0:	bne	141a8 <__assert_fail@plt+0x265c>
   141a4:	b	14528 <__assert_fail@plt+0x29dc>
   141a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   141ac:	mvn	r1, #0
   141b0:	str	r1, [r0, #48]	; 0x30
   141b4:	ldr	r0, [fp, #-16]
   141b8:	movw	r1, #0
   141bc:	cmp	r0, r1
   141c0:	movw	r0, #1
   141c4:	str	r0, [sp, #8]
   141c8:	beq	141e8 <__assert_fail@plt+0x269c>
   141cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   141d0:	ldr	r0, [r0, #48]	; 0x30
   141d4:	and	r0, r0, #1024	; 0x400
   141d8:	cmp	r0, #0
   141dc:	movw	r0, #0
   141e0:	movne	r0, #1
   141e4:	str	r0, [sp, #8]
   141e8:	ldr	r0, [sp, #8]
   141ec:	and	r0, r0, #1
   141f0:	strb	r0, [fp, #-41]	; 0xffffffd7
   141f4:	movw	r0, #0
   141f8:	str	r0, [fp, #-28]	; 0xffffffe4
   141fc:	str	r0, [fp, #-32]	; 0xffffffe0
   14200:	ldr	r0, [fp, #-8]
   14204:	ldr	r0, [r0]
   14208:	movw	r1, #0
   1420c:	cmp	r0, r1
   14210:	beq	14404 <__assert_fail@plt+0x28b8>
   14214:	ldr	r0, [fp, #-8]
   14218:	ldr	r0, [r0]
   1421c:	bl	11978 <strlen@plt>
   14220:	str	r0, [sp, #32]
   14224:	ldr	r0, [fp, #-12]
   14228:	and	r0, r0, #2048	; 0x800
   1422c:	cmp	r0, #0
   14230:	bne	142d4 <__assert_fail@plt+0x2788>
   14234:	ldr	r0, [fp, #-8]
   14238:	ldr	r0, [r0]
   1423c:	str	r0, [sp, #28]
   14240:	ldr	r0, [sp, #32]
   14244:	movw	r1, #2
   14248:	cmp	r1, r0
   1424c:	bcs	142d0 <__assert_fail@plt+0x2784>
   14250:	ldr	r0, [sp, #28]
   14254:	ldr	r1, [sp, #32]
   14258:	sub	r1, r1, #1
   1425c:	add	r0, r0, r1
   14260:	ldrb	r0, [r0]
   14264:	cmp	r0, #47	; 0x2f
   14268:	bne	142d0 <__assert_fail@plt+0x2784>
   1426c:	b	14270 <__assert_fail@plt+0x2724>
   14270:	ldr	r0, [sp, #32]
   14274:	movw	r1, #1
   14278:	cmp	r1, r0
   1427c:	movw	r0, #0
   14280:	str	r0, [sp, #4]
   14284:	bcs	142ac <__assert_fail@plt+0x2760>
   14288:	ldr	r0, [sp, #28]
   1428c:	ldr	r1, [sp, #32]
   14290:	sub	r1, r1, #2
   14294:	add	r0, r0, r1
   14298:	ldrb	r0, [r0]
   1429c:	cmp	r0, #47	; 0x2f
   142a0:	movw	r0, #0
   142a4:	moveq	r0, #1
   142a8:	str	r0, [sp, #4]
   142ac:	ldr	r0, [sp, #4]
   142b0:	tst	r0, #1
   142b4:	beq	142cc <__assert_fail@plt+0x2780>
   142b8:	ldr	r0, [sp, #32]
   142bc:	mvn	r1, #0
   142c0:	add	r0, r0, r1
   142c4:	str	r0, [sp, #32]
   142c8:	b	14270 <__assert_fail@plt+0x2724>
   142cc:	b	142d0 <__assert_fail@plt+0x2784>
   142d0:	b	142d4 <__assert_fail@plt+0x2788>
   142d4:	ldr	r0, [fp, #-20]	; 0xffffffec
   142d8:	ldr	r1, [fp, #-8]
   142dc:	ldr	r1, [r1]
   142e0:	ldr	r2, [sp, #32]
   142e4:	bl	146c4 <__assert_fail@plt+0x2b78>
   142e8:	str	r0, [fp, #-24]	; 0xffffffe8
   142ec:	movw	r1, #0
   142f0:	cmp	r0, r1
   142f4:	bne	142fc <__assert_fail@plt+0x27b0>
   142f8:	b	14518 <__assert_fail@plt+0x29cc>
   142fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14300:	movw	r1, #0
   14304:	str	r1, [r0, #48]	; 0x30
   14308:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1430c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14310:	str	r0, [r1, #4]
   14314:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14318:	add	r0, r0, #168	; 0xa8
   1431c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14320:	str	r0, [r1, #24]
   14324:	ldrb	r0, [fp, #-41]	; 0xffffffd7
   14328:	tst	r0, #1
   1432c:	beq	14360 <__assert_fail@plt+0x2814>
   14330:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14334:	movw	r1, #0
   14338:	cmp	r0, r1
   1433c:	beq	14360 <__assert_fail@plt+0x2814>
   14340:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14344:	movw	r1, #11
   14348:	strh	r1, [r0, #56]	; 0x38
   1434c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14350:	movw	r1, #1
   14354:	and	r1, r1, #1
   14358:	bl	147bc <__assert_fail@plt+0x2c70>
   1435c:	b	1437c <__assert_fail@plt+0x2830>
   14360:	ldr	r0, [fp, #-20]	; 0xffffffec
   14364:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14368:	movw	r2, #0
   1436c:	and	r2, r2, #1
   14370:	bl	14814 <__assert_fail@plt+0x2cc8>
   14374:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14378:	strh	r0, [r1, #56]	; 0x38
   1437c:	ldr	r0, [fp, #-16]
   14380:	movw	r1, #0
   14384:	cmp	r0, r1
   14388:	beq	143a4 <__assert_fail@plt+0x2858>
   1438c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14390:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14394:	str	r0, [r1, #8]
   14398:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1439c:	str	r0, [fp, #-28]	; 0xffffffe4
   143a0:	b	143e4 <__assert_fail@plt+0x2898>
   143a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   143a8:	movw	r1, #0
   143ac:	str	r1, [r0, #8]
   143b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   143b4:	cmp	r0, r1
   143b8:	bne	143cc <__assert_fail@plt+0x2880>
   143bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   143c0:	str	r0, [fp, #-28]	; 0xffffffe4
   143c4:	str	r0, [fp, #-40]	; 0xffffffd8
   143c8:	b	143e0 <__assert_fail@plt+0x2894>
   143cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   143d0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   143d4:	str	r0, [r1, #8]
   143d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   143dc:	str	r0, [fp, #-40]	; 0xffffffd8
   143e0:	b	143e4 <__assert_fail@plt+0x2898>
   143e4:	b	143e8 <__assert_fail@plt+0x289c>
   143e8:	ldr	r0, [fp, #-8]
   143ec:	add	r0, r0, #4
   143f0:	str	r0, [fp, #-8]
   143f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   143f8:	add	r0, r0, #1
   143fc:	str	r0, [fp, #-32]	; 0xffffffe0
   14400:	b	14200 <__assert_fail@plt+0x26b4>
   14404:	ldr	r0, [fp, #-16]
   14408:	movw	r1, #0
   1440c:	cmp	r0, r1
   14410:	beq	14434 <__assert_fail@plt+0x28e8>
   14414:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14418:	cmp	r0, #1
   1441c:	bls	14434 <__assert_fail@plt+0x28e8>
   14420:	ldr	r0, [fp, #-20]	; 0xffffffec
   14424:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14428:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1442c:	bl	14a2c <__assert_fail@plt+0x2ee0>
   14430:	str	r0, [fp, #-28]	; 0xffffffe4
   14434:	ldr	r0, [fp, #-20]	; 0xffffffec
   14438:	movw	r1, #17692	; 0x451c
   1443c:	movt	r1, #2
   14440:	movw	r2, #0
   14444:	bl	146c4 <__assert_fail@plt+0x2b78>
   14448:	ldr	r1, [fp, #-20]	; 0xffffffec
   1444c:	str	r0, [r1]
   14450:	movw	r1, #0
   14454:	cmp	r0, r1
   14458:	bne	14460 <__assert_fail@plt+0x2914>
   1445c:	b	14518 <__assert_fail@plt+0x29cc>
   14460:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14464:	ldr	r1, [fp, #-20]	; 0xffffffec
   14468:	ldr	r1, [r1]
   1446c:	str	r0, [r1, #8]
   14470:	ldr	r0, [fp, #-20]	; 0xffffffec
   14474:	ldr	r0, [r0]
   14478:	movw	r1, #9
   1447c:	strh	r1, [r0, #56]	; 0x38
   14480:	ldr	r0, [fp, #-20]	; 0xffffffec
   14484:	ldr	r0, [r0]
   14488:	movw	r1, #1
   1448c:	str	r1, [r0, #48]	; 0x30
   14490:	ldr	r0, [fp, #-20]	; 0xffffffec
   14494:	bl	14bf4 <__assert_fail@plt+0x30a8>
   14498:	tst	r0, #1
   1449c:	bne	144a4 <__assert_fail@plt+0x2958>
   144a0:	b	14518 <__assert_fail@plt+0x29cc>
   144a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   144a8:	ldr	r0, [r0, #48]	; 0x30
   144ac:	and	r0, r0, #4
   144b0:	cmp	r0, #0
   144b4:	bne	144fc <__assert_fail@plt+0x29b0>
   144b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   144bc:	ldr	r0, [r0, #48]	; 0x30
   144c0:	and	r0, r0, #512	; 0x200
   144c4:	cmp	r0, #0
   144c8:	bne	144fc <__assert_fail@plt+0x29b0>
   144cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   144d0:	movw	r1, #17881	; 0x45d9
   144d4:	movt	r1, #2
   144d8:	bl	14cd0 <__assert_fail@plt+0x3184>
   144dc:	ldr	r1, [fp, #-20]	; 0xffffffec
   144e0:	str	r0, [r1, #28]
   144e4:	cmp	r0, #0
   144e8:	bge	144fc <__assert_fail@plt+0x29b0>
   144ec:	ldr	r0, [fp, #-20]	; 0xffffffec
   144f0:	ldr	r1, [r0, #48]	; 0x30
   144f4:	orr	r1, r1, #4
   144f8:	str	r1, [r0, #48]	; 0x30
   144fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   14500:	add	r0, r0, #60	; 0x3c
   14504:	mvn	r1, #0
   14508:	bl	1981c <__assert_fail@plt+0x7cd0>
   1450c:	ldr	r0, [fp, #-20]	; 0xffffffec
   14510:	str	r0, [fp, #-4]
   14514:	b	14544 <__assert_fail@plt+0x29f8>
   14518:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1451c:	bl	14d6c <__assert_fail@plt+0x3220>
   14520:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14524:	bl	13f4c <__assert_fail@plt+0x2400>
   14528:	ldr	r0, [fp, #-20]	; 0xffffffec
   1452c:	ldr	r0, [r0, #24]
   14530:	bl	13f4c <__assert_fail@plt+0x2400>
   14534:	ldr	r0, [fp, #-20]	; 0xffffffec
   14538:	bl	13f4c <__assert_fail@plt+0x2400>
   1453c:	movw	r0, #0
   14540:	str	r0, [fp, #-4]
   14544:	ldr	r0, [fp, #-4]
   14548:	mov	sp, fp
   1454c:	pop	{fp, pc}
   14550:			; <UNDEFINED> instruction: 0xfffff000
   14554:	andeq	r0, r8, r0
   14558:	push	{fp, lr}
   1455c:	mov	fp, sp
   14560:	sub	sp, sp, #16
   14564:	str	r0, [fp, #-4]
   14568:	movw	r0, #0
   1456c:	str	r0, [sp, #4]
   14570:	ldr	r0, [fp, #-4]
   14574:	ldr	r0, [r0]
   14578:	movw	r1, #0
   1457c:	cmp	r0, r1
   14580:	beq	145bc <__assert_fail@plt+0x2a70>
   14584:	ldr	r0, [fp, #-4]
   14588:	ldr	r0, [r0]
   1458c:	bl	11978 <strlen@plt>
   14590:	str	r0, [sp, #8]
   14594:	ldr	lr, [sp, #4]
   14598:	cmp	r0, lr
   1459c:	bls	145a8 <__assert_fail@plt+0x2a5c>
   145a0:	ldr	r0, [sp, #8]
   145a4:	str	r0, [sp, #4]
   145a8:	b	145ac <__assert_fail@plt+0x2a60>
   145ac:	ldr	r0, [fp, #-4]
   145b0:	add	r0, r0, #4
   145b4:	str	r0, [fp, #-4]
   145b8:	b	14570 <__assert_fail@plt+0x2a24>
   145bc:	ldr	r0, [sp, #4]
   145c0:	add	r0, r0, #1
   145c4:	mov	sp, fp
   145c8:	pop	{fp, pc}
   145cc:	push	{fp, lr}
   145d0:	mov	fp, sp
   145d4:	sub	sp, sp, #24
   145d8:	str	r0, [fp, #-8]
   145dc:	str	r1, [sp, #12]
   145e0:	ldr	r0, [fp, #-8]
   145e4:	ldr	r0, [r0, #36]	; 0x24
   145e8:	ldr	r1, [sp, #12]
   145ec:	add	r0, r0, r1
   145f0:	add	r0, r0, #256	; 0x100
   145f4:	str	r0, [sp, #4]
   145f8:	ldr	r0, [sp, #4]
   145fc:	ldr	r1, [fp, #-8]
   14600:	ldr	r1, [r1, #36]	; 0x24
   14604:	cmp	r0, r1
   14608:	bcs	14640 <__assert_fail@plt+0x2af4>
   1460c:	ldr	r0, [fp, #-8]
   14610:	ldr	r0, [r0, #24]
   14614:	bl	13f4c <__assert_fail@plt+0x2400>
   14618:	ldr	r0, [fp, #-8]
   1461c:	movw	lr, #0
   14620:	str	lr, [r0, #24]
   14624:	bl	119b4 <__errno_location@plt>
   14628:	movw	lr, #36	; 0x24
   1462c:	str	lr, [r0]
   14630:	movw	r0, #0
   14634:	and	r0, r0, #1
   14638:	strb	r0, [fp, #-1]
   1463c:	b	146b4 <__assert_fail@plt+0x2b68>
   14640:	ldr	r0, [sp, #4]
   14644:	ldr	r1, [fp, #-8]
   14648:	str	r0, [r1, #36]	; 0x24
   1464c:	ldr	r0, [fp, #-8]
   14650:	ldr	r0, [r0, #24]
   14654:	ldr	r1, [fp, #-8]
   14658:	ldr	r1, [r1, #36]	; 0x24
   1465c:	bl	20ea0 <lchmod@@Base+0x74a8>
   14660:	str	r0, [sp, #8]
   14664:	ldr	r0, [sp, #8]
   14668:	movw	r1, #0
   1466c:	cmp	r0, r1
   14670:	bne	1469c <__assert_fail@plt+0x2b50>
   14674:	ldr	r0, [fp, #-8]
   14678:	ldr	r0, [r0, #24]
   1467c:	bl	13f4c <__assert_fail@plt+0x2400>
   14680:	ldr	r0, [fp, #-8]
   14684:	movw	lr, #0
   14688:	str	lr, [r0, #24]
   1468c:	movw	r0, #0
   14690:	and	r0, r0, #1
   14694:	strb	r0, [fp, #-1]
   14698:	b	146b4 <__assert_fail@plt+0x2b68>
   1469c:	ldr	r0, [sp, #8]
   146a0:	ldr	r1, [fp, #-8]
   146a4:	str	r0, [r1, #24]
   146a8:	movw	r0, #1
   146ac:	and	r0, r0, #1
   146b0:	strb	r0, [fp, #-1]
   146b4:	ldrb	r0, [fp, #-1]
   146b8:	and	r0, r0, #1
   146bc:	mov	sp, fp
   146c0:	pop	{fp, pc}
   146c4:	push	{fp, lr}
   146c8:	mov	fp, sp
   146cc:	sub	sp, sp, #24
   146d0:	str	r0, [fp, #-8]
   146d4:	str	r1, [sp, #12]
   146d8:	str	r2, [sp, #8]
   146dc:	ldr	r0, [sp, #8]
   146e0:	add	r0, r0, #1
   146e4:	add	r0, r0, #175	; 0xaf
   146e8:	mvn	r1, #7
   146ec:	and	r0, r0, r1
   146f0:	str	r0, [sp]
   146f4:	ldr	r0, [sp]
   146f8:	bl	20e30 <lchmod@@Base+0x7438>
   146fc:	str	r0, [sp, #4]
   14700:	movw	r1, #0
   14704:	cmp	r0, r1
   14708:	bne	14718 <__assert_fail@plt+0x2bcc>
   1470c:	movw	r0, #0
   14710:	str	r0, [fp, #-4]
   14714:	b	147b0 <__assert_fail@plt+0x2c64>
   14718:	ldr	r0, [sp, #4]
   1471c:	add	r0, r0, #168	; 0xa8
   14720:	ldr	r1, [sp, #12]
   14724:	ldr	r2, [sp, #8]
   14728:	bl	117e0 <memcpy@plt>
   1472c:	ldr	r0, [sp, #4]
   14730:	add	r0, r0, #168	; 0xa8
   14734:	ldr	r1, [sp, #8]
   14738:	add	r0, r0, r1
   1473c:	movw	r1, #0
   14740:	strb	r1, [r0]
   14744:	ldr	r0, [sp, #8]
   14748:	ldr	r1, [sp, #4]
   1474c:	str	r0, [r1, #52]	; 0x34
   14750:	ldr	r0, [fp, #-8]
   14754:	ldr	r1, [sp, #4]
   14758:	str	r0, [r1, #44]	; 0x2c
   1475c:	ldr	r0, [fp, #-8]
   14760:	ldr	r0, [r0, #24]
   14764:	ldr	r1, [sp, #4]
   14768:	str	r0, [r1, #28]
   1476c:	ldr	r0, [sp, #4]
   14770:	movw	r1, #0
   14774:	str	r1, [r0, #32]
   14778:	ldr	r0, [sp, #4]
   1477c:	str	r1, [r0, #12]
   14780:	ldr	r0, [sp, #4]
   14784:	movw	r2, #0
   14788:	strh	r2, [r0, #58]	; 0x3a
   1478c:	ldr	r0, [sp, #4]
   14790:	movw	r2, #3
   14794:	strh	r2, [r0, #60]	; 0x3c
   14798:	ldr	r0, [sp, #4]
   1479c:	str	r1, [r0, #16]
   147a0:	ldr	r0, [sp, #4]
   147a4:	str	r1, [r0, #20]
   147a8:	ldr	r0, [sp, #4]
   147ac:	str	r0, [fp, #-4]
   147b0:	ldr	r0, [fp, #-4]
   147b4:	mov	sp, fp
   147b8:	pop	{fp, pc}
   147bc:	push	{fp, lr}
   147c0:	mov	fp, sp
   147c4:	sub	sp, sp, #8
   147c8:	str	r0, [sp, #4]
   147cc:	and	r0, r1, #1
   147d0:	strb	r0, [sp, #3]
   147d4:	ldr	r0, [sp, #4]
   147d8:	ldrh	r0, [r0, #56]	; 0x38
   147dc:	cmp	r0, #11
   147e0:	beq	147e8 <__assert_fail@plt+0x2c9c>
   147e4:	bl	11af8 <abort@plt>
   147e8:	b	147ec <__assert_fail@plt+0x2ca0>
   147ec:	ldrb	r0, [sp, #3]
   147f0:	mov	r1, #1
   147f4:	tst	r0, #1
   147f8:	movwne	r1, #2
   147fc:	ldr	r0, [sp, #4]
   14800:	mov	r2, #0
   14804:	str	r2, [r0, #116]	; 0x74
   14808:	str	r1, [r0, #112]	; 0x70
   1480c:	mov	sp, fp
   14810:	pop	{fp, pc}
   14814:	push	{fp, lr}
   14818:	mov	fp, sp
   1481c:	sub	sp, sp, #24
   14820:	str	r0, [fp, #-8]
   14824:	str	r1, [sp, #12]
   14828:	and	r0, r2, #1
   1482c:	strb	r0, [sp, #11]
   14830:	ldr	r0, [sp, #12]
   14834:	add	r0, r0, #64	; 0x40
   14838:	str	r0, [sp, #4]
   1483c:	ldr	r0, [sp, #12]
   14840:	ldr	r0, [r0, #48]	; 0x30
   14844:	cmp	r0, #0
   14848:	bne	14868 <__assert_fail@plt+0x2d1c>
   1484c:	ldr	r0, [fp, #-8]
   14850:	ldr	r0, [r0, #48]	; 0x30
   14854:	and	r0, r0, #1
   14858:	cmp	r0, #0
   1485c:	beq	14868 <__assert_fail@plt+0x2d1c>
   14860:	movw	r0, #1
   14864:	strb	r0, [sp, #11]
   14868:	ldr	r0, [fp, #-8]
   1486c:	ldr	r0, [r0, #48]	; 0x30
   14870:	and	r0, r0, #2
   14874:	cmp	r0, #0
   14878:	bne	14888 <__assert_fail@plt+0x2d3c>
   1487c:	ldrb	r0, [sp, #11]
   14880:	tst	r0, #1
   14884:	beq	148f8 <__assert_fail@plt+0x2dac>
   14888:	ldr	r0, [sp, #12]
   1488c:	ldr	r0, [r0, #24]
   14890:	ldr	r1, [sp, #4]
   14894:	bl	23ff0 <lchmod@@Base+0xa5f8>
   14898:	cmp	r0, #0
   1489c:	beq	148f4 <__assert_fail@plt+0x2da8>
   148a0:	bl	119b4 <__errno_location@plt>
   148a4:	ldr	r0, [r0]
   148a8:	cmp	r0, #2
   148ac:	bne	148e0 <__assert_fail@plt+0x2d94>
   148b0:	ldr	r0, [sp, #12]
   148b4:	ldr	r0, [r0, #24]
   148b8:	ldr	r1, [sp, #4]
   148bc:	bl	24010 <lchmod@@Base+0xa618>
   148c0:	cmp	r0, #0
   148c4:	bne	148e0 <__assert_fail@plt+0x2d94>
   148c8:	bl	119b4 <__errno_location@plt>
   148cc:	movw	lr, #0
   148d0:	str	lr, [r0]
   148d4:	movw	r0, #13
   148d8:	strh	r0, [fp, #-2]
   148dc:	b	14a20 <__assert_fail@plt+0x2ed4>
   148e0:	bl	119b4 <__errno_location@plt>
   148e4:	ldr	r0, [r0]
   148e8:	ldr	lr, [sp, #12]
   148ec:	str	r0, [lr, #32]
   148f0:	b	1492c <__assert_fail@plt+0x2de0>
   148f4:	b	14950 <__assert_fail@plt+0x2e04>
   148f8:	ldr	r0, [fp, #-8]
   148fc:	ldr	r0, [r0, #32]
   14900:	ldr	r1, [sp, #12]
   14904:	ldr	r1, [r1, #24]
   14908:	ldr	r2, [sp, #4]
   1490c:	movw	r3, #256	; 0x100
   14910:	bl	24020 <lchmod@@Base+0xa628>
   14914:	cmp	r0, #0
   14918:	beq	1494c <__assert_fail@plt+0x2e00>
   1491c:	bl	119b4 <__errno_location@plt>
   14920:	ldr	r0, [r0]
   14924:	ldr	lr, [sp, #12]
   14928:	str	r0, [lr, #32]
   1492c:	ldr	r0, [sp, #4]
   14930:	movw	r1, #0
   14934:	and	r1, r1, #255	; 0xff
   14938:	movw	r2, #104	; 0x68
   1493c:	bl	119cc <memset@plt>
   14940:	movw	r0, #10
   14944:	strh	r0, [fp, #-2]
   14948:	b	14a20 <__assert_fail@plt+0x2ed4>
   1494c:	b	14950 <__assert_fail@plt+0x2e04>
   14950:	ldr	r0, [sp, #4]
   14954:	ldr	r0, [r0, #16]
   14958:	and	r0, r0, #61440	; 0xf000
   1495c:	cmp	r0, #16384	; 0x4000
   14960:	bne	149d8 <__assert_fail@plt+0x2e8c>
   14964:	ldr	r0, [sp, #12]
   14968:	ldrb	r0, [r0, #168]	; 0xa8
   1496c:	cmp	r0, #46	; 0x2e
   14970:	bne	149cc <__assert_fail@plt+0x2e80>
   14974:	ldr	r0, [sp, #12]
   14978:	ldrsb	r0, [r0, #169]	; 0xa9
   1497c:	cmp	r0, #0
   14980:	beq	149a4 <__assert_fail@plt+0x2e58>
   14984:	ldr	r0, [sp, #12]
   14988:	ldrb	r0, [r0, #169]	; 0xa9
   1498c:	cmp	r0, #46	; 0x2e
   14990:	bne	149cc <__assert_fail@plt+0x2e80>
   14994:	ldr	r0, [sp, #12]
   14998:	ldrsb	r0, [r0, #170]	; 0xaa
   1499c:	cmp	r0, #0
   149a0:	bne	149cc <__assert_fail@plt+0x2e80>
   149a4:	ldr	r0, [sp, #12]
   149a8:	ldr	r0, [r0, #48]	; 0x30
   149ac:	cmp	r0, #0
   149b0:	movw	r0, #0
   149b4:	moveq	r0, #1
   149b8:	tst	r0, #1
   149bc:	movw	r0, #1
   149c0:	moveq	r0, #5
   149c4:	strh	r0, [fp, #-2]
   149c8:	b	14a20 <__assert_fail@plt+0x2ed4>
   149cc:	movw	r0, #1
   149d0:	strh	r0, [fp, #-2]
   149d4:	b	14a20 <__assert_fail@plt+0x2ed4>
   149d8:	ldr	r0, [sp, #4]
   149dc:	ldr	r0, [r0, #16]
   149e0:	and	r0, r0, #61440	; 0xf000
   149e4:	cmp	r0, #40960	; 0xa000
   149e8:	bne	149f8 <__assert_fail@plt+0x2eac>
   149ec:	movw	r0, #12
   149f0:	strh	r0, [fp, #-2]
   149f4:	b	14a20 <__assert_fail@plt+0x2ed4>
   149f8:	ldr	r0, [sp, #4]
   149fc:	ldr	r0, [r0, #16]
   14a00:	and	r0, r0, #61440	; 0xf000
   14a04:	cmp	r0, #32768	; 0x8000
   14a08:	bne	14a18 <__assert_fail@plt+0x2ecc>
   14a0c:	movw	r0, #8
   14a10:	strh	r0, [fp, #-2]
   14a14:	b	14a20 <__assert_fail@plt+0x2ed4>
   14a18:	movw	r0, #3
   14a1c:	strh	r0, [fp, #-2]
   14a20:	ldrh	r0, [fp, #-2]
   14a24:	mov	sp, fp
   14a28:	pop	{fp, pc}
   14a2c:	push	{fp, lr}
   14a30:	mov	fp, sp
   14a34:	sub	sp, sp, #48	; 0x30
   14a38:	add	r3, sp, #20
   14a3c:	str	r0, [fp, #-8]
   14a40:	str	r1, [fp, #-12]
   14a44:	str	r2, [fp, #-16]
   14a48:	mov	r0, r3
   14a4c:	cmp	r3, r0
   14a50:	bne	14a64 <__assert_fail@plt+0x2f18>
   14a54:	ldr	r0, [fp, #-8]
   14a58:	ldr	r0, [r0, #44]	; 0x2c
   14a5c:	str	r0, [sp, #8]
   14a60:	b	14a74 <__assert_fail@plt+0x2f28>
   14a64:	movw	r0, #31200	; 0x79e0
   14a68:	movt	r0, #1
   14a6c:	str	r0, [sp, #8]
   14a70:	b	14a74 <__assert_fail@plt+0x2f28>
   14a74:	ldr	r0, [sp, #8]
   14a78:	str	r0, [sp, #16]
   14a7c:	ldr	r0, [fp, #-16]
   14a80:	ldr	r1, [fp, #-8]
   14a84:	ldr	r1, [r1, #40]	; 0x28
   14a88:	cmp	r0, r1
   14a8c:	bls	14b1c <__assert_fail@plt+0x2fd0>
   14a90:	ldr	r0, [pc, #344]	; 14bf0 <__assert_fail@plt+0x30a4>
   14a94:	ldr	r1, [fp, #-16]
   14a98:	add	r1, r1, #40	; 0x28
   14a9c:	ldr	r2, [fp, #-8]
   14aa0:	str	r1, [r2, #40]	; 0x28
   14aa4:	ldr	r1, [fp, #-8]
   14aa8:	ldr	r1, [r1, #40]	; 0x28
   14aac:	cmp	r0, r1
   14ab0:	bcc	14ae4 <__assert_fail@plt+0x2f98>
   14ab4:	ldr	r0, [fp, #-8]
   14ab8:	ldr	r1, [r0, #8]
   14abc:	ldr	r0, [r0, #40]	; 0x28
   14ac0:	lsl	r0, r0, #2
   14ac4:	str	r0, [sp, #4]
   14ac8:	mov	r0, r1
   14acc:	ldr	r1, [sp, #4]
   14ad0:	bl	20ea0 <lchmod@@Base+0x74a8>
   14ad4:	str	r0, [sp, #12]
   14ad8:	movw	r1, #0
   14adc:	cmp	r0, r1
   14ae0:	bne	14b10 <__assert_fail@plt+0x2fc4>
   14ae4:	ldr	r0, [fp, #-8]
   14ae8:	ldr	r0, [r0, #8]
   14aec:	bl	13f4c <__assert_fail@plt+0x2400>
   14af0:	ldr	r0, [fp, #-8]
   14af4:	movw	lr, #0
   14af8:	str	lr, [r0, #8]
   14afc:	ldr	r0, [fp, #-8]
   14b00:	str	lr, [r0, #40]	; 0x28
   14b04:	ldr	r0, [fp, #-12]
   14b08:	str	r0, [fp, #-4]
   14b0c:	b	14be4 <__assert_fail@plt+0x3098>
   14b10:	ldr	r0, [sp, #12]
   14b14:	ldr	r1, [fp, #-8]
   14b18:	str	r0, [r1, #8]
   14b1c:	ldr	r0, [fp, #-8]
   14b20:	ldr	r0, [r0, #8]
   14b24:	str	r0, [fp, #-20]	; 0xffffffec
   14b28:	ldr	r0, [fp, #-12]
   14b2c:	str	r0, [sp, #24]
   14b30:	ldr	r0, [sp, #24]
   14b34:	movw	r1, #0
   14b38:	cmp	r0, r1
   14b3c:	beq	14b64 <__assert_fail@plt+0x3018>
   14b40:	ldr	r0, [sp, #24]
   14b44:	ldr	r1, [fp, #-20]	; 0xffffffec
   14b48:	add	r2, r1, #4
   14b4c:	str	r2, [fp, #-20]	; 0xffffffec
   14b50:	str	r0, [r1]
   14b54:	ldr	r0, [sp, #24]
   14b58:	ldr	r0, [r0, #8]
   14b5c:	str	r0, [sp, #24]
   14b60:	b	14b30 <__assert_fail@plt+0x2fe4>
   14b64:	ldr	r0, [fp, #-8]
   14b68:	ldr	r0, [r0, #8]
   14b6c:	ldr	r1, [fp, #-16]
   14b70:	ldr	r3, [sp, #16]
   14b74:	movw	r2, #4
   14b78:	bl	11a80 <qsort@plt>
   14b7c:	ldr	r0, [fp, #-8]
   14b80:	ldr	r0, [r0, #8]
   14b84:	str	r0, [fp, #-20]	; 0xffffffec
   14b88:	ldr	r0, [r0]
   14b8c:	str	r0, [fp, #-12]
   14b90:	ldr	r0, [fp, #-16]
   14b94:	mvn	r1, #0
   14b98:	add	r0, r0, r1
   14b9c:	str	r0, [fp, #-16]
   14ba0:	cmp	r0, #0
   14ba4:	beq	14bcc <__assert_fail@plt+0x3080>
   14ba8:	ldr	r0, [fp, #-20]	; 0xffffffec
   14bac:	ldr	r0, [r0, #4]
   14bb0:	ldr	r1, [fp, #-20]	; 0xffffffec
   14bb4:	ldr	r1, [r1]
   14bb8:	str	r0, [r1, #8]
   14bbc:	ldr	r0, [fp, #-20]	; 0xffffffec
   14bc0:	add	r0, r0, #4
   14bc4:	str	r0, [fp, #-20]	; 0xffffffec
   14bc8:	b	14b90 <__assert_fail@plt+0x3044>
   14bcc:	ldr	r0, [fp, #-20]	; 0xffffffec
   14bd0:	ldr	r0, [r0]
   14bd4:	movw	r1, #0
   14bd8:	str	r1, [r0, #8]
   14bdc:	ldr	r0, [fp, #-12]
   14be0:	str	r0, [fp, #-4]
   14be4:	ldr	r0, [fp, #-4]
   14be8:	mov	sp, fp
   14bec:	pop	{fp, pc}
   14bf0:	svccc	0x00ffffff
   14bf4:	push	{fp, lr}
   14bf8:	mov	fp, sp
   14bfc:	sub	sp, sp, #16
   14c00:	str	r0, [sp, #8]
   14c04:	ldr	r0, [sp, #8]
   14c08:	ldr	r0, [r0, #48]	; 0x30
   14c0c:	movw	r1, #258	; 0x102
   14c10:	and	r0, r0, r1
   14c14:	cmp	r0, #0
   14c18:	beq	14c74 <__assert_fail@plt+0x3128>
   14c1c:	movw	r0, #31
   14c20:	movw	r1, #0
   14c24:	movw	r2, #29360	; 0x72b0
   14c28:	movt	r2, #1
   14c2c:	movw	r3, #29444	; 0x7304
   14c30:	movt	r3, #1
   14c34:	movw	ip, #16204	; 0x3f4c
   14c38:	movt	ip, #1
   14c3c:	str	ip, [sp]
   14c40:	bl	18244 <__assert_fail@plt+0x66f8>
   14c44:	ldr	r1, [sp, #8]
   14c48:	str	r0, [r1, #56]	; 0x38
   14c4c:	ldr	r0, [sp, #8]
   14c50:	ldr	r0, [r0, #56]	; 0x38
   14c54:	movw	r1, #0
   14c58:	cmp	r0, r1
   14c5c:	bne	14c70 <__assert_fail@plt+0x3124>
   14c60:	movw	r0, #0
   14c64:	and	r0, r0, #1
   14c68:	strb	r0, [fp, #-1]
   14c6c:	b	14cc0 <__assert_fail@plt+0x3174>
   14c70:	b	14cb4 <__assert_fail@plt+0x3168>
   14c74:	movw	r0, #32
   14c78:	bl	20e30 <lchmod@@Base+0x7438>
   14c7c:	ldr	lr, [sp, #8]
   14c80:	str	r0, [lr, #56]	; 0x38
   14c84:	ldr	r0, [sp, #8]
   14c88:	ldr	r0, [r0, #56]	; 0x38
   14c8c:	movw	lr, #0
   14c90:	cmp	r0, lr
   14c94:	bne	14ca8 <__assert_fail@plt+0x315c>
   14c98:	movw	r0, #0
   14c9c:	and	r0, r0, #1
   14ca0:	strb	r0, [fp, #-1]
   14ca4:	b	14cc0 <__assert_fail@plt+0x3174>
   14ca8:	ldr	r0, [sp, #8]
   14cac:	ldr	r0, [r0, #56]	; 0x38
   14cb0:	bl	214e8 <lchmod@@Base+0x7af0>
   14cb4:	movw	r0, #1
   14cb8:	and	r0, r0, #1
   14cbc:	strb	r0, [fp, #-1]
   14cc0:	ldrb	r0, [fp, #-1]
   14cc4:	and	r0, r0, #1
   14cc8:	mov	sp, fp
   14ccc:	pop	{fp, pc}
   14cd0:	push	{fp, lr}
   14cd4:	mov	fp, sp
   14cd8:	sub	sp, sp, #24
   14cdc:	ldr	r2, [pc, #132]	; 14d68 <__assert_fail@plt+0x321c>
   14ce0:	str	r0, [fp, #-4]
   14ce4:	str	r1, [fp, #-8]
   14ce8:	ldr	r0, [fp, #-4]
   14cec:	ldr	r0, [r0, #48]	; 0x30
   14cf0:	and	r0, r0, #16
   14cf4:	cmp	r0, #0
   14cf8:	movw	r0, #0
   14cfc:	movne	r0, #1
   14d00:	tst	r0, #1
   14d04:	movw	r0, #32768	; 0x8000
   14d08:	moveq	r0, #0
   14d0c:	orr	r0, r0, r2
   14d10:	str	r0, [sp, #12]
   14d14:	ldr	r0, [fp, #-4]
   14d18:	ldr	r0, [r0, #48]	; 0x30
   14d1c:	and	r0, r0, #512	; 0x200
   14d20:	cmp	r0, #0
   14d24:	beq	14d44 <__assert_fail@plt+0x31f8>
   14d28:	ldr	r0, [fp, #-4]
   14d2c:	ldr	r0, [r0, #32]
   14d30:	ldr	r1, [fp, #-8]
   14d34:	ldr	r2, [sp, #12]
   14d38:	bl	1a738 <lchmod@@Base+0xd40>
   14d3c:	str	r0, [sp, #4]
   14d40:	b	14d54 <__assert_fail@plt+0x3208>
   14d44:	ldr	r0, [fp, #-8]
   14d48:	ldr	r1, [sp, #12]
   14d4c:	bl	21ba4 <lchmod@@Base+0x81ac>
   14d50:	str	r0, [sp, #4]
   14d54:	ldr	r0, [sp, #4]
   14d58:	str	r0, [sp, #8]
   14d5c:	ldr	r0, [sp, #8]
   14d60:	mov	sp, fp
   14d64:	pop	{fp, pc}
   14d68:	andeq	r4, r8, r0, lsl #18
   14d6c:	push	{fp, lr}
   14d70:	mov	fp, sp
   14d74:	sub	sp, sp, #16
   14d78:	str	r0, [fp, #-4]
   14d7c:	ldr	r0, [fp, #-4]
   14d80:	str	r0, [sp, #8]
   14d84:	movw	r1, #0
   14d88:	cmp	r0, r1
   14d8c:	beq	14dcc <__assert_fail@plt+0x3280>
   14d90:	ldr	r0, [fp, #-4]
   14d94:	ldr	r0, [r0, #8]
   14d98:	str	r0, [fp, #-4]
   14d9c:	ldr	r0, [sp, #8]
   14da0:	ldr	r0, [r0, #12]
   14da4:	movw	r1, #0
   14da8:	cmp	r0, r1
   14dac:	beq	14dc0 <__assert_fail@plt+0x3274>
   14db0:	ldr	r0, [sp, #8]
   14db4:	ldr	r0, [r0, #12]
   14db8:	bl	11b34 <closedir@plt>
   14dbc:	str	r0, [sp, #4]
   14dc0:	ldr	r0, [sp, #8]
   14dc4:	bl	13f4c <__assert_fail@plt+0x2400>
   14dc8:	b	14d7c <__assert_fail@plt+0x3230>
   14dcc:	mov	sp, fp
   14dd0:	pop	{fp, pc}
   14dd4:	push	{fp, lr}
   14dd8:	mov	fp, sp
   14ddc:	sub	sp, sp, #32
   14de0:	str	r0, [fp, #-8]
   14de4:	movw	r0, #0
   14de8:	str	r0, [sp, #12]
   14dec:	ldr	r1, [fp, #-8]
   14df0:	ldr	r1, [r1]
   14df4:	cmp	r1, r0
   14df8:	beq	14e6c <__assert_fail@plt+0x3320>
   14dfc:	ldr	r0, [fp, #-8]
   14e00:	ldr	r0, [r0]
   14e04:	str	r0, [sp, #16]
   14e08:	ldr	r0, [sp, #16]
   14e0c:	ldr	r0, [r0, #48]	; 0x30
   14e10:	cmp	r0, #0
   14e14:	blt	14e64 <__assert_fail@plt+0x3318>
   14e18:	ldr	r0, [sp, #16]
   14e1c:	str	r0, [fp, #-12]
   14e20:	ldr	r0, [sp, #16]
   14e24:	ldr	r0, [r0, #8]
   14e28:	movw	r1, #0
   14e2c:	cmp	r0, r1
   14e30:	beq	14e44 <__assert_fail@plt+0x32f8>
   14e34:	ldr	r0, [sp, #16]
   14e38:	ldr	r0, [r0, #8]
   14e3c:	str	r0, [sp, #8]
   14e40:	b	14e50 <__assert_fail@plt+0x3304>
   14e44:	ldr	r0, [sp, #16]
   14e48:	ldr	r0, [r0, #4]
   14e4c:	str	r0, [sp, #8]
   14e50:	ldr	r0, [sp, #8]
   14e54:	str	r0, [sp, #16]
   14e58:	ldr	r0, [fp, #-12]
   14e5c:	bl	13f4c <__assert_fail@plt+0x2400>
   14e60:	b	14e08 <__assert_fail@plt+0x32bc>
   14e64:	ldr	r0, [sp, #16]
   14e68:	bl	13f4c <__assert_fail@plt+0x2400>
   14e6c:	ldr	r0, [fp, #-8]
   14e70:	ldr	r0, [r0, #4]
   14e74:	movw	r1, #0
   14e78:	cmp	r0, r1
   14e7c:	beq	14e8c <__assert_fail@plt+0x3340>
   14e80:	ldr	r0, [fp, #-8]
   14e84:	ldr	r0, [r0, #4]
   14e88:	bl	14d6c <__assert_fail@plt+0x3220>
   14e8c:	ldr	r0, [fp, #-8]
   14e90:	ldr	r0, [r0, #8]
   14e94:	bl	13f4c <__assert_fail@plt+0x2400>
   14e98:	ldr	r0, [fp, #-8]
   14e9c:	ldr	r0, [r0, #24]
   14ea0:	bl	13f4c <__assert_fail@plt+0x2400>
   14ea4:	ldr	r0, [fp, #-8]
   14ea8:	ldr	r0, [r0, #48]	; 0x30
   14eac:	and	r0, r0, #512	; 0x200
   14eb0:	cmp	r0, #0
   14eb4:	beq	14ef4 <__assert_fail@plt+0x33a8>
   14eb8:	ldr	r0, [fp, #-8]
   14ebc:	ldr	r0, [r0, #32]
   14ec0:	movw	r1, #0
   14ec4:	cmp	r1, r0
   14ec8:	bgt	14ef0 <__assert_fail@plt+0x33a4>
   14ecc:	ldr	r0, [fp, #-8]
   14ed0:	ldr	r0, [r0, #32]
   14ed4:	bl	11b04 <close@plt>
   14ed8:	cmp	r0, #0
   14edc:	beq	14eec <__assert_fail@plt+0x33a0>
   14ee0:	bl	119b4 <__errno_location@plt>
   14ee4:	ldr	r0, [r0]
   14ee8:	str	r0, [sp, #12]
   14eec:	b	14ef0 <__assert_fail@plt+0x33a4>
   14ef0:	b	14f60 <__assert_fail@plt+0x3414>
   14ef4:	ldr	r0, [fp, #-8]
   14ef8:	ldr	r0, [r0, #48]	; 0x30
   14efc:	and	r0, r0, #4
   14f00:	cmp	r0, #0
   14f04:	bne	14f5c <__assert_fail@plt+0x3410>
   14f08:	ldr	r0, [fp, #-8]
   14f0c:	ldr	r0, [r0, #28]
   14f10:	bl	11a74 <fchdir@plt>
   14f14:	cmp	r0, #0
   14f18:	beq	14f28 <__assert_fail@plt+0x33dc>
   14f1c:	bl	119b4 <__errno_location@plt>
   14f20:	ldr	r0, [r0]
   14f24:	str	r0, [sp, #12]
   14f28:	ldr	r0, [fp, #-8]
   14f2c:	ldr	r0, [r0, #28]
   14f30:	bl	11b04 <close@plt>
   14f34:	cmp	r0, #0
   14f38:	beq	14f58 <__assert_fail@plt+0x340c>
   14f3c:	ldr	r0, [sp, #12]
   14f40:	cmp	r0, #0
   14f44:	bne	14f54 <__assert_fail@plt+0x3408>
   14f48:	bl	119b4 <__errno_location@plt>
   14f4c:	ldr	r0, [r0]
   14f50:	str	r0, [sp, #12]
   14f54:	b	14f58 <__assert_fail@plt+0x340c>
   14f58:	b	14f5c <__assert_fail@plt+0x3410>
   14f5c:	b	14f60 <__assert_fail@plt+0x3414>
   14f60:	ldr	r0, [fp, #-8]
   14f64:	add	r0, r0, #60	; 0x3c
   14f68:	bl	14fdc <__assert_fail@plt+0x3490>
   14f6c:	ldr	r0, [fp, #-8]
   14f70:	ldr	r0, [r0, #52]	; 0x34
   14f74:	movw	lr, #0
   14f78:	cmp	r0, lr
   14f7c:	beq	14f8c <__assert_fail@plt+0x3440>
   14f80:	ldr	r0, [fp, #-8]
   14f84:	ldr	r0, [r0, #52]	; 0x34
   14f88:	bl	18798 <__assert_fail@plt+0x6c4c>
   14f8c:	ldr	r0, [fp, #-8]
   14f90:	bl	15038 <__assert_fail@plt+0x34ec>
   14f94:	ldr	r0, [fp, #-8]
   14f98:	bl	13f4c <__assert_fail@plt+0x2400>
   14f9c:	ldr	r0, [sp, #12]
   14fa0:	cmp	r0, #0
   14fa4:	beq	14fc8 <__assert_fail@plt+0x347c>
   14fa8:	ldr	r0, [sp, #12]
   14fac:	str	r0, [sp, #4]
   14fb0:	bl	119b4 <__errno_location@plt>
   14fb4:	ldr	lr, [sp, #4]
   14fb8:	str	lr, [r0]
   14fbc:	mvn	r0, #0
   14fc0:	str	r0, [fp, #-4]
   14fc4:	b	14fd0 <__assert_fail@plt+0x3484>
   14fc8:	movw	r0, #0
   14fcc:	str	r0, [fp, #-4]
   14fd0:	ldr	r0, [fp, #-4]
   14fd4:	mov	sp, fp
   14fd8:	pop	{fp, pc}
   14fdc:	push	{fp, lr}
   14fe0:	mov	fp, sp
   14fe4:	sub	sp, sp, #16
   14fe8:	str	r0, [fp, #-4]
   14fec:	ldr	r0, [fp, #-4]
   14ff0:	bl	19890 <__assert_fail@plt+0x7d44>
   14ff4:	mvn	lr, #0
   14ff8:	eor	r0, r0, lr
   14ffc:	tst	r0, #1
   15000:	beq	15030 <__assert_fail@plt+0x34e4>
   15004:	ldr	r0, [fp, #-4]
   15008:	bl	19960 <__assert_fail@plt+0x7e14>
   1500c:	str	r0, [sp, #8]
   15010:	ldr	r0, [sp, #8]
   15014:	movw	lr, #0
   15018:	cmp	lr, r0
   1501c:	bgt	1502c <__assert_fail@plt+0x34e0>
   15020:	ldr	r0, [sp, #8]
   15024:	bl	11b04 <close@plt>
   15028:	str	r0, [sp, #4]
   1502c:	b	14fec <__assert_fail@plt+0x34a0>
   15030:	mov	sp, fp
   15034:	pop	{fp, pc}
   15038:	push	{fp, lr}
   1503c:	mov	fp, sp
   15040:	sub	sp, sp, #8
   15044:	str	r0, [sp, #4]
   15048:	ldr	r0, [sp, #4]
   1504c:	ldr	r0, [r0, #48]	; 0x30
   15050:	movw	r1, #258	; 0x102
   15054:	and	r0, r0, r1
   15058:	cmp	r0, #0
   1505c:	beq	15084 <__assert_fail@plt+0x3538>
   15060:	ldr	r0, [sp, #4]
   15064:	ldr	r0, [r0, #56]	; 0x38
   15068:	movw	r1, #0
   1506c:	cmp	r0, r1
   15070:	beq	15080 <__assert_fail@plt+0x3534>
   15074:	ldr	r0, [sp, #4]
   15078:	ldr	r0, [r0, #56]	; 0x38
   1507c:	bl	18798 <__assert_fail@plt+0x6c4c>
   15080:	b	15090 <__assert_fail@plt+0x3544>
   15084:	ldr	r0, [sp, #4]
   15088:	ldr	r0, [r0, #56]	; 0x38
   1508c:	bl	13f4c <__assert_fail@plt+0x2400>
   15090:	mov	sp, fp
   15094:	pop	{fp, pc}
   15098:	push	{fp, lr}
   1509c:	mov	fp, sp
   150a0:	sub	sp, sp, #48	; 0x30
   150a4:	str	r0, [fp, #-8]
   150a8:	ldr	r0, [fp, #-8]
   150ac:	ldr	r0, [r0]
   150b0:	movw	r1, #0
   150b4:	cmp	r0, r1
   150b8:	beq	150d0 <__assert_fail@plt+0x3584>
   150bc:	ldr	r0, [fp, #-8]
   150c0:	ldr	r0, [r0, #48]	; 0x30
   150c4:	and	r0, r0, #8192	; 0x2000
   150c8:	cmp	r0, #0
   150cc:	beq	150dc <__assert_fail@plt+0x3590>
   150d0:	movw	r0, #0
   150d4:	str	r0, [fp, #-4]
   150d8:	b	15a78 <__assert_fail@plt+0x3f2c>
   150dc:	ldr	r0, [fp, #-8]
   150e0:	ldr	r0, [r0]
   150e4:	str	r0, [fp, #-12]
   150e8:	ldr	r0, [fp, #-12]
   150ec:	ldrh	r0, [r0, #60]	; 0x3c
   150f0:	strh	r0, [fp, #-18]	; 0xffffffee
   150f4:	ldr	r0, [fp, #-12]
   150f8:	movw	r1, #3
   150fc:	strh	r1, [r0, #60]	; 0x3c
   15100:	ldrh	r0, [fp, #-18]	; 0xffffffee
   15104:	cmp	r0, #1
   15108:	bne	15134 <__assert_fail@plt+0x35e8>
   1510c:	ldr	r0, [fp, #-8]
   15110:	ldr	r1, [fp, #-12]
   15114:	movw	r2, #0
   15118:	and	r2, r2, #1
   1511c:	bl	14814 <__assert_fail@plt+0x2cc8>
   15120:	ldr	r1, [fp, #-12]
   15124:	strh	r0, [r1, #56]	; 0x38
   15128:	ldr	r0, [fp, #-12]
   1512c:	str	r0, [fp, #-4]
   15130:	b	15a78 <__assert_fail@plt+0x3f2c>
   15134:	ldrh	r0, [fp, #-18]	; 0xffffffee
   15138:	cmp	r0, #2
   1513c:	bne	151f8 <__assert_fail@plt+0x36ac>
   15140:	ldr	r0, [fp, #-12]
   15144:	ldrh	r0, [r0, #56]	; 0x38
   15148:	cmp	r0, #12
   1514c:	beq	15160 <__assert_fail@plt+0x3614>
   15150:	ldr	r0, [fp, #-12]
   15154:	ldrh	r0, [r0, #56]	; 0x38
   15158:	cmp	r0, #13
   1515c:	bne	151f8 <__assert_fail@plt+0x36ac>
   15160:	ldr	r0, [fp, #-8]
   15164:	ldr	r1, [fp, #-12]
   15168:	movw	r2, #1
   1516c:	and	r2, r2, #1
   15170:	bl	14814 <__assert_fail@plt+0x2cc8>
   15174:	ldr	r1, [fp, #-12]
   15178:	strh	r0, [r1, #56]	; 0x38
   1517c:	ldr	r0, [fp, #-12]
   15180:	ldrh	r0, [r0, #56]	; 0x38
   15184:	cmp	r0, #1
   15188:	bne	151f4 <__assert_fail@plt+0x36a8>
   1518c:	ldr	r0, [fp, #-8]
   15190:	ldr	r0, [r0, #48]	; 0x30
   15194:	and	r0, r0, #4
   15198:	cmp	r0, #0
   1519c:	bne	151f4 <__assert_fail@plt+0x36a8>
   151a0:	ldr	r0, [fp, #-8]
   151a4:	movw	r1, #17881	; 0x45d9
   151a8:	movt	r1, #2
   151ac:	bl	14cd0 <__assert_fail@plt+0x3184>
   151b0:	ldr	r1, [fp, #-12]
   151b4:	str	r0, [r1, #36]	; 0x24
   151b8:	cmp	r0, #0
   151bc:	bge	151e0 <__assert_fail@plt+0x3694>
   151c0:	bl	119b4 <__errno_location@plt>
   151c4:	ldr	r0, [r0]
   151c8:	ldr	lr, [fp, #-12]
   151cc:	str	r0, [lr, #32]
   151d0:	ldr	r0, [fp, #-12]
   151d4:	movw	lr, #7
   151d8:	strh	lr, [r0, #56]	; 0x38
   151dc:	b	151f0 <__assert_fail@plt+0x36a4>
   151e0:	ldr	r0, [fp, #-12]
   151e4:	ldrh	r1, [r0, #58]	; 0x3a
   151e8:	orr	r1, r1, #2
   151ec:	strh	r1, [r0, #58]	; 0x3a
   151f0:	b	151f4 <__assert_fail@plt+0x36a8>
   151f4:	b	15710 <__assert_fail@plt+0x3bc4>
   151f8:	ldr	r0, [fp, #-12]
   151fc:	ldrh	r0, [r0, #56]	; 0x38
   15200:	cmp	r0, #1
   15204:	bne	15464 <__assert_fail@plt+0x3918>
   15208:	ldrh	r0, [fp, #-18]	; 0xffffffee
   1520c:	cmp	r0, #4
   15210:	beq	15258 <__assert_fail@plt+0x370c>
   15214:	ldr	r0, [fp, #-8]
   15218:	ldr	r0, [r0, #48]	; 0x30
   1521c:	and	r0, r0, #64	; 0x40
   15220:	cmp	r0, #0
   15224:	beq	152cc <__assert_fail@plt+0x3780>
   15228:	ldr	r0, [fp, #-12]
   1522c:	ldr	r1, [r0, #64]	; 0x40
   15230:	ldr	r0, [r0, #68]	; 0x44
   15234:	ldr	r2, [fp, #-8]
   15238:	ldr	r3, [r2, #16]
   1523c:	ldr	r2, [r2, #20]
   15240:	eor	r0, r0, r2
   15244:	eor	r1, r1, r3
   15248:	orr	r0, r1, r0
   1524c:	cmp	r0, #0
   15250:	beq	152cc <__assert_fail@plt+0x3780>
   15254:	b	15258 <__assert_fail@plt+0x370c>
   15258:	ldr	r0, [fp, #-12]
   1525c:	ldrh	r0, [r0, #58]	; 0x3a
   15260:	and	r0, r0, #2
   15264:	cmp	r0, #0
   15268:	beq	1527c <__assert_fail@plt+0x3730>
   1526c:	ldr	r0, [fp, #-12]
   15270:	ldr	r0, [r0, #36]	; 0x24
   15274:	bl	11b04 <close@plt>
   15278:	str	r0, [sp, #20]
   1527c:	ldr	r0, [fp, #-8]
   15280:	ldr	r0, [r0, #4]
   15284:	movw	r1, #0
   15288:	cmp	r0, r1
   1528c:	beq	152a8 <__assert_fail@plt+0x375c>
   15290:	ldr	r0, [fp, #-8]
   15294:	ldr	r0, [r0, #4]
   15298:	bl	14d6c <__assert_fail@plt+0x3220>
   1529c:	ldr	r0, [fp, #-8]
   152a0:	movw	lr, #0
   152a4:	str	lr, [r0, #4]
   152a8:	ldr	r0, [fp, #-12]
   152ac:	movw	r1, #6
   152b0:	strh	r1, [r0, #56]	; 0x38
   152b4:	ldr	r0, [fp, #-8]
   152b8:	ldr	r1, [fp, #-12]
   152bc:	bl	15a84 <__assert_fail@plt+0x3f38>
   152c0:	ldr	r0, [fp, #-12]
   152c4:	str	r0, [fp, #-4]
   152c8:	b	15a78 <__assert_fail@plt+0x3f2c>
   152cc:	ldr	r0, [fp, #-8]
   152d0:	ldr	r0, [r0, #4]
   152d4:	movw	r1, #0
   152d8:	cmp	r0, r1
   152dc:	beq	15320 <__assert_fail@plt+0x37d4>
   152e0:	ldr	r0, [fp, #-8]
   152e4:	ldr	r0, [r0, #48]	; 0x30
   152e8:	and	r0, r0, #4096	; 0x1000
   152ec:	cmp	r0, #0
   152f0:	beq	15320 <__assert_fail@plt+0x37d4>
   152f4:	ldr	r0, [fp, #-8]
   152f8:	ldr	r1, [r0, #48]	; 0x30
   152fc:	mvn	r2, #4096	; 0x1000
   15300:	and	r1, r1, r2
   15304:	str	r1, [r0, #48]	; 0x30
   15308:	ldr	r0, [fp, #-8]
   1530c:	ldr	r0, [r0, #4]
   15310:	bl	14d6c <__assert_fail@plt+0x3220>
   15314:	ldr	r0, [fp, #-8]
   15318:	movw	r1, #0
   1531c:	str	r1, [r0, #4]
   15320:	ldr	r0, [fp, #-8]
   15324:	ldr	r0, [r0, #4]
   15328:	movw	r1, #0
   1532c:	cmp	r0, r1
   15330:	beq	153bc <__assert_fail@plt+0x3870>
   15334:	ldr	r0, [fp, #-8]
   15338:	ldr	r1, [fp, #-12]
   1533c:	ldr	r2, [fp, #-12]
   15340:	ldr	r3, [r2, #24]
   15344:	mvn	r2, #0
   15348:	bl	15c24 <__assert_fail@plt+0x40d8>
   1534c:	cmp	r0, #0
   15350:	beq	153b8 <__assert_fail@plt+0x386c>
   15354:	bl	119b4 <__errno_location@plt>
   15358:	ldr	r0, [r0]
   1535c:	ldr	lr, [fp, #-12]
   15360:	str	r0, [lr, #32]
   15364:	ldr	r0, [fp, #-12]
   15368:	ldrh	lr, [r0, #58]	; 0x3a
   1536c:	orr	lr, lr, #1
   15370:	strh	lr, [r0, #58]	; 0x3a
   15374:	ldr	r0, [fp, #-8]
   15378:	ldr	r0, [r0, #4]
   1537c:	str	r0, [fp, #-12]
   15380:	ldr	r0, [fp, #-12]
   15384:	movw	r1, #0
   15388:	cmp	r0, r1
   1538c:	beq	153b4 <__assert_fail@plt+0x3868>
   15390:	ldr	r0, [fp, #-12]
   15394:	ldr	r0, [r0, #4]
   15398:	ldr	r0, [r0, #24]
   1539c:	ldr	r1, [fp, #-12]
   153a0:	str	r0, [r1, #24]
   153a4:	ldr	r0, [fp, #-12]
   153a8:	ldr	r0, [r0, #8]
   153ac:	str	r0, [fp, #-12]
   153b0:	b	15380 <__assert_fail@plt+0x3834>
   153b4:	b	153b8 <__assert_fail@plt+0x386c>
   153b8:	b	15448 <__assert_fail@plt+0x38fc>
   153bc:	ldr	r0, [fp, #-8]
   153c0:	movw	r1, #3
   153c4:	bl	15ee8 <__assert_fail@plt+0x439c>
   153c8:	ldr	r1, [fp, #-8]
   153cc:	str	r0, [r1, #4]
   153d0:	movw	r1, #0
   153d4:	cmp	r0, r1
   153d8:	bne	15444 <__assert_fail@plt+0x38f8>
   153dc:	ldr	r0, [fp, #-8]
   153e0:	ldr	r0, [r0, #48]	; 0x30
   153e4:	and	r0, r0, #8192	; 0x2000
   153e8:	cmp	r0, #0
   153ec:	beq	153fc <__assert_fail@plt+0x38b0>
   153f0:	movw	r0, #0
   153f4:	str	r0, [fp, #-4]
   153f8:	b	15a78 <__assert_fail@plt+0x3f2c>
   153fc:	ldr	r0, [fp, #-12]
   15400:	ldr	r0, [r0, #32]
   15404:	cmp	r0, #0
   15408:	beq	15428 <__assert_fail@plt+0x38dc>
   1540c:	ldr	r0, [fp, #-12]
   15410:	ldrh	r0, [r0, #56]	; 0x38
   15414:	cmp	r0, #4
   15418:	beq	15428 <__assert_fail@plt+0x38dc>
   1541c:	ldr	r0, [fp, #-12]
   15420:	movw	r1, #7
   15424:	strh	r1, [r0, #56]	; 0x38
   15428:	b	1542c <__assert_fail@plt+0x38e0>
   1542c:	ldr	r0, [fp, #-8]
   15430:	ldr	r1, [fp, #-12]
   15434:	bl	15a84 <__assert_fail@plt+0x3f38>
   15438:	ldr	r0, [fp, #-12]
   1543c:	str	r0, [fp, #-4]
   15440:	b	15a78 <__assert_fail@plt+0x3f2c>
   15444:	b	15448 <__assert_fail@plt+0x38fc>
   15448:	ldr	r0, [fp, #-8]
   1544c:	ldr	r0, [r0, #4]
   15450:	str	r0, [fp, #-12]
   15454:	ldr	r0, [fp, #-8]
   15458:	movw	r1, #0
   1545c:	str	r1, [r0, #4]
   15460:	b	15670 <__assert_fail@plt+0x3b24>
   15464:	b	15468 <__assert_fail@plt+0x391c>
   15468:	ldr	r0, [fp, #-12]
   1546c:	str	r0, [fp, #-16]
   15470:	ldr	r0, [fp, #-12]
   15474:	ldr	r0, [r0, #8]
   15478:	movw	r1, #0
   1547c:	cmp	r0, r1
   15480:	bne	1551c <__assert_fail@plt+0x39d0>
   15484:	ldr	r0, [fp, #-12]
   15488:	ldr	r0, [r0, #4]
   1548c:	ldr	r0, [r0, #12]
   15490:	movw	r1, #0
   15494:	cmp	r0, r1
   15498:	beq	1551c <__assert_fail@plt+0x39d0>
   1549c:	ldr	r0, [fp, #-16]
   154a0:	ldr	r0, [r0, #4]
   154a4:	str	r0, [fp, #-12]
   154a8:	ldr	r0, [fp, #-12]
   154ac:	ldr	r1, [fp, #-8]
   154b0:	str	r0, [r1]
   154b4:	ldr	r0, [fp, #-8]
   154b8:	ldr	r0, [r0, #24]
   154bc:	ldr	r1, [fp, #-12]
   154c0:	ldr	r1, [r1, #40]	; 0x28
   154c4:	add	r0, r0, r1
   154c8:	movw	r1, #0
   154cc:	strb	r1, [r0]
   154d0:	ldr	r0, [fp, #-8]
   154d4:	movw	r1, #3
   154d8:	bl	15ee8 <__assert_fail@plt+0x439c>
   154dc:	str	r0, [fp, #-12]
   154e0:	movw	r1, #0
   154e4:	cmp	r0, r1
   154e8:	bne	15510 <__assert_fail@plt+0x39c4>
   154ec:	ldr	r0, [fp, #-8]
   154f0:	ldr	r0, [r0, #48]	; 0x30
   154f4:	and	r0, r0, #8192	; 0x2000
   154f8:	cmp	r0, #0
   154fc:	beq	1550c <__assert_fail@plt+0x39c0>
   15500:	movw	r0, #0
   15504:	str	r0, [fp, #-4]
   15508:	b	15a78 <__assert_fail@plt+0x3f2c>
   1550c:	b	15818 <__assert_fail@plt+0x3ccc>
   15510:	ldr	r0, [fp, #-16]
   15514:	bl	13f4c <__assert_fail@plt+0x2400>
   15518:	b	15670 <__assert_fail@plt+0x3b24>
   1551c:	ldr	r0, [fp, #-12]
   15520:	ldr	r0, [r0, #8]
   15524:	str	r0, [fp, #-12]
   15528:	movw	r1, #0
   1552c:	cmp	r0, r1
   15530:	beq	15814 <__assert_fail@plt+0x3cc8>
   15534:	ldr	r0, [fp, #-12]
   15538:	ldr	r1, [fp, #-8]
   1553c:	str	r0, [r1]
   15540:	ldr	r0, [fp, #-16]
   15544:	bl	13f4c <__assert_fail@plt+0x2400>
   15548:	ldr	r0, [fp, #-12]
   1554c:	ldr	r0, [r0, #48]	; 0x30
   15550:	cmp	r0, #0
   15554:	bne	155a8 <__assert_fail@plt+0x3a5c>
   15558:	ldr	r0, [fp, #-8]
   1555c:	bl	16bc4 <__assert_fail@plt+0x5078>
   15560:	cmp	r0, #0
   15564:	beq	15584 <__assert_fail@plt+0x3a38>
   15568:	ldr	r0, [fp, #-8]
   1556c:	ldr	r1, [r0, #48]	; 0x30
   15570:	orr	r1, r1, #8192	; 0x2000
   15574:	str	r1, [r0, #48]	; 0x30
   15578:	movw	r0, #0
   1557c:	str	r0, [fp, #-4]
   15580:	b	15a78 <__assert_fail@plt+0x3f2c>
   15584:	ldr	r0, [fp, #-8]
   15588:	bl	15038 <__assert_fail@plt+0x34ec>
   1558c:	ldr	r0, [fp, #-8]
   15590:	ldr	r1, [fp, #-12]
   15594:	bl	16cd4 <__assert_fail@plt+0x5188>
   15598:	ldr	r0, [fp, #-8]
   1559c:	bl	14bf4 <__assert_fail@plt+0x30a8>
   155a0:	str	r0, [sp, #16]
   155a4:	b	15710 <__assert_fail@plt+0x3bc4>
   155a8:	ldr	r0, [fp, #-12]
   155ac:	ldrh	r0, [r0, #60]	; 0x3c
   155b0:	cmp	r0, #4
   155b4:	bne	155bc <__assert_fail@plt+0x3a70>
   155b8:	b	15468 <__assert_fail@plt+0x391c>
   155bc:	ldr	r0, [fp, #-12]
   155c0:	ldrh	r0, [r0, #60]	; 0x3c
   155c4:	cmp	r0, #2
   155c8:	bne	1566c <__assert_fail@plt+0x3b20>
   155cc:	ldr	r0, [fp, #-8]
   155d0:	ldr	r1, [fp, #-12]
   155d4:	movw	r2, #1
   155d8:	and	r2, r2, #1
   155dc:	bl	14814 <__assert_fail@plt+0x2cc8>
   155e0:	ldr	r1, [fp, #-12]
   155e4:	strh	r0, [r1, #56]	; 0x38
   155e8:	ldr	r0, [fp, #-12]
   155ec:	ldrh	r0, [r0, #56]	; 0x38
   155f0:	cmp	r0, #1
   155f4:	bne	15660 <__assert_fail@plt+0x3b14>
   155f8:	ldr	r0, [fp, #-8]
   155fc:	ldr	r0, [r0, #48]	; 0x30
   15600:	and	r0, r0, #4
   15604:	cmp	r0, #0
   15608:	bne	15660 <__assert_fail@plt+0x3b14>
   1560c:	ldr	r0, [fp, #-8]
   15610:	movw	r1, #17881	; 0x45d9
   15614:	movt	r1, #2
   15618:	bl	14cd0 <__assert_fail@plt+0x3184>
   1561c:	ldr	r1, [fp, #-12]
   15620:	str	r0, [r1, #36]	; 0x24
   15624:	cmp	r0, #0
   15628:	bge	1564c <__assert_fail@plt+0x3b00>
   1562c:	bl	119b4 <__errno_location@plt>
   15630:	ldr	r0, [r0]
   15634:	ldr	lr, [fp, #-12]
   15638:	str	r0, [lr, #32]
   1563c:	ldr	r0, [fp, #-12]
   15640:	movw	lr, #7
   15644:	strh	lr, [r0, #56]	; 0x38
   15648:	b	1565c <__assert_fail@plt+0x3b10>
   1564c:	ldr	r0, [fp, #-12]
   15650:	ldrh	r1, [r0, #58]	; 0x3a
   15654:	orr	r1, r1, #2
   15658:	strh	r1, [r0, #58]	; 0x3a
   1565c:	b	15660 <__assert_fail@plt+0x3b14>
   15660:	ldr	r0, [fp, #-12]
   15664:	movw	r1, #3
   15668:	strh	r1, [r0, #60]	; 0x3c
   1566c:	b	15670 <__assert_fail@plt+0x3b24>
   15670:	ldr	r0, [fp, #-8]
   15674:	ldr	r0, [r0, #24]
   15678:	ldr	r1, [fp, #-12]
   1567c:	ldr	r1, [r1, #4]
   15680:	ldr	r1, [r1, #28]
   15684:	ldr	r2, [fp, #-12]
   15688:	ldr	r2, [r2, #4]
   1568c:	ldr	r2, [r2, #40]	; 0x28
   15690:	sub	r2, r2, #1
   15694:	add	r1, r1, r2
   15698:	ldrb	r1, [r1]
   1569c:	cmp	r1, #47	; 0x2f
   156a0:	str	r0, [sp, #12]
   156a4:	bne	156c0 <__assert_fail@plt+0x3b74>
   156a8:	ldr	r0, [fp, #-12]
   156ac:	ldr	r0, [r0, #4]
   156b0:	ldr	r0, [r0, #40]	; 0x28
   156b4:	sub	r0, r0, #1
   156b8:	str	r0, [sp, #8]
   156bc:	b	156d0 <__assert_fail@plt+0x3b84>
   156c0:	ldr	r0, [fp, #-12]
   156c4:	ldr	r0, [r0, #4]
   156c8:	ldr	r0, [r0, #40]	; 0x28
   156cc:	str	r0, [sp, #8]
   156d0:	ldr	r0, [sp, #8]
   156d4:	ldr	r1, [sp, #12]
   156d8:	add	r0, r1, r0
   156dc:	str	r0, [sp, #24]
   156e0:	ldr	r0, [sp, #24]
   156e4:	add	r2, r0, #1
   156e8:	str	r2, [sp, #24]
   156ec:	movw	r2, #47	; 0x2f
   156f0:	strb	r2, [r0]
   156f4:	ldr	r0, [sp, #24]
   156f8:	ldr	r2, [fp, #-12]
   156fc:	add	r1, r2, #168	; 0xa8
   15700:	ldr	r2, [fp, #-12]
   15704:	ldr	r2, [r2, #52]	; 0x34
   15708:	add	r2, r2, #1
   1570c:	bl	117b0 <memmove@plt>
   15710:	ldr	r0, [fp, #-12]
   15714:	ldr	r1, [fp, #-8]
   15718:	str	r0, [r1]
   1571c:	ldr	r0, [fp, #-12]
   15720:	ldrh	r0, [r0, #56]	; 0x38
   15724:	cmp	r0, #11
   15728:	bne	157a0 <__assert_fail@plt+0x3c54>
   1572c:	ldr	r0, [fp, #-12]
   15730:	ldr	r1, [r0, #112]	; 0x70
   15734:	ldr	r0, [r0, #116]	; 0x74
   15738:	eor	r1, r1, #2
   1573c:	orr	r0, r1, r0
   15740:	cmp	r0, #0
   15744:	bne	1576c <__assert_fail@plt+0x3c20>
   15748:	b	1574c <__assert_fail@plt+0x3c00>
   1574c:	ldr	r0, [fp, #-8]
   15750:	ldr	r1, [fp, #-12]
   15754:	movw	r2, #0
   15758:	and	r2, r2, #1
   1575c:	bl	14814 <__assert_fail@plt+0x2cc8>
   15760:	ldr	r1, [fp, #-12]
   15764:	strh	r0, [r1, #56]	; 0x38
   15768:	b	1579c <__assert_fail@plt+0x3c50>
   1576c:	b	15770 <__assert_fail@plt+0x3c24>
   15770:	ldr	r0, [fp, #-12]
   15774:	ldr	r1, [r0, #112]	; 0x70
   15778:	ldr	r0, [r0, #116]	; 0x74
   1577c:	eor	r1, r1, #1
   15780:	orr	r0, r1, r0
   15784:	cmp	r0, #0
   15788:	beq	15794 <__assert_fail@plt+0x3c48>
   1578c:	b	15790 <__assert_fail@plt+0x3c44>
   15790:	bl	11af8 <abort@plt>
   15794:	b	15798 <__assert_fail@plt+0x3c4c>
   15798:	b	1579c <__assert_fail@plt+0x3c50>
   1579c:	b	157a0 <__assert_fail@plt+0x3c54>
   157a0:	ldr	r0, [fp, #-12]
   157a4:	ldrh	r0, [r0, #56]	; 0x38
   157a8:	cmp	r0, #1
   157ac:	bne	15808 <__assert_fail@plt+0x3cbc>
   157b0:	ldr	r0, [fp, #-12]
   157b4:	ldr	r0, [r0, #48]	; 0x30
   157b8:	cmp	r0, #0
   157bc:	bne	157d8 <__assert_fail@plt+0x3c8c>
   157c0:	ldr	r0, [fp, #-12]
   157c4:	ldr	r1, [r0, #64]	; 0x40
   157c8:	ldr	r0, [r0, #68]	; 0x44
   157cc:	ldr	r2, [fp, #-8]
   157d0:	str	r0, [r2, #20]
   157d4:	str	r1, [r2, #16]
   157d8:	ldr	r0, [fp, #-8]
   157dc:	ldr	r1, [fp, #-12]
   157e0:	bl	16db4 <__assert_fail@plt+0x5268>
   157e4:	tst	r0, #1
   157e8:	bne	15804 <__assert_fail@plt+0x3cb8>
   157ec:	bl	119b4 <__errno_location@plt>
   157f0:	movw	lr, #12
   157f4:	str	lr, [r0]
   157f8:	movw	r0, #0
   157fc:	str	r0, [fp, #-4]
   15800:	b	15a78 <__assert_fail@plt+0x3f2c>
   15804:	b	15808 <__assert_fail@plt+0x3cbc>
   15808:	ldr	r0, [fp, #-12]
   1580c:	str	r0, [fp, #-4]
   15810:	b	15a78 <__assert_fail@plt+0x3f2c>
   15814:	b	15818 <__assert_fail@plt+0x3ccc>
   15818:	ldr	r0, [fp, #-16]
   1581c:	ldr	r0, [r0, #4]
   15820:	str	r0, [fp, #-12]
   15824:	ldr	r0, [fp, #-12]
   15828:	ldr	r1, [fp, #-8]
   1582c:	str	r0, [r1]
   15830:	ldr	r0, [fp, #-16]
   15834:	bl	13f4c <__assert_fail@plt+0x2400>
   15838:	ldr	r0, [fp, #-12]
   1583c:	ldr	r0, [r0, #48]	; 0x30
   15840:	cmn	r0, #1
   15844:	bne	1586c <__assert_fail@plt+0x3d20>
   15848:	ldr	r0, [fp, #-12]
   1584c:	bl	13f4c <__assert_fail@plt+0x2400>
   15850:	bl	119b4 <__errno_location@plt>
   15854:	movw	lr, #0
   15858:	str	lr, [r0]
   1585c:	ldr	r0, [fp, #-8]
   15860:	str	lr, [r0]
   15864:	str	lr, [fp, #-4]
   15868:	b	15a78 <__assert_fail@plt+0x3f2c>
   1586c:	b	15870 <__assert_fail@plt+0x3d24>
   15870:	ldr	r0, [fp, #-12]
   15874:	ldrh	r0, [r0, #56]	; 0x38
   15878:	cmp	r0, #11
   1587c:	bne	15884 <__assert_fail@plt+0x3d38>
   15880:	bl	11af8 <abort@plt>
   15884:	b	15888 <__assert_fail@plt+0x3d3c>
   15888:	ldr	r0, [fp, #-8]
   1588c:	ldr	r0, [r0, #24]
   15890:	ldr	r1, [fp, #-12]
   15894:	ldr	r1, [r1, #40]	; 0x28
   15898:	add	r0, r0, r1
   1589c:	movw	r1, #0
   158a0:	strb	r1, [r0]
   158a4:	ldr	r0, [fp, #-12]
   158a8:	ldr	r0, [r0, #48]	; 0x30
   158ac:	cmp	r0, #0
   158b0:	bne	158e8 <__assert_fail@plt+0x3d9c>
   158b4:	ldr	r0, [fp, #-8]
   158b8:	bl	16bc4 <__assert_fail@plt+0x5078>
   158bc:	cmp	r0, #0
   158c0:	beq	158e4 <__assert_fail@plt+0x3d98>
   158c4:	bl	119b4 <__errno_location@plt>
   158c8:	ldr	r0, [r0]
   158cc:	ldr	lr, [fp, #-12]
   158d0:	str	r0, [lr, #32]
   158d4:	ldr	r0, [fp, #-8]
   158d8:	ldr	lr, [r0, #48]	; 0x30
   158dc:	orr	lr, lr, #8192	; 0x2000
   158e0:	str	lr, [r0, #48]	; 0x30
   158e4:	b	159e8 <__assert_fail@plt+0x3e9c>
   158e8:	ldr	r0, [fp, #-12]
   158ec:	ldrh	r0, [r0, #58]	; 0x3a
   158f0:	and	r0, r0, #2
   158f4:	cmp	r0, #0
   158f8:	beq	15988 <__assert_fail@plt+0x3e3c>
   158fc:	ldr	r0, [fp, #-8]
   15900:	ldr	r0, [r0, #48]	; 0x30
   15904:	and	r0, r0, #4
   15908:	cmp	r0, #0
   1590c:	bne	15974 <__assert_fail@plt+0x3e28>
   15910:	ldr	r0, [fp, #-8]
   15914:	ldr	r0, [r0, #48]	; 0x30
   15918:	and	r0, r0, #512	; 0x200
   1591c:	cmp	r0, #0
   15920:	beq	15940 <__assert_fail@plt+0x3df4>
   15924:	ldr	r0, [fp, #-8]
   15928:	ldr	r1, [fp, #-12]
   1592c:	ldr	r1, [r1, #36]	; 0x24
   15930:	movw	r2, #1
   15934:	and	r2, r2, #1
   15938:	bl	16f14 <__assert_fail@plt+0x53c8>
   1593c:	b	15974 <__assert_fail@plt+0x3e28>
   15940:	ldr	r0, [fp, #-12]
   15944:	ldr	r0, [r0, #36]	; 0x24
   15948:	bl	11a74 <fchdir@plt>
   1594c:	cmp	r0, #0
   15950:	beq	15974 <__assert_fail@plt+0x3e28>
   15954:	bl	119b4 <__errno_location@plt>
   15958:	ldr	r0, [r0]
   1595c:	ldr	lr, [fp, #-12]
   15960:	str	r0, [lr, #32]
   15964:	ldr	r0, [fp, #-8]
   15968:	ldr	lr, [r0, #48]	; 0x30
   1596c:	orr	lr, lr, #8192	; 0x2000
   15970:	str	lr, [r0, #48]	; 0x30
   15974:	ldr	r0, [fp, #-12]
   15978:	ldr	r0, [r0, #36]	; 0x24
   1597c:	bl	11b04 <close@plt>
   15980:	str	r0, [sp, #4]
   15984:	b	159e4 <__assert_fail@plt+0x3e98>
   15988:	ldr	r0, [fp, #-12]
   1598c:	ldrh	r0, [r0, #58]	; 0x3a
   15990:	and	r0, r0, #1
   15994:	cmp	r0, #0
   15998:	bne	159e0 <__assert_fail@plt+0x3e94>
   1599c:	ldr	r0, [fp, #-8]
   159a0:	ldr	r1, [fp, #-12]
   159a4:	ldr	r1, [r1, #4]
   159a8:	mvn	r2, #0
   159ac:	movw	r3, #17880	; 0x45d8
   159b0:	movt	r3, #2
   159b4:	bl	15c24 <__assert_fail@plt+0x40d8>
   159b8:	cmp	r0, #0
   159bc:	beq	159e0 <__assert_fail@plt+0x3e94>
   159c0:	bl	119b4 <__errno_location@plt>
   159c4:	ldr	r0, [r0]
   159c8:	ldr	lr, [fp, #-12]
   159cc:	str	r0, [lr, #32]
   159d0:	ldr	r0, [fp, #-8]
   159d4:	ldr	lr, [r0, #48]	; 0x30
   159d8:	orr	lr, lr, #8192	; 0x2000
   159dc:	str	lr, [r0, #48]	; 0x30
   159e0:	b	159e4 <__assert_fail@plt+0x3e98>
   159e4:	b	159e8 <__assert_fail@plt+0x3e9c>
   159e8:	ldr	r0, [fp, #-12]
   159ec:	ldrh	r0, [r0, #56]	; 0x38
   159f0:	cmp	r0, #2
   159f4:	beq	15a48 <__assert_fail@plt+0x3efc>
   159f8:	ldr	r0, [fp, #-12]
   159fc:	ldr	r0, [r0, #32]
   15a00:	cmp	r0, #0
   15a04:	movw	r0, #0
   15a08:	movne	r0, #1
   15a0c:	tst	r0, #1
   15a10:	movw	r0, #7
   15a14:	moveq	r0, #6
   15a18:	ldr	r1, [fp, #-12]
   15a1c:	strh	r0, [r1, #56]	; 0x38
   15a20:	ldr	r0, [fp, #-12]
   15a24:	ldr	r0, [r0, #32]
   15a28:	cmp	r0, #0
   15a2c:	bne	15a44 <__assert_fail@plt+0x3ef8>
   15a30:	b	15a34 <__assert_fail@plt+0x3ee8>
   15a34:	ldr	r0, [fp, #-8]
   15a38:	ldr	r1, [fp, #-12]
   15a3c:	bl	15a84 <__assert_fail@plt+0x3f38>
   15a40:	b	15a44 <__assert_fail@plt+0x3ef8>
   15a44:	b	15a48 <__assert_fail@plt+0x3efc>
   15a48:	ldr	r0, [fp, #-8]
   15a4c:	ldr	r0, [r0, #48]	; 0x30
   15a50:	and	r0, r0, #8192	; 0x2000
   15a54:	cmp	r0, #0
   15a58:	beq	15a68 <__assert_fail@plt+0x3f1c>
   15a5c:	movw	r0, #0
   15a60:	str	r0, [sp]
   15a64:	b	15a70 <__assert_fail@plt+0x3f24>
   15a68:	ldr	r0, [fp, #-12]
   15a6c:	str	r0, [sp]
   15a70:	ldr	r0, [sp]
   15a74:	str	r0, [fp, #-4]
   15a78:	ldr	r0, [fp, #-4]
   15a7c:	mov	sp, fp
   15a80:	pop	{fp, pc}
   15a84:	push	{fp, lr}
   15a88:	mov	fp, sp
   15a8c:	sub	sp, sp, #48	; 0x30
   15a90:	str	r0, [fp, #-4]
   15a94:	str	r1, [fp, #-8]
   15a98:	ldr	r0, [fp, #-8]
   15a9c:	add	r0, r0, #64	; 0x40
   15aa0:	str	r0, [fp, #-12]
   15aa4:	ldr	r0, [fp, #-4]
   15aa8:	ldr	r0, [r0, #48]	; 0x30
   15aac:	movw	r1, #258	; 0x102
   15ab0:	and	r0, r0, r1
   15ab4:	cmp	r0, #0
   15ab8:	beq	15b18 <__assert_fail@plt+0x3fcc>
   15abc:	ldr	r0, [fp, #-12]
   15ac0:	ldr	r1, [r0]
   15ac4:	ldr	r0, [r0, #4]
   15ac8:	str	r0, [sp, #12]
   15acc:	str	r1, [sp, #8]
   15ad0:	ldr	r0, [fp, #-12]
   15ad4:	ldr	r1, [r0, #96]	; 0x60
   15ad8:	ldr	r0, [r0, #100]	; 0x64
   15adc:	str	r0, [sp, #20]
   15ae0:	str	r1, [sp, #16]
   15ae4:	ldr	r0, [fp, #-4]
   15ae8:	ldr	r0, [r0, #56]	; 0x38
   15aec:	add	r1, sp, #8
   15af0:	bl	192e4 <__assert_fail@plt+0x7798>
   15af4:	str	r0, [sp, #4]
   15af8:	ldr	r0, [sp, #4]
   15afc:	movw	r1, #0
   15b00:	cmp	r0, r1
   15b04:	bne	15b0c <__assert_fail@plt+0x3fc0>
   15b08:	bl	11af8 <abort@plt>
   15b0c:	ldr	r0, [sp, #4]
   15b10:	bl	13f4c <__assert_fail@plt+0x2400>
   15b14:	b	15c1c <__assert_fail@plt+0x40d0>
   15b18:	ldr	r0, [fp, #-8]
   15b1c:	ldr	r0, [r0, #4]
   15b20:	str	r0, [sp]
   15b24:	ldr	r0, [sp]
   15b28:	movw	r1, #0
   15b2c:	cmp	r0, r1
   15b30:	beq	15c18 <__assert_fail@plt+0x40cc>
   15b34:	ldr	r0, [sp]
   15b38:	ldr	r0, [r0, #48]	; 0x30
   15b3c:	movw	r1, #0
   15b40:	cmp	r1, r0
   15b44:	bgt	15c18 <__assert_fail@plt+0x40cc>
   15b48:	b	15b4c <__assert_fail@plt+0x4000>
   15b4c:	ldr	r0, [fp, #-4]
   15b50:	ldr	r0, [r0, #56]	; 0x38
   15b54:	ldr	r1, [r0, #16]
   15b58:	ldr	r0, [r0, #20]
   15b5c:	orr	r0, r1, r0
   15b60:	cmp	r0, #0
   15b64:	bne	15b70 <__assert_fail@plt+0x4024>
   15b68:	b	15b6c <__assert_fail@plt+0x4020>
   15b6c:	bl	11af8 <abort@plt>
   15b70:	ldr	r0, [fp, #-4]
   15b74:	ldr	r0, [r0, #56]	; 0x38
   15b78:	ldr	r1, [r0]
   15b7c:	ldr	r0, [r0, #4]
   15b80:	ldr	r2, [fp, #-12]
   15b84:	ldr	r3, [r2, #96]	; 0x60
   15b88:	ldr	r2, [r2, #100]	; 0x64
   15b8c:	eor	r0, r0, r2
   15b90:	eor	r1, r1, r3
   15b94:	orr	r0, r1, r0
   15b98:	cmp	r0, #0
   15b9c:	bne	15c10 <__assert_fail@plt+0x40c4>
   15ba0:	b	15ba4 <__assert_fail@plt+0x4058>
   15ba4:	ldr	r0, [fp, #-4]
   15ba8:	ldr	r0, [r0, #56]	; 0x38
   15bac:	ldr	r1, [r0, #8]
   15bb0:	ldr	r0, [r0, #12]
   15bb4:	ldr	r2, [fp, #-12]
   15bb8:	ldr	r3, [r2]
   15bbc:	ldr	r2, [r2, #4]
   15bc0:	eor	r0, r0, r2
   15bc4:	eor	r1, r1, r3
   15bc8:	orr	r0, r1, r0
   15bcc:	cmp	r0, #0
   15bd0:	bne	15c10 <__assert_fail@plt+0x40c4>
   15bd4:	b	15bd8 <__assert_fail@plt+0x408c>
   15bd8:	ldr	r0, [sp]
   15bdc:	ldr	r1, [r0, #64]	; 0x40
   15be0:	ldr	r0, [r0, #68]	; 0x44
   15be4:	ldr	r2, [fp, #-4]
   15be8:	ldr	r2, [r2, #56]	; 0x38
   15bec:	str	r0, [r2, #12]
   15bf0:	str	r1, [r2, #8]
   15bf4:	ldr	r0, [sp]
   15bf8:	ldr	r1, [r0, #160]	; 0xa0
   15bfc:	ldr	r0, [r0, #164]	; 0xa4
   15c00:	ldr	r2, [fp, #-4]
   15c04:	ldr	r2, [r2, #56]	; 0x38
   15c08:	str	r0, [r2, #4]
   15c0c:	str	r1, [r2]
   15c10:	b	15c14 <__assert_fail@plt+0x40c8>
   15c14:	b	15c18 <__assert_fail@plt+0x40cc>
   15c18:	b	15c1c <__assert_fail@plt+0x40d0>
   15c1c:	mov	sp, fp
   15c20:	pop	{fp, pc}
   15c24:	push	{fp, lr}
   15c28:	mov	fp, sp
   15c2c:	sub	sp, sp, #168	; 0xa8
   15c30:	str	r0, [fp, #-8]
   15c34:	str	r1, [fp, #-12]
   15c38:	str	r2, [fp, #-16]
   15c3c:	str	r3, [fp, #-20]	; 0xffffffec
   15c40:	ldr	r0, [fp, #-20]	; 0xffffffec
   15c44:	movw	r1, #0
   15c48:	cmp	r0, r1
   15c4c:	movw	r0, #0
   15c50:	str	r0, [sp, #16]
   15c54:	beq	15c78 <__assert_fail@plt+0x412c>
   15c58:	ldr	r0, [fp, #-20]	; 0xffffffec
   15c5c:	movw	r1, #17880	; 0x45d8
   15c60:	movt	r1, #2
   15c64:	bl	11774 <strcmp@plt>
   15c68:	cmp	r0, #0
   15c6c:	movw	r0, #0
   15c70:	moveq	r0, #1
   15c74:	str	r0, [sp, #16]
   15c78:	ldr	r0, [sp, #16]
   15c7c:	and	r0, r0, #1
   15c80:	strb	r0, [fp, #-25]	; 0xffffffe7
   15c84:	ldr	r0, [fp, #-8]
   15c88:	ldr	r0, [r0, #48]	; 0x30
   15c8c:	and	r0, r0, #4
   15c90:	cmp	r0, #0
   15c94:	beq	15cd4 <__assert_fail@plt+0x4188>
   15c98:	ldr	r0, [fp, #-8]
   15c9c:	ldr	r0, [r0, #48]	; 0x30
   15ca0:	and	r0, r0, #512	; 0x200
   15ca4:	cmp	r0, #0
   15ca8:	beq	15cc8 <__assert_fail@plt+0x417c>
   15cac:	ldr	r0, [fp, #-16]
   15cb0:	movw	r1, #0
   15cb4:	cmp	r1, r0
   15cb8:	bgt	15cc8 <__assert_fail@plt+0x417c>
   15cbc:	ldr	r0, [fp, #-16]
   15cc0:	bl	11b04 <close@plt>
   15cc4:	str	r0, [sp, #12]
   15cc8:	movw	r0, #0
   15ccc:	str	r0, [fp, #-4]
   15cd0:	b	15edc <__assert_fail@plt+0x4390>
   15cd4:	ldr	r0, [fp, #-16]
   15cd8:	cmp	r0, #0
   15cdc:	bge	15d4c <__assert_fail@plt+0x4200>
   15ce0:	ldrb	r0, [fp, #-25]	; 0xffffffe7
   15ce4:	tst	r0, #1
   15ce8:	beq	15d4c <__assert_fail@plt+0x4200>
   15cec:	ldr	r0, [fp, #-8]
   15cf0:	ldr	r0, [r0, #48]	; 0x30
   15cf4:	and	r0, r0, #512	; 0x200
   15cf8:	cmp	r0, #0
   15cfc:	beq	15d4c <__assert_fail@plt+0x4200>
   15d00:	ldr	r0, [fp, #-8]
   15d04:	add	r0, r0, #60	; 0x3c
   15d08:	bl	19890 <__assert_fail@plt+0x7d44>
   15d0c:	tst	r0, #1
   15d10:	bne	15d48 <__assert_fail@plt+0x41fc>
   15d14:	ldr	r0, [fp, #-8]
   15d18:	add	r0, r0, #60	; 0x3c
   15d1c:	bl	19960 <__assert_fail@plt+0x7e14>
   15d20:	str	r0, [fp, #-36]	; 0xffffffdc
   15d24:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15d28:	movw	lr, #0
   15d2c:	cmp	lr, r0
   15d30:	bgt	15d44 <__assert_fail@plt+0x41f8>
   15d34:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15d38:	str	r0, [fp, #-16]
   15d3c:	movw	r0, #0
   15d40:	str	r0, [fp, #-20]	; 0xffffffec
   15d44:	b	15d48 <__assert_fail@plt+0x41fc>
   15d48:	b	15d4c <__assert_fail@plt+0x4200>
   15d4c:	ldr	r0, [fp, #-16]
   15d50:	str	r0, [fp, #-32]	; 0xffffffe0
   15d54:	ldr	r0, [fp, #-16]
   15d58:	cmp	r0, #0
   15d5c:	bge	15d84 <__assert_fail@plt+0x4238>
   15d60:	ldr	r0, [fp, #-8]
   15d64:	ldr	r1, [fp, #-20]	; 0xffffffec
   15d68:	bl	14cd0 <__assert_fail@plt+0x3184>
   15d6c:	str	r0, [fp, #-32]	; 0xffffffe0
   15d70:	cmp	r0, #0
   15d74:	bge	15d84 <__assert_fail@plt+0x4238>
   15d78:	mvn	r0, #0
   15d7c:	str	r0, [fp, #-4]
   15d80:	b	15edc <__assert_fail@plt+0x4390>
   15d84:	ldr	r0, [fp, #-8]
   15d88:	ldr	r0, [r0, #48]	; 0x30
   15d8c:	and	r0, r0, #2
   15d90:	cmp	r0, #0
   15d94:	bne	15dc0 <__assert_fail@plt+0x4274>
   15d98:	ldr	r0, [fp, #-20]	; 0xffffffec
   15d9c:	movw	r1, #0
   15da0:	cmp	r0, r1
   15da4:	beq	15e54 <__assert_fail@plt+0x4308>
   15da8:	ldr	r0, [fp, #-20]	; 0xffffffec
   15dac:	movw	r1, #17880	; 0x45d8
   15db0:	movt	r1, #2
   15db4:	bl	11774 <strcmp@plt>
   15db8:	cmp	r0, #0
   15dbc:	bne	15e54 <__assert_fail@plt+0x4308>
   15dc0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15dc4:	add	r1, sp, #24
   15dc8:	bl	24000 <lchmod@@Base+0xa608>
   15dcc:	cmp	r0, #0
   15dd0:	beq	15de0 <__assert_fail@plt+0x4294>
   15dd4:	mvn	r0, #0
   15dd8:	str	r0, [fp, #-24]	; 0xffffffe8
   15ddc:	b	15e9c <__assert_fail@plt+0x4350>
   15de0:	ldr	r0, [fp, #-12]
   15de4:	ldr	r1, [r0, #64]	; 0x40
   15de8:	ldr	r0, [r0, #68]	; 0x44
   15dec:	ldr	r2, [sp, #24]
   15df0:	ldr	r3, [sp, #28]
   15df4:	eor	r0, r0, r3
   15df8:	eor	r1, r1, r2
   15dfc:	orr	r0, r1, r0
   15e00:	cmp	r0, #0
   15e04:	bne	15e38 <__assert_fail@plt+0x42ec>
   15e08:	b	15e0c <__assert_fail@plt+0x42c0>
   15e0c:	ldr	r0, [fp, #-12]
   15e10:	ldr	r1, [r0, #160]	; 0xa0
   15e14:	ldr	r0, [r0, #164]	; 0xa4
   15e18:	ldr	r2, [sp, #120]	; 0x78
   15e1c:	ldr	r3, [sp, #124]	; 0x7c
   15e20:	eor	r0, r0, r3
   15e24:	eor	r1, r1, r2
   15e28:	orr	r0, r1, r0
   15e2c:	cmp	r0, #0
   15e30:	beq	15e50 <__assert_fail@plt+0x4304>
   15e34:	b	15e38 <__assert_fail@plt+0x42ec>
   15e38:	bl	119b4 <__errno_location@plt>
   15e3c:	movw	lr, #2
   15e40:	str	lr, [r0]
   15e44:	mvn	r0, #0
   15e48:	str	r0, [fp, #-24]	; 0xffffffe8
   15e4c:	b	15e9c <__assert_fail@plt+0x4350>
   15e50:	b	15e54 <__assert_fail@plt+0x4308>
   15e54:	ldr	r0, [fp, #-8]
   15e58:	ldr	r0, [r0, #48]	; 0x30
   15e5c:	and	r0, r0, #512	; 0x200
   15e60:	cmp	r0, #0
   15e64:	beq	15e90 <__assert_fail@plt+0x4344>
   15e68:	ldr	r0, [fp, #-8]
   15e6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   15e70:	ldrb	r2, [fp, #-25]	; 0xffffffe7
   15e74:	mvn	r3, #0
   15e78:	eor	r2, r2, r3
   15e7c:	and	r2, r2, #1
   15e80:	bl	16f14 <__assert_fail@plt+0x53c8>
   15e84:	movw	r0, #0
   15e88:	str	r0, [fp, #-4]
   15e8c:	b	15edc <__assert_fail@plt+0x4390>
   15e90:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15e94:	bl	11a74 <fchdir@plt>
   15e98:	str	r0, [fp, #-24]	; 0xffffffe8
   15e9c:	ldr	r0, [fp, #-16]
   15ea0:	cmp	r0, #0
   15ea4:	bge	15ed4 <__assert_fail@plt+0x4388>
   15ea8:	bl	119b4 <__errno_location@plt>
   15eac:	ldr	r0, [r0]
   15eb0:	str	r0, [sp, #20]
   15eb4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15eb8:	bl	11b04 <close@plt>
   15ebc:	ldr	lr, [sp, #20]
   15ec0:	str	r0, [sp, #8]
   15ec4:	str	lr, [sp, #4]
   15ec8:	bl	119b4 <__errno_location@plt>
   15ecc:	ldr	lr, [sp, #4]
   15ed0:	str	lr, [r0]
   15ed4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15ed8:	str	r0, [fp, #-4]
   15edc:	ldr	r0, [fp, #-4]
   15ee0:	mov	sp, fp
   15ee4:	pop	{fp, pc}
   15ee8:	push	{fp, lr}
   15eec:	mov	fp, sp
   15ef0:	sub	sp, sp, #176	; 0xb0
   15ef4:	str	r0, [fp, #-8]
   15ef8:	str	r1, [fp, #-12]
   15efc:	ldr	r0, [fp, #-8]
   15f00:	ldr	r0, [r0]
   15f04:	str	r0, [fp, #-68]	; 0xffffffbc
   15f08:	ldr	r0, [fp, #-68]	; 0xffffffbc
   15f0c:	ldr	r0, [r0, #12]
   15f10:	movw	r1, #0
   15f14:	cmp	r0, r1
   15f18:	movw	r0, #0
   15f1c:	movne	r0, #1
   15f20:	mvn	r1, #0
   15f24:	eor	r0, r0, r1
   15f28:	eor	r0, r0, r1
   15f2c:	and	r0, r0, #1
   15f30:	strb	r0, [fp, #-69]	; 0xffffffbb
   15f34:	movw	r0, #0
   15f38:	strb	r0, [fp, #-70]	; 0xffffffba
   15f3c:	ldrb	r0, [fp, #-69]	; 0xffffffbb
   15f40:	tst	r0, #1
   15f44:	beq	15fc4 <__assert_fail@plt+0x4478>
   15f48:	ldr	r0, [fp, #-68]	; 0xffffffbc
   15f4c:	ldr	r0, [r0, #12]
   15f50:	str	r0, [fp, #-80]	; 0xffffffb0
   15f54:	ldr	r0, [fp, #-80]	; 0xffffffb0
   15f58:	bl	11a68 <dirfd@plt>
   15f5c:	str	r0, [fp, #-64]	; 0xffffffc0
   15f60:	ldr	r0, [fp, #-64]	; 0xffffffc0
   15f64:	cmp	r0, #0
   15f68:	bge	15fc0 <__assert_fail@plt+0x4474>
   15f6c:	b	15f70 <__assert_fail@plt+0x4424>
   15f70:	ldr	r0, [fp, #-68]	; 0xffffffbc
   15f74:	ldr	r0, [r0, #12]
   15f78:	bl	11b34 <closedir@plt>
   15f7c:	ldr	lr, [fp, #-68]	; 0xffffffbc
   15f80:	movw	r1, #0
   15f84:	str	r1, [lr, #12]
   15f88:	str	r0, [sp, #80]	; 0x50
   15f8c:	ldr	r0, [fp, #-12]
   15f90:	cmp	r0, #3
   15f94:	bne	15fb4 <__assert_fail@plt+0x4468>
   15f98:	ldr	r0, [fp, #-68]	; 0xffffffbc
   15f9c:	movw	r1, #4
   15fa0:	strh	r1, [r0, #56]	; 0x38
   15fa4:	bl	119b4 <__errno_location@plt>
   15fa8:	ldr	r0, [r0]
   15fac:	ldr	r1, [fp, #-68]	; 0xffffffbc
   15fb0:	str	r0, [r1, #32]
   15fb4:	movw	r0, #0
   15fb8:	str	r0, [fp, #-4]
   15fbc:	b	16bb4 <__assert_fail@plt+0x5068>
   15fc0:	b	1619c <__assert_fail@plt+0x4650>
   15fc4:	ldr	r0, [fp, #-8]
   15fc8:	ldr	r0, [r0, #48]	; 0x30
   15fcc:	and	r0, r0, #4
   15fd0:	cmp	r0, #0
   15fd4:	bne	15ffc <__assert_fail@plt+0x44b0>
   15fd8:	ldr	r0, [fp, #-8]
   15fdc:	ldr	r0, [r0, #48]	; 0x30
   15fe0:	and	r0, r0, #512	; 0x200
   15fe4:	cmp	r0, #0
   15fe8:	beq	15ffc <__assert_fail@plt+0x44b0>
   15fec:	ldr	r0, [fp, #-8]
   15ff0:	ldr	r0, [r0, #32]
   15ff4:	str	r0, [sp, #76]	; 0x4c
   15ff8:	b	16008 <__assert_fail@plt+0x44bc>
   15ffc:	mvn	r0, #99	; 0x63
   16000:	str	r0, [sp, #76]	; 0x4c
   16004:	b	16008 <__assert_fail@plt+0x44bc>
   16008:	ldr	r0, [sp, #76]	; 0x4c
   1600c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16010:	ldr	r1, [r1, #24]
   16014:	ldr	r2, [fp, #-8]
   16018:	ldr	r2, [r2, #48]	; 0x30
   1601c:	and	r2, r2, #16
   16020:	cmp	r2, #0
   16024:	movw	r2, #0
   16028:	str	r0, [sp, #72]	; 0x48
   1602c:	str	r1, [sp, #68]	; 0x44
   16030:	str	r2, [sp, #64]	; 0x40
   16034:	beq	1607c <__assert_fail@plt+0x4530>
   16038:	ldr	r0, [fp, #-8]
   1603c:	ldr	r0, [r0, #48]	; 0x30
   16040:	and	r0, r0, #1
   16044:	cmp	r0, #0
   16048:	movw	r0, #0
   1604c:	str	r0, [sp, #60]	; 0x3c
   16050:	beq	1606c <__assert_fail@plt+0x4520>
   16054:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16058:	ldr	r0, [r0, #48]	; 0x30
   1605c:	cmp	r0, #0
   16060:	movw	r0, #0
   16064:	moveq	r0, #1
   16068:	str	r0, [sp, #60]	; 0x3c
   1606c:	ldr	r0, [sp, #60]	; 0x3c
   16070:	mvn	r1, #0
   16074:	eor	r0, r0, r1
   16078:	str	r0, [sp, #64]	; 0x40
   1607c:	ldr	r0, [sp, #64]	; 0x40
   16080:	tst	r0, #1
   16084:	movw	r0, #32768	; 0x8000
   16088:	moveq	r0, #0
   1608c:	ldr	r1, [sp, #72]	; 0x48
   16090:	str	r0, [sp, #56]	; 0x38
   16094:	mov	r0, r1
   16098:	ldr	r1, [sp, #68]	; 0x44
   1609c:	ldr	r2, [sp, #56]	; 0x38
   160a0:	sub	r3, fp, #64	; 0x40
   160a4:	bl	1a7c0 <lchmod@@Base+0xdc8>
   160a8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   160ac:	str	r0, [r1, #12]
   160b0:	movw	r1, #0
   160b4:	cmp	r0, r1
   160b8:	bne	160f0 <__assert_fail@plt+0x45a4>
   160bc:	ldr	r0, [fp, #-12]
   160c0:	cmp	r0, #3
   160c4:	bne	160e4 <__assert_fail@plt+0x4598>
   160c8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   160cc:	movw	r1, #4
   160d0:	strh	r1, [r0, #56]	; 0x38
   160d4:	bl	119b4 <__errno_location@plt>
   160d8:	ldr	r0, [r0]
   160dc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   160e0:	str	r0, [r1, #32]
   160e4:	movw	r0, #0
   160e8:	str	r0, [fp, #-4]
   160ec:	b	16bb4 <__assert_fail@plt+0x5068>
   160f0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   160f4:	ldrh	r0, [r0, #56]	; 0x38
   160f8:	cmp	r0, #11
   160fc:	bne	16120 <__assert_fail@plt+0x45d4>
   16100:	ldr	r0, [fp, #-8]
   16104:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16108:	movw	r2, #0
   1610c:	and	r2, r2, #1
   16110:	bl	14814 <__assert_fail@plt+0x2cc8>
   16114:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16118:	strh	r0, [r1, #56]	; 0x38
   1611c:	b	16198 <__assert_fail@plt+0x464c>
   16120:	ldr	r0, [fp, #-8]
   16124:	ldr	r0, [r0, #48]	; 0x30
   16128:	and	r0, r0, #256	; 0x100
   1612c:	cmp	r0, #0
   16130:	beq	16194 <__assert_fail@plt+0x4648>
   16134:	b	16138 <__assert_fail@plt+0x45ec>
   16138:	ldr	r0, [fp, #-8]
   1613c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16140:	bl	15a84 <__assert_fail@plt+0x3f38>
   16144:	ldr	r0, [fp, #-8]
   16148:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1614c:	movw	r2, #0
   16150:	and	r2, r2, #1
   16154:	bl	14814 <__assert_fail@plt+0x2cc8>
   16158:	ldr	r1, [fp, #-8]
   1615c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   16160:	str	r0, [sp, #52]	; 0x34
   16164:	mov	r0, r1
   16168:	mov	r1, r2
   1616c:	bl	16db4 <__assert_fail@plt+0x5268>
   16170:	tst	r0, #1
   16174:	bne	16190 <__assert_fail@plt+0x4644>
   16178:	bl	119b4 <__errno_location@plt>
   1617c:	movw	lr, #12
   16180:	str	lr, [r0]
   16184:	movw	r0, #0
   16188:	str	r0, [fp, #-4]
   1618c:	b	16bb4 <__assert_fail@plt+0x5068>
   16190:	b	16194 <__assert_fail@plt+0x4648>
   16194:	b	16198 <__assert_fail@plt+0x464c>
   16198:	b	1619c <__assert_fail@plt+0x4650>
   1619c:	ldr	r0, [pc, #2588]	; 16bc0 <__assert_fail@plt+0x5074>
   161a0:	ldr	r1, [fp, #-8]
   161a4:	ldr	r1, [r1, #44]	; 0x2c
   161a8:	movw	r2, #0
   161ac:	cmp	r1, r2
   161b0:	movw	r1, #0
   161b4:	movne	r1, #1
   161b8:	tst	r1, #1
   161bc:	mvn	r1, #0
   161c0:	movne	r0, r1
   161c4:	str	r0, [fp, #-76]	; 0xffffffb4
   161c8:	ldrb	r0, [fp, #-69]	; 0xffffffbb
   161cc:	tst	r0, #1
   161d0:	beq	161e0 <__assert_fail@plt+0x4694>
   161d4:	movw	r0, #1
   161d8:	strb	r0, [fp, #-37]	; 0xffffffdb
   161dc:	b	163ac <__assert_fail@plt+0x4860>
   161e0:	ldr	r0, [fp, #-12]
   161e4:	cmp	r0, #2
   161e8:	movw	r0, #0
   161ec:	str	r0, [sp, #48]	; 0x30
   161f0:	beq	1628c <__assert_fail@plt+0x4740>
   161f4:	ldr	r0, [fp, #-8]
   161f8:	ldr	r0, [r0, #48]	; 0x30
   161fc:	and	r0, r0, #8
   16200:	cmp	r0, #0
   16204:	movw	r0, #0
   16208:	str	r0, [sp, #44]	; 0x2c
   1620c:	beq	1627c <__assert_fail@plt+0x4730>
   16210:	ldr	r0, [fp, #-8]
   16214:	ldr	r0, [r0, #48]	; 0x30
   16218:	and	r0, r0, #16
   1621c:	cmp	r0, #0
   16220:	movw	r0, #0
   16224:	str	r0, [sp, #44]	; 0x2c
   16228:	beq	1627c <__assert_fail@plt+0x4730>
   1622c:	ldr	r0, [fp, #-8]
   16230:	ldr	r0, [r0, #48]	; 0x30
   16234:	and	r0, r0, #32
   16238:	cmp	r0, #0
   1623c:	movw	r0, #0
   16240:	str	r0, [sp, #44]	; 0x2c
   16244:	bne	1627c <__assert_fail@plt+0x4730>
   16248:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1624c:	ldr	r0, [r0, #84]	; 0x54
   16250:	cmp	r0, #2
   16254:	movw	r0, #0
   16258:	str	r0, [sp, #44]	; 0x2c
   1625c:	bne	1627c <__assert_fail@plt+0x4730>
   16260:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16264:	ldr	r1, [fp, #-64]	; 0xffffffc0
   16268:	bl	17398 <__assert_fail@plt+0x584c>
   1626c:	cmp	r0, #0
   16270:	movw	r0, #0
   16274:	movne	r0, #1
   16278:	str	r0, [sp, #44]	; 0x2c
   1627c:	ldr	r0, [sp, #44]	; 0x2c
   16280:	mvn	r1, #0
   16284:	eor	r0, r0, r1
   16288:	str	r0, [sp, #48]	; 0x30
   1628c:	ldr	r0, [sp, #48]	; 0x30
   16290:	and	r0, r0, #1
   16294:	strb	r0, [fp, #-37]	; 0xffffffdb
   16298:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   1629c:	tst	r0, #1
   162a0:	bne	162b0 <__assert_fail@plt+0x4764>
   162a4:	ldr	r0, [fp, #-12]
   162a8:	cmp	r0, #3
   162ac:	bne	163a8 <__assert_fail@plt+0x485c>
   162b0:	ldr	r0, [fp, #-8]
   162b4:	ldr	r0, [r0, #48]	; 0x30
   162b8:	and	r0, r0, #512	; 0x200
   162bc:	cmp	r0, #0
   162c0:	beq	162d8 <__assert_fail@plt+0x478c>
   162c4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   162c8:	movw	r1, #1030	; 0x406
   162cc:	movw	r2, #3
   162d0:	bl	217c4 <lchmod@@Base+0x7dcc>
   162d4:	str	r0, [fp, #-64]	; 0xffffffc0
   162d8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   162dc:	cmp	r0, #0
   162e0:	blt	16300 <__assert_fail@plt+0x47b4>
   162e4:	ldr	r0, [fp, #-8]
   162e8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   162ec:	ldr	r2, [fp, #-64]	; 0xffffffc0
   162f0:	movw	r3, #0
   162f4:	bl	15c24 <__assert_fail@plt+0x40d8>
   162f8:	cmp	r0, #0
   162fc:	beq	1639c <__assert_fail@plt+0x4850>
   16300:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   16304:	tst	r0, #1
   16308:	beq	16328 <__assert_fail@plt+0x47dc>
   1630c:	ldr	r0, [fp, #-12]
   16310:	cmp	r0, #3
   16314:	bne	16328 <__assert_fail@plt+0x47dc>
   16318:	bl	119b4 <__errno_location@plt>
   1631c:	ldr	r0, [r0]
   16320:	ldr	lr, [fp, #-68]	; 0xffffffbc
   16324:	str	r0, [lr, #32]
   16328:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1632c:	ldrh	r1, [r0, #58]	; 0x3a
   16330:	orr	r1, r1, #1
   16334:	strh	r1, [r0, #58]	; 0x3a
   16338:	movw	r0, #0
   1633c:	strb	r0, [fp, #-37]	; 0xffffffdb
   16340:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16344:	ldr	r0, [r0, #12]
   16348:	bl	11b34 <closedir@plt>
   1634c:	ldr	lr, [fp, #-68]	; 0xffffffbc
   16350:	movw	r1, #0
   16354:	str	r1, [lr, #12]
   16358:	str	r0, [sp, #40]	; 0x28
   1635c:	ldr	r0, [fp, #-8]
   16360:	ldr	r0, [r0, #48]	; 0x30
   16364:	and	r0, r0, #512	; 0x200
   16368:	cmp	r0, #0
   1636c:	beq	1638c <__assert_fail@plt+0x4840>
   16370:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16374:	movw	r1, #0
   16378:	cmp	r1, r0
   1637c:	bgt	1638c <__assert_fail@plt+0x4840>
   16380:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16384:	bl	11b04 <close@plt>
   16388:	str	r0, [sp, #36]	; 0x24
   1638c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16390:	movw	r1, #0
   16394:	str	r1, [r0, #12]
   16398:	b	163a4 <__assert_fail@plt+0x4858>
   1639c:	movw	r0, #1
   163a0:	strb	r0, [fp, #-37]	; 0xffffffdb
   163a4:	b	163a8 <__assert_fail@plt+0x485c>
   163a8:	b	163ac <__assert_fail@plt+0x4860>
   163ac:	ldr	r0, [fp, #-68]	; 0xffffffbc
   163b0:	ldr	r0, [r0, #28]
   163b4:	ldr	r1, [fp, #-68]	; 0xffffffbc
   163b8:	ldr	r1, [r1, #40]	; 0x28
   163bc:	sub	r1, r1, #1
   163c0:	add	r0, r0, r1
   163c4:	ldrb	r0, [r0]
   163c8:	cmp	r0, #47	; 0x2f
   163cc:	bne	163e4 <__assert_fail@plt+0x4898>
   163d0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   163d4:	ldr	r0, [r0, #40]	; 0x28
   163d8:	sub	r0, r0, #1
   163dc:	str	r0, [sp, #32]
   163e0:	b	163f0 <__assert_fail@plt+0x48a4>
   163e4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   163e8:	ldr	r0, [r0, #40]	; 0x28
   163ec:	str	r0, [sp, #32]
   163f0:	ldr	r0, [sp, #32]
   163f4:	str	r0, [fp, #-48]	; 0xffffffd0
   163f8:	ldr	r0, [fp, #-8]
   163fc:	ldr	r0, [r0, #48]	; 0x30
   16400:	and	r0, r0, #4
   16404:	cmp	r0, #0
   16408:	beq	16438 <__assert_fail@plt+0x48ec>
   1640c:	ldr	r0, [fp, #-8]
   16410:	ldr	r0, [r0, #24]
   16414:	ldr	r1, [fp, #-48]	; 0xffffffd0
   16418:	add	r0, r0, r1
   1641c:	str	r0, [fp, #-60]	; 0xffffffc4
   16420:	ldr	r0, [fp, #-60]	; 0xffffffc4
   16424:	add	r1, r0, #1
   16428:	str	r1, [fp, #-60]	; 0xffffffc4
   1642c:	movw	r1, #47	; 0x2f
   16430:	strb	r1, [r0]
   16434:	b	16440 <__assert_fail@plt+0x48f4>
   16438:	movw	r0, #0
   1643c:	str	r0, [fp, #-60]	; 0xffffffc4
   16440:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16444:	add	r0, r0, #1
   16448:	str	r0, [fp, #-48]	; 0xffffffd0
   1644c:	ldr	r0, [fp, #-8]
   16450:	ldr	r0, [r0, #36]	; 0x24
   16454:	ldr	r1, [fp, #-48]	; 0xffffffd0
   16458:	sub	r0, r0, r1
   1645c:	str	r0, [fp, #-52]	; 0xffffffcc
   16460:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16464:	ldr	r0, [r0, #48]	; 0x30
   16468:	add	r0, r0, #1
   1646c:	str	r0, [fp, #-44]	; 0xffffffd4
   16470:	movw	r0, #0
   16474:	strb	r0, [fp, #-38]	; 0xffffffda
   16478:	movw	r0, #0
   1647c:	str	r0, [fp, #-20]	; 0xffffffec
   16480:	str	r0, [fp, #-28]	; 0xffffffe4
   16484:	str	r0, [fp, #-24]	; 0xffffffe8
   16488:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1648c:	ldr	r0, [r0, #12]
   16490:	movw	r1, #0
   16494:	cmp	r0, r1
   16498:	beq	16998 <__assert_fail@plt+0x4e4c>
   1649c:	bl	119b4 <__errno_location@plt>
   164a0:	movw	lr, #0
   164a4:	str	lr, [r0]
   164a8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   164ac:	ldr	r0, [r0, #12]
   164b0:	bl	11a44 <readdir64@plt>
   164b4:	str	r0, [sp, #88]	; 0x58
   164b8:	ldr	r0, [sp, #88]	; 0x58
   164bc:	movw	lr, #0
   164c0:	cmp	r0, lr
   164c4:	bne	1652c <__assert_fail@plt+0x49e0>
   164c8:	bl	119b4 <__errno_location@plt>
   164cc:	ldr	r0, [r0]
   164d0:	cmp	r0, #0
   164d4:	beq	16528 <__assert_fail@plt+0x49dc>
   164d8:	bl	119b4 <__errno_location@plt>
   164dc:	ldr	r0, [r0]
   164e0:	ldr	lr, [fp, #-68]	; 0xffffffbc
   164e4:	str	r0, [lr, #32]
   164e8:	ldrb	r0, [fp, #-69]	; 0xffffffbb
   164ec:	tst	r0, #1
   164f0:	movw	r0, #1
   164f4:	str	r0, [sp, #28]
   164f8:	bne	16510 <__assert_fail@plt+0x49c4>
   164fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16500:	cmp	r0, #0
   16504:	movw	r0, #0
   16508:	movne	r0, #1
   1650c:	str	r0, [sp, #28]
   16510:	ldr	r0, [sp, #28]
   16514:	tst	r0, #1
   16518:	movw	r0, #7
   1651c:	moveq	r0, #4
   16520:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16524:	strh	r0, [r1, #56]	; 0x38
   16528:	b	16998 <__assert_fail@plt+0x4e4c>
   1652c:	ldr	r0, [fp, #-8]
   16530:	ldr	r0, [r0, #48]	; 0x30
   16534:	and	r0, r0, #32
   16538:	cmp	r0, #0
   1653c:	bne	16584 <__assert_fail@plt+0x4a38>
   16540:	ldr	r0, [sp, #88]	; 0x58
   16544:	ldrb	r0, [r0, #19]
   16548:	cmp	r0, #46	; 0x2e
   1654c:	bne	16584 <__assert_fail@plt+0x4a38>
   16550:	ldr	r0, [sp, #88]	; 0x58
   16554:	ldrsb	r0, [r0, #20]
   16558:	cmp	r0, #0
   1655c:	beq	16580 <__assert_fail@plt+0x4a34>
   16560:	ldr	r0, [sp, #88]	; 0x58
   16564:	ldrb	r0, [r0, #20]
   16568:	cmp	r0, #46	; 0x2e
   1656c:	bne	16584 <__assert_fail@plt+0x4a38>
   16570:	ldr	r0, [sp, #88]	; 0x58
   16574:	ldrsb	r0, [r0, #21]
   16578:	cmp	r0, #0
   1657c:	bne	16584 <__assert_fail@plt+0x4a38>
   16580:	b	16488 <__assert_fail@plt+0x493c>
   16584:	ldr	r0, [sp, #88]	; 0x58
   16588:	add	r0, r0, #19
   1658c:	bl	11978 <strlen@plt>
   16590:	str	r0, [fp, #-84]	; 0xffffffac
   16594:	ldr	r0, [fp, #-8]
   16598:	ldr	lr, [sp, #88]	; 0x58
   1659c:	add	r1, lr, #19
   165a0:	ldr	r2, [fp, #-84]	; 0xffffffac
   165a4:	bl	146c4 <__assert_fail@plt+0x2b78>
   165a8:	str	r0, [fp, #-16]
   165ac:	ldr	r0, [fp, #-16]
   165b0:	movw	r1, #0
   165b4:	cmp	r0, r1
   165b8:	bne	165c0 <__assert_fail@plt+0x4a74>
   165bc:	b	16600 <__assert_fail@plt+0x4ab4>
   165c0:	ldr	r0, [fp, #-84]	; 0xffffffac
   165c4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   165c8:	cmp	r0, r1
   165cc:	bcc	166d0 <__assert_fail@plt+0x4b84>
   165d0:	ldr	r0, [fp, #-8]
   165d4:	ldr	r0, [r0, #24]
   165d8:	str	r0, [fp, #-32]	; 0xffffffe0
   165dc:	ldr	r0, [fp, #-8]
   165e0:	ldr	r1, [fp, #-84]	; 0xffffffac
   165e4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   165e8:	add	r1, r1, r2
   165ec:	add	r1, r1, #1
   165f0:	bl	145cc <__assert_fail@plt+0x2a80>
   165f4:	tst	r0, #1
   165f8:	bne	16674 <__assert_fail@plt+0x4b28>
   165fc:	b	16600 <__assert_fail@plt+0x4ab4>
   16600:	bl	119b4 <__errno_location@plt>
   16604:	ldr	r0, [r0]
   16608:	str	r0, [fp, #-36]	; 0xffffffdc
   1660c:	ldr	r0, [fp, #-16]
   16610:	bl	13f4c <__assert_fail@plt+0x2400>
   16614:	ldr	r0, [fp, #-20]	; 0xffffffec
   16618:	bl	14d6c <__assert_fail@plt+0x3220>
   1661c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16620:	ldr	r0, [r0, #12]
   16624:	bl	11b34 <closedir@plt>
   16628:	ldr	lr, [fp, #-68]	; 0xffffffbc
   1662c:	movw	r1, #0
   16630:	str	r1, [lr, #12]
   16634:	str	r0, [sp, #24]
   16638:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1663c:	movw	r1, #7
   16640:	strh	r1, [r0, #56]	; 0x38
   16644:	ldr	r0, [fp, #-8]
   16648:	ldr	r1, [r0, #48]	; 0x30
   1664c:	orr	r1, r1, #8192	; 0x2000
   16650:	str	r1, [r0, #48]	; 0x30
   16654:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16658:	str	r0, [sp, #20]
   1665c:	bl	119b4 <__errno_location@plt>
   16660:	ldr	r1, [sp, #20]
   16664:	str	r1, [r0]
   16668:	movw	r0, #0
   1666c:	str	r0, [fp, #-4]
   16670:	b	16bb4 <__assert_fail@plt+0x5068>
   16674:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16678:	ldr	r1, [fp, #-8]
   1667c:	ldr	r1, [r1, #24]
   16680:	cmp	r0, r1
   16684:	beq	166bc <__assert_fail@plt+0x4b70>
   16688:	movw	r0, #1
   1668c:	strb	r0, [fp, #-38]	; 0xffffffda
   16690:	ldr	r0, [fp, #-8]
   16694:	ldr	r0, [r0, #48]	; 0x30
   16698:	and	r0, r0, #4
   1669c:	cmp	r0, #0
   166a0:	beq	166b8 <__assert_fail@plt+0x4b6c>
   166a4:	ldr	r0, [fp, #-8]
   166a8:	ldr	r0, [r0, #24]
   166ac:	ldr	r1, [fp, #-48]	; 0xffffffd0
   166b0:	add	r0, r0, r1
   166b4:	str	r0, [fp, #-60]	; 0xffffffc4
   166b8:	b	166bc <__assert_fail@plt+0x4b70>
   166bc:	ldr	r0, [fp, #-8]
   166c0:	ldr	r0, [r0, #36]	; 0x24
   166c4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   166c8:	sub	r0, r0, r1
   166cc:	str	r0, [fp, #-52]	; 0xffffffcc
   166d0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   166d4:	ldr	r1, [fp, #-84]	; 0xffffffac
   166d8:	add	r0, r0, r1
   166dc:	str	r0, [fp, #-56]	; 0xffffffc8
   166e0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   166e4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   166e8:	cmp	r0, r1
   166ec:	bcs	16750 <__assert_fail@plt+0x4c04>
   166f0:	ldr	r0, [fp, #-16]
   166f4:	bl	13f4c <__assert_fail@plt+0x2400>
   166f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   166fc:	bl	14d6c <__assert_fail@plt+0x3220>
   16700:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16704:	ldr	r0, [r0, #12]
   16708:	bl	11b34 <closedir@plt>
   1670c:	ldr	lr, [fp, #-68]	; 0xffffffbc
   16710:	movw	r1, #0
   16714:	str	r1, [lr, #12]
   16718:	str	r0, [sp, #16]
   1671c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16720:	movw	r1, #7
   16724:	strh	r1, [r0, #56]	; 0x38
   16728:	ldr	r0, [fp, #-8]
   1672c:	ldr	r1, [r0, #48]	; 0x30
   16730:	orr	r1, r1, #8192	; 0x2000
   16734:	str	r1, [r0, #48]	; 0x30
   16738:	bl	119b4 <__errno_location@plt>
   1673c:	movw	r1, #36	; 0x24
   16740:	str	r1, [r0]
   16744:	movw	r0, #0
   16748:	str	r0, [fp, #-4]
   1674c:	b	16bb4 <__assert_fail@plt+0x5068>
   16750:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16754:	ldr	r1, [fp, #-16]
   16758:	str	r0, [r1, #48]	; 0x30
   1675c:	ldr	r0, [fp, #-8]
   16760:	ldr	r0, [r0]
   16764:	ldr	r1, [fp, #-16]
   16768:	str	r0, [r1, #4]
   1676c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   16770:	ldr	r1, [fp, #-16]
   16774:	str	r0, [r1, #40]	; 0x28
   16778:	ldr	r0, [sp, #88]	; 0x58
   1677c:	ldr	r1, [r0]
   16780:	ldr	r0, [r0, #4]
   16784:	ldr	r2, [fp, #-16]
   16788:	str	r0, [r2, #164]	; 0xa4
   1678c:	str	r1, [r2, #160]	; 0xa0
   16790:	ldr	r0, [fp, #-8]
   16794:	ldr	r0, [r0, #48]	; 0x30
   16798:	and	r0, r0, #4
   1679c:	cmp	r0, #0
   167a0:	beq	167d4 <__assert_fail@plt+0x4c88>
   167a4:	ldr	r0, [fp, #-16]
   167a8:	ldr	r0, [r0, #28]
   167ac:	ldr	r1, [fp, #-16]
   167b0:	str	r0, [r1, #24]
   167b4:	ldr	r0, [fp, #-60]	; 0xffffffc4
   167b8:	ldr	r1, [fp, #-16]
   167bc:	add	r1, r1, #168	; 0xa8
   167c0:	ldr	r2, [fp, #-16]
   167c4:	ldr	r2, [r2, #52]	; 0x34
   167c8:	add	r2, r2, #1
   167cc:	bl	117b0 <memmove@plt>
   167d0:	b	167e4 <__assert_fail@plt+0x4c98>
   167d4:	ldr	r0, [fp, #-16]
   167d8:	add	r0, r0, #168	; 0xa8
   167dc:	ldr	r1, [fp, #-16]
   167e0:	str	r0, [r1, #24]
   167e4:	ldr	r0, [fp, #-8]
   167e8:	ldr	r0, [r0, #44]	; 0x2c
   167ec:	movw	r1, #0
   167f0:	cmp	r0, r1
   167f4:	beq	1680c <__assert_fail@plt+0x4cc0>
   167f8:	ldr	r0, [fp, #-8]
   167fc:	ldr	r0, [r0, #48]	; 0x30
   16800:	and	r0, r0, #1024	; 0x400
   16804:	cmp	r0, #0
   16808:	beq	168e4 <__assert_fail@plt+0x4d98>
   1680c:	ldr	r0, [fp, #-8]
   16810:	ldr	r0, [r0, #48]	; 0x30
   16814:	and	r0, r0, #8
   16818:	cmp	r0, #0
   1681c:	movw	r0, #0
   16820:	str	r0, [sp, #12]
   16824:	beq	1689c <__assert_fail@plt+0x4d50>
   16828:	ldr	r0, [sp, #88]	; 0x58
   1682c:	ldrb	r0, [r0, #18]
   16830:	cmp	r0, #0
   16834:	movw	r0, #0
   16838:	str	r0, [sp, #12]
   1683c:	beq	1689c <__assert_fail@plt+0x4d50>
   16840:	ldr	r0, [sp, #88]	; 0x58
   16844:	ldrb	r0, [r0, #18]
   16848:	cmp	r0, #4
   1684c:	movw	r0, #0
   16850:	str	r0, [sp, #12]
   16854:	beq	1689c <__assert_fail@plt+0x4d50>
   16858:	ldr	r0, [fp, #-8]
   1685c:	ldr	r0, [r0, #48]	; 0x30
   16860:	and	r0, r0, #16
   16864:	cmp	r0, #0
   16868:	movw	r0, #1
   1686c:	str	r0, [sp, #8]
   16870:	bne	16894 <__assert_fail@plt+0x4d48>
   16874:	ldr	r0, [sp, #88]	; 0x58
   16878:	ldrb	r0, [r0, #18]
   1687c:	cmp	r0, #10
   16880:	movw	r0, #0
   16884:	moveq	r0, #1
   16888:	mvn	r1, #0
   1688c:	eor	r0, r0, r1
   16890:	str	r0, [sp, #8]
   16894:	ldr	r0, [sp, #8]
   16898:	str	r0, [sp, #12]
   1689c:	ldr	r0, [sp, #12]
   168a0:	and	r0, r0, #1
   168a4:	strb	r0, [sp, #87]	; 0x57
   168a8:	ldr	r0, [fp, #-16]
   168ac:	movw	r1, #11
   168b0:	strh	r1, [r0, #56]	; 0x38
   168b4:	ldr	r0, [fp, #-16]
   168b8:	add	r0, r0, #64	; 0x40
   168bc:	ldr	r1, [sp, #88]	; 0x58
   168c0:	ldrb	r1, [r1, #18]
   168c4:	bl	17454 <__assert_fail@plt+0x5908>
   168c8:	ldr	r0, [fp, #-16]
   168cc:	ldrb	r1, [sp, #87]	; 0x57
   168d0:	mvn	lr, #0
   168d4:	eor	r1, r1, lr
   168d8:	and	r1, r1, #1
   168dc:	bl	147bc <__assert_fail@plt+0x2c70>
   168e0:	b	16900 <__assert_fail@plt+0x4db4>
   168e4:	ldr	r0, [fp, #-8]
   168e8:	ldr	r1, [fp, #-16]
   168ec:	movw	r2, #0
   168f0:	and	r2, r2, #1
   168f4:	bl	14814 <__assert_fail@plt+0x2cc8>
   168f8:	ldr	r1, [fp, #-16]
   168fc:	strh	r0, [r1, #56]	; 0x38
   16900:	ldr	r0, [fp, #-16]
   16904:	movw	r1, #0
   16908:	str	r1, [r0, #8]
   1690c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16910:	cmp	r0, r1
   16914:	bne	16928 <__assert_fail@plt+0x4ddc>
   16918:	ldr	r0, [fp, #-16]
   1691c:	str	r0, [fp, #-28]	; 0xffffffe4
   16920:	str	r0, [fp, #-20]	; 0xffffffec
   16924:	b	1693c <__assert_fail@plt+0x4df0>
   16928:	ldr	r0, [fp, #-16]
   1692c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   16930:	str	r0, [r1, #8]
   16934:	ldr	r0, [fp, #-16]
   16938:	str	r0, [fp, #-28]	; 0xffffffe4
   1693c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16940:	movw	r1, #10000	; 0x2710
   16944:	cmp	r0, r1
   16948:	bne	16974 <__assert_fail@plt+0x4e28>
   1694c:	ldr	r0, [fp, #-8]
   16950:	ldr	r0, [r0, #44]	; 0x2c
   16954:	movw	r1, #0
   16958:	cmp	r0, r1
   1695c:	bne	16974 <__assert_fail@plt+0x4e28>
   16960:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16964:	ldr	r1, [fp, #-64]	; 0xffffffc0
   16968:	bl	17524 <__assert_fail@plt+0x59d8>
   1696c:	and	r0, r0, #1
   16970:	strb	r0, [fp, #-70]	; 0xffffffba
   16974:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16978:	add	r0, r0, #1
   1697c:	str	r0, [fp, #-24]	; 0xffffffe8
   16980:	ldr	r0, [fp, #-76]	; 0xffffffb4
   16984:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16988:	cmp	r0, r1
   1698c:	bhi	16994 <__assert_fail@plt+0x4e48>
   16990:	b	169d4 <__assert_fail@plt+0x4e88>
   16994:	b	16488 <__assert_fail@plt+0x493c>
   16998:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1699c:	ldr	r0, [r0, #12]
   169a0:	movw	r1, #0
   169a4:	cmp	r0, r1
   169a8:	beq	169d0 <__assert_fail@plt+0x4e84>
   169ac:	b	169b0 <__assert_fail@plt+0x4e64>
   169b0:	ldr	r0, [fp, #-68]	; 0xffffffbc
   169b4:	ldr	r0, [r0, #12]
   169b8:	bl	11b34 <closedir@plt>
   169bc:	ldr	lr, [fp, #-68]	; 0xffffffbc
   169c0:	movw	r1, #0
   169c4:	str	r1, [lr, #12]
   169c8:	str	r0, [sp, #4]
   169cc:	b	169d0 <__assert_fail@plt+0x4e84>
   169d0:	b	169d4 <__assert_fail@plt+0x4e88>
   169d4:	ldrb	r0, [fp, #-38]	; 0xffffffda
   169d8:	tst	r0, #1
   169dc:	beq	169ec <__assert_fail@plt+0x4ea0>
   169e0:	ldr	r0, [fp, #-8]
   169e4:	ldr	r1, [fp, #-20]	; 0xffffffec
   169e8:	bl	175b8 <__assert_fail@plt+0x5a6c>
   169ec:	ldr	r0, [fp, #-8]
   169f0:	ldr	r0, [r0, #48]	; 0x30
   169f4:	and	r0, r0, #4
   169f8:	cmp	r0, #0
   169fc:	beq	16a3c <__assert_fail@plt+0x4ef0>
   16a00:	ldr	r0, [fp, #-48]	; 0xffffffd0
   16a04:	ldr	r1, [fp, #-8]
   16a08:	ldr	r1, [r1, #36]	; 0x24
   16a0c:	cmp	r0, r1
   16a10:	beq	16a20 <__assert_fail@plt+0x4ed4>
   16a14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a18:	cmp	r0, #0
   16a1c:	bne	16a30 <__assert_fail@plt+0x4ee4>
   16a20:	ldr	r0, [fp, #-60]	; 0xffffffc4
   16a24:	mvn	r1, #0
   16a28:	add	r0, r0, r1
   16a2c:	str	r0, [fp, #-60]	; 0xffffffc4
   16a30:	ldr	r0, [fp, #-60]	; 0xffffffc4
   16a34:	movw	r1, #0
   16a38:	strb	r1, [r0]
   16a3c:	ldrb	r0, [fp, #-69]	; 0xffffffbb
   16a40:	tst	r0, #1
   16a44:	bne	16ae4 <__assert_fail@plt+0x4f98>
   16a48:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   16a4c:	tst	r0, #1
   16a50:	beq	16ae4 <__assert_fail@plt+0x4f98>
   16a54:	ldr	r0, [fp, #-12]
   16a58:	cmp	r0, #1
   16a5c:	beq	16a6c <__assert_fail@plt+0x4f20>
   16a60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a64:	cmp	r0, #0
   16a68:	bne	16ae4 <__assert_fail@plt+0x4f98>
   16a6c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16a70:	ldr	r0, [r0, #48]	; 0x30
   16a74:	cmp	r0, #0
   16a78:	bne	16a90 <__assert_fail@plt+0x4f44>
   16a7c:	ldr	r0, [fp, #-8]
   16a80:	bl	16bc4 <__assert_fail@plt+0x5078>
   16a84:	cmp	r0, #0
   16a88:	bne	16ab4 <__assert_fail@plt+0x4f68>
   16a8c:	b	16ae4 <__assert_fail@plt+0x4f98>
   16a90:	ldr	r0, [fp, #-8]
   16a94:	ldr	r1, [fp, #-68]	; 0xffffffbc
   16a98:	ldr	r1, [r1, #4]
   16a9c:	mvn	r2, #0
   16aa0:	movw	r3, #17880	; 0x45d8
   16aa4:	movt	r3, #2
   16aa8:	bl	15c24 <__assert_fail@plt+0x40d8>
   16aac:	cmp	r0, #0
   16ab0:	beq	16ae4 <__assert_fail@plt+0x4f98>
   16ab4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16ab8:	movw	r1, #7
   16abc:	strh	r1, [r0, #56]	; 0x38
   16ac0:	ldr	r0, [fp, #-8]
   16ac4:	ldr	r1, [r0, #48]	; 0x30
   16ac8:	orr	r1, r1, #8192	; 0x2000
   16acc:	str	r1, [r0, #48]	; 0x30
   16ad0:	ldr	r0, [fp, #-20]	; 0xffffffec
   16ad4:	bl	14d6c <__assert_fail@plt+0x3220>
   16ad8:	movw	r0, #0
   16adc:	str	r0, [fp, #-4]
   16ae0:	b	16bb4 <__assert_fail@plt+0x5068>
   16ae4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ae8:	cmp	r0, #0
   16aec:	bne	16b3c <__assert_fail@plt+0x4ff0>
   16af0:	ldr	r0, [fp, #-12]
   16af4:	cmp	r0, #3
   16af8:	bne	16b28 <__assert_fail@plt+0x4fdc>
   16afc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16b00:	ldrh	r0, [r0, #56]	; 0x38
   16b04:	cmp	r0, #4
   16b08:	beq	16b28 <__assert_fail@plt+0x4fdc>
   16b0c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16b10:	ldrh	r0, [r0, #56]	; 0x38
   16b14:	cmp	r0, #7
   16b18:	beq	16b28 <__assert_fail@plt+0x4fdc>
   16b1c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   16b20:	movw	r1, #6
   16b24:	strh	r1, [r0, #56]	; 0x38
   16b28:	ldr	r0, [fp, #-20]	; 0xffffffec
   16b2c:	bl	14d6c <__assert_fail@plt+0x3220>
   16b30:	movw	r0, #0
   16b34:	str	r0, [fp, #-4]
   16b38:	b	16bb4 <__assert_fail@plt+0x5068>
   16b3c:	ldrb	r0, [fp, #-70]	; 0xffffffba
   16b40:	tst	r0, #1
   16b44:	beq	16b78 <__assert_fail@plt+0x502c>
   16b48:	ldr	r0, [fp, #-8]
   16b4c:	movw	r1, #30452	; 0x76f4
   16b50:	movt	r1, #1
   16b54:	str	r1, [r0, #44]	; 0x2c
   16b58:	ldr	r0, [fp, #-8]
   16b5c:	ldr	r1, [fp, #-20]	; 0xffffffec
   16b60:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16b64:	bl	14a2c <__assert_fail@plt+0x2ee0>
   16b68:	str	r0, [fp, #-20]	; 0xffffffec
   16b6c:	ldr	r0, [fp, #-8]
   16b70:	movw	r1, #0
   16b74:	str	r1, [r0, #44]	; 0x2c
   16b78:	ldr	r0, [fp, #-8]
   16b7c:	ldr	r0, [r0, #44]	; 0x2c
   16b80:	movw	r1, #0
   16b84:	cmp	r0, r1
   16b88:	beq	16bac <__assert_fail@plt+0x5060>
   16b8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16b90:	cmp	r0, #1
   16b94:	bls	16bac <__assert_fail@plt+0x5060>
   16b98:	ldr	r0, [fp, #-8]
   16b9c:	ldr	r1, [fp, #-20]	; 0xffffffec
   16ba0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16ba4:	bl	14a2c <__assert_fail@plt+0x2ee0>
   16ba8:	str	r0, [fp, #-20]	; 0xffffffec
   16bac:	ldr	r0, [fp, #-20]	; 0xffffffec
   16bb0:	str	r0, [fp, #-4]
   16bb4:	ldr	r0, [fp, #-4]
   16bb8:	mov	sp, fp
   16bbc:	pop	{fp, pc}
   16bc0:	andeq	r8, r1, r0, lsr #13
   16bc4:	push	{fp, lr}
   16bc8:	mov	fp, sp
   16bcc:	sub	sp, sp, #32
   16bd0:	str	r0, [fp, #-4]
   16bd4:	ldr	r0, [fp, #-4]
   16bd8:	ldr	r0, [r0, #48]	; 0x30
   16bdc:	and	r0, r0, #4
   16be0:	cmp	r0, #0
   16be4:	movw	r0, #0
   16be8:	str	r0, [fp, #-12]
   16bec:	bne	16cb0 <__assert_fail@plt+0x5164>
   16bf0:	ldr	r0, [fp, #-4]
   16bf4:	ldr	r0, [r0, #48]	; 0x30
   16bf8:	and	r0, r0, #512	; 0x200
   16bfc:	cmp	r0, #0
   16c00:	beq	16c64 <__assert_fail@plt+0x5118>
   16c04:	ldr	r0, [fp, #-4]
   16c08:	ldr	r1, [fp, #-4]
   16c0c:	ldr	r1, [r1, #48]	; 0x30
   16c10:	and	r1, r1, #512	; 0x200
   16c14:	cmp	r1, #0
   16c18:	str	r0, [sp, #16]
   16c1c:	beq	16c2c <__assert_fail@plt+0x50e0>
   16c20:	mvn	r0, #99	; 0x63
   16c24:	str	r0, [sp, #12]
   16c28:	b	16c38 <__assert_fail@plt+0x50ec>
   16c2c:	ldr	r0, [fp, #-4]
   16c30:	ldr	r0, [r0, #28]
   16c34:	str	r0, [sp, #12]
   16c38:	ldr	r0, [sp, #12]
   16c3c:	ldr	r1, [sp, #16]
   16c40:	str	r0, [sp, #8]
   16c44:	mov	r0, r1
   16c48:	ldr	r1, [sp, #8]
   16c4c:	movw	r2, #1
   16c50:	and	r2, r2, #1
   16c54:	bl	16f14 <__assert_fail@plt+0x53c8>
   16c58:	movw	r0, #0
   16c5c:	str	r0, [sp, #4]
   16c60:	b	16c9c <__assert_fail@plt+0x5150>
   16c64:	ldr	r0, [fp, #-4]
   16c68:	ldr	r0, [r0, #48]	; 0x30
   16c6c:	and	r0, r0, #512	; 0x200
   16c70:	cmp	r0, #0
   16c74:	beq	16c84 <__assert_fail@plt+0x5138>
   16c78:	mvn	r0, #99	; 0x63
   16c7c:	str	r0, [sp]
   16c80:	b	16c90 <__assert_fail@plt+0x5144>
   16c84:	ldr	r0, [fp, #-4]
   16c88:	ldr	r0, [r0, #28]
   16c8c:	str	r0, [sp]
   16c90:	ldr	r0, [sp]
   16c94:	bl	11a74 <fchdir@plt>
   16c98:	str	r0, [sp, #4]
   16c9c:	ldr	r0, [sp, #4]
   16ca0:	cmp	r0, #0
   16ca4:	movw	r0, #0
   16ca8:	movne	r0, #1
   16cac:	str	r0, [fp, #-12]
   16cb0:	ldr	r0, [fp, #-12]
   16cb4:	and	r0, r0, #1
   16cb8:	str	r0, [fp, #-8]
   16cbc:	ldr	r0, [fp, #-4]
   16cc0:	add	r0, r0, #60	; 0x3c
   16cc4:	bl	14fdc <__assert_fail@plt+0x3490>
   16cc8:	ldr	r0, [fp, #-8]
   16ccc:	mov	sp, fp
   16cd0:	pop	{fp, pc}
   16cd4:	push	{fp, lr}
   16cd8:	mov	fp, sp
   16cdc:	sub	sp, sp, #16
   16ce0:	str	r0, [fp, #-4]
   16ce4:	str	r1, [sp, #8]
   16ce8:	ldr	r0, [sp, #8]
   16cec:	ldr	r0, [r0, #52]	; 0x34
   16cf0:	ldr	r1, [sp, #8]
   16cf4:	str	r0, [r1, #40]	; 0x28
   16cf8:	str	r0, [sp, #4]
   16cfc:	ldr	r0, [fp, #-4]
   16d00:	ldr	r0, [r0, #24]
   16d04:	ldr	r1, [sp, #8]
   16d08:	add	r1, r1, #168	; 0xa8
   16d0c:	ldr	r2, [sp, #4]
   16d10:	add	r2, r2, #1
   16d14:	bl	117b0 <memmove@plt>
   16d18:	ldr	r0, [sp, #8]
   16d1c:	add	r0, r0, #168	; 0xa8
   16d20:	movw	r1, #47	; 0x2f
   16d24:	bl	11a20 <strrchr@plt>
   16d28:	str	r0, [sp]
   16d2c:	movw	r1, #0
   16d30:	cmp	r0, r1
   16d34:	beq	16d94 <__assert_fail@plt+0x5248>
   16d38:	ldr	r0, [sp]
   16d3c:	ldr	r1, [sp, #8]
   16d40:	add	r1, r1, #168	; 0xa8
   16d44:	cmp	r0, r1
   16d48:	bne	16d5c <__assert_fail@plt+0x5210>
   16d4c:	ldr	r0, [sp]
   16d50:	ldrb	r0, [r0, #1]
   16d54:	cmp	r0, #0
   16d58:	beq	16d94 <__assert_fail@plt+0x5248>
   16d5c:	ldr	r0, [sp]
   16d60:	add	r0, r0, #1
   16d64:	str	r0, [sp]
   16d68:	bl	11978 <strlen@plt>
   16d6c:	str	r0, [sp, #4]
   16d70:	ldr	r0, [sp, #8]
   16d74:	add	r0, r0, #168	; 0xa8
   16d78:	ldr	r1, [sp]
   16d7c:	ldr	lr, [sp, #4]
   16d80:	add	r2, lr, #1
   16d84:	bl	117b0 <memmove@plt>
   16d88:	ldr	r0, [sp, #4]
   16d8c:	ldr	r1, [sp, #8]
   16d90:	str	r0, [r1, #52]	; 0x34
   16d94:	ldr	r0, [fp, #-4]
   16d98:	ldr	r0, [r0, #24]
   16d9c:	ldr	r1, [sp, #8]
   16da0:	str	r0, [r1, #28]
   16da4:	ldr	r1, [sp, #8]
   16da8:	str	r0, [r1, #24]
   16dac:	mov	sp, fp
   16db0:	pop	{fp, pc}
   16db4:	push	{fp, lr}
   16db8:	mov	fp, sp
   16dbc:	sub	sp, sp, #24
   16dc0:	str	r0, [fp, #-8]
   16dc4:	str	r1, [sp, #12]
   16dc8:	ldr	r0, [fp, #-8]
   16dcc:	ldr	r0, [r0, #48]	; 0x30
   16dd0:	movw	r1, #258	; 0x102
   16dd4:	and	r0, r0, r1
   16dd8:	cmp	r0, #0
   16ddc:	beq	16ec0 <__assert_fail@plt+0x5374>
   16de0:	ldr	r0, [sp, #12]
   16de4:	add	r0, r0, #64	; 0x40
   16de8:	str	r0, [sp, #8]
   16dec:	movw	r0, #24
   16df0:	bl	20e30 <lchmod@@Base+0x7438>
   16df4:	str	r0, [sp, #4]
   16df8:	ldr	r0, [sp, #4]
   16dfc:	movw	lr, #0
   16e00:	cmp	r0, lr
   16e04:	bne	16e18 <__assert_fail@plt+0x52cc>
   16e08:	movw	r0, #0
   16e0c:	and	r0, r0, #1
   16e10:	strb	r0, [fp, #-1]
   16e14:	b	16f04 <__assert_fail@plt+0x53b8>
   16e18:	ldr	r0, [sp, #8]
   16e1c:	ldr	r1, [r0]
   16e20:	ldr	r0, [r0, #4]
   16e24:	ldr	r2, [sp, #4]
   16e28:	str	r0, [r2, #4]
   16e2c:	str	r1, [r2]
   16e30:	ldr	r0, [sp, #8]
   16e34:	ldr	r1, [r0, #96]	; 0x60
   16e38:	ldr	r0, [r0, #100]	; 0x64
   16e3c:	ldr	r2, [sp, #4]
   16e40:	str	r0, [r2, #12]
   16e44:	str	r1, [r2, #8]
   16e48:	ldr	r0, [sp, #12]
   16e4c:	ldr	r1, [sp, #4]
   16e50:	str	r0, [r1, #16]
   16e54:	ldr	r0, [fp, #-8]
   16e58:	ldr	r0, [r0, #56]	; 0x38
   16e5c:	ldr	r1, [sp, #4]
   16e60:	bl	19270 <__assert_fail@plt+0x7724>
   16e64:	str	r0, [sp]
   16e68:	ldr	r0, [sp]
   16e6c:	ldr	r1, [sp, #4]
   16e70:	cmp	r0, r1
   16e74:	beq	16ebc <__assert_fail@plt+0x5370>
   16e78:	ldr	r0, [sp, #4]
   16e7c:	bl	13f4c <__assert_fail@plt+0x2400>
   16e80:	ldr	r0, [sp]
   16e84:	movw	lr, #0
   16e88:	cmp	r0, lr
   16e8c:	bne	16ea0 <__assert_fail@plt+0x5354>
   16e90:	movw	r0, #0
   16e94:	and	r0, r0, #1
   16e98:	strb	r0, [fp, #-1]
   16e9c:	b	16f04 <__assert_fail@plt+0x53b8>
   16ea0:	ldr	r0, [sp]
   16ea4:	ldr	r0, [r0, #16]
   16ea8:	ldr	r1, [sp, #12]
   16eac:	str	r0, [r1]
   16eb0:	ldr	r0, [sp, #12]
   16eb4:	movw	r1, #2
   16eb8:	strh	r1, [r0, #56]	; 0x38
   16ebc:	b	16ef8 <__assert_fail@plt+0x53ac>
   16ec0:	ldr	r0, [fp, #-8]
   16ec4:	ldr	r0, [r0, #56]	; 0x38
   16ec8:	ldr	r1, [sp, #12]
   16ecc:	add	r1, r1, #64	; 0x40
   16ed0:	bl	21518 <lchmod@@Base+0x7b20>
   16ed4:	tst	r0, #1
   16ed8:	beq	16ef4 <__assert_fail@plt+0x53a8>
   16edc:	ldr	r0, [sp, #12]
   16ee0:	ldr	r1, [sp, #12]
   16ee4:	str	r0, [r1]
   16ee8:	ldr	r0, [sp, #12]
   16eec:	movw	r1, #2
   16ef0:	strh	r1, [r0, #56]	; 0x38
   16ef4:	b	16ef8 <__assert_fail@plt+0x53ac>
   16ef8:	movw	r0, #1
   16efc:	and	r0, r0, #1
   16f00:	strb	r0, [fp, #-1]
   16f04:	ldrb	r0, [fp, #-1]
   16f08:	and	r0, r0, #1
   16f0c:	mov	sp, fp
   16f10:	pop	{fp, pc}
   16f14:	push	{fp, lr}
   16f18:	mov	fp, sp
   16f1c:	sub	sp, sp, #32
   16f20:	str	r0, [fp, #-4]
   16f24:	str	r1, [fp, #-8]
   16f28:	and	r0, r2, #1
   16f2c:	strb	r0, [fp, #-9]
   16f30:	ldr	r0, [fp, #-4]
   16f34:	ldr	r0, [r0, #32]
   16f38:	str	r0, [sp, #16]
   16f3c:	ldr	r0, [sp, #16]
   16f40:	ldr	r1, [fp, #-8]
   16f44:	cmp	r0, r1
   16f48:	bne	16f5c <__assert_fail@plt+0x5410>
   16f4c:	ldr	r0, [sp, #16]
   16f50:	cmn	r0, #100	; 0x64
   16f54:	beq	16f5c <__assert_fail@plt+0x5410>
   16f58:	bl	11af8 <abort@plt>
   16f5c:	b	16f60 <__assert_fail@plt+0x5414>
   16f60:	ldrb	r0, [fp, #-9]
   16f64:	tst	r0, #1
   16f68:	beq	16fa0 <__assert_fail@plt+0x5454>
   16f6c:	ldr	r0, [fp, #-4]
   16f70:	add	r0, r0, #60	; 0x3c
   16f74:	ldr	r1, [sp, #16]
   16f78:	bl	198ac <__assert_fail@plt+0x7d60>
   16f7c:	str	r0, [sp, #12]
   16f80:	ldr	r0, [sp, #12]
   16f84:	movw	r1, #0
   16f88:	cmp	r1, r0
   16f8c:	bgt	16f9c <__assert_fail@plt+0x5450>
   16f90:	ldr	r0, [sp, #12]
   16f94:	bl	11b04 <close@plt>
   16f98:	str	r0, [sp, #8]
   16f9c:	b	16fd8 <__assert_fail@plt+0x548c>
   16fa0:	ldr	r0, [fp, #-4]
   16fa4:	ldr	r0, [r0, #48]	; 0x30
   16fa8:	and	r0, r0, #4
   16fac:	cmp	r0, #0
   16fb0:	bne	16fd4 <__assert_fail@plt+0x5488>
   16fb4:	ldr	r0, [sp, #16]
   16fb8:	movw	r1, #0
   16fbc:	cmp	r1, r0
   16fc0:	bgt	16fd0 <__assert_fail@plt+0x5484>
   16fc4:	ldr	r0, [sp, #16]
   16fc8:	bl	11b04 <close@plt>
   16fcc:	str	r0, [sp, #4]
   16fd0:	b	16fd4 <__assert_fail@plt+0x5488>
   16fd4:	b	16fd8 <__assert_fail@plt+0x548c>
   16fd8:	ldr	r0, [fp, #-8]
   16fdc:	ldr	r1, [fp, #-4]
   16fe0:	str	r0, [r1, #32]
   16fe4:	mov	sp, fp
   16fe8:	pop	{fp, pc}
   16fec:	push	{fp, lr}
   16ff0:	mov	fp, sp
   16ff4:	sub	sp, sp, #16
   16ff8:	str	r0, [sp, #8]
   16ffc:	str	r1, [sp, #4]
   17000:	str	r2, [sp]
   17004:	ldr	r0, [sp]
   17008:	cmp	r0, #0
   1700c:	beq	17058 <__assert_fail@plt+0x550c>
   17010:	ldr	r0, [sp]
   17014:	cmp	r0, #1
   17018:	beq	17058 <__assert_fail@plt+0x550c>
   1701c:	ldr	r0, [sp]
   17020:	cmp	r0, #2
   17024:	beq	17058 <__assert_fail@plt+0x550c>
   17028:	ldr	r0, [sp]
   1702c:	cmp	r0, #3
   17030:	beq	17058 <__assert_fail@plt+0x550c>
   17034:	ldr	r0, [sp]
   17038:	cmp	r0, #4
   1703c:	beq	17058 <__assert_fail@plt+0x550c>
   17040:	bl	119b4 <__errno_location@plt>
   17044:	movw	lr, #22
   17048:	str	lr, [r0]
   1704c:	movw	r0, #1
   17050:	str	r0, [fp, #-4]
   17054:	b	1706c <__assert_fail@plt+0x5520>
   17058:	ldr	r0, [sp]
   1705c:	ldr	r1, [sp, #4]
   17060:	strh	r0, [r1, #60]	; 0x3c
   17064:	movw	r0, #0
   17068:	str	r0, [fp, #-4]
   1706c:	ldr	r0, [fp, #-4]
   17070:	mov	sp, fp
   17074:	pop	{fp, pc}
   17078:	push	{fp, lr}
   1707c:	mov	fp, sp
   17080:	sub	sp, sp, #40	; 0x28
   17084:	str	r0, [fp, #-8]
   17088:	str	r1, [fp, #-12]
   1708c:	ldr	r0, [fp, #-12]
   17090:	cmp	r0, #0
   17094:	beq	170bc <__assert_fail@plt+0x5570>
   17098:	ldr	r0, [fp, #-12]
   1709c:	cmp	r0, #4096	; 0x1000
   170a0:	beq	170bc <__assert_fail@plt+0x5570>
   170a4:	bl	119b4 <__errno_location@plt>
   170a8:	movw	lr, #22
   170ac:	str	lr, [r0]
   170b0:	movw	r0, #0
   170b4:	str	r0, [fp, #-4]
   170b8:	b	172a4 <__assert_fail@plt+0x5758>
   170bc:	ldr	r0, [fp, #-8]
   170c0:	ldr	r0, [r0]
   170c4:	str	r0, [fp, #-16]
   170c8:	bl	119b4 <__errno_location@plt>
   170cc:	movw	lr, #0
   170d0:	str	lr, [r0]
   170d4:	ldr	r0, [fp, #-8]
   170d8:	ldr	r0, [r0, #48]	; 0x30
   170dc:	and	r0, r0, #8192	; 0x2000
   170e0:	cmp	r0, #0
   170e4:	beq	170f4 <__assert_fail@plt+0x55a8>
   170e8:	movw	r0, #0
   170ec:	str	r0, [fp, #-4]
   170f0:	b	172a4 <__assert_fail@plt+0x5758>
   170f4:	ldr	r0, [fp, #-16]
   170f8:	ldrh	r0, [r0, #56]	; 0x38
   170fc:	cmp	r0, #9
   17100:	bne	17114 <__assert_fail@plt+0x55c8>
   17104:	ldr	r0, [fp, #-16]
   17108:	ldr	r0, [r0, #8]
   1710c:	str	r0, [fp, #-4]
   17110:	b	172a4 <__assert_fail@plt+0x5758>
   17114:	ldr	r0, [fp, #-16]
   17118:	ldrh	r0, [r0, #56]	; 0x38
   1711c:	cmp	r0, #1
   17120:	beq	17130 <__assert_fail@plt+0x55e4>
   17124:	movw	r0, #0
   17128:	str	r0, [fp, #-4]
   1712c:	b	172a4 <__assert_fail@plt+0x5758>
   17130:	ldr	r0, [fp, #-8]
   17134:	ldr	r0, [r0, #4]
   17138:	movw	r1, #0
   1713c:	cmp	r0, r1
   17140:	beq	17150 <__assert_fail@plt+0x5604>
   17144:	ldr	r0, [fp, #-8]
   17148:	ldr	r0, [r0, #4]
   1714c:	bl	14d6c <__assert_fail@plt+0x3220>
   17150:	ldr	r0, [fp, #-12]
   17154:	cmp	r0, #4096	; 0x1000
   17158:	bne	17178 <__assert_fail@plt+0x562c>
   1715c:	ldr	r0, [fp, #-8]
   17160:	ldr	r1, [r0, #48]	; 0x30
   17164:	orr	r1, r1, #4096	; 0x1000
   17168:	str	r1, [r0, #48]	; 0x30
   1716c:	movw	r0, #2
   17170:	str	r0, [fp, #-12]
   17174:	b	17180 <__assert_fail@plt+0x5634>
   17178:	movw	r0, #1
   1717c:	str	r0, [fp, #-12]
   17180:	ldr	r0, [fp, #-16]
   17184:	ldr	r0, [r0, #48]	; 0x30
   17188:	cmp	r0, #0
   1718c:	bne	171b8 <__assert_fail@plt+0x566c>
   17190:	ldr	r0, [fp, #-16]
   17194:	ldr	r0, [r0, #24]
   17198:	ldrb	r0, [r0]
   1719c:	cmp	r0, #47	; 0x2f
   171a0:	beq	171b8 <__assert_fail@plt+0x566c>
   171a4:	ldr	r0, [fp, #-8]
   171a8:	ldr	r0, [r0, #48]	; 0x30
   171ac:	and	r0, r0, #4
   171b0:	cmp	r0, #0
   171b4:	beq	171d4 <__assert_fail@plt+0x5688>
   171b8:	ldr	r0, [fp, #-8]
   171bc:	ldr	r1, [fp, #-12]
   171c0:	bl	15ee8 <__assert_fail@plt+0x439c>
   171c4:	ldr	r1, [fp, #-8]
   171c8:	str	r0, [r1, #4]
   171cc:	str	r0, [fp, #-4]
   171d0:	b	172a4 <__assert_fail@plt+0x5758>
   171d4:	ldr	r0, [fp, #-8]
   171d8:	movw	r1, #17881	; 0x45d9
   171dc:	movt	r1, #2
   171e0:	bl	14cd0 <__assert_fail@plt+0x3184>
   171e4:	str	r0, [sp, #20]
   171e8:	cmp	r0, #0
   171ec:	bge	17204 <__assert_fail@plt+0x56b8>
   171f0:	ldr	r0, [fp, #-8]
   171f4:	movw	r1, #0
   171f8:	str	r1, [r0, #4]
   171fc:	str	r1, [fp, #-4]
   17200:	b	172a4 <__assert_fail@plt+0x5758>
   17204:	ldr	r0, [fp, #-8]
   17208:	ldr	r1, [fp, #-12]
   1720c:	bl	15ee8 <__assert_fail@plt+0x439c>
   17210:	ldr	r1, [fp, #-8]
   17214:	str	r0, [r1, #4]
   17218:	ldr	r0, [fp, #-8]
   1721c:	ldr	r0, [r0, #48]	; 0x30
   17220:	and	r0, r0, #512	; 0x200
   17224:	cmp	r0, #0
   17228:	beq	17244 <__assert_fail@plt+0x56f8>
   1722c:	ldr	r0, [fp, #-8]
   17230:	ldr	r1, [sp, #20]
   17234:	movw	r2, #1
   17238:	and	r2, r2, #1
   1723c:	bl	16f14 <__assert_fail@plt+0x53c8>
   17240:	b	17298 <__assert_fail@plt+0x574c>
   17244:	ldr	r0, [sp, #20]
   17248:	bl	11a74 <fchdir@plt>
   1724c:	cmp	r0, #0
   17250:	beq	1728c <__assert_fail@plt+0x5740>
   17254:	bl	119b4 <__errno_location@plt>
   17258:	ldr	r0, [r0]
   1725c:	str	r0, [sp, #16]
   17260:	ldr	r0, [sp, #20]
   17264:	bl	11b04 <close@plt>
   17268:	ldr	lr, [sp, #16]
   1726c:	str	r0, [sp, #12]
   17270:	str	lr, [sp, #8]
   17274:	bl	119b4 <__errno_location@plt>
   17278:	ldr	lr, [sp, #8]
   1727c:	str	lr, [r0]
   17280:	movw	r0, #0
   17284:	str	r0, [fp, #-4]
   17288:	b	172a4 <__assert_fail@plt+0x5758>
   1728c:	ldr	r0, [sp, #20]
   17290:	bl	11b04 <close@plt>
   17294:	str	r0, [sp, #4]
   17298:	ldr	r0, [fp, #-8]
   1729c:	ldr	r0, [r0, #4]
   172a0:	str	r0, [fp, #-4]
   172a4:	ldr	r0, [fp, #-4]
   172a8:	mov	sp, fp
   172ac:	pop	{fp, pc}
   172b0:	push	{fp, lr}
   172b4:	mov	fp, sp
   172b8:	sub	sp, sp, #24
   172bc:	str	r0, [fp, #-4]
   172c0:	str	r1, [fp, #-8]
   172c4:	ldr	r0, [fp, #-4]
   172c8:	str	r0, [sp, #12]
   172cc:	ldr	r0, [sp, #12]
   172d0:	ldr	r1, [r0, #8]
   172d4:	ldr	r0, [r0, #12]
   172d8:	ldr	r2, [fp, #-8]
   172dc:	mov	r3, #0
   172e0:	str	r0, [sp, #8]
   172e4:	mov	r0, r1
   172e8:	ldr	r1, [sp, #8]
   172ec:	bl	23e00 <lchmod@@Base+0xa408>
   172f0:	str	r0, [sp, #4]
   172f4:	mov	r0, r2
   172f8:	str	r1, [sp]
   172fc:	mov	sp, fp
   17300:	pop	{fp, pc}
   17304:	sub	sp, sp, #20
   17308:	str	r0, [sp, #16]
   1730c:	str	r1, [sp, #12]
   17310:	ldr	r0, [sp, #16]
   17314:	str	r0, [sp, #8]
   17318:	ldr	r0, [sp, #12]
   1731c:	str	r0, [sp, #4]
   17320:	ldr	r0, [sp, #8]
   17324:	ldr	r1, [r0, #8]
   17328:	ldr	r0, [r0, #12]
   1732c:	ldr	r2, [sp, #4]
   17330:	ldr	r3, [r2, #8]
   17334:	ldr	r2, [r2, #12]
   17338:	eor	r0, r0, r2
   1733c:	eor	r1, r1, r3
   17340:	orr	r0, r1, r0
   17344:	mov	r1, #0
   17348:	cmp	r0, #0
   1734c:	str	r1, [sp]
   17350:	bne	17388 <__assert_fail@plt+0x583c>
   17354:	b	17358 <__assert_fail@plt+0x580c>
   17358:	ldr	r0, [sp, #8]
   1735c:	ldr	r1, [r0]
   17360:	ldr	r0, [r0, #4]
   17364:	ldr	r2, [sp, #4]
   17368:	ldr	r3, [r2]
   1736c:	ldr	r2, [r2, #4]
   17370:	eor	r0, r0, r2
   17374:	eor	r1, r1, r3
   17378:	orr	r0, r1, r0
   1737c:	clz	r0, r0
   17380:	lsr	r0, r0, #5
   17384:	str	r0, [sp]
   17388:	ldr	r0, [sp]
   1738c:	and	r0, r0, #1
   17390:	add	sp, sp, #20
   17394:	bx	lr
   17398:	push	{fp, lr}
   1739c:	mov	fp, sp
   173a0:	sub	sp, sp, #16
   173a4:	str	r0, [sp, #8]
   173a8:	str	r1, [sp, #4]
   173ac:	ldr	r0, [sp, #8]
   173b0:	ldr	r1, [sp, #4]
   173b4:	bl	1776c <__assert_fail@plt+0x5c20>
   173b8:	mov	r1, r0
   173bc:	movw	lr, #19778	; 0x4d42
   173c0:	movt	lr, #65363	; 0xff53
   173c4:	cmp	r0, lr
   173c8:	str	r1, [sp]
   173cc:	beq	1742c <__assert_fail@plt+0x58e0>
   173d0:	b	173d4 <__assert_fail@plt+0x5888>
   173d4:	ldr	r0, [sp]
   173d8:	cmp	r0, #0
   173dc:	beq	17424 <__assert_fail@plt+0x58d8>
   173e0:	b	173e4 <__assert_fail@plt+0x5898>
   173e4:	movw	r0, #26985	; 0x6969
   173e8:	ldr	r1, [sp]
   173ec:	cmp	r1, r0
   173f0:	beq	17430 <__assert_fail@plt+0x58e4>
   173f4:	b	173f8 <__assert_fail@plt+0x58ac>
   173f8:	movw	r0, #40864	; 0x9fa0
   173fc:	ldr	r1, [sp]
   17400:	cmp	r1, r0
   17404:	beq	17434 <__assert_fail@plt+0x58e8>
   17408:	b	1740c <__assert_fail@plt+0x58c0>
   1740c:	movw	r0, #16719	; 0x414f
   17410:	movt	r0, #21318	; 0x5346
   17414:	ldr	r1, [sp]
   17418:	cmp	r1, r0
   1741c:	beq	17428 <__assert_fail@plt+0x58dc>
   17420:	b	17440 <__assert_fail@plt+0x58f4>
   17424:	b	17428 <__assert_fail@plt+0x58dc>
   17428:	b	1742c <__assert_fail@plt+0x58e0>
   1742c:	b	17430 <__assert_fail@plt+0x58e4>
   17430:	b	17434 <__assert_fail@plt+0x58e8>
   17434:	movw	r0, #0
   17438:	str	r0, [fp, #-4]
   1743c:	b	17448 <__assert_fail@plt+0x58fc>
   17440:	movw	r0, #1
   17444:	str	r0, [fp, #-4]
   17448:	ldr	r0, [fp, #-4]
   1744c:	mov	sp, fp
   17450:	pop	{fp, pc}
   17454:	sub	sp, sp, #16
   17458:	str	r0, [sp, #12]
   1745c:	str	r1, [sp, #8]
   17460:	ldr	r0, [sp, #8]
   17464:	sub	r0, r0, #1
   17468:	cmp	r0, #11
   1746c:	str	r0, [sp]
   17470:	bhi	17508 <__assert_fail@plt+0x59bc>
   17474:	add	r0, pc, #8
   17478:	ldr	r1, [sp]
   1747c:	ldr	r0, [r0, r1, lsl #2]
   17480:	mov	pc, r0
   17484:	ldrdeq	r7, [r1], -r8
   17488:	andeq	r7, r1, r0, asr #9
   1748c:	andeq	r7, r1, r8, lsl #10
   17490:	andeq	r7, r1, ip, asr #9
   17494:	andeq	r7, r1, r8, lsl #10
   17498:			; <UNDEFINED> instruction: 0x000174b4
   1749c:	andeq	r7, r1, r8, lsl #10
   174a0:	strdeq	r7, [r1], -r0
   174a4:	andeq	r7, r1, r8, lsl #10
   174a8:	andeq	r7, r1, r4, ror #9
   174ac:	andeq	r7, r1, r8, lsl #10
   174b0:	strdeq	r7, [r1], -ip
   174b4:	movw	r0, #24576	; 0x6000
   174b8:	str	r0, [sp, #4]
   174bc:	b	17510 <__assert_fail@plt+0x59c4>
   174c0:	movw	r0, #8192	; 0x2000
   174c4:	str	r0, [sp, #4]
   174c8:	b	17510 <__assert_fail@plt+0x59c4>
   174cc:	movw	r0, #16384	; 0x4000
   174d0:	str	r0, [sp, #4]
   174d4:	b	17510 <__assert_fail@plt+0x59c4>
   174d8:	movw	r0, #4096	; 0x1000
   174dc:	str	r0, [sp, #4]
   174e0:	b	17510 <__assert_fail@plt+0x59c4>
   174e4:	movw	r0, #40960	; 0xa000
   174e8:	str	r0, [sp, #4]
   174ec:	b	17510 <__assert_fail@plt+0x59c4>
   174f0:	movw	r0, #32768	; 0x8000
   174f4:	str	r0, [sp, #4]
   174f8:	b	17510 <__assert_fail@plt+0x59c4>
   174fc:	movw	r0, #49152	; 0xc000
   17500:	str	r0, [sp, #4]
   17504:	b	17510 <__assert_fail@plt+0x59c4>
   17508:	movw	r0, #0
   1750c:	str	r0, [sp, #4]
   17510:	ldr	r0, [sp, #4]
   17514:	ldr	r1, [sp, #12]
   17518:	str	r0, [r1, #16]
   1751c:	add	sp, sp, #16
   17520:	bx	lr
   17524:	push	{fp, lr}
   17528:	mov	fp, sp
   1752c:	sub	sp, sp, #16
   17530:	str	r0, [sp, #8]
   17534:	str	r1, [sp, #4]
   17538:	ldr	r0, [sp, #8]
   1753c:	ldr	r1, [sp, #4]
   17540:	bl	1776c <__assert_fail@plt+0x5c20>
   17544:	mov	r1, r0
   17548:	movw	lr, #19778	; 0x4d42
   1754c:	movt	lr, #65363	; 0xff53
   17550:	cmp	r0, lr
   17554:	str	r1, [sp]
   17558:	beq	1758c <__assert_fail@plt+0x5a40>
   1755c:	b	17560 <__assert_fail@plt+0x5a14>
   17560:	movw	r0, #26985	; 0x6969
   17564:	ldr	r1, [sp]
   17568:	cmp	r1, r0
   1756c:	beq	1758c <__assert_fail@plt+0x5a40>
   17570:	b	17574 <__assert_fail@plt+0x5a28>
   17574:	movw	r0, #6548	; 0x1994
   17578:	movt	r0, #258	; 0x102
   1757c:	ldr	r1, [sp]
   17580:	cmp	r1, r0
   17584:	bne	1759c <__assert_fail@plt+0x5a50>
   17588:	b	1758c <__assert_fail@plt+0x5a40>
   1758c:	movw	r0, #0
   17590:	and	r0, r0, #1
   17594:	strb	r0, [fp, #-1]
   17598:	b	175a8 <__assert_fail@plt+0x5a5c>
   1759c:	movw	r0, #1
   175a0:	and	r0, r0, #1
   175a4:	strb	r0, [fp, #-1]
   175a8:	ldrb	r0, [fp, #-1]
   175ac:	and	r0, r0, #1
   175b0:	mov	sp, fp
   175b4:	pop	{fp, pc}
   175b8:	sub	sp, sp, #20
   175bc:	str	r0, [sp, #16]
   175c0:	str	r1, [sp, #12]
   175c4:	ldr	r0, [sp, #16]
   175c8:	ldr	r0, [r0, #24]
   175cc:	str	r0, [sp, #4]
   175d0:	ldr	r0, [sp, #16]
   175d4:	ldr	r0, [r0, #4]
   175d8:	str	r0, [sp, #8]
   175dc:	ldr	r0, [sp, #8]
   175e0:	movw	r1, #0
   175e4:	cmp	r0, r1
   175e8:	beq	1764c <__assert_fail@plt+0x5b00>
   175ec:	b	175f0 <__assert_fail@plt+0x5aa4>
   175f0:	ldr	r0, [sp, #8]
   175f4:	ldr	r0, [r0, #24]
   175f8:	ldr	r1, [sp, #8]
   175fc:	add	r1, r1, #168	; 0xa8
   17600:	cmp	r0, r1
   17604:	beq	1762c <__assert_fail@plt+0x5ae0>
   17608:	ldr	r0, [sp, #4]
   1760c:	ldr	r1, [sp, #8]
   17610:	ldr	r1, [r1, #24]
   17614:	ldr	r2, [sp, #8]
   17618:	ldr	r2, [r2, #28]
   1761c:	sub	r1, r1, r2
   17620:	add	r0, r0, r1
   17624:	ldr	r1, [sp, #8]
   17628:	str	r0, [r1, #24]
   1762c:	ldr	r0, [sp, #4]
   17630:	ldr	r1, [sp, #8]
   17634:	str	r0, [r1, #28]
   17638:	b	1763c <__assert_fail@plt+0x5af0>
   1763c:	ldr	r0, [sp, #8]
   17640:	ldr	r0, [r0, #8]
   17644:	str	r0, [sp, #8]
   17648:	b	175dc <__assert_fail@plt+0x5a90>
   1764c:	ldr	r0, [sp, #12]
   17650:	str	r0, [sp, #8]
   17654:	ldr	r0, [sp, #8]
   17658:	ldr	r0, [r0, #48]	; 0x30
   1765c:	cmp	r0, #0
   17660:	blt	176ec <__assert_fail@plt+0x5ba0>
   17664:	b	17668 <__assert_fail@plt+0x5b1c>
   17668:	ldr	r0, [sp, #8]
   1766c:	ldr	r0, [r0, #24]
   17670:	ldr	r1, [sp, #8]
   17674:	add	r1, r1, #168	; 0xa8
   17678:	cmp	r0, r1
   1767c:	beq	176a4 <__assert_fail@plt+0x5b58>
   17680:	ldr	r0, [sp, #4]
   17684:	ldr	r1, [sp, #8]
   17688:	ldr	r1, [r1, #24]
   1768c:	ldr	r2, [sp, #8]
   17690:	ldr	r2, [r2, #28]
   17694:	sub	r1, r1, r2
   17698:	add	r0, r0, r1
   1769c:	ldr	r1, [sp, #8]
   176a0:	str	r0, [r1, #24]
   176a4:	ldr	r0, [sp, #4]
   176a8:	ldr	r1, [sp, #8]
   176ac:	str	r0, [r1, #28]
   176b0:	ldr	r0, [sp, #8]
   176b4:	ldr	r0, [r0, #8]
   176b8:	movw	r1, #0
   176bc:	cmp	r0, r1
   176c0:	beq	176d4 <__assert_fail@plt+0x5b88>
   176c4:	ldr	r0, [sp, #8]
   176c8:	ldr	r0, [r0, #8]
   176cc:	str	r0, [sp]
   176d0:	b	176e0 <__assert_fail@plt+0x5b94>
   176d4:	ldr	r0, [sp, #8]
   176d8:	ldr	r0, [r0, #4]
   176dc:	str	r0, [sp]
   176e0:	ldr	r0, [sp]
   176e4:	str	r0, [sp, #8]
   176e8:	b	17654 <__assert_fail@plt+0x5b08>
   176ec:	add	sp, sp, #20
   176f0:	bx	lr
   176f4:	push	{r4, r5, fp, lr}
   176f8:	add	fp, sp, #8
   176fc:	sub	sp, sp, #24
   17700:	str	r0, [fp, #-12]
   17704:	str	r1, [sp, #16]
   17708:	ldr	r0, [fp, #-12]
   1770c:	ldr	r0, [r0]
   17710:	ldr	r1, [r0, #160]	; 0xa0
   17714:	ldr	r0, [r0, #164]	; 0xa4
   17718:	ldr	r2, [sp, #16]
   1771c:	ldr	r2, [r2]
   17720:	ldr	r3, [r2, #160]	; 0xa0
   17724:	ldr	r2, [r2, #164]	; 0xa4
   17728:	subs	ip, r3, r1
   1772c:	sbcs	lr, r2, r0
   17730:	mov	r4, #0
   17734:	mov	r5, r4
   17738:	movwcc	r5, #1
   1773c:	subs	r1, r1, r3
   17740:	sbcs	r0, r0, r2
   17744:	movwcc	r4, #1
   17748:	and	r2, r4, #1
   1774c:	sub	r2, r5, r2
   17750:	str	r0, [sp, #12]
   17754:	mov	r0, r2
   17758:	str	ip, [sp, #8]
   1775c:	str	r1, [sp, #4]
   17760:	str	lr, [sp]
   17764:	sub	sp, fp, #8
   17768:	pop	{r4, r5, fp, pc}
   1776c:	push	{fp, lr}
   17770:	mov	fp, sp
   17774:	sub	sp, sp, #136	; 0x88
   17778:	str	r0, [fp, #-8]
   1777c:	str	r1, [fp, #-12]
   17780:	ldr	r0, [fp, #-8]
   17784:	ldr	r0, [r0, #44]	; 0x2c
   17788:	str	r0, [fp, #-16]
   1778c:	ldr	r0, [fp, #-16]
   17790:	ldr	r0, [r0, #52]	; 0x34
   17794:	str	r0, [fp, #-20]	; 0xffffffec
   17798:	ldr	r0, [fp, #-16]
   1779c:	ldr	r0, [r0, #48]	; 0x30
   177a0:	and	r0, r0, #512	; 0x200
   177a4:	cmp	r0, #0
   177a8:	bne	177b8 <__assert_fail@plt+0x5c6c>
   177ac:	movw	r0, #0
   177b0:	str	r0, [fp, #-4]
   177b4:	b	17928 <__assert_fail@plt+0x5ddc>
   177b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   177bc:	movw	r1, #0
   177c0:	cmp	r0, r1
   177c4:	bne	177fc <__assert_fail@plt+0x5cb0>
   177c8:	movw	r0, #13
   177cc:	movw	r1, #0
   177d0:	movw	r2, #31028	; 0x7934
   177d4:	movt	r2, #1
   177d8:	movw	r3, #31116	; 0x798c
   177dc:	movt	r3, #1
   177e0:	movw	ip, #16204	; 0x3f4c
   177e4:	movt	ip, #1
   177e8:	str	ip, [sp]
   177ec:	bl	18244 <__assert_fail@plt+0x66f8>
   177f0:	ldr	r1, [fp, #-16]
   177f4:	str	r0, [r1, #52]	; 0x34
   177f8:	str	r0, [fp, #-20]	; 0xffffffec
   177fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   17800:	movw	r1, #0
   17804:	cmp	r0, r1
   17808:	beq	17854 <__assert_fail@plt+0x5d08>
   1780c:	ldr	r0, [fp, #-8]
   17810:	ldr	r1, [r0, #64]	; 0x40
   17814:	ldr	r0, [r0, #68]	; 0x44
   17818:	str	r0, [sp, #12]
   1781c:	str	r1, [sp, #8]
   17820:	ldr	r0, [fp, #-20]	; 0xffffffec
   17824:	add	r1, sp, #8
   17828:	bl	17d28 <__assert_fail@plt+0x61dc>
   1782c:	str	r0, [fp, #-24]	; 0xffffffe8
   17830:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17834:	movw	r1, #0
   17838:	cmp	r0, r1
   1783c:	beq	17850 <__assert_fail@plt+0x5d04>
   17840:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17844:	ldr	r0, [r0, #8]
   17848:	str	r0, [fp, #-4]
   1784c:	b	17928 <__assert_fail@plt+0x5ddc>
   17850:	b	17854 <__assert_fail@plt+0x5d08>
   17854:	ldr	r0, [fp, #-12]
   17858:	cmp	r0, #0
   1785c:	blt	17874 <__assert_fail@plt+0x5d28>
   17860:	ldr	r0, [fp, #-12]
   17864:	add	r1, sp, #24
   17868:	bl	1172c <fstatfs64@plt>
   1786c:	cmp	r0, #0
   17870:	beq	17880 <__assert_fail@plt+0x5d34>
   17874:	movw	r0, #0
   17878:	str	r0, [fp, #-4]
   1787c:	b	17928 <__assert_fail@plt+0x5ddc>
   17880:	ldr	r0, [fp, #-20]	; 0xffffffec
   17884:	movw	r1, #0
   17888:	cmp	r0, r1
   1788c:	beq	17920 <__assert_fail@plt+0x5dd4>
   17890:	movw	r0, #16
   17894:	bl	20e30 <lchmod@@Base+0x7438>
   17898:	str	r0, [sp, #4]
   1789c:	ldr	r0, [sp, #4]
   178a0:	movw	lr, #0
   178a4:	cmp	r0, lr
   178a8:	beq	1791c <__assert_fail@plt+0x5dd0>
   178ac:	ldr	r0, [fp, #-8]
   178b0:	ldr	r1, [r0, #64]	; 0x40
   178b4:	ldr	r0, [r0, #68]	; 0x44
   178b8:	ldr	r2, [sp, #4]
   178bc:	str	r0, [r2, #4]
   178c0:	str	r1, [r2]
   178c4:	ldr	r0, [sp, #24]
   178c8:	ldr	r1, [sp, #4]
   178cc:	str	r0, [r1, #8]
   178d0:	ldr	r0, [fp, #-20]	; 0xffffffec
   178d4:	ldr	r1, [sp, #4]
   178d8:	bl	19270 <__assert_fail@plt+0x7724>
   178dc:	str	r0, [fp, #-24]	; 0xffffffe8
   178e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178e4:	movw	r1, #0
   178e8:	cmp	r0, r1
   178ec:	beq	17910 <__assert_fail@plt+0x5dc4>
   178f0:	b	178f4 <__assert_fail@plt+0x5da8>
   178f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   178f8:	ldr	r1, [sp, #4]
   178fc:	cmp	r0, r1
   17900:	beq	17908 <__assert_fail@plt+0x5dbc>
   17904:	bl	11af8 <abort@plt>
   17908:	b	1790c <__assert_fail@plt+0x5dc0>
   1790c:	b	17918 <__assert_fail@plt+0x5dcc>
   17910:	ldr	r0, [sp, #4]
   17914:	bl	13f4c <__assert_fail@plt+0x2400>
   17918:	b	1791c <__assert_fail@plt+0x5dd0>
   1791c:	b	17920 <__assert_fail@plt+0x5dd4>
   17920:	ldr	r0, [sp, #24]
   17924:	str	r0, [fp, #-4]
   17928:	ldr	r0, [fp, #-4]
   1792c:	mov	sp, fp
   17930:	pop	{fp, pc}
   17934:	push	{fp, lr}
   17938:	mov	fp, sp
   1793c:	sub	sp, sp, #32
   17940:	str	r0, [fp, #-4]
   17944:	str	r1, [fp, #-8]
   17948:	ldr	r0, [fp, #-4]
   1794c:	str	r0, [fp, #-12]
   17950:	ldr	r0, [fp, #-12]
   17954:	ldr	r1, [r0]
   17958:	ldr	r0, [r0, #4]
   1795c:	str	r0, [sp, #12]
   17960:	str	r1, [sp, #8]
   17964:	ldr	r0, [sp, #8]
   17968:	ldr	r1, [sp, #12]
   1796c:	ldr	r2, [fp, #-8]
   17970:	mov	r3, #0
   17974:	bl	23e00 <lchmod@@Base+0xa408>
   17978:	str	r0, [sp, #4]
   1797c:	mov	r0, r2
   17980:	str	r1, [sp]
   17984:	mov	sp, fp
   17988:	pop	{fp, pc}
   1798c:	sub	sp, sp, #16
   17990:	str	r0, [sp, #12]
   17994:	str	r1, [sp, #8]
   17998:	ldr	r0, [sp, #12]
   1799c:	str	r0, [sp, #4]
   179a0:	ldr	r0, [sp, #8]
   179a4:	str	r0, [sp]
   179a8:	ldr	r0, [sp, #4]
   179ac:	ldr	r1, [r0]
   179b0:	ldr	r0, [r0, #4]
   179b4:	ldr	r2, [sp]
   179b8:	ldr	r3, [r2]
   179bc:	ldr	r2, [r2, #4]
   179c0:	eor	r0, r0, r2
   179c4:	eor	r1, r1, r3
   179c8:	orr	r0, r1, r0
   179cc:	clz	r0, r0
   179d0:	lsr	r0, r0, #5
   179d4:	and	r0, r0, #1
   179d8:	add	sp, sp, #16
   179dc:	bx	lr
   179e0:	push	{fp, lr}
   179e4:	mov	fp, sp
   179e8:	sub	sp, sp, #24
   179ec:	str	r0, [fp, #-4]
   179f0:	str	r1, [fp, #-8]
   179f4:	ldr	r0, [fp, #-4]
   179f8:	str	r0, [sp, #12]
   179fc:	ldr	r0, [fp, #-8]
   17a00:	str	r0, [sp, #8]
   17a04:	ldr	r0, [sp, #12]
   17a08:	ldr	r0, [r0]
   17a0c:	ldr	r0, [r0, #44]	; 0x2c
   17a10:	ldr	r0, [r0, #44]	; 0x2c
   17a14:	ldr	r1, [sp, #12]
   17a18:	ldr	r2, [sp, #8]
   17a1c:	str	r0, [sp, #4]
   17a20:	mov	r0, r1
   17a24:	mov	r1, r2
   17a28:	ldr	r2, [sp, #4]
   17a2c:	blx	r2
   17a30:	mov	sp, fp
   17a34:	pop	{fp, pc}
   17a38:	sub	sp, sp, #4
   17a3c:	str	r0, [sp]
   17a40:	ldr	r0, [sp]
   17a44:	ldr	r0, [r0, #8]
   17a48:	add	sp, sp, #4
   17a4c:	bx	lr
   17a50:	sub	sp, sp, #4
   17a54:	str	r0, [sp]
   17a58:	ldr	r0, [sp]
   17a5c:	ldr	r0, [r0, #12]
   17a60:	add	sp, sp, #4
   17a64:	bx	lr
   17a68:	sub	sp, sp, #4
   17a6c:	str	r0, [sp]
   17a70:	ldr	r0, [sp]
   17a74:	ldr	r0, [r0, #16]
   17a78:	add	sp, sp, #4
   17a7c:	bx	lr
   17a80:	sub	sp, sp, #20
   17a84:	str	r0, [sp, #16]
   17a88:	movw	r0, #0
   17a8c:	str	r0, [sp, #8]
   17a90:	ldr	r0, [sp, #16]
   17a94:	ldr	r0, [r0]
   17a98:	str	r0, [sp, #12]
   17a9c:	ldr	r0, [sp, #12]
   17aa0:	ldr	r1, [sp, #16]
   17aa4:	ldr	r1, [r1, #4]
   17aa8:	cmp	r0, r1
   17aac:	bcs	17b30 <__assert_fail@plt+0x5fe4>
   17ab0:	ldr	r0, [sp, #12]
   17ab4:	ldr	r0, [r0]
   17ab8:	movw	r1, #0
   17abc:	cmp	r0, r1
   17ac0:	beq	17b1c <__assert_fail@plt+0x5fd0>
   17ac4:	ldr	r0, [sp, #12]
   17ac8:	str	r0, [sp, #4]
   17acc:	movw	r0, #1
   17ad0:	str	r0, [sp]
   17ad4:	ldr	r0, [sp, #4]
   17ad8:	ldr	r0, [r0, #4]
   17adc:	str	r0, [sp, #4]
   17ae0:	ldr	r0, [sp, #4]
   17ae4:	movw	r1, #0
   17ae8:	cmp	r0, r1
   17aec:	beq	17b00 <__assert_fail@plt+0x5fb4>
   17af0:	ldr	r0, [sp]
   17af4:	add	r0, r0, #1
   17af8:	str	r0, [sp]
   17afc:	b	17ad4 <__assert_fail@plt+0x5f88>
   17b00:	ldr	r0, [sp]
   17b04:	ldr	r1, [sp, #8]
   17b08:	cmp	r0, r1
   17b0c:	bls	17b18 <__assert_fail@plt+0x5fcc>
   17b10:	ldr	r0, [sp]
   17b14:	str	r0, [sp, #8]
   17b18:	b	17b1c <__assert_fail@plt+0x5fd0>
   17b1c:	b	17b20 <__assert_fail@plt+0x5fd4>
   17b20:	ldr	r0, [sp, #12]
   17b24:	add	r0, r0, #8
   17b28:	str	r0, [sp, #12]
   17b2c:	b	17a9c <__assert_fail@plt+0x5f50>
   17b30:	ldr	r0, [sp, #8]
   17b34:	add	sp, sp, #20
   17b38:	bx	lr
   17b3c:	sub	sp, sp, #24
   17b40:	str	r0, [sp, #16]
   17b44:	movw	r0, #0
   17b48:	str	r0, [sp, #8]
   17b4c:	str	r0, [sp, #4]
   17b50:	ldr	r0, [sp, #16]
   17b54:	ldr	r0, [r0]
   17b58:	str	r0, [sp, #12]
   17b5c:	ldr	r0, [sp, #12]
   17b60:	ldr	r1, [sp, #16]
   17b64:	ldr	r1, [r1, #4]
   17b68:	cmp	r0, r1
   17b6c:	bcs	17be8 <__assert_fail@plt+0x609c>
   17b70:	ldr	r0, [sp, #12]
   17b74:	ldr	r0, [r0]
   17b78:	movw	r1, #0
   17b7c:	cmp	r0, r1
   17b80:	beq	17bd4 <__assert_fail@plt+0x6088>
   17b84:	ldr	r0, [sp, #12]
   17b88:	str	r0, [sp]
   17b8c:	ldr	r0, [sp, #8]
   17b90:	add	r0, r0, #1
   17b94:	str	r0, [sp, #8]
   17b98:	ldr	r0, [sp, #4]
   17b9c:	add	r0, r0, #1
   17ba0:	str	r0, [sp, #4]
   17ba4:	ldr	r0, [sp]
   17ba8:	ldr	r0, [r0, #4]
   17bac:	str	r0, [sp]
   17bb0:	ldr	r0, [sp]
   17bb4:	movw	r1, #0
   17bb8:	cmp	r0, r1
   17bbc:	beq	17bd0 <__assert_fail@plt+0x6084>
   17bc0:	ldr	r0, [sp, #4]
   17bc4:	add	r0, r0, #1
   17bc8:	str	r0, [sp, #4]
   17bcc:	b	17ba4 <__assert_fail@plt+0x6058>
   17bd0:	b	17bd4 <__assert_fail@plt+0x6088>
   17bd4:	b	17bd8 <__assert_fail@plt+0x608c>
   17bd8:	ldr	r0, [sp, #12]
   17bdc:	add	r0, r0, #8
   17be0:	str	r0, [sp, #12]
   17be4:	b	17b5c <__assert_fail@plt+0x6010>
   17be8:	ldr	r0, [sp, #8]
   17bec:	ldr	r1, [sp, #16]
   17bf0:	ldr	r1, [r1, #12]
   17bf4:	cmp	r0, r1
   17bf8:	bne	17c20 <__assert_fail@plt+0x60d4>
   17bfc:	ldr	r0, [sp, #4]
   17c00:	ldr	r1, [sp, #16]
   17c04:	ldr	r1, [r1, #16]
   17c08:	cmp	r0, r1
   17c0c:	bne	17c20 <__assert_fail@plt+0x60d4>
   17c10:	movw	r0, #1
   17c14:	and	r0, r0, #1
   17c18:	strb	r0, [sp, #23]
   17c1c:	b	17c2c <__assert_fail@plt+0x60e0>
   17c20:	movw	r0, #0
   17c24:	and	r0, r0, #1
   17c28:	strb	r0, [sp, #23]
   17c2c:	ldrb	r0, [sp, #23]
   17c30:	and	r0, r0, #1
   17c34:	add	sp, sp, #24
   17c38:	bx	lr
   17c3c:	nop	{0}
   17c40:	push	{fp, lr}
   17c44:	mov	fp, sp
   17c48:	sub	sp, sp, #48	; 0x30
   17c4c:	str	r0, [fp, #-4]
   17c50:	str	r1, [fp, #-8]
   17c54:	ldr	r0, [fp, #-4]
   17c58:	bl	17a68 <__assert_fail@plt+0x5f1c>
   17c5c:	str	r0, [fp, #-12]
   17c60:	ldr	r0, [fp, #-4]
   17c64:	bl	17a38 <__assert_fail@plt+0x5eec>
   17c68:	str	r0, [fp, #-16]
   17c6c:	ldr	r0, [fp, #-4]
   17c70:	bl	17a50 <__assert_fail@plt+0x5f04>
   17c74:	str	r0, [fp, #-20]	; 0xffffffec
   17c78:	ldr	r0, [fp, #-4]
   17c7c:	bl	17a80 <__assert_fail@plt+0x5f34>
   17c80:	str	r0, [sp, #24]
   17c84:	ldr	r0, [fp, #-8]
   17c88:	ldr	r2, [fp, #-12]
   17c8c:	movw	r1, #17883	; 0x45db
   17c90:	movt	r1, #2
   17c94:	bl	119a8 <fprintf@plt>
   17c98:	ldr	r1, [fp, #-8]
   17c9c:	ldr	r2, [fp, #-16]
   17ca0:	str	r0, [sp, #20]
   17ca4:	mov	r0, r1
   17ca8:	movw	r1, #17907	; 0x45f3
   17cac:	movt	r1, #2
   17cb0:	bl	119a8 <fprintf@plt>
   17cb4:	vldr	d16, [pc, #100]	; 17d20 <__assert_fail@plt+0x61d4>
   17cb8:	ldr	r1, [fp, #-8]
   17cbc:	ldr	r2, [fp, #-20]	; 0xffffffec
   17cc0:	ldr	lr, [fp, #-20]	; 0xffffffec
   17cc4:	vmov	s0, lr
   17cc8:	vcvt.f64.u32	d17, s0
   17ccc:	vmul.f64	d16, d16, d17
   17cd0:	ldr	lr, [fp, #-16]
   17cd4:	vmov	s0, lr
   17cd8:	vcvt.f64.u32	d17, s0
   17cdc:	vdiv.f64	d16, d16, d17
   17ce0:	str	r0, [sp, #16]
   17ce4:	mov	r0, r1
   17ce8:	movw	r1, #17931	; 0x460b
   17cec:	movt	r1, #2
   17cf0:	vstr	d16, [sp]
   17cf4:	bl	119a8 <fprintf@plt>
   17cf8:	ldr	r1, [fp, #-8]
   17cfc:	ldr	r2, [sp, #24]
   17d00:	str	r0, [sp, #12]
   17d04:	mov	r0, r1
   17d08:	movw	r1, #17964	; 0x462c
   17d0c:	movt	r1, #2
   17d10:	bl	119a8 <fprintf@plt>
   17d14:	str	r0, [sp, #8]
   17d18:	mov	sp, fp
   17d1c:	pop	{fp, pc}
   17d20:	andeq	r0, r0, r0
   17d24:	subsmi	r0, r9, r0
   17d28:	push	{fp, lr}
   17d2c:	mov	fp, sp
   17d30:	sub	sp, sp, #24
   17d34:	str	r0, [fp, #-8]
   17d38:	str	r1, [sp, #12]
   17d3c:	ldr	r0, [fp, #-8]
   17d40:	ldr	r1, [sp, #12]
   17d44:	bl	17e00 <__assert_fail@plt+0x62b4>
   17d48:	str	r0, [sp, #8]
   17d4c:	ldr	r0, [sp, #8]
   17d50:	ldr	r0, [r0]
   17d54:	movw	r1, #0
   17d58:	cmp	r0, r1
   17d5c:	bne	17d6c <__assert_fail@plt+0x6220>
   17d60:	movw	r0, #0
   17d64:	str	r0, [fp, #-4]
   17d68:	b	17df4 <__assert_fail@plt+0x62a8>
   17d6c:	ldr	r0, [sp, #8]
   17d70:	str	r0, [sp, #4]
   17d74:	ldr	r0, [sp, #4]
   17d78:	movw	r1, #0
   17d7c:	cmp	r0, r1
   17d80:	beq	17dec <__assert_fail@plt+0x62a0>
   17d84:	ldr	r0, [sp, #12]
   17d88:	ldr	r1, [sp, #4]
   17d8c:	ldr	r1, [r1]
   17d90:	cmp	r0, r1
   17d94:	beq	17dc8 <__assert_fail@plt+0x627c>
   17d98:	ldr	r0, [fp, #-8]
   17d9c:	ldr	r0, [r0, #28]
   17da0:	ldr	r1, [sp, #12]
   17da4:	ldr	r2, [sp, #4]
   17da8:	ldr	r2, [r2]
   17dac:	str	r0, [sp]
   17db0:	mov	r0, r1
   17db4:	mov	r1, r2
   17db8:	ldr	r2, [sp]
   17dbc:	blx	r2
   17dc0:	tst	r0, #1
   17dc4:	beq	17dd8 <__assert_fail@plt+0x628c>
   17dc8:	ldr	r0, [sp, #4]
   17dcc:	ldr	r0, [r0]
   17dd0:	str	r0, [fp, #-4]
   17dd4:	b	17df4 <__assert_fail@plt+0x62a8>
   17dd8:	b	17ddc <__assert_fail@plt+0x6290>
   17ddc:	ldr	r0, [sp, #4]
   17de0:	ldr	r0, [r0, #4]
   17de4:	str	r0, [sp, #4]
   17de8:	b	17d74 <__assert_fail@plt+0x6228>
   17dec:	movw	r0, #0
   17df0:	str	r0, [fp, #-4]
   17df4:	ldr	r0, [fp, #-4]
   17df8:	mov	sp, fp
   17dfc:	pop	{fp, pc}
   17e00:	push	{fp, lr}
   17e04:	mov	fp, sp
   17e08:	sub	sp, sp, #16
   17e0c:	str	r0, [fp, #-4]
   17e10:	str	r1, [sp, #8]
   17e14:	ldr	r0, [fp, #-4]
   17e18:	ldr	r0, [r0, #24]
   17e1c:	ldr	r1, [sp, #8]
   17e20:	ldr	r2, [fp, #-4]
   17e24:	ldr	r2, [r2, #8]
   17e28:	str	r0, [sp]
   17e2c:	mov	r0, r1
   17e30:	mov	r1, r2
   17e34:	ldr	r2, [sp]
   17e38:	blx	r2
   17e3c:	str	r0, [sp, #4]
   17e40:	ldr	r0, [sp, #4]
   17e44:	ldr	r1, [fp, #-4]
   17e48:	ldr	r1, [r1, #8]
   17e4c:	cmp	r0, r1
   17e50:	bcc	17e58 <__assert_fail@plt+0x630c>
   17e54:	bl	11af8 <abort@plt>
   17e58:	ldr	r0, [fp, #-4]
   17e5c:	ldr	r0, [r0]
   17e60:	ldr	r1, [sp, #4]
   17e64:	add	r0, r0, r1, lsl #3
   17e68:	mov	sp, fp
   17e6c:	pop	{fp, pc}
   17e70:	push	{fp, lr}
   17e74:	mov	fp, sp
   17e78:	sub	sp, sp, #16
   17e7c:	str	r0, [sp, #8]
   17e80:	ldr	r0, [sp, #8]
   17e84:	ldr	r0, [r0, #16]
   17e88:	cmp	r0, #0
   17e8c:	bne	17e9c <__assert_fail@plt+0x6350>
   17e90:	movw	r0, #0
   17e94:	str	r0, [fp, #-4]
   17e98:	b	17efc <__assert_fail@plt+0x63b0>
   17e9c:	ldr	r0, [sp, #8]
   17ea0:	ldr	r0, [r0]
   17ea4:	str	r0, [sp, #4]
   17ea8:	ldr	r0, [sp, #4]
   17eac:	ldr	r1, [sp, #8]
   17eb0:	ldr	r1, [r1, #4]
   17eb4:	cmp	r0, r1
   17eb8:	bcc	17ec0 <__assert_fail@plt+0x6374>
   17ebc:	bl	11af8 <abort@plt>
   17ec0:	ldr	r0, [sp, #4]
   17ec4:	ldr	r0, [r0]
   17ec8:	movw	r1, #0
   17ecc:	cmp	r0, r1
   17ed0:	beq	17ee4 <__assert_fail@plt+0x6398>
   17ed4:	ldr	r0, [sp, #4]
   17ed8:	ldr	r0, [r0]
   17edc:	str	r0, [fp, #-4]
   17ee0:	b	17efc <__assert_fail@plt+0x63b0>
   17ee4:	b	17ee8 <__assert_fail@plt+0x639c>
   17ee8:	b	17eec <__assert_fail@plt+0x63a0>
   17eec:	ldr	r0, [sp, #4]
   17ef0:	add	r0, r0, #8
   17ef4:	str	r0, [sp, #4]
   17ef8:	b	17ea8 <__assert_fail@plt+0x635c>
   17efc:	ldr	r0, [fp, #-4]
   17f00:	mov	sp, fp
   17f04:	pop	{fp, pc}
   17f08:	push	{fp, lr}
   17f0c:	mov	fp, sp
   17f10:	sub	sp, sp, #24
   17f14:	str	r0, [fp, #-8]
   17f18:	str	r1, [sp, #12]
   17f1c:	ldr	r0, [fp, #-8]
   17f20:	ldr	r1, [sp, #12]
   17f24:	bl	17e00 <__assert_fail@plt+0x62b4>
   17f28:	str	r0, [sp, #8]
   17f2c:	ldr	r0, [sp, #8]
   17f30:	str	r0, [sp, #4]
   17f34:	ldr	r0, [sp, #4]
   17f38:	ldr	r0, [r0]
   17f3c:	ldr	r1, [sp, #12]
   17f40:	cmp	r0, r1
   17f44:	bne	17f70 <__assert_fail@plt+0x6424>
   17f48:	ldr	r0, [sp, #4]
   17f4c:	ldr	r0, [r0, #4]
   17f50:	movw	r1, #0
   17f54:	cmp	r0, r1
   17f58:	beq	17f70 <__assert_fail@plt+0x6424>
   17f5c:	ldr	r0, [sp, #4]
   17f60:	ldr	r0, [r0, #4]
   17f64:	ldr	r0, [r0]
   17f68:	str	r0, [fp, #-4]
   17f6c:	b	17fdc <__assert_fail@plt+0x6490>
   17f70:	ldr	r0, [sp, #4]
   17f74:	ldr	r0, [r0, #4]
   17f78:	str	r0, [sp, #4]
   17f7c:	ldr	r0, [sp, #4]
   17f80:	movw	r1, #0
   17f84:	cmp	r0, r1
   17f88:	bne	17f34 <__assert_fail@plt+0x63e8>
   17f8c:	b	17f90 <__assert_fail@plt+0x6444>
   17f90:	ldr	r0, [sp, #8]
   17f94:	add	r0, r0, #8
   17f98:	str	r0, [sp, #8]
   17f9c:	ldr	r1, [fp, #-8]
   17fa0:	ldr	r1, [r1, #4]
   17fa4:	cmp	r0, r1
   17fa8:	bcs	17fd4 <__assert_fail@plt+0x6488>
   17fac:	ldr	r0, [sp, #8]
   17fb0:	ldr	r0, [r0]
   17fb4:	movw	r1, #0
   17fb8:	cmp	r0, r1
   17fbc:	beq	17fd0 <__assert_fail@plt+0x6484>
   17fc0:	ldr	r0, [sp, #8]
   17fc4:	ldr	r0, [r0]
   17fc8:	str	r0, [fp, #-4]
   17fcc:	b	17fdc <__assert_fail@plt+0x6490>
   17fd0:	b	17f90 <__assert_fail@plt+0x6444>
   17fd4:	movw	r0, #0
   17fd8:	str	r0, [fp, #-4]
   17fdc:	ldr	r0, [fp, #-4]
   17fe0:	mov	sp, fp
   17fe4:	pop	{fp, pc}
   17fe8:	sub	sp, sp, #28
   17fec:	str	r0, [sp, #20]
   17ff0:	str	r1, [sp, #16]
   17ff4:	str	r2, [sp, #12]
   17ff8:	movw	r0, #0
   17ffc:	str	r0, [sp, #8]
   18000:	ldr	r0, [sp, #20]
   18004:	ldr	r0, [r0]
   18008:	str	r0, [sp, #4]
   1800c:	ldr	r0, [sp, #4]
   18010:	ldr	r1, [sp, #20]
   18014:	ldr	r1, [r1, #4]
   18018:	cmp	r0, r1
   1801c:	bcs	180b0 <__assert_fail@plt+0x6564>
   18020:	ldr	r0, [sp, #4]
   18024:	ldr	r0, [r0]
   18028:	movw	r1, #0
   1802c:	cmp	r0, r1
   18030:	beq	1809c <__assert_fail@plt+0x6550>
   18034:	ldr	r0, [sp, #4]
   18038:	str	r0, [sp]
   1803c:	ldr	r0, [sp]
   18040:	movw	r1, #0
   18044:	cmp	r0, r1
   18048:	beq	18098 <__assert_fail@plt+0x654c>
   1804c:	ldr	r0, [sp, #8]
   18050:	ldr	r1, [sp, #12]
   18054:	cmp	r0, r1
   18058:	bcc	18068 <__assert_fail@plt+0x651c>
   1805c:	ldr	r0, [sp, #8]
   18060:	str	r0, [sp, #24]
   18064:	b	180b8 <__assert_fail@plt+0x656c>
   18068:	ldr	r0, [sp]
   1806c:	ldr	r0, [r0]
   18070:	ldr	r1, [sp, #16]
   18074:	ldr	r2, [sp, #8]
   18078:	add	r3, r2, #1
   1807c:	str	r3, [sp, #8]
   18080:	add	r1, r1, r2, lsl #2
   18084:	str	r0, [r1]
   18088:	ldr	r0, [sp]
   1808c:	ldr	r0, [r0, #4]
   18090:	str	r0, [sp]
   18094:	b	1803c <__assert_fail@plt+0x64f0>
   18098:	b	1809c <__assert_fail@plt+0x6550>
   1809c:	b	180a0 <__assert_fail@plt+0x6554>
   180a0:	ldr	r0, [sp, #4]
   180a4:	add	r0, r0, #8
   180a8:	str	r0, [sp, #4]
   180ac:	b	1800c <__assert_fail@plt+0x64c0>
   180b0:	ldr	r0, [sp, #8]
   180b4:	str	r0, [sp, #24]
   180b8:	ldr	r0, [sp, #24]
   180bc:	add	sp, sp, #28
   180c0:	bx	lr
   180c4:	push	{fp, lr}
   180c8:	mov	fp, sp
   180cc:	sub	sp, sp, #32
   180d0:	str	r0, [fp, #-8]
   180d4:	str	r1, [fp, #-12]
   180d8:	str	r2, [sp, #16]
   180dc:	movw	r0, #0
   180e0:	str	r0, [sp, #12]
   180e4:	ldr	r0, [fp, #-8]
   180e8:	ldr	r0, [r0]
   180ec:	str	r0, [sp, #8]
   180f0:	ldr	r0, [sp, #8]
   180f4:	ldr	r1, [fp, #-8]
   180f8:	ldr	r1, [r1, #4]
   180fc:	cmp	r0, r1
   18100:	bcs	1819c <__assert_fail@plt+0x6650>
   18104:	ldr	r0, [sp, #8]
   18108:	ldr	r0, [r0]
   1810c:	movw	r1, #0
   18110:	cmp	r0, r1
   18114:	beq	18188 <__assert_fail@plt+0x663c>
   18118:	ldr	r0, [sp, #8]
   1811c:	str	r0, [sp, #4]
   18120:	ldr	r0, [sp, #4]
   18124:	movw	r1, #0
   18128:	cmp	r0, r1
   1812c:	beq	18184 <__assert_fail@plt+0x6638>
   18130:	ldr	r0, [fp, #-12]
   18134:	ldr	r1, [sp, #4]
   18138:	ldr	r1, [r1]
   1813c:	ldr	r2, [sp, #16]
   18140:	str	r0, [sp]
   18144:	mov	r0, r1
   18148:	mov	r1, r2
   1814c:	ldr	r2, [sp]
   18150:	blx	r2
   18154:	tst	r0, #1
   18158:	bne	18168 <__assert_fail@plt+0x661c>
   1815c:	ldr	r0, [sp, #12]
   18160:	str	r0, [fp, #-4]
   18164:	b	181a4 <__assert_fail@plt+0x6658>
   18168:	ldr	r0, [sp, #12]
   1816c:	add	r0, r0, #1
   18170:	str	r0, [sp, #12]
   18174:	ldr	r0, [sp, #4]
   18178:	ldr	r0, [r0, #4]
   1817c:	str	r0, [sp, #4]
   18180:	b	18120 <__assert_fail@plt+0x65d4>
   18184:	b	18188 <__assert_fail@plt+0x663c>
   18188:	b	1818c <__assert_fail@plt+0x6640>
   1818c:	ldr	r0, [sp, #8]
   18190:	add	r0, r0, #8
   18194:	str	r0, [sp, #8]
   18198:	b	180f0 <__assert_fail@plt+0x65a4>
   1819c:	ldr	r0, [sp, #12]
   181a0:	str	r0, [fp, #-4]
   181a4:	ldr	r0, [fp, #-4]
   181a8:	mov	sp, fp
   181ac:	pop	{fp, pc}
   181b0:	sub	sp, sp, #16
   181b4:	str	r0, [sp, #12]
   181b8:	str	r1, [sp, #8]
   181bc:	movw	r0, #0
   181c0:	str	r0, [sp, #4]
   181c4:	ldr	r0, [sp, #12]
   181c8:	ldrb	r0, [r0]
   181cc:	strb	r0, [sp, #3]
   181d0:	sxtb	r0, r0
   181d4:	cmp	r0, #0
   181d8:	beq	1820c <__assert_fail@plt+0x66c0>
   181dc:	ldr	r0, [sp, #4]
   181e0:	rsb	r0, r0, r0, lsl #5
   181e4:	ldrb	r1, [sp, #3]
   181e8:	add	r0, r0, r1
   181ec:	ldr	r1, [sp, #8]
   181f0:	udiv	r2, r0, r1
   181f4:	mls	r0, r2, r1, r0
   181f8:	str	r0, [sp, #4]
   181fc:	ldr	r0, [sp, #12]
   18200:	add	r0, r0, #1
   18204:	str	r0, [sp, #12]
   18208:	b	181c4 <__assert_fail@plt+0x6678>
   1820c:	ldr	r0, [sp, #4]
   18210:	add	sp, sp, #16
   18214:	bx	lr
   18218:	push	{fp, lr}
   1821c:	mov	fp, sp
   18220:	sub	sp, sp, #8
   18224:	movw	r1, #17988	; 0x4644
   18228:	movt	r1, #2
   1822c:	str	r0, [sp, #4]
   18230:	ldr	r0, [sp, #4]
   18234:	movw	r2, #20
   18238:	bl	117e0 <memcpy@plt>
   1823c:	mov	sp, fp
   18240:	pop	{fp, pc}
   18244:	push	{fp, lr}
   18248:	mov	fp, sp
   1824c:	sub	sp, sp, #32
   18250:	ldr	ip, [fp, #8]
   18254:	str	r0, [fp, #-8]
   18258:	str	r1, [fp, #-12]
   1825c:	str	r2, [sp, #16]
   18260:	str	r3, [sp, #12]
   18264:	ldr	r0, [sp, #16]
   18268:	movw	r1, #0
   1826c:	cmp	r0, r1
   18270:	str	ip, [sp, #4]
   18274:	bne	18284 <__assert_fail@plt+0x6738>
   18278:	movw	r0, #33756	; 0x83dc
   1827c:	movt	r0, #1
   18280:	str	r0, [sp, #16]
   18284:	ldr	r0, [sp, #12]
   18288:	movw	r1, #0
   1828c:	cmp	r0, r1
   18290:	bne	182a0 <__assert_fail@plt+0x6754>
   18294:	movw	r0, #33816	; 0x8418
   18298:	movt	r0, #1
   1829c:	str	r0, [sp, #12]
   182a0:	movw	r0, #40	; 0x28
   182a4:	bl	20e30 <lchmod@@Base+0x7438>
   182a8:	str	r0, [sp, #8]
   182ac:	ldr	r0, [sp, #8]
   182b0:	movw	lr, #0
   182b4:	cmp	r0, lr
   182b8:	bne	182c8 <__assert_fail@plt+0x677c>
   182bc:	movw	r0, #0
   182c0:	str	r0, [fp, #-4]
   182c4:	b	183d0 <__assert_fail@plt+0x6884>
   182c8:	ldr	r0, [fp, #-12]
   182cc:	movw	r1, #0
   182d0:	cmp	r0, r1
   182d4:	bne	182e4 <__assert_fail@plt+0x6798>
   182d8:	movw	r0, #17988	; 0x4644
   182dc:	movt	r0, #2
   182e0:	str	r0, [fp, #-12]
   182e4:	ldr	r0, [fp, #-12]
   182e8:	ldr	r1, [sp, #8]
   182ec:	str	r0, [r1, #20]
   182f0:	ldr	r0, [sp, #8]
   182f4:	bl	18444 <__assert_fail@plt+0x68f8>
   182f8:	tst	r0, #1
   182fc:	bne	18304 <__assert_fail@plt+0x67b8>
   18300:	b	183c0 <__assert_fail@plt+0x6874>
   18304:	ldr	r0, [fp, #-8]
   18308:	ldr	r1, [fp, #-12]
   1830c:	bl	18598 <__assert_fail@plt+0x6a4c>
   18310:	ldr	r1, [sp, #8]
   18314:	str	r0, [r1, #8]
   18318:	ldr	r0, [sp, #8]
   1831c:	ldr	r0, [r0, #8]
   18320:	cmp	r0, #0
   18324:	bne	1832c <__assert_fail@plt+0x67e0>
   18328:	b	183c0 <__assert_fail@plt+0x6874>
   1832c:	ldr	r0, [sp, #8]
   18330:	ldr	r0, [r0, #8]
   18334:	movw	r1, #8
   18338:	bl	20d94 <lchmod@@Base+0x739c>
   1833c:	ldr	r1, [sp, #8]
   18340:	str	r0, [r1]
   18344:	ldr	r0, [sp, #8]
   18348:	ldr	r0, [r0]
   1834c:	movw	r1, #0
   18350:	cmp	r0, r1
   18354:	bne	1835c <__assert_fail@plt+0x6810>
   18358:	b	183c0 <__assert_fail@plt+0x6874>
   1835c:	ldr	r0, [sp, #8]
   18360:	ldr	r1, [r0]
   18364:	ldr	r0, [r0, #8]
   18368:	add	r0, r1, r0, lsl #3
   1836c:	ldr	r1, [sp, #8]
   18370:	str	r0, [r1, #4]
   18374:	ldr	r0, [sp, #8]
   18378:	movw	r1, #0
   1837c:	str	r1, [r0, #12]
   18380:	ldr	r0, [sp, #8]
   18384:	str	r1, [r0, #16]
   18388:	ldr	r0, [sp, #16]
   1838c:	ldr	r2, [sp, #8]
   18390:	str	r0, [r2, #24]
   18394:	ldr	r0, [sp, #12]
   18398:	ldr	r2, [sp, #8]
   1839c:	str	r0, [r2, #28]
   183a0:	ldr	r0, [fp, #8]
   183a4:	ldr	r2, [sp, #8]
   183a8:	str	r0, [r2, #32]
   183ac:	ldr	r0, [sp, #8]
   183b0:	str	r1, [r0, #36]	; 0x24
   183b4:	ldr	r0, [sp, #8]
   183b8:	str	r0, [fp, #-4]
   183bc:	b	183d0 <__assert_fail@plt+0x6884>
   183c0:	ldr	r0, [sp, #8]
   183c4:	bl	13f4c <__assert_fail@plt+0x2400>
   183c8:	movw	r0, #0
   183cc:	str	r0, [fp, #-4]
   183d0:	ldr	r0, [fp, #-4]
   183d4:	mov	sp, fp
   183d8:	pop	{fp, pc}
   183dc:	push	{fp, lr}
   183e0:	mov	fp, sp
   183e4:	sub	sp, sp, #16
   183e8:	str	r0, [fp, #-4]
   183ec:	str	r1, [sp, #8]
   183f0:	ldr	r0, [fp, #-4]
   183f4:	mov	r1, #3
   183f8:	bl	21220 <lchmod@@Base+0x7828>
   183fc:	str	r0, [sp, #4]
   18400:	ldr	r0, [sp, #4]
   18404:	ldr	r1, [sp, #8]
   18408:	udiv	lr, r0, r1
   1840c:	mls	r0, lr, r1, r0
   18410:	mov	sp, fp
   18414:	pop	{fp, pc}
   18418:	sub	sp, sp, #8
   1841c:	str	r0, [sp, #4]
   18420:	str	r1, [sp]
   18424:	ldr	r0, [sp, #4]
   18428:	ldr	r1, [sp]
   1842c:	cmp	r0, r1
   18430:	movw	r0, #0
   18434:	moveq	r0, #1
   18438:	and	r0, r0, #1
   1843c:	add	sp, sp, #8
   18440:	bx	lr
   18444:	sub	sp, sp, #16
   18448:	str	r0, [sp, #8]
   1844c:	ldr	r0, [sp, #8]
   18450:	ldr	r0, [r0, #20]
   18454:	str	r0, [sp, #4]
   18458:	ldr	r0, [sp, #4]
   1845c:	movw	r1, #17988	; 0x4644
   18460:	movt	r1, #2
   18464:	cmp	r0, r1
   18468:	bne	1847c <__assert_fail@plt+0x6930>
   1846c:	movw	r0, #1
   18470:	and	r0, r0, #1
   18474:	strb	r0, [sp, #15]
   18478:	b	18580 <__assert_fail@plt+0x6a34>
   1847c:	vldr	s0, [pc, #268]	; 18590 <__assert_fail@plt+0x6a44>
   18480:	vstr	s0, [sp]
   18484:	vldr	s0, [sp]
   18488:	ldr	r0, [sp, #4]
   1848c:	vldr	s2, [r0, #8]
   18490:	vcmpe.f32	s0, s2
   18494:	vmrs	APSR_nzcv, fpscr
   18498:	bpl	18564 <__assert_fail@plt+0x6a18>
   1849c:	ldr	r0, [sp, #4]
   184a0:	vldr	s0, [r0, #8]
   184a4:	vldr	s2, [sp]
   184a8:	vmov.f32	s4, #112	; 0x3f800000  1.0
   184ac:	vsub.f32	s2, s4, s2
   184b0:	vcmpe.f32	s0, s2
   184b4:	vmrs	APSR_nzcv, fpscr
   184b8:	bpl	18564 <__assert_fail@plt+0x6a18>
   184bc:	vldr	s0, [sp]
   184c0:	vmov.f32	s2, #112	; 0x3f800000  1.0
   184c4:	vadd.f32	s0, s2, s0
   184c8:	ldr	r0, [sp, #4]
   184cc:	vldr	s2, [r0, #12]
   184d0:	vcmpe.f32	s0, s2
   184d4:	vmrs	APSR_nzcv, fpscr
   184d8:	bpl	18564 <__assert_fail@plt+0x6a18>
   184dc:	vldr	s0, [pc, #176]	; 18594 <__assert_fail@plt+0x6a48>
   184e0:	ldr	r0, [sp, #4]
   184e4:	vldr	s2, [r0]
   184e8:	vcmpe.f32	s0, s2
   184ec:	vmrs	APSR_nzcv, fpscr
   184f0:	bhi	18564 <__assert_fail@plt+0x6a18>
   184f4:	ldr	r0, [sp, #4]
   184f8:	vldr	s0, [r0]
   184fc:	vldr	s2, [sp]
   18500:	vadd.f32	s0, s0, s2
   18504:	ldr	r0, [sp, #4]
   18508:	vldr	s2, [r0, #4]
   1850c:	vcmpe.f32	s0, s2
   18510:	vmrs	APSR_nzcv, fpscr
   18514:	bpl	18564 <__assert_fail@plt+0x6a18>
   18518:	ldr	r0, [sp, #4]
   1851c:	vldr	s0, [r0, #4]
   18520:	vmov.f32	s2, #112	; 0x3f800000  1.0
   18524:	vcmpe.f32	s0, s2
   18528:	vmrs	APSR_nzcv, fpscr
   1852c:	bhi	18564 <__assert_fail@plt+0x6a18>
   18530:	ldr	r0, [sp, #4]
   18534:	vldr	s0, [r0]
   18538:	vldr	s2, [sp]
   1853c:	vadd.f32	s0, s0, s2
   18540:	ldr	r0, [sp, #4]
   18544:	vldr	s2, [r0, #8]
   18548:	vcmpe.f32	s0, s2
   1854c:	vmrs	APSR_nzcv, fpscr
   18550:	bpl	18564 <__assert_fail@plt+0x6a18>
   18554:	movw	r0, #1
   18558:	and	r0, r0, #1
   1855c:	strb	r0, [sp, #15]
   18560:	b	18580 <__assert_fail@plt+0x6a34>
   18564:	ldr	r0, [sp, #8]
   18568:	movw	r1, #17988	; 0x4644
   1856c:	movt	r1, #2
   18570:	str	r1, [r0, #20]
   18574:	movw	r0, #0
   18578:	and	r0, r0, #1
   1857c:	strb	r0, [sp, #15]
   18580:	ldrb	r0, [sp, #15]
   18584:	and	r0, r0, #1
   18588:	add	sp, sp, #16
   1858c:	bx	lr
   18590:	stclcc	12, cr12, [ip, #820]	; 0x334
   18594:	andeq	r0, r0, r0
   18598:	push	{fp, lr}
   1859c:	mov	fp, sp
   185a0:	sub	sp, sp, #16
   185a4:	str	r0, [sp, #8]
   185a8:	str	r1, [sp, #4]
   185ac:	ldr	r0, [sp, #4]
   185b0:	ldrb	r0, [r0, #16]
   185b4:	tst	r0, #1
   185b8:	bne	18608 <__assert_fail@plt+0x6abc>
   185bc:	vldr	s0, [pc, #128]	; 18644 <__assert_fail@plt+0x6af8>
   185c0:	ldr	r0, [sp, #8]
   185c4:	vmov	s2, r0
   185c8:	vcvt.f32.u32	s2, s2
   185cc:	ldr	r0, [sp, #4]
   185d0:	vldr	s4, [r0, #8]
   185d4:	vdiv.f32	s2, s2, s4
   185d8:	vstr	s2, [sp]
   185dc:	vldr	s2, [sp]
   185e0:	vcmpe.f32	s0, s2
   185e4:	vmrs	APSR_nzcv, fpscr
   185e8:	bhi	185f8 <__assert_fail@plt+0x6aac>
   185ec:	movw	r0, #0
   185f0:	str	r0, [fp, #-4]
   185f4:	b	18638 <__assert_fail@plt+0x6aec>
   185f8:	vldr	s0, [sp]
   185fc:	vcvt.u32.f32	s0, s0
   18600:	vmov	r0, s0
   18604:	str	r0, [sp, #8]
   18608:	ldr	r0, [sp, #8]
   1860c:	bl	19510 <__assert_fail@plt+0x79c4>
   18610:	ldr	lr, [pc, #48]	; 18648 <__assert_fail@plt+0x6afc>
   18614:	str	r0, [sp, #8]
   18618:	ldr	r0, [sp, #8]
   1861c:	cmp	lr, r0
   18620:	bcs	18630 <__assert_fail@plt+0x6ae4>
   18624:	movw	r0, #0
   18628:	str	r0, [fp, #-4]
   1862c:	b	18638 <__assert_fail@plt+0x6aec>
   18630:	ldr	r0, [sp, #8]
   18634:	str	r0, [fp, #-4]
   18638:	ldr	r0, [fp, #-4]
   1863c:	mov	sp, fp
   18640:	pop	{fp, pc}
   18644:	svcmi	0x00800000
   18648:	svcne	0x00ffffff
   1864c:	push	{fp, lr}
   18650:	mov	fp, sp
   18654:	sub	sp, sp, #24
   18658:	str	r0, [fp, #-4]
   1865c:	ldr	r0, [fp, #-4]
   18660:	ldr	r0, [r0]
   18664:	str	r0, [fp, #-8]
   18668:	ldr	r0, [fp, #-8]
   1866c:	ldr	r1, [fp, #-4]
   18670:	ldr	r1, [r1, #4]
   18674:	cmp	r0, r1
   18678:	bcs	1877c <__assert_fail@plt+0x6c30>
   1867c:	ldr	r0, [fp, #-8]
   18680:	ldr	r0, [r0]
   18684:	movw	r1, #0
   18688:	cmp	r0, r1
   1868c:	beq	18768 <__assert_fail@plt+0x6c1c>
   18690:	ldr	r0, [fp, #-8]
   18694:	ldr	r0, [r0, #4]
   18698:	str	r0, [sp, #12]
   1869c:	ldr	r0, [sp, #12]
   186a0:	movw	r1, #0
   186a4:	cmp	r0, r1
   186a8:	beq	18720 <__assert_fail@plt+0x6bd4>
   186ac:	ldr	r0, [fp, #-4]
   186b0:	ldr	r0, [r0, #32]
   186b4:	movw	r1, #0
   186b8:	cmp	r0, r1
   186bc:	beq	186e0 <__assert_fail@plt+0x6b94>
   186c0:	ldr	r0, [fp, #-4]
   186c4:	ldr	r0, [r0, #32]
   186c8:	ldr	r1, [sp, #12]
   186cc:	ldr	r1, [r1]
   186d0:	str	r0, [sp, #4]
   186d4:	mov	r0, r1
   186d8:	ldr	r1, [sp, #4]
   186dc:	blx	r1
   186e0:	ldr	r0, [sp, #12]
   186e4:	movw	r1, #0
   186e8:	str	r1, [r0]
   186ec:	ldr	r0, [sp, #12]
   186f0:	ldr	r0, [r0, #4]
   186f4:	str	r0, [sp, #8]
   186f8:	ldr	r0, [fp, #-4]
   186fc:	ldr	r0, [r0, #36]	; 0x24
   18700:	ldr	r1, [sp, #12]
   18704:	str	r0, [r1, #4]
   18708:	ldr	r0, [sp, #12]
   1870c:	ldr	r1, [fp, #-4]
   18710:	str	r0, [r1, #36]	; 0x24
   18714:	ldr	r0, [sp, #8]
   18718:	str	r0, [sp, #12]
   1871c:	b	1869c <__assert_fail@plt+0x6b50>
   18720:	ldr	r0, [fp, #-4]
   18724:	ldr	r0, [r0, #32]
   18728:	movw	r1, #0
   1872c:	cmp	r0, r1
   18730:	beq	18754 <__assert_fail@plt+0x6c08>
   18734:	ldr	r0, [fp, #-4]
   18738:	ldr	r0, [r0, #32]
   1873c:	ldr	r1, [fp, #-8]
   18740:	ldr	r1, [r1]
   18744:	str	r0, [sp]
   18748:	mov	r0, r1
   1874c:	ldr	r1, [sp]
   18750:	blx	r1
   18754:	ldr	r0, [fp, #-8]
   18758:	movw	r1, #0
   1875c:	str	r1, [r0]
   18760:	ldr	r0, [fp, #-8]
   18764:	str	r1, [r0, #4]
   18768:	b	1876c <__assert_fail@plt+0x6c20>
   1876c:	ldr	r0, [fp, #-8]
   18770:	add	r0, r0, #8
   18774:	str	r0, [fp, #-8]
   18778:	b	18668 <__assert_fail@plt+0x6b1c>
   1877c:	ldr	r0, [fp, #-4]
   18780:	movw	r1, #0
   18784:	str	r1, [r0, #12]
   18788:	ldr	r0, [fp, #-4]
   1878c:	str	r1, [r0, #16]
   18790:	mov	sp, fp
   18794:	pop	{fp, pc}
   18798:	push	{fp, lr}
   1879c:	mov	fp, sp
   187a0:	sub	sp, sp, #24
   187a4:	str	r0, [fp, #-4]
   187a8:	ldr	r0, [fp, #-4]
   187ac:	ldr	r0, [r0, #32]
   187b0:	movw	r1, #0
   187b4:	cmp	r0, r1
   187b8:	beq	18864 <__assert_fail@plt+0x6d18>
   187bc:	ldr	r0, [fp, #-4]
   187c0:	ldr	r0, [r0, #16]
   187c4:	cmp	r0, #0
   187c8:	beq	18864 <__assert_fail@plt+0x6d18>
   187cc:	ldr	r0, [fp, #-4]
   187d0:	ldr	r0, [r0]
   187d4:	str	r0, [fp, #-8]
   187d8:	ldr	r0, [fp, #-8]
   187dc:	ldr	r1, [fp, #-4]
   187e0:	ldr	r1, [r1, #4]
   187e4:	cmp	r0, r1
   187e8:	bcs	18860 <__assert_fail@plt+0x6d14>
   187ec:	ldr	r0, [fp, #-8]
   187f0:	ldr	r0, [r0]
   187f4:	movw	r1, #0
   187f8:	cmp	r0, r1
   187fc:	beq	1884c <__assert_fail@plt+0x6d00>
   18800:	ldr	r0, [fp, #-8]
   18804:	str	r0, [sp, #12]
   18808:	ldr	r0, [sp, #12]
   1880c:	movw	r1, #0
   18810:	cmp	r0, r1
   18814:	beq	18848 <__assert_fail@plt+0x6cfc>
   18818:	ldr	r0, [fp, #-4]
   1881c:	ldr	r0, [r0, #32]
   18820:	ldr	r1, [sp, #12]
   18824:	ldr	r1, [r1]
   18828:	str	r0, [sp, #4]
   1882c:	mov	r0, r1
   18830:	ldr	r1, [sp, #4]
   18834:	blx	r1
   18838:	ldr	r0, [sp, #12]
   1883c:	ldr	r0, [r0, #4]
   18840:	str	r0, [sp, #12]
   18844:	b	18808 <__assert_fail@plt+0x6cbc>
   18848:	b	1884c <__assert_fail@plt+0x6d00>
   1884c:	b	18850 <__assert_fail@plt+0x6d04>
   18850:	ldr	r0, [fp, #-8]
   18854:	add	r0, r0, #8
   18858:	str	r0, [fp, #-8]
   1885c:	b	187d8 <__assert_fail@plt+0x6c8c>
   18860:	b	18864 <__assert_fail@plt+0x6d18>
   18864:	ldr	r0, [fp, #-4]
   18868:	ldr	r0, [r0]
   1886c:	str	r0, [fp, #-8]
   18870:	ldr	r0, [fp, #-8]
   18874:	ldr	r1, [fp, #-4]
   18878:	ldr	r1, [r1, #4]
   1887c:	cmp	r0, r1
   18880:	bcs	188d4 <__assert_fail@plt+0x6d88>
   18884:	ldr	r0, [fp, #-8]
   18888:	ldr	r0, [r0, #4]
   1888c:	str	r0, [sp, #12]
   18890:	ldr	r0, [sp, #12]
   18894:	movw	r1, #0
   18898:	cmp	r0, r1
   1889c:	beq	188c0 <__assert_fail@plt+0x6d74>
   188a0:	ldr	r0, [sp, #12]
   188a4:	ldr	r0, [r0, #4]
   188a8:	str	r0, [sp, #8]
   188ac:	ldr	r0, [sp, #12]
   188b0:	bl	13f4c <__assert_fail@plt+0x2400>
   188b4:	ldr	r0, [sp, #8]
   188b8:	str	r0, [sp, #12]
   188bc:	b	18890 <__assert_fail@plt+0x6d44>
   188c0:	b	188c4 <__assert_fail@plt+0x6d78>
   188c4:	ldr	r0, [fp, #-8]
   188c8:	add	r0, r0, #8
   188cc:	str	r0, [fp, #-8]
   188d0:	b	18870 <__assert_fail@plt+0x6d24>
   188d4:	ldr	r0, [fp, #-4]
   188d8:	ldr	r0, [r0, #36]	; 0x24
   188dc:	str	r0, [sp, #12]
   188e0:	ldr	r0, [sp, #12]
   188e4:	movw	r1, #0
   188e8:	cmp	r0, r1
   188ec:	beq	18910 <__assert_fail@plt+0x6dc4>
   188f0:	ldr	r0, [sp, #12]
   188f4:	ldr	r0, [r0, #4]
   188f8:	str	r0, [sp, #8]
   188fc:	ldr	r0, [sp, #12]
   18900:	bl	13f4c <__assert_fail@plt+0x2400>
   18904:	ldr	r0, [sp, #8]
   18908:	str	r0, [sp, #12]
   1890c:	b	188e0 <__assert_fail@plt+0x6d94>
   18910:	ldr	r0, [fp, #-4]
   18914:	ldr	r0, [r0]
   18918:	bl	13f4c <__assert_fail@plt+0x2400>
   1891c:	ldr	r0, [fp, #-4]
   18920:	bl	13f4c <__assert_fail@plt+0x2400>
   18924:	mov	sp, fp
   18928:	pop	{fp, pc}
   1892c:	push	{fp, lr}
   18930:	mov	fp, sp
   18934:	sub	sp, sp, #64	; 0x40
   18938:	str	r0, [fp, #-8]
   1893c:	str	r1, [fp, #-12]
   18940:	ldr	r0, [fp, #-12]
   18944:	ldr	r1, [fp, #-8]
   18948:	ldr	r1, [r1, #20]
   1894c:	bl	18598 <__assert_fail@plt+0x6a4c>
   18950:	str	r0, [sp, #4]
   18954:	ldr	r0, [sp, #4]
   18958:	cmp	r0, #0
   1895c:	bne	18970 <__assert_fail@plt+0x6e24>
   18960:	movw	r0, #0
   18964:	and	r0, r0, #1
   18968:	strb	r0, [fp, #-1]
   1896c:	b	18b48 <__assert_fail@plt+0x6ffc>
   18970:	ldr	r0, [sp, #4]
   18974:	ldr	r1, [fp, #-8]
   18978:	ldr	r1, [r1, #8]
   1897c:	cmp	r0, r1
   18980:	bne	18994 <__assert_fail@plt+0x6e48>
   18984:	movw	r0, #1
   18988:	and	r0, r0, #1
   1898c:	strb	r0, [fp, #-1]
   18990:	b	18b48 <__assert_fail@plt+0x6ffc>
   18994:	add	r0, sp, #12
   18998:	str	r0, [sp, #8]
   1899c:	ldr	r0, [sp, #4]
   189a0:	movw	r1, #8
   189a4:	bl	20d94 <lchmod@@Base+0x739c>
   189a8:	ldr	r1, [sp, #8]
   189ac:	str	r0, [r1]
   189b0:	ldr	r0, [sp, #8]
   189b4:	ldr	r0, [r0]
   189b8:	movw	r1, #0
   189bc:	cmp	r0, r1
   189c0:	bne	189d4 <__assert_fail@plt+0x6e88>
   189c4:	movw	r0, #0
   189c8:	and	r0, r0, #1
   189cc:	strb	r0, [fp, #-1]
   189d0:	b	18b48 <__assert_fail@plt+0x6ffc>
   189d4:	ldr	r0, [sp, #4]
   189d8:	ldr	r1, [sp, #8]
   189dc:	str	r0, [r1, #8]
   189e0:	ldr	r0, [sp, #8]
   189e4:	ldr	r0, [r0]
   189e8:	ldr	r1, [sp, #4]
   189ec:	add	r0, r0, r1, lsl #3
   189f0:	ldr	r1, [sp, #8]
   189f4:	str	r0, [r1, #4]
   189f8:	ldr	r0, [sp, #8]
   189fc:	movw	r1, #0
   18a00:	str	r1, [r0, #12]
   18a04:	ldr	r0, [sp, #8]
   18a08:	str	r1, [r0, #16]
   18a0c:	ldr	r0, [fp, #-8]
   18a10:	ldr	r0, [r0, #20]
   18a14:	ldr	r1, [sp, #8]
   18a18:	str	r0, [r1, #20]
   18a1c:	ldr	r0, [fp, #-8]
   18a20:	ldr	r0, [r0, #24]
   18a24:	ldr	r1, [sp, #8]
   18a28:	str	r0, [r1, #24]
   18a2c:	ldr	r0, [fp, #-8]
   18a30:	ldr	r0, [r0, #28]
   18a34:	ldr	r1, [sp, #8]
   18a38:	str	r0, [r1, #28]
   18a3c:	ldr	r0, [fp, #-8]
   18a40:	ldr	r0, [r0, #32]
   18a44:	ldr	r1, [sp, #8]
   18a48:	str	r0, [r1, #32]
   18a4c:	ldr	r0, [fp, #-8]
   18a50:	ldr	r0, [r0, #36]	; 0x24
   18a54:	ldr	r1, [sp, #8]
   18a58:	str	r0, [r1, #36]	; 0x24
   18a5c:	ldr	r0, [sp, #8]
   18a60:	ldr	r1, [fp, #-8]
   18a64:	movw	r2, #0
   18a68:	and	r2, r2, #1
   18a6c:	bl	18b58 <__assert_fail@plt+0x700c>
   18a70:	tst	r0, #1
   18a74:	beq	18ae4 <__assert_fail@plt+0x6f98>
   18a78:	ldr	r0, [fp, #-8]
   18a7c:	ldr	r0, [r0]
   18a80:	bl	13f4c <__assert_fail@plt+0x2400>
   18a84:	ldr	r0, [sp, #8]
   18a88:	ldr	r0, [r0]
   18a8c:	ldr	lr, [fp, #-8]
   18a90:	str	r0, [lr]
   18a94:	ldr	r0, [sp, #8]
   18a98:	ldr	r0, [r0, #4]
   18a9c:	ldr	lr, [fp, #-8]
   18aa0:	str	r0, [lr, #4]
   18aa4:	ldr	r0, [sp, #8]
   18aa8:	ldr	r0, [r0, #8]
   18aac:	ldr	lr, [fp, #-8]
   18ab0:	str	r0, [lr, #8]
   18ab4:	ldr	r0, [sp, #8]
   18ab8:	ldr	r0, [r0, #12]
   18abc:	ldr	lr, [fp, #-8]
   18ac0:	str	r0, [lr, #12]
   18ac4:	ldr	r0, [sp, #8]
   18ac8:	ldr	r0, [r0, #36]	; 0x24
   18acc:	ldr	lr, [fp, #-8]
   18ad0:	str	r0, [lr, #36]	; 0x24
   18ad4:	movw	r0, #1
   18ad8:	and	r0, r0, #1
   18adc:	strb	r0, [fp, #-1]
   18ae0:	b	18b48 <__assert_fail@plt+0x6ffc>
   18ae4:	ldr	r0, [sp, #8]
   18ae8:	ldr	r0, [r0, #36]	; 0x24
   18aec:	ldr	r1, [fp, #-8]
   18af0:	str	r0, [r1, #36]	; 0x24
   18af4:	ldr	r0, [fp, #-8]
   18af8:	ldr	r1, [sp, #8]
   18afc:	movw	r2, #1
   18b00:	and	r2, r2, #1
   18b04:	bl	18b58 <__assert_fail@plt+0x700c>
   18b08:	tst	r0, #1
   18b0c:	beq	18b2c <__assert_fail@plt+0x6fe0>
   18b10:	ldr	r0, [fp, #-8]
   18b14:	ldr	r1, [sp, #8]
   18b18:	movw	r2, #0
   18b1c:	and	r2, r2, #1
   18b20:	bl	18b58 <__assert_fail@plt+0x700c>
   18b24:	tst	r0, #1
   18b28:	bne	18b30 <__assert_fail@plt+0x6fe4>
   18b2c:	bl	11af8 <abort@plt>
   18b30:	ldr	r0, [sp, #8]
   18b34:	ldr	r0, [r0]
   18b38:	bl	13f4c <__assert_fail@plt+0x2400>
   18b3c:	movw	r0, #0
   18b40:	and	r0, r0, #1
   18b44:	strb	r0, [fp, #-1]
   18b48:	ldrb	r0, [fp, #-1]
   18b4c:	and	r0, r0, #1
   18b50:	mov	sp, fp
   18b54:	pop	{fp, pc}
   18b58:	push	{fp, lr}
   18b5c:	mov	fp, sp
   18b60:	sub	sp, sp, #40	; 0x28
   18b64:	str	r0, [fp, #-8]
   18b68:	str	r1, [fp, #-12]
   18b6c:	and	r0, r2, #1
   18b70:	strb	r0, [fp, #-13]
   18b74:	ldr	r0, [fp, #-12]
   18b78:	ldr	r0, [r0]
   18b7c:	str	r0, [sp, #20]
   18b80:	ldr	r0, [sp, #20]
   18b84:	ldr	r1, [fp, #-12]
   18b88:	ldr	r1, [r1, #4]
   18b8c:	cmp	r0, r1
   18b90:	bcs	18d4c <__assert_fail@plt+0x7200>
   18b94:	ldr	r0, [sp, #20]
   18b98:	ldr	r0, [r0]
   18b9c:	movw	r1, #0
   18ba0:	cmp	r0, r1
   18ba4:	beq	18d38 <__assert_fail@plt+0x71ec>
   18ba8:	ldr	r0, [sp, #20]
   18bac:	ldr	r0, [r0, #4]
   18bb0:	str	r0, [sp, #16]
   18bb4:	ldr	r0, [sp, #16]
   18bb8:	movw	r1, #0
   18bbc:	cmp	r0, r1
   18bc0:	beq	18c58 <__assert_fail@plt+0x710c>
   18bc4:	ldr	r0, [sp, #16]
   18bc8:	ldr	r0, [r0]
   18bcc:	str	r0, [sp, #8]
   18bd0:	ldr	r0, [fp, #-8]
   18bd4:	ldr	r1, [sp, #8]
   18bd8:	bl	17e00 <__assert_fail@plt+0x62b4>
   18bdc:	str	r0, [sp, #4]
   18be0:	ldr	r0, [sp, #16]
   18be4:	ldr	r0, [r0, #4]
   18be8:	str	r0, [sp, #12]
   18bec:	ldr	r0, [sp, #4]
   18bf0:	ldr	r0, [r0]
   18bf4:	movw	r1, #0
   18bf8:	cmp	r0, r1
   18bfc:	beq	18c20 <__assert_fail@plt+0x70d4>
   18c00:	ldr	r0, [sp, #4]
   18c04:	ldr	r0, [r0, #4]
   18c08:	ldr	r1, [sp, #16]
   18c0c:	str	r0, [r1, #4]
   18c10:	ldr	r0, [sp, #16]
   18c14:	ldr	r1, [sp, #4]
   18c18:	str	r0, [r1, #4]
   18c1c:	b	18c48 <__assert_fail@plt+0x70fc>
   18c20:	ldr	r0, [sp, #8]
   18c24:	ldr	r1, [sp, #4]
   18c28:	str	r0, [r1]
   18c2c:	ldr	r0, [fp, #-8]
   18c30:	ldr	r1, [r0, #12]
   18c34:	add	r1, r1, #1
   18c38:	str	r1, [r0, #12]
   18c3c:	ldr	r0, [fp, #-8]
   18c40:	ldr	r1, [sp, #16]
   18c44:	bl	19668 <__assert_fail@plt+0x7b1c>
   18c48:	b	18c4c <__assert_fail@plt+0x7100>
   18c4c:	ldr	r0, [sp, #12]
   18c50:	str	r0, [sp, #16]
   18c54:	b	18bb4 <__assert_fail@plt+0x7068>
   18c58:	ldr	r0, [sp, #20]
   18c5c:	ldr	r0, [r0]
   18c60:	str	r0, [sp, #8]
   18c64:	ldr	r0, [sp, #20]
   18c68:	movw	r1, #0
   18c6c:	str	r1, [r0, #4]
   18c70:	ldrb	r0, [fp, #-13]
   18c74:	tst	r0, #1
   18c78:	beq	18c80 <__assert_fail@plt+0x7134>
   18c7c:	b	18d3c <__assert_fail@plt+0x71f0>
   18c80:	ldr	r0, [fp, #-8]
   18c84:	ldr	r1, [sp, #8]
   18c88:	bl	17e00 <__assert_fail@plt+0x62b4>
   18c8c:	str	r0, [sp, #4]
   18c90:	ldr	r0, [sp, #4]
   18c94:	ldr	r0, [r0]
   18c98:	movw	r1, #0
   18c9c:	cmp	r0, r1
   18ca0:	beq	18cfc <__assert_fail@plt+0x71b0>
   18ca4:	ldr	r0, [fp, #-8]
   18ca8:	bl	19214 <__assert_fail@plt+0x76c8>
   18cac:	str	r0, [sp]
   18cb0:	ldr	r0, [sp]
   18cb4:	movw	lr, #0
   18cb8:	cmp	r0, lr
   18cbc:	bne	18cd0 <__assert_fail@plt+0x7184>
   18cc0:	movw	r0, #0
   18cc4:	and	r0, r0, #1
   18cc8:	strb	r0, [fp, #-1]
   18ccc:	b	18d58 <__assert_fail@plt+0x720c>
   18cd0:	ldr	r0, [sp, #8]
   18cd4:	ldr	r1, [sp]
   18cd8:	str	r0, [r1]
   18cdc:	ldr	r0, [sp, #4]
   18ce0:	ldr	r0, [r0, #4]
   18ce4:	ldr	r1, [sp]
   18ce8:	str	r0, [r1, #4]
   18cec:	ldr	r0, [sp]
   18cf0:	ldr	r1, [sp, #4]
   18cf4:	str	r0, [r1, #4]
   18cf8:	b	18d18 <__assert_fail@plt+0x71cc>
   18cfc:	ldr	r0, [sp, #8]
   18d00:	ldr	r1, [sp, #4]
   18d04:	str	r0, [r1]
   18d08:	ldr	r0, [fp, #-8]
   18d0c:	ldr	r1, [r0, #12]
   18d10:	add	r1, r1, #1
   18d14:	str	r1, [r0, #12]
   18d18:	ldr	r0, [sp, #20]
   18d1c:	movw	r1, #0
   18d20:	str	r1, [r0]
   18d24:	ldr	r0, [fp, #-12]
   18d28:	ldr	r1, [r0, #12]
   18d2c:	mvn	r2, #0
   18d30:	add	r1, r1, r2
   18d34:	str	r1, [r0, #12]
   18d38:	b	18d3c <__assert_fail@plt+0x71f0>
   18d3c:	ldr	r0, [sp, #20]
   18d40:	add	r0, r0, #8
   18d44:	str	r0, [sp, #20]
   18d48:	b	18b80 <__assert_fail@plt+0x7034>
   18d4c:	movw	r0, #1
   18d50:	and	r0, r0, #1
   18d54:	strb	r0, [fp, #-1]
   18d58:	ldrb	r0, [fp, #-1]
   18d5c:	and	r0, r0, #1
   18d60:	mov	sp, fp
   18d64:	pop	{fp, pc}
   18d68:	push	{fp, lr}
   18d6c:	mov	fp, sp
   18d70:	sub	sp, sp, #48	; 0x30
   18d74:	str	r0, [fp, #-8]
   18d78:	str	r1, [fp, #-12]
   18d7c:	str	r2, [fp, #-16]
   18d80:	ldr	r0, [fp, #-12]
   18d84:	movw	r1, #0
   18d88:	cmp	r0, r1
   18d8c:	bne	18d94 <__assert_fail@plt+0x7248>
   18d90:	bl	11af8 <abort@plt>
   18d94:	ldr	r0, [fp, #-8]
   18d98:	ldr	r1, [fp, #-12]
   18d9c:	add	r2, sp, #24
   18da0:	movw	r3, #0
   18da4:	and	r3, r3, #1
   18da8:	bl	19018 <__assert_fail@plt+0x74cc>
   18dac:	str	r0, [fp, #-20]	; 0xffffffec
   18db0:	movw	r1, #0
   18db4:	cmp	r0, r1
   18db8:	beq	18de4 <__assert_fail@plt+0x7298>
   18dbc:	ldr	r0, [fp, #-16]
   18dc0:	movw	r1, #0
   18dc4:	cmp	r0, r1
   18dc8:	beq	18dd8 <__assert_fail@plt+0x728c>
   18dcc:	ldr	r0, [fp, #-20]	; 0xffffffec
   18dd0:	ldr	r1, [fp, #-16]
   18dd4:	str	r0, [r1]
   18dd8:	movw	r0, #0
   18ddc:	str	r0, [fp, #-4]
   18de0:	b	19008 <__assert_fail@plt+0x74bc>
   18de4:	ldr	r0, [fp, #-8]
   18de8:	ldr	r0, [r0, #12]
   18dec:	vmov	s0, r0
   18df0:	vcvt.f32.u32	s0, s0
   18df4:	ldr	r0, [fp, #-8]
   18df8:	ldr	r0, [r0, #20]
   18dfc:	vldr	s2, [r0, #8]
   18e00:	ldr	r0, [fp, #-8]
   18e04:	ldr	r0, [r0, #8]
   18e08:	vmov	s4, r0
   18e0c:	vcvt.f32.u32	s4, s4
   18e10:	vmul.f32	s2, s2, s4
   18e14:	vcmpe.f32	s0, s2
   18e18:	vmrs	APSR_nzcv, fpscr
   18e1c:	ble	18f54 <__assert_fail@plt+0x7408>
   18e20:	ldr	r0, [fp, #-8]
   18e24:	bl	18444 <__assert_fail@plt+0x68f8>
   18e28:	ldr	lr, [fp, #-8]
   18e2c:	ldr	lr, [lr, #12]
   18e30:	vmov	s0, lr
   18e34:	vcvt.f32.u32	s0, s0
   18e38:	ldr	lr, [fp, #-8]
   18e3c:	ldr	lr, [lr, #20]
   18e40:	vldr	s2, [lr, #8]
   18e44:	ldr	lr, [fp, #-8]
   18e48:	ldr	lr, [lr, #8]
   18e4c:	vmov	s4, lr
   18e50:	vcvt.f32.u32	s4, s4
   18e54:	vmul.f32	s2, s2, s4
   18e58:	vcmpe.f32	s0, s2
   18e5c:	vmrs	APSR_nzcv, fpscr
   18e60:	str	r0, [sp, #8]
   18e64:	ble	18f50 <__assert_fail@plt+0x7404>
   18e68:	ldr	r0, [fp, #-8]
   18e6c:	ldr	r0, [r0, #20]
   18e70:	str	r0, [sp, #20]
   18e74:	ldr	r0, [sp, #20]
   18e78:	ldrb	r0, [r0, #16]
   18e7c:	tst	r0, #1
   18e80:	beq	18ea8 <__assert_fail@plt+0x735c>
   18e84:	ldr	r0, [fp, #-8]
   18e88:	ldr	r0, [r0, #8]
   18e8c:	vmov	s0, r0
   18e90:	vcvt.f32.u32	s0, s0
   18e94:	ldr	r0, [sp, #20]
   18e98:	vldr	s2, [r0, #12]
   18e9c:	vmul.f32	s0, s0, s2
   18ea0:	vstr	s0, [sp, #4]
   18ea4:	b	18ed4 <__assert_fail@plt+0x7388>
   18ea8:	ldr	r0, [fp, #-8]
   18eac:	ldr	r0, [r0, #8]
   18eb0:	vmov	s0, r0
   18eb4:	vcvt.f32.u32	s0, s0
   18eb8:	ldr	r0, [sp, #20]
   18ebc:	vldr	s2, [r0, #12]
   18ec0:	vmul.f32	s0, s0, s2
   18ec4:	ldr	r0, [sp, #20]
   18ec8:	vldr	s2, [r0, #8]
   18ecc:	vmul.f32	s0, s0, s2
   18ed0:	vstr	s0, [sp, #4]
   18ed4:	vldr	s0, [sp, #4]
   18ed8:	vldr	s2, [pc, #308]	; 19014 <__assert_fail@plt+0x74c8>
   18edc:	vstr	s0, [sp, #16]
   18ee0:	vldr	s0, [sp, #16]
   18ee4:	vcmpe.f32	s2, s0
   18ee8:	vmrs	APSR_nzcv, fpscr
   18eec:	bhi	18efc <__assert_fail@plt+0x73b0>
   18ef0:	mvn	r0, #0
   18ef4:	str	r0, [fp, #-4]
   18ef8:	b	19008 <__assert_fail@plt+0x74bc>
   18efc:	ldr	r0, [fp, #-8]
   18f00:	vldr	s0, [sp, #16]
   18f04:	vcvt.u32.f32	s0, s0
   18f08:	vmov	r1, s0
   18f0c:	bl	1892c <__assert_fail@plt+0x6de0>
   18f10:	tst	r0, #1
   18f14:	bne	18f24 <__assert_fail@plt+0x73d8>
   18f18:	mvn	r0, #0
   18f1c:	str	r0, [fp, #-4]
   18f20:	b	19008 <__assert_fail@plt+0x74bc>
   18f24:	ldr	r0, [fp, #-8]
   18f28:	ldr	r1, [fp, #-12]
   18f2c:	add	r2, sp, #24
   18f30:	movw	r3, #0
   18f34:	and	r3, r3, #1
   18f38:	bl	19018 <__assert_fail@plt+0x74cc>
   18f3c:	movw	r1, #0
   18f40:	cmp	r0, r1
   18f44:	beq	18f4c <__assert_fail@plt+0x7400>
   18f48:	bl	11af8 <abort@plt>
   18f4c:	b	18f50 <__assert_fail@plt+0x7404>
   18f50:	b	18f54 <__assert_fail@plt+0x7408>
   18f54:	ldr	r0, [sp, #24]
   18f58:	ldr	r0, [r0]
   18f5c:	movw	r1, #0
   18f60:	cmp	r0, r1
   18f64:	beq	18fd4 <__assert_fail@plt+0x7488>
   18f68:	ldr	r0, [fp, #-8]
   18f6c:	bl	19214 <__assert_fail@plt+0x76c8>
   18f70:	str	r0, [sp, #12]
   18f74:	ldr	r0, [sp, #12]
   18f78:	movw	lr, #0
   18f7c:	cmp	r0, lr
   18f80:	bne	18f90 <__assert_fail@plt+0x7444>
   18f84:	mvn	r0, #0
   18f88:	str	r0, [fp, #-4]
   18f8c:	b	19008 <__assert_fail@plt+0x74bc>
   18f90:	ldr	r0, [fp, #-12]
   18f94:	ldr	r1, [sp, #12]
   18f98:	str	r0, [r1]
   18f9c:	ldr	r0, [sp, #24]
   18fa0:	ldr	r0, [r0, #4]
   18fa4:	ldr	r1, [sp, #12]
   18fa8:	str	r0, [r1, #4]
   18fac:	ldr	r0, [sp, #12]
   18fb0:	ldr	r1, [sp, #24]
   18fb4:	str	r0, [r1, #4]
   18fb8:	ldr	r0, [fp, #-8]
   18fbc:	ldr	r1, [r0, #16]
   18fc0:	add	r1, r1, #1
   18fc4:	str	r1, [r0, #16]
   18fc8:	movw	r0, #1
   18fcc:	str	r0, [fp, #-4]
   18fd0:	b	19008 <__assert_fail@plt+0x74bc>
   18fd4:	ldr	r0, [fp, #-12]
   18fd8:	ldr	r1, [sp, #24]
   18fdc:	str	r0, [r1]
   18fe0:	ldr	r0, [fp, #-8]
   18fe4:	ldr	r1, [r0, #16]
   18fe8:	add	r1, r1, #1
   18fec:	str	r1, [r0, #16]
   18ff0:	ldr	r0, [fp, #-8]
   18ff4:	ldr	r1, [r0, #12]
   18ff8:	add	r1, r1, #1
   18ffc:	str	r1, [r0, #12]
   19000:	movw	r0, #1
   19004:	str	r0, [fp, #-4]
   19008:	ldr	r0, [fp, #-4]
   1900c:	mov	sp, fp
   19010:	pop	{fp, pc}
   19014:	svcmi	0x00800000
   19018:	push	{fp, lr}
   1901c:	mov	fp, sp
   19020:	sub	sp, sp, #56	; 0x38
   19024:	str	r0, [fp, #-8]
   19028:	str	r1, [fp, #-12]
   1902c:	str	r2, [fp, #-16]
   19030:	and	r0, r3, #1
   19034:	strb	r0, [fp, #-17]	; 0xffffffef
   19038:	ldr	r0, [fp, #-8]
   1903c:	ldr	r1, [fp, #-12]
   19040:	bl	17e00 <__assert_fail@plt+0x62b4>
   19044:	str	r0, [fp, #-24]	; 0xffffffe8
   19048:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1904c:	ldr	r1, [fp, #-16]
   19050:	str	r0, [r1]
   19054:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19058:	ldr	r0, [r0]
   1905c:	movw	r1, #0
   19060:	cmp	r0, r1
   19064:	bne	19074 <__assert_fail@plt+0x7528>
   19068:	movw	r0, #0
   1906c:	str	r0, [fp, #-4]
   19070:	b	19208 <__assert_fail@plt+0x76bc>
   19074:	ldr	r0, [fp, #-12]
   19078:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1907c:	ldr	r1, [r1]
   19080:	cmp	r0, r1
   19084:	beq	190b8 <__assert_fail@plt+0x756c>
   19088:	ldr	r0, [fp, #-8]
   1908c:	ldr	r0, [r0, #28]
   19090:	ldr	r1, [fp, #-12]
   19094:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19098:	ldr	r2, [r2]
   1909c:	str	r0, [sp, #8]
   190a0:	mov	r0, r1
   190a4:	mov	r1, r2
   190a8:	ldr	r2, [sp, #8]
   190ac:	blx	r2
   190b0:	tst	r0, #1
   190b4:	beq	19134 <__assert_fail@plt+0x75e8>
   190b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190bc:	ldr	r0, [r0]
   190c0:	str	r0, [sp, #24]
   190c4:	ldrb	r0, [fp, #-17]	; 0xffffffef
   190c8:	tst	r0, #1
   190cc:	beq	19128 <__assert_fail@plt+0x75dc>
   190d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190d4:	ldr	r0, [r0, #4]
   190d8:	movw	r1, #0
   190dc:	cmp	r0, r1
   190e0:	beq	19118 <__assert_fail@plt+0x75cc>
   190e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190e8:	ldr	r0, [r0, #4]
   190ec:	str	r0, [sp, #20]
   190f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190f4:	ldr	r1, [sp, #20]
   190f8:	ldr	r2, [r1]
   190fc:	str	r2, [r0]
   19100:	ldr	r1, [r1, #4]
   19104:	str	r1, [r0, #4]
   19108:	ldr	r0, [fp, #-8]
   1910c:	ldr	r1, [sp, #20]
   19110:	bl	19668 <__assert_fail@plt+0x7b1c>
   19114:	b	19124 <__assert_fail@plt+0x75d8>
   19118:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1911c:	movw	r1, #0
   19120:	str	r1, [r0]
   19124:	b	19128 <__assert_fail@plt+0x75dc>
   19128:	ldr	r0, [sp, #24]
   1912c:	str	r0, [fp, #-4]
   19130:	b	19208 <__assert_fail@plt+0x76bc>
   19134:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19138:	str	r0, [sp, #28]
   1913c:	ldr	r0, [sp, #28]
   19140:	ldr	r0, [r0, #4]
   19144:	movw	r1, #0
   19148:	cmp	r0, r1
   1914c:	beq	19200 <__assert_fail@plt+0x76b4>
   19150:	ldr	r0, [fp, #-12]
   19154:	ldr	r1, [sp, #28]
   19158:	ldr	r1, [r1, #4]
   1915c:	ldr	r1, [r1]
   19160:	cmp	r0, r1
   19164:	beq	1919c <__assert_fail@plt+0x7650>
   19168:	ldr	r0, [fp, #-8]
   1916c:	ldr	r0, [r0, #28]
   19170:	ldr	r1, [fp, #-12]
   19174:	ldr	r2, [sp, #28]
   19178:	ldr	r2, [r2, #4]
   1917c:	ldr	r2, [r2]
   19180:	str	r0, [sp, #4]
   19184:	mov	r0, r1
   19188:	mov	r1, r2
   1918c:	ldr	r2, [sp, #4]
   19190:	blx	r2
   19194:	tst	r0, #1
   19198:	beq	191ec <__assert_fail@plt+0x76a0>
   1919c:	ldr	r0, [sp, #28]
   191a0:	ldr	r0, [r0, #4]
   191a4:	ldr	r0, [r0]
   191a8:	str	r0, [sp, #16]
   191ac:	ldrb	r0, [fp, #-17]	; 0xffffffef
   191b0:	tst	r0, #1
   191b4:	beq	191e0 <__assert_fail@plt+0x7694>
   191b8:	ldr	r0, [sp, #28]
   191bc:	ldr	r0, [r0, #4]
   191c0:	str	r0, [sp, #12]
   191c4:	ldr	r0, [sp, #12]
   191c8:	ldr	r0, [r0, #4]
   191cc:	ldr	r1, [sp, #28]
   191d0:	str	r0, [r1, #4]
   191d4:	ldr	r0, [fp, #-8]
   191d8:	ldr	r1, [sp, #12]
   191dc:	bl	19668 <__assert_fail@plt+0x7b1c>
   191e0:	ldr	r0, [sp, #16]
   191e4:	str	r0, [fp, #-4]
   191e8:	b	19208 <__assert_fail@plt+0x76bc>
   191ec:	b	191f0 <__assert_fail@plt+0x76a4>
   191f0:	ldr	r0, [sp, #28]
   191f4:	ldr	r0, [r0, #4]
   191f8:	str	r0, [sp, #28]
   191fc:	b	1913c <__assert_fail@plt+0x75f0>
   19200:	movw	r0, #0
   19204:	str	r0, [fp, #-4]
   19208:	ldr	r0, [fp, #-4]
   1920c:	mov	sp, fp
   19210:	pop	{fp, pc}
   19214:	push	{fp, lr}
   19218:	mov	fp, sp
   1921c:	sub	sp, sp, #8
   19220:	str	r0, [sp, #4]
   19224:	ldr	r0, [sp, #4]
   19228:	ldr	r0, [r0, #36]	; 0x24
   1922c:	movw	r1, #0
   19230:	cmp	r0, r1
   19234:	beq	19258 <__assert_fail@plt+0x770c>
   19238:	ldr	r0, [sp, #4]
   1923c:	ldr	r0, [r0, #36]	; 0x24
   19240:	str	r0, [sp]
   19244:	ldr	r0, [sp]
   19248:	ldr	r0, [r0, #4]
   1924c:	ldr	r1, [sp, #4]
   19250:	str	r0, [r1, #36]	; 0x24
   19254:	b	19264 <__assert_fail@plt+0x7718>
   19258:	movw	r0, #8
   1925c:	bl	20e30 <lchmod@@Base+0x7438>
   19260:	str	r0, [sp]
   19264:	ldr	r0, [sp]
   19268:	mov	sp, fp
   1926c:	pop	{fp, pc}
   19270:	push	{fp, lr}
   19274:	mov	fp, sp
   19278:	sub	sp, sp, #24
   1927c:	str	r0, [fp, #-4]
   19280:	str	r1, [fp, #-8]
   19284:	ldr	r0, [fp, #-4]
   19288:	ldr	r1, [fp, #-8]
   1928c:	add	r2, sp, #12
   19290:	bl	18d68 <__assert_fail@plt+0x721c>
   19294:	str	r0, [sp, #8]
   19298:	ldr	r0, [sp, #8]
   1929c:	cmn	r0, #1
   192a0:	bne	192b0 <__assert_fail@plt+0x7764>
   192a4:	movw	r0, #0
   192a8:	str	r0, [sp, #4]
   192ac:	b	192d8 <__assert_fail@plt+0x778c>
   192b0:	ldr	r0, [sp, #8]
   192b4:	cmp	r0, #0
   192b8:	bne	192c8 <__assert_fail@plt+0x777c>
   192bc:	ldr	r0, [sp, #12]
   192c0:	str	r0, [sp]
   192c4:	b	192d0 <__assert_fail@plt+0x7784>
   192c8:	ldr	r0, [fp, #-8]
   192cc:	str	r0, [sp]
   192d0:	ldr	r0, [sp]
   192d4:	str	r0, [sp, #4]
   192d8:	ldr	r0, [sp, #4]
   192dc:	mov	sp, fp
   192e0:	pop	{fp, pc}
   192e4:	push	{fp, lr}
   192e8:	mov	fp, sp
   192ec:	sub	sp, sp, #48	; 0x30
   192f0:	str	r0, [fp, #-8]
   192f4:	str	r1, [fp, #-12]
   192f8:	ldr	r0, [fp, #-8]
   192fc:	ldr	r1, [fp, #-12]
   19300:	sub	r2, fp, #20
   19304:	movw	r3, #1
   19308:	and	r3, r3, #1
   1930c:	bl	19018 <__assert_fail@plt+0x74cc>
   19310:	str	r0, [fp, #-16]
   19314:	ldr	r0, [fp, #-16]
   19318:	movw	r1, #0
   1931c:	cmp	r0, r1
   19320:	bne	19330 <__assert_fail@plt+0x77e4>
   19324:	movw	r0, #0
   19328:	str	r0, [fp, #-4]
   1932c:	b	194dc <__assert_fail@plt+0x7990>
   19330:	ldr	r0, [fp, #-8]
   19334:	ldr	r1, [r0, #16]
   19338:	mvn	r2, #0
   1933c:	add	r1, r1, r2
   19340:	str	r1, [r0, #16]
   19344:	ldr	r0, [fp, #-20]	; 0xffffffec
   19348:	ldr	r0, [r0]
   1934c:	movw	r1, #0
   19350:	cmp	r0, r1
   19354:	bne	194d4 <__assert_fail@plt+0x7988>
   19358:	ldr	r0, [fp, #-8]
   1935c:	ldr	r1, [r0, #12]
   19360:	mvn	r2, #0
   19364:	add	r1, r1, r2
   19368:	str	r1, [r0, #12]
   1936c:	ldr	r0, [fp, #-8]
   19370:	ldr	r0, [r0, #12]
   19374:	vmov	s0, r0
   19378:	vcvt.f32.u32	s0, s0
   1937c:	ldr	r0, [fp, #-8]
   19380:	ldr	r0, [r0, #20]
   19384:	vldr	s2, [r0]
   19388:	ldr	r0, [fp, #-8]
   1938c:	ldr	r0, [r0, #8]
   19390:	vmov	s4, r0
   19394:	vcvt.f32.u32	s4, s4
   19398:	vmul.f32	s2, s2, s4
   1939c:	vcmpe.f32	s0, s2
   193a0:	vmrs	APSR_nzcv, fpscr
   193a4:	bpl	194d0 <__assert_fail@plt+0x7984>
   193a8:	ldr	r0, [fp, #-8]
   193ac:	bl	18444 <__assert_fail@plt+0x68f8>
   193b0:	ldr	lr, [fp, #-8]
   193b4:	ldr	lr, [lr, #12]
   193b8:	vmov	s0, lr
   193bc:	vcvt.f32.u32	s0, s0
   193c0:	ldr	lr, [fp, #-8]
   193c4:	ldr	lr, [lr, #20]
   193c8:	vldr	s2, [lr]
   193cc:	ldr	lr, [fp, #-8]
   193d0:	ldr	lr, [lr, #8]
   193d4:	vmov	s4, lr
   193d8:	vcvt.f32.u32	s4, s4
   193dc:	vmul.f32	s2, s2, s4
   193e0:	vcmpe.f32	s0, s2
   193e4:	vmrs	APSR_nzcv, fpscr
   193e8:	str	r0, [sp, #8]
   193ec:	bpl	194cc <__assert_fail@plt+0x7980>
   193f0:	ldr	r0, [fp, #-8]
   193f4:	ldr	r0, [r0, #20]
   193f8:	str	r0, [sp, #24]
   193fc:	ldr	r0, [sp, #24]
   19400:	ldrb	r0, [r0, #16]
   19404:	tst	r0, #1
   19408:	beq	19430 <__assert_fail@plt+0x78e4>
   1940c:	ldr	r0, [fp, #-8]
   19410:	ldr	r0, [r0, #8]
   19414:	vmov	s0, r0
   19418:	vcvt.f32.u32	s0, s0
   1941c:	ldr	r0, [sp, #24]
   19420:	vldr	s2, [r0, #4]
   19424:	vmul.f32	s0, s0, s2
   19428:	vstr	s0, [sp, #4]
   1942c:	b	1945c <__assert_fail@plt+0x7910>
   19430:	ldr	r0, [fp, #-8]
   19434:	ldr	r0, [r0, #8]
   19438:	vmov	s0, r0
   1943c:	vcvt.f32.u32	s0, s0
   19440:	ldr	r0, [sp, #24]
   19444:	vldr	s2, [r0, #4]
   19448:	vmul.f32	s0, s0, s2
   1944c:	ldr	r0, [sp, #24]
   19450:	vldr	s2, [r0, #8]
   19454:	vmul.f32	s0, s0, s2
   19458:	vstr	s0, [sp, #4]
   1945c:	vldr	s0, [sp, #4]
   19460:	vcvt.u32.f32	s0, s0
   19464:	vmov	r0, s0
   19468:	str	r0, [sp, #20]
   1946c:	ldr	r0, [fp, #-8]
   19470:	ldr	r1, [sp, #20]
   19474:	bl	1892c <__assert_fail@plt+0x6de0>
   19478:	tst	r0, #1
   1947c:	bne	194c8 <__assert_fail@plt+0x797c>
   19480:	ldr	r0, [fp, #-8]
   19484:	ldr	r0, [r0, #36]	; 0x24
   19488:	str	r0, [sp, #16]
   1948c:	ldr	r0, [sp, #16]
   19490:	movw	r1, #0
   19494:	cmp	r0, r1
   19498:	beq	194bc <__assert_fail@plt+0x7970>
   1949c:	ldr	r0, [sp, #16]
   194a0:	ldr	r0, [r0, #4]
   194a4:	str	r0, [sp, #12]
   194a8:	ldr	r0, [sp, #16]
   194ac:	bl	13f4c <__assert_fail@plt+0x2400>
   194b0:	ldr	r0, [sp, #12]
   194b4:	str	r0, [sp, #16]
   194b8:	b	1948c <__assert_fail@plt+0x7940>
   194bc:	ldr	r0, [fp, #-8]
   194c0:	movw	r1, #0
   194c4:	str	r1, [r0, #36]	; 0x24
   194c8:	b	194cc <__assert_fail@plt+0x7980>
   194cc:	b	194d0 <__assert_fail@plt+0x7984>
   194d0:	b	194d4 <__assert_fail@plt+0x7988>
   194d4:	ldr	r0, [fp, #-16]
   194d8:	str	r0, [fp, #-4]
   194dc:	ldr	r0, [fp, #-4]
   194e0:	mov	sp, fp
   194e4:	pop	{fp, pc}
   194e8:	push	{fp, lr}
   194ec:	mov	fp, sp
   194f0:	sub	sp, sp, #8
   194f4:	str	r0, [sp, #4]
   194f8:	str	r1, [sp]
   194fc:	ldr	r0, [sp, #4]
   19500:	ldr	r1, [sp]
   19504:	bl	192e4 <__assert_fail@plt+0x7798>
   19508:	mov	sp, fp
   1950c:	pop	{fp, pc}
   19510:	push	{fp, lr}
   19514:	mov	fp, sp
   19518:	sub	sp, sp, #8
   1951c:	str	r0, [sp, #4]
   19520:	ldr	r0, [sp, #4]
   19524:	cmp	r0, #10
   19528:	bcs	19534 <__assert_fail@plt+0x79e8>
   1952c:	movw	r0, #10
   19530:	str	r0, [sp, #4]
   19534:	ldr	r0, [sp, #4]
   19538:	orr	r0, r0, #1
   1953c:	str	r0, [sp, #4]
   19540:	ldr	r0, [sp, #4]
   19544:	mvn	r1, #0
   19548:	cmp	r1, r0
   1954c:	movw	r0, #0
   19550:	str	r0, [sp]
   19554:	beq	1956c <__assert_fail@plt+0x7a20>
   19558:	ldr	r0, [sp, #4]
   1955c:	bl	19594 <__assert_fail@plt+0x7a48>
   19560:	mvn	lr, #0
   19564:	eor	r0, r0, lr
   19568:	str	r0, [sp]
   1956c:	ldr	r0, [sp]
   19570:	tst	r0, #1
   19574:	beq	19588 <__assert_fail@plt+0x7a3c>
   19578:	ldr	r0, [sp, #4]
   1957c:	add	r0, r0, #2
   19580:	str	r0, [sp, #4]
   19584:	b	19540 <__assert_fail@plt+0x79f4>
   19588:	ldr	r0, [sp, #4]
   1958c:	mov	sp, fp
   19590:	pop	{fp, pc}
   19594:	sub	sp, sp, #16
   19598:	str	r0, [sp, #12]
   1959c:	movw	r0, #3
   195a0:	str	r0, [sp, #8]
   195a4:	ldr	r0, [sp, #8]
   195a8:	ldr	r1, [sp, #8]
   195ac:	mul	r0, r0, r1
   195b0:	str	r0, [sp, #4]
   195b4:	ldr	r0, [sp, #4]
   195b8:	ldr	r1, [sp, #12]
   195bc:	cmp	r0, r1
   195c0:	movw	r0, #0
   195c4:	str	r0, [sp]
   195c8:	bcs	195ec <__assert_fail@plt+0x7aa0>
   195cc:	ldr	r0, [sp, #12]
   195d0:	ldr	r1, [sp, #8]
   195d4:	udiv	r2, r0, r1
   195d8:	mls	r0, r2, r1, r0
   195dc:	cmp	r0, #0
   195e0:	movw	r0, #0
   195e4:	movne	r0, #1
   195e8:	str	r0, [sp]
   195ec:	ldr	r0, [sp]
   195f0:	tst	r0, #1
   195f4:	beq	19628 <__assert_fail@plt+0x7adc>
   195f8:	ldr	r0, [sp, #8]
   195fc:	add	r0, r0, #1
   19600:	str	r0, [sp, #8]
   19604:	ldr	r0, [sp, #8]
   19608:	lsl	r0, r0, #2
   1960c:	ldr	r1, [sp, #4]
   19610:	add	r0, r1, r0
   19614:	str	r0, [sp, #4]
   19618:	ldr	r0, [sp, #8]
   1961c:	add	r0, r0, #1
   19620:	str	r0, [sp, #8]
   19624:	b	195b4 <__assert_fail@plt+0x7a68>
   19628:	ldr	r0, [sp, #12]
   1962c:	ldr	r1, [sp, #8]
   19630:	udiv	r2, r0, r1
   19634:	mls	r0, r2, r1, r0
   19638:	cmp	r0, #0
   1963c:	movw	r0, #0
   19640:	movne	r0, #1
   19644:	tst	r0, #1
   19648:	movw	r0, #1
   1964c:	moveq	r0, #0
   19650:	cmp	r0, #0
   19654:	movw	r0, #0
   19658:	movne	r0, #1
   1965c:	and	r0, r0, #1
   19660:	add	sp, sp, #16
   19664:	bx	lr
   19668:	sub	sp, sp, #8
   1966c:	str	r0, [sp, #4]
   19670:	str	r1, [sp]
   19674:	ldr	r0, [sp]
   19678:	movw	r1, #0
   1967c:	str	r1, [r0]
   19680:	ldr	r0, [sp, #4]
   19684:	ldr	r0, [r0, #36]	; 0x24
   19688:	ldr	r1, [sp]
   1968c:	str	r0, [r1, #4]
   19690:	ldr	r0, [sp]
   19694:	ldr	r1, [sp, #4]
   19698:	str	r0, [r1, #36]	; 0x24
   1969c:	add	sp, sp, #8
   196a0:	bx	lr
   196a4:	push	{fp, lr}
   196a8:	mov	fp, sp
   196ac:	sub	sp, sp, #24
   196b0:	str	r0, [fp, #-4]
   196b4:	str	r1, [fp, #-8]
   196b8:	ldr	r0, [fp, #-4]
   196bc:	str	r0, [sp, #12]
   196c0:	ldr	r0, [sp, #12]
   196c4:	ldr	r0, [r0]
   196c8:	ldr	r1, [fp, #-8]
   196cc:	bl	21de4 <lchmod@@Base+0x83ec>
   196d0:	str	r0, [sp, #8]
   196d4:	ldr	r0, [sp, #8]
   196d8:	ldr	r1, [sp, #12]
   196dc:	ldr	lr, [r1, #8]
   196e0:	ldr	r1, [r1, #12]
   196e4:	eor	r0, r0, lr
   196e8:	ldr	r2, [fp, #-8]
   196ec:	mov	r3, #0
   196f0:	bl	23e00 <lchmod@@Base+0xa408>
   196f4:	str	r0, [sp, #4]
   196f8:	mov	r0, r2
   196fc:	str	r1, [sp]
   19700:	mov	sp, fp
   19704:	pop	{fp, pc}
   19708:	push	{fp, lr}
   1970c:	mov	fp, sp
   19710:	sub	sp, sp, #24
   19714:	str	r0, [fp, #-4]
   19718:	str	r1, [fp, #-8]
   1971c:	ldr	r0, [fp, #-4]
   19720:	str	r0, [sp, #12]
   19724:	ldr	r0, [fp, #-8]
   19728:	str	r0, [sp, #8]
   1972c:	ldr	r0, [sp, #12]
   19730:	ldr	r1, [r0, #8]
   19734:	ldr	r0, [r0, #12]
   19738:	ldr	r2, [sp, #8]
   1973c:	ldr	r3, [r2, #8]
   19740:	ldr	r2, [r2, #12]
   19744:	eor	r0, r0, r2
   19748:	eor	r1, r1, r3
   1974c:	orr	r0, r1, r0
   19750:	mov	r1, #0
   19754:	cmp	r0, #0
   19758:	str	r1, [sp, #4]
   1975c:	bne	197c0 <__assert_fail@plt+0x7c74>
   19760:	b	19764 <__assert_fail@plt+0x7c18>
   19764:	ldr	r0, [sp, #12]
   19768:	ldr	r1, [r0, #16]
   1976c:	ldr	r0, [r0, #20]
   19770:	ldr	r2, [sp, #8]
   19774:	ldr	r3, [r2, #16]
   19778:	ldr	r2, [r2, #20]
   1977c:	eor	r0, r0, r2
   19780:	eor	r1, r1, r3
   19784:	orr	r0, r1, r0
   19788:	mov	r1, #0
   1978c:	cmp	r0, #0
   19790:	str	r1, [sp, #4]
   19794:	bne	197c0 <__assert_fail@plt+0x7c74>
   19798:	b	1979c <__assert_fail@plt+0x7c50>
   1979c:	ldr	r0, [sp, #12]
   197a0:	ldr	r0, [r0]
   197a4:	ldr	r1, [sp, #8]
   197a8:	ldr	r1, [r1]
   197ac:	bl	11774 <strcmp@plt>
   197b0:	cmp	r0, #0
   197b4:	movw	r0, #0
   197b8:	moveq	r0, #1
   197bc:	str	r0, [sp, #4]
   197c0:	ldr	r0, [sp, #4]
   197c4:	tst	r0, #1
   197c8:	movw	r0, #1
   197cc:	moveq	r0, #0
   197d0:	cmp	r0, #0
   197d4:	movw	r0, #0
   197d8:	movne	r0, #1
   197dc:	and	r0, r0, #1
   197e0:	mov	sp, fp
   197e4:	pop	{fp, pc}
   197e8:	push	{fp, lr}
   197ec:	mov	fp, sp
   197f0:	sub	sp, sp, #8
   197f4:	str	r0, [sp, #4]
   197f8:	ldr	r0, [sp, #4]
   197fc:	str	r0, [sp]
   19800:	ldr	r0, [sp]
   19804:	ldr	r0, [r0]
   19808:	bl	13f4c <__assert_fail@plt+0x2400>
   1980c:	ldr	r0, [sp]
   19810:	bl	13f4c <__assert_fail@plt+0x2400>
   19814:	mov	sp, fp
   19818:	pop	{fp, pc}
   1981c:	sub	sp, sp, #12
   19820:	str	r0, [sp, #8]
   19824:	str	r1, [sp, #4]
   19828:	ldr	r0, [sp, #8]
   1982c:	movw	r1, #1
   19830:	strb	r1, [r0, #28]
   19834:	ldr	r0, [sp, #8]
   19838:	movw	r1, #0
   1983c:	str	r1, [r0, #20]
   19840:	ldr	r0, [sp, #8]
   19844:	str	r1, [r0, #24]
   19848:	str	r1, [sp]
   1984c:	ldr	r0, [sp]
   19850:	cmp	r0, #4
   19854:	bge	1987c <__assert_fail@plt+0x7d30>
   19858:	ldr	r0, [sp, #4]
   1985c:	ldr	r1, [sp, #8]
   19860:	ldr	r2, [sp]
   19864:	add	r1, r1, r2, lsl #2
   19868:	str	r0, [r1]
   1986c:	ldr	r0, [sp]
   19870:	add	r0, r0, #1
   19874:	str	r0, [sp]
   19878:	b	1984c <__assert_fail@plt+0x7d00>
   1987c:	ldr	r0, [sp, #4]
   19880:	ldr	r1, [sp, #8]
   19884:	str	r0, [r1, #16]
   19888:	add	sp, sp, #12
   1988c:	bx	lr
   19890:	sub	sp, sp, #4
   19894:	str	r0, [sp]
   19898:	ldr	r0, [sp]
   1989c:	ldrb	r0, [r0, #28]
   198a0:	and	r0, r0, #1
   198a4:	add	sp, sp, #4
   198a8:	bx	lr
   198ac:	sub	sp, sp, #16
   198b0:	str	r0, [sp, #12]
   198b4:	str	r1, [sp, #8]
   198b8:	ldr	r0, [sp, #12]
   198bc:	ldr	r1, [r0, #20]
   198c0:	ldrb	r0, [r0, #28]
   198c4:	mov	r2, #1
   198c8:	bic	r0, r2, r0
   198cc:	add	r0, r1, r0
   198d0:	and	r0, r0, #3
   198d4:	str	r0, [sp, #4]
   198d8:	ldr	r0, [sp, #12]
   198dc:	ldr	r1, [sp, #4]
   198e0:	ldr	r0, [r0, r1, lsl #2]
   198e4:	str	r0, [sp]
   198e8:	ldr	r0, [sp, #8]
   198ec:	ldr	r1, [sp, #12]
   198f0:	ldr	r2, [sp, #4]
   198f4:	add	r1, r1, r2, lsl #2
   198f8:	str	r0, [r1]
   198fc:	ldr	r0, [sp, #4]
   19900:	ldr	r1, [sp, #12]
   19904:	str	r0, [r1, #20]
   19908:	ldr	r0, [sp, #4]
   1990c:	ldr	r1, [sp, #12]
   19910:	ldr	r1, [r1, #24]
   19914:	cmp	r0, r1
   19918:	bne	19948 <__assert_fail@plt+0x7dfc>
   1991c:	ldr	r0, [sp, #12]
   19920:	ldr	r0, [r0, #24]
   19924:	ldr	r1, [sp, #12]
   19928:	ldrb	r1, [r1, #28]
   1992c:	mvn	r2, #0
   19930:	eor	r1, r1, r2
   19934:	and	r1, r1, #1
   19938:	add	r0, r0, r1
   1993c:	and	r0, r0, #3
   19940:	ldr	r1, [sp, #12]
   19944:	str	r0, [r1, #24]
   19948:	ldr	r0, [sp, #12]
   1994c:	movw	r1, #0
   19950:	strb	r1, [r0, #28]
   19954:	ldr	r0, [sp]
   19958:	add	sp, sp, #16
   1995c:	bx	lr
   19960:	push	{fp, lr}
   19964:	mov	fp, sp
   19968:	sub	sp, sp, #8
   1996c:	str	r0, [sp, #4]
   19970:	ldr	r0, [sp, #4]
   19974:	bl	19890 <__assert_fail@plt+0x7d44>
   19978:	tst	r0, #1
   1997c:	beq	19984 <__assert_fail@plt+0x7e38>
   19980:	bl	11af8 <abort@plt>
   19984:	ldr	r0, [sp, #4]
   19988:	ldr	r1, [r0, #20]
   1998c:	ldr	r0, [r0, r1, lsl #2]
   19990:	str	r0, [sp]
   19994:	ldr	r0, [sp, #4]
   19998:	ldr	r1, [r0, #16]
   1999c:	ldr	r2, [r0, #20]
   199a0:	add	r0, r0, r2, lsl #2
   199a4:	str	r1, [r0]
   199a8:	ldr	r0, [sp, #4]
   199ac:	ldr	r0, [r0, #20]
   199b0:	ldr	r1, [sp, #4]
   199b4:	ldr	r1, [r1, #24]
   199b8:	cmp	r0, r1
   199bc:	bne	199d0 <__assert_fail@plt+0x7e84>
   199c0:	ldr	r0, [sp, #4]
   199c4:	movw	r1, #1
   199c8:	strb	r1, [r0, #28]
   199cc:	b	199ec <__assert_fail@plt+0x7ea0>
   199d0:	ldr	r0, [sp, #4]
   199d4:	ldr	r0, [r0, #20]
   199d8:	add	r0, r0, #4
   199dc:	sub	r0, r0, #1
   199e0:	and	r0, r0, #3
   199e4:	ldr	r1, [sp, #4]
   199e8:	str	r0, [r1, #20]
   199ec:	ldr	r0, [sp]
   199f0:	mov	sp, fp
   199f4:	pop	{fp, pc}

000199f8 <lchmod@@Base>:
   199f8:	push	{fp, lr}
   199fc:	mov	fp, sp
   19a00:	sub	sp, sp, #184	; 0xb8
   19a04:	ldr	r2, [pc, #352]	; 19b6c <lchmod@@Base+0x174>
   19a08:	str	r0, [fp, #-8]
   19a0c:	str	r1, [fp, #-12]
   19a10:	ldr	r0, [fp, #-8]
   19a14:	mov	r1, r2
   19a18:	bl	118dc <open64@plt>
   19a1c:	str	r0, [fp, #-16]
   19a20:	ldr	r0, [fp, #-16]
   19a24:	cmp	r0, #0
   19a28:	bge	19a38 <lchmod@@Base+0x40>
   19a2c:	ldr	r0, [fp, #-16]
   19a30:	str	r0, [fp, #-4]
   19a34:	b	19b60 <lchmod@@Base+0x168>
   19a38:	ldr	r0, [fp, #-16]
   19a3c:	movw	r1, #17692	; 0x451c
   19a40:	movt	r1, #2
   19a44:	add	r2, sp, #64	; 0x40
   19a48:	movw	r3, #4096	; 0x1000
   19a4c:	bl	24020 <lchmod@@Base+0xa628>
   19a50:	cmp	r0, #0
   19a54:	beq	19a90 <lchmod@@Base+0x98>
   19a58:	bl	119b4 <__errno_location@plt>
   19a5c:	ldr	r0, [r0]
   19a60:	str	r0, [sp, #60]	; 0x3c
   19a64:	ldr	r0, [fp, #-16]
   19a68:	bl	11b04 <close@plt>
   19a6c:	ldr	lr, [sp, #60]	; 0x3c
   19a70:	str	r0, [sp, #20]
   19a74:	str	lr, [sp, #16]
   19a78:	bl	119b4 <__errno_location@plt>
   19a7c:	ldr	lr, [sp, #16]
   19a80:	str	lr, [r0]
   19a84:	mvn	r0, #0
   19a88:	str	r0, [fp, #-4]
   19a8c:	b	19b60 <lchmod@@Base+0x168>
   19a90:	ldr	r0, [sp, #80]	; 0x50
   19a94:	and	r0, r0, #61440	; 0xf000
   19a98:	cmp	r0, #40960	; 0xa000
   19a9c:	bne	19ac4 <lchmod@@Base+0xcc>
   19aa0:	ldr	r0, [fp, #-16]
   19aa4:	bl	11b04 <close@plt>
   19aa8:	str	r0, [sp, #12]
   19aac:	bl	119b4 <__errno_location@plt>
   19ab0:	movw	lr, #95	; 0x5f
   19ab4:	str	lr, [r0]
   19ab8:	mvn	r0, #0
   19abc:	str	r0, [fp, #-4]
   19ac0:	b	19b60 <lchmod@@Base+0x168>
   19ac4:	add	r0, sp, #34	; 0x22
   19ac8:	ldr	r2, [fp, #-16]
   19acc:	movw	r1, #18008	; 0x4658
   19ad0:	movt	r1, #2
   19ad4:	bl	11a38 <sprintf@plt>
   19ad8:	add	r1, sp, #34	; 0x22
   19adc:	ldr	r2, [fp, #-12]
   19ae0:	str	r0, [sp, #8]
   19ae4:	mov	r0, r1
   19ae8:	mov	r1, r2
   19aec:	bl	11ac8 <chmod@plt>
   19af0:	str	r0, [sp, #28]
   19af4:	bl	119b4 <__errno_location@plt>
   19af8:	ldr	r0, [r0]
   19afc:	str	r0, [sp, #24]
   19b00:	ldr	r0, [fp, #-16]
   19b04:	bl	11b04 <close@plt>
   19b08:	ldr	r1, [sp, #28]
   19b0c:	cmp	r1, #0
   19b10:	str	r0, [sp, #4]
   19b14:	bne	19b24 <lchmod@@Base+0x12c>
   19b18:	ldr	r0, [sp, #28]
   19b1c:	str	r0, [fp, #-4]
   19b20:	b	19b60 <lchmod@@Base+0x168>
   19b24:	ldr	r0, [sp, #24]
   19b28:	cmp	r0, #2
   19b2c:	beq	19b50 <lchmod@@Base+0x158>
   19b30:	ldr	r0, [sp, #24]
   19b34:	str	r0, [sp]
   19b38:	bl	119b4 <__errno_location@plt>
   19b3c:	ldr	lr, [sp]
   19b40:	str	lr, [r0]
   19b44:	ldr	r0, [sp, #28]
   19b48:	str	r0, [fp, #-4]
   19b4c:	b	19b60 <lchmod@@Base+0x168>
   19b50:	ldr	r0, [fp, #-8]
   19b54:	ldr	r1, [fp, #-12]
   19b58:	bl	11ac8 <chmod@plt>
   19b5c:	str	r0, [fp, #-4]
   19b60:	ldr	r0, [fp, #-4]
   19b64:	mov	sp, fp
   19b68:	pop	{fp, pc}
   19b6c:	eoreq	r8, r8, r0
   19b70:	push	{fp, lr}
   19b74:	mov	fp, sp
   19b78:	sub	sp, sp, #104	; 0x68
   19b7c:	str	r0, [fp, #-8]
   19b80:	movw	r0, #0
   19b84:	str	r0, [fp, #-16]
   19b88:	ldr	r0, [fp, #-8]
   19b8c:	ldrb	r0, [r0]
   19b90:	movw	r1, #48	; 0x30
   19b94:	cmp	r1, r0
   19b98:	bgt	19cc0 <lchmod@@Base+0x2c8>
   19b9c:	ldr	r0, [fp, #-8]
   19ba0:	ldrb	r0, [r0]
   19ba4:	cmp	r0, #56	; 0x38
   19ba8:	bge	19cc0 <lchmod@@Base+0x2c8>
   19bac:	movw	r0, #0
   19bb0:	str	r0, [fp, #-24]	; 0xffffffe8
   19bb4:	ldr	r0, [fp, #-8]
   19bb8:	str	r0, [fp, #-20]	; 0xffffffec
   19bbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19bc0:	lsl	r0, r0, #3
   19bc4:	ldr	r1, [fp, #-20]	; 0xffffffec
   19bc8:	add	r2, r1, #1
   19bcc:	str	r2, [fp, #-20]	; 0xffffffec
   19bd0:	ldrb	r1, [r1]
   19bd4:	add	r0, r0, r1
   19bd8:	sub	r0, r0, #48	; 0x30
   19bdc:	str	r0, [fp, #-24]	; 0xffffffe8
   19be0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19be4:	movw	r1, #4095	; 0xfff
   19be8:	cmp	r1, r0
   19bec:	bcs	19bfc <lchmod@@Base+0x204>
   19bf0:	movw	r0, #0
   19bf4:	str	r0, [fp, #-4]
   19bf8:	b	1a368 <lchmod@@Base+0x970>
   19bfc:	b	19c00 <lchmod@@Base+0x208>
   19c00:	ldr	r0, [fp, #-20]	; 0xffffffec
   19c04:	ldrb	r0, [r0]
   19c08:	movw	r1, #48	; 0x30
   19c0c:	cmp	r1, r0
   19c10:	movw	r0, #0
   19c14:	str	r0, [sp, #36]	; 0x24
   19c18:	bgt	19c34 <lchmod@@Base+0x23c>
   19c1c:	ldr	r0, [fp, #-20]	; 0xffffffec
   19c20:	ldrb	r0, [r0]
   19c24:	cmp	r0, #56	; 0x38
   19c28:	movw	r0, #0
   19c2c:	movlt	r0, #1
   19c30:	str	r0, [sp, #36]	; 0x24
   19c34:	ldr	r0, [sp, #36]	; 0x24
   19c38:	tst	r0, #1
   19c3c:	bne	19bbc <lchmod@@Base+0x1c4>
   19c40:	ldr	r0, [fp, #-20]	; 0xffffffec
   19c44:	ldrsb	r0, [r0]
   19c48:	cmp	r0, #0
   19c4c:	beq	19c5c <lchmod@@Base+0x264>
   19c50:	movw	r0, #0
   19c54:	str	r0, [fp, #-4]
   19c58:	b	1a368 <lchmod@@Base+0x970>
   19c5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19c60:	bl	1a374 <lchmod@@Base+0x97c>
   19c64:	str	r0, [fp, #-28]	; 0xffffffe4
   19c68:	ldr	r0, [fp, #-20]	; 0xffffffec
   19c6c:	ldr	lr, [fp, #-8]
   19c70:	sub	r0, r0, lr
   19c74:	cmp	r0, #5
   19c78:	bge	19c98 <lchmod@@Base+0x2a0>
   19c7c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19c80:	and	r0, r0, #3072	; 0xc00
   19c84:	orr	r0, r0, #512	; 0x200
   19c88:	movw	r1, #511	; 0x1ff
   19c8c:	orr	r0, r0, r1
   19c90:	str	r0, [sp, #32]
   19c94:	b	19ca4 <lchmod@@Base+0x2ac>
   19c98:	movw	r0, #4095	; 0xfff
   19c9c:	str	r0, [sp, #32]
   19ca0:	b	19ca4 <lchmod@@Base+0x2ac>
   19ca4:	ldr	r0, [sp, #32]
   19ca8:	str	r0, [fp, #-32]	; 0xffffffe0
   19cac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19cb0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   19cb4:	bl	1a388 <lchmod@@Base+0x990>
   19cb8:	str	r0, [fp, #-4]
   19cbc:	b	1a368 <lchmod@@Base+0x970>
   19cc0:	movw	r0, #1
   19cc4:	str	r0, [fp, #-36]	; 0xffffffdc
   19cc8:	ldr	r0, [fp, #-8]
   19ccc:	str	r0, [fp, #-20]	; 0xffffffec
   19cd0:	ldr	r0, [fp, #-20]	; 0xffffffec
   19cd4:	ldrsb	r0, [r0]
   19cd8:	cmp	r0, #0
   19cdc:	beq	19d4c <lchmod@@Base+0x354>
   19ce0:	ldr	r0, [fp, #-20]	; 0xffffffec
   19ce4:	ldrb	r0, [r0]
   19ce8:	cmp	r0, #61	; 0x3d
   19cec:	movw	r0, #1
   19cf0:	str	r0, [sp, #28]
   19cf4:	beq	19d28 <lchmod@@Base+0x330>
   19cf8:	ldr	r0, [fp, #-20]	; 0xffffffec
   19cfc:	ldrb	r0, [r0]
   19d00:	cmp	r0, #43	; 0x2b
   19d04:	movw	r0, #1
   19d08:	str	r0, [sp, #28]
   19d0c:	beq	19d28 <lchmod@@Base+0x330>
   19d10:	ldr	r0, [fp, #-20]	; 0xffffffec
   19d14:	ldrb	r0, [r0]
   19d18:	cmp	r0, #45	; 0x2d
   19d1c:	movw	r0, #0
   19d20:	moveq	r0, #1
   19d24:	str	r0, [sp, #28]
   19d28:	ldr	r0, [sp, #28]
   19d2c:	and	r0, r0, #1
   19d30:	ldr	r1, [fp, #-36]	; 0xffffffdc
   19d34:	add	r0, r1, r0
   19d38:	str	r0, [fp, #-36]	; 0xffffffdc
   19d3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   19d40:	add	r0, r0, #1
   19d44:	str	r0, [fp, #-20]	; 0xffffffec
   19d48:	b	19cd0 <lchmod@@Base+0x2d8>
   19d4c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   19d50:	movw	r1, #16
   19d54:	bl	1df98 <lchmod@@Base+0x45a0>
   19d58:	str	r0, [fp, #-12]
   19d5c:	ldr	r0, [fp, #-8]
   19d60:	str	r0, [fp, #-20]	; 0xffffffec
   19d64:	movw	r0, #0
   19d68:	str	r0, [fp, #-40]	; 0xffffffd8
   19d6c:	ldr	r0, [fp, #-20]	; 0xffffffec
   19d70:	ldrb	r0, [r0]
   19d74:	mov	r1, r0
   19d78:	cmp	r0, #43	; 0x2b
   19d7c:	str	r1, [sp, #24]
   19d80:	beq	19e38 <lchmod@@Base+0x440>
   19d84:	b	19d88 <lchmod@@Base+0x390>
   19d88:	ldr	r0, [sp, #24]
   19d8c:	cmp	r0, #45	; 0x2d
   19d90:	beq	19e38 <lchmod@@Base+0x440>
   19d94:	b	19d98 <lchmod@@Base+0x3a0>
   19d98:	ldr	r0, [sp, #24]
   19d9c:	cmp	r0, #61	; 0x3d
   19da0:	beq	19e38 <lchmod@@Base+0x440>
   19da4:	b	19da8 <lchmod@@Base+0x3b0>
   19da8:	ldr	r0, [sp, #24]
   19dac:	cmp	r0, #97	; 0x61
   19db0:	beq	19e24 <lchmod@@Base+0x42c>
   19db4:	b	19db8 <lchmod@@Base+0x3c0>
   19db8:	ldr	r0, [sp, #24]
   19dbc:	cmp	r0, #103	; 0x67
   19dc0:	beq	19dfc <lchmod@@Base+0x404>
   19dc4:	b	19dc8 <lchmod@@Base+0x3d0>
   19dc8:	ldr	r0, [sp, #24]
   19dcc:	cmp	r0, #111	; 0x6f
   19dd0:	beq	19e10 <lchmod@@Base+0x418>
   19dd4:	b	19dd8 <lchmod@@Base+0x3e0>
   19dd8:	ldr	r0, [sp, #24]
   19ddc:	cmp	r0, #117	; 0x75
   19de0:	beq	19dec <lchmod@@Base+0x3f4>
   19de4:	b	19de8 <lchmod@@Base+0x3f0>
   19de8:	b	1a358 <lchmod@@Base+0x960>
   19dec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19df0:	orr	r0, r0, #2496	; 0x9c0
   19df4:	str	r0, [fp, #-40]	; 0xffffffd8
   19df8:	b	19e3c <lchmod@@Base+0x444>
   19dfc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19e00:	movw	r1, #1080	; 0x438
   19e04:	orr	r0, r0, r1
   19e08:	str	r0, [fp, #-40]	; 0xffffffd8
   19e0c:	b	19e3c <lchmod@@Base+0x444>
   19e10:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19e14:	movw	r1, #519	; 0x207
   19e18:	orr	r0, r0, r1
   19e1c:	str	r0, [fp, #-40]	; 0xffffffd8
   19e20:	b	19e3c <lchmod@@Base+0x444>
   19e24:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19e28:	movw	r1, #4095	; 0xfff
   19e2c:	orr	r0, r0, r1
   19e30:	str	r0, [fp, #-40]	; 0xffffffd8
   19e34:	b	19e3c <lchmod@@Base+0x444>
   19e38:	b	19e50 <lchmod@@Base+0x458>
   19e3c:	b	19e40 <lchmod@@Base+0x448>
   19e40:	ldr	r0, [fp, #-20]	; 0xffffffec
   19e44:	add	r0, r0, #1
   19e48:	str	r0, [fp, #-20]	; 0xffffffec
   19e4c:	b	19d6c <lchmod@@Base+0x374>
   19e50:	b	19e54 <lchmod@@Base+0x45c>
   19e54:	ldr	r0, [fp, #-20]	; 0xffffffec
   19e58:	add	r1, r0, #1
   19e5c:	str	r1, [fp, #-20]	; 0xffffffec
   19e60:	ldrb	r0, [r0]
   19e64:	strb	r0, [fp, #-41]	; 0xffffffd7
   19e68:	mov	r0, #0
   19e6c:	str	r0, [sp, #52]	; 0x34
   19e70:	mov	r0, #3
   19e74:	strb	r0, [sp, #51]	; 0x33
   19e78:	ldr	r0, [fp, #-20]	; 0xffffffec
   19e7c:	ldrb	r0, [r0]
   19e80:	sub	r0, r0, #48	; 0x30
   19e84:	cmp	r0, #69	; 0x45
   19e88:	str	r0, [sp, #20]
   19e8c:	bhi	1a0d8 <lchmod@@Base+0x6e0>
   19e90:	add	r0, pc, #8
   19e94:	ldr	r1, [sp, #20]
   19e98:	ldr	r0, [r0, r1, lsl #2]
   19e9c:	mov	pc, r0
   19ea0:			; <UNDEFINED> instruction: 0x00019fb8
   19ea4:			; <UNDEFINED> instruction: 0x00019fb8
   19ea8:			; <UNDEFINED> instruction: 0x00019fb8
   19eac:			; <UNDEFINED> instruction: 0x00019fb8
   19eb0:			; <UNDEFINED> instruction: 0x00019fb8
   19eb4:			; <UNDEFINED> instruction: 0x00019fb8
   19eb8:			; <UNDEFINED> instruction: 0x00019fb8
   19ebc:			; <UNDEFINED> instruction: 0x00019fb8
   19ec0:	ldrdeq	sl, [r1], -r8
   19ec4:	ldrdeq	sl, [r1], -r8
   19ec8:	ldrdeq	sl, [r1], -r8
   19ecc:	ldrdeq	sl, [r1], -r8
   19ed0:	ldrdeq	sl, [r1], -r8
   19ed4:	ldrdeq	sl, [r1], -r8
   19ed8:	ldrdeq	sl, [r1], -r8
   19edc:	ldrdeq	sl, [r1], -r8
   19ee0:	ldrdeq	sl, [r1], -r8
   19ee4:	ldrdeq	sl, [r1], -r8
   19ee8:	ldrdeq	sl, [r1], -r8
   19eec:	ldrdeq	sl, [r1], -r8
   19ef0:	ldrdeq	sl, [r1], -r8
   19ef4:	ldrdeq	sl, [r1], -r8
   19ef8:	ldrdeq	sl, [r1], -r8
   19efc:	ldrdeq	sl, [r1], -r8
   19f00:	ldrdeq	sl, [r1], -r8
   19f04:	ldrdeq	sl, [r1], -r8
   19f08:	ldrdeq	sl, [r1], -r8
   19f0c:	ldrdeq	sl, [r1], -r8
   19f10:	ldrdeq	sl, [r1], -r8
   19f14:	ldrdeq	sl, [r1], -r8
   19f18:	ldrdeq	sl, [r1], -r8
   19f1c:	ldrdeq	sl, [r1], -r8
   19f20:	ldrdeq	sl, [r1], -r8
   19f24:	ldrdeq	sl, [r1], -r8
   19f28:	ldrdeq	sl, [r1], -r8
   19f2c:	ldrdeq	sl, [r1], -r8
   19f30:	ldrdeq	sl, [r1], -r8
   19f34:	ldrdeq	sl, [r1], -r8
   19f38:	ldrdeq	sl, [r1], -r8
   19f3c:	ldrdeq	sl, [r1], -r8
   19f40:	ldrdeq	sl, [r1], -r8
   19f44:	ldrdeq	sl, [r1], -r8
   19f48:	ldrdeq	sl, [r1], -r8
   19f4c:	ldrdeq	sl, [r1], -r8
   19f50:	ldrdeq	sl, [r1], -r8
   19f54:	ldrdeq	sl, [r1], -r8
   19f58:	ldrdeq	sl, [r1], -r8
   19f5c:	ldrdeq	sl, [r1], -r8
   19f60:	ldrdeq	sl, [r1], -r8
   19f64:	ldrdeq	sl, [r1], -r8
   19f68:	ldrdeq	sl, [r1], -r8
   19f6c:	ldrdeq	sl, [r1], -r8
   19f70:	ldrdeq	sl, [r1], -r8
   19f74:	ldrdeq	sl, [r1], -r8
   19f78:	ldrdeq	sl, [r1], -r8
   19f7c:	andeq	sl, r1, r8, lsr #1
   19f80:	ldrdeq	sl, [r1], -r8
   19f84:	ldrdeq	sl, [r1], -r8
   19f88:	ldrdeq	sl, [r1], -r8
   19f8c:	ldrdeq	sl, [r1], -r8
   19f90:	ldrdeq	sl, [r1], -r8
   19f94:	ldrdeq	sl, [r1], -r8
   19f98:	ldrdeq	sl, [r1], -r8
   19f9c:	andeq	sl, r1, r0, asr #1
   19fa0:	ldrdeq	sl, [r1], -r8
   19fa4:	ldrdeq	sl, [r1], -r8
   19fa8:	ldrdeq	sl, [r1], -r8
   19fac:	ldrdeq	sl, [r1], -r8
   19fb0:	ldrdeq	sl, [r1], -r8
   19fb4:	muleq	r1, r0, r0
   19fb8:	movw	r0, #0
   19fbc:	str	r0, [sp, #40]	; 0x28
   19fc0:	ldr	r0, [sp, #40]	; 0x28
   19fc4:	lsl	r0, r0, #3
   19fc8:	ldr	r1, [fp, #-20]	; 0xffffffec
   19fcc:	add	r2, r1, #1
   19fd0:	str	r2, [fp, #-20]	; 0xffffffec
   19fd4:	ldrb	r1, [r1]
   19fd8:	add	r0, r0, r1
   19fdc:	sub	r0, r0, #48	; 0x30
   19fe0:	str	r0, [sp, #40]	; 0x28
   19fe4:	ldr	r0, [sp, #40]	; 0x28
   19fe8:	movw	r1, #4095	; 0xfff
   19fec:	cmp	r1, r0
   19ff0:	bcs	19ff8 <lchmod@@Base+0x600>
   19ff4:	b	1a358 <lchmod@@Base+0x960>
   19ff8:	b	19ffc <lchmod@@Base+0x604>
   19ffc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a000:	ldrb	r0, [r0]
   1a004:	movw	r1, #48	; 0x30
   1a008:	cmp	r1, r0
   1a00c:	movw	r0, #0
   1a010:	str	r0, [sp, #16]
   1a014:	bgt	1a030 <lchmod@@Base+0x638>
   1a018:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a01c:	ldrb	r0, [r0]
   1a020:	cmp	r0, #56	; 0x38
   1a024:	movw	r0, #0
   1a028:	movlt	r0, #1
   1a02c:	str	r0, [sp, #16]
   1a030:	ldr	r0, [sp, #16]
   1a034:	tst	r0, #1
   1a038:	bne	19fc0 <lchmod@@Base+0x5c8>
   1a03c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a040:	cmp	r0, #0
   1a044:	bne	1a068 <lchmod@@Base+0x670>
   1a048:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a04c:	ldrb	r0, [r0]
   1a050:	cmp	r0, #0
   1a054:	beq	1a06c <lchmod@@Base+0x674>
   1a058:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a05c:	ldrb	r0, [r0]
   1a060:	cmp	r0, #44	; 0x2c
   1a064:	beq	1a06c <lchmod@@Base+0x674>
   1a068:	b	1a358 <lchmod@@Base+0x960>
   1a06c:	movw	r0, #4095	; 0xfff
   1a070:	str	r0, [sp, #52]	; 0x34
   1a074:	str	r0, [fp, #-40]	; 0xffffffd8
   1a078:	ldr	r0, [sp, #40]	; 0x28
   1a07c:	bl	1a374 <lchmod@@Base+0x97c>
   1a080:	str	r0, [fp, #-48]	; 0xffffffd0
   1a084:	movw	r0, #1
   1a088:	strb	r0, [sp, #51]	; 0x33
   1a08c:	b	1a20c <lchmod@@Base+0x814>
   1a090:	movw	r0, #448	; 0x1c0
   1a094:	str	r0, [fp, #-48]	; 0xffffffd0
   1a098:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a09c:	add	r0, r0, #1
   1a0a0:	str	r0, [fp, #-20]	; 0xffffffec
   1a0a4:	b	1a20c <lchmod@@Base+0x814>
   1a0a8:	movw	r0, #56	; 0x38
   1a0ac:	str	r0, [fp, #-48]	; 0xffffffd0
   1a0b0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a0b4:	add	r0, r0, #1
   1a0b8:	str	r0, [fp, #-20]	; 0xffffffec
   1a0bc:	b	1a20c <lchmod@@Base+0x814>
   1a0c0:	movw	r0, #7
   1a0c4:	str	r0, [fp, #-48]	; 0xffffffd0
   1a0c8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a0cc:	add	r0, r0, #1
   1a0d0:	str	r0, [fp, #-20]	; 0xffffffec
   1a0d4:	b	1a20c <lchmod@@Base+0x814>
   1a0d8:	movw	r0, #0
   1a0dc:	str	r0, [fp, #-48]	; 0xffffffd0
   1a0e0:	movw	r0, #1
   1a0e4:	strb	r0, [sp, #51]	; 0x33
   1a0e8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a0ec:	ldrb	r0, [r0]
   1a0f0:	sub	r0, r0, #88	; 0x58
   1a0f4:	cmp	r0, #32
   1a0f8:	str	r0, [sp, #12]
   1a0fc:	bhi	1a1f0 <lchmod@@Base+0x7f8>
   1a100:	add	r0, pc, #8
   1a104:	ldr	r1, [sp, #12]
   1a108:	ldr	r0, [r0, r1, lsl #2]
   1a10c:	mov	pc, r0
   1a110:	andeq	sl, r1, r4, asr #3
   1a114:	strdeq	sl, [r1], -r0
   1a118:	strdeq	sl, [r1], -r0
   1a11c:	strdeq	sl, [r1], -r0
   1a120:	strdeq	sl, [r1], -r0
   1a124:	strdeq	sl, [r1], -r0
   1a128:	strdeq	sl, [r1], -r0
   1a12c:	strdeq	sl, [r1], -r0
   1a130:	strdeq	sl, [r1], -r0
   1a134:	strdeq	sl, [r1], -r0
   1a138:	strdeq	sl, [r1], -r0
   1a13c:	strdeq	sl, [r1], -r0
   1a140:	strdeq	sl, [r1], -r0
   1a144:	strdeq	sl, [r1], -r0
   1a148:	strdeq	sl, [r1], -r0
   1a14c:	strdeq	sl, [r1], -r0
   1a150:	strdeq	sl, [r1], -r0
   1a154:	strdeq	sl, [r1], -r0
   1a158:	strdeq	sl, [r1], -r0
   1a15c:	strdeq	sl, [r1], -r0
   1a160:	strdeq	sl, [r1], -r0
   1a164:	strdeq	sl, [r1], -r0
   1a168:	strdeq	sl, [r1], -r0
   1a16c:	strdeq	sl, [r1], -r0
   1a170:	strdeq	sl, [r1], -r0
   1a174:	strdeq	sl, [r1], -r0
   1a178:	muleq	r1, r4, r1
   1a17c:	ldrdeq	sl, [r1], -r0
   1a180:	andeq	sl, r1, r0, ror #3
   1a184:	strdeq	sl, [r1], -r0
   1a188:	strdeq	sl, [r1], -r0
   1a18c:	andeq	sl, r1, r4, lsr #3
   1a190:			; <UNDEFINED> instruction: 0x0001a1b4
   1a194:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1a198:	orr	r0, r0, #292	; 0x124
   1a19c:	str	r0, [fp, #-48]	; 0xffffffd0
   1a1a0:	b	1a1f4 <lchmod@@Base+0x7fc>
   1a1a4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1a1a8:	orr	r0, r0, #146	; 0x92
   1a1ac:	str	r0, [fp, #-48]	; 0xffffffd0
   1a1b0:	b	1a1f4 <lchmod@@Base+0x7fc>
   1a1b4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1a1b8:	orr	r0, r0, #73	; 0x49
   1a1bc:	str	r0, [fp, #-48]	; 0xffffffd0
   1a1c0:	b	1a1f4 <lchmod@@Base+0x7fc>
   1a1c4:	movw	r0, #2
   1a1c8:	strb	r0, [sp, #51]	; 0x33
   1a1cc:	b	1a1f4 <lchmod@@Base+0x7fc>
   1a1d0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1a1d4:	orr	r0, r0, #3072	; 0xc00
   1a1d8:	str	r0, [fp, #-48]	; 0xffffffd0
   1a1dc:	b	1a1f4 <lchmod@@Base+0x7fc>
   1a1e0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1a1e4:	orr	r0, r0, #512	; 0x200
   1a1e8:	str	r0, [fp, #-48]	; 0xffffffd0
   1a1ec:	b	1a1f4 <lchmod@@Base+0x7fc>
   1a1f0:	b	1a208 <lchmod@@Base+0x810>
   1a1f4:	b	1a1f8 <lchmod@@Base+0x800>
   1a1f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a1fc:	add	r0, r0, #1
   1a200:	str	r0, [fp, #-20]	; 0xffffffec
   1a204:	b	1a0e8 <lchmod@@Base+0x6f0>
   1a208:	b	1a20c <lchmod@@Base+0x814>
   1a20c:	ldr	r0, [fp, #-12]
   1a210:	ldr	r1, [fp, #-16]
   1a214:	add	r2, r1, #1
   1a218:	str	r2, [fp, #-16]
   1a21c:	add	r0, r0, r1, lsl #4
   1a220:	str	r0, [sp, #44]	; 0x2c
   1a224:	ldrb	r0, [fp, #-41]	; 0xffffffd7
   1a228:	ldr	r1, [sp, #44]	; 0x2c
   1a22c:	strb	r0, [r1]
   1a230:	ldrb	r0, [sp, #51]	; 0x33
   1a234:	ldr	r1, [sp, #44]	; 0x2c
   1a238:	strb	r0, [r1, #1]
   1a23c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a240:	ldr	r1, [sp, #44]	; 0x2c
   1a244:	str	r0, [r1, #4]
   1a248:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1a24c:	ldr	r1, [sp, #44]	; 0x2c
   1a250:	str	r0, [r1, #8]
   1a254:	ldr	r0, [sp, #52]	; 0x34
   1a258:	cmp	r0, #0
   1a25c:	beq	1a26c <lchmod@@Base+0x874>
   1a260:	ldr	r0, [sp, #52]	; 0x34
   1a264:	str	r0, [sp, #8]
   1a268:	b	1a29c <lchmod@@Base+0x8a4>
   1a26c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a270:	cmp	r0, #0
   1a274:	beq	1a28c <lchmod@@Base+0x894>
   1a278:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1a27c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1a280:	and	r0, r0, r1
   1a284:	str	r0, [sp, #4]
   1a288:	b	1a294 <lchmod@@Base+0x89c>
   1a28c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1a290:	str	r0, [sp, #4]
   1a294:	ldr	r0, [sp, #4]
   1a298:	str	r0, [sp, #8]
   1a29c:	ldr	r0, [sp, #8]
   1a2a0:	ldr	r1, [sp, #44]	; 0x2c
   1a2a4:	str	r0, [r1, #12]
   1a2a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a2ac:	ldrb	r0, [r0]
   1a2b0:	cmp	r0, #61	; 0x3d
   1a2b4:	movw	r0, #1
   1a2b8:	str	r0, [sp]
   1a2bc:	beq	1a2f0 <lchmod@@Base+0x8f8>
   1a2c0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a2c4:	ldrb	r0, [r0]
   1a2c8:	cmp	r0, #43	; 0x2b
   1a2cc:	movw	r0, #1
   1a2d0:	str	r0, [sp]
   1a2d4:	beq	1a2f0 <lchmod@@Base+0x8f8>
   1a2d8:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a2dc:	ldrb	r0, [r0]
   1a2e0:	cmp	r0, #45	; 0x2d
   1a2e4:	movw	r0, #0
   1a2e8:	moveq	r0, #1
   1a2ec:	str	r0, [sp]
   1a2f0:	ldr	r0, [sp]
   1a2f4:	tst	r0, #1
   1a2f8:	bne	19e54 <lchmod@@Base+0x45c>
   1a2fc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a300:	ldrb	r0, [r0]
   1a304:	cmp	r0, #44	; 0x2c
   1a308:	beq	1a310 <lchmod@@Base+0x918>
   1a30c:	b	1a324 <lchmod@@Base+0x92c>
   1a310:	b	1a314 <lchmod@@Base+0x91c>
   1a314:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a318:	add	r0, r0, #1
   1a31c:	str	r0, [fp, #-20]	; 0xffffffec
   1a320:	b	19d64 <lchmod@@Base+0x36c>
   1a324:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a328:	ldrb	r0, [r0]
   1a32c:	cmp	r0, #0
   1a330:	bne	1a354 <lchmod@@Base+0x95c>
   1a334:	ldr	r0, [fp, #-12]
   1a338:	ldr	r1, [fp, #-16]
   1a33c:	add	r0, r0, r1, lsl #4
   1a340:	movw	r1, #0
   1a344:	strb	r1, [r0, #1]
   1a348:	ldr	r0, [fp, #-12]
   1a34c:	str	r0, [fp, #-4]
   1a350:	b	1a368 <lchmod@@Base+0x970>
   1a354:	b	1a358 <lchmod@@Base+0x960>
   1a358:	ldr	r0, [fp, #-12]
   1a35c:	bl	13f4c <__assert_fail@plt+0x2400>
   1a360:	movw	r0, #0
   1a364:	str	r0, [fp, #-4]
   1a368:	ldr	r0, [fp, #-4]
   1a36c:	mov	sp, fp
   1a370:	pop	{fp, pc}
   1a374:	sub	sp, sp, #4
   1a378:	str	r0, [sp]
   1a37c:	ldr	r0, [sp]
   1a380:	add	sp, sp, #4
   1a384:	bx	lr
   1a388:	push	{fp, lr}
   1a38c:	mov	fp, sp
   1a390:	sub	sp, sp, #16
   1a394:	str	r0, [fp, #-4]
   1a398:	str	r1, [sp, #8]
   1a39c:	movw	r0, #32
   1a3a0:	bl	1de40 <lchmod@@Base+0x4448>
   1a3a4:	str	r0, [sp, #4]
   1a3a8:	ldr	r0, [sp, #4]
   1a3ac:	movw	r1, #61	; 0x3d
   1a3b0:	strb	r1, [r0]
   1a3b4:	ldr	r0, [sp, #4]
   1a3b8:	movw	r1, #1
   1a3bc:	strb	r1, [r0, #1]
   1a3c0:	ldr	r0, [sp, #4]
   1a3c4:	movw	r1, #4095	; 0xfff
   1a3c8:	str	r1, [r0, #4]
   1a3cc:	ldr	r0, [fp, #-4]
   1a3d0:	ldr	r1, [sp, #4]
   1a3d4:	str	r0, [r1, #8]
   1a3d8:	ldr	r0, [sp, #8]
   1a3dc:	ldr	r1, [sp, #4]
   1a3e0:	str	r0, [r1, #12]
   1a3e4:	ldr	r0, [sp, #4]
   1a3e8:	movw	r1, #0
   1a3ec:	strb	r1, [r0, #17]
   1a3f0:	ldr	r0, [sp, #4]
   1a3f4:	mov	sp, fp
   1a3f8:	pop	{fp, pc}
   1a3fc:	push	{fp, lr}
   1a400:	mov	fp, sp
   1a404:	sub	sp, sp, #112	; 0x70
   1a408:	str	r0, [fp, #-8]
   1a40c:	ldr	r0, [fp, #-8]
   1a410:	mov	r1, sp
   1a414:	bl	23ff0 <lchmod@@Base+0xa5f8>
   1a418:	cmp	r0, #0
   1a41c:	beq	1a42c <lchmod@@Base+0xa34>
   1a420:	movw	r0, #0
   1a424:	str	r0, [fp, #-4]
   1a428:	b	1a43c <lchmod@@Base+0xa44>
   1a42c:	ldr	r0, [sp, #16]
   1a430:	movw	r1, #4095	; 0xfff
   1a434:	bl	1a388 <lchmod@@Base+0x990>
   1a438:	str	r0, [fp, #-4]
   1a43c:	ldr	r0, [fp, #-4]
   1a440:	mov	sp, fp
   1a444:	pop	{fp, pc}
   1a448:	sub	sp, sp, #60	; 0x3c
   1a44c:	ldr	ip, [sp, #60]	; 0x3c
   1a450:	str	r0, [sp, #56]	; 0x38
   1a454:	and	r0, r1, #1
   1a458:	strb	r0, [sp, #55]	; 0x37
   1a45c:	str	r2, [sp, #48]	; 0x30
   1a460:	str	r3, [sp, #44]	; 0x2c
   1a464:	ldr	r0, [sp, #56]	; 0x38
   1a468:	movw	r1, #4095	; 0xfff
   1a46c:	and	r0, r0, r1
   1a470:	str	r0, [sp, #40]	; 0x28
   1a474:	movw	r0, #0
   1a478:	str	r0, [sp, #36]	; 0x24
   1a47c:	str	ip, [sp, #16]
   1a480:	ldr	r0, [sp, #44]	; 0x2c
   1a484:	ldrb	r0, [r0, #1]
   1a488:	cmp	r0, #0
   1a48c:	beq	1a710 <lchmod@@Base+0xd18>
   1a490:	ldr	r0, [sp, #44]	; 0x2c
   1a494:	ldr	r0, [r0, #4]
   1a498:	str	r0, [sp, #32]
   1a49c:	ldrb	r0, [sp, #55]	; 0x37
   1a4a0:	and	r0, r0, #1
   1a4a4:	cmp	r0, #0
   1a4a8:	movwne	r0, #3072	; 0xc00
   1a4ac:	ldr	r1, [sp, #44]	; 0x2c
   1a4b0:	ldr	r1, [r1, #12]
   1a4b4:	bic	r0, r0, r1
   1a4b8:	str	r0, [sp, #28]
   1a4bc:	ldr	r0, [sp, #44]	; 0x2c
   1a4c0:	ldr	r0, [r0, #8]
   1a4c4:	str	r0, [sp, #24]
   1a4c8:	ldr	r0, [sp, #44]	; 0x2c
   1a4cc:	ldrb	r0, [r0, #1]
   1a4d0:	mov	r1, r0
   1a4d4:	cmp	r0, #1
   1a4d8:	str	r1, [sp, #12]
   1a4dc:	beq	1a504 <lchmod@@Base+0xb0c>
   1a4e0:	b	1a4e4 <lchmod@@Base+0xaec>
   1a4e4:	ldr	r0, [sp, #12]
   1a4e8:	cmp	r0, #2
   1a4ec:	beq	1a590 <lchmod@@Base+0xb98>
   1a4f0:	b	1a4f4 <lchmod@@Base+0xafc>
   1a4f4:	ldr	r0, [sp, #12]
   1a4f8:	cmp	r0, #3
   1a4fc:	beq	1a508 <lchmod@@Base+0xb10>
   1a500:	b	1a5bc <lchmod@@Base+0xbc4>
   1a504:	b	1a5bc <lchmod@@Base+0xbc4>
   1a508:	ldr	r0, [sp, #40]	; 0x28
   1a50c:	ldr	r1, [sp, #24]
   1a510:	and	r0, r1, r0
   1a514:	str	r0, [sp, #24]
   1a518:	ldr	r0, [sp, #24]
   1a51c:	and	r0, r0, #292	; 0x124
   1a520:	cmp	r0, #0
   1a524:	movw	r0, #0
   1a528:	movne	r0, #1
   1a52c:	tst	r0, #1
   1a530:	movw	r0, #292	; 0x124
   1a534:	moveq	r0, #0
   1a538:	ldr	r1, [sp, #24]
   1a53c:	and	r1, r1, #146	; 0x92
   1a540:	cmp	r1, #0
   1a544:	movw	r1, #0
   1a548:	movne	r1, #1
   1a54c:	tst	r1, #1
   1a550:	movw	r1, #146	; 0x92
   1a554:	moveq	r1, #0
   1a558:	orr	r0, r0, r1
   1a55c:	ldr	r1, [sp, #24]
   1a560:	and	r1, r1, #73	; 0x49
   1a564:	cmp	r1, #0
   1a568:	movw	r1, #0
   1a56c:	movne	r1, #1
   1a570:	tst	r1, #1
   1a574:	movw	r1, #73	; 0x49
   1a578:	moveq	r1, #0
   1a57c:	orr	r0, r0, r1
   1a580:	ldr	r1, [sp, #24]
   1a584:	orr	r0, r1, r0
   1a588:	str	r0, [sp, #24]
   1a58c:	b	1a5bc <lchmod@@Base+0xbc4>
   1a590:	ldr	r0, [sp, #40]	; 0x28
   1a594:	and	r0, r0, #73	; 0x49
   1a598:	ldrb	r1, [sp, #55]	; 0x37
   1a59c:	and	r1, r1, #1
   1a5a0:	orr	r0, r0, r1
   1a5a4:	cmp	r0, #0
   1a5a8:	beq	1a5b8 <lchmod@@Base+0xbc0>
   1a5ac:	ldr	r0, [sp, #24]
   1a5b0:	orr	r0, r0, #73	; 0x49
   1a5b4:	str	r0, [sp, #24]
   1a5b8:	b	1a5bc <lchmod@@Base+0xbc4>
   1a5bc:	ldr	r0, [sp, #32]
   1a5c0:	cmp	r0, #0
   1a5c4:	beq	1a5d4 <lchmod@@Base+0xbdc>
   1a5c8:	ldr	r0, [sp, #32]
   1a5cc:	str	r0, [sp, #8]
   1a5d0:	b	1a5e4 <lchmod@@Base+0xbec>
   1a5d4:	ldr	r0, [sp, #48]	; 0x30
   1a5d8:	mvn	r1, #0
   1a5dc:	eor	r0, r0, r1
   1a5e0:	str	r0, [sp, #8]
   1a5e4:	ldr	r0, [sp, #8]
   1a5e8:	ldr	r1, [sp, #28]
   1a5ec:	bic	r0, r0, r1
   1a5f0:	ldr	r1, [sp, #24]
   1a5f4:	and	r0, r1, r0
   1a5f8:	str	r0, [sp, #24]
   1a5fc:	ldr	r0, [sp, #44]	; 0x2c
   1a600:	ldrb	r0, [r0]
   1a604:	mov	r1, r0
   1a608:	cmp	r0, #43	; 0x2b
   1a60c:	str	r1, [sp, #4]
   1a610:	beq	1a6b0 <lchmod@@Base+0xcb8>
   1a614:	b	1a618 <lchmod@@Base+0xc20>
   1a618:	ldr	r0, [sp, #4]
   1a61c:	cmp	r0, #45	; 0x2d
   1a620:	beq	1a6d4 <lchmod@@Base+0xcdc>
   1a624:	b	1a628 <lchmod@@Base+0xc30>
   1a628:	ldr	r0, [sp, #4]
   1a62c:	cmp	r0, #61	; 0x3d
   1a630:	bne	1a6fc <lchmod@@Base+0xd04>
   1a634:	b	1a638 <lchmod@@Base+0xc40>
   1a638:	ldr	r0, [sp, #32]
   1a63c:	cmp	r0, #0
   1a640:	beq	1a658 <lchmod@@Base+0xc60>
   1a644:	ldr	r0, [sp, #32]
   1a648:	mvn	r1, #0
   1a64c:	eor	r0, r0, r1
   1a650:	str	r0, [sp]
   1a654:	b	1a664 <lchmod@@Base+0xc6c>
   1a658:	movw	r0, #0
   1a65c:	str	r0, [sp]
   1a660:	b	1a664 <lchmod@@Base+0xc6c>
   1a664:	ldr	r0, [sp]
   1a668:	ldr	r1, [sp, #28]
   1a66c:	orr	r0, r0, r1
   1a670:	str	r0, [sp, #20]
   1a674:	ldr	r0, [sp, #20]
   1a678:	mvn	r1, #0
   1a67c:	eor	r0, r0, r1
   1a680:	movw	r1, #4095	; 0xfff
   1a684:	and	r0, r0, r1
   1a688:	ldr	r1, [sp, #36]	; 0x24
   1a68c:	orr	r0, r1, r0
   1a690:	str	r0, [sp, #36]	; 0x24
   1a694:	ldr	r0, [sp, #40]	; 0x28
   1a698:	ldr	r1, [sp, #20]
   1a69c:	and	r0, r0, r1
   1a6a0:	ldr	r1, [sp, #24]
   1a6a4:	orr	r0, r0, r1
   1a6a8:	str	r0, [sp, #40]	; 0x28
   1a6ac:	b	1a6fc <lchmod@@Base+0xd04>
   1a6b0:	ldr	r0, [sp, #24]
   1a6b4:	ldr	r1, [sp, #36]	; 0x24
   1a6b8:	orr	r0, r1, r0
   1a6bc:	str	r0, [sp, #36]	; 0x24
   1a6c0:	ldr	r0, [sp, #24]
   1a6c4:	ldr	r1, [sp, #40]	; 0x28
   1a6c8:	orr	r0, r1, r0
   1a6cc:	str	r0, [sp, #40]	; 0x28
   1a6d0:	b	1a6fc <lchmod@@Base+0xd04>
   1a6d4:	ldr	r0, [sp, #24]
   1a6d8:	ldr	r1, [sp, #36]	; 0x24
   1a6dc:	orr	r0, r1, r0
   1a6e0:	str	r0, [sp, #36]	; 0x24
   1a6e4:	ldr	r0, [sp, #24]
   1a6e8:	mvn	r1, #0
   1a6ec:	eor	r0, r0, r1
   1a6f0:	ldr	r1, [sp, #40]	; 0x28
   1a6f4:	and	r0, r1, r0
   1a6f8:	str	r0, [sp, #40]	; 0x28
   1a6fc:	b	1a700 <lchmod@@Base+0xd08>
   1a700:	ldr	r0, [sp, #44]	; 0x2c
   1a704:	add	r0, r0, #16
   1a708:	str	r0, [sp, #44]	; 0x2c
   1a70c:	b	1a480 <lchmod@@Base+0xa88>
   1a710:	ldr	r0, [sp, #60]	; 0x3c
   1a714:	movw	r1, #0
   1a718:	cmp	r0, r1
   1a71c:	beq	1a72c <lchmod@@Base+0xd34>
   1a720:	ldr	r0, [sp, #36]	; 0x24
   1a724:	ldr	r1, [sp, #60]	; 0x3c
   1a728:	str	r0, [r1]
   1a72c:	ldr	r0, [sp, #40]	; 0x28
   1a730:	add	sp, sp, #60	; 0x3c
   1a734:	bx	lr
   1a738:	sub	sp, sp, #4
   1a73c:	push	{fp, lr}
   1a740:	mov	fp, sp
   1a744:	sub	sp, sp, #28
   1a748:	str	r3, [fp, #8]
   1a74c:	str	r0, [fp, #-4]
   1a750:	str	r1, [fp, #-8]
   1a754:	str	r2, [fp, #-12]
   1a758:	movw	r0, #0
   1a75c:	str	r0, [sp, #12]
   1a760:	ldr	r0, [fp, #-12]
   1a764:	and	r0, r0, #64	; 0x40
   1a768:	cmp	r0, #0
   1a76c:	beq	1a798 <lchmod@@Base+0xda0>
   1a770:	add	r0, sp, #8
   1a774:	mov	r1, r0
   1a778:	add	r2, fp, #8
   1a77c:	str	r2, [r1]
   1a780:	ldr	r1, [sp, #8]
   1a784:	add	r2, r1, #4
   1a788:	str	r2, [sp, #8]
   1a78c:	ldr	r1, [r1]
   1a790:	str	r1, [sp, #12]
   1a794:	str	r0, [sp, #4]
   1a798:	ldr	r0, [fp, #-4]
   1a79c:	ldr	r1, [fp, #-8]
   1a7a0:	ldr	r2, [fp, #-12]
   1a7a4:	ldr	r3, [sp, #12]
   1a7a8:	bl	11990 <openat64@plt>
   1a7ac:	bl	1d4b4 <lchmod@@Base+0x3abc>
   1a7b0:	mov	sp, fp
   1a7b4:	pop	{fp, lr}
   1a7b8:	add	sp, sp, #4
   1a7bc:	bx	lr
   1a7c0:	push	{fp, lr}
   1a7c4:	mov	fp, sp
   1a7c8:	sub	sp, sp, #48	; 0x30
   1a7cc:	ldr	ip, [pc, #176]	; 1a884 <lchmod@@Base+0xe8c>
   1a7d0:	str	r0, [fp, #-8]
   1a7d4:	str	r1, [fp, #-12]
   1a7d8:	str	r2, [fp, #-16]
   1a7dc:	str	r3, [fp, #-20]	; 0xffffffec
   1a7e0:	ldr	r0, [fp, #-16]
   1a7e4:	orr	r0, r0, ip
   1a7e8:	str	r0, [sp, #24]
   1a7ec:	ldr	r0, [fp, #-8]
   1a7f0:	ldr	r1, [fp, #-12]
   1a7f4:	ldr	r2, [sp, #24]
   1a7f8:	bl	1a738 <lchmod@@Base+0xd40>
   1a7fc:	str	r0, [sp, #20]
   1a800:	ldr	r0, [sp, #20]
   1a804:	cmp	r0, #0
   1a808:	bge	1a818 <lchmod@@Base+0xe20>
   1a80c:	movw	r0, #0
   1a810:	str	r0, [fp, #-4]
   1a814:	b	1a878 <lchmod@@Base+0xe80>
   1a818:	ldr	r0, [sp, #20]
   1a81c:	bl	11a50 <fdopendir@plt>
   1a820:	str	r0, [sp, #16]
   1a824:	ldr	r0, [sp, #16]
   1a828:	movw	lr, #0
   1a82c:	cmp	r0, lr
   1a830:	beq	1a844 <lchmod@@Base+0xe4c>
   1a834:	ldr	r0, [sp, #20]
   1a838:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a83c:	str	r0, [r1]
   1a840:	b	1a870 <lchmod@@Base+0xe78>
   1a844:	bl	119b4 <__errno_location@plt>
   1a848:	ldr	r0, [r0]
   1a84c:	str	r0, [sp, #12]
   1a850:	ldr	r0, [sp, #20]
   1a854:	bl	11b04 <close@plt>
   1a858:	ldr	lr, [sp, #12]
   1a85c:	str	r0, [sp, #8]
   1a860:	str	lr, [sp, #4]
   1a864:	bl	119b4 <__errno_location@plt>
   1a868:	ldr	lr, [sp, #4]
   1a86c:	str	lr, [r0]
   1a870:	ldr	r0, [sp, #16]
   1a874:	str	r0, [fp, #-4]
   1a878:	ldr	r0, [fp, #-4]
   1a87c:	mov	sp, fp
   1a880:	pop	{fp, pc}
   1a884:	andeq	r4, r8, r0, lsl #18
   1a888:	push	{fp, lr}
   1a88c:	mov	fp, sp
   1a890:	sub	sp, sp, #24
   1a894:	str	r0, [fp, #-4]
   1a898:	ldr	r0, [fp, #-4]
   1a89c:	movw	r1, #0
   1a8a0:	cmp	r0, r1
   1a8a4:	bne	1a8c8 <lchmod@@Base+0xed0>
   1a8a8:	movw	r0, #20952	; 0x51d8
   1a8ac:	movt	r0, #3
   1a8b0:	ldr	r1, [r0]
   1a8b4:	movw	r0, #18025	; 0x4669
   1a8b8:	movt	r0, #2
   1a8bc:	bl	11ae0 <fputs@plt>
   1a8c0:	str	r0, [sp, #8]
   1a8c4:	bl	11af8 <abort@plt>
   1a8c8:	ldr	r0, [fp, #-4]
   1a8cc:	movw	r1, #47	; 0x2f
   1a8d0:	bl	11a20 <strrchr@plt>
   1a8d4:	str	r0, [fp, #-8]
   1a8d8:	ldr	r0, [fp, #-8]
   1a8dc:	movw	r1, #0
   1a8e0:	cmp	r0, r1
   1a8e4:	beq	1a8f8 <lchmod@@Base+0xf00>
   1a8e8:	ldr	r0, [fp, #-8]
   1a8ec:	add	r0, r0, #1
   1a8f0:	str	r0, [sp, #4]
   1a8f4:	b	1a900 <lchmod@@Base+0xf08>
   1a8f8:	ldr	r0, [fp, #-4]
   1a8fc:	str	r0, [sp, #4]
   1a900:	ldr	r0, [sp, #4]
   1a904:	str	r0, [sp, #12]
   1a908:	ldr	r0, [sp, #12]
   1a90c:	ldr	r1, [fp, #-4]
   1a910:	sub	r0, r0, r1
   1a914:	cmp	r0, #7
   1a918:	blt	1a984 <lchmod@@Base+0xf8c>
   1a91c:	ldr	r0, [sp, #12]
   1a920:	mvn	r1, #6
   1a924:	add	r0, r0, r1
   1a928:	movw	r1, #18081	; 0x46a1
   1a92c:	movt	r1, #2
   1a930:	movw	r2, #7
   1a934:	bl	11aec <strncmp@plt>
   1a938:	cmp	r0, #0
   1a93c:	bne	1a984 <lchmod@@Base+0xf8c>
   1a940:	ldr	r0, [sp, #12]
   1a944:	str	r0, [fp, #-4]
   1a948:	ldr	r0, [sp, #12]
   1a94c:	movw	r1, #18089	; 0x46a9
   1a950:	movt	r1, #2
   1a954:	movw	r2, #3
   1a958:	bl	11aec <strncmp@plt>
   1a95c:	cmp	r0, #0
   1a960:	bne	1a980 <lchmod@@Base+0xf88>
   1a964:	ldr	r0, [sp, #12]
   1a968:	add	r0, r0, #3
   1a96c:	str	r0, [fp, #-4]
   1a970:	ldr	r0, [fp, #-4]
   1a974:	movw	r1, #20936	; 0x51c8
   1a978:	movt	r1, #3
   1a97c:	str	r0, [r1]
   1a980:	b	1a984 <lchmod@@Base+0xf8c>
   1a984:	ldr	r0, [fp, #-4]
   1a988:	movw	r1, #20976	; 0x51f0
   1a98c:	movt	r1, #3
   1a990:	str	r0, [r1]
   1a994:	ldr	r0, [fp, #-4]
   1a998:	movw	r1, #20940	; 0x51cc
   1a99c:	movt	r1, #3
   1a9a0:	str	r0, [r1]
   1a9a4:	mov	sp, fp
   1a9a8:	pop	{fp, pc}
   1a9ac:	push	{fp, lr}
   1a9b0:	mov	fp, sp
   1a9b4:	sub	sp, sp, #24
   1a9b8:	str	r0, [fp, #-4]
   1a9bc:	bl	119b4 <__errno_location@plt>
   1a9c0:	ldr	r0, [r0]
   1a9c4:	str	r0, [fp, #-8]
   1a9c8:	ldr	r0, [fp, #-4]
   1a9cc:	movw	lr, #0
   1a9d0:	cmp	r0, lr
   1a9d4:	beq	1a9e4 <lchmod@@Base+0xfec>
   1a9d8:	ldr	r0, [fp, #-4]
   1a9dc:	str	r0, [sp, #8]
   1a9e0:	b	1a9f4 <lchmod@@Base+0xffc>
   1a9e4:	movw	r0, #20980	; 0x51f4
   1a9e8:	movt	r0, #3
   1a9ec:	str	r0, [sp, #8]
   1a9f0:	b	1a9f4 <lchmod@@Base+0xffc>
   1a9f4:	ldr	r0, [sp, #8]
   1a9f8:	movw	r1, #48	; 0x30
   1a9fc:	bl	20b1c <lchmod@@Base+0x7124>
   1aa00:	str	r0, [sp, #12]
   1aa04:	ldr	r0, [fp, #-8]
   1aa08:	str	r0, [sp, #4]
   1aa0c:	bl	119b4 <__errno_location@plt>
   1aa10:	ldr	r1, [sp, #4]
   1aa14:	str	r1, [r0]
   1aa18:	ldr	r0, [sp, #12]
   1aa1c:	mov	sp, fp
   1aa20:	pop	{fp, pc}
   1aa24:	sub	sp, sp, #8
   1aa28:	str	r0, [sp, #4]
   1aa2c:	ldr	r0, [sp, #4]
   1aa30:	movw	r1, #0
   1aa34:	cmp	r0, r1
   1aa38:	beq	1aa48 <lchmod@@Base+0x1050>
   1aa3c:	ldr	r0, [sp, #4]
   1aa40:	str	r0, [sp]
   1aa44:	b	1aa58 <lchmod@@Base+0x1060>
   1aa48:	movw	r0, #20980	; 0x51f4
   1aa4c:	movt	r0, #3
   1aa50:	str	r0, [sp]
   1aa54:	b	1aa58 <lchmod@@Base+0x1060>
   1aa58:	ldr	r0, [sp]
   1aa5c:	ldr	r0, [r0]
   1aa60:	add	sp, sp, #8
   1aa64:	bx	lr
   1aa68:	sub	sp, sp, #16
   1aa6c:	str	r0, [sp, #12]
   1aa70:	str	r1, [sp, #8]
   1aa74:	ldr	r0, [sp, #8]
   1aa78:	ldr	r1, [sp, #12]
   1aa7c:	movw	r2, #0
   1aa80:	cmp	r1, r2
   1aa84:	str	r0, [sp, #4]
   1aa88:	beq	1aa98 <lchmod@@Base+0x10a0>
   1aa8c:	ldr	r0, [sp, #12]
   1aa90:	str	r0, [sp]
   1aa94:	b	1aaa8 <lchmod@@Base+0x10b0>
   1aa98:	movw	r0, #20980	; 0x51f4
   1aa9c:	movt	r0, #3
   1aaa0:	str	r0, [sp]
   1aaa4:	b	1aaa8 <lchmod@@Base+0x10b0>
   1aaa8:	ldr	r0, [sp]
   1aaac:	ldr	r1, [sp, #4]
   1aab0:	str	r1, [r0]
   1aab4:	add	sp, sp, #16
   1aab8:	bx	lr
   1aabc:	sub	sp, sp, #32
   1aac0:	str	r0, [sp, #28]
   1aac4:	strb	r1, [sp, #27]
   1aac8:	str	r2, [sp, #20]
   1aacc:	ldrb	r0, [sp, #27]
   1aad0:	strb	r0, [sp, #19]
   1aad4:	ldr	r0, [sp, #28]
   1aad8:	movw	r1, #0
   1aadc:	cmp	r0, r1
   1aae0:	beq	1aaf0 <lchmod@@Base+0x10f8>
   1aae4:	ldr	r0, [sp, #28]
   1aae8:	str	r0, [sp]
   1aaec:	b	1ab00 <lchmod@@Base+0x1108>
   1aaf0:	movw	r0, #20980	; 0x51f4
   1aaf4:	movt	r0, #3
   1aaf8:	str	r0, [sp]
   1aafc:	b	1ab00 <lchmod@@Base+0x1108>
   1ab00:	ldr	r0, [sp]
   1ab04:	add	r0, r0, #8
   1ab08:	ldrb	r1, [sp, #19]
   1ab0c:	lsr	r1, r1, #5
   1ab10:	add	r0, r0, r1, lsl #2
   1ab14:	str	r0, [sp, #12]
   1ab18:	ldrb	r0, [sp, #19]
   1ab1c:	and	r0, r0, #31
   1ab20:	str	r0, [sp, #8]
   1ab24:	ldr	r0, [sp, #12]
   1ab28:	ldr	r0, [r0]
   1ab2c:	ldr	r1, [sp, #8]
   1ab30:	lsr	r0, r0, r1
   1ab34:	and	r0, r0, #1
   1ab38:	str	r0, [sp, #4]
   1ab3c:	ldr	r0, [sp, #20]
   1ab40:	and	r0, r0, #1
   1ab44:	ldr	r1, [sp, #4]
   1ab48:	eor	r0, r0, r1
   1ab4c:	ldr	r1, [sp, #8]
   1ab50:	lsl	r0, r0, r1
   1ab54:	ldr	r1, [sp, #12]
   1ab58:	ldr	r2, [r1]
   1ab5c:	eor	r0, r2, r0
   1ab60:	str	r0, [r1]
   1ab64:	ldr	r0, [sp, #4]
   1ab68:	add	sp, sp, #32
   1ab6c:	bx	lr
   1ab70:	sub	sp, sp, #12
   1ab74:	str	r0, [sp, #8]
   1ab78:	str	r1, [sp, #4]
   1ab7c:	ldr	r0, [sp, #8]
   1ab80:	movw	r1, #0
   1ab84:	cmp	r0, r1
   1ab88:	bne	1ab98 <lchmod@@Base+0x11a0>
   1ab8c:	movw	r0, #20980	; 0x51f4
   1ab90:	movt	r0, #3
   1ab94:	str	r0, [sp, #8]
   1ab98:	ldr	r0, [sp, #8]
   1ab9c:	ldr	r0, [r0, #4]
   1aba0:	str	r0, [sp]
   1aba4:	ldr	r0, [sp, #4]
   1aba8:	ldr	r1, [sp, #8]
   1abac:	str	r0, [r1, #4]
   1abb0:	ldr	r0, [sp]
   1abb4:	add	sp, sp, #12
   1abb8:	bx	lr
   1abbc:	push	{fp, lr}
   1abc0:	mov	fp, sp
   1abc4:	sub	sp, sp, #16
   1abc8:	str	r0, [fp, #-4]
   1abcc:	str	r1, [sp, #8]
   1abd0:	str	r2, [sp, #4]
   1abd4:	ldr	r0, [fp, #-4]
   1abd8:	movw	r1, #0
   1abdc:	cmp	r0, r1
   1abe0:	bne	1abf0 <lchmod@@Base+0x11f8>
   1abe4:	movw	r0, #20980	; 0x51f4
   1abe8:	movt	r0, #3
   1abec:	str	r0, [fp, #-4]
   1abf0:	ldr	r0, [fp, #-4]
   1abf4:	movw	r1, #10
   1abf8:	str	r1, [r0]
   1abfc:	ldr	r0, [sp, #8]
   1ac00:	movw	r1, #0
   1ac04:	cmp	r0, r1
   1ac08:	beq	1ac1c <lchmod@@Base+0x1224>
   1ac0c:	ldr	r0, [sp, #4]
   1ac10:	movw	r1, #0
   1ac14:	cmp	r0, r1
   1ac18:	bne	1ac20 <lchmod@@Base+0x1228>
   1ac1c:	bl	11af8 <abort@plt>
   1ac20:	ldr	r0, [sp, #8]
   1ac24:	ldr	r1, [fp, #-4]
   1ac28:	str	r0, [r1, #40]	; 0x28
   1ac2c:	ldr	r0, [sp, #4]
   1ac30:	ldr	r1, [fp, #-4]
   1ac34:	str	r0, [r1, #44]	; 0x2c
   1ac38:	mov	sp, fp
   1ac3c:	pop	{fp, pc}
   1ac40:	push	{r4, r5, r6, sl, fp, lr}
   1ac44:	add	fp, sp, #16
   1ac48:	sub	sp, sp, #64	; 0x40
   1ac4c:	ldr	ip, [fp, #8]
   1ac50:	str	r0, [fp, #-20]	; 0xffffffec
   1ac54:	str	r1, [fp, #-24]	; 0xffffffe8
   1ac58:	str	r2, [fp, #-28]	; 0xffffffe4
   1ac5c:	str	r3, [fp, #-32]	; 0xffffffe0
   1ac60:	ldr	r0, [fp, #8]
   1ac64:	movw	r1, #0
   1ac68:	cmp	r0, r1
   1ac6c:	str	ip, [sp, #32]
   1ac70:	beq	1ac80 <lchmod@@Base+0x1288>
   1ac74:	ldr	r0, [fp, #8]
   1ac78:	str	r0, [sp, #28]
   1ac7c:	b	1ac90 <lchmod@@Base+0x1298>
   1ac80:	movw	r0, #20980	; 0x51f4
   1ac84:	movt	r0, #3
   1ac88:	str	r0, [sp, #28]
   1ac8c:	b	1ac90 <lchmod@@Base+0x1298>
   1ac90:	ldr	r0, [sp, #28]
   1ac94:	str	r0, [fp, #-36]	; 0xffffffdc
   1ac98:	bl	119b4 <__errno_location@plt>
   1ac9c:	ldr	r0, [r0]
   1aca0:	str	r0, [sp, #40]	; 0x28
   1aca4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1aca8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1acac:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1acb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1acb4:	ldr	lr, [fp, #-36]	; 0xffffffdc
   1acb8:	ldr	lr, [lr]
   1acbc:	ldr	ip, [fp, #-36]	; 0xffffffdc
   1acc0:	ldr	ip, [ip, #4]
   1acc4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1acc8:	add	r4, r4, #8
   1accc:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1acd0:	ldr	r5, [r5, #40]	; 0x28
   1acd4:	ldr	r6, [fp, #-36]	; 0xffffffdc
   1acd8:	ldr	r6, [r6, #44]	; 0x2c
   1acdc:	str	lr, [sp]
   1ace0:	str	ip, [sp, #4]
   1ace4:	str	r4, [sp, #8]
   1ace8:	str	r5, [sp, #12]
   1acec:	str	r6, [sp, #16]
   1acf0:	bl	1ad18 <lchmod@@Base+0x1320>
   1acf4:	str	r0, [sp, #36]	; 0x24
   1acf8:	ldr	r0, [sp, #40]	; 0x28
   1acfc:	str	r0, [sp, #24]
   1ad00:	bl	119b4 <__errno_location@plt>
   1ad04:	ldr	r1, [sp, #24]
   1ad08:	str	r1, [r0]
   1ad0c:	ldr	r0, [sp, #36]	; 0x24
   1ad10:	sub	sp, fp, #16
   1ad14:	pop	{r4, r5, r6, sl, fp, pc}
   1ad18:	push	{r4, r5, r6, sl, fp, lr}
   1ad1c:	add	fp, sp, #16
   1ad20:	sub	sp, sp, #168	; 0xa8
   1ad24:	ldr	ip, [fp, #24]
   1ad28:	ldr	lr, [fp, #20]
   1ad2c:	ldr	r4, [fp, #16]
   1ad30:	ldr	r5, [fp, #12]
   1ad34:	ldr	r6, [fp, #8]
   1ad38:	str	r0, [fp, #-24]	; 0xffffffe8
   1ad3c:	str	r1, [fp, #-28]	; 0xffffffe4
   1ad40:	str	r2, [fp, #-32]	; 0xffffffe0
   1ad44:	str	r3, [fp, #-36]	; 0xffffffdc
   1ad48:	movw	r0, #0
   1ad4c:	str	r0, [fp, #-44]	; 0xffffffd4
   1ad50:	str	r0, [fp, #-48]	; 0xffffffd0
   1ad54:	str	r0, [fp, #-52]	; 0xffffffcc
   1ad58:	str	r0, [fp, #-56]	; 0xffffffc8
   1ad5c:	movw	r0, #0
   1ad60:	strb	r0, [fp, #-57]	; 0xffffffc7
   1ad64:	str	r6, [sp, #80]	; 0x50
   1ad68:	str	lr, [sp, #76]	; 0x4c
   1ad6c:	str	r4, [sp, #72]	; 0x48
   1ad70:	str	r5, [sp, #68]	; 0x44
   1ad74:	str	ip, [sp, #64]	; 0x40
   1ad78:	bl	11888 <__ctype_get_mb_cur_max@plt>
   1ad7c:	cmp	r0, #1
   1ad80:	movw	r0, #0
   1ad84:	moveq	r0, #1
   1ad88:	and	r0, r0, #1
   1ad8c:	strb	r0, [fp, #-58]	; 0xffffffc6
   1ad90:	ldr	r0, [fp, #12]
   1ad94:	and	r0, r0, #2
   1ad98:	cmp	r0, #0
   1ad9c:	movw	r0, #0
   1ada0:	movne	r0, #1
   1ada4:	and	r0, r0, #1
   1ada8:	strb	r0, [fp, #-59]	; 0xffffffc5
   1adac:	movw	r0, #0
   1adb0:	strb	r0, [fp, #-60]	; 0xffffffc4
   1adb4:	strb	r0, [fp, #-61]	; 0xffffffc3
   1adb8:	movw	r0, #1
   1adbc:	strb	r0, [fp, #-62]	; 0xffffffc2
   1adc0:	ldr	r0, [fp, #8]
   1adc4:	cmp	r0, #10
   1adc8:	str	r0, [sp, #60]	; 0x3c
   1adcc:	bhi	1aff4 <lchmod@@Base+0x15fc>
   1add0:	add	r0, pc, #8
   1add4:	ldr	r1, [sp, #60]	; 0x3c
   1add8:	ldr	r0, [r0, r1, lsl #2]
   1addc:	mov	pc, r0
   1ade0:	andeq	sl, r1, r8, ror #31
   1ade4:	andeq	sl, r1, r4, ror #30
   1ade8:	andeq	sl, r1, r4, lsl #31
   1adec:	andeq	sl, r1, ip, asr pc
   1adf0:	andeq	sl, r1, ip, ror #30
   1adf4:	andeq	sl, r1, ip, lsl lr
   1adf8:	andeq	sl, r1, ip, lsl #28
   1adfc:	andeq	sl, r1, r0, lsl #29
   1ae00:	muleq	r1, r4, lr
   1ae04:	muleq	r1, r4, lr
   1ae08:	muleq	r1, r4, lr
   1ae0c:	movw	r0, #5
   1ae10:	str	r0, [fp, #8]
   1ae14:	movw	r0, #1
   1ae18:	strb	r0, [fp, #-59]	; 0xffffffc5
   1ae1c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1ae20:	tst	r0, #1
   1ae24:	bne	1ae60 <lchmod@@Base+0x1468>
   1ae28:	b	1ae2c <lchmod@@Base+0x1434>
   1ae2c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ae30:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1ae34:	cmp	r0, r1
   1ae38:	bcs	1ae50 <lchmod@@Base+0x1458>
   1ae3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ae40:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1ae44:	add	r0, r0, r1
   1ae48:	movw	r1, #34	; 0x22
   1ae4c:	strb	r1, [r0]
   1ae50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1ae54:	add	r0, r0, #1
   1ae58:	str	r0, [fp, #-44]	; 0xffffffd4
   1ae5c:	b	1ae60 <lchmod@@Base+0x1468>
   1ae60:	movw	r0, #1
   1ae64:	strb	r0, [fp, #-57]	; 0xffffffc7
   1ae68:	movw	r0, #18169	; 0x46f9
   1ae6c:	movt	r0, #2
   1ae70:	str	r0, [fp, #-52]	; 0xffffffcc
   1ae74:	movw	r0, #1
   1ae78:	str	r0, [fp, #-56]	; 0xffffffc8
   1ae7c:	b	1aff8 <lchmod@@Base+0x1600>
   1ae80:	movw	r0, #1
   1ae84:	strb	r0, [fp, #-57]	; 0xffffffc7
   1ae88:	movw	r0, #0
   1ae8c:	strb	r0, [fp, #-59]	; 0xffffffc5
   1ae90:	b	1aff8 <lchmod@@Base+0x1600>
   1ae94:	ldr	r0, [fp, #8]
   1ae98:	cmp	r0, #10
   1ae9c:	beq	1aec8 <lchmod@@Base+0x14d0>
   1aea0:	ldr	r1, [fp, #8]
   1aea4:	movw	r0, #18171	; 0x46fb
   1aea8:	movt	r0, #2
   1aeac:	bl	1cf08 <lchmod@@Base+0x3510>
   1aeb0:	str	r0, [fp, #20]
   1aeb4:	ldr	r1, [fp, #8]
   1aeb8:	movw	r0, #18173	; 0x46fd
   1aebc:	movt	r0, #2
   1aec0:	bl	1cf08 <lchmod@@Base+0x3510>
   1aec4:	str	r0, [fp, #24]
   1aec8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1aecc:	tst	r0, #1
   1aed0:	bne	1af3c <lchmod@@Base+0x1544>
   1aed4:	ldr	r0, [fp, #20]
   1aed8:	str	r0, [fp, #-52]	; 0xffffffcc
   1aedc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1aee0:	ldrsb	r0, [r0]
   1aee4:	cmp	r0, #0
   1aee8:	beq	1af38 <lchmod@@Base+0x1540>
   1aeec:	b	1aef0 <lchmod@@Base+0x14f8>
   1aef0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1aef4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1aef8:	cmp	r0, r1
   1aefc:	bcs	1af18 <lchmod@@Base+0x1520>
   1af00:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1af04:	ldrb	r0, [r0]
   1af08:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1af0c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1af10:	add	r1, r1, r2
   1af14:	strb	r0, [r1]
   1af18:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1af1c:	add	r0, r0, #1
   1af20:	str	r0, [fp, #-44]	; 0xffffffd4
   1af24:	b	1af28 <lchmod@@Base+0x1530>
   1af28:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1af2c:	add	r0, r0, #1
   1af30:	str	r0, [fp, #-52]	; 0xffffffcc
   1af34:	b	1aedc <lchmod@@Base+0x14e4>
   1af38:	b	1af3c <lchmod@@Base+0x1544>
   1af3c:	movw	r0, #1
   1af40:	strb	r0, [fp, #-57]	; 0xffffffc7
   1af44:	ldr	r0, [fp, #24]
   1af48:	str	r0, [fp, #-52]	; 0xffffffcc
   1af4c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1af50:	bl	11978 <strlen@plt>
   1af54:	str	r0, [fp, #-56]	; 0xffffffc8
   1af58:	b	1aff8 <lchmod@@Base+0x1600>
   1af5c:	movw	r0, #1
   1af60:	strb	r0, [fp, #-57]	; 0xffffffc7
   1af64:	movw	r0, #1
   1af68:	strb	r0, [fp, #-59]	; 0xffffffc5
   1af6c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1af70:	tst	r0, #1
   1af74:	bne	1af80 <lchmod@@Base+0x1588>
   1af78:	movw	r0, #1
   1af7c:	strb	r0, [fp, #-57]	; 0xffffffc7
   1af80:	b	1af84 <lchmod@@Base+0x158c>
   1af84:	movw	r0, #2
   1af88:	str	r0, [fp, #8]
   1af8c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1af90:	tst	r0, #1
   1af94:	bne	1afd0 <lchmod@@Base+0x15d8>
   1af98:	b	1af9c <lchmod@@Base+0x15a4>
   1af9c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1afa0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1afa4:	cmp	r0, r1
   1afa8:	bcs	1afc0 <lchmod@@Base+0x15c8>
   1afac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1afb0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1afb4:	add	r0, r0, r1
   1afb8:	movw	r1, #39	; 0x27
   1afbc:	strb	r1, [r0]
   1afc0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1afc4:	add	r0, r0, #1
   1afc8:	str	r0, [fp, #-44]	; 0xffffffd4
   1afcc:	b	1afd0 <lchmod@@Base+0x15d8>
   1afd0:	movw	r0, #18173	; 0x46fd
   1afd4:	movt	r0, #2
   1afd8:	str	r0, [fp, #-52]	; 0xffffffcc
   1afdc:	movw	r0, #1
   1afe0:	str	r0, [fp, #-56]	; 0xffffffc8
   1afe4:	b	1aff8 <lchmod@@Base+0x1600>
   1afe8:	movw	r0, #0
   1afec:	strb	r0, [fp, #-59]	; 0xffffffc5
   1aff0:	b	1aff8 <lchmod@@Base+0x1600>
   1aff4:	bl	11af8 <abort@plt>
   1aff8:	movw	r0, #0
   1affc:	str	r0, [fp, #-40]	; 0xffffffd8
   1b000:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b004:	cmn	r0, #1
   1b008:	bne	1b034 <lchmod@@Base+0x163c>
   1b00c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b010:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b014:	add	r0, r0, r1
   1b018:	ldrb	r0, [r0]
   1b01c:	cmp	r0, #0
   1b020:	movw	r0, #0
   1b024:	moveq	r0, #1
   1b028:	and	r0, r0, #1
   1b02c:	str	r0, [sp, #56]	; 0x38
   1b030:	b	1b050 <lchmod@@Base+0x1658>
   1b034:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b038:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1b03c:	cmp	r0, r1
   1b040:	movw	r0, #0
   1b044:	moveq	r0, #1
   1b048:	and	r0, r0, #1
   1b04c:	str	r0, [sp, #56]	; 0x38
   1b050:	ldr	r0, [sp, #56]	; 0x38
   1b054:	cmp	r0, #0
   1b058:	movw	r0, #0
   1b05c:	movne	r0, #1
   1b060:	mvn	r1, #0
   1b064:	eor	r0, r0, r1
   1b068:	tst	r0, #1
   1b06c:	beq	1c25c <lchmod@@Base+0x2864>
   1b070:	movw	r0, #0
   1b074:	strb	r0, [fp, #-65]	; 0xffffffbf
   1b078:	strb	r0, [fp, #-66]	; 0xffffffbe
   1b07c:	strb	r0, [fp, #-67]	; 0xffffffbd
   1b080:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1b084:	tst	r0, #1
   1b088:	beq	1b134 <lchmod@@Base+0x173c>
   1b08c:	ldr	r0, [fp, #8]
   1b090:	cmp	r0, #2
   1b094:	beq	1b134 <lchmod@@Base+0x173c>
   1b098:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1b09c:	cmp	r0, #0
   1b0a0:	beq	1b134 <lchmod@@Base+0x173c>
   1b0a4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b0a8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1b0ac:	add	r0, r0, r1
   1b0b0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1b0b4:	cmn	r1, #1
   1b0b8:	str	r0, [sp, #52]	; 0x34
   1b0bc:	bne	1b0e4 <lchmod@@Base+0x16ec>
   1b0c0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1b0c4:	movw	r1, #1
   1b0c8:	cmp	r1, r0
   1b0cc:	bcs	1b0e4 <lchmod@@Base+0x16ec>
   1b0d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b0d4:	bl	11978 <strlen@plt>
   1b0d8:	str	r0, [fp, #-36]	; 0xffffffdc
   1b0dc:	str	r0, [sp, #48]	; 0x30
   1b0e0:	b	1b0ec <lchmod@@Base+0x16f4>
   1b0e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b0e8:	str	r0, [sp, #48]	; 0x30
   1b0ec:	ldr	r0, [sp, #48]	; 0x30
   1b0f0:	ldr	r1, [sp, #52]	; 0x34
   1b0f4:	cmp	r1, r0
   1b0f8:	bhi	1b134 <lchmod@@Base+0x173c>
   1b0fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b100:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b104:	add	r0, r0, r1
   1b108:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1b10c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1b110:	bl	11804 <memcmp@plt>
   1b114:	cmp	r0, #0
   1b118:	bne	1b134 <lchmod@@Base+0x173c>
   1b11c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1b120:	tst	r0, #1
   1b124:	beq	1b12c <lchmod@@Base+0x1734>
   1b128:	b	1c3dc <lchmod@@Base+0x29e4>
   1b12c:	movw	r0, #1
   1b130:	strb	r0, [fp, #-65]	; 0xffffffbf
   1b134:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b138:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b13c:	ldrb	r0, [r0, r1]
   1b140:	strb	r0, [fp, #-63]	; 0xffffffc1
   1b144:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1b148:	mov	r1, r0
   1b14c:	cmp	r0, #126	; 0x7e
   1b150:	str	r1, [sp, #44]	; 0x2c
   1b154:	bhi	1b9c4 <lchmod@@Base+0x1fcc>
   1b158:	add	r0, pc, #8
   1b15c:	ldr	r1, [sp, #44]	; 0x2c
   1b160:	ldr	r0, [r0, r1, lsl #2]
   1b164:	mov	pc, r0
   1b168:	andeq	fp, r1, r4, ror #6
   1b16c:	andeq	fp, r1, r4, asr #19
   1b170:	andeq	fp, r1, r4, asr #19
   1b174:	andeq	fp, r1, r4, asr #19
   1b178:	andeq	fp, r1, r4, asr #19
   1b17c:	andeq	fp, r1, r4, asr #19
   1b180:	andeq	fp, r1, r4, asr #19
   1b184:	andeq	fp, r1, ip, ror #14
   1b188:	andeq	fp, r1, r8, ror r7
   1b18c:	andeq	fp, r1, r8, lsr #15
   1b190:	muleq	r1, r0, r7
   1b194:			; <UNDEFINED> instruction: 0x0001b7b4
   1b198:	andeq	fp, r1, r4, lsl #15
   1b19c:	muleq	r1, ip, r7
   1b1a0:	andeq	fp, r1, r4, asr #19
   1b1a4:	andeq	fp, r1, r4, asr #19
   1b1a8:	andeq	fp, r1, r4, asr #19
   1b1ac:	andeq	fp, r1, r4, asr #19
   1b1b0:	andeq	fp, r1, r4, asr #19
   1b1b4:	andeq	fp, r1, r4, asr #19
   1b1b8:	andeq	fp, r1, r4, asr #19
   1b1bc:	andeq	fp, r1, r4, asr #19
   1b1c0:	andeq	fp, r1, r4, asr #19
   1b1c4:	andeq	fp, r1, r4, asr #19
   1b1c8:	andeq	fp, r1, r4, asr #19
   1b1cc:	andeq	fp, r1, r4, asr #19
   1b1d0:	andeq	fp, r1, r4, asr #19
   1b1d4:	andeq	fp, r1, r4, asr #19
   1b1d8:	andeq	fp, r1, r4, asr #19
   1b1dc:	andeq	fp, r1, r4, asr #19
   1b1e0:	andeq	fp, r1, r4, asr #19
   1b1e4:	andeq	fp, r1, r4, asr #19
   1b1e8:	muleq	r1, r8, r8
   1b1ec:	andeq	fp, r1, r0, lsr #17
   1b1f0:	andeq	fp, r1, r0, lsr #17
   1b1f4:	andeq	fp, r1, r4, lsl #17
   1b1f8:	andeq	fp, r1, r0, lsr #17
   1b1fc:			; <UNDEFINED> instruction: 0x0001b9b8
   1b200:	andeq	fp, r1, r0, lsr #17
   1b204:	andeq	fp, r1, r0, asr #17
   1b208:	andeq	fp, r1, r0, lsr #17
   1b20c:	andeq	fp, r1, r0, lsr #17
   1b210:	andeq	fp, r1, r0, lsr #17
   1b214:			; <UNDEFINED> instruction: 0x0001b9b8
   1b218:			; <UNDEFINED> instruction: 0x0001b9b8
   1b21c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b220:			; <UNDEFINED> instruction: 0x0001b9b8
   1b224:			; <UNDEFINED> instruction: 0x0001b9b8
   1b228:			; <UNDEFINED> instruction: 0x0001b9b8
   1b22c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b230:			; <UNDEFINED> instruction: 0x0001b9b8
   1b234:			; <UNDEFINED> instruction: 0x0001b9b8
   1b238:			; <UNDEFINED> instruction: 0x0001b9b8
   1b23c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b240:			; <UNDEFINED> instruction: 0x0001b9b8
   1b244:			; <UNDEFINED> instruction: 0x0001b9b8
   1b248:			; <UNDEFINED> instruction: 0x0001b9b8
   1b24c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b250:			; <UNDEFINED> instruction: 0x0001b9b8
   1b254:	andeq	fp, r1, r0, lsr #17
   1b258:	andeq	fp, r1, r0, lsr #17
   1b25c:	andeq	fp, r1, r0, lsr #17
   1b260:	andeq	fp, r1, r0, lsr #17
   1b264:	andeq	fp, r1, r0, ror r5
   1b268:	andeq	fp, r1, r4, asr #19
   1b26c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b270:			; <UNDEFINED> instruction: 0x0001b9b8
   1b274:			; <UNDEFINED> instruction: 0x0001b9b8
   1b278:			; <UNDEFINED> instruction: 0x0001b9b8
   1b27c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b280:			; <UNDEFINED> instruction: 0x0001b9b8
   1b284:			; <UNDEFINED> instruction: 0x0001b9b8
   1b288:			; <UNDEFINED> instruction: 0x0001b9b8
   1b28c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b290:			; <UNDEFINED> instruction: 0x0001b9b8
   1b294:			; <UNDEFINED> instruction: 0x0001b9b8
   1b298:			; <UNDEFINED> instruction: 0x0001b9b8
   1b29c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2a0:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2a4:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2a8:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2ac:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2b0:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2b4:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2b8:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2bc:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2c0:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2c4:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2c8:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2cc:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2d0:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2d4:	andeq	fp, r1, r0, lsr #17
   1b2d8:	andeq	fp, r1, r0, asr #15
   1b2dc:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2e0:	andeq	fp, r1, r0, lsr #17
   1b2e4:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2e8:	andeq	fp, r1, r0, lsr #17
   1b2ec:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2f0:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2f4:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2f8:			; <UNDEFINED> instruction: 0x0001b9b8
   1b2fc:			; <UNDEFINED> instruction: 0x0001b9b8
   1b300:			; <UNDEFINED> instruction: 0x0001b9b8
   1b304:			; <UNDEFINED> instruction: 0x0001b9b8
   1b308:			; <UNDEFINED> instruction: 0x0001b9b8
   1b30c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b310:			; <UNDEFINED> instruction: 0x0001b9b8
   1b314:			; <UNDEFINED> instruction: 0x0001b9b8
   1b318:			; <UNDEFINED> instruction: 0x0001b9b8
   1b31c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b320:			; <UNDEFINED> instruction: 0x0001b9b8
   1b324:			; <UNDEFINED> instruction: 0x0001b9b8
   1b328:			; <UNDEFINED> instruction: 0x0001b9b8
   1b32c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b330:			; <UNDEFINED> instruction: 0x0001b9b8
   1b334:			; <UNDEFINED> instruction: 0x0001b9b8
   1b338:			; <UNDEFINED> instruction: 0x0001b9b8
   1b33c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b340:			; <UNDEFINED> instruction: 0x0001b9b8
   1b344:			; <UNDEFINED> instruction: 0x0001b9b8
   1b348:			; <UNDEFINED> instruction: 0x0001b9b8
   1b34c:			; <UNDEFINED> instruction: 0x0001b9b8
   1b350:			; <UNDEFINED> instruction: 0x0001b9b8
   1b354:	andeq	fp, r1, r0, asr r8
   1b358:	andeq	fp, r1, r0, lsr #17
   1b35c:	andeq	fp, r1, r0, asr r8
   1b360:	andeq	fp, r1, r4, lsl #17
   1b364:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1b368:	tst	r0, #1
   1b36c:	beq	1b554 <lchmod@@Base+0x1b5c>
   1b370:	b	1b374 <lchmod@@Base+0x197c>
   1b374:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1b378:	tst	r0, #1
   1b37c:	beq	1b384 <lchmod@@Base+0x198c>
   1b380:	b	1c3dc <lchmod@@Base+0x29e4>
   1b384:	movw	r0, #1
   1b388:	strb	r0, [fp, #-66]	; 0xffffffbe
   1b38c:	ldr	r0, [fp, #8]
   1b390:	cmp	r0, #2
   1b394:	bne	1b448 <lchmod@@Base+0x1a50>
   1b398:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   1b39c:	tst	r0, #1
   1b3a0:	bne	1b448 <lchmod@@Base+0x1a50>
   1b3a4:	b	1b3a8 <lchmod@@Base+0x19b0>
   1b3a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b3ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b3b0:	cmp	r0, r1
   1b3b4:	bcs	1b3cc <lchmod@@Base+0x19d4>
   1b3b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b3bc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b3c0:	add	r0, r0, r1
   1b3c4:	movw	r1, #39	; 0x27
   1b3c8:	strb	r1, [r0]
   1b3cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b3d0:	add	r0, r0, #1
   1b3d4:	str	r0, [fp, #-44]	; 0xffffffd4
   1b3d8:	b	1b3dc <lchmod@@Base+0x19e4>
   1b3dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b3e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b3e4:	cmp	r0, r1
   1b3e8:	bcs	1b400 <lchmod@@Base+0x1a08>
   1b3ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b3f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b3f4:	add	r0, r0, r1
   1b3f8:	movw	r1, #36	; 0x24
   1b3fc:	strb	r1, [r0]
   1b400:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b404:	add	r0, r0, #1
   1b408:	str	r0, [fp, #-44]	; 0xffffffd4
   1b40c:	b	1b410 <lchmod@@Base+0x1a18>
   1b410:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b414:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b418:	cmp	r0, r1
   1b41c:	bcs	1b434 <lchmod@@Base+0x1a3c>
   1b420:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b424:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b428:	add	r0, r0, r1
   1b42c:	movw	r1, #39	; 0x27
   1b430:	strb	r1, [r0]
   1b434:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b438:	add	r0, r0, #1
   1b43c:	str	r0, [fp, #-44]	; 0xffffffd4
   1b440:	movw	r0, #1
   1b444:	strb	r0, [fp, #-60]	; 0xffffffc4
   1b448:	b	1b44c <lchmod@@Base+0x1a54>
   1b44c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b450:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b454:	cmp	r0, r1
   1b458:	bcs	1b470 <lchmod@@Base+0x1a78>
   1b45c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b460:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b464:	add	r0, r0, r1
   1b468:	movw	r1, #92	; 0x5c
   1b46c:	strb	r1, [r0]
   1b470:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b474:	add	r0, r0, #1
   1b478:	str	r0, [fp, #-44]	; 0xffffffd4
   1b47c:	b	1b480 <lchmod@@Base+0x1a88>
   1b480:	ldr	r0, [fp, #8]
   1b484:	cmp	r0, #2
   1b488:	beq	1b548 <lchmod@@Base+0x1b50>
   1b48c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b490:	add	r0, r0, #1
   1b494:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1b498:	cmp	r0, r1
   1b49c:	bcs	1b548 <lchmod@@Base+0x1b50>
   1b4a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b4a4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b4a8:	add	r1, r1, #1
   1b4ac:	add	r0, r0, r1
   1b4b0:	ldrb	r0, [r0]
   1b4b4:	movw	r1, #48	; 0x30
   1b4b8:	cmp	r1, r0
   1b4bc:	bgt	1b548 <lchmod@@Base+0x1b50>
   1b4c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b4c4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b4c8:	add	r1, r1, #1
   1b4cc:	add	r0, r0, r1
   1b4d0:	ldrb	r0, [r0]
   1b4d4:	cmp	r0, #57	; 0x39
   1b4d8:	bgt	1b548 <lchmod@@Base+0x1b50>
   1b4dc:	b	1b4e0 <lchmod@@Base+0x1ae8>
   1b4e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b4e4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b4e8:	cmp	r0, r1
   1b4ec:	bcs	1b504 <lchmod@@Base+0x1b0c>
   1b4f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b4f4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b4f8:	add	r0, r0, r1
   1b4fc:	movw	r1, #48	; 0x30
   1b500:	strb	r1, [r0]
   1b504:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b508:	add	r0, r0, #1
   1b50c:	str	r0, [fp, #-44]	; 0xffffffd4
   1b510:	b	1b514 <lchmod@@Base+0x1b1c>
   1b514:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b518:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b51c:	cmp	r0, r1
   1b520:	bcs	1b538 <lchmod@@Base+0x1b40>
   1b524:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b528:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b52c:	add	r0, r0, r1
   1b530:	movw	r1, #48	; 0x30
   1b534:	strb	r1, [r0]
   1b538:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b53c:	add	r0, r0, #1
   1b540:	str	r0, [fp, #-44]	; 0xffffffd4
   1b544:	b	1b548 <lchmod@@Base+0x1b50>
   1b548:	movw	r0, #48	; 0x30
   1b54c:	strb	r0, [fp, #-63]	; 0xffffffc1
   1b550:	b	1b56c <lchmod@@Base+0x1b74>
   1b554:	ldr	r0, [fp, #12]
   1b558:	and	r0, r0, #1
   1b55c:	cmp	r0, #0
   1b560:	beq	1b568 <lchmod@@Base+0x1b70>
   1b564:	b	1c24c <lchmod@@Base+0x2854>
   1b568:	b	1b56c <lchmod@@Base+0x1b74>
   1b56c:	b	1bfe8 <lchmod@@Base+0x25f0>
   1b570:	ldr	r0, [fp, #8]
   1b574:	cmp	r0, #2
   1b578:	str	r0, [sp, #40]	; 0x28
   1b57c:	beq	1b594 <lchmod@@Base+0x1b9c>
   1b580:	b	1b584 <lchmod@@Base+0x1b8c>
   1b584:	ldr	r0, [sp, #40]	; 0x28
   1b588:	cmp	r0, #5
   1b58c:	beq	1b5a8 <lchmod@@Base+0x1bb0>
   1b590:	b	1b764 <lchmod@@Base+0x1d6c>
   1b594:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1b598:	tst	r0, #1
   1b59c:	beq	1b5a4 <lchmod@@Base+0x1bac>
   1b5a0:	b	1c3dc <lchmod@@Base+0x29e4>
   1b5a4:	b	1b768 <lchmod@@Base+0x1d70>
   1b5a8:	ldr	r0, [fp, #12]
   1b5ac:	and	r0, r0, #4
   1b5b0:	cmp	r0, #0
   1b5b4:	beq	1b760 <lchmod@@Base+0x1d68>
   1b5b8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b5bc:	add	r0, r0, #2
   1b5c0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1b5c4:	cmp	r0, r1
   1b5c8:	bcs	1b760 <lchmod@@Base+0x1d68>
   1b5cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b5d0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b5d4:	add	r1, r1, #1
   1b5d8:	add	r0, r0, r1
   1b5dc:	ldrb	r0, [r0]
   1b5e0:	cmp	r0, #63	; 0x3f
   1b5e4:	bne	1b760 <lchmod@@Base+0x1d68>
   1b5e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b5ec:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b5f0:	add	r0, r0, r1
   1b5f4:	ldrb	r0, [r0, #2]
   1b5f8:	mov	r1, r0
   1b5fc:	cmp	r0, #33	; 0x21
   1b600:	str	r1, [sp, #36]	; 0x24
   1b604:	beq	1b654 <lchmod@@Base+0x1c5c>
   1b608:	b	1b60c <lchmod@@Base+0x1c14>
   1b60c:	ldr	r0, [sp, #36]	; 0x24
   1b610:	sub	r1, r0, #39	; 0x27
   1b614:	cmp	r1, #3
   1b618:	bcc	1b654 <lchmod@@Base+0x1c5c>
   1b61c:	b	1b620 <lchmod@@Base+0x1c28>
   1b620:	ldr	r0, [sp, #36]	; 0x24
   1b624:	cmp	r0, #45	; 0x2d
   1b628:	beq	1b654 <lchmod@@Base+0x1c5c>
   1b62c:	b	1b630 <lchmod@@Base+0x1c38>
   1b630:	ldr	r0, [sp, #36]	; 0x24
   1b634:	cmp	r0, #47	; 0x2f
   1b638:	beq	1b654 <lchmod@@Base+0x1c5c>
   1b63c:	b	1b640 <lchmod@@Base+0x1c48>
   1b640:	ldr	r0, [sp, #36]	; 0x24
   1b644:	sub	r1, r0, #60	; 0x3c
   1b648:	cmp	r1, #2
   1b64c:	bhi	1b758 <lchmod@@Base+0x1d60>
   1b650:	b	1b654 <lchmod@@Base+0x1c5c>
   1b654:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1b658:	tst	r0, #1
   1b65c:	beq	1b664 <lchmod@@Base+0x1c6c>
   1b660:	b	1c3dc <lchmod@@Base+0x29e4>
   1b664:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b668:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b66c:	add	r1, r1, #2
   1b670:	add	r0, r0, r1
   1b674:	ldrb	r0, [r0]
   1b678:	strb	r0, [fp, #-63]	; 0xffffffc1
   1b67c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b680:	add	r0, r0, #2
   1b684:	str	r0, [fp, #-40]	; 0xffffffd8
   1b688:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b68c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b690:	cmp	r0, r1
   1b694:	bcs	1b6ac <lchmod@@Base+0x1cb4>
   1b698:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b69c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b6a0:	add	r0, r0, r1
   1b6a4:	movw	r1, #63	; 0x3f
   1b6a8:	strb	r1, [r0]
   1b6ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b6b0:	add	r0, r0, #1
   1b6b4:	str	r0, [fp, #-44]	; 0xffffffd4
   1b6b8:	b	1b6bc <lchmod@@Base+0x1cc4>
   1b6bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b6c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b6c4:	cmp	r0, r1
   1b6c8:	bcs	1b6e0 <lchmod@@Base+0x1ce8>
   1b6cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b6d0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b6d4:	add	r0, r0, r1
   1b6d8:	movw	r1, #34	; 0x22
   1b6dc:	strb	r1, [r0]
   1b6e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b6e4:	add	r0, r0, #1
   1b6e8:	str	r0, [fp, #-44]	; 0xffffffd4
   1b6ec:	b	1b6f0 <lchmod@@Base+0x1cf8>
   1b6f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b6f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b6f8:	cmp	r0, r1
   1b6fc:	bcs	1b714 <lchmod@@Base+0x1d1c>
   1b700:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b704:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b708:	add	r0, r0, r1
   1b70c:	movw	r1, #34	; 0x22
   1b710:	strb	r1, [r0]
   1b714:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b718:	add	r0, r0, #1
   1b71c:	str	r0, [fp, #-44]	; 0xffffffd4
   1b720:	b	1b724 <lchmod@@Base+0x1d2c>
   1b724:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b728:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b72c:	cmp	r0, r1
   1b730:	bcs	1b748 <lchmod@@Base+0x1d50>
   1b734:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b738:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b73c:	add	r0, r0, r1
   1b740:	movw	r1, #63	; 0x3f
   1b744:	strb	r1, [r0]
   1b748:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b74c:	add	r0, r0, #1
   1b750:	str	r0, [fp, #-44]	; 0xffffffd4
   1b754:	b	1b75c <lchmod@@Base+0x1d64>
   1b758:	b	1b75c <lchmod@@Base+0x1d64>
   1b75c:	b	1b760 <lchmod@@Base+0x1d68>
   1b760:	b	1b768 <lchmod@@Base+0x1d70>
   1b764:	b	1b768 <lchmod@@Base+0x1d70>
   1b768:	b	1bfe8 <lchmod@@Base+0x25f0>
   1b76c:	movw	r0, #97	; 0x61
   1b770:	strb	r0, [fp, #-64]	; 0xffffffc0
   1b774:	b	1b834 <lchmod@@Base+0x1e3c>
   1b778:	movw	r0, #98	; 0x62
   1b77c:	strb	r0, [fp, #-64]	; 0xffffffc0
   1b780:	b	1b834 <lchmod@@Base+0x1e3c>
   1b784:	movw	r0, #102	; 0x66
   1b788:	strb	r0, [fp, #-64]	; 0xffffffc0
   1b78c:	b	1b834 <lchmod@@Base+0x1e3c>
   1b790:	movw	r0, #110	; 0x6e
   1b794:	strb	r0, [fp, #-64]	; 0xffffffc0
   1b798:	b	1b814 <lchmod@@Base+0x1e1c>
   1b79c:	movw	r0, #114	; 0x72
   1b7a0:	strb	r0, [fp, #-64]	; 0xffffffc0
   1b7a4:	b	1b814 <lchmod@@Base+0x1e1c>
   1b7a8:	movw	r0, #116	; 0x74
   1b7ac:	strb	r0, [fp, #-64]	; 0xffffffc0
   1b7b0:	b	1b814 <lchmod@@Base+0x1e1c>
   1b7b4:	movw	r0, #118	; 0x76
   1b7b8:	strb	r0, [fp, #-64]	; 0xffffffc0
   1b7bc:	b	1b834 <lchmod@@Base+0x1e3c>
   1b7c0:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1b7c4:	strb	r0, [fp, #-64]	; 0xffffffc0
   1b7c8:	ldr	r0, [fp, #8]
   1b7cc:	cmp	r0, #2
   1b7d0:	bne	1b7e8 <lchmod@@Base+0x1df0>
   1b7d4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1b7d8:	tst	r0, #1
   1b7dc:	beq	1b7e4 <lchmod@@Base+0x1dec>
   1b7e0:	b	1c3dc <lchmod@@Base+0x29e4>
   1b7e4:	b	1c170 <lchmod@@Base+0x2778>
   1b7e8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1b7ec:	tst	r0, #1
   1b7f0:	beq	1b810 <lchmod@@Base+0x1e18>
   1b7f4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1b7f8:	tst	r0, #1
   1b7fc:	beq	1b810 <lchmod@@Base+0x1e18>
   1b800:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1b804:	cmp	r0, #0
   1b808:	beq	1b810 <lchmod@@Base+0x1e18>
   1b80c:	b	1c170 <lchmod@@Base+0x2778>
   1b810:	b	1b814 <lchmod@@Base+0x1e1c>
   1b814:	ldr	r0, [fp, #8]
   1b818:	cmp	r0, #2
   1b81c:	bne	1b830 <lchmod@@Base+0x1e38>
   1b820:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1b824:	tst	r0, #1
   1b828:	beq	1b830 <lchmod@@Base+0x1e38>
   1b82c:	b	1c3dc <lchmod@@Base+0x29e4>
   1b830:	b	1b834 <lchmod@@Base+0x1e3c>
   1b834:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1b838:	tst	r0, #1
   1b83c:	beq	1b84c <lchmod@@Base+0x1e54>
   1b840:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   1b844:	strb	r0, [fp, #-63]	; 0xffffffc1
   1b848:	b	1c05c <lchmod@@Base+0x2664>
   1b84c:	b	1bfe8 <lchmod@@Base+0x25f0>
   1b850:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b854:	cmn	r0, #1
   1b858:	bne	1b870 <lchmod@@Base+0x1e78>
   1b85c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b860:	ldrb	r0, [r0, #1]
   1b864:	cmp	r0, #0
   1b868:	beq	1b880 <lchmod@@Base+0x1e88>
   1b86c:	b	1b87c <lchmod@@Base+0x1e84>
   1b870:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b874:	cmp	r0, #1
   1b878:	beq	1b880 <lchmod@@Base+0x1e88>
   1b87c:	b	1bfe8 <lchmod@@Base+0x25f0>
   1b880:	b	1b884 <lchmod@@Base+0x1e8c>
   1b884:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b888:	cmp	r0, #0
   1b88c:	beq	1b894 <lchmod@@Base+0x1e9c>
   1b890:	b	1bfe8 <lchmod@@Base+0x25f0>
   1b894:	b	1b898 <lchmod@@Base+0x1ea0>
   1b898:	movw	r0, #1
   1b89c:	strb	r0, [fp, #-67]	; 0xffffffbd
   1b8a0:	ldr	r0, [fp, #8]
   1b8a4:	cmp	r0, #2
   1b8a8:	bne	1b8bc <lchmod@@Base+0x1ec4>
   1b8ac:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1b8b0:	tst	r0, #1
   1b8b4:	beq	1b8bc <lchmod@@Base+0x1ec4>
   1b8b8:	b	1c3dc <lchmod@@Base+0x29e4>
   1b8bc:	b	1bfe8 <lchmod@@Base+0x25f0>
   1b8c0:	movw	r0, #1
   1b8c4:	strb	r0, [fp, #-61]	; 0xffffffc3
   1b8c8:	strb	r0, [fp, #-67]	; 0xffffffbd
   1b8cc:	ldr	r0, [fp, #8]
   1b8d0:	cmp	r0, #2
   1b8d4:	bne	1b9b4 <lchmod@@Base+0x1fbc>
   1b8d8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1b8dc:	tst	r0, #1
   1b8e0:	beq	1b8e8 <lchmod@@Base+0x1ef0>
   1b8e4:	b	1c3dc <lchmod@@Base+0x29e4>
   1b8e8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1b8ec:	cmp	r0, #0
   1b8f0:	beq	1b910 <lchmod@@Base+0x1f18>
   1b8f4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1b8f8:	cmp	r0, #0
   1b8fc:	bne	1b910 <lchmod@@Base+0x1f18>
   1b900:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1b904:	str	r0, [fp, #-48]	; 0xffffffd0
   1b908:	movw	r0, #0
   1b90c:	str	r0, [fp, #-28]	; 0xffffffe4
   1b910:	b	1b914 <lchmod@@Base+0x1f1c>
   1b914:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b918:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b91c:	cmp	r0, r1
   1b920:	bcs	1b938 <lchmod@@Base+0x1f40>
   1b924:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b928:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b92c:	add	r0, r0, r1
   1b930:	movw	r1, #39	; 0x27
   1b934:	strb	r1, [r0]
   1b938:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b93c:	add	r0, r0, #1
   1b940:	str	r0, [fp, #-44]	; 0xffffffd4
   1b944:	b	1b948 <lchmod@@Base+0x1f50>
   1b948:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b94c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b950:	cmp	r0, r1
   1b954:	bcs	1b96c <lchmod@@Base+0x1f74>
   1b958:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b95c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b960:	add	r0, r0, r1
   1b964:	movw	r1, #92	; 0x5c
   1b968:	strb	r1, [r0]
   1b96c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b970:	add	r0, r0, #1
   1b974:	str	r0, [fp, #-44]	; 0xffffffd4
   1b978:	b	1b97c <lchmod@@Base+0x1f84>
   1b97c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b980:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b984:	cmp	r0, r1
   1b988:	bcs	1b9a0 <lchmod@@Base+0x1fa8>
   1b98c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b990:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1b994:	add	r0, r0, r1
   1b998:	movw	r1, #39	; 0x27
   1b99c:	strb	r1, [r0]
   1b9a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1b9a4:	add	r0, r0, #1
   1b9a8:	str	r0, [fp, #-44]	; 0xffffffd4
   1b9ac:	movw	r0, #0
   1b9b0:	strb	r0, [fp, #-60]	; 0xffffffc4
   1b9b4:	b	1bfe8 <lchmod@@Base+0x25f0>
   1b9b8:	movw	r0, #1
   1b9bc:	strb	r0, [fp, #-67]	; 0xffffffbd
   1b9c0:	b	1bfe8 <lchmod@@Base+0x25f0>
   1b9c4:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   1b9c8:	tst	r0, #1
   1b9cc:	beq	1ba10 <lchmod@@Base+0x2018>
   1b9d0:	mov	r0, #1
   1b9d4:	str	r0, [fp, #-72]	; 0xffffffb8
   1b9d8:	bl	1193c <__ctype_b_loc@plt>
   1b9dc:	ldr	r0, [r0]
   1b9e0:	ldrb	lr, [fp, #-63]	; 0xffffffc1
   1b9e4:	mov	r1, lr
   1b9e8:	add	r0, r0, lr, lsl #1
   1b9ec:	ldrh	r0, [r0]
   1b9f0:	and	r0, r0, #16384	; 0x4000
   1b9f4:	cmp	r0, #0
   1b9f8:	movw	r0, #0
   1b9fc:	movne	r0, #1
   1ba00:	and	r0, r0, #1
   1ba04:	strb	r0, [fp, #-73]	; 0xffffffb7
   1ba08:	str	r1, [sp, #32]
   1ba0c:	b	1bc9c <lchmod@@Base+0x22a4>
   1ba10:	sub	r0, fp, #84	; 0x54
   1ba14:	movw	r1, #0
   1ba18:	and	r1, r1, #255	; 0xff
   1ba1c:	movw	r2, #8
   1ba20:	bl	119cc <memset@plt>
   1ba24:	movw	r0, #0
   1ba28:	str	r0, [fp, #-72]	; 0xffffffb8
   1ba2c:	movw	r0, #1
   1ba30:	strb	r0, [fp, #-73]	; 0xffffffb7
   1ba34:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ba38:	cmn	r0, #1
   1ba3c:	bne	1ba4c <lchmod@@Base+0x2054>
   1ba40:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ba44:	bl	11978 <strlen@plt>
   1ba48:	str	r0, [fp, #-36]	; 0xffffffdc
   1ba4c:	b	1ba50 <lchmod@@Base+0x2058>
   1ba50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ba54:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1ba58:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1ba5c:	add	r1, r1, r2
   1ba60:	add	r1, r0, r1
   1ba64:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ba68:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1ba6c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1ba70:	add	r2, r2, r3
   1ba74:	sub	r2, r0, r2
   1ba78:	sub	r0, fp, #88	; 0x58
   1ba7c:	sub	r3, fp, #84	; 0x54
   1ba80:	bl	2208c <lchmod@@Base+0x8694>
   1ba84:	str	r0, [sp, #92]	; 0x5c
   1ba88:	ldr	r0, [sp, #92]	; 0x5c
   1ba8c:	cmp	r0, #0
   1ba90:	bne	1ba98 <lchmod@@Base+0x20a0>
   1ba94:	b	1bc98 <lchmod@@Base+0x22a0>
   1ba98:	ldr	r0, [sp, #92]	; 0x5c
   1ba9c:	cmn	r0, #1
   1baa0:	bne	1bab0 <lchmod@@Base+0x20b8>
   1baa4:	movw	r0, #0
   1baa8:	strb	r0, [fp, #-73]	; 0xffffffb7
   1baac:	b	1bc98 <lchmod@@Base+0x22a0>
   1bab0:	ldr	r0, [sp, #92]	; 0x5c
   1bab4:	cmn	r0, #2
   1bab8:	bne	1bb2c <lchmod@@Base+0x2134>
   1babc:	movw	r0, #0
   1bac0:	strb	r0, [fp, #-73]	; 0xffffffb7
   1bac4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1bac8:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1bacc:	add	r0, r0, r1
   1bad0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1bad4:	cmp	r0, r1
   1bad8:	movw	r0, #0
   1badc:	str	r0, [sp, #28]
   1bae0:	bcs	1bb0c <lchmod@@Base+0x2114>
   1bae4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bae8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1baec:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1baf0:	add	r1, r1, r2
   1baf4:	add	r0, r0, r1
   1baf8:	ldrb	r0, [r0]
   1bafc:	cmp	r0, #0
   1bb00:	movw	r0, #0
   1bb04:	movne	r0, #1
   1bb08:	str	r0, [sp, #28]
   1bb0c:	ldr	r0, [sp, #28]
   1bb10:	tst	r0, #1
   1bb14:	beq	1bb28 <lchmod@@Base+0x2130>
   1bb18:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1bb1c:	add	r0, r0, #1
   1bb20:	str	r0, [fp, #-72]	; 0xffffffb8
   1bb24:	b	1bac4 <lchmod@@Base+0x20cc>
   1bb28:	b	1bc98 <lchmod@@Base+0x22a0>
   1bb2c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1bb30:	tst	r0, #1
   1bb34:	beq	1bc40 <lchmod@@Base+0x2248>
   1bb38:	ldr	r0, [fp, #8]
   1bb3c:	cmp	r0, #2
   1bb40:	bne	1bc40 <lchmod@@Base+0x2248>
   1bb44:	movw	r0, #1
   1bb48:	str	r0, [sp, #88]	; 0x58
   1bb4c:	ldr	r0, [sp, #88]	; 0x58
   1bb50:	ldr	r1, [sp, #92]	; 0x5c
   1bb54:	cmp	r0, r1
   1bb58:	bcs	1bc3c <lchmod@@Base+0x2244>
   1bb5c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bb60:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1bb64:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1bb68:	add	r1, r1, r2
   1bb6c:	ldr	r2, [sp, #88]	; 0x58
   1bb70:	add	r1, r1, r2
   1bb74:	ldrb	r0, [r0, r1]
   1bb78:	sub	r0, r0, #91	; 0x5b
   1bb7c:	cmp	r0, #33	; 0x21
   1bb80:	str	r0, [sp, #24]
   1bb84:	bhi	1bc24 <lchmod@@Base+0x222c>
   1bb88:	add	r0, pc, #8
   1bb8c:	ldr	r1, [sp, #24]
   1bb90:	ldr	r0, [r0, r1, lsl #2]
   1bb94:	mov	pc, r0
   1bb98:	andeq	fp, r1, r0, lsr #24
   1bb9c:	andeq	fp, r1, r0, lsr #24
   1bba0:	andeq	fp, r1, r4, lsr #24
   1bba4:	andeq	fp, r1, r0, lsr #24
   1bba8:	andeq	fp, r1, r4, lsr #24
   1bbac:	andeq	fp, r1, r0, lsr #24
   1bbb0:	andeq	fp, r1, r4, lsr #24
   1bbb4:	andeq	fp, r1, r4, lsr #24
   1bbb8:	andeq	fp, r1, r4, lsr #24
   1bbbc:	andeq	fp, r1, r4, lsr #24
   1bbc0:	andeq	fp, r1, r4, lsr #24
   1bbc4:	andeq	fp, r1, r4, lsr #24
   1bbc8:	andeq	fp, r1, r4, lsr #24
   1bbcc:	andeq	fp, r1, r4, lsr #24
   1bbd0:	andeq	fp, r1, r4, lsr #24
   1bbd4:	andeq	fp, r1, r4, lsr #24
   1bbd8:	andeq	fp, r1, r4, lsr #24
   1bbdc:	andeq	fp, r1, r4, lsr #24
   1bbe0:	andeq	fp, r1, r4, lsr #24
   1bbe4:	andeq	fp, r1, r4, lsr #24
   1bbe8:	andeq	fp, r1, r4, lsr #24
   1bbec:	andeq	fp, r1, r4, lsr #24
   1bbf0:	andeq	fp, r1, r4, lsr #24
   1bbf4:	andeq	fp, r1, r4, lsr #24
   1bbf8:	andeq	fp, r1, r4, lsr #24
   1bbfc:	andeq	fp, r1, r4, lsr #24
   1bc00:	andeq	fp, r1, r4, lsr #24
   1bc04:	andeq	fp, r1, r4, lsr #24
   1bc08:	andeq	fp, r1, r4, lsr #24
   1bc0c:	andeq	fp, r1, r4, lsr #24
   1bc10:	andeq	fp, r1, r4, lsr #24
   1bc14:	andeq	fp, r1, r4, lsr #24
   1bc18:	andeq	fp, r1, r4, lsr #24
   1bc1c:	andeq	fp, r1, r0, lsr #24
   1bc20:	b	1c3dc <lchmod@@Base+0x29e4>
   1bc24:	b	1bc28 <lchmod@@Base+0x2230>
   1bc28:	b	1bc2c <lchmod@@Base+0x2234>
   1bc2c:	ldr	r0, [sp, #88]	; 0x58
   1bc30:	add	r0, r0, #1
   1bc34:	str	r0, [sp, #88]	; 0x58
   1bc38:	b	1bb4c <lchmod@@Base+0x2154>
   1bc3c:	b	1bc40 <lchmod@@Base+0x2248>
   1bc40:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1bc44:	bl	11858 <iswprint@plt>
   1bc48:	cmp	r0, #0
   1bc4c:	bne	1bc58 <lchmod@@Base+0x2260>
   1bc50:	movw	r0, #0
   1bc54:	strb	r0, [fp, #-73]	; 0xffffffb7
   1bc58:	ldr	r0, [sp, #92]	; 0x5c
   1bc5c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1bc60:	add	r0, r1, r0
   1bc64:	str	r0, [fp, #-72]	; 0xffffffb8
   1bc68:	b	1bc6c <lchmod@@Base+0x2274>
   1bc6c:	b	1bc70 <lchmod@@Base+0x2278>
   1bc70:	b	1bc74 <lchmod@@Base+0x227c>
   1bc74:	sub	r0, fp, #84	; 0x54
   1bc78:	bl	117ec <mbsinit@plt>
   1bc7c:	cmp	r0, #0
   1bc80:	movw	r0, #0
   1bc84:	movne	r0, #1
   1bc88:	mvn	lr, #0
   1bc8c:	eor	r0, r0, lr
   1bc90:	tst	r0, #1
   1bc94:	bne	1ba50 <lchmod@@Base+0x2058>
   1bc98:	b	1bc9c <lchmod@@Base+0x22a4>
   1bc9c:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   1bca0:	and	r0, r0, #1
   1bca4:	strb	r0, [fp, #-67]	; 0xffffffbd
   1bca8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1bcac:	movw	r1, #1
   1bcb0:	cmp	r1, r0
   1bcb4:	bcc	1bcd0 <lchmod@@Base+0x22d8>
   1bcb8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1bcbc:	tst	r0, #1
   1bcc0:	beq	1bfe4 <lchmod@@Base+0x25ec>
   1bcc4:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   1bcc8:	tst	r0, #1
   1bccc:	bne	1bfe4 <lchmod@@Base+0x25ec>
   1bcd0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1bcd4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1bcd8:	add	r0, r0, r1
   1bcdc:	str	r0, [sp, #84]	; 0x54
   1bce0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1bce4:	tst	r0, #1
   1bce8:	beq	1be98 <lchmod@@Base+0x24a0>
   1bcec:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   1bcf0:	tst	r0, #1
   1bcf4:	bne	1be98 <lchmod@@Base+0x24a0>
   1bcf8:	b	1bcfc <lchmod@@Base+0x2304>
   1bcfc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1bd00:	tst	r0, #1
   1bd04:	beq	1bd0c <lchmod@@Base+0x2314>
   1bd08:	b	1c3dc <lchmod@@Base+0x29e4>
   1bd0c:	movw	r0, #1
   1bd10:	strb	r0, [fp, #-66]	; 0xffffffbe
   1bd14:	ldr	r0, [fp, #8]
   1bd18:	cmp	r0, #2
   1bd1c:	bne	1bdd0 <lchmod@@Base+0x23d8>
   1bd20:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   1bd24:	tst	r0, #1
   1bd28:	bne	1bdd0 <lchmod@@Base+0x23d8>
   1bd2c:	b	1bd30 <lchmod@@Base+0x2338>
   1bd30:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bd34:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bd38:	cmp	r0, r1
   1bd3c:	bcs	1bd54 <lchmod@@Base+0x235c>
   1bd40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bd44:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1bd48:	add	r0, r0, r1
   1bd4c:	movw	r1, #39	; 0x27
   1bd50:	strb	r1, [r0]
   1bd54:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bd58:	add	r0, r0, #1
   1bd5c:	str	r0, [fp, #-44]	; 0xffffffd4
   1bd60:	b	1bd64 <lchmod@@Base+0x236c>
   1bd64:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bd68:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bd6c:	cmp	r0, r1
   1bd70:	bcs	1bd88 <lchmod@@Base+0x2390>
   1bd74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bd78:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1bd7c:	add	r0, r0, r1
   1bd80:	movw	r1, #36	; 0x24
   1bd84:	strb	r1, [r0]
   1bd88:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bd8c:	add	r0, r0, #1
   1bd90:	str	r0, [fp, #-44]	; 0xffffffd4
   1bd94:	b	1bd98 <lchmod@@Base+0x23a0>
   1bd98:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bd9c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bda0:	cmp	r0, r1
   1bda4:	bcs	1bdbc <lchmod@@Base+0x23c4>
   1bda8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bdac:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1bdb0:	add	r0, r0, r1
   1bdb4:	movw	r1, #39	; 0x27
   1bdb8:	strb	r1, [r0]
   1bdbc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bdc0:	add	r0, r0, #1
   1bdc4:	str	r0, [fp, #-44]	; 0xffffffd4
   1bdc8:	movw	r0, #1
   1bdcc:	strb	r0, [fp, #-60]	; 0xffffffc4
   1bdd0:	b	1bdd4 <lchmod@@Base+0x23dc>
   1bdd4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bdd8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bddc:	cmp	r0, r1
   1bde0:	bcs	1bdf8 <lchmod@@Base+0x2400>
   1bde4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bde8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1bdec:	add	r0, r0, r1
   1bdf0:	movw	r1, #92	; 0x5c
   1bdf4:	strb	r1, [r0]
   1bdf8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bdfc:	add	r0, r0, #1
   1be00:	str	r0, [fp, #-44]	; 0xffffffd4
   1be04:	b	1be08 <lchmod@@Base+0x2410>
   1be08:	b	1be0c <lchmod@@Base+0x2414>
   1be0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1be10:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1be14:	cmp	r0, r1
   1be18:	bcs	1be38 <lchmod@@Base+0x2440>
   1be1c:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1be20:	asr	r0, r0, #6
   1be24:	add	r0, r0, #48	; 0x30
   1be28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1be2c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1be30:	add	r1, r1, r2
   1be34:	strb	r0, [r1]
   1be38:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1be3c:	add	r0, r0, #1
   1be40:	str	r0, [fp, #-44]	; 0xffffffd4
   1be44:	b	1be48 <lchmod@@Base+0x2450>
   1be48:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1be4c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1be50:	cmp	r0, r1
   1be54:	bcs	1be78 <lchmod@@Base+0x2480>
   1be58:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1be5c:	asr	r0, r0, #3
   1be60:	and	r0, r0, #7
   1be64:	add	r0, r0, #48	; 0x30
   1be68:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1be6c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1be70:	add	r1, r1, r2
   1be74:	strb	r0, [r1]
   1be78:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1be7c:	add	r0, r0, #1
   1be80:	str	r0, [fp, #-44]	; 0xffffffd4
   1be84:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1be88:	and	r0, r0, #7
   1be8c:	add	r0, r0, #48	; 0x30
   1be90:	strb	r0, [fp, #-63]	; 0xffffffc1
   1be94:	b	1bee4 <lchmod@@Base+0x24ec>
   1be98:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   1be9c:	tst	r0, #1
   1bea0:	beq	1bee0 <lchmod@@Base+0x24e8>
   1bea4:	b	1bea8 <lchmod@@Base+0x24b0>
   1bea8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1beac:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1beb0:	cmp	r0, r1
   1beb4:	bcs	1becc <lchmod@@Base+0x24d4>
   1beb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bebc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1bec0:	add	r0, r0, r1
   1bec4:	movw	r1, #92	; 0x5c
   1bec8:	strb	r1, [r0]
   1becc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bed0:	add	r0, r0, #1
   1bed4:	str	r0, [fp, #-44]	; 0xffffffd4
   1bed8:	movw	r0, #0
   1bedc:	strb	r0, [fp, #-65]	; 0xffffffbf
   1bee0:	b	1bee4 <lchmod@@Base+0x24ec>
   1bee4:	ldr	r0, [sp, #84]	; 0x54
   1bee8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1beec:	add	r1, r1, #1
   1bef0:	cmp	r0, r1
   1bef4:	bhi	1befc <lchmod@@Base+0x2504>
   1bef8:	b	1bfe0 <lchmod@@Base+0x25e8>
   1befc:	b	1bf00 <lchmod@@Base+0x2508>
   1bf00:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   1bf04:	tst	r0, #1
   1bf08:	beq	1bf88 <lchmod@@Base+0x2590>
   1bf0c:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   1bf10:	tst	r0, #1
   1bf14:	bne	1bf88 <lchmod@@Base+0x2590>
   1bf18:	b	1bf1c <lchmod@@Base+0x2524>
   1bf1c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bf20:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bf24:	cmp	r0, r1
   1bf28:	bcs	1bf40 <lchmod@@Base+0x2548>
   1bf2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bf30:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1bf34:	add	r0, r0, r1
   1bf38:	movw	r1, #39	; 0x27
   1bf3c:	strb	r1, [r0]
   1bf40:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bf44:	add	r0, r0, #1
   1bf48:	str	r0, [fp, #-44]	; 0xffffffd4
   1bf4c:	b	1bf50 <lchmod@@Base+0x2558>
   1bf50:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bf54:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bf58:	cmp	r0, r1
   1bf5c:	bcs	1bf74 <lchmod@@Base+0x257c>
   1bf60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bf64:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1bf68:	add	r0, r0, r1
   1bf6c:	movw	r1, #39	; 0x27
   1bf70:	strb	r1, [r0]
   1bf74:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bf78:	add	r0, r0, #1
   1bf7c:	str	r0, [fp, #-44]	; 0xffffffd4
   1bf80:	movw	r0, #0
   1bf84:	strb	r0, [fp, #-60]	; 0xffffffc4
   1bf88:	b	1bf8c <lchmod@@Base+0x2594>
   1bf8c:	b	1bf90 <lchmod@@Base+0x2598>
   1bf90:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bf94:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1bf98:	cmp	r0, r1
   1bf9c:	bcs	1bfb4 <lchmod@@Base+0x25bc>
   1bfa0:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1bfa4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1bfa8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1bfac:	add	r1, r1, r2
   1bfb0:	strb	r0, [r1]
   1bfb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1bfb8:	add	r0, r0, #1
   1bfbc:	str	r0, [fp, #-44]	; 0xffffffd4
   1bfc0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bfc4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1bfc8:	add	r1, r1, #1
   1bfcc:	str	r1, [fp, #-40]	; 0xffffffd8
   1bfd0:	add	r0, r0, r1
   1bfd4:	ldrb	r0, [r0]
   1bfd8:	strb	r0, [fp, #-63]	; 0xffffffc1
   1bfdc:	b	1bce0 <lchmod@@Base+0x22e8>
   1bfe0:	b	1c170 <lchmod@@Base+0x2778>
   1bfe4:	b	1bfe8 <lchmod@@Base+0x25f0>
   1bfe8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1bfec:	tst	r0, #1
   1bff0:	beq	1c000 <lchmod@@Base+0x2608>
   1bff4:	ldr	r0, [fp, #8]
   1bff8:	cmp	r0, #2
   1bffc:	bne	1c00c <lchmod@@Base+0x2614>
   1c000:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1c004:	tst	r0, #1
   1c008:	beq	1c048 <lchmod@@Base+0x2650>
   1c00c:	ldr	r0, [fp, #16]
   1c010:	movw	r1, #0
   1c014:	cmp	r0, r1
   1c018:	beq	1c048 <lchmod@@Base+0x2650>
   1c01c:	ldr	r0, [fp, #16]
   1c020:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   1c024:	lsr	r1, r1, #5
   1c028:	add	r0, r0, r1, lsl #2
   1c02c:	ldr	r0, [r0]
   1c030:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   1c034:	and	r1, r1, #31
   1c038:	lsr	r0, r0, r1
   1c03c:	and	r0, r0, #1
   1c040:	cmp	r0, #0
   1c044:	bne	1c058 <lchmod@@Base+0x2660>
   1c048:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   1c04c:	tst	r0, #1
   1c050:	bne	1c058 <lchmod@@Base+0x2660>
   1c054:	b	1c170 <lchmod@@Base+0x2778>
   1c058:	b	1c05c <lchmod@@Base+0x2664>
   1c05c:	b	1c060 <lchmod@@Base+0x2668>
   1c060:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1c064:	tst	r0, #1
   1c068:	beq	1c070 <lchmod@@Base+0x2678>
   1c06c:	b	1c3dc <lchmod@@Base+0x29e4>
   1c070:	movw	r0, #1
   1c074:	strb	r0, [fp, #-66]	; 0xffffffbe
   1c078:	ldr	r0, [fp, #8]
   1c07c:	cmp	r0, #2
   1c080:	bne	1c134 <lchmod@@Base+0x273c>
   1c084:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   1c088:	tst	r0, #1
   1c08c:	bne	1c134 <lchmod@@Base+0x273c>
   1c090:	b	1c094 <lchmod@@Base+0x269c>
   1c094:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c098:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c09c:	cmp	r0, r1
   1c0a0:	bcs	1c0b8 <lchmod@@Base+0x26c0>
   1c0a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c0a8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c0ac:	add	r0, r0, r1
   1c0b0:	movw	r1, #39	; 0x27
   1c0b4:	strb	r1, [r0]
   1c0b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c0bc:	add	r0, r0, #1
   1c0c0:	str	r0, [fp, #-44]	; 0xffffffd4
   1c0c4:	b	1c0c8 <lchmod@@Base+0x26d0>
   1c0c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c0cc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c0d0:	cmp	r0, r1
   1c0d4:	bcs	1c0ec <lchmod@@Base+0x26f4>
   1c0d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c0dc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c0e0:	add	r0, r0, r1
   1c0e4:	movw	r1, #36	; 0x24
   1c0e8:	strb	r1, [r0]
   1c0ec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c0f0:	add	r0, r0, #1
   1c0f4:	str	r0, [fp, #-44]	; 0xffffffd4
   1c0f8:	b	1c0fc <lchmod@@Base+0x2704>
   1c0fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c100:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c104:	cmp	r0, r1
   1c108:	bcs	1c120 <lchmod@@Base+0x2728>
   1c10c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c110:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c114:	add	r0, r0, r1
   1c118:	movw	r1, #39	; 0x27
   1c11c:	strb	r1, [r0]
   1c120:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c124:	add	r0, r0, #1
   1c128:	str	r0, [fp, #-44]	; 0xffffffd4
   1c12c:	movw	r0, #1
   1c130:	strb	r0, [fp, #-60]	; 0xffffffc4
   1c134:	b	1c138 <lchmod@@Base+0x2740>
   1c138:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c13c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c140:	cmp	r0, r1
   1c144:	bcs	1c15c <lchmod@@Base+0x2764>
   1c148:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c14c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c150:	add	r0, r0, r1
   1c154:	movw	r1, #92	; 0x5c
   1c158:	strb	r1, [r0]
   1c15c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c160:	add	r0, r0, #1
   1c164:	str	r0, [fp, #-44]	; 0xffffffd4
   1c168:	b	1c16c <lchmod@@Base+0x2774>
   1c16c:	b	1c170 <lchmod@@Base+0x2778>
   1c170:	b	1c174 <lchmod@@Base+0x277c>
   1c174:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   1c178:	tst	r0, #1
   1c17c:	beq	1c1fc <lchmod@@Base+0x2804>
   1c180:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   1c184:	tst	r0, #1
   1c188:	bne	1c1fc <lchmod@@Base+0x2804>
   1c18c:	b	1c190 <lchmod@@Base+0x2798>
   1c190:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c194:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c198:	cmp	r0, r1
   1c19c:	bcs	1c1b4 <lchmod@@Base+0x27bc>
   1c1a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c1a4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c1a8:	add	r0, r0, r1
   1c1ac:	movw	r1, #39	; 0x27
   1c1b0:	strb	r1, [r0]
   1c1b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c1b8:	add	r0, r0, #1
   1c1bc:	str	r0, [fp, #-44]	; 0xffffffd4
   1c1c0:	b	1c1c4 <lchmod@@Base+0x27cc>
   1c1c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c1c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c1cc:	cmp	r0, r1
   1c1d0:	bcs	1c1e8 <lchmod@@Base+0x27f0>
   1c1d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c1d8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c1dc:	add	r0, r0, r1
   1c1e0:	movw	r1, #39	; 0x27
   1c1e4:	strb	r1, [r0]
   1c1e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c1ec:	add	r0, r0, #1
   1c1f0:	str	r0, [fp, #-44]	; 0xffffffd4
   1c1f4:	movw	r0, #0
   1c1f8:	strb	r0, [fp, #-60]	; 0xffffffc4
   1c1fc:	b	1c200 <lchmod@@Base+0x2808>
   1c200:	b	1c204 <lchmod@@Base+0x280c>
   1c204:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c208:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c20c:	cmp	r0, r1
   1c210:	bcs	1c228 <lchmod@@Base+0x2830>
   1c214:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1c218:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c21c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1c220:	add	r1, r1, r2
   1c224:	strb	r0, [r1]
   1c228:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c22c:	add	r0, r0, #1
   1c230:	str	r0, [fp, #-44]	; 0xffffffd4
   1c234:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   1c238:	tst	r0, #1
   1c23c:	bne	1c248 <lchmod@@Base+0x2850>
   1c240:	movw	r0, #0
   1c244:	strb	r0, [fp, #-62]	; 0xffffffc2
   1c248:	b	1c24c <lchmod@@Base+0x2854>
   1c24c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c250:	add	r0, r0, #1
   1c254:	str	r0, [fp, #-40]	; 0xffffffd8
   1c258:	b	1b000 <lchmod@@Base+0x1608>
   1c25c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c260:	cmp	r0, #0
   1c264:	bne	1c284 <lchmod@@Base+0x288c>
   1c268:	ldr	r0, [fp, #8]
   1c26c:	cmp	r0, #2
   1c270:	bne	1c284 <lchmod@@Base+0x288c>
   1c274:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1c278:	tst	r0, #1
   1c27c:	beq	1c284 <lchmod@@Base+0x288c>
   1c280:	b	1c3dc <lchmod@@Base+0x29e4>
   1c284:	ldr	r0, [fp, #8]
   1c288:	cmp	r0, #2
   1c28c:	bne	1c32c <lchmod@@Base+0x2934>
   1c290:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1c294:	tst	r0, #1
   1c298:	bne	1c32c <lchmod@@Base+0x2934>
   1c29c:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   1c2a0:	tst	r0, #1
   1c2a4:	beq	1c32c <lchmod@@Base+0x2934>
   1c2a8:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   1c2ac:	tst	r0, #1
   1c2b0:	beq	1c2f8 <lchmod@@Base+0x2900>
   1c2b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c2b8:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1c2bc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c2c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c2c4:	ldr	ip, [fp, #12]
   1c2c8:	ldr	lr, [fp, #16]
   1c2cc:	ldr	r4, [fp, #20]
   1c2d0:	ldr	r5, [fp, #24]
   1c2d4:	movw	r6, #5
   1c2d8:	str	r6, [sp]
   1c2dc:	str	ip, [sp, #4]
   1c2e0:	str	lr, [sp, #8]
   1c2e4:	str	r4, [sp, #12]
   1c2e8:	str	r5, [sp, #16]
   1c2ec:	bl	1ad18 <lchmod@@Base+0x1320>
   1c2f0:	str	r0, [fp, #-20]	; 0xffffffec
   1c2f4:	b	1c444 <lchmod@@Base+0x2a4c>
   1c2f8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c2fc:	cmp	r0, #0
   1c300:	bne	1c324 <lchmod@@Base+0x292c>
   1c304:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1c308:	cmp	r0, #0
   1c30c:	beq	1c324 <lchmod@@Base+0x292c>
   1c310:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1c314:	str	r0, [fp, #-28]	; 0xffffffe4
   1c318:	movw	r0, #0
   1c31c:	str	r0, [fp, #-44]	; 0xffffffd4
   1c320:	b	1adc0 <lchmod@@Base+0x13c8>
   1c324:	b	1c328 <lchmod@@Base+0x2930>
   1c328:	b	1c32c <lchmod@@Base+0x2934>
   1c32c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1c330:	movw	r1, #0
   1c334:	cmp	r0, r1
   1c338:	beq	1c3ac <lchmod@@Base+0x29b4>
   1c33c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1c340:	tst	r0, #1
   1c344:	bne	1c3ac <lchmod@@Base+0x29b4>
   1c348:	b	1c34c <lchmod@@Base+0x2954>
   1c34c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1c350:	ldrsb	r0, [r0]
   1c354:	cmp	r0, #0
   1c358:	beq	1c3a8 <lchmod@@Base+0x29b0>
   1c35c:	b	1c360 <lchmod@@Base+0x2968>
   1c360:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c364:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c368:	cmp	r0, r1
   1c36c:	bcs	1c388 <lchmod@@Base+0x2990>
   1c370:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1c374:	ldrb	r0, [r0]
   1c378:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c37c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1c380:	add	r1, r1, r2
   1c384:	strb	r0, [r1]
   1c388:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c38c:	add	r0, r0, #1
   1c390:	str	r0, [fp, #-44]	; 0xffffffd4
   1c394:	b	1c398 <lchmod@@Base+0x29a0>
   1c398:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1c39c:	add	r0, r0, #1
   1c3a0:	str	r0, [fp, #-52]	; 0xffffffcc
   1c3a4:	b	1c34c <lchmod@@Base+0x2954>
   1c3a8:	b	1c3ac <lchmod@@Base+0x29b4>
   1c3ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c3b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c3b4:	cmp	r0, r1
   1c3b8:	bcs	1c3d0 <lchmod@@Base+0x29d8>
   1c3bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c3c0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c3c4:	add	r0, r0, r1
   1c3c8:	movw	r1, #0
   1c3cc:	strb	r1, [r0]
   1c3d0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1c3d4:	str	r0, [fp, #-20]	; 0xffffffec
   1c3d8:	b	1c444 <lchmod@@Base+0x2a4c>
   1c3dc:	ldr	r0, [fp, #8]
   1c3e0:	cmp	r0, #2
   1c3e4:	bne	1c3fc <lchmod@@Base+0x2a04>
   1c3e8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1c3ec:	tst	r0, #1
   1c3f0:	beq	1c3fc <lchmod@@Base+0x2a04>
   1c3f4:	movw	r0, #4
   1c3f8:	str	r0, [fp, #8]
   1c3fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c400:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c404:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c408:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c40c:	ldr	ip, [fp, #8]
   1c410:	ldr	lr, [fp, #12]
   1c414:	mvn	r4, #2
   1c418:	and	lr, lr, r4
   1c41c:	ldr	r4, [fp, #20]
   1c420:	ldr	r5, [fp, #24]
   1c424:	str	ip, [sp]
   1c428:	str	lr, [sp, #4]
   1c42c:	movw	ip, #0
   1c430:	str	ip, [sp, #8]
   1c434:	str	r4, [sp, #12]
   1c438:	str	r5, [sp, #16]
   1c43c:	bl	1ad18 <lchmod@@Base+0x1320>
   1c440:	str	r0, [fp, #-20]	; 0xffffffec
   1c444:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c448:	sub	sp, fp, #16
   1c44c:	pop	{r4, r5, r6, sl, fp, pc}
   1c450:	push	{fp, lr}
   1c454:	mov	fp, sp
   1c458:	sub	sp, sp, #16
   1c45c:	str	r0, [fp, #-4]
   1c460:	str	r1, [sp, #8]
   1c464:	str	r2, [sp, #4]
   1c468:	ldr	r0, [fp, #-4]
   1c46c:	ldr	r1, [sp, #8]
   1c470:	ldr	r3, [sp, #4]
   1c474:	movw	r2, #0
   1c478:	bl	1c484 <lchmod@@Base+0x2a8c>
   1c47c:	mov	sp, fp
   1c480:	pop	{fp, pc}
   1c484:	push	{r4, r5, r6, sl, fp, lr}
   1c488:	add	fp, sp, #16
   1c48c:	sub	sp, sp, #72	; 0x48
   1c490:	str	r0, [fp, #-20]	; 0xffffffec
   1c494:	str	r1, [fp, #-24]	; 0xffffffe8
   1c498:	str	r2, [fp, #-28]	; 0xffffffe4
   1c49c:	str	r3, [fp, #-32]	; 0xffffffe0
   1c4a0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c4a4:	movw	r1, #0
   1c4a8:	cmp	r0, r1
   1c4ac:	beq	1c4bc <lchmod@@Base+0x2ac4>
   1c4b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c4b4:	str	r0, [sp, #32]
   1c4b8:	b	1c4cc <lchmod@@Base+0x2ad4>
   1c4bc:	movw	r0, #20980	; 0x51f4
   1c4c0:	movt	r0, #3
   1c4c4:	str	r0, [sp, #32]
   1c4c8:	b	1c4cc <lchmod@@Base+0x2ad4>
   1c4cc:	ldr	r0, [sp, #32]
   1c4d0:	str	r0, [fp, #-36]	; 0xffffffdc
   1c4d4:	bl	119b4 <__errno_location@plt>
   1c4d8:	ldr	r0, [r0]
   1c4dc:	str	r0, [fp, #-40]	; 0xffffffd8
   1c4e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c4e4:	ldr	r0, [r0, #4]
   1c4e8:	ldr	lr, [fp, #-28]	; 0xffffffe4
   1c4ec:	movw	r1, #0
   1c4f0:	cmp	lr, r1
   1c4f4:	movw	lr, #0
   1c4f8:	movne	lr, #1
   1c4fc:	tst	lr, #1
   1c500:	mov	lr, r1
   1c504:	moveq	lr, #1
   1c508:	orr	r0, r0, lr
   1c50c:	str	r0, [sp, #44]	; 0x2c
   1c510:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c514:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c518:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c51c:	ldr	r0, [r0]
   1c520:	ldr	lr, [sp, #44]	; 0x2c
   1c524:	ldr	ip, [fp, #-36]	; 0xffffffdc
   1c528:	add	ip, ip, #8
   1c52c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1c530:	ldr	r4, [r4, #40]	; 0x28
   1c534:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1c538:	ldr	r5, [r5, #44]	; 0x2c
   1c53c:	str	r0, [sp, #28]
   1c540:	mov	r0, r1
   1c544:	ldr	r6, [sp, #28]
   1c548:	str	r6, [sp]
   1c54c:	str	lr, [sp, #4]
   1c550:	str	ip, [sp, #8]
   1c554:	str	r4, [sp, #12]
   1c558:	str	r5, [sp, #16]
   1c55c:	bl	1ad18 <lchmod@@Base+0x1320>
   1c560:	add	r0, r0, #1
   1c564:	str	r0, [sp, #40]	; 0x28
   1c568:	ldr	r0, [sp, #40]	; 0x28
   1c56c:	bl	1deb8 <lchmod@@Base+0x44c0>
   1c570:	str	r0, [sp, #36]	; 0x24
   1c574:	ldr	r0, [sp, #36]	; 0x24
   1c578:	ldr	r1, [sp, #40]	; 0x28
   1c57c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c580:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c584:	ldr	ip, [fp, #-36]	; 0xffffffdc
   1c588:	ldr	ip, [ip]
   1c58c:	ldr	lr, [sp, #44]	; 0x2c
   1c590:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1c594:	add	r4, r4, #8
   1c598:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1c59c:	ldr	r5, [r5, #40]	; 0x28
   1c5a0:	ldr	r6, [fp, #-36]	; 0xffffffdc
   1c5a4:	ldr	r6, [r6, #44]	; 0x2c
   1c5a8:	str	ip, [sp]
   1c5ac:	str	lr, [sp, #4]
   1c5b0:	str	r4, [sp, #8]
   1c5b4:	str	r5, [sp, #12]
   1c5b8:	str	r6, [sp, #16]
   1c5bc:	bl	1ad18 <lchmod@@Base+0x1320>
   1c5c0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1c5c4:	str	r0, [sp, #24]
   1c5c8:	str	r1, [sp, #20]
   1c5cc:	bl	119b4 <__errno_location@plt>
   1c5d0:	ldr	r1, [sp, #20]
   1c5d4:	str	r1, [r0]
   1c5d8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1c5dc:	movw	r2, #0
   1c5e0:	cmp	r0, r2
   1c5e4:	beq	1c5f8 <lchmod@@Base+0x2c00>
   1c5e8:	ldr	r0, [sp, #40]	; 0x28
   1c5ec:	sub	r0, r0, #1
   1c5f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c5f4:	str	r0, [r1]
   1c5f8:	ldr	r0, [sp, #36]	; 0x24
   1c5fc:	sub	sp, fp, #16
   1c600:	pop	{r4, r5, r6, sl, fp, pc}
   1c604:	push	{fp, lr}
   1c608:	mov	fp, sp
   1c60c:	sub	sp, sp, #8
   1c610:	movw	r0, #20868	; 0x5184
   1c614:	movt	r0, #3
   1c618:	ldr	r0, [r0]
   1c61c:	str	r0, [sp, #4]
   1c620:	movw	r0, #1
   1c624:	str	r0, [sp]
   1c628:	ldr	r0, [sp]
   1c62c:	movw	r1, #20872	; 0x5188
   1c630:	movt	r1, #3
   1c634:	ldr	r1, [r1]
   1c638:	cmp	r0, r1
   1c63c:	bge	1c664 <lchmod@@Base+0x2c6c>
   1c640:	ldr	r0, [sp, #4]
   1c644:	ldr	r1, [sp]
   1c648:	add	r0, r0, r1, lsl #3
   1c64c:	ldr	r0, [r0, #4]
   1c650:	bl	13f4c <__assert_fail@plt+0x2400>
   1c654:	ldr	r0, [sp]
   1c658:	add	r0, r0, #1
   1c65c:	str	r0, [sp]
   1c660:	b	1c628 <lchmod@@Base+0x2c30>
   1c664:	ldr	r0, [sp, #4]
   1c668:	ldr	r0, [r0, #4]
   1c66c:	movw	r1, #21028	; 0x5224
   1c670:	movt	r1, #3
   1c674:	cmp	r0, r1
   1c678:	beq	1c6a4 <lchmod@@Base+0x2cac>
   1c67c:	ldr	r0, [sp, #4]
   1c680:	ldr	r0, [r0, #4]
   1c684:	bl	13f4c <__assert_fail@plt+0x2400>
   1c688:	movw	r0, #256	; 0x100
   1c68c:	movw	lr, #20876	; 0x518c
   1c690:	movt	lr, #3
   1c694:	str	r0, [lr]
   1c698:	movw	r0, #21028	; 0x5224
   1c69c:	movt	r0, #3
   1c6a0:	str	r0, [lr, #4]
   1c6a4:	ldr	r0, [sp, #4]
   1c6a8:	movw	r1, #20876	; 0x518c
   1c6ac:	movt	r1, #3
   1c6b0:	cmp	r0, r1
   1c6b4:	beq	1c6d4 <lchmod@@Base+0x2cdc>
   1c6b8:	ldr	r0, [sp, #4]
   1c6bc:	bl	13f4c <__assert_fail@plt+0x2400>
   1c6c0:	movw	r0, #20868	; 0x5184
   1c6c4:	movt	r0, #3
   1c6c8:	movw	lr, #20876	; 0x518c
   1c6cc:	movt	lr, #3
   1c6d0:	str	lr, [r0]
   1c6d4:	movw	r0, #20872	; 0x5188
   1c6d8:	movt	r0, #3
   1c6dc:	movw	r1, #1
   1c6e0:	str	r1, [r0]
   1c6e4:	mov	sp, fp
   1c6e8:	pop	{fp, pc}
   1c6ec:	push	{fp, lr}
   1c6f0:	mov	fp, sp
   1c6f4:	sub	sp, sp, #8
   1c6f8:	str	r0, [sp, #4]
   1c6fc:	str	r1, [sp]
   1c700:	ldr	r0, [sp, #4]
   1c704:	ldr	r1, [sp]
   1c708:	mvn	r2, #0
   1c70c:	movw	r3, #20980	; 0x51f4
   1c710:	movt	r3, #3
   1c714:	bl	1c720 <lchmod@@Base+0x2d28>
   1c718:	mov	sp, fp
   1c71c:	pop	{fp, pc}
   1c720:	push	{r4, r5, r6, sl, fp, lr}
   1c724:	add	fp, sp, #16
   1c728:	sub	sp, sp, #88	; 0x58
   1c72c:	str	r0, [fp, #-20]	; 0xffffffec
   1c730:	str	r1, [fp, #-24]	; 0xffffffe8
   1c734:	str	r2, [fp, #-28]	; 0xffffffe4
   1c738:	str	r3, [fp, #-32]	; 0xffffffe0
   1c73c:	bl	119b4 <__errno_location@plt>
   1c740:	ldr	r1, [pc, #676]	; 1c9ec <lchmod@@Base+0x2ff4>
   1c744:	ldr	r0, [r0]
   1c748:	str	r0, [fp, #-36]	; 0xffffffdc
   1c74c:	movw	r0, #20868	; 0x5184
   1c750:	movt	r0, #3
   1c754:	ldr	r0, [r0]
   1c758:	str	r0, [fp, #-40]	; 0xffffffd8
   1c75c:	str	r1, [fp, #-44]	; 0xffffffd4
   1c760:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c764:	movw	r1, #0
   1c768:	cmp	r1, r0
   1c76c:	bgt	1c780 <lchmod@@Base+0x2d88>
   1c770:	ldr	r0, [fp, #-20]	; 0xffffffec
   1c774:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c778:	cmp	r0, r1
   1c77c:	blt	1c784 <lchmod@@Base+0x2d8c>
   1c780:	bl	11af8 <abort@plt>
   1c784:	movw	r0, #20872	; 0x5188
   1c788:	movt	r0, #3
   1c78c:	ldr	r0, [r0]
   1c790:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c794:	cmp	r0, r1
   1c798:	bgt	1c890 <lchmod@@Base+0x2e98>
   1c79c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c7a0:	movw	r1, #20876	; 0x518c
   1c7a4:	movt	r1, #3
   1c7a8:	cmp	r0, r1
   1c7ac:	movw	r0, #0
   1c7b0:	moveq	r0, #1
   1c7b4:	and	r0, r0, #1
   1c7b8:	strb	r0, [fp, #-45]	; 0xffffffd3
   1c7bc:	movw	r0, #20872	; 0x5188
   1c7c0:	movt	r0, #3
   1c7c4:	ldr	r0, [r0]
   1c7c8:	str	r0, [sp, #52]	; 0x34
   1c7cc:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   1c7d0:	tst	r0, #1
   1c7d4:	beq	1c7e4 <lchmod@@Base+0x2dec>
   1c7d8:	movw	r0, #0
   1c7dc:	str	r0, [sp, #32]
   1c7e0:	b	1c7ec <lchmod@@Base+0x2df4>
   1c7e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c7e8:	str	r0, [sp, #32]
   1c7ec:	ldr	r0, [sp, #32]
   1c7f0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c7f4:	movw	r2, #20872	; 0x5188
   1c7f8:	movt	r2, #3
   1c7fc:	ldr	r2, [r2]
   1c800:	sub	r1, r1, r2
   1c804:	add	r2, r1, #1
   1c808:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1c80c:	add	r1, sp, #52	; 0x34
   1c810:	movw	ip, #8
   1c814:	str	ip, [sp]
   1c818:	bl	1e0f4 <lchmod@@Base+0x46fc>
   1c81c:	str	r0, [fp, #-40]	; 0xffffffd8
   1c820:	movw	r1, #20868	; 0x5184
   1c824:	movt	r1, #3
   1c828:	str	r0, [r1]
   1c82c:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   1c830:	tst	r0, #1
   1c834:	beq	1c854 <lchmod@@Base+0x2e5c>
   1c838:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c83c:	movw	r1, #20876	; 0x518c
   1c840:	movt	r1, #3
   1c844:	ldr	r2, [r1]
   1c848:	str	r2, [r0]
   1c84c:	ldr	r1, [r1, #4]
   1c850:	str	r1, [r0, #4]
   1c854:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c858:	movw	r1, #20872	; 0x5188
   1c85c:	movt	r1, #3
   1c860:	ldr	r1, [r1]
   1c864:	add	r0, r0, r1, lsl #3
   1c868:	ldr	r2, [sp, #52]	; 0x34
   1c86c:	sub	r1, r2, r1
   1c870:	lsl	r2, r1, #3
   1c874:	movw	r1, #0
   1c878:	and	r1, r1, #255	; 0xff
   1c87c:	bl	119cc <memset@plt>
   1c880:	ldr	r0, [sp, #52]	; 0x34
   1c884:	movw	r1, #20872	; 0x5188
   1c888:	movt	r1, #3
   1c88c:	str	r0, [r1]
   1c890:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c894:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c898:	ldr	r0, [r0, r1, lsl #3]
   1c89c:	str	r0, [sp, #48]	; 0x30
   1c8a0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c8a4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c8a8:	add	r0, r0, r1, lsl #3
   1c8ac:	ldr	r0, [r0, #4]
   1c8b0:	str	r0, [sp, #44]	; 0x2c
   1c8b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c8b8:	ldr	r0, [r0, #4]
   1c8bc:	orr	r0, r0, #1
   1c8c0:	str	r0, [sp, #40]	; 0x28
   1c8c4:	ldr	r0, [sp, #44]	; 0x2c
   1c8c8:	ldr	r1, [sp, #48]	; 0x30
   1c8cc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1c8d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c8d4:	ldr	ip, [fp, #-32]	; 0xffffffe0
   1c8d8:	ldr	ip, [ip]
   1c8dc:	ldr	lr, [sp, #40]	; 0x28
   1c8e0:	ldr	r4, [fp, #-32]	; 0xffffffe0
   1c8e4:	add	r4, r4, #8
   1c8e8:	ldr	r5, [fp, #-32]	; 0xffffffe0
   1c8ec:	ldr	r5, [r5, #40]	; 0x28
   1c8f0:	ldr	r6, [fp, #-32]	; 0xffffffe0
   1c8f4:	ldr	r6, [r6, #44]	; 0x2c
   1c8f8:	str	ip, [sp]
   1c8fc:	str	lr, [sp, #4]
   1c900:	str	r4, [sp, #8]
   1c904:	str	r5, [sp, #12]
   1c908:	str	r6, [sp, #16]
   1c90c:	bl	1ad18 <lchmod@@Base+0x1320>
   1c910:	str	r0, [sp, #36]	; 0x24
   1c914:	ldr	r0, [sp, #48]	; 0x30
   1c918:	ldr	r1, [sp, #36]	; 0x24
   1c91c:	cmp	r0, r1
   1c920:	bhi	1c9cc <lchmod@@Base+0x2fd4>
   1c924:	ldr	r0, [sp, #36]	; 0x24
   1c928:	add	r0, r0, #1
   1c92c:	str	r0, [sp, #48]	; 0x30
   1c930:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1c934:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c938:	add	r1, r1, r2, lsl #3
   1c93c:	str	r0, [r1]
   1c940:	ldr	r0, [sp, #44]	; 0x2c
   1c944:	movw	r1, #21028	; 0x5224
   1c948:	movt	r1, #3
   1c94c:	cmp	r0, r1
   1c950:	beq	1c95c <lchmod@@Base+0x2f64>
   1c954:	ldr	r0, [sp, #44]	; 0x2c
   1c958:	bl	13f4c <__assert_fail@plt+0x2400>
   1c95c:	ldr	r0, [sp, #48]	; 0x30
   1c960:	bl	1deb8 <lchmod@@Base+0x44c0>
   1c964:	mov	lr, r0
   1c968:	str	r0, [sp, #44]	; 0x2c
   1c96c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1c970:	ldr	r1, [fp, #-20]	; 0xffffffec
   1c974:	add	r0, r0, r1, lsl #3
   1c978:	str	lr, [r0, #4]
   1c97c:	ldr	r0, [sp, #44]	; 0x2c
   1c980:	ldr	r1, [sp, #48]	; 0x30
   1c984:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1c988:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c98c:	ldr	lr, [fp, #-32]	; 0xffffffe0
   1c990:	ldr	lr, [lr]
   1c994:	ldr	ip, [sp, #40]	; 0x28
   1c998:	ldr	r4, [fp, #-32]	; 0xffffffe0
   1c99c:	add	r4, r4, #8
   1c9a0:	ldr	r5, [fp, #-32]	; 0xffffffe0
   1c9a4:	ldr	r5, [r5, #40]	; 0x28
   1c9a8:	ldr	r6, [fp, #-32]	; 0xffffffe0
   1c9ac:	ldr	r6, [r6, #44]	; 0x2c
   1c9b0:	str	lr, [sp]
   1c9b4:	str	ip, [sp, #4]
   1c9b8:	str	r4, [sp, #8]
   1c9bc:	str	r5, [sp, #12]
   1c9c0:	str	r6, [sp, #16]
   1c9c4:	bl	1ad18 <lchmod@@Base+0x1320>
   1c9c8:	str	r0, [sp, #28]
   1c9cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1c9d0:	str	r0, [sp, #24]
   1c9d4:	bl	119b4 <__errno_location@plt>
   1c9d8:	ldr	lr, [sp, #24]
   1c9dc:	str	lr, [r0]
   1c9e0:	ldr	r0, [sp, #44]	; 0x2c
   1c9e4:	sub	sp, fp, #16
   1c9e8:	pop	{r4, r5, r6, sl, fp, pc}
   1c9ec:	svcvc	0x00ffffff
   1c9f0:	push	{fp, lr}
   1c9f4:	mov	fp, sp
   1c9f8:	sub	sp, sp, #16
   1c9fc:	str	r0, [fp, #-4]
   1ca00:	str	r1, [sp, #8]
   1ca04:	str	r2, [sp, #4]
   1ca08:	ldr	r0, [fp, #-4]
   1ca0c:	ldr	r1, [sp, #8]
   1ca10:	ldr	r2, [sp, #4]
   1ca14:	movw	r3, #20980	; 0x51f4
   1ca18:	movt	r3, #3
   1ca1c:	bl	1c720 <lchmod@@Base+0x2d28>
   1ca20:	mov	sp, fp
   1ca24:	pop	{fp, pc}
   1ca28:	push	{fp, lr}
   1ca2c:	mov	fp, sp
   1ca30:	sub	sp, sp, #8
   1ca34:	str	r0, [sp, #4]
   1ca38:	ldr	r1, [sp, #4]
   1ca3c:	movw	r0, #0
   1ca40:	bl	1c6ec <lchmod@@Base+0x2cf4>
   1ca44:	mov	sp, fp
   1ca48:	pop	{fp, pc}
   1ca4c:	push	{fp, lr}
   1ca50:	mov	fp, sp
   1ca54:	sub	sp, sp, #8
   1ca58:	str	r0, [sp, #4]
   1ca5c:	str	r1, [sp]
   1ca60:	ldr	r1, [sp, #4]
   1ca64:	ldr	r2, [sp]
   1ca68:	movw	r0, #0
   1ca6c:	bl	1c9f0 <lchmod@@Base+0x2ff8>
   1ca70:	mov	sp, fp
   1ca74:	pop	{fp, pc}
   1ca78:	push	{fp, lr}
   1ca7c:	mov	fp, sp
   1ca80:	sub	sp, sp, #64	; 0x40
   1ca84:	str	r0, [fp, #-4]
   1ca88:	str	r1, [fp, #-8]
   1ca8c:	str	r2, [fp, #-12]
   1ca90:	ldr	r1, [fp, #-8]
   1ca94:	add	r0, sp, #4
   1ca98:	bl	1cab8 <lchmod@@Base+0x30c0>
   1ca9c:	ldr	r0, [fp, #-4]
   1caa0:	ldr	r1, [fp, #-12]
   1caa4:	mvn	r2, #0
   1caa8:	add	r3, sp, #4
   1caac:	bl	1c720 <lchmod@@Base+0x2d28>
   1cab0:	mov	sp, fp
   1cab4:	pop	{fp, pc}
   1cab8:	push	{fp, lr}
   1cabc:	mov	fp, sp
   1cac0:	sub	sp, sp, #8
   1cac4:	str	r1, [sp, #4]
   1cac8:	mov	r1, r0
   1cacc:	str	r0, [sp]
   1cad0:	mov	r0, r1
   1cad4:	movw	r1, #0
   1cad8:	and	r1, r1, #255	; 0xff
   1cadc:	movw	r2, #48	; 0x30
   1cae0:	bl	119cc <memset@plt>
   1cae4:	ldr	r0, [sp, #4]
   1cae8:	cmp	r0, #10
   1caec:	bne	1caf4 <lchmod@@Base+0x30fc>
   1caf0:	bl	11af8 <abort@plt>
   1caf4:	ldr	r0, [sp, #4]
   1caf8:	ldr	r1, [sp]
   1cafc:	str	r0, [r1]
   1cb00:	mov	sp, fp
   1cb04:	pop	{fp, pc}
   1cb08:	push	{fp, lr}
   1cb0c:	mov	fp, sp
   1cb10:	sub	sp, sp, #64	; 0x40
   1cb14:	str	r0, [fp, #-4]
   1cb18:	str	r1, [fp, #-8]
   1cb1c:	str	r2, [fp, #-12]
   1cb20:	str	r3, [fp, #-16]
   1cb24:	ldr	r1, [fp, #-8]
   1cb28:	mov	r0, sp
   1cb2c:	bl	1cab8 <lchmod@@Base+0x30c0>
   1cb30:	ldr	r0, [fp, #-4]
   1cb34:	ldr	r1, [fp, #-12]
   1cb38:	ldr	r2, [fp, #-16]
   1cb3c:	mov	r3, sp
   1cb40:	bl	1c720 <lchmod@@Base+0x2d28>
   1cb44:	mov	sp, fp
   1cb48:	pop	{fp, pc}
   1cb4c:	push	{fp, lr}
   1cb50:	mov	fp, sp
   1cb54:	sub	sp, sp, #8
   1cb58:	str	r0, [sp, #4]
   1cb5c:	str	r1, [sp]
   1cb60:	ldr	r1, [sp, #4]
   1cb64:	ldr	r2, [sp]
   1cb68:	movw	r0, #0
   1cb6c:	bl	1ca78 <lchmod@@Base+0x3080>
   1cb70:	mov	sp, fp
   1cb74:	pop	{fp, pc}
   1cb78:	push	{fp, lr}
   1cb7c:	mov	fp, sp
   1cb80:	sub	sp, sp, #16
   1cb84:	str	r0, [fp, #-4]
   1cb88:	str	r1, [sp, #8]
   1cb8c:	str	r2, [sp, #4]
   1cb90:	ldr	r1, [fp, #-4]
   1cb94:	ldr	r2, [sp, #8]
   1cb98:	ldr	r3, [sp, #4]
   1cb9c:	movw	r0, #0
   1cba0:	bl	1cb08 <lchmod@@Base+0x3110>
   1cba4:	mov	sp, fp
   1cba8:	pop	{fp, pc}
   1cbac:	push	{fp, lr}
   1cbb0:	mov	fp, sp
   1cbb4:	sub	sp, sp, #72	; 0x48
   1cbb8:	movw	r3, #20980	; 0x51f4
   1cbbc:	movt	r3, #3
   1cbc0:	str	r0, [fp, #-4]
   1cbc4:	str	r1, [fp, #-8]
   1cbc8:	strb	r2, [fp, #-9]
   1cbcc:	add	r0, sp, #12
   1cbd0:	mov	r1, r0
   1cbd4:	str	r0, [sp, #8]
   1cbd8:	mov	r0, r1
   1cbdc:	mov	r1, r3
   1cbe0:	movw	r2, #48	; 0x30
   1cbe4:	bl	117e0 <memcpy@plt>
   1cbe8:	ldr	r0, [sp, #8]
   1cbec:	ldrb	r1, [fp, #-9]
   1cbf0:	movw	r2, #1
   1cbf4:	bl	1aabc <lchmod@@Base+0x10c4>
   1cbf8:	ldr	r1, [fp, #-4]
   1cbfc:	ldr	r2, [fp, #-8]
   1cc00:	movw	r3, #0
   1cc04:	str	r0, [sp, #4]
   1cc08:	mov	r0, r3
   1cc0c:	add	r3, sp, #12
   1cc10:	bl	1c720 <lchmod@@Base+0x2d28>
   1cc14:	mov	sp, fp
   1cc18:	pop	{fp, pc}
   1cc1c:	push	{fp, lr}
   1cc20:	mov	fp, sp
   1cc24:	sub	sp, sp, #8
   1cc28:	str	r0, [sp, #4]
   1cc2c:	strb	r1, [sp, #3]
   1cc30:	ldr	r0, [sp, #4]
   1cc34:	mvn	r1, #0
   1cc38:	ldrb	r2, [sp, #3]
   1cc3c:	bl	1cbac <lchmod@@Base+0x31b4>
   1cc40:	mov	sp, fp
   1cc44:	pop	{fp, pc}
   1cc48:	push	{fp, lr}
   1cc4c:	mov	fp, sp
   1cc50:	sub	sp, sp, #8
   1cc54:	str	r0, [sp, #4]
   1cc58:	ldr	r0, [sp, #4]
   1cc5c:	movw	r1, #58	; 0x3a
   1cc60:	and	r1, r1, #255	; 0xff
   1cc64:	bl	1cc1c <lchmod@@Base+0x3224>
   1cc68:	mov	sp, fp
   1cc6c:	pop	{fp, pc}
   1cc70:	push	{fp, lr}
   1cc74:	mov	fp, sp
   1cc78:	sub	sp, sp, #8
   1cc7c:	str	r0, [sp, #4]
   1cc80:	str	r1, [sp]
   1cc84:	ldr	r0, [sp, #4]
   1cc88:	ldr	r1, [sp]
   1cc8c:	movw	r2, #58	; 0x3a
   1cc90:	and	r2, r2, #255	; 0xff
   1cc94:	bl	1cbac <lchmod@@Base+0x31b4>
   1cc98:	mov	sp, fp
   1cc9c:	pop	{fp, pc}
   1cca0:	push	{fp, lr}
   1cca4:	mov	fp, sp
   1cca8:	sub	sp, sp, #120	; 0x78
   1ccac:	str	r0, [fp, #-4]
   1ccb0:	str	r1, [fp, #-8]
   1ccb4:	str	r2, [fp, #-12]
   1ccb8:	ldr	r1, [fp, #-8]
   1ccbc:	add	r0, sp, #12
   1ccc0:	bl	1cab8 <lchmod@@Base+0x30c0>
   1ccc4:	add	r0, sp, #60	; 0x3c
   1ccc8:	mov	r1, r0
   1cccc:	add	r2, sp, #12
   1ccd0:	str	r0, [sp, #8]
   1ccd4:	mov	r0, r1
   1ccd8:	mov	r1, r2
   1ccdc:	movw	r2, #48	; 0x30
   1cce0:	bl	117e0 <memcpy@plt>
   1cce4:	ldr	r0, [sp, #8]
   1cce8:	movw	r1, #58	; 0x3a
   1ccec:	and	r1, r1, #255	; 0xff
   1ccf0:	movw	r2, #1
   1ccf4:	bl	1aabc <lchmod@@Base+0x10c4>
   1ccf8:	ldr	r1, [fp, #-4]
   1ccfc:	ldr	r2, [fp, #-12]
   1cd00:	str	r0, [sp, #4]
   1cd04:	mov	r0, r1
   1cd08:	mov	r1, r2
   1cd0c:	mvn	r2, #0
   1cd10:	add	r3, sp, #60	; 0x3c
   1cd14:	bl	1c720 <lchmod@@Base+0x2d28>
   1cd18:	mov	sp, fp
   1cd1c:	pop	{fp, pc}
   1cd20:	push	{fp, lr}
   1cd24:	mov	fp, sp
   1cd28:	sub	sp, sp, #24
   1cd2c:	str	r0, [fp, #-4]
   1cd30:	str	r1, [fp, #-8]
   1cd34:	str	r2, [sp, #12]
   1cd38:	str	r3, [sp, #8]
   1cd3c:	ldr	r0, [fp, #-4]
   1cd40:	ldr	r1, [fp, #-8]
   1cd44:	ldr	r2, [sp, #12]
   1cd48:	ldr	r3, [sp, #8]
   1cd4c:	mvn	ip, #0
   1cd50:	str	ip, [sp]
   1cd54:	bl	1cd60 <lchmod@@Base+0x3368>
   1cd58:	mov	sp, fp
   1cd5c:	pop	{fp, pc}
   1cd60:	push	{fp, lr}
   1cd64:	mov	fp, sp
   1cd68:	sub	sp, sp, #72	; 0x48
   1cd6c:	ldr	ip, [fp, #8]
   1cd70:	movw	lr, #20980	; 0x51f4
   1cd74:	movt	lr, #3
   1cd78:	str	r0, [fp, #-4]
   1cd7c:	str	r1, [fp, #-8]
   1cd80:	str	r2, [fp, #-12]
   1cd84:	str	r3, [fp, #-16]
   1cd88:	add	r0, sp, #8
   1cd8c:	mov	r1, r0
   1cd90:	str	r0, [sp, #4]
   1cd94:	mov	r0, r1
   1cd98:	mov	r1, lr
   1cd9c:	movw	r2, #48	; 0x30
   1cda0:	str	ip, [sp]
   1cda4:	bl	117e0 <memcpy@plt>
   1cda8:	ldr	r1, [fp, #-8]
   1cdac:	ldr	r2, [fp, #-12]
   1cdb0:	ldr	r0, [sp, #4]
   1cdb4:	bl	1abbc <lchmod@@Base+0x11c4>
   1cdb8:	ldr	r0, [fp, #-4]
   1cdbc:	ldr	r1, [fp, #-16]
   1cdc0:	ldr	r2, [fp, #8]
   1cdc4:	add	r3, sp, #8
   1cdc8:	bl	1c720 <lchmod@@Base+0x2d28>
   1cdcc:	mov	sp, fp
   1cdd0:	pop	{fp, pc}
   1cdd4:	push	{fp, lr}
   1cdd8:	mov	fp, sp
   1cddc:	sub	sp, sp, #16
   1cde0:	str	r0, [fp, #-4]
   1cde4:	str	r1, [sp, #8]
   1cde8:	str	r2, [sp, #4]
   1cdec:	ldr	r1, [fp, #-4]
   1cdf0:	ldr	r2, [sp, #8]
   1cdf4:	ldr	r3, [sp, #4]
   1cdf8:	movw	r0, #0
   1cdfc:	bl	1cd20 <lchmod@@Base+0x3328>
   1ce00:	mov	sp, fp
   1ce04:	pop	{fp, pc}
   1ce08:	push	{fp, lr}
   1ce0c:	mov	fp, sp
   1ce10:	sub	sp, sp, #24
   1ce14:	str	r0, [fp, #-4]
   1ce18:	str	r1, [fp, #-8]
   1ce1c:	str	r2, [sp, #12]
   1ce20:	str	r3, [sp, #8]
   1ce24:	ldr	r1, [fp, #-4]
   1ce28:	ldr	r2, [fp, #-8]
   1ce2c:	ldr	r3, [sp, #12]
   1ce30:	ldr	r0, [sp, #8]
   1ce34:	movw	ip, #0
   1ce38:	str	r0, [sp, #4]
   1ce3c:	mov	r0, ip
   1ce40:	ldr	ip, [sp, #4]
   1ce44:	str	ip, [sp]
   1ce48:	bl	1cd60 <lchmod@@Base+0x3368>
   1ce4c:	mov	sp, fp
   1ce50:	pop	{fp, pc}
   1ce54:	push	{fp, lr}
   1ce58:	mov	fp, sp
   1ce5c:	sub	sp, sp, #16
   1ce60:	str	r0, [fp, #-4]
   1ce64:	str	r1, [sp, #8]
   1ce68:	str	r2, [sp, #4]
   1ce6c:	ldr	r0, [fp, #-4]
   1ce70:	ldr	r1, [sp, #8]
   1ce74:	ldr	r2, [sp, #4]
   1ce78:	movw	r3, #20884	; 0x5194
   1ce7c:	movt	r3, #3
   1ce80:	bl	1c720 <lchmod@@Base+0x2d28>
   1ce84:	mov	sp, fp
   1ce88:	pop	{fp, pc}
   1ce8c:	push	{fp, lr}
   1ce90:	mov	fp, sp
   1ce94:	sub	sp, sp, #8
   1ce98:	str	r0, [sp, #4]
   1ce9c:	str	r1, [sp]
   1cea0:	ldr	r1, [sp, #4]
   1cea4:	ldr	r2, [sp]
   1cea8:	movw	r0, #0
   1ceac:	bl	1ce54 <lchmod@@Base+0x345c>
   1ceb0:	mov	sp, fp
   1ceb4:	pop	{fp, pc}
   1ceb8:	push	{fp, lr}
   1cebc:	mov	fp, sp
   1cec0:	sub	sp, sp, #8
   1cec4:	str	r0, [sp, #4]
   1cec8:	str	r1, [sp]
   1cecc:	ldr	r0, [sp, #4]
   1ced0:	ldr	r1, [sp]
   1ced4:	mvn	r2, #0
   1ced8:	bl	1ce54 <lchmod@@Base+0x345c>
   1cedc:	mov	sp, fp
   1cee0:	pop	{fp, pc}
   1cee4:	push	{fp, lr}
   1cee8:	mov	fp, sp
   1ceec:	sub	sp, sp, #8
   1cef0:	str	r0, [sp, #4]
   1cef4:	ldr	r1, [sp, #4]
   1cef8:	movw	r0, #0
   1cefc:	bl	1ceb8 <lchmod@@Base+0x34c0>
   1cf00:	mov	sp, fp
   1cf04:	pop	{fp, pc}
   1cf08:	push	{fp, lr}
   1cf0c:	mov	fp, sp
   1cf10:	sub	sp, sp, #24
   1cf14:	str	r0, [fp, #-8]
   1cf18:	str	r1, [sp, #12]
   1cf1c:	ldr	r0, [fp, #-8]
   1cf20:	bl	11960 <gettext@plt>
   1cf24:	str	r0, [sp, #8]
   1cf28:	ldr	r0, [sp, #8]
   1cf2c:	ldr	r1, [fp, #-8]
   1cf30:	cmp	r0, r1
   1cf34:	beq	1cf44 <lchmod@@Base+0x354c>
   1cf38:	ldr	r0, [sp, #8]
   1cf3c:	str	r0, [fp, #-4]
   1cf40:	b	1d010 <lchmod@@Base+0x3618>
   1cf44:	bl	22030 <lchmod@@Base+0x8638>
   1cf48:	str	r0, [sp, #4]
   1cf4c:	ldr	r0, [sp, #4]
   1cf50:	movw	r1, #18175	; 0x46ff
   1cf54:	movt	r1, #2
   1cf58:	bl	21360 <lchmod@@Base+0x7968>
   1cf5c:	cmp	r0, #0
   1cf60:	bne	1cf98 <lchmod@@Base+0x35a0>
   1cf64:	ldr	r0, [fp, #-8]
   1cf68:	ldrb	r0, [r0]
   1cf6c:	cmp	r0, #96	; 0x60
   1cf70:	movw	r0, #0
   1cf74:	moveq	r0, #1
   1cf78:	tst	r0, #1
   1cf7c:	movw	r0, #18185	; 0x4709
   1cf80:	movt	r0, #2
   1cf84:	movw	r1, #18181	; 0x4705
   1cf88:	movt	r1, #2
   1cf8c:	movne	r0, r1
   1cf90:	str	r0, [fp, #-4]
   1cf94:	b	1d010 <lchmod@@Base+0x3618>
   1cf98:	ldr	r0, [sp, #4]
   1cf9c:	movw	r1, #18189	; 0x470d
   1cfa0:	movt	r1, #2
   1cfa4:	bl	21360 <lchmod@@Base+0x7968>
   1cfa8:	cmp	r0, #0
   1cfac:	bne	1cfe4 <lchmod@@Base+0x35ec>
   1cfb0:	ldr	r0, [fp, #-8]
   1cfb4:	ldrb	r0, [r0]
   1cfb8:	cmp	r0, #96	; 0x60
   1cfbc:	movw	r0, #0
   1cfc0:	moveq	r0, #1
   1cfc4:	tst	r0, #1
   1cfc8:	movw	r0, #18201	; 0x4719
   1cfcc:	movt	r0, #2
   1cfd0:	movw	r1, #18197	; 0x4715
   1cfd4:	movt	r1, #2
   1cfd8:	movne	r0, r1
   1cfdc:	str	r0, [fp, #-4]
   1cfe0:	b	1d010 <lchmod@@Base+0x3618>
   1cfe4:	ldr	r0, [sp, #12]
   1cfe8:	cmp	r0, #9
   1cfec:	movw	r0, #0
   1cff0:	moveq	r0, #1
   1cff4:	tst	r0, #1
   1cff8:	movw	r0, #18173	; 0x46fd
   1cffc:	movt	r0, #2
   1d000:	movw	r1, #18169	; 0x46f9
   1d004:	movt	r1, #2
   1d008:	movne	r0, r1
   1d00c:	str	r0, [fp, #-4]
   1d010:	ldr	r0, [fp, #-4]
   1d014:	mov	sp, fp
   1d018:	pop	{fp, pc}
   1d01c:	push	{fp, lr}
   1d020:	mov	fp, sp
   1d024:	sub	sp, sp, #40	; 0x28
   1d028:	str	r0, [fp, #-8]
   1d02c:	str	r1, [fp, #-12]
   1d030:	ldr	r0, [fp, #-8]
   1d034:	ldr	r0, [r0]
   1d038:	str	r0, [fp, #-16]
   1d03c:	ldr	r0, [fp, #-16]
   1d040:	ldr	r1, [fp, #-8]
   1d044:	add	r1, r1, #8
   1d048:	cmp	r0, r1
   1d04c:	bne	1d0a4 <lchmod@@Base+0x36ac>
   1d050:	ldr	r0, [fp, #-12]
   1d054:	bl	20e30 <lchmod@@Base+0x7438>
   1d058:	str	r0, [sp, #20]
   1d05c:	ldr	r0, [sp, #20]
   1d060:	movw	lr, #0
   1d064:	cmp	r0, lr
   1d068:	beq	1d08c <lchmod@@Base+0x3694>
   1d06c:	ldr	r0, [sp, #20]
   1d070:	ldr	r1, [fp, #-16]
   1d074:	ldr	r2, [fp, #-12]
   1d078:	str	r0, [sp, #12]
   1d07c:	bl	117e0 <memcpy@plt>
   1d080:	ldr	r0, [sp, #12]
   1d084:	str	r0, [sp, #8]
   1d088:	b	1d098 <lchmod@@Base+0x36a0>
   1d08c:	movw	r0, #0
   1d090:	str	r0, [sp, #8]
   1d094:	b	1d098 <lchmod@@Base+0x36a0>
   1d098:	ldr	r0, [sp, #8]
   1d09c:	str	r0, [fp, #-4]
   1d0a0:	b	1d0e0 <lchmod@@Base+0x36e8>
   1d0a4:	ldr	r0, [fp, #-16]
   1d0a8:	ldr	r1, [fp, #-12]
   1d0ac:	bl	20ea0 <lchmod@@Base+0x74a8>
   1d0b0:	str	r0, [sp, #16]
   1d0b4:	ldr	r0, [sp, #16]
   1d0b8:	movw	r1, #0
   1d0bc:	cmp	r0, r1
   1d0c0:	beq	1d0d0 <lchmod@@Base+0x36d8>
   1d0c4:	ldr	r0, [sp, #16]
   1d0c8:	str	r0, [sp, #4]
   1d0cc:	b	1d0d8 <lchmod@@Base+0x36e0>
   1d0d0:	ldr	r0, [fp, #-16]
   1d0d4:	str	r0, [sp, #4]
   1d0d8:	ldr	r0, [sp, #4]
   1d0dc:	str	r0, [fp, #-4]
   1d0e0:	ldr	r0, [fp, #-4]
   1d0e4:	mov	sp, fp
   1d0e8:	pop	{fp, pc}
   1d0ec:	push	{fp, lr}
   1d0f0:	mov	fp, sp
   1d0f4:	sub	sp, sp, #16
   1d0f8:	str	r0, [sp, #8]
   1d0fc:	ldr	r0, [sp, #8]
   1d100:	ldr	r0, [r0, #4]
   1d104:	lsl	r0, r0, #1
   1d108:	str	r0, [sp]
   1d10c:	ldr	r0, [sp, #8]
   1d110:	bl	1d1a8 <lchmod@@Base+0x37b0>
   1d114:	ldr	r0, [sp]
   1d118:	ldr	lr, [sp, #8]
   1d11c:	ldr	lr, [lr, #4]
   1d120:	cmp	r0, lr
   1d124:	bcc	1d138 <lchmod@@Base+0x3740>
   1d128:	ldr	r0, [sp]
   1d12c:	bl	20e30 <lchmod@@Base+0x7438>
   1d130:	str	r0, [sp, #4]
   1d134:	b	1d14c <lchmod@@Base+0x3754>
   1d138:	bl	119b4 <__errno_location@plt>
   1d13c:	movw	lr, #12
   1d140:	str	lr, [r0]
   1d144:	movw	r0, #0
   1d148:	str	r0, [sp, #4]
   1d14c:	ldr	r0, [sp, #4]
   1d150:	movw	r1, #0
   1d154:	cmp	r0, r1
   1d158:	bne	1d174 <lchmod@@Base+0x377c>
   1d15c:	ldr	r0, [sp, #8]
   1d160:	bl	1d1e4 <lchmod@@Base+0x37ec>
   1d164:	movw	r0, #0
   1d168:	and	r0, r0, #1
   1d16c:	strb	r0, [fp, #-1]
   1d170:	b	1d198 <lchmod@@Base+0x37a0>
   1d174:	ldr	r0, [sp, #4]
   1d178:	ldr	r1, [sp, #8]
   1d17c:	str	r0, [r1]
   1d180:	ldr	r0, [sp]
   1d184:	ldr	r1, [sp, #8]
   1d188:	str	r0, [r1, #4]
   1d18c:	movw	r0, #1
   1d190:	and	r0, r0, #1
   1d194:	strb	r0, [fp, #-1]
   1d198:	ldrb	r0, [fp, #-1]
   1d19c:	and	r0, r0, #1
   1d1a0:	mov	sp, fp
   1d1a4:	pop	{fp, pc}
   1d1a8:	push	{fp, lr}
   1d1ac:	mov	fp, sp
   1d1b0:	sub	sp, sp, #8
   1d1b4:	str	r0, [sp, #4]
   1d1b8:	ldr	r0, [sp, #4]
   1d1bc:	ldr	r0, [r0]
   1d1c0:	ldr	r1, [sp, #4]
   1d1c4:	add	r1, r1, #8
   1d1c8:	cmp	r0, r1
   1d1cc:	beq	1d1dc <lchmod@@Base+0x37e4>
   1d1d0:	ldr	r0, [sp, #4]
   1d1d4:	ldr	r0, [r0]
   1d1d8:	bl	13f4c <__assert_fail@plt+0x2400>
   1d1dc:	mov	sp, fp
   1d1e0:	pop	{fp, pc}
   1d1e4:	sub	sp, sp, #4
   1d1e8:	str	r0, [sp]
   1d1ec:	ldr	r0, [sp]
   1d1f0:	add	r0, r0, #8
   1d1f4:	ldr	r1, [sp]
   1d1f8:	str	r0, [r1]
   1d1fc:	ldr	r0, [sp]
   1d200:	movw	r1, #1024	; 0x400
   1d204:	str	r1, [r0, #4]
   1d208:	add	sp, sp, #4
   1d20c:	bx	lr
   1d210:	push	{fp, lr}
   1d214:	mov	fp, sp
   1d218:	sub	sp, sp, #16
   1d21c:	str	r0, [sp, #8]
   1d220:	ldr	r0, [sp, #8]
   1d224:	ldr	r0, [r0, #4]
   1d228:	lsl	r0, r0, #1
   1d22c:	str	r0, [sp, #4]
   1d230:	ldr	r0, [sp, #8]
   1d234:	ldr	r0, [r0]
   1d238:	ldr	r1, [sp, #8]
   1d23c:	add	r1, r1, #8
   1d240:	cmp	r0, r1
   1d244:	bne	1d290 <lchmod@@Base+0x3898>
   1d248:	ldr	r0, [sp, #4]
   1d24c:	bl	20e30 <lchmod@@Base+0x7438>
   1d250:	str	r0, [sp]
   1d254:	ldr	r0, [sp]
   1d258:	movw	lr, #0
   1d25c:	cmp	r0, lr
   1d260:	bne	1d274 <lchmod@@Base+0x387c>
   1d264:	movw	r0, #0
   1d268:	and	r0, r0, #1
   1d26c:	strb	r0, [fp, #-1]
   1d270:	b	1d32c <lchmod@@Base+0x3934>
   1d274:	ldr	r0, [sp]
   1d278:	ldr	r1, [sp, #8]
   1d27c:	add	r1, r1, #8
   1d280:	ldr	r2, [sp, #8]
   1d284:	ldr	r2, [r2, #4]
   1d288:	bl	117e0 <memcpy@plt>
   1d28c:	b	1d308 <lchmod@@Base+0x3910>
   1d290:	ldr	r0, [sp, #4]
   1d294:	ldr	r1, [sp, #8]
   1d298:	ldr	r1, [r1, #4]
   1d29c:	cmp	r0, r1
   1d2a0:	bcc	1d2bc <lchmod@@Base+0x38c4>
   1d2a4:	ldr	r0, [sp, #8]
   1d2a8:	ldr	r0, [r0]
   1d2ac:	ldr	r1, [sp, #4]
   1d2b0:	bl	20ea0 <lchmod@@Base+0x74a8>
   1d2b4:	str	r0, [sp]
   1d2b8:	b	1d2d0 <lchmod@@Base+0x38d8>
   1d2bc:	bl	119b4 <__errno_location@plt>
   1d2c0:	movw	lr, #12
   1d2c4:	str	lr, [r0]
   1d2c8:	movw	r0, #0
   1d2cc:	str	r0, [sp]
   1d2d0:	ldr	r0, [sp]
   1d2d4:	movw	r1, #0
   1d2d8:	cmp	r0, r1
   1d2dc:	bne	1d304 <lchmod@@Base+0x390c>
   1d2e0:	ldr	r0, [sp, #8]
   1d2e4:	ldr	r0, [r0]
   1d2e8:	bl	13f4c <__assert_fail@plt+0x2400>
   1d2ec:	ldr	r0, [sp, #8]
   1d2f0:	bl	1d33c <lchmod@@Base+0x3944>
   1d2f4:	movw	r0, #0
   1d2f8:	and	r0, r0, #1
   1d2fc:	strb	r0, [fp, #-1]
   1d300:	b	1d32c <lchmod@@Base+0x3934>
   1d304:	b	1d308 <lchmod@@Base+0x3910>
   1d308:	ldr	r0, [sp]
   1d30c:	ldr	r1, [sp, #8]
   1d310:	str	r0, [r1]
   1d314:	ldr	r0, [sp, #4]
   1d318:	ldr	r1, [sp, #8]
   1d31c:	str	r0, [r1, #4]
   1d320:	movw	r0, #1
   1d324:	and	r0, r0, #1
   1d328:	strb	r0, [fp, #-1]
   1d32c:	ldrb	r0, [fp, #-1]
   1d330:	and	r0, r0, #1
   1d334:	mov	sp, fp
   1d338:	pop	{fp, pc}
   1d33c:	sub	sp, sp, #4
   1d340:	str	r0, [sp]
   1d344:	ldr	r0, [sp]
   1d348:	add	r0, r0, #8
   1d34c:	ldr	r1, [sp]
   1d350:	str	r0, [r1]
   1d354:	ldr	r0, [sp]
   1d358:	movw	r1, #1024	; 0x400
   1d35c:	str	r1, [r0, #4]
   1d360:	add	sp, sp, #4
   1d364:	bx	lr
   1d368:	push	{fp, lr}
   1d36c:	mov	fp, sp
   1d370:	sub	sp, sp, #16
   1d374:	str	r0, [fp, #-4]
   1d378:	str	r1, [sp, #8]
   1d37c:	ldr	r0, [fp, #-4]
   1d380:	ldr	r1, [sp, #8]
   1d384:	bl	1196c <getfilecon@plt>
   1d388:	str	r0, [sp, #4]
   1d38c:	ldr	r0, [sp, #4]
   1d390:	ldr	r1, [sp, #8]
   1d394:	bl	1d3a0 <lchmod@@Base+0x39a8>
   1d398:	mov	sp, fp
   1d39c:	pop	{fp, pc}
   1d3a0:	push	{fp, lr}
   1d3a4:	mov	fp, sp
   1d3a8:	sub	sp, sp, #16
   1d3ac:	str	r0, [sp, #8]
   1d3b0:	str	r1, [sp, #4]
   1d3b4:	ldr	r0, [sp, #8]
   1d3b8:	cmp	r0, #0
   1d3bc:	bne	1d3d8 <lchmod@@Base+0x39e0>
   1d3c0:	bl	119b4 <__errno_location@plt>
   1d3c4:	movw	lr, #95	; 0x5f
   1d3c8:	str	lr, [r0]
   1d3cc:	mvn	r0, #0
   1d3d0:	str	r0, [fp, #-4]
   1d3d4:	b	1d438 <lchmod@@Base+0x3a40>
   1d3d8:	ldr	r0, [sp, #8]
   1d3dc:	cmp	r0, #10
   1d3e0:	bne	1d430 <lchmod@@Base+0x3a38>
   1d3e4:	ldr	r0, [sp, #4]
   1d3e8:	ldr	r0, [r0]
   1d3ec:	movw	r1, #18288	; 0x4770
   1d3f0:	movt	r1, #2
   1d3f4:	bl	11774 <strcmp@plt>
   1d3f8:	cmp	r0, #0
   1d3fc:	bne	1d430 <lchmod@@Base+0x3a38>
   1d400:	ldr	r0, [sp, #4]
   1d404:	ldr	r0, [r0]
   1d408:	bl	11a8c <freecon@plt>
   1d40c:	ldr	r0, [sp, #4]
   1d410:	movw	lr, #0
   1d414:	str	lr, [r0]
   1d418:	bl	119b4 <__errno_location@plt>
   1d41c:	movw	lr, #61	; 0x3d
   1d420:	str	lr, [r0]
   1d424:	mvn	r0, #0
   1d428:	str	r0, [fp, #-4]
   1d42c:	b	1d438 <lchmod@@Base+0x3a40>
   1d430:	ldr	r0, [sp, #8]
   1d434:	str	r0, [fp, #-4]
   1d438:	ldr	r0, [fp, #-4]
   1d43c:	mov	sp, fp
   1d440:	pop	{fp, pc}
   1d444:	push	{fp, lr}
   1d448:	mov	fp, sp
   1d44c:	sub	sp, sp, #16
   1d450:	str	r0, [fp, #-4]
   1d454:	str	r1, [sp, #8]
   1d458:	ldr	r0, [fp, #-4]
   1d45c:	ldr	r1, [sp, #8]
   1d460:	bl	118e8 <lgetfilecon@plt>
   1d464:	str	r0, [sp, #4]
   1d468:	ldr	r0, [sp, #4]
   1d46c:	ldr	r1, [sp, #8]
   1d470:	bl	1d3a0 <lchmod@@Base+0x39a8>
   1d474:	mov	sp, fp
   1d478:	pop	{fp, pc}
   1d47c:	push	{fp, lr}
   1d480:	mov	fp, sp
   1d484:	sub	sp, sp, #16
   1d488:	str	r0, [fp, #-4]
   1d48c:	str	r1, [sp, #8]
   1d490:	ldr	r0, [fp, #-4]
   1d494:	ldr	r1, [sp, #8]
   1d498:	bl	11828 <fgetfilecon@plt>
   1d49c:	str	r0, [sp, #4]
   1d4a0:	ldr	r0, [sp, #4]
   1d4a4:	ldr	r1, [sp, #8]
   1d4a8:	bl	1d3a0 <lchmod@@Base+0x39a8>
   1d4ac:	mov	sp, fp
   1d4b0:	pop	{fp, pc}
   1d4b4:	push	{fp, lr}
   1d4b8:	mov	fp, sp
   1d4bc:	sub	sp, sp, #24
   1d4c0:	str	r0, [fp, #-4]
   1d4c4:	ldr	r0, [fp, #-4]
   1d4c8:	movw	r1, #0
   1d4cc:	cmp	r1, r0
   1d4d0:	bgt	1d520 <lchmod@@Base+0x3b28>
   1d4d4:	ldr	r0, [fp, #-4]
   1d4d8:	cmp	r0, #2
   1d4dc:	bgt	1d520 <lchmod@@Base+0x3b28>
   1d4e0:	ldr	r0, [fp, #-4]
   1d4e4:	bl	234cc <lchmod@@Base+0x9ad4>
   1d4e8:	str	r0, [fp, #-8]
   1d4ec:	bl	119b4 <__errno_location@plt>
   1d4f0:	ldr	r0, [r0]
   1d4f4:	str	r0, [sp, #12]
   1d4f8:	ldr	r0, [fp, #-4]
   1d4fc:	bl	11b04 <close@plt>
   1d500:	ldr	lr, [sp, #12]
   1d504:	str	r0, [sp, #8]
   1d508:	str	lr, [sp, #4]
   1d50c:	bl	119b4 <__errno_location@plt>
   1d510:	ldr	lr, [sp, #4]
   1d514:	str	lr, [r0]
   1d518:	ldr	r0, [fp, #-8]
   1d51c:	str	r0, [fp, #-4]
   1d520:	ldr	r0, [fp, #-4]
   1d524:	mov	sp, fp
   1d528:	pop	{fp, pc}
   1d52c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d530:	add	fp, sp, #28
   1d534:	sub	sp, sp, #260	; 0x104
   1d538:	ldr	ip, [fp, #12]
   1d53c:	ldr	lr, [fp, #8]
   1d540:	str	r0, [fp, #-32]	; 0xffffffe0
   1d544:	str	r1, [fp, #-36]	; 0xffffffdc
   1d548:	str	r2, [fp, #-40]	; 0xffffffd8
   1d54c:	str	r3, [fp, #-44]	; 0xffffffd4
   1d550:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d554:	movw	r1, #0
   1d558:	cmp	r0, r1
   1d55c:	str	lr, [fp, #-48]	; 0xffffffd0
   1d560:	str	ip, [fp, #-52]	; 0xffffffcc
   1d564:	beq	1d59c <lchmod@@Base+0x3ba4>
   1d568:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d56c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1d570:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d574:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1d578:	movw	ip, #18298	; 0x477a
   1d57c:	movt	ip, #2
   1d580:	str	r1, [fp, #-56]	; 0xffffffc8
   1d584:	mov	r1, ip
   1d588:	ldr	ip, [fp, #-56]	; 0xffffffc8
   1d58c:	str	ip, [sp]
   1d590:	bl	119a8 <fprintf@plt>
   1d594:	str	r0, [fp, #-60]	; 0xffffffc4
   1d598:	b	1d5b8 <lchmod@@Base+0x3bc0>
   1d59c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d5a0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1d5a4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d5a8:	movw	r1, #18310	; 0x4786
   1d5ac:	movt	r1, #2
   1d5b0:	bl	119a8 <fprintf@plt>
   1d5b4:	str	r0, [fp, #-64]	; 0xffffffc0
   1d5b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d5bc:	movw	r1, #18317	; 0x478d
   1d5c0:	movt	r1, #2
   1d5c4:	str	r0, [fp, #-68]	; 0xffffffbc
   1d5c8:	mov	r0, r1
   1d5cc:	bl	11960 <gettext@plt>
   1d5d0:	movw	r1, #19035	; 0x4a5b
   1d5d4:	movt	r1, #2
   1d5d8:	movw	r3, #2022	; 0x7e6
   1d5dc:	ldr	lr, [fp, #-68]	; 0xffffffbc
   1d5e0:	str	r0, [fp, #-72]	; 0xffffffb8
   1d5e4:	mov	r0, lr
   1d5e8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1d5ec:	bl	119a8 <fprintf@plt>
   1d5f0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d5f4:	movw	r2, #17691	; 0x451b
   1d5f8:	movt	r2, #2
   1d5fc:	str	r0, [fp, #-76]	; 0xffffffb4
   1d600:	mov	r0, r2
   1d604:	str	r2, [fp, #-80]	; 0xffffffb0
   1d608:	bl	11750 <fputs_unlocked@plt>
   1d60c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d610:	movw	r2, #18321	; 0x4791
   1d614:	movt	r2, #2
   1d618:	str	r0, [fp, #-84]	; 0xffffffac
   1d61c:	mov	r0, r2
   1d620:	str	r1, [fp, #-88]	; 0xffffffa8
   1d624:	bl	11960 <gettext@plt>
   1d628:	movw	r2, #18492	; 0x483c
   1d62c:	movt	r2, #2
   1d630:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1d634:	str	r0, [fp, #-92]	; 0xffffffa4
   1d638:	mov	r0, r1
   1d63c:	ldr	r1, [fp, #-92]	; 0xffffffa4
   1d640:	bl	119a8 <fprintf@plt>
   1d644:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d648:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1d64c:	str	r0, [fp, #-96]	; 0xffffffa0
   1d650:	mov	r0, r2
   1d654:	bl	11750 <fputs_unlocked@plt>
   1d658:	ldr	r1, [fp, #12]
   1d65c:	cmp	r1, #9
   1d660:	str	r0, [fp, #-100]	; 0xffffff9c
   1d664:	str	r1, [fp, #-104]	; 0xffffff98
   1d668:	bhi	1daa8 <lchmod@@Base+0x40b0>
   1d66c:	add	r0, pc, #8
   1d670:	ldr	r1, [fp, #-104]	; 0xffffff98
   1d674:	ldr	r0, [r0, r1, lsl #2]
   1d678:	mov	pc, r0
   1d67c:	andeq	sp, r1, r4, lsr #13
   1d680:	andeq	sp, r1, r8, lsr #13
   1d684:	andeq	sp, r1, r4, ror #13
   1d688:	andeq	sp, r1, r8, lsr #14
   1d68c:	andeq	sp, r1, r4, lsl #15
   1d690:	andeq	sp, r1, ip, ror #15
   1d694:	andeq	sp, r1, r0, ror #16
   1d698:	andeq	sp, r1, r0, ror #17
   1d69c:	andeq	sp, r1, ip, ror #18
   1d6a0:	andeq	sp, r1, r4, lsl #20
   1d6a4:	b	1db48 <lchmod@@Base+0x4150>
   1d6a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d6ac:	movw	r1, #18526	; 0x485e
   1d6b0:	movt	r1, #2
   1d6b4:	str	r0, [fp, #-108]	; 0xffffff94
   1d6b8:	mov	r0, r1
   1d6bc:	bl	11960 <gettext@plt>
   1d6c0:	ldr	r1, [fp, #8]
   1d6c4:	ldr	r2, [r1]
   1d6c8:	ldr	r1, [fp, #-108]	; 0xffffff94
   1d6cc:	str	r0, [fp, #-112]	; 0xffffff90
   1d6d0:	mov	r0, r1
   1d6d4:	ldr	r1, [fp, #-112]	; 0xffffff90
   1d6d8:	bl	119a8 <fprintf@plt>
   1d6dc:	str	r0, [fp, #-116]	; 0xffffff8c
   1d6e0:	b	1db48 <lchmod@@Base+0x4150>
   1d6e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d6e8:	movw	r1, #18542	; 0x486e
   1d6ec:	movt	r1, #2
   1d6f0:	str	r0, [fp, #-120]	; 0xffffff88
   1d6f4:	mov	r0, r1
   1d6f8:	bl	11960 <gettext@plt>
   1d6fc:	ldr	r1, [fp, #8]
   1d700:	ldr	r2, [r1]
   1d704:	ldr	r1, [fp, #8]
   1d708:	ldr	r3, [r1, #4]
   1d70c:	ldr	r1, [fp, #-120]	; 0xffffff88
   1d710:	str	r0, [fp, #-124]	; 0xffffff84
   1d714:	mov	r0, r1
   1d718:	ldr	r1, [fp, #-124]	; 0xffffff84
   1d71c:	bl	119a8 <fprintf@plt>
   1d720:	str	r0, [fp, #-128]	; 0xffffff80
   1d724:	b	1db48 <lchmod@@Base+0x4150>
   1d728:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d72c:	movw	r1, #18565	; 0x4885
   1d730:	movt	r1, #2
   1d734:	str	r0, [fp, #-132]	; 0xffffff7c
   1d738:	mov	r0, r1
   1d73c:	bl	11960 <gettext@plt>
   1d740:	ldr	r1, [fp, #8]
   1d744:	ldr	r2, [r1]
   1d748:	ldr	r1, [fp, #8]
   1d74c:	ldr	r3, [r1, #4]
   1d750:	ldr	r1, [fp, #8]
   1d754:	ldr	r1, [r1, #8]
   1d758:	ldr	lr, [fp, #-132]	; 0xffffff7c
   1d75c:	str	r0, [fp, #-136]	; 0xffffff78
   1d760:	mov	r0, lr
   1d764:	ldr	ip, [fp, #-136]	; 0xffffff78
   1d768:	str	r1, [fp, #-140]	; 0xffffff74
   1d76c:	mov	r1, ip
   1d770:	ldr	r4, [fp, #-140]	; 0xffffff74
   1d774:	str	r4, [sp]
   1d778:	bl	119a8 <fprintf@plt>
   1d77c:	str	r0, [sp, #144]	; 0x90
   1d780:	b	1db48 <lchmod@@Base+0x4150>
   1d784:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d788:	movw	r1, #18593	; 0x48a1
   1d78c:	movt	r1, #2
   1d790:	str	r0, [sp, #140]	; 0x8c
   1d794:	mov	r0, r1
   1d798:	bl	11960 <gettext@plt>
   1d79c:	ldr	r1, [fp, #8]
   1d7a0:	ldr	r2, [r1]
   1d7a4:	ldr	r1, [fp, #8]
   1d7a8:	ldr	r3, [r1, #4]
   1d7ac:	ldr	r1, [fp, #8]
   1d7b0:	ldr	r1, [r1, #8]
   1d7b4:	ldr	lr, [fp, #8]
   1d7b8:	ldr	lr, [lr, #12]
   1d7bc:	ldr	ip, [sp, #140]	; 0x8c
   1d7c0:	str	r0, [sp, #136]	; 0x88
   1d7c4:	mov	r0, ip
   1d7c8:	ldr	r4, [sp, #136]	; 0x88
   1d7cc:	str	r1, [sp, #132]	; 0x84
   1d7d0:	mov	r1, r4
   1d7d4:	ldr	r5, [sp, #132]	; 0x84
   1d7d8:	str	r5, [sp]
   1d7dc:	str	lr, [sp, #4]
   1d7e0:	bl	119a8 <fprintf@plt>
   1d7e4:	str	r0, [sp, #128]	; 0x80
   1d7e8:	b	1db48 <lchmod@@Base+0x4150>
   1d7ec:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d7f0:	movw	r1, #18625	; 0x48c1
   1d7f4:	movt	r1, #2
   1d7f8:	str	r0, [sp, #124]	; 0x7c
   1d7fc:	mov	r0, r1
   1d800:	bl	11960 <gettext@plt>
   1d804:	ldr	r1, [fp, #8]
   1d808:	ldr	r2, [r1]
   1d80c:	ldr	r1, [fp, #8]
   1d810:	ldr	r3, [r1, #4]
   1d814:	ldr	r1, [fp, #8]
   1d818:	ldr	r1, [r1, #8]
   1d81c:	ldr	lr, [fp, #8]
   1d820:	ldr	lr, [lr, #12]
   1d824:	ldr	ip, [fp, #8]
   1d828:	ldr	ip, [ip, #16]
   1d82c:	ldr	r4, [sp, #124]	; 0x7c
   1d830:	str	r0, [sp, #120]	; 0x78
   1d834:	mov	r0, r4
   1d838:	ldr	r5, [sp, #120]	; 0x78
   1d83c:	str	r1, [sp, #116]	; 0x74
   1d840:	mov	r1, r5
   1d844:	ldr	r6, [sp, #116]	; 0x74
   1d848:	str	r6, [sp]
   1d84c:	str	lr, [sp, #4]
   1d850:	str	ip, [sp, #8]
   1d854:	bl	119a8 <fprintf@plt>
   1d858:	str	r0, [sp, #112]	; 0x70
   1d85c:	b	1db48 <lchmod@@Base+0x4150>
   1d860:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d864:	movw	r1, #18661	; 0x48e5
   1d868:	movt	r1, #2
   1d86c:	str	r0, [sp, #108]	; 0x6c
   1d870:	mov	r0, r1
   1d874:	bl	11960 <gettext@plt>
   1d878:	ldr	r1, [fp, #8]
   1d87c:	ldr	r2, [r1]
   1d880:	ldr	r1, [fp, #8]
   1d884:	ldr	r3, [r1, #4]
   1d888:	ldr	r1, [fp, #8]
   1d88c:	ldr	r1, [r1, #8]
   1d890:	ldr	lr, [fp, #8]
   1d894:	ldr	lr, [lr, #12]
   1d898:	ldr	ip, [fp, #8]
   1d89c:	ldr	ip, [ip, #16]
   1d8a0:	ldr	r4, [fp, #8]
   1d8a4:	ldr	r4, [r4, #20]
   1d8a8:	ldr	r5, [sp, #108]	; 0x6c
   1d8ac:	str	r0, [sp, #104]	; 0x68
   1d8b0:	mov	r0, r5
   1d8b4:	ldr	r6, [sp, #104]	; 0x68
   1d8b8:	str	r1, [sp, #100]	; 0x64
   1d8bc:	mov	r1, r6
   1d8c0:	ldr	r7, [sp, #100]	; 0x64
   1d8c4:	str	r7, [sp]
   1d8c8:	str	lr, [sp, #4]
   1d8cc:	str	ip, [sp, #8]
   1d8d0:	str	r4, [sp, #12]
   1d8d4:	bl	119a8 <fprintf@plt>
   1d8d8:	str	r0, [sp, #96]	; 0x60
   1d8dc:	b	1db48 <lchmod@@Base+0x4150>
   1d8e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d8e4:	movw	r1, #18701	; 0x490d
   1d8e8:	movt	r1, #2
   1d8ec:	str	r0, [sp, #92]	; 0x5c
   1d8f0:	mov	r0, r1
   1d8f4:	bl	11960 <gettext@plt>
   1d8f8:	ldr	r1, [fp, #8]
   1d8fc:	ldr	r2, [r1]
   1d900:	ldr	r1, [fp, #8]
   1d904:	ldr	r3, [r1, #4]
   1d908:	ldr	r1, [fp, #8]
   1d90c:	ldr	r1, [r1, #8]
   1d910:	ldr	lr, [fp, #8]
   1d914:	ldr	lr, [lr, #12]
   1d918:	ldr	ip, [fp, #8]
   1d91c:	ldr	ip, [ip, #16]
   1d920:	ldr	r4, [fp, #8]
   1d924:	ldr	r4, [r4, #20]
   1d928:	ldr	r5, [fp, #8]
   1d92c:	ldr	r5, [r5, #24]
   1d930:	ldr	r6, [sp, #92]	; 0x5c
   1d934:	str	r0, [sp, #88]	; 0x58
   1d938:	mov	r0, r6
   1d93c:	ldr	r7, [sp, #88]	; 0x58
   1d940:	str	r1, [sp, #84]	; 0x54
   1d944:	mov	r1, r7
   1d948:	ldr	r8, [sp, #84]	; 0x54
   1d94c:	str	r8, [sp]
   1d950:	str	lr, [sp, #4]
   1d954:	str	ip, [sp, #8]
   1d958:	str	r4, [sp, #12]
   1d95c:	str	r5, [sp, #16]
   1d960:	bl	119a8 <fprintf@plt>
   1d964:	str	r0, [sp, #80]	; 0x50
   1d968:	b	1db48 <lchmod@@Base+0x4150>
   1d96c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d970:	movw	r1, #18745	; 0x4939
   1d974:	movt	r1, #2
   1d978:	str	r0, [sp, #76]	; 0x4c
   1d97c:	mov	r0, r1
   1d980:	bl	11960 <gettext@plt>
   1d984:	ldr	r1, [fp, #8]
   1d988:	ldr	r2, [r1]
   1d98c:	ldr	r1, [fp, #8]
   1d990:	ldr	r3, [r1, #4]
   1d994:	ldr	r1, [fp, #8]
   1d998:	ldr	r1, [r1, #8]
   1d99c:	ldr	lr, [fp, #8]
   1d9a0:	ldr	lr, [lr, #12]
   1d9a4:	ldr	ip, [fp, #8]
   1d9a8:	ldr	ip, [ip, #16]
   1d9ac:	ldr	r4, [fp, #8]
   1d9b0:	ldr	r4, [r4, #20]
   1d9b4:	ldr	r5, [fp, #8]
   1d9b8:	ldr	r5, [r5, #24]
   1d9bc:	ldr	r6, [fp, #8]
   1d9c0:	ldr	r6, [r6, #28]
   1d9c4:	ldr	r7, [sp, #76]	; 0x4c
   1d9c8:	str	r0, [sp, #72]	; 0x48
   1d9cc:	mov	r0, r7
   1d9d0:	ldr	r8, [sp, #72]	; 0x48
   1d9d4:	str	r1, [sp, #68]	; 0x44
   1d9d8:	mov	r1, r8
   1d9dc:	ldr	r9, [sp, #68]	; 0x44
   1d9e0:	str	r9, [sp]
   1d9e4:	str	lr, [sp, #4]
   1d9e8:	str	ip, [sp, #8]
   1d9ec:	str	r4, [sp, #12]
   1d9f0:	str	r5, [sp, #16]
   1d9f4:	str	r6, [sp, #20]
   1d9f8:	bl	119a8 <fprintf@plt>
   1d9fc:	str	r0, [sp, #64]	; 0x40
   1da00:	b	1db48 <lchmod@@Base+0x4150>
   1da04:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1da08:	movw	r1, #18793	; 0x4969
   1da0c:	movt	r1, #2
   1da10:	str	r0, [sp, #60]	; 0x3c
   1da14:	mov	r0, r1
   1da18:	bl	11960 <gettext@plt>
   1da1c:	ldr	r1, [fp, #8]
   1da20:	ldr	r2, [r1]
   1da24:	ldr	r1, [fp, #8]
   1da28:	ldr	r3, [r1, #4]
   1da2c:	ldr	r1, [fp, #8]
   1da30:	ldr	r1, [r1, #8]
   1da34:	ldr	lr, [fp, #8]
   1da38:	ldr	lr, [lr, #12]
   1da3c:	ldr	ip, [fp, #8]
   1da40:	ldr	ip, [ip, #16]
   1da44:	ldr	r4, [fp, #8]
   1da48:	ldr	r4, [r4, #20]
   1da4c:	ldr	r5, [fp, #8]
   1da50:	ldr	r5, [r5, #24]
   1da54:	ldr	r6, [fp, #8]
   1da58:	ldr	r6, [r6, #28]
   1da5c:	ldr	r7, [fp, #8]
   1da60:	ldr	r7, [r7, #32]
   1da64:	ldr	r8, [sp, #60]	; 0x3c
   1da68:	str	r0, [sp, #56]	; 0x38
   1da6c:	mov	r0, r8
   1da70:	ldr	r9, [sp, #56]	; 0x38
   1da74:	str	r1, [sp, #52]	; 0x34
   1da78:	mov	r1, r9
   1da7c:	ldr	sl, [sp, #52]	; 0x34
   1da80:	str	sl, [sp]
   1da84:	str	lr, [sp, #4]
   1da88:	str	ip, [sp, #8]
   1da8c:	str	r4, [sp, #12]
   1da90:	str	r5, [sp, #16]
   1da94:	str	r6, [sp, #20]
   1da98:	str	r7, [sp, #24]
   1da9c:	bl	119a8 <fprintf@plt>
   1daa0:	str	r0, [sp, #48]	; 0x30
   1daa4:	b	1db48 <lchmod@@Base+0x4150>
   1daa8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1daac:	movw	r1, #18845	; 0x499d
   1dab0:	movt	r1, #2
   1dab4:	str	r0, [sp, #44]	; 0x2c
   1dab8:	mov	r0, r1
   1dabc:	bl	11960 <gettext@plt>
   1dac0:	ldr	r1, [fp, #8]
   1dac4:	ldr	r2, [r1]
   1dac8:	ldr	r1, [fp, #8]
   1dacc:	ldr	r3, [r1, #4]
   1dad0:	ldr	r1, [fp, #8]
   1dad4:	ldr	r1, [r1, #8]
   1dad8:	ldr	lr, [fp, #8]
   1dadc:	ldr	lr, [lr, #12]
   1dae0:	ldr	ip, [fp, #8]
   1dae4:	ldr	ip, [ip, #16]
   1dae8:	ldr	r4, [fp, #8]
   1daec:	ldr	r4, [r4, #20]
   1daf0:	ldr	r5, [fp, #8]
   1daf4:	ldr	r5, [r5, #24]
   1daf8:	ldr	r6, [fp, #8]
   1dafc:	ldr	r6, [r6, #28]
   1db00:	ldr	r7, [fp, #8]
   1db04:	ldr	r7, [r7, #32]
   1db08:	ldr	r8, [sp, #44]	; 0x2c
   1db0c:	str	r0, [sp, #40]	; 0x28
   1db10:	mov	r0, r8
   1db14:	ldr	r9, [sp, #40]	; 0x28
   1db18:	str	r1, [sp, #36]	; 0x24
   1db1c:	mov	r1, r9
   1db20:	ldr	sl, [sp, #36]	; 0x24
   1db24:	str	sl, [sp]
   1db28:	str	lr, [sp, #4]
   1db2c:	str	ip, [sp, #8]
   1db30:	str	r4, [sp, #12]
   1db34:	str	r5, [sp, #16]
   1db38:	str	r6, [sp, #20]
   1db3c:	str	r7, [sp, #24]
   1db40:	bl	119a8 <fprintf@plt>
   1db44:	str	r0, [sp, #32]
   1db48:	sub	sp, fp, #28
   1db4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1db50:	push	{fp, lr}
   1db54:	mov	fp, sp
   1db58:	sub	sp, sp, #32
   1db5c:	ldr	ip, [fp, #8]
   1db60:	str	r0, [fp, #-4]
   1db64:	str	r1, [fp, #-8]
   1db68:	str	r2, [fp, #-12]
   1db6c:	str	r3, [sp, #16]
   1db70:	movw	r0, #0
   1db74:	str	r0, [sp, #12]
   1db78:	str	ip, [sp, #8]
   1db7c:	ldr	r0, [fp, #8]
   1db80:	ldr	r1, [sp, #12]
   1db84:	add	r0, r0, r1, lsl #2
   1db88:	ldr	r0, [r0]
   1db8c:	movw	r1, #0
   1db90:	cmp	r0, r1
   1db94:	beq	1dbac <lchmod@@Base+0x41b4>
   1db98:	b	1db9c <lchmod@@Base+0x41a4>
   1db9c:	ldr	r0, [sp, #12]
   1dba0:	add	r0, r0, #1
   1dba4:	str	r0, [sp, #12]
   1dba8:	b	1db7c <lchmod@@Base+0x4184>
   1dbac:	ldr	r0, [fp, #-4]
   1dbb0:	ldr	r1, [fp, #-8]
   1dbb4:	ldr	r2, [fp, #-12]
   1dbb8:	ldr	r3, [sp, #16]
   1dbbc:	ldr	ip, [fp, #8]
   1dbc0:	ldr	lr, [sp, #12]
   1dbc4:	str	ip, [sp]
   1dbc8:	str	lr, [sp, #4]
   1dbcc:	bl	1d52c <lchmod@@Base+0x3b34>
   1dbd0:	mov	sp, fp
   1dbd4:	pop	{fp, pc}
   1dbd8:	push	{fp, lr}
   1dbdc:	mov	fp, sp
   1dbe0:	sub	sp, sp, #80	; 0x50
   1dbe4:	ldr	ip, [fp, #8]
   1dbe8:	str	ip, [fp, #-4]
   1dbec:	str	r0, [fp, #-8]
   1dbf0:	str	r1, [fp, #-12]
   1dbf4:	str	r2, [fp, #-16]
   1dbf8:	str	r3, [fp, #-20]	; 0xffffffec
   1dbfc:	movw	r0, #0
   1dc00:	str	r0, [fp, #-24]	; 0xffffffe8
   1dc04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1dc08:	cmp	r0, #10
   1dc0c:	movw	r0, #0
   1dc10:	str	r0, [sp, #12]
   1dc14:	bcs	1dc4c <lchmod@@Base+0x4254>
   1dc18:	ldr	r0, [fp, #-4]
   1dc1c:	add	r1, r0, #4
   1dc20:	str	r1, [fp, #-4]
   1dc24:	ldr	r0, [r0]
   1dc28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1dc2c:	add	r2, sp, #16
   1dc30:	add	r1, r2, r1, lsl #2
   1dc34:	str	r0, [r1]
   1dc38:	movw	r1, #0
   1dc3c:	cmp	r0, r1
   1dc40:	movw	r0, #0
   1dc44:	movne	r0, #1
   1dc48:	str	r0, [sp, #12]
   1dc4c:	ldr	r0, [sp, #12]
   1dc50:	tst	r0, #1
   1dc54:	beq	1dc6c <lchmod@@Base+0x4274>
   1dc58:	b	1dc5c <lchmod@@Base+0x4264>
   1dc5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1dc60:	add	r0, r0, #1
   1dc64:	str	r0, [fp, #-24]	; 0xffffffe8
   1dc68:	b	1dc04 <lchmod@@Base+0x420c>
   1dc6c:	add	r0, sp, #16
   1dc70:	ldr	r1, [fp, #-8]
   1dc74:	ldr	r2, [fp, #-12]
   1dc78:	ldr	r3, [fp, #-16]
   1dc7c:	ldr	ip, [fp, #-20]	; 0xffffffec
   1dc80:	ldr	lr, [fp, #-24]	; 0xffffffe8
   1dc84:	str	r0, [sp, #8]
   1dc88:	mov	r0, r1
   1dc8c:	mov	r1, r2
   1dc90:	mov	r2, r3
   1dc94:	mov	r3, ip
   1dc98:	ldr	ip, [sp, #8]
   1dc9c:	str	ip, [sp]
   1dca0:	str	lr, [sp, #4]
   1dca4:	bl	1d52c <lchmod@@Base+0x3b34>
   1dca8:	mov	sp, fp
   1dcac:	pop	{fp, pc}
   1dcb0:	push	{fp, lr}
   1dcb4:	mov	fp, sp
   1dcb8:	sub	sp, sp, #32
   1dcbc:	str	r0, [fp, #-4]
   1dcc0:	str	r1, [fp, #-8]
   1dcc4:	str	r2, [fp, #-12]
   1dcc8:	str	r3, [sp, #16]
   1dccc:	add	r0, fp, #8
   1dcd0:	str	r0, [sp, #12]
   1dcd4:	ldr	r0, [fp, #-4]
   1dcd8:	ldr	r1, [fp, #-8]
   1dcdc:	ldr	r2, [fp, #-12]
   1dce0:	ldr	r3, [sp, #16]
   1dce4:	ldr	ip, [sp, #12]
   1dce8:	mov	lr, sp
   1dcec:	str	ip, [lr]
   1dcf0:	bl	1dbd8 <lchmod@@Base+0x41e0>
   1dcf4:	add	r0, sp, #12
   1dcf8:	str	r0, [sp, #8]
   1dcfc:	mov	sp, fp
   1dd00:	pop	{fp, pc}
   1dd04:	push	{fp, lr}
   1dd08:	mov	fp, sp
   1dd0c:	sub	sp, sp, #16
   1dd10:	movw	r0, #20956	; 0x51dc
   1dd14:	movt	r0, #3
   1dd18:	ldr	r1, [r0]
   1dd1c:	movw	r0, #17691	; 0x451b
   1dd20:	movt	r0, #2
   1dd24:	bl	11750 <fputs_unlocked@plt>
   1dd28:	movw	r1, #18905	; 0x49d9
   1dd2c:	movt	r1, #2
   1dd30:	str	r0, [fp, #-4]
   1dd34:	mov	r0, r1
   1dd38:	bl	11960 <gettext@plt>
   1dd3c:	movw	r1, #18925	; 0x49ed
   1dd40:	movt	r1, #2
   1dd44:	bl	11780 <printf@plt>
   1dd48:	movw	r1, #18947	; 0x4a03
   1dd4c:	movt	r1, #2
   1dd50:	str	r0, [sp, #8]
   1dd54:	mov	r0, r1
   1dd58:	bl	11960 <gettext@plt>
   1dd5c:	movw	r1, #17103	; 0x42cf
   1dd60:	movt	r1, #2
   1dd64:	movw	r2, #17500	; 0x445c
   1dd68:	movt	r2, #2
   1dd6c:	bl	11780 <printf@plt>
   1dd70:	movw	r1, #18967	; 0x4a17
   1dd74:	movt	r1, #2
   1dd78:	str	r0, [sp, #4]
   1dd7c:	mov	r0, r1
   1dd80:	bl	11960 <gettext@plt>
   1dd84:	movw	r1, #19006	; 0x4a3e
   1dd88:	movt	r1, #2
   1dd8c:	bl	11780 <printf@plt>
   1dd90:	str	r0, [sp]
   1dd94:	mov	sp, fp
   1dd98:	pop	{fp, pc}
   1dd9c:	push	{fp, lr}
   1dda0:	mov	fp, sp
   1dda4:	sub	sp, sp, #16
   1dda8:	str	r0, [fp, #-4]
   1ddac:	str	r1, [sp, #8]
   1ddb0:	str	r2, [sp, #4]
   1ddb4:	ldr	r0, [fp, #-4]
   1ddb8:	ldr	r1, [sp, #8]
   1ddbc:	ldr	r2, [sp, #4]
   1ddc0:	bl	1ddcc <lchmod@@Base+0x43d4>
   1ddc4:	mov	sp, fp
   1ddc8:	pop	{fp, pc}
   1ddcc:	push	{fp, lr}
   1ddd0:	mov	fp, sp
   1ddd4:	sub	sp, sp, #16
   1ddd8:	str	r0, [fp, #-4]
   1dddc:	str	r1, [sp, #8]
   1dde0:	str	r2, [sp, #4]
   1dde4:	ldr	r0, [fp, #-4]
   1dde8:	ldr	r1, [sp, #8]
   1ddec:	ldr	r2, [sp, #4]
   1ddf0:	bl	2213c <lchmod@@Base+0x8744>
   1ddf4:	str	r0, [sp]
   1ddf8:	ldr	r0, [sp]
   1ddfc:	movw	r1, #0
   1de00:	cmp	r0, r1
   1de04:	bne	1de34 <lchmod@@Base+0x443c>
   1de08:	ldr	r0, [fp, #-4]
   1de0c:	movw	r1, #0
   1de10:	cmp	r0, r1
   1de14:	beq	1de30 <lchmod@@Base+0x4438>
   1de18:	ldr	r0, [sp, #8]
   1de1c:	cmp	r0, #0
   1de20:	beq	1de34 <lchmod@@Base+0x443c>
   1de24:	ldr	r0, [sp, #4]
   1de28:	cmp	r0, #0
   1de2c:	beq	1de34 <lchmod@@Base+0x443c>
   1de30:	bl	20c1c <lchmod@@Base+0x7224>
   1de34:	ldr	r0, [sp]
   1de38:	mov	sp, fp
   1de3c:	pop	{fp, pc}
   1de40:	push	{fp, lr}
   1de44:	mov	fp, sp
   1de48:	sub	sp, sp, #8
   1de4c:	str	r0, [sp, #4]
   1de50:	ldr	r0, [sp, #4]
   1de54:	bl	20e30 <lchmod@@Base+0x7438>
   1de58:	bl	1de64 <lchmod@@Base+0x446c>
   1de5c:	mov	sp, fp
   1de60:	pop	{fp, pc}
   1de64:	push	{fp, lr}
   1de68:	mov	fp, sp
   1de6c:	sub	sp, sp, #8
   1de70:	str	r0, [sp, #4]
   1de74:	ldr	r0, [sp, #4]
   1de78:	movw	r1, #0
   1de7c:	cmp	r0, r1
   1de80:	bne	1de88 <lchmod@@Base+0x4490>
   1de84:	bl	20c1c <lchmod@@Base+0x7224>
   1de88:	ldr	r0, [sp, #4]
   1de8c:	mov	sp, fp
   1de90:	pop	{fp, pc}
   1de94:	push	{fp, lr}
   1de98:	mov	fp, sp
   1de9c:	sub	sp, sp, #8
   1dea0:	str	r0, [sp, #4]
   1dea4:	ldr	r0, [sp, #4]
   1dea8:	bl	21e78 <lchmod@@Base+0x8480>
   1deac:	bl	1de64 <lchmod@@Base+0x446c>
   1deb0:	mov	sp, fp
   1deb4:	pop	{fp, pc}
   1deb8:	push	{fp, lr}
   1debc:	mov	fp, sp
   1dec0:	sub	sp, sp, #8
   1dec4:	str	r0, [sp, #4]
   1dec8:	ldr	r0, [sp, #4]
   1decc:	bl	1de40 <lchmod@@Base+0x4448>
   1ded0:	mov	sp, fp
   1ded4:	pop	{fp, pc}
   1ded8:	push	{fp, lr}
   1dedc:	mov	fp, sp
   1dee0:	sub	sp, sp, #16
   1dee4:	str	r0, [fp, #-4]
   1dee8:	str	r1, [sp, #8]
   1deec:	ldr	r0, [fp, #-4]
   1def0:	ldr	r1, [sp, #8]
   1def4:	bl	20ea0 <lchmod@@Base+0x74a8>
   1def8:	str	r0, [sp, #4]
   1defc:	ldr	r0, [sp, #4]
   1df00:	movw	r1, #0
   1df04:	cmp	r0, r1
   1df08:	bne	1df2c <lchmod@@Base+0x4534>
   1df0c:	ldr	r0, [fp, #-4]
   1df10:	movw	r1, #0
   1df14:	cmp	r0, r1
   1df18:	beq	1df28 <lchmod@@Base+0x4530>
   1df1c:	ldr	r0, [sp, #8]
   1df20:	cmp	r0, #0
   1df24:	beq	1df2c <lchmod@@Base+0x4534>
   1df28:	bl	20c1c <lchmod@@Base+0x7224>
   1df2c:	ldr	r0, [sp, #4]
   1df30:	mov	sp, fp
   1df34:	pop	{fp, pc}
   1df38:	push	{fp, lr}
   1df3c:	mov	fp, sp
   1df40:	sub	sp, sp, #8
   1df44:	str	r0, [sp, #4]
   1df48:	str	r1, [sp]
   1df4c:	ldr	r0, [sp, #4]
   1df50:	ldr	r1, [sp]
   1df54:	bl	21eb8 <lchmod@@Base+0x84c0>
   1df58:	bl	1de64 <lchmod@@Base+0x446c>
   1df5c:	mov	sp, fp
   1df60:	pop	{fp, pc}
   1df64:	push	{fp, lr}
   1df68:	mov	fp, sp
   1df6c:	sub	sp, sp, #16
   1df70:	str	r0, [fp, #-4]
   1df74:	str	r1, [sp, #8]
   1df78:	str	r2, [sp, #4]
   1df7c:	ldr	r0, [fp, #-4]
   1df80:	ldr	r1, [sp, #8]
   1df84:	ldr	r2, [sp, #4]
   1df88:	bl	21fb0 <lchmod@@Base+0x85b8>
   1df8c:	bl	1de64 <lchmod@@Base+0x446c>
   1df90:	mov	sp, fp
   1df94:	pop	{fp, pc}
   1df98:	push	{fp, lr}
   1df9c:	mov	fp, sp
   1dfa0:	sub	sp, sp, #8
   1dfa4:	str	r0, [sp, #4]
   1dfa8:	str	r1, [sp]
   1dfac:	ldr	r1, [sp, #4]
   1dfb0:	ldr	r2, [sp]
   1dfb4:	movw	r0, #0
   1dfb8:	bl	1ddcc <lchmod@@Base+0x43d4>
   1dfbc:	mov	sp, fp
   1dfc0:	pop	{fp, pc}
   1dfc4:	push	{fp, lr}
   1dfc8:	mov	fp, sp
   1dfcc:	sub	sp, sp, #8
   1dfd0:	str	r0, [sp, #4]
   1dfd4:	str	r1, [sp]
   1dfd8:	ldr	r1, [sp, #4]
   1dfdc:	ldr	r2, [sp]
   1dfe0:	movw	r0, #0
   1dfe4:	bl	1df64 <lchmod@@Base+0x456c>
   1dfe8:	mov	sp, fp
   1dfec:	pop	{fp, pc}
   1dff0:	push	{fp, lr}
   1dff4:	mov	fp, sp
   1dff8:	sub	sp, sp, #8
   1dffc:	str	r0, [sp, #4]
   1e000:	str	r1, [sp]
   1e004:	ldr	r0, [sp, #4]
   1e008:	ldr	r1, [sp]
   1e00c:	movw	r2, #1
   1e010:	bl	1e01c <lchmod@@Base+0x4624>
   1e014:	mov	sp, fp
   1e018:	pop	{fp, pc}
   1e01c:	push	{fp, lr}
   1e020:	mov	fp, sp
   1e024:	sub	sp, sp, #16
   1e028:	str	r0, [fp, #-4]
   1e02c:	str	r1, [sp, #8]
   1e030:	str	r2, [sp, #4]
   1e034:	ldr	r0, [sp, #8]
   1e038:	ldr	r0, [r0]
   1e03c:	str	r0, [sp]
   1e040:	ldr	r0, [fp, #-4]
   1e044:	movw	r1, #0
   1e048:	cmp	r0, r1
   1e04c:	bne	1e098 <lchmod@@Base+0x46a0>
   1e050:	ldr	r0, [sp]
   1e054:	cmp	r0, #0
   1e058:	bne	1e094 <lchmod@@Base+0x469c>
   1e05c:	ldr	r0, [sp, #4]
   1e060:	movw	r1, #64	; 0x40
   1e064:	udiv	r0, r1, r0
   1e068:	str	r0, [sp]
   1e06c:	ldr	r0, [sp]
   1e070:	cmp	r0, #0
   1e074:	movw	r0, #0
   1e078:	movne	r0, #1
   1e07c:	mvn	r1, #0
   1e080:	eor	r0, r0, r1
   1e084:	and	r0, r0, #1
   1e088:	ldr	r1, [sp]
   1e08c:	add	r0, r1, r0
   1e090:	str	r0, [sp]
   1e094:	b	1e0c8 <lchmod@@Base+0x46d0>
   1e098:	ldr	r0, [sp]
   1e09c:	ldr	r1, [sp]
   1e0a0:	lsr	r1, r1, #1
   1e0a4:	add	r1, r1, #1
   1e0a8:	adds	r0, r0, r1
   1e0ac:	mov	r1, #0
   1e0b0:	adc	r1, r1, #0
   1e0b4:	str	r0, [sp]
   1e0b8:	tst	r1, #1
   1e0bc:	beq	1e0c4 <lchmod@@Base+0x46cc>
   1e0c0:	bl	20c1c <lchmod@@Base+0x7224>
   1e0c4:	b	1e0c8 <lchmod@@Base+0x46d0>
   1e0c8:	ldr	r0, [fp, #-4]
   1e0cc:	ldr	r1, [sp]
   1e0d0:	ldr	r2, [sp, #4]
   1e0d4:	bl	1ddcc <lchmod@@Base+0x43d4>
   1e0d8:	str	r0, [fp, #-4]
   1e0dc:	ldr	r0, [sp]
   1e0e0:	ldr	r1, [sp, #8]
   1e0e4:	str	r0, [r1]
   1e0e8:	ldr	r0, [fp, #-4]
   1e0ec:	mov	sp, fp
   1e0f0:	pop	{fp, pc}
   1e0f4:	push	{fp, lr}
   1e0f8:	mov	fp, sp
   1e0fc:	sub	sp, sp, #376	; 0x178
   1e100:	ldr	ip, [fp, #8]
   1e104:	str	r0, [fp, #-4]
   1e108:	str	r1, [fp, #-8]
   1e10c:	str	r2, [fp, #-12]
   1e110:	str	r3, [fp, #-16]
   1e114:	ldr	r0, [fp, #-8]
   1e118:	ldr	r0, [r0]
   1e11c:	str	r0, [fp, #-20]	; 0xffffffec
   1e120:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e124:	ldr	r1, [fp, #-20]	; 0xffffffec
   1e128:	asr	r1, r1, #1
   1e12c:	add	r1, r0, r1
   1e130:	mov	r2, #1
   1e134:	cmp	r1, r0
   1e138:	movwvc	r2, #0
   1e13c:	str	r1, [fp, #-24]	; 0xffffffe8
   1e140:	tst	r2, #1
   1e144:	str	ip, [fp, #-36]	; 0xffffffdc
   1e148:	beq	1e154 <lchmod@@Base+0x475c>
   1e14c:	ldr	r0, [pc, #4044]	; 1f120 <lchmod@@Base+0x5728>
   1e150:	str	r0, [fp, #-24]	; 0xffffffe8
   1e154:	ldr	r0, [fp, #-16]
   1e158:	movw	r1, #0
   1e15c:	cmp	r1, r0
   1e160:	bgt	1e17c <lchmod@@Base+0x4784>
   1e164:	ldr	r0, [fp, #-16]
   1e168:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e16c:	cmp	r0, r1
   1e170:	bge	1e17c <lchmod@@Base+0x4784>
   1e174:	ldr	r0, [fp, #-16]
   1e178:	str	r0, [fp, #-24]	; 0xffffffe8
   1e17c:	b	1e554 <lchmod@@Base+0x4b5c>
   1e180:	b	1e184 <lchmod@@Base+0x478c>
   1e184:	ldr	r0, [fp, #8]
   1e188:	cmp	r0, #0
   1e18c:	bge	1e2a0 <lchmod@@Base+0x48a8>
   1e190:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e194:	cmp	r0, #0
   1e198:	bge	1e224 <lchmod@@Base+0x482c>
   1e19c:	b	1e1a0 <lchmod@@Base+0x47a8>
   1e1a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e1a4:	ldr	r1, [fp, #8]
   1e1a8:	movw	r2, #127	; 0x7f
   1e1ac:	sdiv	r1, r2, r1
   1e1b0:	cmp	r0, r1
   1e1b4:	blt	1e340 <lchmod@@Base+0x4948>
   1e1b8:	b	1e358 <lchmod@@Base+0x4960>
   1e1bc:	b	1e1c0 <lchmod@@Base+0x47c8>
   1e1c0:	ldr	r0, [pc, #4076]	; 1f1b4 <lchmod@@Base+0x57bc>
   1e1c4:	ldr	r1, [fp, #8]
   1e1c8:	cmp	r1, r0
   1e1cc:	blt	1e1e4 <lchmod@@Base+0x47ec>
   1e1d0:	b	1e1f0 <lchmod@@Base+0x47f8>
   1e1d4:	ldr	r0, [fp, #8]
   1e1d8:	movw	r1, #0
   1e1dc:	cmp	r1, r0
   1e1e0:	bge	1e1f0 <lchmod@@Base+0x47f8>
   1e1e4:	movw	r0, #0
   1e1e8:	str	r0, [fp, #-40]	; 0xffffffd8
   1e1ec:	b	1e208 <lchmod@@Base+0x4810>
   1e1f0:	ldr	r0, [fp, #8]
   1e1f4:	movw	r1, #0
   1e1f8:	sub	r0, r1, r0
   1e1fc:	movw	r1, #127	; 0x7f
   1e200:	sdiv	r0, r1, r0
   1e204:	str	r0, [fp, #-40]	; 0xffffffd8
   1e208:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e20c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e210:	mvn	r2, #0
   1e214:	sub	r1, r2, r1
   1e218:	cmp	r0, r1
   1e21c:	ble	1e340 <lchmod@@Base+0x4948>
   1e220:	b	1e358 <lchmod@@Base+0x4960>
   1e224:	b	1e228 <lchmod@@Base+0x4830>
   1e228:	b	1e284 <lchmod@@Base+0x488c>
   1e22c:	b	1e284 <lchmod@@Base+0x488c>
   1e230:	ldr	r0, [fp, #8]
   1e234:	cmn	r0, #1
   1e238:	bne	1e284 <lchmod@@Base+0x488c>
   1e23c:	b	1e240 <lchmod@@Base+0x4848>
   1e240:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e244:	mvn	r1, #127	; 0x7f
   1e248:	add	r0, r0, r1
   1e24c:	movw	r1, #0
   1e250:	cmp	r1, r0
   1e254:	blt	1e340 <lchmod@@Base+0x4948>
   1e258:	b	1e358 <lchmod@@Base+0x4960>
   1e25c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e260:	movw	r1, #0
   1e264:	cmp	r1, r0
   1e268:	bge	1e358 <lchmod@@Base+0x4960>
   1e26c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e270:	sub	r0, r0, #1
   1e274:	movw	r1, #127	; 0x7f
   1e278:	cmp	r1, r0
   1e27c:	blt	1e340 <lchmod@@Base+0x4948>
   1e280:	b	1e358 <lchmod@@Base+0x4960>
   1e284:	ldr	r0, [fp, #8]
   1e288:	mvn	r1, #127	; 0x7f
   1e28c:	sdiv	r0, r1, r0
   1e290:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e294:	cmp	r0, r1
   1e298:	blt	1e340 <lchmod@@Base+0x4948>
   1e29c:	b	1e358 <lchmod@@Base+0x4960>
   1e2a0:	ldr	r0, [fp, #8]
   1e2a4:	cmp	r0, #0
   1e2a8:	bne	1e2b0 <lchmod@@Base+0x48b8>
   1e2ac:	b	1e358 <lchmod@@Base+0x4960>
   1e2b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e2b4:	cmp	r0, #0
   1e2b8:	bge	1e328 <lchmod@@Base+0x4930>
   1e2bc:	b	1e2c0 <lchmod@@Base+0x48c8>
   1e2c0:	b	1e30c <lchmod@@Base+0x4914>
   1e2c4:	b	1e30c <lchmod@@Base+0x4914>
   1e2c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e2cc:	cmn	r0, #1
   1e2d0:	bne	1e30c <lchmod@@Base+0x4914>
   1e2d4:	b	1e2d8 <lchmod@@Base+0x48e0>
   1e2d8:	ldr	r0, [fp, #8]
   1e2dc:	mvn	r1, #127	; 0x7f
   1e2e0:	add	r0, r0, r1
   1e2e4:	movw	r1, #0
   1e2e8:	cmp	r1, r0
   1e2ec:	blt	1e340 <lchmod@@Base+0x4948>
   1e2f0:	b	1e358 <lchmod@@Base+0x4960>
   1e2f4:	ldr	r0, [fp, #8]
   1e2f8:	sub	r0, r0, #1
   1e2fc:	movw	r1, #127	; 0x7f
   1e300:	cmp	r1, r0
   1e304:	blt	1e340 <lchmod@@Base+0x4948>
   1e308:	b	1e358 <lchmod@@Base+0x4960>
   1e30c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e310:	mvn	r1, #127	; 0x7f
   1e314:	sdiv	r0, r1, r0
   1e318:	ldr	r1, [fp, #8]
   1e31c:	cmp	r0, r1
   1e320:	blt	1e340 <lchmod@@Base+0x4948>
   1e324:	b	1e358 <lchmod@@Base+0x4960>
   1e328:	ldr	r0, [fp, #8]
   1e32c:	movw	r1, #127	; 0x7f
   1e330:	sdiv	r0, r1, r0
   1e334:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e338:	cmp	r0, r1
   1e33c:	bge	1e358 <lchmod@@Base+0x4960>
   1e340:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e344:	ldr	r1, [fp, #8]
   1e348:	mul	r0, r0, r1
   1e34c:	sxtb	r0, r0
   1e350:	str	r0, [fp, #-28]	; 0xffffffe4
   1e354:	b	1f56c <lchmod@@Base+0x5b74>
   1e358:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e35c:	ldr	r1, [fp, #8]
   1e360:	mul	r0, r0, r1
   1e364:	sxtb	r0, r0
   1e368:	str	r0, [fp, #-28]	; 0xffffffe4
   1e36c:	b	1f57c <lchmod@@Base+0x5b84>
   1e370:	ldr	r0, [fp, #8]
   1e374:	cmp	r0, #0
   1e378:	bge	1e488 <lchmod@@Base+0x4a90>
   1e37c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e380:	cmp	r0, #0
   1e384:	bge	1e410 <lchmod@@Base+0x4a18>
   1e388:	b	1e38c <lchmod@@Base+0x4994>
   1e38c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e390:	ldr	r1, [fp, #8]
   1e394:	movw	r2, #255	; 0xff
   1e398:	sdiv	r1, r2, r1
   1e39c:	cmp	r0, r1
   1e3a0:	blt	1e524 <lchmod@@Base+0x4b2c>
   1e3a4:	b	1e53c <lchmod@@Base+0x4b44>
   1e3a8:	b	1e3ac <lchmod@@Base+0x49b4>
   1e3ac:	ldr	r0, [pc, #3584]	; 1f1b4 <lchmod@@Base+0x57bc>
   1e3b0:	ldr	r1, [fp, #8]
   1e3b4:	cmp	r1, r0
   1e3b8:	blt	1e3d0 <lchmod@@Base+0x49d8>
   1e3bc:	b	1e3dc <lchmod@@Base+0x49e4>
   1e3c0:	ldr	r0, [fp, #8]
   1e3c4:	movw	r1, #0
   1e3c8:	cmp	r1, r0
   1e3cc:	bge	1e3dc <lchmod@@Base+0x49e4>
   1e3d0:	movw	r0, #0
   1e3d4:	str	r0, [fp, #-44]	; 0xffffffd4
   1e3d8:	b	1e3f4 <lchmod@@Base+0x49fc>
   1e3dc:	ldr	r0, [fp, #8]
   1e3e0:	movw	r1, #0
   1e3e4:	sub	r0, r1, r0
   1e3e8:	movw	r1, #255	; 0xff
   1e3ec:	sdiv	r0, r1, r0
   1e3f0:	str	r0, [fp, #-44]	; 0xffffffd4
   1e3f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1e3f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e3fc:	mvn	r2, #0
   1e400:	sub	r1, r2, r1
   1e404:	cmp	r0, r1
   1e408:	ble	1e524 <lchmod@@Base+0x4b2c>
   1e40c:	b	1e53c <lchmod@@Base+0x4b44>
   1e410:	b	1e414 <lchmod@@Base+0x4a1c>
   1e414:	b	1e46c <lchmod@@Base+0x4a74>
   1e418:	b	1e46c <lchmod@@Base+0x4a74>
   1e41c:	ldr	r0, [fp, #8]
   1e420:	cmn	r0, #1
   1e424:	bne	1e46c <lchmod@@Base+0x4a74>
   1e428:	b	1e42c <lchmod@@Base+0x4a34>
   1e42c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e430:	add	r0, r0, #0
   1e434:	movw	r1, #0
   1e438:	cmp	r1, r0
   1e43c:	blt	1e524 <lchmod@@Base+0x4b2c>
   1e440:	b	1e53c <lchmod@@Base+0x4b44>
   1e444:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e448:	movw	r1, #0
   1e44c:	cmp	r1, r0
   1e450:	bge	1e53c <lchmod@@Base+0x4b44>
   1e454:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e458:	sub	r0, r0, #1
   1e45c:	mvn	r1, #0
   1e460:	cmp	r1, r0
   1e464:	blt	1e524 <lchmod@@Base+0x4b2c>
   1e468:	b	1e53c <lchmod@@Base+0x4b44>
   1e46c:	ldr	r0, [fp, #8]
   1e470:	movw	r1, #0
   1e474:	sdiv	r0, r1, r0
   1e478:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e47c:	cmp	r0, r1
   1e480:	blt	1e524 <lchmod@@Base+0x4b2c>
   1e484:	b	1e53c <lchmod@@Base+0x4b44>
   1e488:	ldr	r0, [fp, #8]
   1e48c:	cmp	r0, #0
   1e490:	bne	1e498 <lchmod@@Base+0x4aa0>
   1e494:	b	1e53c <lchmod@@Base+0x4b44>
   1e498:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e49c:	cmp	r0, #0
   1e4a0:	bge	1e50c <lchmod@@Base+0x4b14>
   1e4a4:	b	1e4a8 <lchmod@@Base+0x4ab0>
   1e4a8:	b	1e4f0 <lchmod@@Base+0x4af8>
   1e4ac:	b	1e4f0 <lchmod@@Base+0x4af8>
   1e4b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e4b4:	cmn	r0, #1
   1e4b8:	bne	1e4f0 <lchmod@@Base+0x4af8>
   1e4bc:	b	1e4c0 <lchmod@@Base+0x4ac8>
   1e4c0:	ldr	r0, [fp, #8]
   1e4c4:	add	r0, r0, #0
   1e4c8:	movw	r1, #0
   1e4cc:	cmp	r1, r0
   1e4d0:	blt	1e524 <lchmod@@Base+0x4b2c>
   1e4d4:	b	1e53c <lchmod@@Base+0x4b44>
   1e4d8:	ldr	r0, [fp, #8]
   1e4dc:	sub	r0, r0, #1
   1e4e0:	mvn	r1, #0
   1e4e4:	cmp	r1, r0
   1e4e8:	blt	1e524 <lchmod@@Base+0x4b2c>
   1e4ec:	b	1e53c <lchmod@@Base+0x4b44>
   1e4f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e4f4:	movw	r1, #0
   1e4f8:	sdiv	r0, r1, r0
   1e4fc:	ldr	r1, [fp, #8]
   1e500:	cmp	r0, r1
   1e504:	blt	1e524 <lchmod@@Base+0x4b2c>
   1e508:	b	1e53c <lchmod@@Base+0x4b44>
   1e50c:	ldr	r0, [fp, #8]
   1e510:	movw	r1, #255	; 0xff
   1e514:	sdiv	r0, r1, r0
   1e518:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e51c:	cmp	r0, r1
   1e520:	bge	1e53c <lchmod@@Base+0x4b44>
   1e524:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e528:	ldr	r1, [fp, #8]
   1e52c:	mul	r0, r0, r1
   1e530:	and	r0, r0, #255	; 0xff
   1e534:	str	r0, [fp, #-28]	; 0xffffffe4
   1e538:	b	1f56c <lchmod@@Base+0x5b74>
   1e53c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e540:	ldr	r1, [fp, #8]
   1e544:	mul	r0, r0, r1
   1e548:	and	r0, r0, #255	; 0xff
   1e54c:	str	r0, [fp, #-28]	; 0xffffffe4
   1e550:	b	1f57c <lchmod@@Base+0x5b84>
   1e554:	b	1e92c <lchmod@@Base+0x4f34>
   1e558:	b	1e55c <lchmod@@Base+0x4b64>
   1e55c:	ldr	r0, [fp, #8]
   1e560:	cmp	r0, #0
   1e564:	bge	1e678 <lchmod@@Base+0x4c80>
   1e568:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e56c:	cmp	r0, #0
   1e570:	bge	1e5fc <lchmod@@Base+0x4c04>
   1e574:	b	1e578 <lchmod@@Base+0x4b80>
   1e578:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e57c:	ldr	r1, [fp, #8]
   1e580:	movw	r2, #32767	; 0x7fff
   1e584:	sdiv	r1, r2, r1
   1e588:	cmp	r0, r1
   1e58c:	blt	1e718 <lchmod@@Base+0x4d20>
   1e590:	b	1e730 <lchmod@@Base+0x4d38>
   1e594:	b	1e598 <lchmod@@Base+0x4ba0>
   1e598:	ldr	r0, [pc, #3092]	; 1f1b4 <lchmod@@Base+0x57bc>
   1e59c:	ldr	r1, [fp, #8]
   1e5a0:	cmp	r1, r0
   1e5a4:	blt	1e5bc <lchmod@@Base+0x4bc4>
   1e5a8:	b	1e5c8 <lchmod@@Base+0x4bd0>
   1e5ac:	ldr	r0, [fp, #8]
   1e5b0:	movw	r1, #0
   1e5b4:	cmp	r1, r0
   1e5b8:	bge	1e5c8 <lchmod@@Base+0x4bd0>
   1e5bc:	movw	r0, #0
   1e5c0:	str	r0, [fp, #-48]	; 0xffffffd0
   1e5c4:	b	1e5e0 <lchmod@@Base+0x4be8>
   1e5c8:	ldr	r0, [fp, #8]
   1e5cc:	movw	r1, #0
   1e5d0:	sub	r0, r1, r0
   1e5d4:	movw	r1, #32767	; 0x7fff
   1e5d8:	sdiv	r0, r1, r0
   1e5dc:	str	r0, [fp, #-48]	; 0xffffffd0
   1e5e0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1e5e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e5e8:	mvn	r2, #0
   1e5ec:	sub	r1, r2, r1
   1e5f0:	cmp	r0, r1
   1e5f4:	ble	1e718 <lchmod@@Base+0x4d20>
   1e5f8:	b	1e730 <lchmod@@Base+0x4d38>
   1e5fc:	b	1e600 <lchmod@@Base+0x4c08>
   1e600:	b	1e65c <lchmod@@Base+0x4c64>
   1e604:	b	1e65c <lchmod@@Base+0x4c64>
   1e608:	ldr	r0, [fp, #8]
   1e60c:	cmn	r0, #1
   1e610:	bne	1e65c <lchmod@@Base+0x4c64>
   1e614:	b	1e618 <lchmod@@Base+0x4c20>
   1e618:	ldr	r0, [pc, #3928]	; 1f578 <lchmod@@Base+0x5b80>
   1e61c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e620:	add	r0, r1, r0
   1e624:	movw	r1, #0
   1e628:	cmp	r1, r0
   1e62c:	blt	1e718 <lchmod@@Base+0x4d20>
   1e630:	b	1e730 <lchmod@@Base+0x4d38>
   1e634:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e638:	movw	r1, #0
   1e63c:	cmp	r1, r0
   1e640:	bge	1e730 <lchmod@@Base+0x4d38>
   1e644:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e648:	sub	r0, r0, #1
   1e64c:	movw	r1, #32767	; 0x7fff
   1e650:	cmp	r1, r0
   1e654:	blt	1e718 <lchmod@@Base+0x4d20>
   1e658:	b	1e730 <lchmod@@Base+0x4d38>
   1e65c:	ldr	r0, [pc, #3860]	; 1f578 <lchmod@@Base+0x5b80>
   1e660:	ldr	r1, [fp, #8]
   1e664:	sdiv	r0, r0, r1
   1e668:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e66c:	cmp	r0, r1
   1e670:	blt	1e718 <lchmod@@Base+0x4d20>
   1e674:	b	1e730 <lchmod@@Base+0x4d38>
   1e678:	ldr	r0, [fp, #8]
   1e67c:	cmp	r0, #0
   1e680:	bne	1e688 <lchmod@@Base+0x4c90>
   1e684:	b	1e730 <lchmod@@Base+0x4d38>
   1e688:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e68c:	cmp	r0, #0
   1e690:	bge	1e700 <lchmod@@Base+0x4d08>
   1e694:	b	1e698 <lchmod@@Base+0x4ca0>
   1e698:	b	1e6e4 <lchmod@@Base+0x4cec>
   1e69c:	b	1e6e4 <lchmod@@Base+0x4cec>
   1e6a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e6a4:	cmn	r0, #1
   1e6a8:	bne	1e6e4 <lchmod@@Base+0x4cec>
   1e6ac:	b	1e6b0 <lchmod@@Base+0x4cb8>
   1e6b0:	ldr	r0, [pc, #3776]	; 1f578 <lchmod@@Base+0x5b80>
   1e6b4:	ldr	r1, [fp, #8]
   1e6b8:	add	r0, r1, r0
   1e6bc:	movw	r1, #0
   1e6c0:	cmp	r1, r0
   1e6c4:	blt	1e718 <lchmod@@Base+0x4d20>
   1e6c8:	b	1e730 <lchmod@@Base+0x4d38>
   1e6cc:	ldr	r0, [fp, #8]
   1e6d0:	sub	r0, r0, #1
   1e6d4:	movw	r1, #32767	; 0x7fff
   1e6d8:	cmp	r1, r0
   1e6dc:	blt	1e718 <lchmod@@Base+0x4d20>
   1e6e0:	b	1e730 <lchmod@@Base+0x4d38>
   1e6e4:	ldr	r0, [pc, #3724]	; 1f578 <lchmod@@Base+0x5b80>
   1e6e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e6ec:	sdiv	r0, r0, r1
   1e6f0:	ldr	r1, [fp, #8]
   1e6f4:	cmp	r0, r1
   1e6f8:	blt	1e718 <lchmod@@Base+0x4d20>
   1e6fc:	b	1e730 <lchmod@@Base+0x4d38>
   1e700:	ldr	r0, [fp, #8]
   1e704:	movw	r1, #32767	; 0x7fff
   1e708:	sdiv	r0, r1, r0
   1e70c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e710:	cmp	r0, r1
   1e714:	bge	1e730 <lchmod@@Base+0x4d38>
   1e718:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e71c:	ldr	r1, [fp, #8]
   1e720:	mul	r0, r0, r1
   1e724:	sxth	r0, r0
   1e728:	str	r0, [fp, #-28]	; 0xffffffe4
   1e72c:	b	1f56c <lchmod@@Base+0x5b74>
   1e730:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e734:	ldr	r1, [fp, #8]
   1e738:	mul	r0, r0, r1
   1e73c:	sxth	r0, r0
   1e740:	str	r0, [fp, #-28]	; 0xffffffe4
   1e744:	b	1f57c <lchmod@@Base+0x5b84>
   1e748:	ldr	r0, [fp, #8]
   1e74c:	cmp	r0, #0
   1e750:	bge	1e860 <lchmod@@Base+0x4e68>
   1e754:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e758:	cmp	r0, #0
   1e75c:	bge	1e7e8 <lchmod@@Base+0x4df0>
   1e760:	b	1e764 <lchmod@@Base+0x4d6c>
   1e764:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e768:	ldr	r1, [fp, #8]
   1e76c:	movw	r2, #65535	; 0xffff
   1e770:	sdiv	r1, r2, r1
   1e774:	cmp	r0, r1
   1e778:	blt	1e8fc <lchmod@@Base+0x4f04>
   1e77c:	b	1e914 <lchmod@@Base+0x4f1c>
   1e780:	b	1e784 <lchmod@@Base+0x4d8c>
   1e784:	ldr	r0, [pc, #2600]	; 1f1b4 <lchmod@@Base+0x57bc>
   1e788:	ldr	r1, [fp, #8]
   1e78c:	cmp	r1, r0
   1e790:	blt	1e7a8 <lchmod@@Base+0x4db0>
   1e794:	b	1e7b4 <lchmod@@Base+0x4dbc>
   1e798:	ldr	r0, [fp, #8]
   1e79c:	movw	r1, #0
   1e7a0:	cmp	r1, r0
   1e7a4:	bge	1e7b4 <lchmod@@Base+0x4dbc>
   1e7a8:	movw	r0, #0
   1e7ac:	str	r0, [fp, #-52]	; 0xffffffcc
   1e7b0:	b	1e7cc <lchmod@@Base+0x4dd4>
   1e7b4:	ldr	r0, [fp, #8]
   1e7b8:	movw	r1, #0
   1e7bc:	sub	r0, r1, r0
   1e7c0:	movw	r1, #65535	; 0xffff
   1e7c4:	sdiv	r0, r1, r0
   1e7c8:	str	r0, [fp, #-52]	; 0xffffffcc
   1e7cc:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1e7d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e7d4:	mvn	r2, #0
   1e7d8:	sub	r1, r2, r1
   1e7dc:	cmp	r0, r1
   1e7e0:	ble	1e8fc <lchmod@@Base+0x4f04>
   1e7e4:	b	1e914 <lchmod@@Base+0x4f1c>
   1e7e8:	b	1e7ec <lchmod@@Base+0x4df4>
   1e7ec:	b	1e844 <lchmod@@Base+0x4e4c>
   1e7f0:	b	1e844 <lchmod@@Base+0x4e4c>
   1e7f4:	ldr	r0, [fp, #8]
   1e7f8:	cmn	r0, #1
   1e7fc:	bne	1e844 <lchmod@@Base+0x4e4c>
   1e800:	b	1e804 <lchmod@@Base+0x4e0c>
   1e804:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e808:	add	r0, r0, #0
   1e80c:	movw	r1, #0
   1e810:	cmp	r1, r0
   1e814:	blt	1e8fc <lchmod@@Base+0x4f04>
   1e818:	b	1e914 <lchmod@@Base+0x4f1c>
   1e81c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e820:	movw	r1, #0
   1e824:	cmp	r1, r0
   1e828:	bge	1e914 <lchmod@@Base+0x4f1c>
   1e82c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e830:	sub	r0, r0, #1
   1e834:	mvn	r1, #0
   1e838:	cmp	r1, r0
   1e83c:	blt	1e8fc <lchmod@@Base+0x4f04>
   1e840:	b	1e914 <lchmod@@Base+0x4f1c>
   1e844:	ldr	r0, [fp, #8]
   1e848:	movw	r1, #0
   1e84c:	sdiv	r0, r1, r0
   1e850:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e854:	cmp	r0, r1
   1e858:	blt	1e8fc <lchmod@@Base+0x4f04>
   1e85c:	b	1e914 <lchmod@@Base+0x4f1c>
   1e860:	ldr	r0, [fp, #8]
   1e864:	cmp	r0, #0
   1e868:	bne	1e870 <lchmod@@Base+0x4e78>
   1e86c:	b	1e914 <lchmod@@Base+0x4f1c>
   1e870:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e874:	cmp	r0, #0
   1e878:	bge	1e8e4 <lchmod@@Base+0x4eec>
   1e87c:	b	1e880 <lchmod@@Base+0x4e88>
   1e880:	b	1e8c8 <lchmod@@Base+0x4ed0>
   1e884:	b	1e8c8 <lchmod@@Base+0x4ed0>
   1e888:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e88c:	cmn	r0, #1
   1e890:	bne	1e8c8 <lchmod@@Base+0x4ed0>
   1e894:	b	1e898 <lchmod@@Base+0x4ea0>
   1e898:	ldr	r0, [fp, #8]
   1e89c:	add	r0, r0, #0
   1e8a0:	movw	r1, #0
   1e8a4:	cmp	r1, r0
   1e8a8:	blt	1e8fc <lchmod@@Base+0x4f04>
   1e8ac:	b	1e914 <lchmod@@Base+0x4f1c>
   1e8b0:	ldr	r0, [fp, #8]
   1e8b4:	sub	r0, r0, #1
   1e8b8:	mvn	r1, #0
   1e8bc:	cmp	r1, r0
   1e8c0:	blt	1e8fc <lchmod@@Base+0x4f04>
   1e8c4:	b	1e914 <lchmod@@Base+0x4f1c>
   1e8c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e8cc:	movw	r1, #0
   1e8d0:	sdiv	r0, r1, r0
   1e8d4:	ldr	r1, [fp, #8]
   1e8d8:	cmp	r0, r1
   1e8dc:	blt	1e8fc <lchmod@@Base+0x4f04>
   1e8e0:	b	1e914 <lchmod@@Base+0x4f1c>
   1e8e4:	ldr	r0, [fp, #8]
   1e8e8:	movw	r1, #65535	; 0xffff
   1e8ec:	sdiv	r0, r1, r0
   1e8f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e8f4:	cmp	r0, r1
   1e8f8:	bge	1e914 <lchmod@@Base+0x4f1c>
   1e8fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e900:	ldr	r1, [fp, #8]
   1e904:	mul	r0, r0, r1
   1e908:	uxth	r0, r0
   1e90c:	str	r0, [fp, #-28]	; 0xffffffe4
   1e910:	b	1f56c <lchmod@@Base+0x5b74>
   1e914:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e918:	ldr	r1, [fp, #8]
   1e91c:	mul	r0, r0, r1
   1e920:	uxth	r0, r0
   1e924:	str	r0, [fp, #-28]	; 0xffffffe4
   1e928:	b	1f57c <lchmod@@Base+0x5b84>
   1e92c:	b	1e930 <lchmod@@Base+0x4f38>
   1e930:	b	1e934 <lchmod@@Base+0x4f3c>
   1e934:	ldr	r0, [fp, #8]
   1e938:	cmp	r0, #0
   1e93c:	bge	1ea40 <lchmod@@Base+0x5048>
   1e940:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e944:	cmp	r0, #0
   1e948:	bge	1e9d4 <lchmod@@Base+0x4fdc>
   1e94c:	b	1e950 <lchmod@@Base+0x4f58>
   1e950:	ldr	r0, [pc, #1992]	; 1f120 <lchmod@@Base+0x5728>
   1e954:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e958:	ldr	r2, [fp, #8]
   1e95c:	sdiv	r0, r0, r2
   1e960:	cmp	r1, r0
   1e964:	blt	1ead0 <lchmod@@Base+0x50d8>
   1e968:	b	1eae4 <lchmod@@Base+0x50ec>
   1e96c:	b	1e970 <lchmod@@Base+0x4f78>
   1e970:	ldr	r0, [pc, #2108]	; 1f1b4 <lchmod@@Base+0x57bc>
   1e974:	ldr	r1, [fp, #8]
   1e978:	cmp	r1, r0
   1e97c:	blt	1e994 <lchmod@@Base+0x4f9c>
   1e980:	b	1e9a0 <lchmod@@Base+0x4fa8>
   1e984:	ldr	r0, [fp, #8]
   1e988:	movw	r1, #0
   1e98c:	cmp	r1, r0
   1e990:	bge	1e9a0 <lchmod@@Base+0x4fa8>
   1e994:	movw	r0, #0
   1e998:	str	r0, [fp, #-56]	; 0xffffffc8
   1e99c:	b	1e9b8 <lchmod@@Base+0x4fc0>
   1e9a0:	ldr	r0, [pc, #1912]	; 1f120 <lchmod@@Base+0x5728>
   1e9a4:	ldr	r1, [fp, #8]
   1e9a8:	movw	r2, #0
   1e9ac:	sub	r1, r2, r1
   1e9b0:	sdiv	r0, r0, r1
   1e9b4:	str	r0, [fp, #-56]	; 0xffffffc8
   1e9b8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1e9bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1e9c0:	mvn	r2, #0
   1e9c4:	sub	r1, r2, r1
   1e9c8:	cmp	r0, r1
   1e9cc:	ble	1ead0 <lchmod@@Base+0x50d8>
   1e9d0:	b	1eae4 <lchmod@@Base+0x50ec>
   1e9d4:	ldr	r0, [fp, #8]
   1e9d8:	cmn	r0, #1
   1e9dc:	bne	1ea24 <lchmod@@Base+0x502c>
   1e9e0:	b	1e9e4 <lchmod@@Base+0x4fec>
   1e9e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e9e8:	add	r0, r0, #-2147483648	; 0x80000000
   1e9ec:	movw	r1, #0
   1e9f0:	cmp	r1, r0
   1e9f4:	blt	1ead0 <lchmod@@Base+0x50d8>
   1e9f8:	b	1eae4 <lchmod@@Base+0x50ec>
   1e9fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ea00:	movw	r1, #0
   1ea04:	cmp	r1, r0
   1ea08:	bge	1eae4 <lchmod@@Base+0x50ec>
   1ea0c:	ldr	r0, [pc, #1804]	; 1f120 <lchmod@@Base+0x5728>
   1ea10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ea14:	sub	r1, r1, #1
   1ea18:	cmp	r0, r1
   1ea1c:	blt	1ead0 <lchmod@@Base+0x50d8>
   1ea20:	b	1eae4 <lchmod@@Base+0x50ec>
   1ea24:	ldr	r0, [pc, #4072]	; 1fa14 <lchmod@@Base+0x601c>
   1ea28:	ldr	r1, [fp, #8]
   1ea2c:	sdiv	r0, r0, r1
   1ea30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ea34:	cmp	r0, r1
   1ea38:	blt	1ead0 <lchmod@@Base+0x50d8>
   1ea3c:	b	1eae4 <lchmod@@Base+0x50ec>
   1ea40:	ldr	r0, [fp, #8]
   1ea44:	cmp	r0, #0
   1ea48:	bne	1ea50 <lchmod@@Base+0x5058>
   1ea4c:	b	1eae4 <lchmod@@Base+0x50ec>
   1ea50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ea54:	cmp	r0, #0
   1ea58:	bge	1eab8 <lchmod@@Base+0x50c0>
   1ea5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ea60:	cmn	r0, #1
   1ea64:	bne	1ea9c <lchmod@@Base+0x50a4>
   1ea68:	b	1ea6c <lchmod@@Base+0x5074>
   1ea6c:	ldr	r0, [fp, #8]
   1ea70:	add	r0, r0, #-2147483648	; 0x80000000
   1ea74:	movw	r1, #0
   1ea78:	cmp	r1, r0
   1ea7c:	blt	1ead0 <lchmod@@Base+0x50d8>
   1ea80:	b	1eae4 <lchmod@@Base+0x50ec>
   1ea84:	ldr	r0, [pc, #1684]	; 1f120 <lchmod@@Base+0x5728>
   1ea88:	ldr	r1, [fp, #8]
   1ea8c:	sub	r1, r1, #1
   1ea90:	cmp	r0, r1
   1ea94:	blt	1ead0 <lchmod@@Base+0x50d8>
   1ea98:	b	1eae4 <lchmod@@Base+0x50ec>
   1ea9c:	ldr	r0, [pc, #3952]	; 1fa14 <lchmod@@Base+0x601c>
   1eaa0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1eaa4:	sdiv	r0, r0, r1
   1eaa8:	ldr	r1, [fp, #8]
   1eaac:	cmp	r0, r1
   1eab0:	blt	1ead0 <lchmod@@Base+0x50d8>
   1eab4:	b	1eae4 <lchmod@@Base+0x50ec>
   1eab8:	ldr	r0, [pc, #1632]	; 1f120 <lchmod@@Base+0x5728>
   1eabc:	ldr	r1, [fp, #8]
   1eac0:	sdiv	r0, r0, r1
   1eac4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1eac8:	cmp	r0, r1
   1eacc:	bge	1eae4 <lchmod@@Base+0x50ec>
   1ead0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ead4:	ldr	r1, [fp, #8]
   1ead8:	mul	r0, r0, r1
   1eadc:	str	r0, [fp, #-28]	; 0xffffffe4
   1eae0:	b	1f56c <lchmod@@Base+0x5b74>
   1eae4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1eae8:	ldr	r1, [fp, #8]
   1eaec:	mul	r0, r0, r1
   1eaf0:	str	r0, [fp, #-28]	; 0xffffffe4
   1eaf4:	b	1f57c <lchmod@@Base+0x5b84>
   1eaf8:	ldr	r0, [fp, #8]
   1eafc:	cmp	r0, #0
   1eb00:	bge	1ec10 <lchmod@@Base+0x5218>
   1eb04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1eb08:	cmp	r0, #0
   1eb0c:	bge	1eb98 <lchmod@@Base+0x51a0>
   1eb10:	b	1eb30 <lchmod@@Base+0x5138>
   1eb14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1eb18:	ldr	r1, [fp, #8]
   1eb1c:	mvn	r2, #0
   1eb20:	udiv	r1, r2, r1
   1eb24:	cmp	r0, r1
   1eb28:	bcc	1ecac <lchmod@@Base+0x52b4>
   1eb2c:	b	1ecc0 <lchmod@@Base+0x52c8>
   1eb30:	b	1eb34 <lchmod@@Base+0x513c>
   1eb34:	ldr	r0, [pc, #1656]	; 1f1b4 <lchmod@@Base+0x57bc>
   1eb38:	ldr	r1, [fp, #8]
   1eb3c:	cmp	r1, r0
   1eb40:	blt	1eb58 <lchmod@@Base+0x5160>
   1eb44:	b	1eb64 <lchmod@@Base+0x516c>
   1eb48:	ldr	r0, [fp, #8]
   1eb4c:	movw	r1, #0
   1eb50:	cmp	r1, r0
   1eb54:	bge	1eb64 <lchmod@@Base+0x516c>
   1eb58:	movw	r0, #1
   1eb5c:	str	r0, [fp, #-60]	; 0xffffffc4
   1eb60:	b	1eb7c <lchmod@@Base+0x5184>
   1eb64:	ldr	r0, [fp, #8]
   1eb68:	movw	r1, #0
   1eb6c:	sub	r0, r1, r0
   1eb70:	mvn	r1, #0
   1eb74:	udiv	r0, r1, r0
   1eb78:	str	r0, [fp, #-60]	; 0xffffffc4
   1eb7c:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1eb80:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1eb84:	mvn	r2, #0
   1eb88:	sub	r1, r2, r1
   1eb8c:	cmp	r0, r1
   1eb90:	bls	1ecac <lchmod@@Base+0x52b4>
   1eb94:	b	1ecc0 <lchmod@@Base+0x52c8>
   1eb98:	b	1eb9c <lchmod@@Base+0x51a4>
   1eb9c:	b	1ebf4 <lchmod@@Base+0x51fc>
   1eba0:	b	1ebf4 <lchmod@@Base+0x51fc>
   1eba4:	ldr	r0, [fp, #8]
   1eba8:	cmn	r0, #1
   1ebac:	bne	1ebf4 <lchmod@@Base+0x51fc>
   1ebb0:	b	1ebb4 <lchmod@@Base+0x51bc>
   1ebb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ebb8:	add	r0, r0, #0
   1ebbc:	movw	r1, #0
   1ebc0:	cmp	r1, r0
   1ebc4:	blt	1ecac <lchmod@@Base+0x52b4>
   1ebc8:	b	1ecc0 <lchmod@@Base+0x52c8>
   1ebcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ebd0:	movw	r1, #0
   1ebd4:	cmp	r1, r0
   1ebd8:	bge	1ecc0 <lchmod@@Base+0x52c8>
   1ebdc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ebe0:	sub	r0, r0, #1
   1ebe4:	mvn	r1, #0
   1ebe8:	cmp	r1, r0
   1ebec:	blt	1ecac <lchmod@@Base+0x52b4>
   1ebf0:	b	1ecc0 <lchmod@@Base+0x52c8>
   1ebf4:	ldr	r0, [fp, #8]
   1ebf8:	movw	r1, #0
   1ebfc:	sdiv	r0, r1, r0
   1ec00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ec04:	cmp	r0, r1
   1ec08:	blt	1ecac <lchmod@@Base+0x52b4>
   1ec0c:	b	1ecc0 <lchmod@@Base+0x52c8>
   1ec10:	ldr	r0, [fp, #8]
   1ec14:	cmp	r0, #0
   1ec18:	bne	1ec20 <lchmod@@Base+0x5228>
   1ec1c:	b	1ecc0 <lchmod@@Base+0x52c8>
   1ec20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ec24:	cmp	r0, #0
   1ec28:	bge	1ec94 <lchmod@@Base+0x529c>
   1ec2c:	b	1ec30 <lchmod@@Base+0x5238>
   1ec30:	b	1ec78 <lchmod@@Base+0x5280>
   1ec34:	b	1ec78 <lchmod@@Base+0x5280>
   1ec38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ec3c:	cmn	r0, #1
   1ec40:	bne	1ec78 <lchmod@@Base+0x5280>
   1ec44:	b	1ec48 <lchmod@@Base+0x5250>
   1ec48:	ldr	r0, [fp, #8]
   1ec4c:	add	r0, r0, #0
   1ec50:	movw	r1, #0
   1ec54:	cmp	r1, r0
   1ec58:	blt	1ecac <lchmod@@Base+0x52b4>
   1ec5c:	b	1ecc0 <lchmod@@Base+0x52c8>
   1ec60:	ldr	r0, [fp, #8]
   1ec64:	sub	r0, r0, #1
   1ec68:	mvn	r1, #0
   1ec6c:	cmp	r1, r0
   1ec70:	blt	1ecac <lchmod@@Base+0x52b4>
   1ec74:	b	1ecc0 <lchmod@@Base+0x52c8>
   1ec78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ec7c:	movw	r1, #0
   1ec80:	sdiv	r0, r1, r0
   1ec84:	ldr	r1, [fp, #8]
   1ec88:	cmp	r0, r1
   1ec8c:	blt	1ecac <lchmod@@Base+0x52b4>
   1ec90:	b	1ecc0 <lchmod@@Base+0x52c8>
   1ec94:	ldr	r0, [fp, #8]
   1ec98:	mvn	r1, #0
   1ec9c:	udiv	r0, r1, r0
   1eca0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1eca4:	cmp	r0, r1
   1eca8:	bcs	1ecc0 <lchmod@@Base+0x52c8>
   1ecac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ecb0:	ldr	r1, [fp, #8]
   1ecb4:	mul	r0, r0, r1
   1ecb8:	str	r0, [fp, #-28]	; 0xffffffe4
   1ecbc:	b	1f56c <lchmod@@Base+0x5b74>
   1ecc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ecc4:	ldr	r1, [fp, #8]
   1ecc8:	mul	r0, r0, r1
   1eccc:	str	r0, [fp, #-28]	; 0xffffffe4
   1ecd0:	b	1f57c <lchmod@@Base+0x5b84>
   1ecd4:	b	1ecd8 <lchmod@@Base+0x52e0>
   1ecd8:	b	1ecdc <lchmod@@Base+0x52e4>
   1ecdc:	ldr	r0, [fp, #8]
   1ece0:	cmp	r0, #0
   1ece4:	bge	1ede8 <lchmod@@Base+0x53f0>
   1ece8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ecec:	cmp	r0, #0
   1ecf0:	bge	1ed7c <lchmod@@Base+0x5384>
   1ecf4:	b	1ecf8 <lchmod@@Base+0x5300>
   1ecf8:	ldr	r0, [pc, #1056]	; 1f120 <lchmod@@Base+0x5728>
   1ecfc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ed00:	ldr	r2, [fp, #8]
   1ed04:	sdiv	r0, r0, r2
   1ed08:	cmp	r1, r0
   1ed0c:	blt	1ee78 <lchmod@@Base+0x5480>
   1ed10:	b	1ee8c <lchmod@@Base+0x5494>
   1ed14:	b	1ed18 <lchmod@@Base+0x5320>
   1ed18:	ldr	r0, [pc, #1172]	; 1f1b4 <lchmod@@Base+0x57bc>
   1ed1c:	ldr	r1, [fp, #8]
   1ed20:	cmp	r1, r0
   1ed24:	blt	1ed3c <lchmod@@Base+0x5344>
   1ed28:	b	1ed48 <lchmod@@Base+0x5350>
   1ed2c:	ldr	r0, [fp, #8]
   1ed30:	movw	r1, #0
   1ed34:	cmp	r1, r0
   1ed38:	bge	1ed48 <lchmod@@Base+0x5350>
   1ed3c:	movw	r0, #0
   1ed40:	str	r0, [fp, #-64]	; 0xffffffc0
   1ed44:	b	1ed60 <lchmod@@Base+0x5368>
   1ed48:	ldr	r0, [pc, #976]	; 1f120 <lchmod@@Base+0x5728>
   1ed4c:	ldr	r1, [fp, #8]
   1ed50:	movw	r2, #0
   1ed54:	sub	r1, r2, r1
   1ed58:	sdiv	r0, r0, r1
   1ed5c:	str	r0, [fp, #-64]	; 0xffffffc0
   1ed60:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1ed64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ed68:	mvn	r2, #0
   1ed6c:	sub	r1, r2, r1
   1ed70:	cmp	r0, r1
   1ed74:	ble	1ee78 <lchmod@@Base+0x5480>
   1ed78:	b	1ee8c <lchmod@@Base+0x5494>
   1ed7c:	ldr	r0, [fp, #8]
   1ed80:	cmn	r0, #1
   1ed84:	bne	1edcc <lchmod@@Base+0x53d4>
   1ed88:	b	1ed8c <lchmod@@Base+0x5394>
   1ed8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ed90:	add	r0, r0, #-2147483648	; 0x80000000
   1ed94:	movw	r1, #0
   1ed98:	cmp	r1, r0
   1ed9c:	blt	1ee78 <lchmod@@Base+0x5480>
   1eda0:	b	1ee8c <lchmod@@Base+0x5494>
   1eda4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1eda8:	movw	r1, #0
   1edac:	cmp	r1, r0
   1edb0:	bge	1ee8c <lchmod@@Base+0x5494>
   1edb4:	ldr	r0, [pc, #868]	; 1f120 <lchmod@@Base+0x5728>
   1edb8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1edbc:	sub	r1, r1, #1
   1edc0:	cmp	r0, r1
   1edc4:	blt	1ee78 <lchmod@@Base+0x5480>
   1edc8:	b	1ee8c <lchmod@@Base+0x5494>
   1edcc:	ldr	r0, [pc, #3136]	; 1fa14 <lchmod@@Base+0x601c>
   1edd0:	ldr	r1, [fp, #8]
   1edd4:	sdiv	r0, r0, r1
   1edd8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1eddc:	cmp	r0, r1
   1ede0:	blt	1ee78 <lchmod@@Base+0x5480>
   1ede4:	b	1ee8c <lchmod@@Base+0x5494>
   1ede8:	ldr	r0, [fp, #8]
   1edec:	cmp	r0, #0
   1edf0:	bne	1edf8 <lchmod@@Base+0x5400>
   1edf4:	b	1ee8c <lchmod@@Base+0x5494>
   1edf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1edfc:	cmp	r0, #0
   1ee00:	bge	1ee60 <lchmod@@Base+0x5468>
   1ee04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ee08:	cmn	r0, #1
   1ee0c:	bne	1ee44 <lchmod@@Base+0x544c>
   1ee10:	b	1ee14 <lchmod@@Base+0x541c>
   1ee14:	ldr	r0, [fp, #8]
   1ee18:	add	r0, r0, #-2147483648	; 0x80000000
   1ee1c:	movw	r1, #0
   1ee20:	cmp	r1, r0
   1ee24:	blt	1ee78 <lchmod@@Base+0x5480>
   1ee28:	b	1ee8c <lchmod@@Base+0x5494>
   1ee2c:	ldr	r0, [pc, #748]	; 1f120 <lchmod@@Base+0x5728>
   1ee30:	ldr	r1, [fp, #8]
   1ee34:	sub	r1, r1, #1
   1ee38:	cmp	r0, r1
   1ee3c:	blt	1ee78 <lchmod@@Base+0x5480>
   1ee40:	b	1ee8c <lchmod@@Base+0x5494>
   1ee44:	ldr	r0, [pc, #3016]	; 1fa14 <lchmod@@Base+0x601c>
   1ee48:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ee4c:	sdiv	r0, r0, r1
   1ee50:	ldr	r1, [fp, #8]
   1ee54:	cmp	r0, r1
   1ee58:	blt	1ee78 <lchmod@@Base+0x5480>
   1ee5c:	b	1ee8c <lchmod@@Base+0x5494>
   1ee60:	ldr	r0, [pc, #696]	; 1f120 <lchmod@@Base+0x5728>
   1ee64:	ldr	r1, [fp, #8]
   1ee68:	sdiv	r0, r0, r1
   1ee6c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ee70:	cmp	r0, r1
   1ee74:	bge	1ee8c <lchmod@@Base+0x5494>
   1ee78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ee7c:	ldr	r1, [fp, #8]
   1ee80:	mul	r0, r0, r1
   1ee84:	str	r0, [fp, #-28]	; 0xffffffe4
   1ee88:	b	1f56c <lchmod@@Base+0x5b74>
   1ee8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ee90:	ldr	r1, [fp, #8]
   1ee94:	mul	r0, r0, r1
   1ee98:	str	r0, [fp, #-28]	; 0xffffffe4
   1ee9c:	b	1f57c <lchmod@@Base+0x5b84>
   1eea0:	ldr	r0, [fp, #8]
   1eea4:	cmp	r0, #0
   1eea8:	bge	1efb8 <lchmod@@Base+0x55c0>
   1eeac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1eeb0:	cmp	r0, #0
   1eeb4:	bge	1ef40 <lchmod@@Base+0x5548>
   1eeb8:	b	1eed8 <lchmod@@Base+0x54e0>
   1eebc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1eec0:	ldr	r1, [fp, #8]
   1eec4:	mvn	r2, #0
   1eec8:	udiv	r1, r2, r1
   1eecc:	cmp	r0, r1
   1eed0:	bcc	1f054 <lchmod@@Base+0x565c>
   1eed4:	b	1f068 <lchmod@@Base+0x5670>
   1eed8:	b	1eedc <lchmod@@Base+0x54e4>
   1eedc:	ldr	r0, [pc, #720]	; 1f1b4 <lchmod@@Base+0x57bc>
   1eee0:	ldr	r1, [fp, #8]
   1eee4:	cmp	r1, r0
   1eee8:	blt	1ef00 <lchmod@@Base+0x5508>
   1eeec:	b	1ef0c <lchmod@@Base+0x5514>
   1eef0:	ldr	r0, [fp, #8]
   1eef4:	movw	r1, #0
   1eef8:	cmp	r1, r0
   1eefc:	bge	1ef0c <lchmod@@Base+0x5514>
   1ef00:	movw	r0, #1
   1ef04:	str	r0, [fp, #-68]	; 0xffffffbc
   1ef08:	b	1ef24 <lchmod@@Base+0x552c>
   1ef0c:	ldr	r0, [fp, #8]
   1ef10:	movw	r1, #0
   1ef14:	sub	r0, r1, r0
   1ef18:	mvn	r1, #0
   1ef1c:	udiv	r0, r1, r0
   1ef20:	str	r0, [fp, #-68]	; 0xffffffbc
   1ef24:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1ef28:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ef2c:	mvn	r2, #0
   1ef30:	sub	r1, r2, r1
   1ef34:	cmp	r0, r1
   1ef38:	bls	1f054 <lchmod@@Base+0x565c>
   1ef3c:	b	1f068 <lchmod@@Base+0x5670>
   1ef40:	b	1ef44 <lchmod@@Base+0x554c>
   1ef44:	b	1ef9c <lchmod@@Base+0x55a4>
   1ef48:	b	1ef9c <lchmod@@Base+0x55a4>
   1ef4c:	ldr	r0, [fp, #8]
   1ef50:	cmn	r0, #1
   1ef54:	bne	1ef9c <lchmod@@Base+0x55a4>
   1ef58:	b	1ef5c <lchmod@@Base+0x5564>
   1ef5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ef60:	add	r0, r0, #0
   1ef64:	movw	r1, #0
   1ef68:	cmp	r1, r0
   1ef6c:	blt	1f054 <lchmod@@Base+0x565c>
   1ef70:	b	1f068 <lchmod@@Base+0x5670>
   1ef74:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ef78:	movw	r1, #0
   1ef7c:	cmp	r1, r0
   1ef80:	bge	1f068 <lchmod@@Base+0x5670>
   1ef84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ef88:	sub	r0, r0, #1
   1ef8c:	mvn	r1, #0
   1ef90:	cmp	r1, r0
   1ef94:	blt	1f054 <lchmod@@Base+0x565c>
   1ef98:	b	1f068 <lchmod@@Base+0x5670>
   1ef9c:	ldr	r0, [fp, #8]
   1efa0:	movw	r1, #0
   1efa4:	sdiv	r0, r1, r0
   1efa8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1efac:	cmp	r0, r1
   1efb0:	blt	1f054 <lchmod@@Base+0x565c>
   1efb4:	b	1f068 <lchmod@@Base+0x5670>
   1efb8:	ldr	r0, [fp, #8]
   1efbc:	cmp	r0, #0
   1efc0:	bne	1efc8 <lchmod@@Base+0x55d0>
   1efc4:	b	1f068 <lchmod@@Base+0x5670>
   1efc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1efcc:	cmp	r0, #0
   1efd0:	bge	1f03c <lchmod@@Base+0x5644>
   1efd4:	b	1efd8 <lchmod@@Base+0x55e0>
   1efd8:	b	1f020 <lchmod@@Base+0x5628>
   1efdc:	b	1f020 <lchmod@@Base+0x5628>
   1efe0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1efe4:	cmn	r0, #1
   1efe8:	bne	1f020 <lchmod@@Base+0x5628>
   1efec:	b	1eff0 <lchmod@@Base+0x55f8>
   1eff0:	ldr	r0, [fp, #8]
   1eff4:	add	r0, r0, #0
   1eff8:	movw	r1, #0
   1effc:	cmp	r1, r0
   1f000:	blt	1f054 <lchmod@@Base+0x565c>
   1f004:	b	1f068 <lchmod@@Base+0x5670>
   1f008:	ldr	r0, [fp, #8]
   1f00c:	sub	r0, r0, #1
   1f010:	mvn	r1, #0
   1f014:	cmp	r1, r0
   1f018:	blt	1f054 <lchmod@@Base+0x565c>
   1f01c:	b	1f068 <lchmod@@Base+0x5670>
   1f020:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f024:	movw	r1, #0
   1f028:	sdiv	r0, r1, r0
   1f02c:	ldr	r1, [fp, #8]
   1f030:	cmp	r0, r1
   1f034:	blt	1f054 <lchmod@@Base+0x565c>
   1f038:	b	1f068 <lchmod@@Base+0x5670>
   1f03c:	ldr	r0, [fp, #8]
   1f040:	mvn	r1, #0
   1f044:	udiv	r0, r1, r0
   1f048:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f04c:	cmp	r0, r1
   1f050:	bcs	1f068 <lchmod@@Base+0x5670>
   1f054:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f058:	ldr	r1, [fp, #8]
   1f05c:	mul	r0, r0, r1
   1f060:	str	r0, [fp, #-28]	; 0xffffffe4
   1f064:	b	1f56c <lchmod@@Base+0x5b74>
   1f068:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f06c:	ldr	r1, [fp, #8]
   1f070:	mul	r0, r0, r1
   1f074:	str	r0, [fp, #-28]	; 0xffffffe4
   1f078:	b	1f57c <lchmod@@Base+0x5b84>
   1f07c:	b	1f080 <lchmod@@Base+0x5688>
   1f080:	ldr	r0, [fp, #8]
   1f084:	cmp	r0, #0
   1f088:	bge	1f218 <lchmod@@Base+0x5820>
   1f08c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f090:	cmp	r0, #0
   1f094:	bge	1f180 <lchmod@@Base+0x5788>
   1f098:	b	1f09c <lchmod@@Base+0x56a4>
   1f09c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f0a0:	ldr	r1, [fp, #8]
   1f0a4:	asr	r3, r1, #31
   1f0a8:	mvn	r2, #0
   1f0ac:	mvn	ip, #-2147483648	; 0x80000000
   1f0b0:	str	r0, [fp, #-72]	; 0xffffffb8
   1f0b4:	mov	r0, r2
   1f0b8:	str	r1, [fp, #-76]	; 0xffffffb4
   1f0bc:	mov	r1, ip
   1f0c0:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1f0c4:	bl	23d2c <lchmod@@Base+0xa334>
   1f0c8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1f0cc:	subs	r0, r2, r0
   1f0d0:	rscs	r1, r1, r2, asr #31
   1f0d4:	str	r0, [fp, #-80]	; 0xffffffb0
   1f0d8:	str	r1, [fp, #-84]	; 0xffffffac
   1f0dc:	blt	1f2f8 <lchmod@@Base+0x5900>
   1f0e0:	b	1f30c <lchmod@@Base+0x5914>
   1f0e4:	b	1f0e8 <lchmod@@Base+0x56f0>
   1f0e8:	ldr	r0, [pc, #196]	; 1f1b4 <lchmod@@Base+0x57bc>
   1f0ec:	ldr	r1, [fp, #8]
   1f0f0:	cmp	r1, r0
   1f0f4:	blt	1f10c <lchmod@@Base+0x5714>
   1f0f8:	b	1f124 <lchmod@@Base+0x572c>
   1f0fc:	ldr	r0, [fp, #8]
   1f100:	movw	r1, #0
   1f104:	cmp	r1, r0
   1f108:	bge	1f124 <lchmod@@Base+0x572c>
   1f10c:	mov	r0, #0
   1f110:	mvn	r1, #0
   1f114:	str	r1, [fp, #-88]	; 0xffffffa8
   1f118:	str	r0, [fp, #-92]	; 0xffffffa4
   1f11c:	b	1f158 <lchmod@@Base+0x5760>
   1f120:	svcvc	0x00ffffff
   1f124:	ldr	r0, [fp, #8]
   1f128:	rsb	r0, r0, #0
   1f12c:	asr	r3, r0, #31
   1f130:	mvn	r1, #0
   1f134:	mvn	r2, #-2147483648	; 0x80000000
   1f138:	str	r0, [fp, #-96]	; 0xffffffa0
   1f13c:	mov	r0, r1
   1f140:	mov	r1, r2
   1f144:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1f148:	bl	23d2c <lchmod@@Base+0xa334>
   1f14c:	str	r0, [fp, #-88]	; 0xffffffa8
   1f150:	str	r1, [fp, #-92]	; 0xffffffa4
   1f154:	b	1f158 <lchmod@@Base+0x5760>
   1f158:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1f15c:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1f160:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f164:	mvn	r2, r2
   1f168:	subs	r1, r2, r1
   1f16c:	rscs	r0, r0, r2, asr #31
   1f170:	str	r1, [fp, #-100]	; 0xffffff9c
   1f174:	str	r0, [fp, #-104]	; 0xffffff98
   1f178:	bge	1f2f8 <lchmod@@Base+0x5900>
   1f17c:	b	1f30c <lchmod@@Base+0x5914>
   1f180:	ldr	r0, [fp, #8]
   1f184:	cmn	r0, #1
   1f188:	bne	1f1d8 <lchmod@@Base+0x57e0>
   1f18c:	b	1f190 <lchmod@@Base+0x5798>
   1f190:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f194:	mov	r1, #-2147483648	; 0x80000000
   1f198:	add	r1, r1, r0, asr #31
   1f19c:	rsbs	r0, r0, #0
   1f1a0:	rscs	r1, r1, #0
   1f1a4:	str	r0, [fp, #-108]	; 0xffffff94
   1f1a8:	str	r1, [fp, #-112]	; 0xffffff90
   1f1ac:	blt	1f2f8 <lchmod@@Base+0x5900>
   1f1b0:	b	1f30c <lchmod@@Base+0x5914>
   1f1b4:	andhi	r0, r0, r1
   1f1b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f1bc:	movw	r1, #0
   1f1c0:	cmp	r1, r0
   1f1c4:	bge	1f30c <lchmod@@Base+0x5914>
   1f1c8:	mov	r0, #0
   1f1cc:	cmp	r0, #0
   1f1d0:	bne	1f2f8 <lchmod@@Base+0x5900>
   1f1d4:	b	1f30c <lchmod@@Base+0x5914>
   1f1d8:	ldr	r0, [fp, #8]
   1f1dc:	asr	r3, r0, #31
   1f1e0:	mov	r1, #0
   1f1e4:	mov	r2, #-2147483648	; 0x80000000
   1f1e8:	str	r0, [fp, #-116]	; 0xffffff8c
   1f1ec:	mov	r0, r1
   1f1f0:	mov	r1, r2
   1f1f4:	ldr	r2, [fp, #-116]	; 0xffffff8c
   1f1f8:	bl	23d2c <lchmod@@Base+0xa334>
   1f1fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f200:	subs	r0, r0, r2
   1f204:	sbcs	r1, r1, r2, asr #31
   1f208:	str	r0, [fp, #-120]	; 0xffffff88
   1f20c:	str	r1, [fp, #-124]	; 0xffffff84
   1f210:	blt	1f2f8 <lchmod@@Base+0x5900>
   1f214:	b	1f30c <lchmod@@Base+0x5914>
   1f218:	ldr	r0, [fp, #8]
   1f21c:	cmp	r0, #0
   1f220:	bne	1f228 <lchmod@@Base+0x5830>
   1f224:	b	1f30c <lchmod@@Base+0x5914>
   1f228:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f22c:	cmp	r0, #0
   1f230:	bge	1f2b8 <lchmod@@Base+0x58c0>
   1f234:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f238:	cmn	r0, #1
   1f23c:	bne	1f278 <lchmod@@Base+0x5880>
   1f240:	b	1f244 <lchmod@@Base+0x584c>
   1f244:	ldr	r0, [fp, #8]
   1f248:	mov	r1, #-2147483648	; 0x80000000
   1f24c:	add	r1, r1, r0, asr #31
   1f250:	rsbs	r0, r0, #0
   1f254:	rscs	r1, r1, #0
   1f258:	str	r0, [fp, #-128]	; 0xffffff80
   1f25c:	str	r1, [fp, #-132]	; 0xffffff7c
   1f260:	blt	1f2f8 <lchmod@@Base+0x5900>
   1f264:	b	1f30c <lchmod@@Base+0x5914>
   1f268:	mov	r0, #0
   1f26c:	cmp	r0, #0
   1f270:	bne	1f2f8 <lchmod@@Base+0x5900>
   1f274:	b	1f30c <lchmod@@Base+0x5914>
   1f278:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f27c:	asr	r3, r0, #31
   1f280:	mov	r1, #0
   1f284:	mov	r2, #-2147483648	; 0x80000000
   1f288:	str	r0, [fp, #-136]	; 0xffffff78
   1f28c:	mov	r0, r1
   1f290:	mov	r1, r2
   1f294:	ldr	r2, [fp, #-136]	; 0xffffff78
   1f298:	bl	23d2c <lchmod@@Base+0xa334>
   1f29c:	ldr	r2, [fp, #8]
   1f2a0:	subs	r0, r0, r2
   1f2a4:	sbcs	r1, r1, r2, asr #31
   1f2a8:	str	r0, [fp, #-140]	; 0xffffff74
   1f2ac:	str	r1, [fp, #-144]	; 0xffffff70
   1f2b0:	blt	1f2f8 <lchmod@@Base+0x5900>
   1f2b4:	b	1f30c <lchmod@@Base+0x5914>
   1f2b8:	ldr	r0, [fp, #8]
   1f2bc:	asr	r3, r0, #31
   1f2c0:	mvn	r1, #0
   1f2c4:	mvn	r2, #-2147483648	; 0x80000000
   1f2c8:	str	r0, [fp, #-148]	; 0xffffff6c
   1f2cc:	mov	r0, r1
   1f2d0:	mov	r1, r2
   1f2d4:	ldr	r2, [fp, #-148]	; 0xffffff6c
   1f2d8:	bl	23d2c <lchmod@@Base+0xa334>
   1f2dc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f2e0:	subs	r0, r0, r2
   1f2e4:	sbcs	r1, r1, r2, asr #31
   1f2e8:	str	r0, [fp, #-152]	; 0xffffff68
   1f2ec:	str	r1, [fp, #-156]	; 0xffffff64
   1f2f0:	bge	1f30c <lchmod@@Base+0x5914>
   1f2f4:	b	1f2f8 <lchmod@@Base+0x5900>
   1f2f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f2fc:	ldr	r1, [fp, #8]
   1f300:	mul	r0, r0, r1
   1f304:	str	r0, [fp, #-28]	; 0xffffffe4
   1f308:	b	1f56c <lchmod@@Base+0x5b74>
   1f30c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f310:	ldr	r1, [fp, #8]
   1f314:	mul	r0, r0, r1
   1f318:	str	r0, [fp, #-28]	; 0xffffffe4
   1f31c:	b	1f57c <lchmod@@Base+0x5b84>
   1f320:	ldr	r0, [fp, #8]
   1f324:	cmp	r0, #0
   1f328:	bge	1f488 <lchmod@@Base+0x5a90>
   1f32c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f330:	cmp	r0, #0
   1f334:	bge	1f410 <lchmod@@Base+0x5a18>
   1f338:	b	1f380 <lchmod@@Base+0x5988>
   1f33c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f340:	ldr	r1, [fp, #8]
   1f344:	asr	r3, r1, #31
   1f348:	mvn	r2, #0
   1f34c:	str	r0, [fp, #-160]	; 0xffffff60
   1f350:	mov	r0, r2
   1f354:	str	r1, [fp, #-164]	; 0xffffff5c
   1f358:	mov	r1, r2
   1f35c:	ldr	r2, [fp, #-164]	; 0xffffff5c
   1f360:	bl	23e00 <lchmod@@Base+0xa408>
   1f364:	ldr	r2, [fp, #-160]	; 0xffffff60
   1f368:	subs	r0, r2, r0
   1f36c:	rscs	r1, r1, r2, asr #31
   1f370:	str	r0, [fp, #-168]	; 0xffffff58
   1f374:	str	r1, [fp, #-172]	; 0xffffff54
   1f378:	bcc	1f544 <lchmod@@Base+0x5b4c>
   1f37c:	b	1f558 <lchmod@@Base+0x5b60>
   1f380:	b	1f384 <lchmod@@Base+0x598c>
   1f384:	ldr	r0, [pc, #-472]	; 1f1b4 <lchmod@@Base+0x57bc>
   1f388:	ldr	r1, [fp, #8]
   1f38c:	cmp	r1, r0
   1f390:	blt	1f3a8 <lchmod@@Base+0x59b0>
   1f394:	b	1f3bc <lchmod@@Base+0x59c4>
   1f398:	ldr	r0, [fp, #8]
   1f39c:	movw	r1, #0
   1f3a0:	cmp	r1, r0
   1f3a4:	bge	1f3bc <lchmod@@Base+0x59c4>
   1f3a8:	mov	r0, #1
   1f3ac:	mvn	r1, #0
   1f3b0:	str	r1, [fp, #-176]	; 0xffffff50
   1f3b4:	str	r0, [fp, #-180]	; 0xffffff4c
   1f3b8:	b	1f3e8 <lchmod@@Base+0x59f0>
   1f3bc:	ldr	r0, [fp, #8]
   1f3c0:	rsb	r0, r0, #0
   1f3c4:	asr	r3, r0, #31
   1f3c8:	mvn	r1, #0
   1f3cc:	str	r0, [fp, #-184]	; 0xffffff48
   1f3d0:	mov	r0, r1
   1f3d4:	ldr	r2, [fp, #-184]	; 0xffffff48
   1f3d8:	bl	23e00 <lchmod@@Base+0xa408>
   1f3dc:	str	r0, [fp, #-176]	; 0xffffff50
   1f3e0:	str	r1, [fp, #-180]	; 0xffffff4c
   1f3e4:	b	1f3e8 <lchmod@@Base+0x59f0>
   1f3e8:	ldr	r0, [fp, #-180]	; 0xffffff4c
   1f3ec:	ldr	r1, [fp, #-176]	; 0xffffff50
   1f3f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f3f4:	mvn	r2, r2
   1f3f8:	subs	r1, r2, r1
   1f3fc:	rscs	r0, r0, r2, asr #31
   1f400:	str	r1, [sp, #188]	; 0xbc
   1f404:	str	r0, [sp, #184]	; 0xb8
   1f408:	bcs	1f544 <lchmod@@Base+0x5b4c>
   1f40c:	b	1f558 <lchmod@@Base+0x5b60>
   1f410:	b	1f414 <lchmod@@Base+0x5a1c>
   1f414:	b	1f46c <lchmod@@Base+0x5a74>
   1f418:	b	1f46c <lchmod@@Base+0x5a74>
   1f41c:	ldr	r0, [fp, #8]
   1f420:	cmn	r0, #1
   1f424:	bne	1f46c <lchmod@@Base+0x5a74>
   1f428:	b	1f42c <lchmod@@Base+0x5a34>
   1f42c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f430:	add	r0, r0, #0
   1f434:	movw	r1, #0
   1f438:	cmp	r1, r0
   1f43c:	blt	1f544 <lchmod@@Base+0x5b4c>
   1f440:	b	1f558 <lchmod@@Base+0x5b60>
   1f444:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f448:	movw	r1, #0
   1f44c:	cmp	r1, r0
   1f450:	bge	1f558 <lchmod@@Base+0x5b60>
   1f454:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f458:	sub	r0, r0, #1
   1f45c:	mvn	r1, #0
   1f460:	cmp	r1, r0
   1f464:	blt	1f544 <lchmod@@Base+0x5b4c>
   1f468:	b	1f558 <lchmod@@Base+0x5b60>
   1f46c:	ldr	r0, [fp, #8]
   1f470:	movw	r1, #0
   1f474:	sdiv	r0, r1, r0
   1f478:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f47c:	cmp	r0, r1
   1f480:	blt	1f544 <lchmod@@Base+0x5b4c>
   1f484:	b	1f558 <lchmod@@Base+0x5b60>
   1f488:	ldr	r0, [fp, #8]
   1f48c:	cmp	r0, #0
   1f490:	bne	1f498 <lchmod@@Base+0x5aa0>
   1f494:	b	1f558 <lchmod@@Base+0x5b60>
   1f498:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f49c:	cmp	r0, #0
   1f4a0:	bge	1f50c <lchmod@@Base+0x5b14>
   1f4a4:	b	1f4a8 <lchmod@@Base+0x5ab0>
   1f4a8:	b	1f4f0 <lchmod@@Base+0x5af8>
   1f4ac:	b	1f4f0 <lchmod@@Base+0x5af8>
   1f4b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f4b4:	cmn	r0, #1
   1f4b8:	bne	1f4f0 <lchmod@@Base+0x5af8>
   1f4bc:	b	1f4c0 <lchmod@@Base+0x5ac8>
   1f4c0:	ldr	r0, [fp, #8]
   1f4c4:	add	r0, r0, #0
   1f4c8:	movw	r1, #0
   1f4cc:	cmp	r1, r0
   1f4d0:	blt	1f544 <lchmod@@Base+0x5b4c>
   1f4d4:	b	1f558 <lchmod@@Base+0x5b60>
   1f4d8:	ldr	r0, [fp, #8]
   1f4dc:	sub	r0, r0, #1
   1f4e0:	mvn	r1, #0
   1f4e4:	cmp	r1, r0
   1f4e8:	blt	1f544 <lchmod@@Base+0x5b4c>
   1f4ec:	b	1f558 <lchmod@@Base+0x5b60>
   1f4f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f4f4:	movw	r1, #0
   1f4f8:	sdiv	r0, r1, r0
   1f4fc:	ldr	r1, [fp, #8]
   1f500:	cmp	r0, r1
   1f504:	blt	1f544 <lchmod@@Base+0x5b4c>
   1f508:	b	1f558 <lchmod@@Base+0x5b60>
   1f50c:	ldr	r0, [fp, #8]
   1f510:	asr	r3, r0, #31
   1f514:	mvn	r1, #0
   1f518:	str	r0, [sp, #180]	; 0xb4
   1f51c:	mov	r0, r1
   1f520:	ldr	r2, [sp, #180]	; 0xb4
   1f524:	bl	23e00 <lchmod@@Base+0xa408>
   1f528:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f52c:	subs	r0, r0, r2
   1f530:	sbcs	r1, r1, r2, asr #31
   1f534:	str	r0, [sp, #176]	; 0xb0
   1f538:	str	r1, [sp, #172]	; 0xac
   1f53c:	bcs	1f558 <lchmod@@Base+0x5b60>
   1f540:	b	1f544 <lchmod@@Base+0x5b4c>
   1f544:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f548:	ldr	r1, [fp, #8]
   1f54c:	mul	r0, r0, r1
   1f550:	str	r0, [fp, #-28]	; 0xffffffe4
   1f554:	b	1f56c <lchmod@@Base+0x5b74>
   1f558:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f55c:	ldr	r1, [fp, #8]
   1f560:	mul	r0, r0, r1
   1f564:	str	r0, [fp, #-28]	; 0xffffffe4
   1f568:	b	1f57c <lchmod@@Base+0x5b84>
   1f56c:	ldr	r0, [pc, #-1108]	; 1f120 <lchmod@@Base+0x5728>
   1f570:	str	r0, [sp, #168]	; 0xa8
   1f574:	b	1f59c <lchmod@@Base+0x5ba4>
   1f578:			; <UNDEFINED> instruction: 0xffff8000
   1f57c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1f580:	cmp	r0, #64	; 0x40
   1f584:	movw	r0, #0
   1f588:	movlt	r0, #1
   1f58c:	tst	r0, #1
   1f590:	movw	r0, #64	; 0x40
   1f594:	moveq	r0, #0
   1f598:	str	r0, [sp, #168]	; 0xa8
   1f59c:	ldr	r0, [sp, #168]	; 0xa8
   1f5a0:	str	r0, [fp, #-32]	; 0xffffffe0
   1f5a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1f5a8:	cmp	r0, #0
   1f5ac:	beq	1f5dc <lchmod@@Base+0x5be4>
   1f5b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1f5b4:	ldr	r1, [fp, #8]
   1f5b8:	sdiv	r0, r0, r1
   1f5bc:	str	r0, [fp, #-24]	; 0xffffffe8
   1f5c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1f5c4:	mov	r1, r0
   1f5c8:	ldr	r2, [fp, #8]
   1f5cc:	sdiv	r3, r0, r2
   1f5d0:	mls	r0, r3, r2, r0
   1f5d4:	sub	r0, r1, r0
   1f5d8:	str	r0, [fp, #-28]	; 0xffffffe4
   1f5dc:	ldr	r0, [fp, #-4]
   1f5e0:	movw	r1, #0
   1f5e4:	cmp	r0, r1
   1f5e8:	bne	1f5f8 <lchmod@@Base+0x5c00>
   1f5ec:	ldr	r0, [fp, #-8]
   1f5f0:	movw	r1, #0
   1f5f4:	str	r1, [r0]
   1f5f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f5fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1f600:	sub	r0, r0, r1
   1f604:	ldr	r1, [fp, #-12]
   1f608:	cmp	r0, r1
   1f60c:	bge	20a44 <lchmod@@Base+0x704c>
   1f610:	ldr	r0, [fp, #-20]	; 0xffffffec
   1f614:	ldr	r1, [fp, #-12]
   1f618:	add	r1, r0, r1
   1f61c:	mov	r2, #1
   1f620:	cmp	r1, r0
   1f624:	movwvc	r2, #0
   1f628:	str	r1, [fp, #-24]	; 0xffffffe8
   1f62c:	tst	r2, #1
   1f630:	bne	20a40 <lchmod@@Base+0x7048>
   1f634:	ldr	r0, [fp, #-16]
   1f638:	movw	r1, #0
   1f63c:	cmp	r1, r0
   1f640:	bgt	1f654 <lchmod@@Base+0x5c5c>
   1f644:	ldr	r0, [fp, #-16]
   1f648:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f64c:	cmp	r0, r1
   1f650:	blt	20a40 <lchmod@@Base+0x7048>
   1f654:	b	1fa30 <lchmod@@Base+0x6038>
   1f658:	b	1f65c <lchmod@@Base+0x5c64>
   1f65c:	ldr	r0, [fp, #8]
   1f660:	cmp	r0, #0
   1f664:	bge	1f778 <lchmod@@Base+0x5d80>
   1f668:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f66c:	cmp	r0, #0
   1f670:	bge	1f6fc <lchmod@@Base+0x5d04>
   1f674:	b	1f678 <lchmod@@Base+0x5c80>
   1f678:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f67c:	ldr	r1, [fp, #8]
   1f680:	movw	r2, #127	; 0x7f
   1f684:	sdiv	r1, r2, r1
   1f688:	cmp	r0, r1
   1f68c:	blt	1f818 <lchmod@@Base+0x5e20>
   1f690:	b	1f830 <lchmod@@Base+0x5e38>
   1f694:	b	1f698 <lchmod@@Base+0x5ca0>
   1f698:	ldr	r0, [pc, #-1260]	; 1f1b4 <lchmod@@Base+0x57bc>
   1f69c:	ldr	r1, [fp, #8]
   1f6a0:	cmp	r1, r0
   1f6a4:	blt	1f6bc <lchmod@@Base+0x5cc4>
   1f6a8:	b	1f6c8 <lchmod@@Base+0x5cd0>
   1f6ac:	ldr	r0, [fp, #8]
   1f6b0:	movw	r1, #0
   1f6b4:	cmp	r1, r0
   1f6b8:	bge	1f6c8 <lchmod@@Base+0x5cd0>
   1f6bc:	movw	r0, #0
   1f6c0:	str	r0, [sp, #164]	; 0xa4
   1f6c4:	b	1f6e0 <lchmod@@Base+0x5ce8>
   1f6c8:	ldr	r0, [fp, #8]
   1f6cc:	movw	r1, #0
   1f6d0:	sub	r0, r1, r0
   1f6d4:	movw	r1, #127	; 0x7f
   1f6d8:	sdiv	r0, r1, r0
   1f6dc:	str	r0, [sp, #164]	; 0xa4
   1f6e0:	ldr	r0, [sp, #164]	; 0xa4
   1f6e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f6e8:	mvn	r2, #0
   1f6ec:	sub	r1, r2, r1
   1f6f0:	cmp	r0, r1
   1f6f4:	ble	1f818 <lchmod@@Base+0x5e20>
   1f6f8:	b	1f830 <lchmod@@Base+0x5e38>
   1f6fc:	b	1f700 <lchmod@@Base+0x5d08>
   1f700:	b	1f75c <lchmod@@Base+0x5d64>
   1f704:	b	1f75c <lchmod@@Base+0x5d64>
   1f708:	ldr	r0, [fp, #8]
   1f70c:	cmn	r0, #1
   1f710:	bne	1f75c <lchmod@@Base+0x5d64>
   1f714:	b	1f718 <lchmod@@Base+0x5d20>
   1f718:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f71c:	mvn	r1, #127	; 0x7f
   1f720:	add	r0, r0, r1
   1f724:	movw	r1, #0
   1f728:	cmp	r1, r0
   1f72c:	blt	1f818 <lchmod@@Base+0x5e20>
   1f730:	b	1f830 <lchmod@@Base+0x5e38>
   1f734:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f738:	movw	r1, #0
   1f73c:	cmp	r1, r0
   1f740:	bge	1f830 <lchmod@@Base+0x5e38>
   1f744:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f748:	sub	r0, r0, #1
   1f74c:	movw	r1, #127	; 0x7f
   1f750:	cmp	r1, r0
   1f754:	blt	1f818 <lchmod@@Base+0x5e20>
   1f758:	b	1f830 <lchmod@@Base+0x5e38>
   1f75c:	ldr	r0, [fp, #8]
   1f760:	mvn	r1, #127	; 0x7f
   1f764:	sdiv	r0, r1, r0
   1f768:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f76c:	cmp	r0, r1
   1f770:	blt	1f818 <lchmod@@Base+0x5e20>
   1f774:	b	1f830 <lchmod@@Base+0x5e38>
   1f778:	ldr	r0, [fp, #8]
   1f77c:	cmp	r0, #0
   1f780:	bne	1f788 <lchmod@@Base+0x5d90>
   1f784:	b	1f830 <lchmod@@Base+0x5e38>
   1f788:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f78c:	cmp	r0, #0
   1f790:	bge	1f800 <lchmod@@Base+0x5e08>
   1f794:	b	1f798 <lchmod@@Base+0x5da0>
   1f798:	b	1f7e4 <lchmod@@Base+0x5dec>
   1f79c:	b	1f7e4 <lchmod@@Base+0x5dec>
   1f7a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f7a4:	cmn	r0, #1
   1f7a8:	bne	1f7e4 <lchmod@@Base+0x5dec>
   1f7ac:	b	1f7b0 <lchmod@@Base+0x5db8>
   1f7b0:	ldr	r0, [fp, #8]
   1f7b4:	mvn	r1, #127	; 0x7f
   1f7b8:	add	r0, r0, r1
   1f7bc:	movw	r1, #0
   1f7c0:	cmp	r1, r0
   1f7c4:	blt	1f818 <lchmod@@Base+0x5e20>
   1f7c8:	b	1f830 <lchmod@@Base+0x5e38>
   1f7cc:	ldr	r0, [fp, #8]
   1f7d0:	sub	r0, r0, #1
   1f7d4:	movw	r1, #127	; 0x7f
   1f7d8:	cmp	r1, r0
   1f7dc:	blt	1f818 <lchmod@@Base+0x5e20>
   1f7e0:	b	1f830 <lchmod@@Base+0x5e38>
   1f7e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f7e8:	mvn	r1, #127	; 0x7f
   1f7ec:	sdiv	r0, r1, r0
   1f7f0:	ldr	r1, [fp, #8]
   1f7f4:	cmp	r0, r1
   1f7f8:	blt	1f818 <lchmod@@Base+0x5e20>
   1f7fc:	b	1f830 <lchmod@@Base+0x5e38>
   1f800:	ldr	r0, [fp, #8]
   1f804:	movw	r1, #127	; 0x7f
   1f808:	sdiv	r0, r1, r0
   1f80c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f810:	cmp	r0, r1
   1f814:	bge	1f830 <lchmod@@Base+0x5e38>
   1f818:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f81c:	ldr	r1, [fp, #8]
   1f820:	mul	r0, r0, r1
   1f824:	sxtb	r0, r0
   1f828:	str	r0, [fp, #-28]	; 0xffffffe4
   1f82c:	b	20a40 <lchmod@@Base+0x7048>
   1f830:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f834:	ldr	r1, [fp, #8]
   1f838:	mul	r0, r0, r1
   1f83c:	sxtb	r0, r0
   1f840:	str	r0, [fp, #-28]	; 0xffffffe4
   1f844:	b	20a44 <lchmod@@Base+0x704c>
   1f848:	ldr	r0, [fp, #8]
   1f84c:	cmp	r0, #0
   1f850:	bge	1f960 <lchmod@@Base+0x5f68>
   1f854:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f858:	cmp	r0, #0
   1f85c:	bge	1f8e8 <lchmod@@Base+0x5ef0>
   1f860:	b	1f864 <lchmod@@Base+0x5e6c>
   1f864:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f868:	ldr	r1, [fp, #8]
   1f86c:	movw	r2, #255	; 0xff
   1f870:	sdiv	r1, r2, r1
   1f874:	cmp	r0, r1
   1f878:	blt	1f9fc <lchmod@@Base+0x6004>
   1f87c:	b	1fa18 <lchmod@@Base+0x6020>
   1f880:	b	1f884 <lchmod@@Base+0x5e8c>
   1f884:	ldr	r0, [pc, #-1752]	; 1f1b4 <lchmod@@Base+0x57bc>
   1f888:	ldr	r1, [fp, #8]
   1f88c:	cmp	r1, r0
   1f890:	blt	1f8a8 <lchmod@@Base+0x5eb0>
   1f894:	b	1f8b4 <lchmod@@Base+0x5ebc>
   1f898:	ldr	r0, [fp, #8]
   1f89c:	movw	r1, #0
   1f8a0:	cmp	r1, r0
   1f8a4:	bge	1f8b4 <lchmod@@Base+0x5ebc>
   1f8a8:	movw	r0, #0
   1f8ac:	str	r0, [sp, #160]	; 0xa0
   1f8b0:	b	1f8cc <lchmod@@Base+0x5ed4>
   1f8b4:	ldr	r0, [fp, #8]
   1f8b8:	movw	r1, #0
   1f8bc:	sub	r0, r1, r0
   1f8c0:	movw	r1, #255	; 0xff
   1f8c4:	sdiv	r0, r1, r0
   1f8c8:	str	r0, [sp, #160]	; 0xa0
   1f8cc:	ldr	r0, [sp, #160]	; 0xa0
   1f8d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f8d4:	mvn	r2, #0
   1f8d8:	sub	r1, r2, r1
   1f8dc:	cmp	r0, r1
   1f8e0:	ble	1f9fc <lchmod@@Base+0x6004>
   1f8e4:	b	1fa18 <lchmod@@Base+0x6020>
   1f8e8:	b	1f8ec <lchmod@@Base+0x5ef4>
   1f8ec:	b	1f944 <lchmod@@Base+0x5f4c>
   1f8f0:	b	1f944 <lchmod@@Base+0x5f4c>
   1f8f4:	ldr	r0, [fp, #8]
   1f8f8:	cmn	r0, #1
   1f8fc:	bne	1f944 <lchmod@@Base+0x5f4c>
   1f900:	b	1f904 <lchmod@@Base+0x5f0c>
   1f904:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f908:	add	r0, r0, #0
   1f90c:	movw	r1, #0
   1f910:	cmp	r1, r0
   1f914:	blt	1f9fc <lchmod@@Base+0x6004>
   1f918:	b	1fa18 <lchmod@@Base+0x6020>
   1f91c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f920:	movw	r1, #0
   1f924:	cmp	r1, r0
   1f928:	bge	1fa18 <lchmod@@Base+0x6020>
   1f92c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f930:	sub	r0, r0, #1
   1f934:	mvn	r1, #0
   1f938:	cmp	r1, r0
   1f93c:	blt	1f9fc <lchmod@@Base+0x6004>
   1f940:	b	1fa18 <lchmod@@Base+0x6020>
   1f944:	ldr	r0, [fp, #8]
   1f948:	movw	r1, #0
   1f94c:	sdiv	r0, r1, r0
   1f950:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f954:	cmp	r0, r1
   1f958:	blt	1f9fc <lchmod@@Base+0x6004>
   1f95c:	b	1fa18 <lchmod@@Base+0x6020>
   1f960:	ldr	r0, [fp, #8]
   1f964:	cmp	r0, #0
   1f968:	bne	1f970 <lchmod@@Base+0x5f78>
   1f96c:	b	1fa18 <lchmod@@Base+0x6020>
   1f970:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f974:	cmp	r0, #0
   1f978:	bge	1f9e4 <lchmod@@Base+0x5fec>
   1f97c:	b	1f980 <lchmod@@Base+0x5f88>
   1f980:	b	1f9c8 <lchmod@@Base+0x5fd0>
   1f984:	b	1f9c8 <lchmod@@Base+0x5fd0>
   1f988:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f98c:	cmn	r0, #1
   1f990:	bne	1f9c8 <lchmod@@Base+0x5fd0>
   1f994:	b	1f998 <lchmod@@Base+0x5fa0>
   1f998:	ldr	r0, [fp, #8]
   1f99c:	add	r0, r0, #0
   1f9a0:	movw	r1, #0
   1f9a4:	cmp	r1, r0
   1f9a8:	blt	1f9fc <lchmod@@Base+0x6004>
   1f9ac:	b	1fa18 <lchmod@@Base+0x6020>
   1f9b0:	ldr	r0, [fp, #8]
   1f9b4:	sub	r0, r0, #1
   1f9b8:	mvn	r1, #0
   1f9bc:	cmp	r1, r0
   1f9c0:	blt	1f9fc <lchmod@@Base+0x6004>
   1f9c4:	b	1fa18 <lchmod@@Base+0x6020>
   1f9c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f9cc:	movw	r1, #0
   1f9d0:	sdiv	r0, r1, r0
   1f9d4:	ldr	r1, [fp, #8]
   1f9d8:	cmp	r0, r1
   1f9dc:	blt	1f9fc <lchmod@@Base+0x6004>
   1f9e0:	b	1fa18 <lchmod@@Base+0x6020>
   1f9e4:	ldr	r0, [fp, #8]
   1f9e8:	movw	r1, #255	; 0xff
   1f9ec:	sdiv	r0, r1, r0
   1f9f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f9f4:	cmp	r0, r1
   1f9f8:	bge	1fa18 <lchmod@@Base+0x6020>
   1f9fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fa00:	ldr	r1, [fp, #8]
   1fa04:	mul	r0, r0, r1
   1fa08:	and	r0, r0, #255	; 0xff
   1fa0c:	str	r0, [fp, #-28]	; 0xffffffe4
   1fa10:	b	20a40 <lchmod@@Base+0x7048>
   1fa14:	andhi	r0, r0, r0
   1fa18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fa1c:	ldr	r1, [fp, #8]
   1fa20:	mul	r0, r0, r1
   1fa24:	and	r0, r0, #255	; 0xff
   1fa28:	str	r0, [fp, #-28]	; 0xffffffe4
   1fa2c:	b	20a44 <lchmod@@Base+0x704c>
   1fa30:	b	1fe08 <lchmod@@Base+0x6410>
   1fa34:	b	1fa38 <lchmod@@Base+0x6040>
   1fa38:	ldr	r0, [fp, #8]
   1fa3c:	cmp	r0, #0
   1fa40:	bge	1fb54 <lchmod@@Base+0x615c>
   1fa44:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fa48:	cmp	r0, #0
   1fa4c:	bge	1fad8 <lchmod@@Base+0x60e0>
   1fa50:	b	1fa54 <lchmod@@Base+0x605c>
   1fa54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fa58:	ldr	r1, [fp, #8]
   1fa5c:	movw	r2, #32767	; 0x7fff
   1fa60:	sdiv	r1, r2, r1
   1fa64:	cmp	r0, r1
   1fa68:	blt	1fbf4 <lchmod@@Base+0x61fc>
   1fa6c:	b	1fc0c <lchmod@@Base+0x6214>
   1fa70:	b	1fa74 <lchmod@@Base+0x607c>
   1fa74:	ldr	r0, [pc, #4084]	; 20a70 <lchmod@@Base+0x7078>
   1fa78:	ldr	r1, [fp, #8]
   1fa7c:	cmp	r1, r0
   1fa80:	blt	1fa98 <lchmod@@Base+0x60a0>
   1fa84:	b	1faa4 <lchmod@@Base+0x60ac>
   1fa88:	ldr	r0, [fp, #8]
   1fa8c:	movw	r1, #0
   1fa90:	cmp	r1, r0
   1fa94:	bge	1faa4 <lchmod@@Base+0x60ac>
   1fa98:	movw	r0, #0
   1fa9c:	str	r0, [sp, #156]	; 0x9c
   1faa0:	b	1fabc <lchmod@@Base+0x60c4>
   1faa4:	ldr	r0, [fp, #8]
   1faa8:	movw	r1, #0
   1faac:	sub	r0, r1, r0
   1fab0:	movw	r1, #32767	; 0x7fff
   1fab4:	sdiv	r0, r1, r0
   1fab8:	str	r0, [sp, #156]	; 0x9c
   1fabc:	ldr	r0, [sp, #156]	; 0x9c
   1fac0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fac4:	mvn	r2, #0
   1fac8:	sub	r1, r2, r1
   1facc:	cmp	r0, r1
   1fad0:	ble	1fbf4 <lchmod@@Base+0x61fc>
   1fad4:	b	1fc0c <lchmod@@Base+0x6214>
   1fad8:	b	1fadc <lchmod@@Base+0x60e4>
   1fadc:	b	1fb38 <lchmod@@Base+0x6140>
   1fae0:	b	1fb38 <lchmod@@Base+0x6140>
   1fae4:	ldr	r0, [fp, #8]
   1fae8:	cmn	r0, #1
   1faec:	bne	1fb38 <lchmod@@Base+0x6140>
   1faf0:	b	1faf4 <lchmod@@Base+0x60fc>
   1faf4:	ldr	r0, [pc, #3964]	; 20a78 <lchmod@@Base+0x7080>
   1faf8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fafc:	add	r0, r1, r0
   1fb00:	movw	r1, #0
   1fb04:	cmp	r1, r0
   1fb08:	blt	1fbf4 <lchmod@@Base+0x61fc>
   1fb0c:	b	1fc0c <lchmod@@Base+0x6214>
   1fb10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fb14:	movw	r1, #0
   1fb18:	cmp	r1, r0
   1fb1c:	bge	1fc0c <lchmod@@Base+0x6214>
   1fb20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fb24:	sub	r0, r0, #1
   1fb28:	movw	r1, #32767	; 0x7fff
   1fb2c:	cmp	r1, r0
   1fb30:	blt	1fbf4 <lchmod@@Base+0x61fc>
   1fb34:	b	1fc0c <lchmod@@Base+0x6214>
   1fb38:	ldr	r0, [pc, #3896]	; 20a78 <lchmod@@Base+0x7080>
   1fb3c:	ldr	r1, [fp, #8]
   1fb40:	sdiv	r0, r0, r1
   1fb44:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fb48:	cmp	r0, r1
   1fb4c:	blt	1fbf4 <lchmod@@Base+0x61fc>
   1fb50:	b	1fc0c <lchmod@@Base+0x6214>
   1fb54:	ldr	r0, [fp, #8]
   1fb58:	cmp	r0, #0
   1fb5c:	bne	1fb64 <lchmod@@Base+0x616c>
   1fb60:	b	1fc0c <lchmod@@Base+0x6214>
   1fb64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fb68:	cmp	r0, #0
   1fb6c:	bge	1fbdc <lchmod@@Base+0x61e4>
   1fb70:	b	1fb74 <lchmod@@Base+0x617c>
   1fb74:	b	1fbc0 <lchmod@@Base+0x61c8>
   1fb78:	b	1fbc0 <lchmod@@Base+0x61c8>
   1fb7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fb80:	cmn	r0, #1
   1fb84:	bne	1fbc0 <lchmod@@Base+0x61c8>
   1fb88:	b	1fb8c <lchmod@@Base+0x6194>
   1fb8c:	ldr	r0, [pc, #3812]	; 20a78 <lchmod@@Base+0x7080>
   1fb90:	ldr	r1, [fp, #8]
   1fb94:	add	r0, r1, r0
   1fb98:	movw	r1, #0
   1fb9c:	cmp	r1, r0
   1fba0:	blt	1fbf4 <lchmod@@Base+0x61fc>
   1fba4:	b	1fc0c <lchmod@@Base+0x6214>
   1fba8:	ldr	r0, [fp, #8]
   1fbac:	sub	r0, r0, #1
   1fbb0:	movw	r1, #32767	; 0x7fff
   1fbb4:	cmp	r1, r0
   1fbb8:	blt	1fbf4 <lchmod@@Base+0x61fc>
   1fbbc:	b	1fc0c <lchmod@@Base+0x6214>
   1fbc0:	ldr	r0, [pc, #3760]	; 20a78 <lchmod@@Base+0x7080>
   1fbc4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fbc8:	sdiv	r0, r0, r1
   1fbcc:	ldr	r1, [fp, #8]
   1fbd0:	cmp	r0, r1
   1fbd4:	blt	1fbf4 <lchmod@@Base+0x61fc>
   1fbd8:	b	1fc0c <lchmod@@Base+0x6214>
   1fbdc:	ldr	r0, [fp, #8]
   1fbe0:	movw	r1, #32767	; 0x7fff
   1fbe4:	sdiv	r0, r1, r0
   1fbe8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fbec:	cmp	r0, r1
   1fbf0:	bge	1fc0c <lchmod@@Base+0x6214>
   1fbf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fbf8:	ldr	r1, [fp, #8]
   1fbfc:	mul	r0, r0, r1
   1fc00:	sxth	r0, r0
   1fc04:	str	r0, [fp, #-28]	; 0xffffffe4
   1fc08:	b	20a40 <lchmod@@Base+0x7048>
   1fc0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc10:	ldr	r1, [fp, #8]
   1fc14:	mul	r0, r0, r1
   1fc18:	sxth	r0, r0
   1fc1c:	str	r0, [fp, #-28]	; 0xffffffe4
   1fc20:	b	20a44 <lchmod@@Base+0x704c>
   1fc24:	ldr	r0, [fp, #8]
   1fc28:	cmp	r0, #0
   1fc2c:	bge	1fd3c <lchmod@@Base+0x6344>
   1fc30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc34:	cmp	r0, #0
   1fc38:	bge	1fcc4 <lchmod@@Base+0x62cc>
   1fc3c:	b	1fc40 <lchmod@@Base+0x6248>
   1fc40:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fc44:	ldr	r1, [fp, #8]
   1fc48:	movw	r2, #65535	; 0xffff
   1fc4c:	sdiv	r1, r2, r1
   1fc50:	cmp	r0, r1
   1fc54:	blt	1fdd8 <lchmod@@Base+0x63e0>
   1fc58:	b	1fdf0 <lchmod@@Base+0x63f8>
   1fc5c:	b	1fc60 <lchmod@@Base+0x6268>
   1fc60:	ldr	r0, [pc, #3592]	; 20a70 <lchmod@@Base+0x7078>
   1fc64:	ldr	r1, [fp, #8]
   1fc68:	cmp	r1, r0
   1fc6c:	blt	1fc84 <lchmod@@Base+0x628c>
   1fc70:	b	1fc90 <lchmod@@Base+0x6298>
   1fc74:	ldr	r0, [fp, #8]
   1fc78:	movw	r1, #0
   1fc7c:	cmp	r1, r0
   1fc80:	bge	1fc90 <lchmod@@Base+0x6298>
   1fc84:	movw	r0, #0
   1fc88:	str	r0, [sp, #152]	; 0x98
   1fc8c:	b	1fca8 <lchmod@@Base+0x62b0>
   1fc90:	ldr	r0, [fp, #8]
   1fc94:	movw	r1, #0
   1fc98:	sub	r0, r1, r0
   1fc9c:	movw	r1, #65535	; 0xffff
   1fca0:	sdiv	r0, r1, r0
   1fca4:	str	r0, [sp, #152]	; 0x98
   1fca8:	ldr	r0, [sp, #152]	; 0x98
   1fcac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fcb0:	mvn	r2, #0
   1fcb4:	sub	r1, r2, r1
   1fcb8:	cmp	r0, r1
   1fcbc:	ble	1fdd8 <lchmod@@Base+0x63e0>
   1fcc0:	b	1fdf0 <lchmod@@Base+0x63f8>
   1fcc4:	b	1fcc8 <lchmod@@Base+0x62d0>
   1fcc8:	b	1fd20 <lchmod@@Base+0x6328>
   1fccc:	b	1fd20 <lchmod@@Base+0x6328>
   1fcd0:	ldr	r0, [fp, #8]
   1fcd4:	cmn	r0, #1
   1fcd8:	bne	1fd20 <lchmod@@Base+0x6328>
   1fcdc:	b	1fce0 <lchmod@@Base+0x62e8>
   1fce0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fce4:	add	r0, r0, #0
   1fce8:	movw	r1, #0
   1fcec:	cmp	r1, r0
   1fcf0:	blt	1fdd8 <lchmod@@Base+0x63e0>
   1fcf4:	b	1fdf0 <lchmod@@Base+0x63f8>
   1fcf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fcfc:	movw	r1, #0
   1fd00:	cmp	r1, r0
   1fd04:	bge	1fdf0 <lchmod@@Base+0x63f8>
   1fd08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fd0c:	sub	r0, r0, #1
   1fd10:	mvn	r1, #0
   1fd14:	cmp	r1, r0
   1fd18:	blt	1fdd8 <lchmod@@Base+0x63e0>
   1fd1c:	b	1fdf0 <lchmod@@Base+0x63f8>
   1fd20:	ldr	r0, [fp, #8]
   1fd24:	movw	r1, #0
   1fd28:	sdiv	r0, r1, r0
   1fd2c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fd30:	cmp	r0, r1
   1fd34:	blt	1fdd8 <lchmod@@Base+0x63e0>
   1fd38:	b	1fdf0 <lchmod@@Base+0x63f8>
   1fd3c:	ldr	r0, [fp, #8]
   1fd40:	cmp	r0, #0
   1fd44:	bne	1fd4c <lchmod@@Base+0x6354>
   1fd48:	b	1fdf0 <lchmod@@Base+0x63f8>
   1fd4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fd50:	cmp	r0, #0
   1fd54:	bge	1fdc0 <lchmod@@Base+0x63c8>
   1fd58:	b	1fd5c <lchmod@@Base+0x6364>
   1fd5c:	b	1fda4 <lchmod@@Base+0x63ac>
   1fd60:	b	1fda4 <lchmod@@Base+0x63ac>
   1fd64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fd68:	cmn	r0, #1
   1fd6c:	bne	1fda4 <lchmod@@Base+0x63ac>
   1fd70:	b	1fd74 <lchmod@@Base+0x637c>
   1fd74:	ldr	r0, [fp, #8]
   1fd78:	add	r0, r0, #0
   1fd7c:	movw	r1, #0
   1fd80:	cmp	r1, r0
   1fd84:	blt	1fdd8 <lchmod@@Base+0x63e0>
   1fd88:	b	1fdf0 <lchmod@@Base+0x63f8>
   1fd8c:	ldr	r0, [fp, #8]
   1fd90:	sub	r0, r0, #1
   1fd94:	mvn	r1, #0
   1fd98:	cmp	r1, r0
   1fd9c:	blt	1fdd8 <lchmod@@Base+0x63e0>
   1fda0:	b	1fdf0 <lchmod@@Base+0x63f8>
   1fda4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fda8:	movw	r1, #0
   1fdac:	sdiv	r0, r1, r0
   1fdb0:	ldr	r1, [fp, #8]
   1fdb4:	cmp	r0, r1
   1fdb8:	blt	1fdd8 <lchmod@@Base+0x63e0>
   1fdbc:	b	1fdf0 <lchmod@@Base+0x63f8>
   1fdc0:	ldr	r0, [fp, #8]
   1fdc4:	movw	r1, #65535	; 0xffff
   1fdc8:	sdiv	r0, r1, r0
   1fdcc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fdd0:	cmp	r0, r1
   1fdd4:	bge	1fdf0 <lchmod@@Base+0x63f8>
   1fdd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fddc:	ldr	r1, [fp, #8]
   1fde0:	mul	r0, r0, r1
   1fde4:	uxth	r0, r0
   1fde8:	str	r0, [fp, #-28]	; 0xffffffe4
   1fdec:	b	20a40 <lchmod@@Base+0x7048>
   1fdf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fdf4:	ldr	r1, [fp, #8]
   1fdf8:	mul	r0, r0, r1
   1fdfc:	uxth	r0, r0
   1fe00:	str	r0, [fp, #-28]	; 0xffffffe4
   1fe04:	b	20a44 <lchmod@@Base+0x704c>
   1fe08:	b	1fe0c <lchmod@@Base+0x6414>
   1fe0c:	b	1fe10 <lchmod@@Base+0x6418>
   1fe10:	ldr	r0, [fp, #8]
   1fe14:	cmp	r0, #0
   1fe18:	bge	1ff1c <lchmod@@Base+0x6524>
   1fe1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fe20:	cmp	r0, #0
   1fe24:	bge	1feb0 <lchmod@@Base+0x64b8>
   1fe28:	b	1fe2c <lchmod@@Base+0x6434>
   1fe2c:	ldr	r0, [pc, #3128]	; 20a6c <lchmod@@Base+0x7074>
   1fe30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fe34:	ldr	r2, [fp, #8]
   1fe38:	sdiv	r0, r0, r2
   1fe3c:	cmp	r1, r0
   1fe40:	blt	1ffac <lchmod@@Base+0x65b4>
   1fe44:	b	1ffc0 <lchmod@@Base+0x65c8>
   1fe48:	b	1fe4c <lchmod@@Base+0x6454>
   1fe4c:	ldr	r0, [pc, #3100]	; 20a70 <lchmod@@Base+0x7078>
   1fe50:	ldr	r1, [fp, #8]
   1fe54:	cmp	r1, r0
   1fe58:	blt	1fe70 <lchmod@@Base+0x6478>
   1fe5c:	b	1fe7c <lchmod@@Base+0x6484>
   1fe60:	ldr	r0, [fp, #8]
   1fe64:	movw	r1, #0
   1fe68:	cmp	r1, r0
   1fe6c:	bge	1fe7c <lchmod@@Base+0x6484>
   1fe70:	movw	r0, #0
   1fe74:	str	r0, [sp, #148]	; 0x94
   1fe78:	b	1fe94 <lchmod@@Base+0x649c>
   1fe7c:	ldr	r0, [pc, #3048]	; 20a6c <lchmod@@Base+0x7074>
   1fe80:	ldr	r1, [fp, #8]
   1fe84:	movw	r2, #0
   1fe88:	sub	r1, r2, r1
   1fe8c:	sdiv	r0, r0, r1
   1fe90:	str	r0, [sp, #148]	; 0x94
   1fe94:	ldr	r0, [sp, #148]	; 0x94
   1fe98:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fe9c:	mvn	r2, #0
   1fea0:	sub	r1, r2, r1
   1fea4:	cmp	r0, r1
   1fea8:	ble	1ffac <lchmod@@Base+0x65b4>
   1feac:	b	1ffc0 <lchmod@@Base+0x65c8>
   1feb0:	ldr	r0, [fp, #8]
   1feb4:	cmn	r0, #1
   1feb8:	bne	1ff00 <lchmod@@Base+0x6508>
   1febc:	b	1fec0 <lchmod@@Base+0x64c8>
   1fec0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fec4:	add	r0, r0, #-2147483648	; 0x80000000
   1fec8:	movw	r1, #0
   1fecc:	cmp	r1, r0
   1fed0:	blt	1ffac <lchmod@@Base+0x65b4>
   1fed4:	b	1ffc0 <lchmod@@Base+0x65c8>
   1fed8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fedc:	movw	r1, #0
   1fee0:	cmp	r1, r0
   1fee4:	bge	1ffc0 <lchmod@@Base+0x65c8>
   1fee8:	ldr	r0, [pc, #2940]	; 20a6c <lchmod@@Base+0x7074>
   1feec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1fef0:	sub	r1, r1, #1
   1fef4:	cmp	r0, r1
   1fef8:	blt	1ffac <lchmod@@Base+0x65b4>
   1fefc:	b	1ffc0 <lchmod@@Base+0x65c8>
   1ff00:	ldr	r0, [pc, #2924]	; 20a74 <lchmod@@Base+0x707c>
   1ff04:	ldr	r1, [fp, #8]
   1ff08:	sdiv	r0, r0, r1
   1ff0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ff10:	cmp	r0, r1
   1ff14:	blt	1ffac <lchmod@@Base+0x65b4>
   1ff18:	b	1ffc0 <lchmod@@Base+0x65c8>
   1ff1c:	ldr	r0, [fp, #8]
   1ff20:	cmp	r0, #0
   1ff24:	bne	1ff2c <lchmod@@Base+0x6534>
   1ff28:	b	1ffc0 <lchmod@@Base+0x65c8>
   1ff2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ff30:	cmp	r0, #0
   1ff34:	bge	1ff94 <lchmod@@Base+0x659c>
   1ff38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ff3c:	cmn	r0, #1
   1ff40:	bne	1ff78 <lchmod@@Base+0x6580>
   1ff44:	b	1ff48 <lchmod@@Base+0x6550>
   1ff48:	ldr	r0, [fp, #8]
   1ff4c:	add	r0, r0, #-2147483648	; 0x80000000
   1ff50:	movw	r1, #0
   1ff54:	cmp	r1, r0
   1ff58:	blt	1ffac <lchmod@@Base+0x65b4>
   1ff5c:	b	1ffc0 <lchmod@@Base+0x65c8>
   1ff60:	ldr	r0, [pc, #2820]	; 20a6c <lchmod@@Base+0x7074>
   1ff64:	ldr	r1, [fp, #8]
   1ff68:	sub	r1, r1, #1
   1ff6c:	cmp	r0, r1
   1ff70:	blt	1ffac <lchmod@@Base+0x65b4>
   1ff74:	b	1ffc0 <lchmod@@Base+0x65c8>
   1ff78:	ldr	r0, [pc, #2804]	; 20a74 <lchmod@@Base+0x707c>
   1ff7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ff80:	sdiv	r0, r0, r1
   1ff84:	ldr	r1, [fp, #8]
   1ff88:	cmp	r0, r1
   1ff8c:	blt	1ffac <lchmod@@Base+0x65b4>
   1ff90:	b	1ffc0 <lchmod@@Base+0x65c8>
   1ff94:	ldr	r0, [pc, #2768]	; 20a6c <lchmod@@Base+0x7074>
   1ff98:	ldr	r1, [fp, #8]
   1ff9c:	sdiv	r0, r0, r1
   1ffa0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ffa4:	cmp	r0, r1
   1ffa8:	bge	1ffc0 <lchmod@@Base+0x65c8>
   1ffac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ffb0:	ldr	r1, [fp, #8]
   1ffb4:	mul	r0, r0, r1
   1ffb8:	str	r0, [fp, #-28]	; 0xffffffe4
   1ffbc:	b	20a40 <lchmod@@Base+0x7048>
   1ffc0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ffc4:	ldr	r1, [fp, #8]
   1ffc8:	mul	r0, r0, r1
   1ffcc:	str	r0, [fp, #-28]	; 0xffffffe4
   1ffd0:	b	20a44 <lchmod@@Base+0x704c>
   1ffd4:	ldr	r0, [fp, #8]
   1ffd8:	cmp	r0, #0
   1ffdc:	bge	200ec <lchmod@@Base+0x66f4>
   1ffe0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ffe4:	cmp	r0, #0
   1ffe8:	bge	20074 <lchmod@@Base+0x667c>
   1ffec:	b	2000c <lchmod@@Base+0x6614>
   1fff0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1fff4:	ldr	r1, [fp, #8]
   1fff8:	mvn	r2, #0
   1fffc:	udiv	r1, r2, r1
   20000:	cmp	r0, r1
   20004:	bcc	20188 <lchmod@@Base+0x6790>
   20008:	b	2019c <lchmod@@Base+0x67a4>
   2000c:	b	20010 <lchmod@@Base+0x6618>
   20010:	ldr	r0, [pc, #2648]	; 20a70 <lchmod@@Base+0x7078>
   20014:	ldr	r1, [fp, #8]
   20018:	cmp	r1, r0
   2001c:	blt	20034 <lchmod@@Base+0x663c>
   20020:	b	20040 <lchmod@@Base+0x6648>
   20024:	ldr	r0, [fp, #8]
   20028:	movw	r1, #0
   2002c:	cmp	r1, r0
   20030:	bge	20040 <lchmod@@Base+0x6648>
   20034:	movw	r0, #1
   20038:	str	r0, [sp, #144]	; 0x90
   2003c:	b	20058 <lchmod@@Base+0x6660>
   20040:	ldr	r0, [fp, #8]
   20044:	movw	r1, #0
   20048:	sub	r0, r1, r0
   2004c:	mvn	r1, #0
   20050:	udiv	r0, r1, r0
   20054:	str	r0, [sp, #144]	; 0x90
   20058:	ldr	r0, [sp, #144]	; 0x90
   2005c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20060:	mvn	r2, #0
   20064:	sub	r1, r2, r1
   20068:	cmp	r0, r1
   2006c:	bls	20188 <lchmod@@Base+0x6790>
   20070:	b	2019c <lchmod@@Base+0x67a4>
   20074:	b	20078 <lchmod@@Base+0x6680>
   20078:	b	200d0 <lchmod@@Base+0x66d8>
   2007c:	b	200d0 <lchmod@@Base+0x66d8>
   20080:	ldr	r0, [fp, #8]
   20084:	cmn	r0, #1
   20088:	bne	200d0 <lchmod@@Base+0x66d8>
   2008c:	b	20090 <lchmod@@Base+0x6698>
   20090:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20094:	add	r0, r0, #0
   20098:	movw	r1, #0
   2009c:	cmp	r1, r0
   200a0:	blt	20188 <lchmod@@Base+0x6790>
   200a4:	b	2019c <lchmod@@Base+0x67a4>
   200a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   200ac:	movw	r1, #0
   200b0:	cmp	r1, r0
   200b4:	bge	2019c <lchmod@@Base+0x67a4>
   200b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   200bc:	sub	r0, r0, #1
   200c0:	mvn	r1, #0
   200c4:	cmp	r1, r0
   200c8:	blt	20188 <lchmod@@Base+0x6790>
   200cc:	b	2019c <lchmod@@Base+0x67a4>
   200d0:	ldr	r0, [fp, #8]
   200d4:	movw	r1, #0
   200d8:	sdiv	r0, r1, r0
   200dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   200e0:	cmp	r0, r1
   200e4:	blt	20188 <lchmod@@Base+0x6790>
   200e8:	b	2019c <lchmod@@Base+0x67a4>
   200ec:	ldr	r0, [fp, #8]
   200f0:	cmp	r0, #0
   200f4:	bne	200fc <lchmod@@Base+0x6704>
   200f8:	b	2019c <lchmod@@Base+0x67a4>
   200fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20100:	cmp	r0, #0
   20104:	bge	20170 <lchmod@@Base+0x6778>
   20108:	b	2010c <lchmod@@Base+0x6714>
   2010c:	b	20154 <lchmod@@Base+0x675c>
   20110:	b	20154 <lchmod@@Base+0x675c>
   20114:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20118:	cmn	r0, #1
   2011c:	bne	20154 <lchmod@@Base+0x675c>
   20120:	b	20124 <lchmod@@Base+0x672c>
   20124:	ldr	r0, [fp, #8]
   20128:	add	r0, r0, #0
   2012c:	movw	r1, #0
   20130:	cmp	r1, r0
   20134:	blt	20188 <lchmod@@Base+0x6790>
   20138:	b	2019c <lchmod@@Base+0x67a4>
   2013c:	ldr	r0, [fp, #8]
   20140:	sub	r0, r0, #1
   20144:	mvn	r1, #0
   20148:	cmp	r1, r0
   2014c:	blt	20188 <lchmod@@Base+0x6790>
   20150:	b	2019c <lchmod@@Base+0x67a4>
   20154:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20158:	movw	r1, #0
   2015c:	sdiv	r0, r1, r0
   20160:	ldr	r1, [fp, #8]
   20164:	cmp	r0, r1
   20168:	blt	20188 <lchmod@@Base+0x6790>
   2016c:	b	2019c <lchmod@@Base+0x67a4>
   20170:	ldr	r0, [fp, #8]
   20174:	mvn	r1, #0
   20178:	udiv	r0, r1, r0
   2017c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20180:	cmp	r0, r1
   20184:	bcs	2019c <lchmod@@Base+0x67a4>
   20188:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2018c:	ldr	r1, [fp, #8]
   20190:	mul	r0, r0, r1
   20194:	str	r0, [fp, #-28]	; 0xffffffe4
   20198:	b	20a40 <lchmod@@Base+0x7048>
   2019c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   201a0:	ldr	r1, [fp, #8]
   201a4:	mul	r0, r0, r1
   201a8:	str	r0, [fp, #-28]	; 0xffffffe4
   201ac:	b	20a44 <lchmod@@Base+0x704c>
   201b0:	b	201b4 <lchmod@@Base+0x67bc>
   201b4:	b	201b8 <lchmod@@Base+0x67c0>
   201b8:	ldr	r0, [fp, #8]
   201bc:	cmp	r0, #0
   201c0:	bge	202c4 <lchmod@@Base+0x68cc>
   201c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   201c8:	cmp	r0, #0
   201cc:	bge	20258 <lchmod@@Base+0x6860>
   201d0:	b	201d4 <lchmod@@Base+0x67dc>
   201d4:	ldr	r0, [pc, #2192]	; 20a6c <lchmod@@Base+0x7074>
   201d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   201dc:	ldr	r2, [fp, #8]
   201e0:	sdiv	r0, r0, r2
   201e4:	cmp	r1, r0
   201e8:	blt	20354 <lchmod@@Base+0x695c>
   201ec:	b	20368 <lchmod@@Base+0x6970>
   201f0:	b	201f4 <lchmod@@Base+0x67fc>
   201f4:	ldr	r0, [pc, #2164]	; 20a70 <lchmod@@Base+0x7078>
   201f8:	ldr	r1, [fp, #8]
   201fc:	cmp	r1, r0
   20200:	blt	20218 <lchmod@@Base+0x6820>
   20204:	b	20224 <lchmod@@Base+0x682c>
   20208:	ldr	r0, [fp, #8]
   2020c:	movw	r1, #0
   20210:	cmp	r1, r0
   20214:	bge	20224 <lchmod@@Base+0x682c>
   20218:	movw	r0, #0
   2021c:	str	r0, [sp, #140]	; 0x8c
   20220:	b	2023c <lchmod@@Base+0x6844>
   20224:	ldr	r0, [pc, #2112]	; 20a6c <lchmod@@Base+0x7074>
   20228:	ldr	r1, [fp, #8]
   2022c:	movw	r2, #0
   20230:	sub	r1, r2, r1
   20234:	sdiv	r0, r0, r1
   20238:	str	r0, [sp, #140]	; 0x8c
   2023c:	ldr	r0, [sp, #140]	; 0x8c
   20240:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20244:	mvn	r2, #0
   20248:	sub	r1, r2, r1
   2024c:	cmp	r0, r1
   20250:	ble	20354 <lchmod@@Base+0x695c>
   20254:	b	20368 <lchmod@@Base+0x6970>
   20258:	ldr	r0, [fp, #8]
   2025c:	cmn	r0, #1
   20260:	bne	202a8 <lchmod@@Base+0x68b0>
   20264:	b	20268 <lchmod@@Base+0x6870>
   20268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2026c:	add	r0, r0, #-2147483648	; 0x80000000
   20270:	movw	r1, #0
   20274:	cmp	r1, r0
   20278:	blt	20354 <lchmod@@Base+0x695c>
   2027c:	b	20368 <lchmod@@Base+0x6970>
   20280:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20284:	movw	r1, #0
   20288:	cmp	r1, r0
   2028c:	bge	20368 <lchmod@@Base+0x6970>
   20290:	ldr	r0, [pc, #2004]	; 20a6c <lchmod@@Base+0x7074>
   20294:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20298:	sub	r1, r1, #1
   2029c:	cmp	r0, r1
   202a0:	blt	20354 <lchmod@@Base+0x695c>
   202a4:	b	20368 <lchmod@@Base+0x6970>
   202a8:	ldr	r0, [pc, #1988]	; 20a74 <lchmod@@Base+0x707c>
   202ac:	ldr	r1, [fp, #8]
   202b0:	sdiv	r0, r0, r1
   202b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   202b8:	cmp	r0, r1
   202bc:	blt	20354 <lchmod@@Base+0x695c>
   202c0:	b	20368 <lchmod@@Base+0x6970>
   202c4:	ldr	r0, [fp, #8]
   202c8:	cmp	r0, #0
   202cc:	bne	202d4 <lchmod@@Base+0x68dc>
   202d0:	b	20368 <lchmod@@Base+0x6970>
   202d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   202d8:	cmp	r0, #0
   202dc:	bge	2033c <lchmod@@Base+0x6944>
   202e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   202e4:	cmn	r0, #1
   202e8:	bne	20320 <lchmod@@Base+0x6928>
   202ec:	b	202f0 <lchmod@@Base+0x68f8>
   202f0:	ldr	r0, [fp, #8]
   202f4:	add	r0, r0, #-2147483648	; 0x80000000
   202f8:	movw	r1, #0
   202fc:	cmp	r1, r0
   20300:	blt	20354 <lchmod@@Base+0x695c>
   20304:	b	20368 <lchmod@@Base+0x6970>
   20308:	ldr	r0, [pc, #1884]	; 20a6c <lchmod@@Base+0x7074>
   2030c:	ldr	r1, [fp, #8]
   20310:	sub	r1, r1, #1
   20314:	cmp	r0, r1
   20318:	blt	20354 <lchmod@@Base+0x695c>
   2031c:	b	20368 <lchmod@@Base+0x6970>
   20320:	ldr	r0, [pc, #1868]	; 20a74 <lchmod@@Base+0x707c>
   20324:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20328:	sdiv	r0, r0, r1
   2032c:	ldr	r1, [fp, #8]
   20330:	cmp	r0, r1
   20334:	blt	20354 <lchmod@@Base+0x695c>
   20338:	b	20368 <lchmod@@Base+0x6970>
   2033c:	ldr	r0, [pc, #1832]	; 20a6c <lchmod@@Base+0x7074>
   20340:	ldr	r1, [fp, #8]
   20344:	sdiv	r0, r0, r1
   20348:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2034c:	cmp	r0, r1
   20350:	bge	20368 <lchmod@@Base+0x6970>
   20354:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20358:	ldr	r1, [fp, #8]
   2035c:	mul	r0, r0, r1
   20360:	str	r0, [fp, #-28]	; 0xffffffe4
   20364:	b	20a40 <lchmod@@Base+0x7048>
   20368:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2036c:	ldr	r1, [fp, #8]
   20370:	mul	r0, r0, r1
   20374:	str	r0, [fp, #-28]	; 0xffffffe4
   20378:	b	20a44 <lchmod@@Base+0x704c>
   2037c:	ldr	r0, [fp, #8]
   20380:	cmp	r0, #0
   20384:	bge	20494 <lchmod@@Base+0x6a9c>
   20388:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2038c:	cmp	r0, #0
   20390:	bge	2041c <lchmod@@Base+0x6a24>
   20394:	b	203b4 <lchmod@@Base+0x69bc>
   20398:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2039c:	ldr	r1, [fp, #8]
   203a0:	mvn	r2, #0
   203a4:	udiv	r1, r2, r1
   203a8:	cmp	r0, r1
   203ac:	bcc	20530 <lchmod@@Base+0x6b38>
   203b0:	b	20544 <lchmod@@Base+0x6b4c>
   203b4:	b	203b8 <lchmod@@Base+0x69c0>
   203b8:	ldr	r0, [pc, #1712]	; 20a70 <lchmod@@Base+0x7078>
   203bc:	ldr	r1, [fp, #8]
   203c0:	cmp	r1, r0
   203c4:	blt	203dc <lchmod@@Base+0x69e4>
   203c8:	b	203e8 <lchmod@@Base+0x69f0>
   203cc:	ldr	r0, [fp, #8]
   203d0:	movw	r1, #0
   203d4:	cmp	r1, r0
   203d8:	bge	203e8 <lchmod@@Base+0x69f0>
   203dc:	movw	r0, #1
   203e0:	str	r0, [sp, #136]	; 0x88
   203e4:	b	20400 <lchmod@@Base+0x6a08>
   203e8:	ldr	r0, [fp, #8]
   203ec:	movw	r1, #0
   203f0:	sub	r0, r1, r0
   203f4:	mvn	r1, #0
   203f8:	udiv	r0, r1, r0
   203fc:	str	r0, [sp, #136]	; 0x88
   20400:	ldr	r0, [sp, #136]	; 0x88
   20404:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20408:	mvn	r2, #0
   2040c:	sub	r1, r2, r1
   20410:	cmp	r0, r1
   20414:	bls	20530 <lchmod@@Base+0x6b38>
   20418:	b	20544 <lchmod@@Base+0x6b4c>
   2041c:	b	20420 <lchmod@@Base+0x6a28>
   20420:	b	20478 <lchmod@@Base+0x6a80>
   20424:	b	20478 <lchmod@@Base+0x6a80>
   20428:	ldr	r0, [fp, #8]
   2042c:	cmn	r0, #1
   20430:	bne	20478 <lchmod@@Base+0x6a80>
   20434:	b	20438 <lchmod@@Base+0x6a40>
   20438:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2043c:	add	r0, r0, #0
   20440:	movw	r1, #0
   20444:	cmp	r1, r0
   20448:	blt	20530 <lchmod@@Base+0x6b38>
   2044c:	b	20544 <lchmod@@Base+0x6b4c>
   20450:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20454:	movw	r1, #0
   20458:	cmp	r1, r0
   2045c:	bge	20544 <lchmod@@Base+0x6b4c>
   20460:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20464:	sub	r0, r0, #1
   20468:	mvn	r1, #0
   2046c:	cmp	r1, r0
   20470:	blt	20530 <lchmod@@Base+0x6b38>
   20474:	b	20544 <lchmod@@Base+0x6b4c>
   20478:	ldr	r0, [fp, #8]
   2047c:	movw	r1, #0
   20480:	sdiv	r0, r1, r0
   20484:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20488:	cmp	r0, r1
   2048c:	blt	20530 <lchmod@@Base+0x6b38>
   20490:	b	20544 <lchmod@@Base+0x6b4c>
   20494:	ldr	r0, [fp, #8]
   20498:	cmp	r0, #0
   2049c:	bne	204a4 <lchmod@@Base+0x6aac>
   204a0:	b	20544 <lchmod@@Base+0x6b4c>
   204a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   204a8:	cmp	r0, #0
   204ac:	bge	20518 <lchmod@@Base+0x6b20>
   204b0:	b	204b4 <lchmod@@Base+0x6abc>
   204b4:	b	204fc <lchmod@@Base+0x6b04>
   204b8:	b	204fc <lchmod@@Base+0x6b04>
   204bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   204c0:	cmn	r0, #1
   204c4:	bne	204fc <lchmod@@Base+0x6b04>
   204c8:	b	204cc <lchmod@@Base+0x6ad4>
   204cc:	ldr	r0, [fp, #8]
   204d0:	add	r0, r0, #0
   204d4:	movw	r1, #0
   204d8:	cmp	r1, r0
   204dc:	blt	20530 <lchmod@@Base+0x6b38>
   204e0:	b	20544 <lchmod@@Base+0x6b4c>
   204e4:	ldr	r0, [fp, #8]
   204e8:	sub	r0, r0, #1
   204ec:	mvn	r1, #0
   204f0:	cmp	r1, r0
   204f4:	blt	20530 <lchmod@@Base+0x6b38>
   204f8:	b	20544 <lchmod@@Base+0x6b4c>
   204fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20500:	movw	r1, #0
   20504:	sdiv	r0, r1, r0
   20508:	ldr	r1, [fp, #8]
   2050c:	cmp	r0, r1
   20510:	blt	20530 <lchmod@@Base+0x6b38>
   20514:	b	20544 <lchmod@@Base+0x6b4c>
   20518:	ldr	r0, [fp, #8]
   2051c:	mvn	r1, #0
   20520:	udiv	r0, r1, r0
   20524:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20528:	cmp	r0, r1
   2052c:	bcs	20544 <lchmod@@Base+0x6b4c>
   20530:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20534:	ldr	r1, [fp, #8]
   20538:	mul	r0, r0, r1
   2053c:	str	r0, [fp, #-28]	; 0xffffffe4
   20540:	b	20a40 <lchmod@@Base+0x7048>
   20544:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20548:	ldr	r1, [fp, #8]
   2054c:	mul	r0, r0, r1
   20550:	str	r0, [fp, #-28]	; 0xffffffe4
   20554:	b	20a44 <lchmod@@Base+0x704c>
   20558:	b	2055c <lchmod@@Base+0x6b64>
   2055c:	ldr	r0, [fp, #8]
   20560:	cmp	r0, #0
   20564:	bge	206ec <lchmod@@Base+0x6cf4>
   20568:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2056c:	cmp	r0, #0
   20570:	bge	20658 <lchmod@@Base+0x6c60>
   20574:	b	20578 <lchmod@@Base+0x6b80>
   20578:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2057c:	ldr	r1, [fp, #8]
   20580:	asr	r3, r1, #31
   20584:	mvn	r2, #0
   20588:	mvn	ip, #-2147483648	; 0x80000000
   2058c:	str	r0, [sp, #132]	; 0x84
   20590:	mov	r0, r2
   20594:	str	r1, [sp, #128]	; 0x80
   20598:	mov	r1, ip
   2059c:	ldr	r2, [sp, #128]	; 0x80
   205a0:	bl	23d2c <lchmod@@Base+0xa334>
   205a4:	ldr	r2, [sp, #132]	; 0x84
   205a8:	subs	r0, r2, r0
   205ac:	rscs	r1, r1, r2, asr #31
   205b0:	str	r0, [sp, #124]	; 0x7c
   205b4:	str	r1, [sp, #120]	; 0x78
   205b8:	blt	207cc <lchmod@@Base+0x6dd4>
   205bc:	b	207e0 <lchmod@@Base+0x6de8>
   205c0:	b	205c4 <lchmod@@Base+0x6bcc>
   205c4:	ldr	r0, [pc, #1188]	; 20a70 <lchmod@@Base+0x7078>
   205c8:	ldr	r1, [fp, #8]
   205cc:	cmp	r1, r0
   205d0:	blt	205e8 <lchmod@@Base+0x6bf0>
   205d4:	b	205fc <lchmod@@Base+0x6c04>
   205d8:	ldr	r0, [fp, #8]
   205dc:	movw	r1, #0
   205e0:	cmp	r1, r0
   205e4:	bge	205fc <lchmod@@Base+0x6c04>
   205e8:	mov	r0, #0
   205ec:	mvn	r1, #0
   205f0:	str	r1, [sp, #116]	; 0x74
   205f4:	str	r0, [sp, #112]	; 0x70
   205f8:	b	20630 <lchmod@@Base+0x6c38>
   205fc:	ldr	r0, [fp, #8]
   20600:	rsb	r0, r0, #0
   20604:	asr	r3, r0, #31
   20608:	mvn	r1, #0
   2060c:	mvn	r2, #-2147483648	; 0x80000000
   20610:	str	r0, [sp, #108]	; 0x6c
   20614:	mov	r0, r1
   20618:	mov	r1, r2
   2061c:	ldr	r2, [sp, #108]	; 0x6c
   20620:	bl	23d2c <lchmod@@Base+0xa334>
   20624:	str	r0, [sp, #116]	; 0x74
   20628:	str	r1, [sp, #112]	; 0x70
   2062c:	b	20630 <lchmod@@Base+0x6c38>
   20630:	ldr	r0, [sp, #112]	; 0x70
   20634:	ldr	r1, [sp, #116]	; 0x74
   20638:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2063c:	mvn	r2, r2
   20640:	subs	r1, r2, r1
   20644:	rscs	r0, r0, r2, asr #31
   20648:	str	r1, [sp, #104]	; 0x68
   2064c:	str	r0, [sp, #100]	; 0x64
   20650:	bge	207cc <lchmod@@Base+0x6dd4>
   20654:	b	207e0 <lchmod@@Base+0x6de8>
   20658:	ldr	r0, [fp, #8]
   2065c:	cmn	r0, #1
   20660:	bne	206ac <lchmod@@Base+0x6cb4>
   20664:	b	20668 <lchmod@@Base+0x6c70>
   20668:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2066c:	mov	r1, #-2147483648	; 0x80000000
   20670:	add	r1, r1, r0, asr #31
   20674:	rsbs	r0, r0, #0
   20678:	rscs	r1, r1, #0
   2067c:	str	r0, [sp, #96]	; 0x60
   20680:	str	r1, [sp, #92]	; 0x5c
   20684:	blt	207cc <lchmod@@Base+0x6dd4>
   20688:	b	207e0 <lchmod@@Base+0x6de8>
   2068c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20690:	movw	r1, #0
   20694:	cmp	r1, r0
   20698:	bge	207e0 <lchmod@@Base+0x6de8>
   2069c:	mov	r0, #0
   206a0:	cmp	r0, #0
   206a4:	bne	207cc <lchmod@@Base+0x6dd4>
   206a8:	b	207e0 <lchmod@@Base+0x6de8>
   206ac:	ldr	r0, [fp, #8]
   206b0:	asr	r3, r0, #31
   206b4:	mov	r1, #0
   206b8:	mov	r2, #-2147483648	; 0x80000000
   206bc:	str	r0, [sp, #88]	; 0x58
   206c0:	mov	r0, r1
   206c4:	mov	r1, r2
   206c8:	ldr	r2, [sp, #88]	; 0x58
   206cc:	bl	23d2c <lchmod@@Base+0xa334>
   206d0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   206d4:	subs	r0, r0, r2
   206d8:	sbcs	r1, r1, r2, asr #31
   206dc:	str	r0, [sp, #84]	; 0x54
   206e0:	str	r1, [sp, #80]	; 0x50
   206e4:	blt	207cc <lchmod@@Base+0x6dd4>
   206e8:	b	207e0 <lchmod@@Base+0x6de8>
   206ec:	ldr	r0, [fp, #8]
   206f0:	cmp	r0, #0
   206f4:	bne	206fc <lchmod@@Base+0x6d04>
   206f8:	b	207e0 <lchmod@@Base+0x6de8>
   206fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20700:	cmp	r0, #0
   20704:	bge	2078c <lchmod@@Base+0x6d94>
   20708:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2070c:	cmn	r0, #1
   20710:	bne	2074c <lchmod@@Base+0x6d54>
   20714:	b	20718 <lchmod@@Base+0x6d20>
   20718:	ldr	r0, [fp, #8]
   2071c:	mov	r1, #-2147483648	; 0x80000000
   20720:	add	r1, r1, r0, asr #31
   20724:	rsbs	r0, r0, #0
   20728:	rscs	r1, r1, #0
   2072c:	str	r0, [sp, #76]	; 0x4c
   20730:	str	r1, [sp, #72]	; 0x48
   20734:	blt	207cc <lchmod@@Base+0x6dd4>
   20738:	b	207e0 <lchmod@@Base+0x6de8>
   2073c:	mov	r0, #0
   20740:	cmp	r0, #0
   20744:	bne	207cc <lchmod@@Base+0x6dd4>
   20748:	b	207e0 <lchmod@@Base+0x6de8>
   2074c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20750:	asr	r3, r0, #31
   20754:	mov	r1, #0
   20758:	mov	r2, #-2147483648	; 0x80000000
   2075c:	str	r0, [sp, #68]	; 0x44
   20760:	mov	r0, r1
   20764:	mov	r1, r2
   20768:	ldr	r2, [sp, #68]	; 0x44
   2076c:	bl	23d2c <lchmod@@Base+0xa334>
   20770:	ldr	r2, [fp, #8]
   20774:	subs	r0, r0, r2
   20778:	sbcs	r1, r1, r2, asr #31
   2077c:	str	r0, [sp, #64]	; 0x40
   20780:	str	r1, [sp, #60]	; 0x3c
   20784:	blt	207cc <lchmod@@Base+0x6dd4>
   20788:	b	207e0 <lchmod@@Base+0x6de8>
   2078c:	ldr	r0, [fp, #8]
   20790:	asr	r3, r0, #31
   20794:	mvn	r1, #0
   20798:	mvn	r2, #-2147483648	; 0x80000000
   2079c:	str	r0, [sp, #56]	; 0x38
   207a0:	mov	r0, r1
   207a4:	mov	r1, r2
   207a8:	ldr	r2, [sp, #56]	; 0x38
   207ac:	bl	23d2c <lchmod@@Base+0xa334>
   207b0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   207b4:	subs	r0, r0, r2
   207b8:	sbcs	r1, r1, r2, asr #31
   207bc:	str	r0, [sp, #52]	; 0x34
   207c0:	str	r1, [sp, #48]	; 0x30
   207c4:	bge	207e0 <lchmod@@Base+0x6de8>
   207c8:	b	207cc <lchmod@@Base+0x6dd4>
   207cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   207d0:	ldr	r1, [fp, #8]
   207d4:	mul	r0, r0, r1
   207d8:	str	r0, [fp, #-28]	; 0xffffffe4
   207dc:	b	20a40 <lchmod@@Base+0x7048>
   207e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   207e4:	ldr	r1, [fp, #8]
   207e8:	mul	r0, r0, r1
   207ec:	str	r0, [fp, #-28]	; 0xffffffe4
   207f0:	b	20a44 <lchmod@@Base+0x704c>
   207f4:	ldr	r0, [fp, #8]
   207f8:	cmp	r0, #0
   207fc:	bge	2095c <lchmod@@Base+0x6f64>
   20800:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20804:	cmp	r0, #0
   20808:	bge	208e4 <lchmod@@Base+0x6eec>
   2080c:	b	20854 <lchmod@@Base+0x6e5c>
   20810:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20814:	ldr	r1, [fp, #8]
   20818:	asr	r3, r1, #31
   2081c:	mvn	r2, #0
   20820:	str	r0, [sp, #44]	; 0x2c
   20824:	mov	r0, r2
   20828:	str	r1, [sp, #40]	; 0x28
   2082c:	mov	r1, r2
   20830:	ldr	r2, [sp, #40]	; 0x28
   20834:	bl	23e00 <lchmod@@Base+0xa408>
   20838:	ldr	r2, [sp, #44]	; 0x2c
   2083c:	subs	r0, r2, r0
   20840:	rscs	r1, r1, r2, asr #31
   20844:	str	r0, [sp, #36]	; 0x24
   20848:	str	r1, [sp, #32]
   2084c:	bcc	20a18 <lchmod@@Base+0x7020>
   20850:	b	20a2c <lchmod@@Base+0x7034>
   20854:	b	20858 <lchmod@@Base+0x6e60>
   20858:	ldr	r0, [pc, #528]	; 20a70 <lchmod@@Base+0x7078>
   2085c:	ldr	r1, [fp, #8]
   20860:	cmp	r1, r0
   20864:	blt	2087c <lchmod@@Base+0x6e84>
   20868:	b	20890 <lchmod@@Base+0x6e98>
   2086c:	ldr	r0, [fp, #8]
   20870:	movw	r1, #0
   20874:	cmp	r1, r0
   20878:	bge	20890 <lchmod@@Base+0x6e98>
   2087c:	mov	r0, #1
   20880:	mvn	r1, #0
   20884:	str	r1, [sp, #28]
   20888:	str	r0, [sp, #24]
   2088c:	b	208bc <lchmod@@Base+0x6ec4>
   20890:	ldr	r0, [fp, #8]
   20894:	rsb	r0, r0, #0
   20898:	asr	r3, r0, #31
   2089c:	mvn	r1, #0
   208a0:	str	r0, [sp, #20]
   208a4:	mov	r0, r1
   208a8:	ldr	r2, [sp, #20]
   208ac:	bl	23e00 <lchmod@@Base+0xa408>
   208b0:	str	r0, [sp, #28]
   208b4:	str	r1, [sp, #24]
   208b8:	b	208bc <lchmod@@Base+0x6ec4>
   208bc:	ldr	r0, [sp, #24]
   208c0:	ldr	r1, [sp, #28]
   208c4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   208c8:	mvn	r2, r2
   208cc:	subs	r1, r2, r1
   208d0:	rscs	r0, r0, r2, asr #31
   208d4:	str	r1, [sp, #16]
   208d8:	str	r0, [sp, #12]
   208dc:	bcs	20a18 <lchmod@@Base+0x7020>
   208e0:	b	20a2c <lchmod@@Base+0x7034>
   208e4:	b	208e8 <lchmod@@Base+0x6ef0>
   208e8:	b	20940 <lchmod@@Base+0x6f48>
   208ec:	b	20940 <lchmod@@Base+0x6f48>
   208f0:	ldr	r0, [fp, #8]
   208f4:	cmn	r0, #1
   208f8:	bne	20940 <lchmod@@Base+0x6f48>
   208fc:	b	20900 <lchmod@@Base+0x6f08>
   20900:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20904:	add	r0, r0, #0
   20908:	movw	r1, #0
   2090c:	cmp	r1, r0
   20910:	blt	20a18 <lchmod@@Base+0x7020>
   20914:	b	20a2c <lchmod@@Base+0x7034>
   20918:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2091c:	movw	r1, #0
   20920:	cmp	r1, r0
   20924:	bge	20a2c <lchmod@@Base+0x7034>
   20928:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2092c:	sub	r0, r0, #1
   20930:	mvn	r1, #0
   20934:	cmp	r1, r0
   20938:	blt	20a18 <lchmod@@Base+0x7020>
   2093c:	b	20a2c <lchmod@@Base+0x7034>
   20940:	ldr	r0, [fp, #8]
   20944:	movw	r1, #0
   20948:	sdiv	r0, r1, r0
   2094c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   20950:	cmp	r0, r1
   20954:	blt	20a18 <lchmod@@Base+0x7020>
   20958:	b	20a2c <lchmod@@Base+0x7034>
   2095c:	ldr	r0, [fp, #8]
   20960:	cmp	r0, #0
   20964:	bne	2096c <lchmod@@Base+0x6f74>
   20968:	b	20a2c <lchmod@@Base+0x7034>
   2096c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20970:	cmp	r0, #0
   20974:	bge	209e0 <lchmod@@Base+0x6fe8>
   20978:	b	2097c <lchmod@@Base+0x6f84>
   2097c:	b	209c4 <lchmod@@Base+0x6fcc>
   20980:	b	209c4 <lchmod@@Base+0x6fcc>
   20984:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20988:	cmn	r0, #1
   2098c:	bne	209c4 <lchmod@@Base+0x6fcc>
   20990:	b	20994 <lchmod@@Base+0x6f9c>
   20994:	ldr	r0, [fp, #8]
   20998:	add	r0, r0, #0
   2099c:	movw	r1, #0
   209a0:	cmp	r1, r0
   209a4:	blt	20a18 <lchmod@@Base+0x7020>
   209a8:	b	20a2c <lchmod@@Base+0x7034>
   209ac:	ldr	r0, [fp, #8]
   209b0:	sub	r0, r0, #1
   209b4:	mvn	r1, #0
   209b8:	cmp	r1, r0
   209bc:	blt	20a18 <lchmod@@Base+0x7020>
   209c0:	b	20a2c <lchmod@@Base+0x7034>
   209c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   209c8:	movw	r1, #0
   209cc:	sdiv	r0, r1, r0
   209d0:	ldr	r1, [fp, #8]
   209d4:	cmp	r0, r1
   209d8:	blt	20a18 <lchmod@@Base+0x7020>
   209dc:	b	20a2c <lchmod@@Base+0x7034>
   209e0:	ldr	r0, [fp, #8]
   209e4:	asr	r3, r0, #31
   209e8:	mvn	r1, #0
   209ec:	str	r0, [sp, #8]
   209f0:	mov	r0, r1
   209f4:	ldr	r2, [sp, #8]
   209f8:	bl	23e00 <lchmod@@Base+0xa408>
   209fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   20a00:	subs	r0, r0, r2
   20a04:	sbcs	r1, r1, r2, asr #31
   20a08:	str	r0, [sp, #4]
   20a0c:	str	r1, [sp]
   20a10:	bcs	20a2c <lchmod@@Base+0x7034>
   20a14:	b	20a18 <lchmod@@Base+0x7020>
   20a18:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20a1c:	ldr	r1, [fp, #8]
   20a20:	mul	r0, r0, r1
   20a24:	str	r0, [fp, #-28]	; 0xffffffe4
   20a28:	b	20a40 <lchmod@@Base+0x7048>
   20a2c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20a30:	ldr	r1, [fp, #8]
   20a34:	mul	r0, r0, r1
   20a38:	str	r0, [fp, #-28]	; 0xffffffe4
   20a3c:	b	20a44 <lchmod@@Base+0x704c>
   20a40:	bl	20c1c <lchmod@@Base+0x7224>
   20a44:	ldr	r0, [fp, #-4]
   20a48:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20a4c:	bl	1ded8 <lchmod@@Base+0x44e0>
   20a50:	str	r0, [fp, #-4]
   20a54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20a58:	ldr	r1, [fp, #-8]
   20a5c:	str	r0, [r1]
   20a60:	ldr	r0, [fp, #-4]
   20a64:	mov	sp, fp
   20a68:	pop	{fp, pc}
   20a6c:	svcvc	0x00ffffff
   20a70:	andhi	r0, r0, r1
   20a74:	andhi	r0, r0, r0
   20a78:			; <UNDEFINED> instruction: 0xffff8000
   20a7c:	push	{fp, lr}
   20a80:	mov	fp, sp
   20a84:	sub	sp, sp, #8
   20a88:	str	r0, [sp, #4]
   20a8c:	ldr	r0, [sp, #4]
   20a90:	movw	r1, #1
   20a94:	bl	20aa0 <lchmod@@Base+0x70a8>
   20a98:	mov	sp, fp
   20a9c:	pop	{fp, pc}
   20aa0:	push	{fp, lr}
   20aa4:	mov	fp, sp
   20aa8:	sub	sp, sp, #8
   20aac:	str	r0, [sp, #4]
   20ab0:	str	r1, [sp]
   20ab4:	ldr	r0, [sp, #4]
   20ab8:	ldr	r1, [sp]
   20abc:	bl	20d94 <lchmod@@Base+0x739c>
   20ac0:	bl	1de64 <lchmod@@Base+0x446c>
   20ac4:	mov	sp, fp
   20ac8:	pop	{fp, pc}
   20acc:	push	{fp, lr}
   20ad0:	mov	fp, sp
   20ad4:	sub	sp, sp, #8
   20ad8:	str	r0, [sp, #4]
   20adc:	ldr	r0, [sp, #4]
   20ae0:	movw	r1, #1
   20ae4:	bl	20af0 <lchmod@@Base+0x70f8>
   20ae8:	mov	sp, fp
   20aec:	pop	{fp, pc}
   20af0:	push	{fp, lr}
   20af4:	mov	fp, sp
   20af8:	sub	sp, sp, #8
   20afc:	str	r0, [sp, #4]
   20b00:	str	r1, [sp]
   20b04:	ldr	r0, [sp, #4]
   20b08:	ldr	r1, [sp]
   20b0c:	bl	21f20 <lchmod@@Base+0x8528>
   20b10:	bl	1de64 <lchmod@@Base+0x446c>
   20b14:	mov	sp, fp
   20b18:	pop	{fp, pc}
   20b1c:	push	{fp, lr}
   20b20:	mov	fp, sp
   20b24:	sub	sp, sp, #16
   20b28:	str	r0, [fp, #-4]
   20b2c:	str	r1, [sp, #8]
   20b30:	ldr	r0, [sp, #8]
   20b34:	bl	1de40 <lchmod@@Base+0x4448>
   20b38:	ldr	r1, [fp, #-4]
   20b3c:	ldr	r2, [sp, #8]
   20b40:	str	r0, [sp, #4]
   20b44:	bl	117e0 <memcpy@plt>
   20b48:	ldr	r0, [sp, #4]
   20b4c:	mov	sp, fp
   20b50:	pop	{fp, pc}
   20b54:	push	{fp, lr}
   20b58:	mov	fp, sp
   20b5c:	sub	sp, sp, #16
   20b60:	str	r0, [fp, #-4]
   20b64:	str	r1, [sp, #8]
   20b68:	ldr	r0, [sp, #8]
   20b6c:	bl	1de94 <lchmod@@Base+0x449c>
   20b70:	ldr	r1, [fp, #-4]
   20b74:	ldr	r2, [sp, #8]
   20b78:	str	r0, [sp, #4]
   20b7c:	bl	117e0 <memcpy@plt>
   20b80:	ldr	r0, [sp, #4]
   20b84:	mov	sp, fp
   20b88:	pop	{fp, pc}
   20b8c:	push	{fp, lr}
   20b90:	mov	fp, sp
   20b94:	sub	sp, sp, #16
   20b98:	str	r0, [fp, #-4]
   20b9c:	str	r1, [sp, #8]
   20ba0:	ldr	r0, [sp, #8]
   20ba4:	add	r0, r0, #1
   20ba8:	bl	1de94 <lchmod@@Base+0x449c>
   20bac:	str	r0, [sp, #4]
   20bb0:	ldr	r0, [sp, #4]
   20bb4:	ldr	r1, [sp, #8]
   20bb8:	add	r0, r0, r1
   20bbc:	movw	r1, #0
   20bc0:	strb	r1, [r0]
   20bc4:	ldr	r0, [sp, #4]
   20bc8:	ldr	r1, [fp, #-4]
   20bcc:	ldr	r2, [sp, #8]
   20bd0:	str	r0, [sp]
   20bd4:	bl	117e0 <memcpy@plt>
   20bd8:	ldr	r0, [sp]
   20bdc:	mov	sp, fp
   20be0:	pop	{fp, pc}
   20be4:	push	{fp, lr}
   20be8:	mov	fp, sp
   20bec:	sub	sp, sp, #8
   20bf0:	str	r0, [sp, #4]
   20bf4:	ldr	r0, [sp, #4]
   20bf8:	ldr	r1, [sp, #4]
   20bfc:	str	r0, [sp]
   20c00:	mov	r0, r1
   20c04:	bl	11978 <strlen@plt>
   20c08:	add	r1, r0, #1
   20c0c:	ldr	r0, [sp]
   20c10:	bl	20b1c <lchmod@@Base+0x7124>
   20c14:	mov	sp, fp
   20c18:	pop	{fp, pc}
   20c1c:	push	{fp, lr}
   20c20:	mov	fp, sp
   20c24:	sub	sp, sp, #8
   20c28:	movw	r0, #20864	; 0x5180
   20c2c:	movt	r0, #3
   20c30:	ldr	r0, [r0]
   20c34:	movw	r1, #19082	; 0x4a8a
   20c38:	movt	r1, #2
   20c3c:	str	r0, [sp, #4]
   20c40:	mov	r0, r1
   20c44:	bl	11960 <gettext@plt>
   20c48:	ldr	r1, [sp, #4]
   20c4c:	str	r0, [sp]
   20c50:	mov	r0, r1
   20c54:	movw	r1, #0
   20c58:	movw	r2, #17877	; 0x45d5
   20c5c:	movt	r2, #2
   20c60:	ldr	r3, [sp]
   20c64:	bl	118d0 <error@plt>
   20c68:	bl	11af8 <abort@plt>
   20c6c:	push	{fp, lr}
   20c70:	mov	fp, sp
   20c74:	sub	sp, sp, #16
   20c78:	str	r0, [fp, #-4]
   20c7c:	str	r1, [sp, #8]
   20c80:	str	r2, [sp, #4]
   20c84:	ldr	r0, [fp, #-4]
   20c88:	ldr	r1, [sp, #8]
   20c8c:	orr	r1, r1, #512	; 0x200
   20c90:	ldr	r2, [sp, #4]
   20c94:	bl	13f8c <__assert_fail@plt+0x2440>
   20c98:	str	r0, [sp]
   20c9c:	ldr	r0, [sp]
   20ca0:	movw	r1, #0
   20ca4:	cmp	r0, r1
   20ca8:	bne	20ce4 <lchmod@@Base+0x72ec>
   20cac:	bl	119b4 <__errno_location@plt>
   20cb0:	ldr	r0, [r0]
   20cb4:	cmp	r0, #22
   20cb8:	beq	20cc0 <lchmod@@Base+0x72c8>
   20cbc:	b	20ce0 <lchmod@@Base+0x72e8>
   20cc0:	movw	r0, #19099	; 0x4a9b
   20cc4:	movt	r0, #2
   20cc8:	movw	r1, #19115	; 0x4aab
   20ccc:	movt	r1, #2
   20cd0:	movw	r2, #41	; 0x29
   20cd4:	movw	r3, #19126	; 0x4ab6
   20cd8:	movt	r3, #2
   20cdc:	bl	11b4c <__assert_fail@plt>
   20ce0:	bl	20c1c <lchmod@@Base+0x7224>
   20ce4:	ldr	r0, [sp]
   20ce8:	mov	sp, fp
   20cec:	pop	{fp, pc}
   20cf0:	sub	sp, sp, #16
   20cf4:	str	r0, [sp, #12]
   20cf8:	str	r1, [sp, #8]
   20cfc:	ldr	r0, [sp, #12]
   20d00:	ldr	r0, [r0, #48]	; 0x30
   20d04:	and	r0, r0, #16
   20d08:	cmp	r0, #0
   20d0c:	beq	20d2c <lchmod@@Base+0x7334>
   20d10:	ldr	r0, [sp, #12]
   20d14:	ldr	r0, [r0, #48]	; 0x30
   20d18:	and	r0, r0, #1
   20d1c:	cmp	r0, #0
   20d20:	movw	r0, #1
   20d24:	str	r0, [sp, #4]
   20d28:	beq	20d84 <lchmod@@Base+0x738c>
   20d2c:	ldr	r0, [sp, #12]
   20d30:	ldr	r0, [r0, #48]	; 0x30
   20d34:	and	r0, r0, #16
   20d38:	cmp	r0, #0
   20d3c:	movw	r0, #0
   20d40:	str	r0, [sp]
   20d44:	beq	20d7c <lchmod@@Base+0x7384>
   20d48:	ldr	r0, [sp, #12]
   20d4c:	ldr	r0, [r0, #48]	; 0x30
   20d50:	and	r0, r0, #1
   20d54:	cmp	r0, #0
   20d58:	movw	r0, #0
   20d5c:	str	r0, [sp]
   20d60:	beq	20d7c <lchmod@@Base+0x7384>
   20d64:	ldr	r0, [sp, #8]
   20d68:	ldr	r0, [r0, #48]	; 0x30
   20d6c:	cmp	r0, #0
   20d70:	movw	r0, #0
   20d74:	movne	r0, #1
   20d78:	str	r0, [sp]
   20d7c:	ldr	r0, [sp]
   20d80:	str	r0, [sp, #4]
   20d84:	ldr	r0, [sp, #4]
   20d88:	and	r0, r0, #1
   20d8c:	add	sp, sp, #16
   20d90:	bx	lr
   20d94:	push	{fp, lr}
   20d98:	mov	fp, sp
   20d9c:	sub	sp, sp, #16
   20da0:	str	r0, [sp, #8]
   20da4:	str	r1, [sp, #4]
   20da8:	ldr	r0, [sp, #8]
   20dac:	cmp	r0, #0
   20db0:	beq	20dc0 <lchmod@@Base+0x73c8>
   20db4:	ldr	r0, [sp, #4]
   20db8:	cmp	r0, #0
   20dbc:	bne	20dcc <lchmod@@Base+0x73d4>
   20dc0:	movw	r0, #1
   20dc4:	str	r0, [sp, #4]
   20dc8:	str	r0, [sp, #8]
   20dcc:	ldr	r0, [sp, #4]
   20dd0:	cmp	r0, #0
   20dd4:	beq	20e08 <lchmod@@Base+0x7410>
   20dd8:	ldr	r0, [pc, #76]	; 20e2c <lchmod@@Base+0x7434>
   20ddc:	ldr	r1, [sp, #4]
   20de0:	udiv	r0, r0, r1
   20de4:	ldr	r1, [sp, #8]
   20de8:	cmp	r0, r1
   20dec:	bcs	20e08 <lchmod@@Base+0x7410>
   20df0:	bl	119b4 <__errno_location@plt>
   20df4:	movw	lr, #12
   20df8:	str	lr, [r0]
   20dfc:	movw	r0, #0
   20e00:	str	r0, [fp, #-4]
   20e04:	b	20e20 <lchmod@@Base+0x7428>
   20e08:	ldr	r0, [sp, #8]
   20e0c:	ldr	r1, [sp, #4]
   20e10:	bl	11744 <calloc@plt>
   20e14:	str	r0, [sp]
   20e18:	ldr	r0, [sp]
   20e1c:	str	r0, [fp, #-4]
   20e20:	ldr	r0, [fp, #-4]
   20e24:	mov	sp, fp
   20e28:	pop	{fp, pc}
   20e2c:	svcvc	0x00ffffff
   20e30:	push	{fp, lr}
   20e34:	mov	fp, sp
   20e38:	sub	sp, sp, #16
   20e3c:	str	r0, [sp, #8]
   20e40:	ldr	r0, [sp, #8]
   20e44:	cmp	r0, #0
   20e48:	bne	20e54 <lchmod@@Base+0x745c>
   20e4c:	movw	r0, #1
   20e50:	str	r0, [sp, #8]
   20e54:	ldr	r0, [pc, #64]	; 20e9c <lchmod@@Base+0x74a4>
   20e58:	ldr	r1, [sp, #8]
   20e5c:	cmp	r0, r1
   20e60:	bcs	20e7c <lchmod@@Base+0x7484>
   20e64:	bl	119b4 <__errno_location@plt>
   20e68:	movw	lr, #12
   20e6c:	str	lr, [r0]
   20e70:	movw	r0, #0
   20e74:	str	r0, [fp, #-4]
   20e78:	b	20e90 <lchmod@@Base+0x7498>
   20e7c:	ldr	r0, [sp, #8]
   20e80:	bl	118f4 <malloc@plt>
   20e84:	str	r0, [sp, #4]
   20e88:	ldr	r0, [sp, #4]
   20e8c:	str	r0, [fp, #-4]
   20e90:	ldr	r0, [fp, #-4]
   20e94:	mov	sp, fp
   20e98:	pop	{fp, pc}
   20e9c:	svcvc	0x00ffffff
   20ea0:	push	{fp, lr}
   20ea4:	mov	fp, sp
   20ea8:	sub	sp, sp, #16
   20eac:	str	r0, [sp, #8]
   20eb0:	str	r1, [sp, #4]
   20eb4:	ldr	r0, [sp, #8]
   20eb8:	movw	r1, #0
   20ebc:	cmp	r0, r1
   20ec0:	bne	20ed4 <lchmod@@Base+0x74dc>
   20ec4:	ldr	r0, [sp, #4]
   20ec8:	bl	20e30 <lchmod@@Base+0x7438>
   20ecc:	str	r0, [fp, #-4]
   20ed0:	b	20f34 <lchmod@@Base+0x753c>
   20ed4:	ldr	r0, [sp, #4]
   20ed8:	cmp	r0, #0
   20edc:	bne	20ef4 <lchmod@@Base+0x74fc>
   20ee0:	ldr	r0, [sp, #8]
   20ee4:	bl	13f4c <__assert_fail@plt+0x2400>
   20ee8:	movw	r0, #0
   20eec:	str	r0, [fp, #-4]
   20ef0:	b	20f34 <lchmod@@Base+0x753c>
   20ef4:	ldr	r0, [pc, #68]	; 20f40 <lchmod@@Base+0x7548>
   20ef8:	ldr	r1, [sp, #4]
   20efc:	cmp	r0, r1
   20f00:	bcs	20f1c <lchmod@@Base+0x7524>
   20f04:	bl	119b4 <__errno_location@plt>
   20f08:	movw	lr, #12
   20f0c:	str	lr, [r0]
   20f10:	movw	r0, #0
   20f14:	str	r0, [fp, #-4]
   20f18:	b	20f34 <lchmod@@Base+0x753c>
   20f1c:	ldr	r0, [sp, #8]
   20f20:	ldr	r1, [sp, #4]
   20f24:	bl	1181c <realloc@plt>
   20f28:	str	r0, [sp]
   20f2c:	ldr	r0, [sp]
   20f30:	str	r0, [fp, #-4]
   20f34:	ldr	r0, [fp, #-4]
   20f38:	mov	sp, fp
   20f3c:	pop	{fp, pc}
   20f40:	svcvc	0x00ffffff
   20f44:	sub	sp, sp, #16
   20f48:	str	r0, [sp, #12]
   20f4c:	ldr	r0, [sp, #12]
   20f50:	str	r0, [sp, #8]
   20f54:	movw	r0, #0
   20f58:	strb	r0, [sp, #3]
   20f5c:	ldr	r0, [sp, #8]
   20f60:	ldrb	r0, [r0]
   20f64:	cmp	r0, #47	; 0x2f
   20f68:	bne	20f7c <lchmod@@Base+0x7584>
   20f6c:	ldr	r0, [sp, #8]
   20f70:	add	r0, r0, #1
   20f74:	str	r0, [sp, #8]
   20f78:	b	20f5c <lchmod@@Base+0x7564>
   20f7c:	ldr	r0, [sp, #8]
   20f80:	str	r0, [sp, #4]
   20f84:	ldr	r0, [sp, #4]
   20f88:	ldrsb	r0, [r0]
   20f8c:	cmp	r0, #0
   20f90:	beq	20fe4 <lchmod@@Base+0x75ec>
   20f94:	ldr	r0, [sp, #4]
   20f98:	ldrb	r0, [r0]
   20f9c:	cmp	r0, #47	; 0x2f
   20fa0:	bne	20fb0 <lchmod@@Base+0x75b8>
   20fa4:	movw	r0, #1
   20fa8:	strb	r0, [sp, #3]
   20fac:	b	20fd0 <lchmod@@Base+0x75d8>
   20fb0:	ldrb	r0, [sp, #3]
   20fb4:	tst	r0, #1
   20fb8:	beq	20fcc <lchmod@@Base+0x75d4>
   20fbc:	ldr	r0, [sp, #4]
   20fc0:	str	r0, [sp, #8]
   20fc4:	movw	r0, #0
   20fc8:	strb	r0, [sp, #3]
   20fcc:	b	20fd0 <lchmod@@Base+0x75d8>
   20fd0:	b	20fd4 <lchmod@@Base+0x75dc>
   20fd4:	ldr	r0, [sp, #4]
   20fd8:	add	r0, r0, #1
   20fdc:	str	r0, [sp, #4]
   20fe0:	b	20f84 <lchmod@@Base+0x758c>
   20fe4:	ldr	r0, [sp, #8]
   20fe8:	add	sp, sp, #16
   20fec:	bx	lr
   20ff0:	push	{fp, lr}
   20ff4:	mov	fp, sp
   20ff8:	sub	sp, sp, #16
   20ffc:	str	r0, [fp, #-4]
   21000:	movw	r0, #0
   21004:	str	r0, [sp, #4]
   21008:	ldr	r0, [fp, #-4]
   2100c:	bl	11978 <strlen@plt>
   21010:	str	r0, [sp, #8]
   21014:	ldr	r0, [sp, #8]
   21018:	movw	r1, #1
   2101c:	cmp	r1, r0
   21020:	movw	r0, #0
   21024:	str	r0, [sp]
   21028:	bcs	21050 <lchmod@@Base+0x7658>
   2102c:	ldr	r0, [fp, #-4]
   21030:	ldr	r1, [sp, #8]
   21034:	sub	r1, r1, #1
   21038:	add	r0, r0, r1
   2103c:	ldrb	r0, [r0]
   21040:	cmp	r0, #47	; 0x2f
   21044:	movw	r0, #0
   21048:	moveq	r0, #1
   2104c:	str	r0, [sp]
   21050:	ldr	r0, [sp]
   21054:	tst	r0, #1
   21058:	beq	21074 <lchmod@@Base+0x767c>
   2105c:	b	21060 <lchmod@@Base+0x7668>
   21060:	ldr	r0, [sp, #8]
   21064:	mvn	r1, #0
   21068:	add	r0, r0, r1
   2106c:	str	r0, [sp, #8]
   21070:	b	21014 <lchmod@@Base+0x761c>
   21074:	ldr	r0, [sp, #8]
   21078:	mov	sp, fp
   2107c:	pop	{fp, pc}
   21080:	push	{r4, sl, fp, lr}
   21084:	add	fp, sp, #8
   21088:	sub	sp, sp, #16
   2108c:	str	r0, [sp, #8]
   21090:	str	r1, [sp, #12]
   21094:	str	r2, [sp, #4]
   21098:	ldr	r0, [sp, #8]
   2109c:	ldr	r1, [sp, #12]
   210a0:	ldr	r2, [sp, #4]
   210a4:	rsb	r3, r2, #32
   210a8:	lsr	ip, r0, r3
   210ac:	orr	ip, ip, r1, lsl r2
   210b0:	sub	lr, r2, #32
   210b4:	cmp	lr, #0
   210b8:	lslge	ip, r0, lr
   210bc:	lsl	r4, r0, r2
   210c0:	cmp	lr, #0
   210c4:	movwge	r4, #0
   210c8:	rsb	r2, r2, #64	; 0x40
   210cc:	lsr	lr, r1, r2
   210d0:	cmp	r3, #0
   210d4:	movwge	lr, #0
   210d8:	lsr	r0, r0, r2
   210dc:	rsb	r2, r2, #32
   210e0:	orr	r0, r0, r1, lsl r2
   210e4:	cmp	r3, #0
   210e8:	lsrge	r0, r1, r3
   210ec:	orr	r0, r4, r0
   210f0:	orr	r1, ip, lr
   210f4:	sub	sp, fp, #8
   210f8:	pop	{r4, sl, fp, pc}
   210fc:	push	{r4, sl, fp, lr}
   21100:	add	fp, sp, #8
   21104:	sub	sp, sp, #16
   21108:	str	r0, [sp, #8]
   2110c:	str	r1, [sp, #12]
   21110:	str	r2, [sp, #4]
   21114:	ldr	r0, [sp, #8]
   21118:	ldr	r1, [sp, #12]
   2111c:	ldr	r2, [sp, #4]
   21120:	lsr	r3, r1, r2
   21124:	sub	ip, r2, #32
   21128:	cmp	ip, #0
   2112c:	movwge	r3, #0
   21130:	lsr	lr, r0, r2
   21134:	rsb	r4, r2, #32
   21138:	orr	lr, lr, r1, lsl r4
   2113c:	cmp	ip, #0
   21140:	lsrge	lr, r1, ip
   21144:	rsb	r2, r2, #64	; 0x40
   21148:	rsb	ip, r2, #32
   2114c:	lsr	ip, r0, ip
   21150:	orr	r1, ip, r1, lsl r2
   21154:	cmp	r4, #0
   21158:	lslge	r1, r0, r4
   2115c:	lsl	r0, r0, r2
   21160:	cmp	r4, #0
   21164:	movwge	r0, #0
   21168:	orr	r0, lr, r0
   2116c:	orr	r1, r3, r1
   21170:	sub	sp, fp, #8
   21174:	pop	{r4, sl, fp, pc}
   21178:	sub	sp, sp, #8
   2117c:	str	r0, [sp, #4]
   21180:	str	r1, [sp]
   21184:	ldr	r0, [sp, #4]
   21188:	ldr	r1, [sp]
   2118c:	lsl	r0, r0, r1
   21190:	ldr	r1, [sp, #4]
   21194:	ldr	r2, [sp]
   21198:	movw	r3, #32
   2119c:	sub	r2, r3, r2
   211a0:	lsr	r1, r1, r2
   211a4:	orr	r0, r0, r1
   211a8:	add	sp, sp, #8
   211ac:	bx	lr
   211b0:	sub	sp, sp, #8
   211b4:	str	r0, [sp, #4]
   211b8:	str	r1, [sp]
   211bc:	ldr	r0, [sp, #4]
   211c0:	ldr	r1, [sp]
   211c4:	lsr	r0, r0, r1
   211c8:	ldr	r1, [sp, #4]
   211cc:	ldr	r2, [sp]
   211d0:	movw	r3, #32
   211d4:	sub	r2, r3, r2
   211d8:	lsl	r1, r1, r2
   211dc:	orr	r0, r0, r1
   211e0:	add	sp, sp, #8
   211e4:	bx	lr
   211e8:	sub	sp, sp, #8
   211ec:	str	r0, [sp, #4]
   211f0:	str	r1, [sp]
   211f4:	ldr	r0, [sp, #4]
   211f8:	ldr	r1, [sp]
   211fc:	lsl	r0, r0, r1
   21200:	ldr	r1, [sp, #4]
   21204:	ldr	r2, [sp]
   21208:	movw	r3, #32
   2120c:	sub	r2, r3, r2
   21210:	lsr	r1, r1, r2
   21214:	orr	r0, r0, r1
   21218:	add	sp, sp, #8
   2121c:	bx	lr
   21220:	sub	sp, sp, #8
   21224:	str	r0, [sp, #4]
   21228:	str	r1, [sp]
   2122c:	ldr	r0, [sp, #4]
   21230:	ldr	r1, [sp]
   21234:	lsr	r0, r0, r1
   21238:	ldr	r1, [sp, #4]
   2123c:	ldr	r2, [sp]
   21240:	movw	r3, #32
   21244:	sub	r2, r3, r2
   21248:	lsl	r1, r1, r2
   2124c:	orr	r0, r0, r1
   21250:	add	sp, sp, #8
   21254:	bx	lr
   21258:	sub	sp, sp, #8
   2125c:	strh	r0, [sp, #6]
   21260:	str	r1, [sp]
   21264:	ldrh	r0, [sp, #6]
   21268:	ldr	r1, [sp]
   2126c:	lsl	r0, r0, r1
   21270:	ldrh	r1, [sp, #6]
   21274:	ldr	r2, [sp]
   21278:	movw	r3, #16
   2127c:	sub	r2, r3, r2
   21280:	lsr	r1, r1, r2
   21284:	orr	r0, r0, r1
   21288:	movw	r1, #65535	; 0xffff
   2128c:	and	r0, r0, r1
   21290:	uxth	r0, r0
   21294:	add	sp, sp, #8
   21298:	bx	lr
   2129c:	sub	sp, sp, #8
   212a0:	strh	r0, [sp, #6]
   212a4:	str	r1, [sp]
   212a8:	ldrh	r0, [sp, #6]
   212ac:	ldr	r1, [sp]
   212b0:	lsr	r0, r0, r1
   212b4:	ldrh	r1, [sp, #6]
   212b8:	ldr	r2, [sp]
   212bc:	movw	r3, #16
   212c0:	sub	r2, r3, r2
   212c4:	lsl	r1, r1, r2
   212c8:	orr	r0, r0, r1
   212cc:	movw	r1, #65535	; 0xffff
   212d0:	and	r0, r0, r1
   212d4:	uxth	r0, r0
   212d8:	add	sp, sp, #8
   212dc:	bx	lr
   212e0:	sub	sp, sp, #8
   212e4:	strb	r0, [sp, #7]
   212e8:	str	r1, [sp]
   212ec:	ldrb	r0, [sp, #7]
   212f0:	ldr	r1, [sp]
   212f4:	lsl	r0, r0, r1
   212f8:	ldrb	r1, [sp, #7]
   212fc:	ldr	r2, [sp]
   21300:	movw	r3, #8
   21304:	sub	r2, r3, r2
   21308:	lsr	r1, r1, r2
   2130c:	orr	r0, r0, r1
   21310:	and	r0, r0, #255	; 0xff
   21314:	and	r0, r0, #255	; 0xff
   21318:	add	sp, sp, #8
   2131c:	bx	lr
   21320:	sub	sp, sp, #8
   21324:	strb	r0, [sp, #7]
   21328:	str	r1, [sp]
   2132c:	ldrb	r0, [sp, #7]
   21330:	ldr	r1, [sp]
   21334:	lsr	r0, r0, r1
   21338:	ldrb	r1, [sp, #7]
   2133c:	ldr	r2, [sp]
   21340:	movw	r3, #8
   21344:	sub	r2, r3, r2
   21348:	lsl	r1, r1, r2
   2134c:	orr	r0, r0, r1
   21350:	and	r0, r0, #255	; 0xff
   21354:	and	r0, r0, #255	; 0xff
   21358:	add	sp, sp, #8
   2135c:	bx	lr
   21360:	push	{fp, lr}
   21364:	mov	fp, sp
   21368:	sub	sp, sp, #24
   2136c:	str	r0, [fp, #-8]
   21370:	str	r1, [sp, #12]
   21374:	ldr	r0, [fp, #-8]
   21378:	str	r0, [sp, #8]
   2137c:	ldr	r0, [sp, #12]
   21380:	str	r0, [sp, #4]
   21384:	ldr	r0, [sp, #8]
   21388:	ldr	r1, [sp, #4]
   2138c:	cmp	r0, r1
   21390:	bne	213a0 <lchmod@@Base+0x79a8>
   21394:	movw	r0, #0
   21398:	str	r0, [fp, #-4]
   2139c:	b	2140c <lchmod@@Base+0x7a14>
   213a0:	b	213a4 <lchmod@@Base+0x79ac>
   213a4:	ldr	r0, [sp, #8]
   213a8:	ldrb	r0, [r0]
   213ac:	bl	23aac <lchmod@@Base+0xa0b4>
   213b0:	strb	r0, [sp, #3]
   213b4:	ldr	r0, [sp, #4]
   213b8:	ldrb	r0, [r0]
   213bc:	bl	23aac <lchmod@@Base+0xa0b4>
   213c0:	strb	r0, [sp, #2]
   213c4:	ldrb	r0, [sp, #3]
   213c8:	cmp	r0, #0
   213cc:	bne	213d4 <lchmod@@Base+0x79dc>
   213d0:	b	213fc <lchmod@@Base+0x7a04>
   213d4:	ldr	r0, [sp, #8]
   213d8:	add	r0, r0, #1
   213dc:	str	r0, [sp, #8]
   213e0:	ldr	r0, [sp, #4]
   213e4:	add	r0, r0, #1
   213e8:	str	r0, [sp, #4]
   213ec:	ldrb	r0, [sp, #3]
   213f0:	ldrb	r1, [sp, #2]
   213f4:	cmp	r0, r1
   213f8:	beq	213a4 <lchmod@@Base+0x79ac>
   213fc:	ldrb	r0, [sp, #3]
   21400:	ldrb	r1, [sp, #2]
   21404:	sub	r0, r0, r1
   21408:	str	r0, [fp, #-4]
   2140c:	ldr	r0, [fp, #-4]
   21410:	mov	sp, fp
   21414:	pop	{fp, pc}
   21418:	push	{fp, lr}
   2141c:	mov	fp, sp
   21420:	sub	sp, sp, #16
   21424:	str	r0, [sp, #8]
   21428:	ldr	r0, [sp, #8]
   2142c:	bl	118ac <__fpending@plt>
   21430:	cmp	r0, #0
   21434:	movw	r0, #0
   21438:	movne	r0, #1
   2143c:	and	r0, r0, #1
   21440:	strb	r0, [sp, #7]
   21444:	ldr	r0, [sp, #8]
   21448:	bl	118b8 <ferror_unlocked@plt>
   2144c:	cmp	r0, #0
   21450:	movw	r0, #0
   21454:	movne	r0, #1
   21458:	and	r0, r0, #1
   2145c:	strb	r0, [sp, #6]
   21460:	ldr	r0, [sp, #8]
   21464:	bl	216d8 <lchmod@@Base+0x7ce0>
   21468:	cmp	r0, #0
   2146c:	movw	r0, #0
   21470:	movne	r0, #1
   21474:	and	r0, r0, #1
   21478:	strb	r0, [sp, #5]
   2147c:	ldrb	r0, [sp, #6]
   21480:	tst	r0, #1
   21484:	bne	214b0 <lchmod@@Base+0x7ab8>
   21488:	ldrb	r0, [sp, #5]
   2148c:	tst	r0, #1
   21490:	beq	214d4 <lchmod@@Base+0x7adc>
   21494:	ldrb	r0, [sp, #7]
   21498:	tst	r0, #1
   2149c:	bne	214b0 <lchmod@@Base+0x7ab8>
   214a0:	bl	119b4 <__errno_location@plt>
   214a4:	ldr	r0, [r0]
   214a8:	cmp	r0, #9
   214ac:	beq	214d4 <lchmod@@Base+0x7adc>
   214b0:	ldrb	r0, [sp, #5]
   214b4:	tst	r0, #1
   214b8:	bne	214c8 <lchmod@@Base+0x7ad0>
   214bc:	bl	119b4 <__errno_location@plt>
   214c0:	movw	lr, #0
   214c4:	str	lr, [r0]
   214c8:	mvn	r0, #0
   214cc:	str	r0, [fp, #-4]
   214d0:	b	214dc <lchmod@@Base+0x7ae4>
   214d4:	movw	r0, #0
   214d8:	str	r0, [fp, #-4]
   214dc:	ldr	r0, [fp, #-4]
   214e0:	mov	sp, fp
   214e4:	pop	{fp, pc}
   214e8:	sub	sp, sp, #4
   214ec:	ldr	r1, [pc, #32]	; 21514 <lchmod@@Base+0x7b1c>
   214f0:	str	r0, [sp]
   214f4:	ldr	r0, [sp]
   214f8:	mov	r2, #0
   214fc:	str	r2, [r0, #20]
   21500:	str	r2, [r0, #16]
   21504:	ldr	r0, [sp]
   21508:	str	r1, [r0, #24]
   2150c:	add	sp, sp, #4
   21510:	bx	lr
   21514:	addseq	pc, r5, r6, lsl r6	; <UNPREDICTABLE>
   21518:	push	{fp, lr}
   2151c:	mov	fp, sp
   21520:	sub	sp, sp, #16
   21524:	ldr	r2, [pc, #364]	; 21698 <lchmod@@Base+0x7ca0>
   21528:	str	r0, [sp, #8]
   2152c:	str	r1, [sp, #4]
   21530:	ldr	r0, [sp, #8]
   21534:	ldr	r0, [r0, #24]
   21538:	cmp	r0, r2
   2153c:	bne	21544 <lchmod@@Base+0x7b4c>
   21540:	b	21564 <lchmod@@Base+0x7b6c>
   21544:	movw	r0, #19204	; 0x4b04
   21548:	movt	r0, #2
   2154c:	movw	r1, #19228	; 0x4b1c
   21550:	movt	r1, #2
   21554:	movw	r2, #60	; 0x3c
   21558:	movw	r3, #19246	; 0x4b2e
   2155c:	movt	r3, #2
   21560:	bl	11b4c <__assert_fail@plt>
   21564:	ldr	r0, [sp, #8]
   21568:	ldr	r1, [r0, #16]
   2156c:	ldr	r0, [r0, #20]
   21570:	orr	r0, r1, r0
   21574:	cmp	r0, #0
   21578:	beq	215f0 <lchmod@@Base+0x7bf8>
   2157c:	b	21580 <lchmod@@Base+0x7b88>
   21580:	ldr	r0, [sp, #4]
   21584:	ldr	r1, [r0, #96]	; 0x60
   21588:	ldr	r0, [r0, #100]	; 0x64
   2158c:	ldr	r2, [sp, #8]
   21590:	ldr	r3, [r2]
   21594:	ldr	r2, [r2, #4]
   21598:	eor	r0, r0, r2
   2159c:	eor	r1, r1, r3
   215a0:	orr	r0, r1, r0
   215a4:	cmp	r0, #0
   215a8:	bne	215f0 <lchmod@@Base+0x7bf8>
   215ac:	b	215b0 <lchmod@@Base+0x7bb8>
   215b0:	ldr	r0, [sp, #4]
   215b4:	ldr	r1, [r0]
   215b8:	ldr	r0, [r0, #4]
   215bc:	ldr	r2, [sp, #8]
   215c0:	ldr	r3, [r2, #8]
   215c4:	ldr	r2, [r2, #12]
   215c8:	eor	r0, r0, r2
   215cc:	eor	r1, r1, r3
   215d0:	orr	r0, r1, r0
   215d4:	cmp	r0, #0
   215d8:	bne	215f0 <lchmod@@Base+0x7bf8>
   215dc:	b	215e0 <lchmod@@Base+0x7be8>
   215e0:	movw	r0, #1
   215e4:	and	r0, r0, #1
   215e8:	strb	r0, [fp, #-1]
   215ec:	b	21688 <lchmod@@Base+0x7c90>
   215f0:	ldr	r0, [sp, #8]
   215f4:	ldr	r1, [r0, #16]
   215f8:	ldr	r2, [r0, #20]
   215fc:	adds	r1, r1, #1
   21600:	adc	r2, r2, #0
   21604:	str	r1, [r0, #16]
   21608:	str	r2, [r0, #20]
   2160c:	mov	r0, r1
   21610:	mov	r1, r2
   21614:	bl	2169c <lchmod@@Base+0x7ca4>
   21618:	tst	r0, #1
   2161c:	beq	2167c <lchmod@@Base+0x7c84>
   21620:	ldr	r0, [sp, #8]
   21624:	ldr	r1, [r0, #16]
   21628:	ldr	r0, [r0, #20]
   2162c:	orr	r0, r1, r0
   21630:	cmp	r0, #0
   21634:	bne	2164c <lchmod@@Base+0x7c54>
   21638:	b	2163c <lchmod@@Base+0x7c44>
   2163c:	movw	r0, #1
   21640:	and	r0, r0, #1
   21644:	strb	r0, [fp, #-1]
   21648:	b	21688 <lchmod@@Base+0x7c90>
   2164c:	ldr	r0, [sp, #4]
   21650:	ldr	r1, [r0]
   21654:	ldr	r0, [r0, #4]
   21658:	ldr	r2, [sp, #8]
   2165c:	str	r0, [r2, #12]
   21660:	str	r1, [r2, #8]
   21664:	ldr	r0, [sp, #4]
   21668:	ldr	r1, [r0, #96]	; 0x60
   2166c:	ldr	r0, [r0, #100]	; 0x64
   21670:	ldr	r2, [sp, #8]
   21674:	str	r0, [r2, #4]
   21678:	str	r1, [r2]
   2167c:	movw	r0, #0
   21680:	and	r0, r0, #1
   21684:	strb	r0, [fp, #-1]
   21688:	ldrb	r0, [fp, #-1]
   2168c:	and	r0, r0, #1
   21690:	mov	sp, fp
   21694:	pop	{fp, pc}
   21698:	addseq	pc, r5, r6, lsl r6	; <UNPREDICTABLE>
   2169c:	sub	sp, sp, #8
   216a0:	str	r0, [sp]
   216a4:	str	r1, [sp, #4]
   216a8:	ldr	r0, [sp]
   216ac:	ldr	r1, [sp, #4]
   216b0:	subs	r2, r0, #1
   216b4:	sbc	r3, r1, #0
   216b8:	and	r0, r0, r2
   216bc:	and	r1, r1, r3
   216c0:	orr	r0, r0, r1
   216c4:	clz	r0, r0
   216c8:	lsr	r0, r0, #5
   216cc:	and	r0, r0, #1
   216d0:	add	sp, sp, #8
   216d4:	bx	lr
   216d8:	push	{fp, lr}
   216dc:	mov	fp, sp
   216e0:	sub	sp, sp, #32
   216e4:	str	r0, [fp, #-8]
   216e8:	movw	r0, #0
   216ec:	str	r0, [fp, #-12]
   216f0:	str	r0, [sp, #12]
   216f4:	ldr	r0, [fp, #-8]
   216f8:	bl	119d8 <fileno@plt>
   216fc:	str	r0, [sp, #16]
   21700:	ldr	r0, [sp, #16]
   21704:	cmp	r0, #0
   21708:	bge	2171c <lchmod@@Base+0x7d24>
   2170c:	ldr	r0, [fp, #-8]
   21710:	bl	119e4 <fclose@plt>
   21714:	str	r0, [fp, #-4]
   21718:	b	217b8 <lchmod@@Base+0x7dc0>
   2171c:	ldr	r0, [fp, #-8]
   21720:	bl	1190c <__freading@plt>
   21724:	cmp	r0, #0
   21728:	beq	21760 <lchmod@@Base+0x7d68>
   2172c:	ldr	r0, [fp, #-8]
   21730:	bl	119d8 <fileno@plt>
   21734:	mov	lr, sp
   21738:	mov	r1, #1
   2173c:	str	r1, [lr]
   21740:	mov	r1, #0
   21744:	mov	r2, r1
   21748:	mov	r3, r1
   2174c:	bl	1187c <lseek64@plt>
   21750:	and	r0, r0, r1
   21754:	cmn	r0, #1
   21758:	beq	2177c <lchmod@@Base+0x7d84>
   2175c:	b	21760 <lchmod@@Base+0x7d68>
   21760:	ldr	r0, [fp, #-8]
   21764:	bl	21c28 <lchmod@@Base+0x8230>
   21768:	cmp	r0, #0
   2176c:	beq	2177c <lchmod@@Base+0x7d84>
   21770:	bl	119b4 <__errno_location@plt>
   21774:	ldr	r0, [r0]
   21778:	str	r0, [fp, #-12]
   2177c:	ldr	r0, [fp, #-8]
   21780:	bl	119e4 <fclose@plt>
   21784:	str	r0, [sp, #12]
   21788:	ldr	r0, [fp, #-12]
   2178c:	cmp	r0, #0
   21790:	beq	217b0 <lchmod@@Base+0x7db8>
   21794:	ldr	r0, [fp, #-12]
   21798:	str	r0, [sp, #8]
   2179c:	bl	119b4 <__errno_location@plt>
   217a0:	ldr	lr, [sp, #8]
   217a4:	str	lr, [r0]
   217a8:	mvn	r0, #0
   217ac:	str	r0, [sp, #12]
   217b0:	ldr	r0, [sp, #12]
   217b4:	str	r0, [fp, #-4]
   217b8:	ldr	r0, [fp, #-4]
   217bc:	mov	sp, fp
   217c0:	pop	{fp, pc}
   217c4:	sub	sp, sp, #8
   217c8:	push	{fp, lr}
   217cc:	mov	fp, sp
   217d0:	sub	sp, sp, #48	; 0x30
   217d4:	str	r3, [fp, #12]
   217d8:	str	r2, [fp, #8]
   217dc:	str	r0, [fp, #-4]
   217e0:	str	r1, [fp, #-8]
   217e4:	mvn	r0, #0
   217e8:	str	r0, [fp, #-16]
   217ec:	add	r0, fp, #8
   217f0:	str	r0, [fp, #-12]
   217f4:	ldr	r0, [fp, #-8]
   217f8:	cmp	r0, #0
   217fc:	str	r0, [sp, #12]
   21800:	beq	2181c <lchmod@@Base+0x7e24>
   21804:	b	21808 <lchmod@@Base+0x7e10>
   21808:	movw	r0, #1030	; 0x406
   2180c:	ldr	r1, [sp, #12]
   21810:	cmp	r1, r0
   21814:	beq	21844 <lchmod@@Base+0x7e4c>
   21818:	b	2186c <lchmod@@Base+0x7e74>
   2181c:	ldr	r0, [fp, #-12]
   21820:	add	r1, r0, #4
   21824:	str	r1, [fp, #-12]
   21828:	ldr	r0, [r0]
   2182c:	str	r0, [fp, #-20]	; 0xffffffec
   21830:	ldr	r0, [fp, #-4]
   21834:	ldr	r1, [fp, #-20]	; 0xffffffec
   21838:	bl	21a18 <lchmod@@Base+0x8020>
   2183c:	str	r0, [fp, #-16]
   21840:	b	219f8 <lchmod@@Base+0x8000>
   21844:	ldr	r0, [fp, #-12]
   21848:	add	r1, r0, #4
   2184c:	str	r1, [fp, #-12]
   21850:	ldr	r0, [r0]
   21854:	str	r0, [sp, #24]
   21858:	ldr	r0, [fp, #-4]
   2185c:	ldr	r1, [sp, #24]
   21860:	bl	21a4c <lchmod@@Base+0x8054>
   21864:	str	r0, [fp, #-16]
   21868:	b	219f8 <lchmod@@Base+0x8000>
   2186c:	ldr	r0, [fp, #-8]
   21870:	cmp	r0, #0
   21874:	str	r0, [sp, #8]
   21878:	beq	219a0 <lchmod@@Base+0x7fa8>
   2187c:	b	21880 <lchmod@@Base+0x7e88>
   21880:	ldr	r0, [sp, #8]
   21884:	cmp	r0, #1
   21888:	beq	2198c <lchmod@@Base+0x7f94>
   2188c:	b	21890 <lchmod@@Base+0x7e98>
   21890:	ldr	r0, [sp, #8]
   21894:	cmp	r0, #2
   21898:	beq	219a0 <lchmod@@Base+0x7fa8>
   2189c:	b	218a0 <lchmod@@Base+0x7ea8>
   218a0:	ldr	r0, [sp, #8]
   218a4:	cmp	r0, #3
   218a8:	beq	2198c <lchmod@@Base+0x7f94>
   218ac:	b	218b0 <lchmod@@Base+0x7eb8>
   218b0:	ldr	r0, [sp, #8]
   218b4:	cmp	r0, #4
   218b8:	beq	219a0 <lchmod@@Base+0x7fa8>
   218bc:	b	218c0 <lchmod@@Base+0x7ec8>
   218c0:	ldr	r0, [sp, #8]
   218c4:	cmp	r0, #8
   218c8:	beq	219a0 <lchmod@@Base+0x7fa8>
   218cc:	b	218d0 <lchmod@@Base+0x7ed8>
   218d0:	ldr	r0, [sp, #8]
   218d4:	cmp	r0, #9
   218d8:	beq	2198c <lchmod@@Base+0x7f94>
   218dc:	b	218e0 <lchmod@@Base+0x7ee8>
   218e0:	ldr	r0, [sp, #8]
   218e4:	cmp	r0, #10
   218e8:	beq	219a0 <lchmod@@Base+0x7fa8>
   218ec:	b	218f0 <lchmod@@Base+0x7ef8>
   218f0:	ldr	r0, [sp, #8]
   218f4:	cmp	r0, #11
   218f8:	beq	2198c <lchmod@@Base+0x7f94>
   218fc:	b	21900 <lchmod@@Base+0x7f08>
   21900:	ldr	r0, [sp, #8]
   21904:	cmp	r0, #1024	; 0x400
   21908:	beq	219a0 <lchmod@@Base+0x7fa8>
   2190c:	b	21910 <lchmod@@Base+0x7f18>
   21910:	movw	r0, #1025	; 0x401
   21914:	ldr	r1, [sp, #8]
   21918:	cmp	r1, r0
   2191c:	beq	2198c <lchmod@@Base+0x7f94>
   21920:	b	21924 <lchmod@@Base+0x7f2c>
   21924:	movw	r0, #1026	; 0x402
   21928:	ldr	r1, [sp, #8]
   2192c:	cmp	r1, r0
   21930:	beq	219a0 <lchmod@@Base+0x7fa8>
   21934:	b	21938 <lchmod@@Base+0x7f40>
   21938:	movw	r0, #1030	; 0x406
   2193c:	ldr	r1, [sp, #8]
   21940:	sub	r0, r1, r0
   21944:	cmp	r0, #2
   21948:	bcc	219a0 <lchmod@@Base+0x7fa8>
   2194c:	b	21950 <lchmod@@Base+0x7f58>
   21950:	movw	r0, #1032	; 0x408
   21954:	ldr	r1, [sp, #8]
   21958:	cmp	r1, r0
   2195c:	beq	2198c <lchmod@@Base+0x7f94>
   21960:	b	21964 <lchmod@@Base+0x7f6c>
   21964:	movw	r0, #1033	; 0x409
   21968:	ldr	r1, [sp, #8]
   2196c:	cmp	r1, r0
   21970:	beq	219a0 <lchmod@@Base+0x7fa8>
   21974:	b	21978 <lchmod@@Base+0x7f80>
   21978:	movw	r0, #1034	; 0x40a
   2197c:	ldr	r1, [sp, #8]
   21980:	cmp	r1, r0
   21984:	bne	219cc <lchmod@@Base+0x7fd4>
   21988:	b	2198c <lchmod@@Base+0x7f94>
   2198c:	ldr	r0, [fp, #-4]
   21990:	ldr	r1, [fp, #-8]
   21994:	bl	119fc <fcntl64@plt>
   21998:	str	r0, [fp, #-16]
   2199c:	b	219f4 <lchmod@@Base+0x7ffc>
   219a0:	ldr	r0, [fp, #-12]
   219a4:	add	r1, r0, #4
   219a8:	str	r1, [fp, #-12]
   219ac:	ldr	r0, [r0]
   219b0:	str	r0, [sp, #20]
   219b4:	ldr	r0, [fp, #-4]
   219b8:	ldr	r1, [fp, #-8]
   219bc:	ldr	r2, [sp, #20]
   219c0:	bl	119fc <fcntl64@plt>
   219c4:	str	r0, [fp, #-16]
   219c8:	b	219f4 <lchmod@@Base+0x7ffc>
   219cc:	ldr	r0, [fp, #-12]
   219d0:	add	r1, r0, #4
   219d4:	str	r1, [fp, #-12]
   219d8:	ldr	r0, [r0]
   219dc:	str	r0, [sp, #16]
   219e0:	ldr	r0, [fp, #-4]
   219e4:	ldr	r1, [fp, #-8]
   219e8:	ldr	r2, [sp, #16]
   219ec:	bl	119fc <fcntl64@plt>
   219f0:	str	r0, [fp, #-16]
   219f4:	b	219f8 <lchmod@@Base+0x8000>
   219f8:	sub	r0, fp, #12
   219fc:	ldr	r1, [fp, #-16]
   21a00:	str	r0, [sp, #4]
   21a04:	mov	r0, r1
   21a08:	mov	sp, fp
   21a0c:	pop	{fp, lr}
   21a10:	add	sp, sp, #8
   21a14:	bx	lr
   21a18:	push	{fp, lr}
   21a1c:	mov	fp, sp
   21a20:	sub	sp, sp, #16
   21a24:	str	r0, [fp, #-4]
   21a28:	str	r1, [sp, #8]
   21a2c:	ldr	r0, [fp, #-4]
   21a30:	ldr	r2, [sp, #8]
   21a34:	movw	r1, #0
   21a38:	bl	119fc <fcntl64@plt>
   21a3c:	str	r0, [sp, #4]
   21a40:	ldr	r0, [sp, #4]
   21a44:	mov	sp, fp
   21a48:	pop	{fp, pc}
   21a4c:	push	{fp, lr}
   21a50:	mov	fp, sp
   21a54:	sub	sp, sp, #32
   21a58:	str	r0, [fp, #-4]
   21a5c:	str	r1, [fp, #-8]
   21a60:	movw	r0, #21284	; 0x5324
   21a64:	movt	r0, #3
   21a68:	ldr	r0, [r0]
   21a6c:	movw	r1, #0
   21a70:	cmp	r1, r0
   21a74:	bgt	21af4 <lchmod@@Base+0x80fc>
   21a78:	ldr	r0, [fp, #-4]
   21a7c:	ldr	r2, [fp, #-8]
   21a80:	movw	r1, #1030	; 0x406
   21a84:	bl	119fc <fcntl64@plt>
   21a88:	str	r0, [fp, #-12]
   21a8c:	ldr	r0, [fp, #-12]
   21a90:	movw	r1, #0
   21a94:	cmp	r1, r0
   21a98:	ble	21aac <lchmod@@Base+0x80b4>
   21a9c:	bl	119b4 <__errno_location@plt>
   21aa0:	ldr	r0, [r0]
   21aa4:	cmp	r0, #22
   21aa8:	beq	21ac0 <lchmod@@Base+0x80c8>
   21aac:	movw	r0, #21284	; 0x5324
   21ab0:	movt	r0, #3
   21ab4:	movw	r1, #1
   21ab8:	str	r1, [r0]
   21abc:	b	21af0 <lchmod@@Base+0x80f8>
   21ac0:	ldr	r0, [fp, #-4]
   21ac4:	ldr	r1, [fp, #-8]
   21ac8:	bl	21a18 <lchmod@@Base+0x8020>
   21acc:	str	r0, [fp, #-12]
   21ad0:	ldr	r0, [fp, #-12]
   21ad4:	cmp	r0, #0
   21ad8:	blt	21aec <lchmod@@Base+0x80f4>
   21adc:	movw	r0, #21284	; 0x5324
   21ae0:	movt	r0, #3
   21ae4:	mvn	r1, #0
   21ae8:	str	r1, [r0]
   21aec:	b	21af0 <lchmod@@Base+0x80f8>
   21af0:	b	21b04 <lchmod@@Base+0x810c>
   21af4:	ldr	r0, [fp, #-4]
   21af8:	ldr	r1, [fp, #-8]
   21afc:	bl	21a18 <lchmod@@Base+0x8020>
   21b00:	str	r0, [fp, #-12]
   21b04:	ldr	r0, [fp, #-12]
   21b08:	movw	r1, #0
   21b0c:	cmp	r1, r0
   21b10:	bgt	21b98 <lchmod@@Base+0x81a0>
   21b14:	movw	r0, #21284	; 0x5324
   21b18:	movt	r0, #3
   21b1c:	ldr	r0, [r0]
   21b20:	cmn	r0, #1
   21b24:	bne	21b98 <lchmod@@Base+0x81a0>
   21b28:	ldr	r0, [fp, #-12]
   21b2c:	movw	r1, #1
   21b30:	bl	119fc <fcntl64@plt>
   21b34:	str	r0, [sp, #16]
   21b38:	ldr	r0, [sp, #16]
   21b3c:	cmp	r0, #0
   21b40:	blt	21b60 <lchmod@@Base+0x8168>
   21b44:	ldr	r0, [fp, #-12]
   21b48:	ldr	r1, [sp, #16]
   21b4c:	orr	r2, r1, #1
   21b50:	movw	r1, #2
   21b54:	bl	119fc <fcntl64@plt>
   21b58:	cmn	r0, #1
   21b5c:	bne	21b94 <lchmod@@Base+0x819c>
   21b60:	bl	119b4 <__errno_location@plt>
   21b64:	ldr	r0, [r0]
   21b68:	str	r0, [sp, #12]
   21b6c:	ldr	r0, [fp, #-12]
   21b70:	bl	11b04 <close@plt>
   21b74:	ldr	lr, [sp, #12]
   21b78:	str	r0, [sp, #8]
   21b7c:	str	lr, [sp, #4]
   21b80:	bl	119b4 <__errno_location@plt>
   21b84:	ldr	lr, [sp, #4]
   21b88:	str	lr, [r0]
   21b8c:	mvn	r0, #0
   21b90:	str	r0, [fp, #-12]
   21b94:	b	21b98 <lchmod@@Base+0x81a0>
   21b98:	ldr	r0, [fp, #-12]
   21b9c:	mov	sp, fp
   21ba0:	pop	{fp, pc}
   21ba4:	sub	sp, sp, #8
   21ba8:	push	{fp, lr}
   21bac:	mov	fp, sp
   21bb0:	sub	sp, sp, #24
   21bb4:	str	r3, [fp, #12]
   21bb8:	str	r2, [fp, #8]
   21bbc:	str	r0, [fp, #-4]
   21bc0:	str	r1, [fp, #-8]
   21bc4:	movw	r0, #0
   21bc8:	str	r0, [sp, #12]
   21bcc:	ldr	r0, [fp, #-8]
   21bd0:	and	r0, r0, #64	; 0x40
   21bd4:	cmp	r0, #0
   21bd8:	beq	21c04 <lchmod@@Base+0x820c>
   21bdc:	add	r0, sp, #8
   21be0:	mov	r1, r0
   21be4:	add	r2, fp, #8
   21be8:	str	r2, [r1]
   21bec:	ldr	r1, [sp, #8]
   21bf0:	add	r2, r1, #4
   21bf4:	str	r2, [sp, #8]
   21bf8:	ldr	r1, [r1]
   21bfc:	str	r1, [sp, #12]
   21c00:	str	r0, [sp, #4]
   21c04:	ldr	r0, [fp, #-4]
   21c08:	ldr	r1, [fp, #-8]
   21c0c:	ldr	r2, [sp, #12]
   21c10:	bl	118dc <open64@plt>
   21c14:	bl	1d4b4 <lchmod@@Base+0x3abc>
   21c18:	mov	sp, fp
   21c1c:	pop	{fp, lr}
   21c20:	add	sp, sp, #8
   21c24:	bx	lr
   21c28:	push	{fp, lr}
   21c2c:	mov	fp, sp
   21c30:	sub	sp, sp, #8
   21c34:	str	r0, [sp]
   21c38:	ldr	r0, [sp]
   21c3c:	movw	r1, #0
   21c40:	cmp	r0, r1
   21c44:	beq	21c58 <lchmod@@Base+0x8260>
   21c48:	ldr	r0, [sp]
   21c4c:	bl	1190c <__freading@plt>
   21c50:	cmp	r0, #0
   21c54:	bne	21c68 <lchmod@@Base+0x8270>
   21c58:	ldr	r0, [sp]
   21c5c:	bl	11798 <fflush@plt>
   21c60:	str	r0, [sp, #4]
   21c64:	b	21c7c <lchmod@@Base+0x8284>
   21c68:	ldr	r0, [sp]
   21c6c:	bl	21c88 <lchmod@@Base+0x8290>
   21c70:	ldr	r0, [sp]
   21c74:	bl	11798 <fflush@plt>
   21c78:	str	r0, [sp, #4]
   21c7c:	ldr	r0, [sp, #4]
   21c80:	mov	sp, fp
   21c84:	pop	{fp, pc}
   21c88:	push	{fp, lr}
   21c8c:	mov	fp, sp
   21c90:	sub	sp, sp, #16
   21c94:	str	r0, [fp, #-4]
   21c98:	ldr	r0, [fp, #-4]
   21c9c:	ldr	r0, [r0]
   21ca0:	and	r0, r0, #256	; 0x100
   21ca4:	cmp	r0, #0
   21ca8:	beq	21cd0 <lchmod@@Base+0x82d8>
   21cac:	ldr	r0, [fp, #-4]
   21cb0:	mov	r1, sp
   21cb4:	mov	r2, #1
   21cb8:	str	r2, [r1]
   21cbc:	mov	r1, #0
   21cc0:	mov	r2, r1
   21cc4:	mov	r3, r1
   21cc8:	bl	21cd8 <lchmod@@Base+0x82e0>
   21ccc:	str	r0, [sp, #8]
   21cd0:	mov	sp, fp
   21cd4:	pop	{fp, pc}
   21cd8:	push	{fp, lr}
   21cdc:	mov	fp, sp
   21ce0:	sub	sp, sp, #32
   21ce4:	ldr	r1, [fp, #8]
   21ce8:	str	r0, [fp, #-8]
   21cec:	str	r3, [sp, #20]
   21cf0:	str	r2, [sp, #16]
   21cf4:	ldr	r0, [fp, #-8]
   21cf8:	ldr	r0, [r0, #8]
   21cfc:	ldr	r2, [fp, #-8]
   21d00:	ldr	r2, [r2, #4]
   21d04:	cmp	r0, r2
   21d08:	str	r1, [sp, #4]
   21d0c:	bne	21db8 <lchmod@@Base+0x83c0>
   21d10:	ldr	r0, [fp, #-8]
   21d14:	ldr	r0, [r0, #20]
   21d18:	ldr	r1, [fp, #-8]
   21d1c:	ldr	r1, [r1, #16]
   21d20:	cmp	r0, r1
   21d24:	bne	21db8 <lchmod@@Base+0x83c0>
   21d28:	ldr	r0, [fp, #-8]
   21d2c:	ldr	r0, [r0, #36]	; 0x24
   21d30:	movw	r1, #0
   21d34:	cmp	r0, r1
   21d38:	bne	21db8 <lchmod@@Base+0x83c0>
   21d3c:	ldr	r0, [fp, #-8]
   21d40:	bl	119d8 <fileno@plt>
   21d44:	ldr	r2, [sp, #16]
   21d48:	ldr	r3, [sp, #20]
   21d4c:	ldr	lr, [fp, #8]
   21d50:	mov	r1, sp
   21d54:	str	lr, [r1]
   21d58:	bl	1187c <lseek64@plt>
   21d5c:	str	r1, [sp, #12]
   21d60:	str	r0, [sp, #8]
   21d64:	ldr	r0, [sp, #8]
   21d68:	ldr	r1, [sp, #12]
   21d6c:	and	r0, r0, r1
   21d70:	cmn	r0, #1
   21d74:	bne	21d88 <lchmod@@Base+0x8390>
   21d78:	b	21d7c <lchmod@@Base+0x8384>
   21d7c:	mvn	r0, #0
   21d80:	str	r0, [fp, #-4]
   21d84:	b	21dd8 <lchmod@@Base+0x83e0>
   21d88:	ldr	r0, [fp, #-8]
   21d8c:	ldr	r1, [r0]
   21d90:	bic	r1, r1, #16
   21d94:	str	r1, [r0]
   21d98:	ldr	r0, [sp, #8]
   21d9c:	ldr	r1, [sp, #12]
   21da0:	ldr	r2, [fp, #-8]
   21da4:	str	r1, [r2, #84]	; 0x54
   21da8:	str	r0, [r2, #80]	; 0x50
   21dac:	movw	r0, #0
   21db0:	str	r0, [fp, #-4]
   21db4:	b	21dd8 <lchmod@@Base+0x83e0>
   21db8:	ldr	r0, [fp, #-8]
   21dbc:	ldr	r2, [sp, #16]
   21dc0:	ldr	r3, [sp, #20]
   21dc4:	ldr	r1, [fp, #8]
   21dc8:	mov	ip, sp
   21dcc:	str	r1, [ip]
   21dd0:	bl	119f0 <fseeko64@plt>
   21dd4:	str	r0, [fp, #-4]
   21dd8:	ldr	r0, [fp, #-4]
   21ddc:	mov	sp, fp
   21de0:	pop	{fp, pc}
   21de4:	sub	sp, sp, #16
   21de8:	str	r0, [sp, #12]
   21dec:	str	r1, [sp, #8]
   21df0:	movw	r0, #0
   21df4:	str	r0, [sp]
   21df8:	ldr	r0, [sp, #12]
   21dfc:	str	r0, [sp, #4]
   21e00:	ldr	r0, [sp, #4]
   21e04:	ldrsb	r0, [r0]
   21e08:	cmp	r0, #0
   21e0c:	beq	21e44 <lchmod@@Base+0x844c>
   21e10:	ldr	r0, [sp, #4]
   21e14:	ldrb	r0, [r0]
   21e18:	ldr	r1, [sp]
   21e1c:	lsl	r1, r1, #9
   21e20:	ldr	r2, [sp]
   21e24:	lsr	r2, r2, #23
   21e28:	orr	r1, r1, r2
   21e2c:	add	r0, r0, r1
   21e30:	str	r0, [sp]
   21e34:	ldr	r0, [sp, #4]
   21e38:	add	r0, r0, #1
   21e3c:	str	r0, [sp, #4]
   21e40:	b	21e00 <lchmod@@Base+0x8408>
   21e44:	ldr	r0, [sp]
   21e48:	ldr	r1, [sp, #8]
   21e4c:	udiv	r2, r0, r1
   21e50:	mls	r0, r2, r1, r0
   21e54:	add	sp, sp, #16
   21e58:	bx	lr
   21e5c:	push	{fp, lr}
   21e60:	mov	fp, sp
   21e64:	bl	119b4 <__errno_location@plt>
   21e68:	movw	lr, #12
   21e6c:	str	lr, [r0]
   21e70:	movw	r0, #0
   21e74:	pop	{fp, pc}
   21e78:	push	{fp, lr}
   21e7c:	mov	fp, sp
   21e80:	sub	sp, sp, #8
   21e84:	str	r0, [sp, #4]
   21e88:	ldr	r0, [sp, #4]
   21e8c:	cmn	r0, #1
   21e90:	bhi	21ea4 <lchmod@@Base+0x84ac>
   21e94:	ldr	r0, [sp, #4]
   21e98:	bl	20e30 <lchmod@@Base+0x7438>
   21e9c:	str	r0, [sp]
   21ea0:	b	21eac <lchmod@@Base+0x84b4>
   21ea4:	bl	21e5c <lchmod@@Base+0x8464>
   21ea8:	str	r0, [sp]
   21eac:	ldr	r0, [sp]
   21eb0:	mov	sp, fp
   21eb4:	pop	{fp, pc}
   21eb8:	push	{fp, lr}
   21ebc:	mov	fp, sp
   21ec0:	sub	sp, sp, #16
   21ec4:	str	r0, [fp, #-4]
   21ec8:	str	r1, [sp, #8]
   21ecc:	ldr	r0, [sp, #8]
   21ed0:	cmn	r0, #1
   21ed4:	bhi	21f0c <lchmod@@Base+0x8514>
   21ed8:	ldr	r0, [fp, #-4]
   21edc:	ldr	r1, [sp, #8]
   21ee0:	ldr	r2, [sp, #8]
   21ee4:	cmp	r2, #0
   21ee8:	movw	r2, #0
   21eec:	movne	r2, #1
   21ef0:	mvn	r3, #0
   21ef4:	eor	r2, r2, r3
   21ef8:	and	r2, r2, #1
   21efc:	orr	r1, r1, r2
   21f00:	bl	20ea0 <lchmod@@Base+0x74a8>
   21f04:	str	r0, [sp, #4]
   21f08:	b	21f14 <lchmod@@Base+0x851c>
   21f0c:	bl	21e5c <lchmod@@Base+0x8464>
   21f10:	str	r0, [sp, #4]
   21f14:	ldr	r0, [sp, #4]
   21f18:	mov	sp, fp
   21f1c:	pop	{fp, pc}
   21f20:	push	{fp, lr}
   21f24:	mov	fp, sp
   21f28:	sub	sp, sp, #16
   21f2c:	str	r0, [sp, #8]
   21f30:	str	r1, [sp, #4]
   21f34:	ldr	r0, [sp, #8]
   21f38:	mvn	r1, #0
   21f3c:	cmp	r1, r0
   21f40:	bcs	21f64 <lchmod@@Base+0x856c>
   21f44:	ldr	r0, [sp, #4]
   21f48:	cmp	r0, #0
   21f4c:	beq	21f5c <lchmod@@Base+0x8564>
   21f50:	bl	21e5c <lchmod@@Base+0x8464>
   21f54:	str	r0, [fp, #-4]
   21f58:	b	21fa4 <lchmod@@Base+0x85ac>
   21f5c:	movw	r0, #0
   21f60:	str	r0, [sp, #8]
   21f64:	ldr	r0, [sp, #4]
   21f68:	mvn	r1, #0
   21f6c:	cmp	r1, r0
   21f70:	bcs	21f94 <lchmod@@Base+0x859c>
   21f74:	ldr	r0, [sp, #8]
   21f78:	cmp	r0, #0
   21f7c:	beq	21f8c <lchmod@@Base+0x8594>
   21f80:	bl	21e5c <lchmod@@Base+0x8464>
   21f84:	str	r0, [fp, #-4]
   21f88:	b	21fa4 <lchmod@@Base+0x85ac>
   21f8c:	movw	r0, #0
   21f90:	str	r0, [sp, #4]
   21f94:	ldr	r0, [sp, #8]
   21f98:	ldr	r1, [sp, #4]
   21f9c:	bl	20d94 <lchmod@@Base+0x739c>
   21fa0:	str	r0, [fp, #-4]
   21fa4:	ldr	r0, [fp, #-4]
   21fa8:	mov	sp, fp
   21fac:	pop	{fp, pc}
   21fb0:	push	{fp, lr}
   21fb4:	mov	fp, sp
   21fb8:	sub	sp, sp, #16
   21fbc:	str	r0, [fp, #-4]
   21fc0:	str	r1, [sp, #8]
   21fc4:	str	r2, [sp, #4]
   21fc8:	ldr	r0, [sp, #8]
   21fcc:	cmp	r0, #0
   21fd0:	beq	21fe0 <lchmod@@Base+0x85e8>
   21fd4:	ldr	r0, [sp, #4]
   21fd8:	cmp	r0, #0
   21fdc:	bne	21fec <lchmod@@Base+0x85f4>
   21fe0:	movw	r0, #1
   21fe4:	str	r0, [sp, #4]
   21fe8:	str	r0, [sp, #8]
   21fec:	ldr	r0, [sp, #8]
   21ff0:	cmn	r0, #1
   21ff4:	bhi	2201c <lchmod@@Base+0x8624>
   21ff8:	ldr	r0, [sp, #4]
   21ffc:	cmn	r0, #1
   22000:	bhi	2201c <lchmod@@Base+0x8624>
   22004:	ldr	r0, [fp, #-4]
   22008:	ldr	r1, [sp, #8]
   2200c:	ldr	r2, [sp, #4]
   22010:	bl	2213c <lchmod@@Base+0x8744>
   22014:	str	r0, [sp]
   22018:	b	22024 <lchmod@@Base+0x862c>
   2201c:	bl	21e5c <lchmod@@Base+0x8464>
   22020:	str	r0, [sp]
   22024:	ldr	r0, [sp]
   22028:	mov	sp, fp
   2202c:	pop	{fp, pc}
   22030:	push	{fp, lr}
   22034:	mov	fp, sp
   22038:	sub	sp, sp, #8
   2203c:	movw	r0, #14
   22040:	bl	11a2c <nl_langinfo@plt>
   22044:	str	r0, [sp, #4]
   22048:	ldr	r0, [sp, #4]
   2204c:	movw	lr, #0
   22050:	cmp	r0, lr
   22054:	bne	22064 <lchmod@@Base+0x866c>
   22058:	movw	r0, #17692	; 0x451c
   2205c:	movt	r0, #2
   22060:	str	r0, [sp, #4]
   22064:	ldr	r0, [sp, #4]
   22068:	ldrb	r0, [r0]
   2206c:	cmp	r0, #0
   22070:	bne	22080 <lchmod@@Base+0x8688>
   22074:	movw	r0, #19313	; 0x4b71
   22078:	movt	r0, #2
   2207c:	str	r0, [sp, #4]
   22080:	ldr	r0, [sp, #4]
   22084:	mov	sp, fp
   22088:	pop	{fp, pc}
   2208c:	push	{fp, lr}
   22090:	mov	fp, sp
   22094:	sub	sp, sp, #32
   22098:	str	r0, [fp, #-8]
   2209c:	str	r1, [fp, #-12]
   220a0:	str	r2, [sp, #16]
   220a4:	str	r3, [sp, #12]
   220a8:	ldr	r0, [fp, #-8]
   220ac:	movw	r1, #0
   220b0:	cmp	r0, r1
   220b4:	bne	220c0 <lchmod@@Base+0x86c8>
   220b8:	add	r0, sp, #4
   220bc:	str	r0, [fp, #-8]
   220c0:	ldr	r0, [fp, #-8]
   220c4:	ldr	r1, [fp, #-12]
   220c8:	ldr	r2, [sp, #16]
   220cc:	ldr	r3, [sp, #12]
   220d0:	bl	118c4 <mbrtowc@plt>
   220d4:	str	r0, [sp, #8]
   220d8:	ldr	r0, [sp, #8]
   220dc:	mvn	r1, #1
   220e0:	cmp	r1, r0
   220e4:	bhi	22128 <lchmod@@Base+0x8730>
   220e8:	ldr	r0, [sp, #16]
   220ec:	cmp	r0, #0
   220f0:	beq	22128 <lchmod@@Base+0x8730>
   220f4:	movw	r0, #0
   220f8:	bl	23b34 <lchmod@@Base+0xa13c>
   220fc:	tst	r0, #1
   22100:	bne	22128 <lchmod@@Base+0x8730>
   22104:	ldr	r0, [fp, #-12]
   22108:	ldrb	r0, [r0]
   2210c:	strb	r0, [sp, #3]
   22110:	ldrb	r0, [sp, #3]
   22114:	ldr	r1, [fp, #-8]
   22118:	str	r0, [r1]
   2211c:	movw	r0, #1
   22120:	str	r0, [fp, #-4]
   22124:	b	22130 <lchmod@@Base+0x8738>
   22128:	ldr	r0, [sp, #8]
   2212c:	str	r0, [fp, #-4]
   22130:	ldr	r0, [fp, #-4]
   22134:	mov	sp, fp
   22138:	pop	{fp, pc}
   2213c:	push	{fp, lr}
   22140:	mov	fp, sp
   22144:	sub	sp, sp, #176	; 0xb0
   22148:	str	r0, [fp, #-8]
   2214c:	str	r1, [fp, #-12]
   22150:	str	r2, [fp, #-16]
   22154:	b	2250c <lchmod@@Base+0x8b14>
   22158:	b	2232c <lchmod@@Base+0x8934>
   2215c:	ldr	r0, [fp, #-16]
   22160:	cmp	r0, #0
   22164:	bcs	22268 <lchmod@@Base+0x8870>
   22168:	ldr	r0, [fp, #-12]
   2216c:	cmp	r0, #0
   22170:	bcs	221f8 <lchmod@@Base+0x8800>
   22174:	b	22194 <lchmod@@Base+0x879c>
   22178:	ldr	r0, [fp, #-12]
   2217c:	ldr	r1, [fp, #-16]
   22180:	movw	r2, #127	; 0x7f
   22184:	udiv	r1, r2, r1
   22188:	cmp	r0, r1
   2218c:	bcc	222fc <lchmod@@Base+0x8904>
   22190:	b	22314 <lchmod@@Base+0x891c>
   22194:	b	221a8 <lchmod@@Base+0x87b0>
   22198:	ldr	r0, [fp, #-16]
   2219c:	cmp	r0, #1
   221a0:	bcc	221b8 <lchmod@@Base+0x87c0>
   221a4:	b	221c4 <lchmod@@Base+0x87cc>
   221a8:	ldr	r0, [fp, #-16]
   221ac:	movw	r1, #0
   221b0:	cmp	r1, r0
   221b4:	bcs	221c4 <lchmod@@Base+0x87cc>
   221b8:	movw	r0, #0
   221bc:	str	r0, [fp, #-24]	; 0xffffffe8
   221c0:	b	221dc <lchmod@@Base+0x87e4>
   221c4:	ldr	r0, [fp, #-16]
   221c8:	movw	r1, #0
   221cc:	sub	r0, r1, r0
   221d0:	movw	r1, #127	; 0x7f
   221d4:	udiv	r0, r1, r0
   221d8:	str	r0, [fp, #-24]	; 0xffffffe8
   221dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   221e0:	ldr	r1, [fp, #-12]
   221e4:	mvn	r2, #0
   221e8:	sub	r1, r2, r1
   221ec:	cmp	r0, r1
   221f0:	bls	222fc <lchmod@@Base+0x8904>
   221f4:	b	22314 <lchmod@@Base+0x891c>
   221f8:	ldr	r0, [fp, #-16]
   221fc:	cmn	r0, #1
   22200:	bne	2224c <lchmod@@Base+0x8854>
   22204:	b	22224 <lchmod@@Base+0x882c>
   22208:	ldr	r0, [fp, #-12]
   2220c:	mvn	r1, #127	; 0x7f
   22210:	add	r0, r0, r1
   22214:	movw	r1, #0
   22218:	cmp	r1, r0
   2221c:	bcc	222fc <lchmod@@Base+0x8904>
   22220:	b	22314 <lchmod@@Base+0x891c>
   22224:	ldr	r0, [fp, #-12]
   22228:	movw	r1, #0
   2222c:	cmp	r1, r0
   22230:	bcs	22314 <lchmod@@Base+0x891c>
   22234:	ldr	r0, [fp, #-12]
   22238:	sub	r0, r0, #1
   2223c:	movw	r1, #127	; 0x7f
   22240:	cmp	r1, r0
   22244:	bcc	222fc <lchmod@@Base+0x8904>
   22248:	b	22314 <lchmod@@Base+0x891c>
   2224c:	ldr	r0, [fp, #-16]
   22250:	mvn	r1, #127	; 0x7f
   22254:	udiv	r0, r1, r0
   22258:	ldr	r1, [fp, #-12]
   2225c:	cmp	r0, r1
   22260:	bcc	222fc <lchmod@@Base+0x8904>
   22264:	b	22314 <lchmod@@Base+0x891c>
   22268:	ldr	r0, [fp, #-16]
   2226c:	cmp	r0, #0
   22270:	bne	22278 <lchmod@@Base+0x8880>
   22274:	b	22314 <lchmod@@Base+0x891c>
   22278:	ldr	r0, [fp, #-12]
   2227c:	cmp	r0, #0
   22280:	bcs	222e4 <lchmod@@Base+0x88ec>
   22284:	ldr	r0, [fp, #-12]
   22288:	cmn	r0, #1
   2228c:	bne	222c8 <lchmod@@Base+0x88d0>
   22290:	b	222b0 <lchmod@@Base+0x88b8>
   22294:	ldr	r0, [fp, #-16]
   22298:	mvn	r1, #127	; 0x7f
   2229c:	add	r0, r0, r1
   222a0:	movw	r1, #0
   222a4:	cmp	r1, r0
   222a8:	bcc	222fc <lchmod@@Base+0x8904>
   222ac:	b	22314 <lchmod@@Base+0x891c>
   222b0:	ldr	r0, [fp, #-16]
   222b4:	sub	r0, r0, #1
   222b8:	movw	r1, #127	; 0x7f
   222bc:	cmp	r1, r0
   222c0:	bcc	222fc <lchmod@@Base+0x8904>
   222c4:	b	22314 <lchmod@@Base+0x891c>
   222c8:	ldr	r0, [fp, #-12]
   222cc:	mvn	r1, #127	; 0x7f
   222d0:	udiv	r0, r1, r0
   222d4:	ldr	r1, [fp, #-16]
   222d8:	cmp	r0, r1
   222dc:	bcc	222fc <lchmod@@Base+0x8904>
   222e0:	b	22314 <lchmod@@Base+0x891c>
   222e4:	ldr	r0, [fp, #-16]
   222e8:	movw	r1, #127	; 0x7f
   222ec:	udiv	r0, r1, r0
   222f0:	ldr	r1, [fp, #-12]
   222f4:	cmp	r0, r1
   222f8:	bcs	22314 <lchmod@@Base+0x891c>
   222fc:	ldr	r0, [fp, #-12]
   22300:	ldr	r1, [fp, #-16]
   22304:	mul	r0, r0, r1
   22308:	sxtb	r0, r0
   2230c:	str	r0, [fp, #-20]	; 0xffffffec
   22310:	b	2348c <lchmod@@Base+0x9a94>
   22314:	ldr	r0, [fp, #-12]
   22318:	ldr	r1, [fp, #-16]
   2231c:	mul	r0, r0, r1
   22320:	sxtb	r0, r0
   22324:	str	r0, [fp, #-20]	; 0xffffffec
   22328:	b	234a4 <lchmod@@Base+0x9aac>
   2232c:	ldr	r0, [fp, #-16]
   22330:	cmp	r0, #0
   22334:	bcs	22440 <lchmod@@Base+0x8a48>
   22338:	ldr	r0, [fp, #-12]
   2233c:	cmp	r0, #0
   22340:	bcs	223c8 <lchmod@@Base+0x89d0>
   22344:	b	22364 <lchmod@@Base+0x896c>
   22348:	ldr	r0, [fp, #-12]
   2234c:	ldr	r1, [fp, #-16]
   22350:	movw	r2, #255	; 0xff
   22354:	udiv	r1, r2, r1
   22358:	cmp	r0, r1
   2235c:	bcc	224dc <lchmod@@Base+0x8ae4>
   22360:	b	224f4 <lchmod@@Base+0x8afc>
   22364:	b	22378 <lchmod@@Base+0x8980>
   22368:	ldr	r0, [fp, #-16]
   2236c:	cmp	r0, #1
   22370:	bcc	22388 <lchmod@@Base+0x8990>
   22374:	b	22394 <lchmod@@Base+0x899c>
   22378:	ldr	r0, [fp, #-16]
   2237c:	movw	r1, #0
   22380:	cmp	r1, r0
   22384:	bcs	22394 <lchmod@@Base+0x899c>
   22388:	movw	r0, #0
   2238c:	str	r0, [fp, #-28]	; 0xffffffe4
   22390:	b	223ac <lchmod@@Base+0x89b4>
   22394:	ldr	r0, [fp, #-16]
   22398:	movw	r1, #0
   2239c:	sub	r0, r1, r0
   223a0:	movw	r1, #255	; 0xff
   223a4:	udiv	r0, r1, r0
   223a8:	str	r0, [fp, #-28]	; 0xffffffe4
   223ac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   223b0:	ldr	r1, [fp, #-12]
   223b4:	mvn	r2, #0
   223b8:	sub	r1, r2, r1
   223bc:	cmp	r0, r1
   223c0:	bls	224dc <lchmod@@Base+0x8ae4>
   223c4:	b	224f4 <lchmod@@Base+0x8afc>
   223c8:	b	223d0 <lchmod@@Base+0x89d8>
   223cc:	b	223d4 <lchmod@@Base+0x89dc>
   223d0:	b	22424 <lchmod@@Base+0x8a2c>
   223d4:	ldr	r0, [fp, #-16]
   223d8:	cmn	r0, #1
   223dc:	bne	22424 <lchmod@@Base+0x8a2c>
   223e0:	b	223fc <lchmod@@Base+0x8a04>
   223e4:	ldr	r0, [fp, #-12]
   223e8:	add	r0, r0, #0
   223ec:	movw	r1, #0
   223f0:	cmp	r1, r0
   223f4:	bcc	224dc <lchmod@@Base+0x8ae4>
   223f8:	b	224f4 <lchmod@@Base+0x8afc>
   223fc:	ldr	r0, [fp, #-12]
   22400:	movw	r1, #0
   22404:	cmp	r1, r0
   22408:	bcs	224f4 <lchmod@@Base+0x8afc>
   2240c:	ldr	r0, [fp, #-12]
   22410:	sub	r0, r0, #1
   22414:	mvn	r1, #0
   22418:	cmp	r1, r0
   2241c:	bcc	224dc <lchmod@@Base+0x8ae4>
   22420:	b	224f4 <lchmod@@Base+0x8afc>
   22424:	ldr	r0, [fp, #-16]
   22428:	movw	r1, #0
   2242c:	udiv	r0, r1, r0
   22430:	ldr	r1, [fp, #-12]
   22434:	cmp	r0, r1
   22438:	bcc	224dc <lchmod@@Base+0x8ae4>
   2243c:	b	224f4 <lchmod@@Base+0x8afc>
   22440:	ldr	r0, [fp, #-16]
   22444:	cmp	r0, #0
   22448:	bne	22450 <lchmod@@Base+0x8a58>
   2244c:	b	224f4 <lchmod@@Base+0x8afc>
   22450:	ldr	r0, [fp, #-12]
   22454:	cmp	r0, #0
   22458:	bcs	224c4 <lchmod@@Base+0x8acc>
   2245c:	b	22464 <lchmod@@Base+0x8a6c>
   22460:	b	22468 <lchmod@@Base+0x8a70>
   22464:	b	224a8 <lchmod@@Base+0x8ab0>
   22468:	ldr	r0, [fp, #-12]
   2246c:	cmn	r0, #1
   22470:	bne	224a8 <lchmod@@Base+0x8ab0>
   22474:	b	22490 <lchmod@@Base+0x8a98>
   22478:	ldr	r0, [fp, #-16]
   2247c:	add	r0, r0, #0
   22480:	movw	r1, #0
   22484:	cmp	r1, r0
   22488:	bcc	224dc <lchmod@@Base+0x8ae4>
   2248c:	b	224f4 <lchmod@@Base+0x8afc>
   22490:	ldr	r0, [fp, #-16]
   22494:	sub	r0, r0, #1
   22498:	mvn	r1, #0
   2249c:	cmp	r1, r0
   224a0:	bcc	224dc <lchmod@@Base+0x8ae4>
   224a4:	b	224f4 <lchmod@@Base+0x8afc>
   224a8:	ldr	r0, [fp, #-12]
   224ac:	movw	r1, #0
   224b0:	udiv	r0, r1, r0
   224b4:	ldr	r1, [fp, #-16]
   224b8:	cmp	r0, r1
   224bc:	bcc	224dc <lchmod@@Base+0x8ae4>
   224c0:	b	224f4 <lchmod@@Base+0x8afc>
   224c4:	ldr	r0, [fp, #-16]
   224c8:	movw	r1, #255	; 0xff
   224cc:	udiv	r0, r1, r0
   224d0:	ldr	r1, [fp, #-12]
   224d4:	cmp	r0, r1
   224d8:	bcs	224f4 <lchmod@@Base+0x8afc>
   224dc:	ldr	r0, [fp, #-12]
   224e0:	ldr	r1, [fp, #-16]
   224e4:	mul	r0, r0, r1
   224e8:	and	r0, r0, #255	; 0xff
   224ec:	str	r0, [fp, #-20]	; 0xffffffec
   224f0:	b	2348c <lchmod@@Base+0x9a94>
   224f4:	ldr	r0, [fp, #-12]
   224f8:	ldr	r1, [fp, #-16]
   224fc:	mul	r0, r0, r1
   22500:	and	r0, r0, #255	; 0xff
   22504:	str	r0, [fp, #-20]	; 0xffffffec
   22508:	b	234a4 <lchmod@@Base+0x9aac>
   2250c:	b	228c4 <lchmod@@Base+0x8ecc>
   22510:	b	226e4 <lchmod@@Base+0x8cec>
   22514:	ldr	r0, [fp, #-16]
   22518:	cmp	r0, #0
   2251c:	bcs	22620 <lchmod@@Base+0x8c28>
   22520:	ldr	r0, [fp, #-12]
   22524:	cmp	r0, #0
   22528:	bcs	225b0 <lchmod@@Base+0x8bb8>
   2252c:	b	2254c <lchmod@@Base+0x8b54>
   22530:	ldr	r0, [fp, #-12]
   22534:	ldr	r1, [fp, #-16]
   22538:	movw	r2, #32767	; 0x7fff
   2253c:	udiv	r1, r2, r1
   22540:	cmp	r0, r1
   22544:	bcc	226b4 <lchmod@@Base+0x8cbc>
   22548:	b	226cc <lchmod@@Base+0x8cd4>
   2254c:	b	22560 <lchmod@@Base+0x8b68>
   22550:	ldr	r0, [fp, #-16]
   22554:	cmp	r0, #1
   22558:	bcc	22570 <lchmod@@Base+0x8b78>
   2255c:	b	2257c <lchmod@@Base+0x8b84>
   22560:	ldr	r0, [fp, #-16]
   22564:	movw	r1, #0
   22568:	cmp	r1, r0
   2256c:	bcs	2257c <lchmod@@Base+0x8b84>
   22570:	movw	r0, #0
   22574:	str	r0, [fp, #-32]	; 0xffffffe0
   22578:	b	22594 <lchmod@@Base+0x8b9c>
   2257c:	ldr	r0, [fp, #-16]
   22580:	movw	r1, #0
   22584:	sub	r0, r1, r0
   22588:	movw	r1, #32767	; 0x7fff
   2258c:	udiv	r0, r1, r0
   22590:	str	r0, [fp, #-32]	; 0xffffffe0
   22594:	ldr	r0, [fp, #-32]	; 0xffffffe0
   22598:	ldr	r1, [fp, #-12]
   2259c:	mvn	r2, #0
   225a0:	sub	r1, r2, r1
   225a4:	cmp	r0, r1
   225a8:	bls	226b4 <lchmod@@Base+0x8cbc>
   225ac:	b	226cc <lchmod@@Base+0x8cd4>
   225b0:	ldr	r0, [fp, #-16]
   225b4:	cmn	r0, #1
   225b8:	bne	22604 <lchmod@@Base+0x8c0c>
   225bc:	b	225dc <lchmod@@Base+0x8be4>
   225c0:	ldr	r0, [pc, #3840]	; 234c8 <lchmod@@Base+0x9ad0>
   225c4:	ldr	r1, [fp, #-12]
   225c8:	add	r0, r1, r0
   225cc:	movw	r1, #0
   225d0:	cmp	r1, r0
   225d4:	bcc	226b4 <lchmod@@Base+0x8cbc>
   225d8:	b	226cc <lchmod@@Base+0x8cd4>
   225dc:	ldr	r0, [fp, #-12]
   225e0:	movw	r1, #0
   225e4:	cmp	r1, r0
   225e8:	bcs	226cc <lchmod@@Base+0x8cd4>
   225ec:	ldr	r0, [fp, #-12]
   225f0:	sub	r0, r0, #1
   225f4:	movw	r1, #32767	; 0x7fff
   225f8:	cmp	r1, r0
   225fc:	bcc	226b4 <lchmod@@Base+0x8cbc>
   22600:	b	226cc <lchmod@@Base+0x8cd4>
   22604:	ldr	r0, [pc, #3772]	; 234c8 <lchmod@@Base+0x9ad0>
   22608:	ldr	r1, [fp, #-16]
   2260c:	udiv	r0, r0, r1
   22610:	ldr	r1, [fp, #-12]
   22614:	cmp	r0, r1
   22618:	bcc	226b4 <lchmod@@Base+0x8cbc>
   2261c:	b	226cc <lchmod@@Base+0x8cd4>
   22620:	ldr	r0, [fp, #-16]
   22624:	cmp	r0, #0
   22628:	bne	22630 <lchmod@@Base+0x8c38>
   2262c:	b	226cc <lchmod@@Base+0x8cd4>
   22630:	ldr	r0, [fp, #-12]
   22634:	cmp	r0, #0
   22638:	bcs	2269c <lchmod@@Base+0x8ca4>
   2263c:	ldr	r0, [fp, #-12]
   22640:	cmn	r0, #1
   22644:	bne	22680 <lchmod@@Base+0x8c88>
   22648:	b	22668 <lchmod@@Base+0x8c70>
   2264c:	ldr	r0, [pc, #3700]	; 234c8 <lchmod@@Base+0x9ad0>
   22650:	ldr	r1, [fp, #-16]
   22654:	add	r0, r1, r0
   22658:	movw	r1, #0
   2265c:	cmp	r1, r0
   22660:	bcc	226b4 <lchmod@@Base+0x8cbc>
   22664:	b	226cc <lchmod@@Base+0x8cd4>
   22668:	ldr	r0, [fp, #-16]
   2266c:	sub	r0, r0, #1
   22670:	movw	r1, #32767	; 0x7fff
   22674:	cmp	r1, r0
   22678:	bcc	226b4 <lchmod@@Base+0x8cbc>
   2267c:	b	226cc <lchmod@@Base+0x8cd4>
   22680:	ldr	r0, [pc, #3648]	; 234c8 <lchmod@@Base+0x9ad0>
   22684:	ldr	r1, [fp, #-12]
   22688:	udiv	r0, r0, r1
   2268c:	ldr	r1, [fp, #-16]
   22690:	cmp	r0, r1
   22694:	bcc	226b4 <lchmod@@Base+0x8cbc>
   22698:	b	226cc <lchmod@@Base+0x8cd4>
   2269c:	ldr	r0, [fp, #-16]
   226a0:	movw	r1, #32767	; 0x7fff
   226a4:	udiv	r0, r1, r0
   226a8:	ldr	r1, [fp, #-12]
   226ac:	cmp	r0, r1
   226b0:	bcs	226cc <lchmod@@Base+0x8cd4>
   226b4:	ldr	r0, [fp, #-12]
   226b8:	ldr	r1, [fp, #-16]
   226bc:	mul	r0, r0, r1
   226c0:	sxth	r0, r0
   226c4:	str	r0, [fp, #-20]	; 0xffffffec
   226c8:	b	2348c <lchmod@@Base+0x9a94>
   226cc:	ldr	r0, [fp, #-12]
   226d0:	ldr	r1, [fp, #-16]
   226d4:	mul	r0, r0, r1
   226d8:	sxth	r0, r0
   226dc:	str	r0, [fp, #-20]	; 0xffffffec
   226e0:	b	234a4 <lchmod@@Base+0x9aac>
   226e4:	ldr	r0, [fp, #-16]
   226e8:	cmp	r0, #0
   226ec:	bcs	227f8 <lchmod@@Base+0x8e00>
   226f0:	ldr	r0, [fp, #-12]
   226f4:	cmp	r0, #0
   226f8:	bcs	22780 <lchmod@@Base+0x8d88>
   226fc:	b	2271c <lchmod@@Base+0x8d24>
   22700:	ldr	r0, [fp, #-12]
   22704:	ldr	r1, [fp, #-16]
   22708:	movw	r2, #65535	; 0xffff
   2270c:	udiv	r1, r2, r1
   22710:	cmp	r0, r1
   22714:	bcc	22894 <lchmod@@Base+0x8e9c>
   22718:	b	228ac <lchmod@@Base+0x8eb4>
   2271c:	b	22730 <lchmod@@Base+0x8d38>
   22720:	ldr	r0, [fp, #-16]
   22724:	cmp	r0, #1
   22728:	bcc	22740 <lchmod@@Base+0x8d48>
   2272c:	b	2274c <lchmod@@Base+0x8d54>
   22730:	ldr	r0, [fp, #-16]
   22734:	movw	r1, #0
   22738:	cmp	r1, r0
   2273c:	bcs	2274c <lchmod@@Base+0x8d54>
   22740:	movw	r0, #0
   22744:	str	r0, [fp, #-36]	; 0xffffffdc
   22748:	b	22764 <lchmod@@Base+0x8d6c>
   2274c:	ldr	r0, [fp, #-16]
   22750:	movw	r1, #0
   22754:	sub	r0, r1, r0
   22758:	movw	r1, #65535	; 0xffff
   2275c:	udiv	r0, r1, r0
   22760:	str	r0, [fp, #-36]	; 0xffffffdc
   22764:	ldr	r0, [fp, #-36]	; 0xffffffdc
   22768:	ldr	r1, [fp, #-12]
   2276c:	mvn	r2, #0
   22770:	sub	r1, r2, r1
   22774:	cmp	r0, r1
   22778:	bls	22894 <lchmod@@Base+0x8e9c>
   2277c:	b	228ac <lchmod@@Base+0x8eb4>
   22780:	b	22788 <lchmod@@Base+0x8d90>
   22784:	b	2278c <lchmod@@Base+0x8d94>
   22788:	b	227dc <lchmod@@Base+0x8de4>
   2278c:	ldr	r0, [fp, #-16]
   22790:	cmn	r0, #1
   22794:	bne	227dc <lchmod@@Base+0x8de4>
   22798:	b	227b4 <lchmod@@Base+0x8dbc>
   2279c:	ldr	r0, [fp, #-12]
   227a0:	add	r0, r0, #0
   227a4:	movw	r1, #0
   227a8:	cmp	r1, r0
   227ac:	bcc	22894 <lchmod@@Base+0x8e9c>
   227b0:	b	228ac <lchmod@@Base+0x8eb4>
   227b4:	ldr	r0, [fp, #-12]
   227b8:	movw	r1, #0
   227bc:	cmp	r1, r0
   227c0:	bcs	228ac <lchmod@@Base+0x8eb4>
   227c4:	ldr	r0, [fp, #-12]
   227c8:	sub	r0, r0, #1
   227cc:	mvn	r1, #0
   227d0:	cmp	r1, r0
   227d4:	bcc	22894 <lchmod@@Base+0x8e9c>
   227d8:	b	228ac <lchmod@@Base+0x8eb4>
   227dc:	ldr	r0, [fp, #-16]
   227e0:	movw	r1, #0
   227e4:	udiv	r0, r1, r0
   227e8:	ldr	r1, [fp, #-12]
   227ec:	cmp	r0, r1
   227f0:	bcc	22894 <lchmod@@Base+0x8e9c>
   227f4:	b	228ac <lchmod@@Base+0x8eb4>
   227f8:	ldr	r0, [fp, #-16]
   227fc:	cmp	r0, #0
   22800:	bne	22808 <lchmod@@Base+0x8e10>
   22804:	b	228ac <lchmod@@Base+0x8eb4>
   22808:	ldr	r0, [fp, #-12]
   2280c:	cmp	r0, #0
   22810:	bcs	2287c <lchmod@@Base+0x8e84>
   22814:	b	2281c <lchmod@@Base+0x8e24>
   22818:	b	22820 <lchmod@@Base+0x8e28>
   2281c:	b	22860 <lchmod@@Base+0x8e68>
   22820:	ldr	r0, [fp, #-12]
   22824:	cmn	r0, #1
   22828:	bne	22860 <lchmod@@Base+0x8e68>
   2282c:	b	22848 <lchmod@@Base+0x8e50>
   22830:	ldr	r0, [fp, #-16]
   22834:	add	r0, r0, #0
   22838:	movw	r1, #0
   2283c:	cmp	r1, r0
   22840:	bcc	22894 <lchmod@@Base+0x8e9c>
   22844:	b	228ac <lchmod@@Base+0x8eb4>
   22848:	ldr	r0, [fp, #-16]
   2284c:	sub	r0, r0, #1
   22850:	mvn	r1, #0
   22854:	cmp	r1, r0
   22858:	bcc	22894 <lchmod@@Base+0x8e9c>
   2285c:	b	228ac <lchmod@@Base+0x8eb4>
   22860:	ldr	r0, [fp, #-12]
   22864:	movw	r1, #0
   22868:	udiv	r0, r1, r0
   2286c:	ldr	r1, [fp, #-16]
   22870:	cmp	r0, r1
   22874:	bcc	22894 <lchmod@@Base+0x8e9c>
   22878:	b	228ac <lchmod@@Base+0x8eb4>
   2287c:	ldr	r0, [fp, #-16]
   22880:	movw	r1, #65535	; 0xffff
   22884:	udiv	r0, r1, r0
   22888:	ldr	r1, [fp, #-12]
   2288c:	cmp	r0, r1
   22890:	bcs	228ac <lchmod@@Base+0x8eb4>
   22894:	ldr	r0, [fp, #-12]
   22898:	ldr	r1, [fp, #-16]
   2289c:	mul	r0, r0, r1
   228a0:	uxth	r0, r0
   228a4:	str	r0, [fp, #-20]	; 0xffffffec
   228a8:	b	2348c <lchmod@@Base+0x9a94>
   228ac:	ldr	r0, [fp, #-12]
   228b0:	ldr	r1, [fp, #-16]
   228b4:	mul	r0, r0, r1
   228b8:	uxth	r0, r0
   228bc:	str	r0, [fp, #-20]	; 0xffffffec
   228c0:	b	234a4 <lchmod@@Base+0x9aac>
   228c4:	b	228c8 <lchmod@@Base+0x8ed0>
   228c8:	b	22a8c <lchmod@@Base+0x9094>
   228cc:	ldr	r0, [fp, #-16]
   228d0:	cmp	r0, #0
   228d4:	bcs	229d4 <lchmod@@Base+0x8fdc>
   228d8:	ldr	r0, [fp, #-12]
   228dc:	cmp	r0, #0
   228e0:	bcs	22968 <lchmod@@Base+0x8f70>
   228e4:	b	22904 <lchmod@@Base+0x8f0c>
   228e8:	ldr	r0, [pc, #3024]	; 234c0 <lchmod@@Base+0x9ac8>
   228ec:	ldr	r1, [fp, #-12]
   228f0:	ldr	r2, [fp, #-16]
   228f4:	udiv	r0, r0, r2
   228f8:	cmp	r1, r0
   228fc:	bcc	22a64 <lchmod@@Base+0x906c>
   22900:	b	22a78 <lchmod@@Base+0x9080>
   22904:	b	22918 <lchmod@@Base+0x8f20>
   22908:	ldr	r0, [fp, #-16]
   2290c:	cmp	r0, #1
   22910:	bcc	22928 <lchmod@@Base+0x8f30>
   22914:	b	22934 <lchmod@@Base+0x8f3c>
   22918:	ldr	r0, [fp, #-16]
   2291c:	movw	r1, #0
   22920:	cmp	r1, r0
   22924:	bcs	22934 <lchmod@@Base+0x8f3c>
   22928:	movw	r0, #0
   2292c:	str	r0, [fp, #-40]	; 0xffffffd8
   22930:	b	2294c <lchmod@@Base+0x8f54>
   22934:	ldr	r0, [pc, #2948]	; 234c0 <lchmod@@Base+0x9ac8>
   22938:	ldr	r1, [fp, #-16]
   2293c:	movw	r2, #0
   22940:	sub	r1, r2, r1
   22944:	udiv	r0, r0, r1
   22948:	str	r0, [fp, #-40]	; 0xffffffd8
   2294c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22950:	ldr	r1, [fp, #-12]
   22954:	mvn	r2, #0
   22958:	sub	r1, r2, r1
   2295c:	cmp	r0, r1
   22960:	bls	22a64 <lchmod@@Base+0x906c>
   22964:	b	22a78 <lchmod@@Base+0x9080>
   22968:	ldr	r0, [fp, #-16]
   2296c:	cmn	r0, #1
   22970:	bne	229b8 <lchmod@@Base+0x8fc0>
   22974:	b	22990 <lchmod@@Base+0x8f98>
   22978:	ldr	r0, [fp, #-12]
   2297c:	add	r0, r0, #-2147483648	; 0x80000000
   22980:	movw	r1, #0
   22984:	cmp	r1, r0
   22988:	bcc	22a64 <lchmod@@Base+0x906c>
   2298c:	b	22a78 <lchmod@@Base+0x9080>
   22990:	ldr	r0, [fp, #-12]
   22994:	movw	r1, #0
   22998:	cmp	r1, r0
   2299c:	bcs	22a78 <lchmod@@Base+0x9080>
   229a0:	ldr	r0, [pc, #2840]	; 234c0 <lchmod@@Base+0x9ac8>
   229a4:	ldr	r1, [fp, #-12]
   229a8:	sub	r1, r1, #1
   229ac:	cmp	r0, r1
   229b0:	bcc	22a64 <lchmod@@Base+0x906c>
   229b4:	b	22a78 <lchmod@@Base+0x9080>
   229b8:	ldr	r0, [pc, #2820]	; 234c4 <lchmod@@Base+0x9acc>
   229bc:	ldr	r1, [fp, #-16]
   229c0:	udiv	r0, r0, r1
   229c4:	ldr	r1, [fp, #-12]
   229c8:	cmp	r0, r1
   229cc:	bcc	22a64 <lchmod@@Base+0x906c>
   229d0:	b	22a78 <lchmod@@Base+0x9080>
   229d4:	ldr	r0, [fp, #-16]
   229d8:	cmp	r0, #0
   229dc:	bne	229e4 <lchmod@@Base+0x8fec>
   229e0:	b	22a78 <lchmod@@Base+0x9080>
   229e4:	ldr	r0, [fp, #-12]
   229e8:	cmp	r0, #0
   229ec:	bcs	22a4c <lchmod@@Base+0x9054>
   229f0:	ldr	r0, [fp, #-12]
   229f4:	cmn	r0, #1
   229f8:	bne	22a30 <lchmod@@Base+0x9038>
   229fc:	b	22a18 <lchmod@@Base+0x9020>
   22a00:	ldr	r0, [fp, #-16]
   22a04:	add	r0, r0, #-2147483648	; 0x80000000
   22a08:	movw	r1, #0
   22a0c:	cmp	r1, r0
   22a10:	bcc	22a64 <lchmod@@Base+0x906c>
   22a14:	b	22a78 <lchmod@@Base+0x9080>
   22a18:	ldr	r0, [pc, #2720]	; 234c0 <lchmod@@Base+0x9ac8>
   22a1c:	ldr	r1, [fp, #-16]
   22a20:	sub	r1, r1, #1
   22a24:	cmp	r0, r1
   22a28:	bcc	22a64 <lchmod@@Base+0x906c>
   22a2c:	b	22a78 <lchmod@@Base+0x9080>
   22a30:	ldr	r0, [pc, #2700]	; 234c4 <lchmod@@Base+0x9acc>
   22a34:	ldr	r1, [fp, #-12]
   22a38:	udiv	r0, r0, r1
   22a3c:	ldr	r1, [fp, #-16]
   22a40:	cmp	r0, r1
   22a44:	bcc	22a64 <lchmod@@Base+0x906c>
   22a48:	b	22a78 <lchmod@@Base+0x9080>
   22a4c:	ldr	r0, [pc, #2668]	; 234c0 <lchmod@@Base+0x9ac8>
   22a50:	ldr	r1, [fp, #-16]
   22a54:	udiv	r0, r0, r1
   22a58:	ldr	r1, [fp, #-12]
   22a5c:	cmp	r0, r1
   22a60:	bcs	22a78 <lchmod@@Base+0x9080>
   22a64:	ldr	r0, [fp, #-12]
   22a68:	ldr	r1, [fp, #-16]
   22a6c:	mul	r0, r0, r1
   22a70:	str	r0, [fp, #-20]	; 0xffffffec
   22a74:	b	2348c <lchmod@@Base+0x9a94>
   22a78:	ldr	r0, [fp, #-12]
   22a7c:	ldr	r1, [fp, #-16]
   22a80:	mul	r0, r0, r1
   22a84:	str	r0, [fp, #-20]	; 0xffffffec
   22a88:	b	234a4 <lchmod@@Base+0x9aac>
   22a8c:	ldr	r0, [fp, #-16]
   22a90:	cmp	r0, #0
   22a94:	bcs	22ba0 <lchmod@@Base+0x91a8>
   22a98:	ldr	r0, [fp, #-12]
   22a9c:	cmp	r0, #0
   22aa0:	bcs	22b28 <lchmod@@Base+0x9130>
   22aa4:	b	22ac4 <lchmod@@Base+0x90cc>
   22aa8:	ldr	r0, [fp, #-12]
   22aac:	ldr	r1, [fp, #-16]
   22ab0:	mvn	r2, #0
   22ab4:	udiv	r1, r2, r1
   22ab8:	cmp	r0, r1
   22abc:	bcc	22c3c <lchmod@@Base+0x9244>
   22ac0:	b	22c50 <lchmod@@Base+0x9258>
   22ac4:	b	22ad8 <lchmod@@Base+0x90e0>
   22ac8:	ldr	r0, [fp, #-16]
   22acc:	cmp	r0, #1
   22ad0:	bcc	22ae8 <lchmod@@Base+0x90f0>
   22ad4:	b	22af4 <lchmod@@Base+0x90fc>
   22ad8:	ldr	r0, [fp, #-16]
   22adc:	movw	r1, #0
   22ae0:	cmp	r1, r0
   22ae4:	bcs	22af4 <lchmod@@Base+0x90fc>
   22ae8:	movw	r0, #1
   22aec:	str	r0, [fp, #-44]	; 0xffffffd4
   22af0:	b	22b0c <lchmod@@Base+0x9114>
   22af4:	ldr	r0, [fp, #-16]
   22af8:	movw	r1, #0
   22afc:	sub	r0, r1, r0
   22b00:	mvn	r1, #0
   22b04:	udiv	r0, r1, r0
   22b08:	str	r0, [fp, #-44]	; 0xffffffd4
   22b0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   22b10:	ldr	r1, [fp, #-12]
   22b14:	mvn	r2, #0
   22b18:	sub	r1, r2, r1
   22b1c:	cmp	r0, r1
   22b20:	bls	22c3c <lchmod@@Base+0x9244>
   22b24:	b	22c50 <lchmod@@Base+0x9258>
   22b28:	b	22b30 <lchmod@@Base+0x9138>
   22b2c:	b	22b34 <lchmod@@Base+0x913c>
   22b30:	b	22b84 <lchmod@@Base+0x918c>
   22b34:	ldr	r0, [fp, #-16]
   22b38:	cmn	r0, #1
   22b3c:	bne	22b84 <lchmod@@Base+0x918c>
   22b40:	b	22b5c <lchmod@@Base+0x9164>
   22b44:	ldr	r0, [fp, #-12]
   22b48:	add	r0, r0, #0
   22b4c:	movw	r1, #0
   22b50:	cmp	r1, r0
   22b54:	bcc	22c3c <lchmod@@Base+0x9244>
   22b58:	b	22c50 <lchmod@@Base+0x9258>
   22b5c:	ldr	r0, [fp, #-12]
   22b60:	movw	r1, #0
   22b64:	cmp	r1, r0
   22b68:	bcs	22c50 <lchmod@@Base+0x9258>
   22b6c:	ldr	r0, [fp, #-12]
   22b70:	sub	r0, r0, #1
   22b74:	mvn	r1, #0
   22b78:	cmp	r1, r0
   22b7c:	bcc	22c3c <lchmod@@Base+0x9244>
   22b80:	b	22c50 <lchmod@@Base+0x9258>
   22b84:	ldr	r0, [fp, #-16]
   22b88:	movw	r1, #0
   22b8c:	udiv	r0, r1, r0
   22b90:	ldr	r1, [fp, #-12]
   22b94:	cmp	r0, r1
   22b98:	bcc	22c3c <lchmod@@Base+0x9244>
   22b9c:	b	22c50 <lchmod@@Base+0x9258>
   22ba0:	ldr	r0, [fp, #-16]
   22ba4:	cmp	r0, #0
   22ba8:	bne	22bb0 <lchmod@@Base+0x91b8>
   22bac:	b	22c50 <lchmod@@Base+0x9258>
   22bb0:	ldr	r0, [fp, #-12]
   22bb4:	cmp	r0, #0
   22bb8:	bcs	22c24 <lchmod@@Base+0x922c>
   22bbc:	b	22bc4 <lchmod@@Base+0x91cc>
   22bc0:	b	22bc8 <lchmod@@Base+0x91d0>
   22bc4:	b	22c08 <lchmod@@Base+0x9210>
   22bc8:	ldr	r0, [fp, #-12]
   22bcc:	cmn	r0, #1
   22bd0:	bne	22c08 <lchmod@@Base+0x9210>
   22bd4:	b	22bf0 <lchmod@@Base+0x91f8>
   22bd8:	ldr	r0, [fp, #-16]
   22bdc:	add	r0, r0, #0
   22be0:	movw	r1, #0
   22be4:	cmp	r1, r0
   22be8:	bcc	22c3c <lchmod@@Base+0x9244>
   22bec:	b	22c50 <lchmod@@Base+0x9258>
   22bf0:	ldr	r0, [fp, #-16]
   22bf4:	sub	r0, r0, #1
   22bf8:	mvn	r1, #0
   22bfc:	cmp	r1, r0
   22c00:	bcc	22c3c <lchmod@@Base+0x9244>
   22c04:	b	22c50 <lchmod@@Base+0x9258>
   22c08:	ldr	r0, [fp, #-12]
   22c0c:	movw	r1, #0
   22c10:	udiv	r0, r1, r0
   22c14:	ldr	r1, [fp, #-16]
   22c18:	cmp	r0, r1
   22c1c:	bcc	22c3c <lchmod@@Base+0x9244>
   22c20:	b	22c50 <lchmod@@Base+0x9258>
   22c24:	ldr	r0, [fp, #-16]
   22c28:	mvn	r1, #0
   22c2c:	udiv	r0, r1, r0
   22c30:	ldr	r1, [fp, #-12]
   22c34:	cmp	r0, r1
   22c38:	bcs	22c50 <lchmod@@Base+0x9258>
   22c3c:	ldr	r0, [fp, #-12]
   22c40:	ldr	r1, [fp, #-16]
   22c44:	mul	r0, r0, r1
   22c48:	str	r0, [fp, #-20]	; 0xffffffec
   22c4c:	b	2348c <lchmod@@Base+0x9a94>
   22c50:	ldr	r0, [fp, #-12]
   22c54:	ldr	r1, [fp, #-16]
   22c58:	mul	r0, r0, r1
   22c5c:	str	r0, [fp, #-20]	; 0xffffffec
   22c60:	b	234a4 <lchmod@@Base+0x9aac>
   22c64:	b	22c68 <lchmod@@Base+0x9270>
   22c68:	b	22e2c <lchmod@@Base+0x9434>
   22c6c:	ldr	r0, [fp, #-16]
   22c70:	cmp	r0, #0
   22c74:	bcs	22d74 <lchmod@@Base+0x937c>
   22c78:	ldr	r0, [fp, #-12]
   22c7c:	cmp	r0, #0
   22c80:	bcs	22d08 <lchmod@@Base+0x9310>
   22c84:	b	22ca4 <lchmod@@Base+0x92ac>
   22c88:	ldr	r0, [pc, #2096]	; 234c0 <lchmod@@Base+0x9ac8>
   22c8c:	ldr	r1, [fp, #-12]
   22c90:	ldr	r2, [fp, #-16]
   22c94:	udiv	r0, r0, r2
   22c98:	cmp	r1, r0
   22c9c:	bcc	22e04 <lchmod@@Base+0x940c>
   22ca0:	b	22e18 <lchmod@@Base+0x9420>
   22ca4:	b	22cb8 <lchmod@@Base+0x92c0>
   22ca8:	ldr	r0, [fp, #-16]
   22cac:	cmp	r0, #1
   22cb0:	bcc	22cc8 <lchmod@@Base+0x92d0>
   22cb4:	b	22cd4 <lchmod@@Base+0x92dc>
   22cb8:	ldr	r0, [fp, #-16]
   22cbc:	movw	r1, #0
   22cc0:	cmp	r1, r0
   22cc4:	bcs	22cd4 <lchmod@@Base+0x92dc>
   22cc8:	movw	r0, #0
   22ccc:	str	r0, [fp, #-48]	; 0xffffffd0
   22cd0:	b	22cec <lchmod@@Base+0x92f4>
   22cd4:	ldr	r0, [pc, #2020]	; 234c0 <lchmod@@Base+0x9ac8>
   22cd8:	ldr	r1, [fp, #-16]
   22cdc:	movw	r2, #0
   22ce0:	sub	r1, r2, r1
   22ce4:	udiv	r0, r0, r1
   22ce8:	str	r0, [fp, #-48]	; 0xffffffd0
   22cec:	ldr	r0, [fp, #-48]	; 0xffffffd0
   22cf0:	ldr	r1, [fp, #-12]
   22cf4:	mvn	r2, #0
   22cf8:	sub	r1, r2, r1
   22cfc:	cmp	r0, r1
   22d00:	bls	22e04 <lchmod@@Base+0x940c>
   22d04:	b	22e18 <lchmod@@Base+0x9420>
   22d08:	ldr	r0, [fp, #-16]
   22d0c:	cmn	r0, #1
   22d10:	bne	22d58 <lchmod@@Base+0x9360>
   22d14:	b	22d30 <lchmod@@Base+0x9338>
   22d18:	ldr	r0, [fp, #-12]
   22d1c:	add	r0, r0, #-2147483648	; 0x80000000
   22d20:	movw	r1, #0
   22d24:	cmp	r1, r0
   22d28:	bcc	22e04 <lchmod@@Base+0x940c>
   22d2c:	b	22e18 <lchmod@@Base+0x9420>
   22d30:	ldr	r0, [fp, #-12]
   22d34:	movw	r1, #0
   22d38:	cmp	r1, r0
   22d3c:	bcs	22e18 <lchmod@@Base+0x9420>
   22d40:	ldr	r0, [pc, #1912]	; 234c0 <lchmod@@Base+0x9ac8>
   22d44:	ldr	r1, [fp, #-12]
   22d48:	sub	r1, r1, #1
   22d4c:	cmp	r0, r1
   22d50:	bcc	22e04 <lchmod@@Base+0x940c>
   22d54:	b	22e18 <lchmod@@Base+0x9420>
   22d58:	ldr	r0, [pc, #1892]	; 234c4 <lchmod@@Base+0x9acc>
   22d5c:	ldr	r1, [fp, #-16]
   22d60:	udiv	r0, r0, r1
   22d64:	ldr	r1, [fp, #-12]
   22d68:	cmp	r0, r1
   22d6c:	bcc	22e04 <lchmod@@Base+0x940c>
   22d70:	b	22e18 <lchmod@@Base+0x9420>
   22d74:	ldr	r0, [fp, #-16]
   22d78:	cmp	r0, #0
   22d7c:	bne	22d84 <lchmod@@Base+0x938c>
   22d80:	b	22e18 <lchmod@@Base+0x9420>
   22d84:	ldr	r0, [fp, #-12]
   22d88:	cmp	r0, #0
   22d8c:	bcs	22dec <lchmod@@Base+0x93f4>
   22d90:	ldr	r0, [fp, #-12]
   22d94:	cmn	r0, #1
   22d98:	bne	22dd0 <lchmod@@Base+0x93d8>
   22d9c:	b	22db8 <lchmod@@Base+0x93c0>
   22da0:	ldr	r0, [fp, #-16]
   22da4:	add	r0, r0, #-2147483648	; 0x80000000
   22da8:	movw	r1, #0
   22dac:	cmp	r1, r0
   22db0:	bcc	22e04 <lchmod@@Base+0x940c>
   22db4:	b	22e18 <lchmod@@Base+0x9420>
   22db8:	ldr	r0, [pc, #1792]	; 234c0 <lchmod@@Base+0x9ac8>
   22dbc:	ldr	r1, [fp, #-16]
   22dc0:	sub	r1, r1, #1
   22dc4:	cmp	r0, r1
   22dc8:	bcc	22e04 <lchmod@@Base+0x940c>
   22dcc:	b	22e18 <lchmod@@Base+0x9420>
   22dd0:	ldr	r0, [pc, #1772]	; 234c4 <lchmod@@Base+0x9acc>
   22dd4:	ldr	r1, [fp, #-12]
   22dd8:	udiv	r0, r0, r1
   22ddc:	ldr	r1, [fp, #-16]
   22de0:	cmp	r0, r1
   22de4:	bcc	22e04 <lchmod@@Base+0x940c>
   22de8:	b	22e18 <lchmod@@Base+0x9420>
   22dec:	ldr	r0, [pc, #1740]	; 234c0 <lchmod@@Base+0x9ac8>
   22df0:	ldr	r1, [fp, #-16]
   22df4:	udiv	r0, r0, r1
   22df8:	ldr	r1, [fp, #-12]
   22dfc:	cmp	r0, r1
   22e00:	bcs	22e18 <lchmod@@Base+0x9420>
   22e04:	ldr	r0, [fp, #-12]
   22e08:	ldr	r1, [fp, #-16]
   22e0c:	mul	r0, r0, r1
   22e10:	str	r0, [fp, #-20]	; 0xffffffec
   22e14:	b	2348c <lchmod@@Base+0x9a94>
   22e18:	ldr	r0, [fp, #-12]
   22e1c:	ldr	r1, [fp, #-16]
   22e20:	mul	r0, r0, r1
   22e24:	str	r0, [fp, #-20]	; 0xffffffec
   22e28:	b	234a4 <lchmod@@Base+0x9aac>
   22e2c:	ldr	r0, [fp, #-16]
   22e30:	cmp	r0, #0
   22e34:	bcs	22f40 <lchmod@@Base+0x9548>
   22e38:	ldr	r0, [fp, #-12]
   22e3c:	cmp	r0, #0
   22e40:	bcs	22ec8 <lchmod@@Base+0x94d0>
   22e44:	b	22e64 <lchmod@@Base+0x946c>
   22e48:	ldr	r0, [fp, #-12]
   22e4c:	ldr	r1, [fp, #-16]
   22e50:	mvn	r2, #0
   22e54:	udiv	r1, r2, r1
   22e58:	cmp	r0, r1
   22e5c:	bcc	22fdc <lchmod@@Base+0x95e4>
   22e60:	b	22ff0 <lchmod@@Base+0x95f8>
   22e64:	b	22e78 <lchmod@@Base+0x9480>
   22e68:	ldr	r0, [fp, #-16]
   22e6c:	cmp	r0, #1
   22e70:	bcc	22e88 <lchmod@@Base+0x9490>
   22e74:	b	22e94 <lchmod@@Base+0x949c>
   22e78:	ldr	r0, [fp, #-16]
   22e7c:	movw	r1, #0
   22e80:	cmp	r1, r0
   22e84:	bcs	22e94 <lchmod@@Base+0x949c>
   22e88:	movw	r0, #1
   22e8c:	str	r0, [fp, #-52]	; 0xffffffcc
   22e90:	b	22eac <lchmod@@Base+0x94b4>
   22e94:	ldr	r0, [fp, #-16]
   22e98:	movw	r1, #0
   22e9c:	sub	r0, r1, r0
   22ea0:	mvn	r1, #0
   22ea4:	udiv	r0, r1, r0
   22ea8:	str	r0, [fp, #-52]	; 0xffffffcc
   22eac:	ldr	r0, [fp, #-52]	; 0xffffffcc
   22eb0:	ldr	r1, [fp, #-12]
   22eb4:	mvn	r2, #0
   22eb8:	sub	r1, r2, r1
   22ebc:	cmp	r0, r1
   22ec0:	bls	22fdc <lchmod@@Base+0x95e4>
   22ec4:	b	22ff0 <lchmod@@Base+0x95f8>
   22ec8:	b	22ed0 <lchmod@@Base+0x94d8>
   22ecc:	b	22ed4 <lchmod@@Base+0x94dc>
   22ed0:	b	22f24 <lchmod@@Base+0x952c>
   22ed4:	ldr	r0, [fp, #-16]
   22ed8:	cmn	r0, #1
   22edc:	bne	22f24 <lchmod@@Base+0x952c>
   22ee0:	b	22efc <lchmod@@Base+0x9504>
   22ee4:	ldr	r0, [fp, #-12]
   22ee8:	add	r0, r0, #0
   22eec:	movw	r1, #0
   22ef0:	cmp	r1, r0
   22ef4:	bcc	22fdc <lchmod@@Base+0x95e4>
   22ef8:	b	22ff0 <lchmod@@Base+0x95f8>
   22efc:	ldr	r0, [fp, #-12]
   22f00:	movw	r1, #0
   22f04:	cmp	r1, r0
   22f08:	bcs	22ff0 <lchmod@@Base+0x95f8>
   22f0c:	ldr	r0, [fp, #-12]
   22f10:	sub	r0, r0, #1
   22f14:	mvn	r1, #0
   22f18:	cmp	r1, r0
   22f1c:	bcc	22fdc <lchmod@@Base+0x95e4>
   22f20:	b	22ff0 <lchmod@@Base+0x95f8>
   22f24:	ldr	r0, [fp, #-16]
   22f28:	movw	r1, #0
   22f2c:	udiv	r0, r1, r0
   22f30:	ldr	r1, [fp, #-12]
   22f34:	cmp	r0, r1
   22f38:	bcc	22fdc <lchmod@@Base+0x95e4>
   22f3c:	b	22ff0 <lchmod@@Base+0x95f8>
   22f40:	ldr	r0, [fp, #-16]
   22f44:	cmp	r0, #0
   22f48:	bne	22f50 <lchmod@@Base+0x9558>
   22f4c:	b	22ff0 <lchmod@@Base+0x95f8>
   22f50:	ldr	r0, [fp, #-12]
   22f54:	cmp	r0, #0
   22f58:	bcs	22fc4 <lchmod@@Base+0x95cc>
   22f5c:	b	22f64 <lchmod@@Base+0x956c>
   22f60:	b	22f68 <lchmod@@Base+0x9570>
   22f64:	b	22fa8 <lchmod@@Base+0x95b0>
   22f68:	ldr	r0, [fp, #-12]
   22f6c:	cmn	r0, #1
   22f70:	bne	22fa8 <lchmod@@Base+0x95b0>
   22f74:	b	22f90 <lchmod@@Base+0x9598>
   22f78:	ldr	r0, [fp, #-16]
   22f7c:	add	r0, r0, #0
   22f80:	movw	r1, #0
   22f84:	cmp	r1, r0
   22f88:	bcc	22fdc <lchmod@@Base+0x95e4>
   22f8c:	b	22ff0 <lchmod@@Base+0x95f8>
   22f90:	ldr	r0, [fp, #-16]
   22f94:	sub	r0, r0, #1
   22f98:	mvn	r1, #0
   22f9c:	cmp	r1, r0
   22fa0:	bcc	22fdc <lchmod@@Base+0x95e4>
   22fa4:	b	22ff0 <lchmod@@Base+0x95f8>
   22fa8:	ldr	r0, [fp, #-12]
   22fac:	movw	r1, #0
   22fb0:	udiv	r0, r1, r0
   22fb4:	ldr	r1, [fp, #-16]
   22fb8:	cmp	r0, r1
   22fbc:	bcc	22fdc <lchmod@@Base+0x95e4>
   22fc0:	b	22ff0 <lchmod@@Base+0x95f8>
   22fc4:	ldr	r0, [fp, #-16]
   22fc8:	mvn	r1, #0
   22fcc:	udiv	r0, r1, r0
   22fd0:	ldr	r1, [fp, #-12]
   22fd4:	cmp	r0, r1
   22fd8:	bcs	22ff0 <lchmod@@Base+0x95f8>
   22fdc:	ldr	r0, [fp, #-12]
   22fe0:	ldr	r1, [fp, #-16]
   22fe4:	mul	r0, r0, r1
   22fe8:	str	r0, [fp, #-20]	; 0xffffffec
   22fec:	b	2348c <lchmod@@Base+0x9a94>
   22ff0:	ldr	r0, [fp, #-12]
   22ff4:	ldr	r1, [fp, #-16]
   22ff8:	mul	r0, r0, r1
   22ffc:	str	r0, [fp, #-20]	; 0xffffffec
   23000:	b	234a4 <lchmod@@Base+0x9aac>
   23004:	b	23258 <lchmod@@Base+0x9860>
   23008:	ldr	r0, [fp, #-16]
   2300c:	cmp	r0, #0
   23010:	bcs	23170 <lchmod@@Base+0x9778>
   23014:	ldr	r0, [fp, #-12]
   23018:	cmp	r0, #0
   2301c:	bcs	230ec <lchmod@@Base+0x96f4>
   23020:	b	23024 <lchmod@@Base+0x962c>
   23024:	ldr	r0, [fp, #-12]
   23028:	ldr	r2, [fp, #-16]
   2302c:	mvn	r1, #0
   23030:	mvn	r3, #-2147483648	; 0x80000000
   23034:	mov	ip, #0
   23038:	str	r0, [fp, #-56]	; 0xffffffc8
   2303c:	mov	r0, r1
   23040:	mov	r1, r3
   23044:	mov	r3, ip
   23048:	bl	23e00 <lchmod@@Base+0xa408>
   2304c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23050:	subs	r0, r2, r0
   23054:	rscs	r1, r1, #0
   23058:	str	r0, [fp, #-60]	; 0xffffffc4
   2305c:	str	r1, [fp, #-64]	; 0xffffffc0
   23060:	blt	23230 <lchmod@@Base+0x9838>
   23064:	b	23244 <lchmod@@Base+0x984c>
   23068:	b	2307c <lchmod@@Base+0x9684>
   2306c:	ldr	r0, [fp, #-16]
   23070:	cmp	r0, #1
   23074:	bcc	2308c <lchmod@@Base+0x9694>
   23078:	b	230a0 <lchmod@@Base+0x96a8>
   2307c:	ldr	r0, [fp, #-16]
   23080:	movw	r1, #0
   23084:	cmp	r1, r0
   23088:	bcs	230a0 <lchmod@@Base+0x96a8>
   2308c:	mov	r0, #0
   23090:	mvn	r1, #0
   23094:	str	r1, [fp, #-68]	; 0xffffffbc
   23098:	str	r0, [fp, #-72]	; 0xffffffb8
   2309c:	b	230c4 <lchmod@@Base+0x96cc>
   230a0:	ldr	r0, [fp, #-16]
   230a4:	rsb	r2, r0, #0
   230a8:	mvn	r0, #0
   230ac:	mvn	r1, #-2147483648	; 0x80000000
   230b0:	mov	r3, #0
   230b4:	bl	23e00 <lchmod@@Base+0xa408>
   230b8:	str	r0, [fp, #-68]	; 0xffffffbc
   230bc:	str	r1, [fp, #-72]	; 0xffffffb8
   230c0:	b	230c4 <lchmod@@Base+0x96cc>
   230c4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   230c8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   230cc:	ldr	r2, [fp, #-12]
   230d0:	mvn	r2, r2
   230d4:	subs	r1, r2, r1
   230d8:	rscs	r0, r0, #0
   230dc:	str	r1, [fp, #-76]	; 0xffffffb4
   230e0:	str	r0, [fp, #-80]	; 0xffffffb0
   230e4:	bge	23230 <lchmod@@Base+0x9838>
   230e8:	b	23244 <lchmod@@Base+0x984c>
   230ec:	ldr	r0, [fp, #-16]
   230f0:	cmn	r0, #1
   230f4:	bne	2313c <lchmod@@Base+0x9744>
   230f8:	b	2311c <lchmod@@Base+0x9724>
   230fc:	ldr	r0, [fp, #-12]
   23100:	rsbs	r0, r0, #0
   23104:	mov	r1, #0
   23108:	sbcs	r1, r1, #-2147483648	; 0x80000000
   2310c:	str	r0, [fp, #-84]	; 0xffffffac
   23110:	str	r1, [sp, #88]	; 0x58
   23114:	blt	23230 <lchmod@@Base+0x9838>
   23118:	b	23244 <lchmod@@Base+0x984c>
   2311c:	ldr	r0, [fp, #-12]
   23120:	movw	r1, #0
   23124:	cmp	r1, r0
   23128:	bcs	23244 <lchmod@@Base+0x984c>
   2312c:	mov	r0, #0
   23130:	cmp	r0, #0
   23134:	bne	23230 <lchmod@@Base+0x9838>
   23138:	b	23244 <lchmod@@Base+0x984c>
   2313c:	ldr	r2, [fp, #-16]
   23140:	mov	r1, #-2147483648	; 0x80000000
   23144:	mov	r0, #0
   23148:	str	r0, [sp, #84]	; 0x54
   2314c:	ldr	r3, [sp, #84]	; 0x54
   23150:	bl	23d2c <lchmod@@Base+0xa334>
   23154:	ldr	r2, [fp, #-12]
   23158:	subs	r0, r0, r2
   2315c:	sbcs	r1, r1, #0
   23160:	str	r0, [sp, #80]	; 0x50
   23164:	str	r1, [sp, #76]	; 0x4c
   23168:	blt	23230 <lchmod@@Base+0x9838>
   2316c:	b	23244 <lchmod@@Base+0x984c>
   23170:	ldr	r0, [fp, #-16]
   23174:	cmp	r0, #0
   23178:	bne	23180 <lchmod@@Base+0x9788>
   2317c:	b	23244 <lchmod@@Base+0x984c>
   23180:	ldr	r0, [fp, #-12]
   23184:	cmp	r0, #0
   23188:	bcs	23200 <lchmod@@Base+0x9808>
   2318c:	ldr	r0, [fp, #-12]
   23190:	cmn	r0, #1
   23194:	bne	231cc <lchmod@@Base+0x97d4>
   23198:	b	231bc <lchmod@@Base+0x97c4>
   2319c:	ldr	r0, [fp, #-16]
   231a0:	rsbs	r0, r0, #0
   231a4:	mov	r1, #0
   231a8:	sbcs	r1, r1, #-2147483648	; 0x80000000
   231ac:	str	r0, [sp, #72]	; 0x48
   231b0:	str	r1, [sp, #68]	; 0x44
   231b4:	blt	23230 <lchmod@@Base+0x9838>
   231b8:	b	23244 <lchmod@@Base+0x984c>
   231bc:	mov	r0, #0
   231c0:	cmp	r0, #0
   231c4:	bne	23230 <lchmod@@Base+0x9838>
   231c8:	b	23244 <lchmod@@Base+0x984c>
   231cc:	ldr	r2, [fp, #-12]
   231d0:	mov	r1, #-2147483648	; 0x80000000
   231d4:	mov	r0, #0
   231d8:	str	r0, [sp, #64]	; 0x40
   231dc:	ldr	r3, [sp, #64]	; 0x40
   231e0:	bl	23d2c <lchmod@@Base+0xa334>
   231e4:	ldr	r2, [fp, #-16]
   231e8:	subs	r0, r0, r2
   231ec:	sbcs	r1, r1, #0
   231f0:	str	r0, [sp, #60]	; 0x3c
   231f4:	str	r1, [sp, #56]	; 0x38
   231f8:	blt	23230 <lchmod@@Base+0x9838>
   231fc:	b	23244 <lchmod@@Base+0x984c>
   23200:	ldr	r2, [fp, #-16]
   23204:	mvn	r0, #0
   23208:	mvn	r1, #-2147483648	; 0x80000000
   2320c:	mov	r3, #0
   23210:	bl	23e00 <lchmod@@Base+0xa408>
   23214:	ldr	r2, [fp, #-12]
   23218:	subs	r0, r0, r2
   2321c:	sbcs	r1, r1, #0
   23220:	str	r0, [sp, #52]	; 0x34
   23224:	str	r1, [sp, #48]	; 0x30
   23228:	bge	23244 <lchmod@@Base+0x984c>
   2322c:	b	23230 <lchmod@@Base+0x9838>
   23230:	ldr	r0, [fp, #-12]
   23234:	ldr	r1, [fp, #-16]
   23238:	mul	r0, r0, r1
   2323c:	str	r0, [fp, #-20]	; 0xffffffec
   23240:	b	2348c <lchmod@@Base+0x9a94>
   23244:	ldr	r0, [fp, #-12]
   23248:	ldr	r1, [fp, #-16]
   2324c:	mul	r0, r0, r1
   23250:	str	r0, [fp, #-20]	; 0xffffffec
   23254:	b	234a4 <lchmod@@Base+0x9aac>
   23258:	ldr	r0, [fp, #-16]
   2325c:	cmp	r0, #0
   23260:	bcs	233ac <lchmod@@Base+0x99b4>
   23264:	ldr	r0, [fp, #-12]
   23268:	cmp	r0, #0
   2326c:	bcs	23334 <lchmod@@Base+0x993c>
   23270:	b	232ac <lchmod@@Base+0x98b4>
   23274:	ldr	r0, [fp, #-12]
   23278:	ldr	r2, [fp, #-16]
   2327c:	mvn	r1, #0
   23280:	mov	r3, #0
   23284:	str	r0, [sp, #44]	; 0x2c
   23288:	mov	r0, r1
   2328c:	bl	23e00 <lchmod@@Base+0xa408>
   23290:	ldr	r2, [sp, #44]	; 0x2c
   23294:	subs	r0, r2, r0
   23298:	rscs	r1, r1, #0
   2329c:	str	r0, [sp, #40]	; 0x28
   232a0:	str	r1, [sp, #36]	; 0x24
   232a4:	bcc	23464 <lchmod@@Base+0x9a6c>
   232a8:	b	23478 <lchmod@@Base+0x9a80>
   232ac:	b	232c0 <lchmod@@Base+0x98c8>
   232b0:	ldr	r0, [fp, #-16]
   232b4:	cmp	r0, #1
   232b8:	bcc	232d0 <lchmod@@Base+0x98d8>
   232bc:	b	232e4 <lchmod@@Base+0x98ec>
   232c0:	ldr	r0, [fp, #-16]
   232c4:	movw	r1, #0
   232c8:	cmp	r1, r0
   232cc:	bcs	232e4 <lchmod@@Base+0x98ec>
   232d0:	mov	r0, #1
   232d4:	mvn	r1, #0
   232d8:	str	r1, [sp, #32]
   232dc:	str	r0, [sp, #28]
   232e0:	b	2330c <lchmod@@Base+0x9914>
   232e4:	ldr	r0, [fp, #-16]
   232e8:	rsb	r2, r0, #0
   232ec:	mvn	r0, #0
   232f0:	mov	r3, #0
   232f4:	str	r0, [sp, #24]
   232f8:	ldr	r1, [sp, #24]
   232fc:	bl	23e00 <lchmod@@Base+0xa408>
   23300:	str	r0, [sp, #32]
   23304:	str	r1, [sp, #28]
   23308:	b	2330c <lchmod@@Base+0x9914>
   2330c:	ldr	r0, [sp, #28]
   23310:	ldr	r1, [sp, #32]
   23314:	ldr	r2, [fp, #-12]
   23318:	mvn	r2, r2
   2331c:	subs	r1, r2, r1
   23320:	rscs	r0, r0, #0
   23324:	str	r1, [sp, #20]
   23328:	str	r0, [sp, #16]
   2332c:	bcs	23464 <lchmod@@Base+0x9a6c>
   23330:	b	23478 <lchmod@@Base+0x9a80>
   23334:	b	2333c <lchmod@@Base+0x9944>
   23338:	b	23340 <lchmod@@Base+0x9948>
   2333c:	b	23390 <lchmod@@Base+0x9998>
   23340:	ldr	r0, [fp, #-16]
   23344:	cmn	r0, #1
   23348:	bne	23390 <lchmod@@Base+0x9998>
   2334c:	b	23368 <lchmod@@Base+0x9970>
   23350:	ldr	r0, [fp, #-12]
   23354:	add	r0, r0, #0
   23358:	movw	r1, #0
   2335c:	cmp	r1, r0
   23360:	bcc	23464 <lchmod@@Base+0x9a6c>
   23364:	b	23478 <lchmod@@Base+0x9a80>
   23368:	ldr	r0, [fp, #-12]
   2336c:	movw	r1, #0
   23370:	cmp	r1, r0
   23374:	bcs	23478 <lchmod@@Base+0x9a80>
   23378:	ldr	r0, [fp, #-12]
   2337c:	sub	r0, r0, #1
   23380:	mvn	r1, #0
   23384:	cmp	r1, r0
   23388:	bcc	23464 <lchmod@@Base+0x9a6c>
   2338c:	b	23478 <lchmod@@Base+0x9a80>
   23390:	ldr	r0, [fp, #-16]
   23394:	movw	r1, #0
   23398:	udiv	r0, r1, r0
   2339c:	ldr	r1, [fp, #-12]
   233a0:	cmp	r0, r1
   233a4:	bcc	23464 <lchmod@@Base+0x9a6c>
   233a8:	b	23478 <lchmod@@Base+0x9a80>
   233ac:	ldr	r0, [fp, #-16]
   233b0:	cmp	r0, #0
   233b4:	bne	233bc <lchmod@@Base+0x99c4>
   233b8:	b	23478 <lchmod@@Base+0x9a80>
   233bc:	ldr	r0, [fp, #-12]
   233c0:	cmp	r0, #0
   233c4:	bcs	23430 <lchmod@@Base+0x9a38>
   233c8:	b	233d0 <lchmod@@Base+0x99d8>
   233cc:	b	233d4 <lchmod@@Base+0x99dc>
   233d0:	b	23414 <lchmod@@Base+0x9a1c>
   233d4:	ldr	r0, [fp, #-12]
   233d8:	cmn	r0, #1
   233dc:	bne	23414 <lchmod@@Base+0x9a1c>
   233e0:	b	233fc <lchmod@@Base+0x9a04>
   233e4:	ldr	r0, [fp, #-16]
   233e8:	add	r0, r0, #0
   233ec:	movw	r1, #0
   233f0:	cmp	r1, r0
   233f4:	bcc	23464 <lchmod@@Base+0x9a6c>
   233f8:	b	23478 <lchmod@@Base+0x9a80>
   233fc:	ldr	r0, [fp, #-16]
   23400:	sub	r0, r0, #1
   23404:	mvn	r1, #0
   23408:	cmp	r1, r0
   2340c:	bcc	23464 <lchmod@@Base+0x9a6c>
   23410:	b	23478 <lchmod@@Base+0x9a80>
   23414:	ldr	r0, [fp, #-12]
   23418:	movw	r1, #0
   2341c:	udiv	r0, r1, r0
   23420:	ldr	r1, [fp, #-16]
   23424:	cmp	r0, r1
   23428:	bcc	23464 <lchmod@@Base+0x9a6c>
   2342c:	b	23478 <lchmod@@Base+0x9a80>
   23430:	ldr	r2, [fp, #-16]
   23434:	mvn	r0, #0
   23438:	mov	r3, #0
   2343c:	str	r0, [sp, #12]
   23440:	ldr	r1, [sp, #12]
   23444:	bl	23e00 <lchmod@@Base+0xa408>
   23448:	ldr	r2, [fp, #-12]
   2344c:	subs	r0, r0, r2
   23450:	sbcs	r1, r1, #0
   23454:	str	r0, [sp, #8]
   23458:	str	r1, [sp, #4]
   2345c:	bcs	23478 <lchmod@@Base+0x9a80>
   23460:	b	23464 <lchmod@@Base+0x9a6c>
   23464:	ldr	r0, [fp, #-12]
   23468:	ldr	r1, [fp, #-16]
   2346c:	mul	r0, r0, r1
   23470:	str	r0, [fp, #-20]	; 0xffffffec
   23474:	b	2348c <lchmod@@Base+0x9a94>
   23478:	ldr	r0, [fp, #-12]
   2347c:	ldr	r1, [fp, #-16]
   23480:	mul	r0, r0, r1
   23484:	str	r0, [fp, #-20]	; 0xffffffec
   23488:	b	234a4 <lchmod@@Base+0x9aac>
   2348c:	bl	119b4 <__errno_location@plt>
   23490:	movw	lr, #12
   23494:	str	lr, [r0]
   23498:	movw	r0, #0
   2349c:	str	r0, [fp, #-4]
   234a0:	b	234b4 <lchmod@@Base+0x9abc>
   234a4:	ldr	r0, [fp, #-8]
   234a8:	ldr	r1, [fp, #-20]	; 0xffffffec
   234ac:	bl	20ea0 <lchmod@@Base+0x74a8>
   234b0:	str	r0, [fp, #-4]
   234b4:	ldr	r0, [fp, #-4]
   234b8:	mov	sp, fp
   234bc:	pop	{fp, pc}
   234c0:	svcvc	0x00ffffff
   234c4:	andhi	r0, r0, r0
   234c8:			; <UNDEFINED> instruction: 0xffff8000
   234cc:	push	{fp, lr}
   234d0:	mov	fp, sp
   234d4:	sub	sp, sp, #8
   234d8:	str	r0, [sp, #4]
   234dc:	ldr	r0, [sp, #4]
   234e0:	movw	r1, #0
   234e4:	movw	r2, #3
   234e8:	bl	217c4 <lchmod@@Base+0x7dcc>
   234ec:	mov	sp, fp
   234f0:	pop	{fp, pc}
   234f4:	sub	sp, sp, #12
   234f8:	str	r0, [sp, #4]
   234fc:	ldr	r0, [sp, #4]
   23500:	sub	r1, r0, #48	; 0x30
   23504:	cmp	r1, #10
   23508:	str	r0, [sp]
   2350c:	bcc	2353c <lchmod@@Base+0x9b44>
   23510:	b	23514 <lchmod@@Base+0x9b1c>
   23514:	ldr	r0, [sp]
   23518:	sub	r1, r0, #65	; 0x41
   2351c:	cmp	r1, #26
   23520:	bcc	2353c <lchmod@@Base+0x9b44>
   23524:	b	23528 <lchmod@@Base+0x9b30>
   23528:	ldr	r0, [sp]
   2352c:	sub	r1, r0, #97	; 0x61
   23530:	cmp	r1, #25
   23534:	bhi	2354c <lchmod@@Base+0x9b54>
   23538:	b	2353c <lchmod@@Base+0x9b44>
   2353c:	movw	r0, #1
   23540:	and	r0, r0, #1
   23544:	strb	r0, [sp, #11]
   23548:	b	23558 <lchmod@@Base+0x9b60>
   2354c:	movw	r0, #0
   23550:	and	r0, r0, #1
   23554:	strb	r0, [sp, #11]
   23558:	ldrb	r0, [sp, #11]
   2355c:	and	r0, r0, #1
   23560:	add	sp, sp, #12
   23564:	bx	lr
   23568:	sub	sp, sp, #12
   2356c:	str	r0, [sp, #4]
   23570:	ldr	r0, [sp, #4]
   23574:	sub	r1, r0, #65	; 0x41
   23578:	cmp	r1, #26
   2357c:	str	r0, [sp]
   23580:	bcc	2359c <lchmod@@Base+0x9ba4>
   23584:	b	23588 <lchmod@@Base+0x9b90>
   23588:	ldr	r0, [sp]
   2358c:	sub	r1, r0, #97	; 0x61
   23590:	cmp	r1, #25
   23594:	bhi	235ac <lchmod@@Base+0x9bb4>
   23598:	b	2359c <lchmod@@Base+0x9ba4>
   2359c:	movw	r0, #1
   235a0:	and	r0, r0, #1
   235a4:	strb	r0, [sp, #11]
   235a8:	b	235b8 <lchmod@@Base+0x9bc0>
   235ac:	movw	r0, #0
   235b0:	and	r0, r0, #1
   235b4:	strb	r0, [sp, #11]
   235b8:	ldrb	r0, [sp, #11]
   235bc:	and	r0, r0, #1
   235c0:	add	sp, sp, #12
   235c4:	bx	lr
   235c8:	sub	sp, sp, #8
   235cc:	str	r0, [sp]
   235d0:	ldr	r0, [sp]
   235d4:	cmp	r0, #127	; 0x7f
   235d8:	bhi	235f0 <lchmod@@Base+0x9bf8>
   235dc:	b	235e0 <lchmod@@Base+0x9be8>
   235e0:	movw	r0, #1
   235e4:	and	r0, r0, #1
   235e8:	strb	r0, [sp, #7]
   235ec:	b	235fc <lchmod@@Base+0x9c04>
   235f0:	movw	r0, #0
   235f4:	and	r0, r0, #1
   235f8:	strb	r0, [sp, #7]
   235fc:	ldrb	r0, [sp, #7]
   23600:	and	r0, r0, #1
   23604:	add	sp, sp, #8
   23608:	bx	lr
   2360c:	sub	sp, sp, #8
   23610:	str	r0, [sp, #4]
   23614:	ldr	r0, [sp, #4]
   23618:	cmp	r0, #32
   2361c:	movw	r0, #1
   23620:	str	r0, [sp]
   23624:	beq	2363c <lchmod@@Base+0x9c44>
   23628:	ldr	r0, [sp, #4]
   2362c:	cmp	r0, #9
   23630:	movw	r0, #0
   23634:	moveq	r0, #1
   23638:	str	r0, [sp]
   2363c:	ldr	r0, [sp]
   23640:	and	r0, r0, #1
   23644:	add	sp, sp, #8
   23648:	bx	lr
   2364c:	sub	sp, sp, #12
   23650:	str	r0, [sp, #4]
   23654:	ldr	r0, [sp, #4]
   23658:	cmp	r0, #32
   2365c:	str	r0, [sp]
   23660:	bcc	23678 <lchmod@@Base+0x9c80>
   23664:	b	23668 <lchmod@@Base+0x9c70>
   23668:	ldr	r0, [sp]
   2366c:	cmp	r0, #127	; 0x7f
   23670:	bne	23688 <lchmod@@Base+0x9c90>
   23674:	b	23678 <lchmod@@Base+0x9c80>
   23678:	movw	r0, #1
   2367c:	and	r0, r0, #1
   23680:	strb	r0, [sp, #11]
   23684:	b	23694 <lchmod@@Base+0x9c9c>
   23688:	movw	r0, #0
   2368c:	and	r0, r0, #1
   23690:	strb	r0, [sp, #11]
   23694:	ldrb	r0, [sp, #11]
   23698:	and	r0, r0, #1
   2369c:	add	sp, sp, #12
   236a0:	bx	lr
   236a4:	sub	sp, sp, #8
   236a8:	str	r0, [sp]
   236ac:	ldr	r0, [sp]
   236b0:	sub	r0, r0, #48	; 0x30
   236b4:	cmp	r0, #9
   236b8:	bhi	236d0 <lchmod@@Base+0x9cd8>
   236bc:	b	236c0 <lchmod@@Base+0x9cc8>
   236c0:	movw	r0, #1
   236c4:	and	r0, r0, #1
   236c8:	strb	r0, [sp, #7]
   236cc:	b	236dc <lchmod@@Base+0x9ce4>
   236d0:	movw	r0, #0
   236d4:	and	r0, r0, #1
   236d8:	strb	r0, [sp, #7]
   236dc:	ldrb	r0, [sp, #7]
   236e0:	and	r0, r0, #1
   236e4:	add	sp, sp, #8
   236e8:	bx	lr
   236ec:	sub	sp, sp, #8
   236f0:	str	r0, [sp]
   236f4:	ldr	r0, [sp]
   236f8:	sub	r0, r0, #33	; 0x21
   236fc:	cmp	r0, #93	; 0x5d
   23700:	bhi	23718 <lchmod@@Base+0x9d20>
   23704:	b	23708 <lchmod@@Base+0x9d10>
   23708:	movw	r0, #1
   2370c:	and	r0, r0, #1
   23710:	strb	r0, [sp, #7]
   23714:	b	23724 <lchmod@@Base+0x9d2c>
   23718:	movw	r0, #0
   2371c:	and	r0, r0, #1
   23720:	strb	r0, [sp, #7]
   23724:	ldrb	r0, [sp, #7]
   23728:	and	r0, r0, #1
   2372c:	add	sp, sp, #8
   23730:	bx	lr
   23734:	sub	sp, sp, #8
   23738:	str	r0, [sp]
   2373c:	ldr	r0, [sp]
   23740:	sub	r0, r0, #97	; 0x61
   23744:	cmp	r0, #25
   23748:	bhi	23760 <lchmod@@Base+0x9d68>
   2374c:	b	23750 <lchmod@@Base+0x9d58>
   23750:	movw	r0, #1
   23754:	and	r0, r0, #1
   23758:	strb	r0, [sp, #7]
   2375c:	b	2376c <lchmod@@Base+0x9d74>
   23760:	movw	r0, #0
   23764:	and	r0, r0, #1
   23768:	strb	r0, [sp, #7]
   2376c:	ldrb	r0, [sp, #7]
   23770:	and	r0, r0, #1
   23774:	add	sp, sp, #8
   23778:	bx	lr
   2377c:	sub	sp, sp, #8
   23780:	str	r0, [sp]
   23784:	ldr	r0, [sp]
   23788:	sub	r0, r0, #32
   2378c:	cmp	r0, #94	; 0x5e
   23790:	bhi	237a8 <lchmod@@Base+0x9db0>
   23794:	b	23798 <lchmod@@Base+0x9da0>
   23798:	movw	r0, #1
   2379c:	and	r0, r0, #1
   237a0:	strb	r0, [sp, #7]
   237a4:	b	237b4 <lchmod@@Base+0x9dbc>
   237a8:	movw	r0, #0
   237ac:	and	r0, r0, #1
   237b0:	strb	r0, [sp, #7]
   237b4:	ldrb	r0, [sp, #7]
   237b8:	and	r0, r0, #1
   237bc:	add	sp, sp, #8
   237c0:	bx	lr
   237c4:	sub	sp, sp, #12
   237c8:	str	r0, [sp, #4]
   237cc:	ldr	r0, [sp, #4]
   237d0:	sub	r0, r0, #33	; 0x21
   237d4:	cmp	r0, #93	; 0x5d
   237d8:	str	r0, [sp]
   237dc:	bhi	23978 <lchmod@@Base+0x9f80>
   237e0:	add	r0, pc, #8
   237e4:	ldr	r1, [sp]
   237e8:	ldr	r0, [r0, r1, lsl #2]
   237ec:	mov	pc, r0
   237f0:	andeq	r3, r2, r8, ror #18
   237f4:	andeq	r3, r2, r8, ror #18
   237f8:	andeq	r3, r2, r8, ror #18
   237fc:	andeq	r3, r2, r8, ror #18
   23800:	andeq	r3, r2, r8, ror #18
   23804:	andeq	r3, r2, r8, ror #18
   23808:	andeq	r3, r2, r8, ror #18
   2380c:	andeq	r3, r2, r8, ror #18
   23810:	andeq	r3, r2, r8, ror #18
   23814:	andeq	r3, r2, r8, ror #18
   23818:	andeq	r3, r2, r8, ror #18
   2381c:	andeq	r3, r2, r8, ror #18
   23820:	andeq	r3, r2, r8, ror #18
   23824:	andeq	r3, r2, r8, ror #18
   23828:	andeq	r3, r2, r8, ror #18
   2382c:	andeq	r3, r2, r8, ror r9
   23830:	andeq	r3, r2, r8, ror r9
   23834:	andeq	r3, r2, r8, ror r9
   23838:	andeq	r3, r2, r8, ror r9
   2383c:	andeq	r3, r2, r8, ror r9
   23840:	andeq	r3, r2, r8, ror r9
   23844:	andeq	r3, r2, r8, ror r9
   23848:	andeq	r3, r2, r8, ror r9
   2384c:	andeq	r3, r2, r8, ror r9
   23850:	andeq	r3, r2, r8, ror r9
   23854:	andeq	r3, r2, r8, ror #18
   23858:	andeq	r3, r2, r8, ror #18
   2385c:	andeq	r3, r2, r8, ror #18
   23860:	andeq	r3, r2, r8, ror #18
   23864:	andeq	r3, r2, r8, ror #18
   23868:	andeq	r3, r2, r8, ror #18
   2386c:	andeq	r3, r2, r8, ror #18
   23870:	andeq	r3, r2, r8, ror r9
   23874:	andeq	r3, r2, r8, ror r9
   23878:	andeq	r3, r2, r8, ror r9
   2387c:	andeq	r3, r2, r8, ror r9
   23880:	andeq	r3, r2, r8, ror r9
   23884:	andeq	r3, r2, r8, ror r9
   23888:	andeq	r3, r2, r8, ror r9
   2388c:	andeq	r3, r2, r8, ror r9
   23890:	andeq	r3, r2, r8, ror r9
   23894:	andeq	r3, r2, r8, ror r9
   23898:	andeq	r3, r2, r8, ror r9
   2389c:	andeq	r3, r2, r8, ror r9
   238a0:	andeq	r3, r2, r8, ror r9
   238a4:	andeq	r3, r2, r8, ror r9
   238a8:	andeq	r3, r2, r8, ror r9
   238ac:	andeq	r3, r2, r8, ror r9
   238b0:	andeq	r3, r2, r8, ror r9
   238b4:	andeq	r3, r2, r8, ror r9
   238b8:	andeq	r3, r2, r8, ror r9
   238bc:	andeq	r3, r2, r8, ror r9
   238c0:	andeq	r3, r2, r8, ror r9
   238c4:	andeq	r3, r2, r8, ror r9
   238c8:	andeq	r3, r2, r8, ror r9
   238cc:	andeq	r3, r2, r8, ror r9
   238d0:	andeq	r3, r2, r8, ror r9
   238d4:	andeq	r3, r2, r8, ror r9
   238d8:	andeq	r3, r2, r8, ror #18
   238dc:	andeq	r3, r2, r8, ror #18
   238e0:	andeq	r3, r2, r8, ror #18
   238e4:	andeq	r3, r2, r8, ror #18
   238e8:	andeq	r3, r2, r8, ror #18
   238ec:	andeq	r3, r2, r8, ror #18
   238f0:	andeq	r3, r2, r8, ror r9
   238f4:	andeq	r3, r2, r8, ror r9
   238f8:	andeq	r3, r2, r8, ror r9
   238fc:	andeq	r3, r2, r8, ror r9
   23900:	andeq	r3, r2, r8, ror r9
   23904:	andeq	r3, r2, r8, ror r9
   23908:	andeq	r3, r2, r8, ror r9
   2390c:	andeq	r3, r2, r8, ror r9
   23910:	andeq	r3, r2, r8, ror r9
   23914:	andeq	r3, r2, r8, ror r9
   23918:	andeq	r3, r2, r8, ror r9
   2391c:	andeq	r3, r2, r8, ror r9
   23920:	andeq	r3, r2, r8, ror r9
   23924:	andeq	r3, r2, r8, ror r9
   23928:	andeq	r3, r2, r8, ror r9
   2392c:	andeq	r3, r2, r8, ror r9
   23930:	andeq	r3, r2, r8, ror r9
   23934:	andeq	r3, r2, r8, ror r9
   23938:	andeq	r3, r2, r8, ror r9
   2393c:	andeq	r3, r2, r8, ror r9
   23940:	andeq	r3, r2, r8, ror r9
   23944:	andeq	r3, r2, r8, ror r9
   23948:	andeq	r3, r2, r8, ror r9
   2394c:	andeq	r3, r2, r8, ror r9
   23950:	andeq	r3, r2, r8, ror r9
   23954:	andeq	r3, r2, r8, ror r9
   23958:	andeq	r3, r2, r8, ror #18
   2395c:	andeq	r3, r2, r8, ror #18
   23960:	andeq	r3, r2, r8, ror #18
   23964:	andeq	r3, r2, r8, ror #18
   23968:	movw	r0, #1
   2396c:	and	r0, r0, #1
   23970:	strb	r0, [sp, #11]
   23974:	b	23984 <lchmod@@Base+0x9f8c>
   23978:	movw	r0, #0
   2397c:	and	r0, r0, #1
   23980:	strb	r0, [sp, #11]
   23984:	ldrb	r0, [sp, #11]
   23988:	and	r0, r0, #1
   2398c:	add	sp, sp, #12
   23990:	bx	lr
   23994:	sub	sp, sp, #12
   23998:	str	r0, [sp, #4]
   2399c:	ldr	r0, [sp, #4]
   239a0:	sub	r1, r0, #9
   239a4:	cmp	r1, #5
   239a8:	str	r0, [sp]
   239ac:	bcc	239c4 <lchmod@@Base+0x9fcc>
   239b0:	b	239b4 <lchmod@@Base+0x9fbc>
   239b4:	ldr	r0, [sp]
   239b8:	cmp	r0, #32
   239bc:	bne	239d4 <lchmod@@Base+0x9fdc>
   239c0:	b	239c4 <lchmod@@Base+0x9fcc>
   239c4:	movw	r0, #1
   239c8:	and	r0, r0, #1
   239cc:	strb	r0, [sp, #11]
   239d0:	b	239e0 <lchmod@@Base+0x9fe8>
   239d4:	movw	r0, #0
   239d8:	and	r0, r0, #1
   239dc:	strb	r0, [sp, #11]
   239e0:	ldrb	r0, [sp, #11]
   239e4:	and	r0, r0, #1
   239e8:	add	sp, sp, #12
   239ec:	bx	lr
   239f0:	sub	sp, sp, #8
   239f4:	str	r0, [sp]
   239f8:	ldr	r0, [sp]
   239fc:	sub	r0, r0, #65	; 0x41
   23a00:	cmp	r0, #25
   23a04:	bhi	23a1c <lchmod@@Base+0xa024>
   23a08:	b	23a0c <lchmod@@Base+0xa014>
   23a0c:	movw	r0, #1
   23a10:	and	r0, r0, #1
   23a14:	strb	r0, [sp, #7]
   23a18:	b	23a28 <lchmod@@Base+0xa030>
   23a1c:	movw	r0, #0
   23a20:	and	r0, r0, #1
   23a24:	strb	r0, [sp, #7]
   23a28:	ldrb	r0, [sp, #7]
   23a2c:	and	r0, r0, #1
   23a30:	add	sp, sp, #8
   23a34:	bx	lr
   23a38:	sub	sp, sp, #12
   23a3c:	str	r0, [sp, #4]
   23a40:	ldr	r0, [sp, #4]
   23a44:	sub	r1, r0, #48	; 0x30
   23a48:	cmp	r1, #10
   23a4c:	str	r0, [sp]
   23a50:	bcc	23a80 <lchmod@@Base+0xa088>
   23a54:	b	23a58 <lchmod@@Base+0xa060>
   23a58:	ldr	r0, [sp]
   23a5c:	sub	r1, r0, #65	; 0x41
   23a60:	cmp	r1, #6
   23a64:	bcc	23a80 <lchmod@@Base+0xa088>
   23a68:	b	23a6c <lchmod@@Base+0xa074>
   23a6c:	ldr	r0, [sp]
   23a70:	sub	r1, r0, #97	; 0x61
   23a74:	cmp	r1, #5
   23a78:	bhi	23a90 <lchmod@@Base+0xa098>
   23a7c:	b	23a80 <lchmod@@Base+0xa088>
   23a80:	movw	r0, #1
   23a84:	and	r0, r0, #1
   23a88:	strb	r0, [sp, #11]
   23a8c:	b	23a9c <lchmod@@Base+0xa0a4>
   23a90:	movw	r0, #0
   23a94:	and	r0, r0, #1
   23a98:	strb	r0, [sp, #11]
   23a9c:	ldrb	r0, [sp, #11]
   23aa0:	and	r0, r0, #1
   23aa4:	add	sp, sp, #12
   23aa8:	bx	lr
   23aac:	sub	sp, sp, #8
   23ab0:	str	r0, [sp]
   23ab4:	ldr	r0, [sp]
   23ab8:	sub	r0, r0, #65	; 0x41
   23abc:	cmp	r0, #25
   23ac0:	bhi	23adc <lchmod@@Base+0xa0e4>
   23ac4:	b	23ac8 <lchmod@@Base+0xa0d0>
   23ac8:	ldr	r0, [sp]
   23acc:	sub	r0, r0, #65	; 0x41
   23ad0:	add	r0, r0, #97	; 0x61
   23ad4:	str	r0, [sp, #4]
   23ad8:	b	23ae4 <lchmod@@Base+0xa0ec>
   23adc:	ldr	r0, [sp]
   23ae0:	str	r0, [sp, #4]
   23ae4:	ldr	r0, [sp, #4]
   23ae8:	add	sp, sp, #8
   23aec:	bx	lr
   23af0:	sub	sp, sp, #8
   23af4:	str	r0, [sp]
   23af8:	ldr	r0, [sp]
   23afc:	sub	r0, r0, #97	; 0x61
   23b00:	cmp	r0, #25
   23b04:	bhi	23b20 <lchmod@@Base+0xa128>
   23b08:	b	23b0c <lchmod@@Base+0xa114>
   23b0c:	ldr	r0, [sp]
   23b10:	sub	r0, r0, #97	; 0x61
   23b14:	add	r0, r0, #65	; 0x41
   23b18:	str	r0, [sp, #4]
   23b1c:	b	23b28 <lchmod@@Base+0xa130>
   23b20:	ldr	r0, [sp]
   23b24:	str	r0, [sp, #4]
   23b28:	ldr	r0, [sp, #4]
   23b2c:	add	sp, sp, #8
   23b30:	bx	lr
   23b34:	push	{r4, r5, fp, lr}
   23b38:	add	fp, sp, #8
   23b3c:	sub	sp, sp, #272	; 0x110
   23b40:	add	r1, sp, #7
   23b44:	str	r0, [fp, #-16]
   23b48:	ldr	r0, [fp, #-16]
   23b4c:	movw	r2, #257	; 0x101
   23b50:	bl	23bd0 <lchmod@@Base+0xa1d8>
   23b54:	cmp	r0, #0
   23b58:	beq	23b6c <lchmod@@Base+0xa174>
   23b5c:	movw	r0, #0
   23b60:	and	r0, r0, #1
   23b64:	strb	r0, [fp, #-9]
   23b68:	b	23bc0 <lchmod@@Base+0xa1c8>
   23b6c:	add	r0, sp, #7
   23b70:	movw	r1, #19319	; 0x4b77
   23b74:	movt	r1, #2
   23b78:	bl	11774 <strcmp@plt>
   23b7c:	cmp	r0, #0
   23b80:	movw	r0, #1
   23b84:	str	r0, [sp]
   23b88:	beq	23bac <lchmod@@Base+0xa1b4>
   23b8c:	add	r0, sp, #7
   23b90:	movw	r1, #19321	; 0x4b79
   23b94:	movt	r1, #2
   23b98:	bl	11774 <strcmp@plt>
   23b9c:	cmp	r0, #0
   23ba0:	movw	r0, #0
   23ba4:	moveq	r0, #1
   23ba8:	str	r0, [sp]
   23bac:	ldr	r0, [sp]
   23bb0:	mvn	r1, #0
   23bb4:	eor	r0, r0, r1
   23bb8:	and	r0, r0, #1
   23bbc:	strb	r0, [fp, #-9]
   23bc0:	ldrb	r0, [fp, #-9]
   23bc4:	and	r0, r0, #1
   23bc8:	sub	sp, fp, #8
   23bcc:	pop	{r4, r5, fp, pc}
   23bd0:	push	{fp, lr}
   23bd4:	mov	fp, sp
   23bd8:	sub	sp, sp, #16
   23bdc:	str	r0, [fp, #-4]
   23be0:	str	r1, [sp, #8]
   23be4:	str	r2, [sp, #4]
   23be8:	ldr	r0, [fp, #-4]
   23bec:	ldr	r1, [sp, #8]
   23bf0:	ldr	r2, [sp, #4]
   23bf4:	bl	23c00 <lchmod@@Base+0xa208>
   23bf8:	mov	sp, fp
   23bfc:	pop	{fp, pc}
   23c00:	push	{fp, lr}
   23c04:	mov	fp, sp
   23c08:	sub	sp, sp, #24
   23c0c:	str	r0, [fp, #-8]
   23c10:	str	r1, [sp, #12]
   23c14:	str	r2, [sp, #8]
   23c18:	ldr	r0, [fp, #-8]
   23c1c:	bl	23d00 <lchmod@@Base+0xa308>
   23c20:	str	r0, [sp, #4]
   23c24:	ldr	r0, [sp, #4]
   23c28:	movw	r1, #0
   23c2c:	cmp	r0, r1
   23c30:	bne	23c58 <lchmod@@Base+0xa260>
   23c34:	ldr	r0, [sp, #8]
   23c38:	cmp	r0, #0
   23c3c:	bls	23c4c <lchmod@@Base+0xa254>
   23c40:	ldr	r0, [sp, #12]
   23c44:	movw	r1, #0
   23c48:	strb	r1, [r0]
   23c4c:	movw	r0, #22
   23c50:	str	r0, [fp, #-4]
   23c54:	b	23cd4 <lchmod@@Base+0xa2dc>
   23c58:	ldr	r0, [sp, #4]
   23c5c:	bl	11978 <strlen@plt>
   23c60:	str	r0, [sp]
   23c64:	ldr	r0, [sp]
   23c68:	ldr	lr, [sp, #8]
   23c6c:	cmp	r0, lr
   23c70:	bcs	23c94 <lchmod@@Base+0xa29c>
   23c74:	ldr	r0, [sp, #12]
   23c78:	ldr	r1, [sp, #4]
   23c7c:	ldr	r2, [sp]
   23c80:	add	r2, r2, #1
   23c84:	bl	117e0 <memcpy@plt>
   23c88:	movw	r0, #0
   23c8c:	str	r0, [fp, #-4]
   23c90:	b	23cd4 <lchmod@@Base+0xa2dc>
   23c94:	ldr	r0, [sp, #8]
   23c98:	cmp	r0, #0
   23c9c:	bls	23ccc <lchmod@@Base+0xa2d4>
   23ca0:	ldr	r0, [sp, #12]
   23ca4:	ldr	r1, [sp, #4]
   23ca8:	ldr	r2, [sp, #8]
   23cac:	sub	r2, r2, #1
   23cb0:	bl	117e0 <memcpy@plt>
   23cb4:	ldr	r0, [sp, #12]
   23cb8:	ldr	r1, [sp, #8]
   23cbc:	sub	r1, r1, #1
   23cc0:	add	r0, r0, r1
   23cc4:	movw	r1, #0
   23cc8:	strb	r1, [r0]
   23ccc:	movw	r0, #34	; 0x22
   23cd0:	str	r0, [fp, #-4]
   23cd4:	ldr	r0, [fp, #-4]
   23cd8:	mov	sp, fp
   23cdc:	pop	{fp, pc}
   23ce0:	push	{fp, lr}
   23ce4:	mov	fp, sp
   23ce8:	sub	sp, sp, #8
   23cec:	str	r0, [sp, #4]
   23cf0:	ldr	r0, [sp, #4]
   23cf4:	bl	23d00 <lchmod@@Base+0xa308>
   23cf8:	mov	sp, fp
   23cfc:	pop	{fp, pc}
   23d00:	push	{fp, lr}
   23d04:	mov	fp, sp
   23d08:	sub	sp, sp, #8
   23d0c:	str	r0, [sp, #4]
   23d10:	ldr	r0, [sp, #4]
   23d14:	movw	r1, #0
   23d18:	bl	11a08 <setlocale@plt>
   23d1c:	str	r0, [sp]
   23d20:	ldr	r0, [sp]
   23d24:	mov	sp, fp
   23d28:	pop	{fp, pc}
   23d2c:	cmp	r3, #0
   23d30:	cmpeq	r2, #0
   23d34:	bne	23d58 <lchmod@@Base+0xa360>
   23d38:	cmp	r1, #0
   23d3c:	movlt	r1, #-2147483648	; 0x80000000
   23d40:	movlt	r0, #0
   23d44:	blt	23d54 <lchmod@@Base+0xa35c>
   23d48:	cmpeq	r0, #0
   23d4c:	mvnne	r1, #-2147483648	; 0x80000000
   23d50:	mvnne	r0, #0
   23d54:	b	23e3c <lchmod@@Base+0xa444>
   23d58:	sub	sp, sp, #8
   23d5c:	push	{sp, lr}
   23d60:	cmp	r1, #0
   23d64:	blt	23d84 <lchmod@@Base+0xa38c>
   23d68:	cmp	r3, #0
   23d6c:	blt	23db8 <lchmod@@Base+0xa3c0>
   23d70:	bl	23e4c <lchmod@@Base+0xa454>
   23d74:	ldr	lr, [sp, #4]
   23d78:	add	sp, sp, #8
   23d7c:	pop	{r2, r3}
   23d80:	bx	lr
   23d84:	rsbs	r0, r0, #0
   23d88:	sbc	r1, r1, r1, lsl #1
   23d8c:	cmp	r3, #0
   23d90:	blt	23ddc <lchmod@@Base+0xa3e4>
   23d94:	bl	23e4c <lchmod@@Base+0xa454>
   23d98:	ldr	lr, [sp, #4]
   23d9c:	add	sp, sp, #8
   23da0:	pop	{r2, r3}
   23da4:	rsbs	r0, r0, #0
   23da8:	sbc	r1, r1, r1, lsl #1
   23dac:	rsbs	r2, r2, #0
   23db0:	sbc	r3, r3, r3, lsl #1
   23db4:	bx	lr
   23db8:	rsbs	r2, r2, #0
   23dbc:	sbc	r3, r3, r3, lsl #1
   23dc0:	bl	23e4c <lchmod@@Base+0xa454>
   23dc4:	ldr	lr, [sp, #4]
   23dc8:	add	sp, sp, #8
   23dcc:	pop	{r2, r3}
   23dd0:	rsbs	r0, r0, #0
   23dd4:	sbc	r1, r1, r1, lsl #1
   23dd8:	bx	lr
   23ddc:	rsbs	r2, r2, #0
   23de0:	sbc	r3, r3, r3, lsl #1
   23de4:	bl	23e4c <lchmod@@Base+0xa454>
   23de8:	ldr	lr, [sp, #4]
   23dec:	add	sp, sp, #8
   23df0:	pop	{r2, r3}
   23df4:	rsbs	r2, r2, #0
   23df8:	sbc	r3, r3, r3, lsl #1
   23dfc:	bx	lr
   23e00:	cmp	r3, #0
   23e04:	cmpeq	r2, #0
   23e08:	bne	23e20 <lchmod@@Base+0xa428>
   23e0c:	cmp	r1, #0
   23e10:	cmpeq	r0, #0
   23e14:	mvnne	r1, #0
   23e18:	mvnne	r0, #0
   23e1c:	b	23e3c <lchmod@@Base+0xa444>
   23e20:	sub	sp, sp, #8
   23e24:	push	{sp, lr}
   23e28:	bl	23e4c <lchmod@@Base+0xa454>
   23e2c:	ldr	lr, [sp, #4]
   23e30:	add	sp, sp, #8
   23e34:	pop	{r2, r3}
   23e38:	bx	lr
   23e3c:	push	{r1, lr}
   23e40:	mov	r0, #8
   23e44:	bl	1175c <raise@plt>
   23e48:	pop	{r1, pc}
   23e4c:	cmp	r1, r3
   23e50:	cmpeq	r0, r2
   23e54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23e58:	mov	r4, r0
   23e5c:	movcc	r0, #0
   23e60:	mov	r5, r1
   23e64:	ldr	lr, [sp, #36]	; 0x24
   23e68:	movcc	r1, r0
   23e6c:	bcc	23f68 <lchmod@@Base+0xa570>
   23e70:	cmp	r3, #0
   23e74:	clzeq	ip, r2
   23e78:	clzne	ip, r3
   23e7c:	addeq	ip, ip, #32
   23e80:	cmp	r5, #0
   23e84:	clzeq	r1, r4
   23e88:	addeq	r1, r1, #32
   23e8c:	clzne	r1, r5
   23e90:	sub	ip, ip, r1
   23e94:	sub	sl, ip, #32
   23e98:	lsl	r9, r3, ip
   23e9c:	rsb	fp, ip, #32
   23ea0:	orr	r9, r9, r2, lsl sl
   23ea4:	orr	r9, r9, r2, lsr fp
   23ea8:	lsl	r8, r2, ip
   23eac:	cmp	r5, r9
   23eb0:	cmpeq	r4, r8
   23eb4:	movcc	r0, #0
   23eb8:	movcc	r1, r0
   23ebc:	bcc	23ed8 <lchmod@@Base+0xa4e0>
   23ec0:	mov	r0, #1
   23ec4:	subs	r4, r4, r8
   23ec8:	lsl	r1, r0, sl
   23ecc:	orr	r1, r1, r0, lsr fp
   23ed0:	lsl	r0, r0, ip
   23ed4:	sbc	r5, r5, r9
   23ed8:	cmp	ip, #0
   23edc:	beq	23f68 <lchmod@@Base+0xa570>
   23ee0:	lsr	r6, r8, #1
   23ee4:	orr	r6, r6, r9, lsl #31
   23ee8:	lsr	r7, r9, #1
   23eec:	mov	r2, ip
   23ef0:	b	23f14 <lchmod@@Base+0xa51c>
   23ef4:	subs	r3, r4, r6
   23ef8:	sbc	r8, r5, r7
   23efc:	adds	r3, r3, r3
   23f00:	adc	r8, r8, r8
   23f04:	adds	r4, r3, #1
   23f08:	adc	r5, r8, #0
   23f0c:	subs	r2, r2, #1
   23f10:	beq	23f30 <lchmod@@Base+0xa538>
   23f14:	cmp	r5, r7
   23f18:	cmpeq	r4, r6
   23f1c:	bcs	23ef4 <lchmod@@Base+0xa4fc>
   23f20:	adds	r4, r4, r4
   23f24:	adc	r5, r5, r5
   23f28:	subs	r2, r2, #1
   23f2c:	bne	23f14 <lchmod@@Base+0xa51c>
   23f30:	lsr	r3, r4, ip
   23f34:	orr	r3, r3, r5, lsl fp
   23f38:	lsr	r2, r5, ip
   23f3c:	orr	r3, r3, r5, lsr sl
   23f40:	adds	r0, r0, r4
   23f44:	mov	r4, r3
   23f48:	lsl	r3, r2, ip
   23f4c:	orr	r3, r3, r4, lsl sl
   23f50:	lsl	ip, r4, ip
   23f54:	orr	r3, r3, r4, lsr fp
   23f58:	adc	r1, r1, r5
   23f5c:	subs	r0, r0, ip
   23f60:	mov	r5, r2
   23f64:	sbc	r1, r1, r3
   23f68:	cmp	lr, #0
   23f6c:	strdne	r4, [lr]
   23f70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23f74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   23f78:	mov	r7, r0
   23f7c:	ldr	r6, [pc, #72]	; 23fcc <lchmod@@Base+0xa5d4>
   23f80:	ldr	r5, [pc, #72]	; 23fd0 <lchmod@@Base+0xa5d8>
   23f84:	add	r6, pc, r6
   23f88:	add	r5, pc, r5
   23f8c:	sub	r6, r6, r5
   23f90:	mov	r8, r1
   23f94:	mov	r9, r2
   23f98:	bl	1170c <fstatfs64@plt-0x20>
   23f9c:	asrs	r6, r6, #2
   23fa0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   23fa4:	mov	r4, #0
   23fa8:	add	r4, r4, #1
   23fac:	ldr	r3, [r5], #4
   23fb0:	mov	r2, r9
   23fb4:	mov	r1, r8
   23fb8:	mov	r0, r7
   23fbc:	blx	r3
   23fc0:	cmp	r6, r4
   23fc4:	bne	23fa8 <lchmod@@Base+0xa5b0>
   23fc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   23fcc:	andeq	r0, r1, r8, ror pc
   23fd0:	andeq	r0, r1, r0, ror pc
   23fd4:	bx	lr
   23fd8:	ldr	r3, [pc, #12]	; 23fec <lchmod@@Base+0xa5f4>
   23fdc:	mov	r1, #0
   23fe0:	add	r3, pc, r3
   23fe4:	ldr	r2, [r3]
   23fe8:	b	119c0 <__cxa_atexit@plt>
   23fec:	muleq	r1, r0, r1
   23ff0:	mov	r2, r1
   23ff4:	mov	r1, r0
   23ff8:	mov	r0, #3
   23ffc:	b	11ad4 <__xstat64@plt>
   24000:	mov	r2, r1
   24004:	mov	r1, r0
   24008:	mov	r0, #3
   2400c:	b	11864 <__fxstat64@plt>
   24010:	mov	r2, r1
   24014:	mov	r1, r0
   24018:	mov	r0, #3
   2401c:	b	11b10 <__lxstat64@plt>
   24020:	push	{lr}		; (str lr, [sp, #-4]!)
   24024:	sub	sp, sp, #12
   24028:	str	r3, [sp]
   2402c:	mov	r3, r2
   24030:	mov	r2, r1
   24034:	mov	r1, r0
   24038:	mov	r0, #3
   2403c:	bl	1184c <__fxstatat64@plt>
   24040:	add	sp, sp, #12
   24044:	pop	{pc}		; (ldr pc, [sp], #4)

Disassembly of section .fini:

00024048 <.fini>:
   24048:	push	{r3, lr}
   2404c:	pop	{r3, pc}
