$date
	Thu Jan 29 15:45:31 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cpu_top $end
$var wire 1 ! imem_resp_ready $end
$var wire 1 " imem_req_valid $end
$var wire 32 # imem_req_addr [31:0] $end
$var wire 32 $ dbg_x3 [31:0] $end
$var wire 32 % dbg_x2 [31:0] $end
$var wire 32 & dbg_x1 [31:0] $end
$var reg 1 ' clk $end
$var reg 1 ( imem_req_ready $end
$var reg 32 ) imem_resp_data [31:0] $end
$var reg 1 * imem_resp_valid $end
$var reg 1 + pending $end
$var reg 32 , pending_addr [31:0] $end
$var reg 1 - reset_n $end
$var integer 32 . i [31:0] $end
$scope function rv_add $end
$upscope $end
$scope function rv_addi $end
$upscope $end
$scope function rv_and $end
$upscope $end
$scope function rv_or $end
$upscope $end
$scope function rv_sub $end
$upscope $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 1 / consume $end
$var wire 32 0 dbg_x1 [31:0] $end
$var wire 32 1 dbg_x2 [31:0] $end
$var wire 32 2 dbg_x3 [31:0] $end
$var wire 1 3 dec_wb_we $end
$var wire 1 4 dep_rs1 $end
$var wire 1 5 dep_rs2 $end
$var wire 1 6 forward_rs1 $end
$var wire 1 7 forward_rs2 $end
$var wire 32 8 imem_req_addr [31:0] $end
$var wire 1 9 imem_req_fire $end
$var wire 1 ( imem_req_ready $end
$var wire 1 " imem_req_valid $end
$var wire 32 : imem_resp_data [31:0] $end
$var wire 1 ; imem_resp_fire $end
$var wire 1 ! imem_resp_ready $end
$var wire 1 * imem_resp_valid $end
$var wire 1 < need_stall $end
$var wire 1 = op_add $end
$var wire 1 > op_addi $end
$var wire 1 ? op_and $end
$var wire 1 @ op_or $end
$var wire 1 A op_sub $end
$var wire 1 B pc_en $end
$var wire 1 - reset_n $end
$var wire 1 C use_rs1 $end
$var wire 1 D use_rs2 $end
$var wire 32 E wb_data [31:0] $end
$var wire 5 F wb_rd [4:0] $end
$var wire 1 G wb_we $end
$var wire 5 H shamt [4:0] $end
$var wire 32 I rs2_data [31:0] $end
$var wire 5 J rs2 [4:0] $end
$var wire 32 K rs1_data [31:0] $end
$var wire 5 L rs1 [4:0] $end
$var wire 5 M rd [4:0] $end
$var wire 32 N pc_next [31:0] $end
$var wire 32 O pc_current [31:0] $end
$var wire 7 P opcode [6:0] $end
$var wire 1 Q is_rtype $end
$var wire 1 R is_itype $end
$var wire 32 S imm_i [31:0] $end
$var wire 7 T funct7 [6:0] $end
$var wire 3 U funct3 [2:0] $end
$var wire 1 V fetch_imem_resp_ready $end
$var wire 1 W fetch_imem_req_valid $end
$var wire 32 X fetch_imem_req_addr [31:0] $end
$var wire 32 Y ex_alu_in2 [31:0] $end
$var wire 32 Z dec_rs2_val [31:0] $end
$var wire 32 [ dec_rs1_val [31:0] $end
$var wire 1 \ alu_zero $end
$var wire 32 ] alu_res [31:0] $end
$var wire 4 ^ alu_opcode [3:0] $end
$var reg 4 _ id_ex_alu_opcode [3:0] $end
$var reg 32 ` id_ex_imm_i [31:0] $end
$var reg 32 a id_ex_pc [31:0] $end
$var reg 5 b id_ex_rd [4:0] $end
$var reg 32 c id_ex_rs1_data [31:0] $end
$var reg 32 d id_ex_rs2_data [31:0] $end
$var reg 1 e id_ex_use_imm $end
$var reg 1 f id_ex_valid $end
$var reg 1 g id_ex_wb_we $end
$var reg 32 h if_id_inst [31:0] $end
$var reg 32 i if_id_pc [31:0] $end
$var reg 1 j if_id_valid $end
$scope module u_alu $end
$var wire 32 k a [31:0] $end
$var wire 32 l b [31:0] $end
$var wire 4 m opcode [3:0] $end
$var wire 1 \ zero $end
$var reg 32 n result [31:0] $end
$upscope $end
$scope module u_dec $end
$var wire 32 o instruction [31:0] $end
$var wire 5 p shamt [4:0] $end
$var wire 5 q rs2 [4:0] $end
$var wire 5 r rs1 [4:0] $end
$var wire 5 s rd [4:0] $end
$var wire 7 t opcode [6:0] $end
$var wire 32 u imm_i [31:0] $end
$var wire 7 v funct7 [6:0] $end
$var wire 3 w funct3 [2:0] $end
$upscope $end
$scope module u_fetch $end
$var wire 1 ' clk $end
$var wire 32 x imem_req_addr [31:0] $end
$var wire 1 y imem_req_fire $end
$var wire 1 ( imem_req_ready $end
$var wire 1 W imem_req_valid $end
$var wire 32 z imem_resp_data [31:0] $end
$var wire 1 { imem_resp_fire $end
$var wire 1 * imem_resp_valid $end
$var wire 1 - reset_n $end
$var wire 1 < stall $end
$var wire 32 | pc_current [31:0] $end
$var wire 1 V imem_resp_ready $end
$var reg 1 } imem_outstanding $end
$upscope $end
$scope module u_pc $end
$var wire 1 ' clk $end
$var wire 1 B pc_en $end
$var wire 32 ~ pc_next [31:0] $end
$var wire 1 - reset_n $end
$var reg 32 !" pc_current [31:0] $end
$upscope $end
$scope module u_rf $end
$var wire 1 ' clk $end
$var wire 5 "" raddr1 [4:0] $end
$var wire 5 #" raddr2 [4:0] $end
$var wire 5 $" waddr [4:0] $end
$var wire 32 %" wdata [31:0] $end
$var wire 1 G we $end
$var reg 32 &" rdata1 [31:0] $end
$var reg 32 '" rdata2 [31:0] $end
$upscope $end
$upscope $end
$scope task reset_cpu_and_clear_regs $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '"
bx &"
b0 %"
bx $"
bx #"
bx ""
bx !"
bx ~
x}
bx |
0{
b0 z
xy
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
b0 n
bx m
bx l
bx k
xj
bx i
bx h
xg
xf
xe
bx d
bx c
bx b
bx a
bx `
bx _
b0xx ^
b0 ]
1\
bx [
bx Z
bx Y
bx X
xW
xV
bx U
bx T
bx S
xR
xQ
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
xG
bx F
b0 E
xD
xC
0B
xA
x@
x?
x>
x=
x<
0;
b0 :
x9
bx 8
x7
x6
x5
x4
x3
bx 2
bx 1
bx 0
x/
b100000000 .
0-
bx ,
x+
0*
b0 )
1(
0'
bx &
bx %
bx $
bx #
x"
x!
$end
#5000
b0 ^
03
0@
0?
0=
1y
19
b0 [
b0 Z
0C
0>
0A
1"
1W
04
05
06
07
b0 I
b0 '"
b0 K
b0 &"
0R
0D
0Q
b0 P
b0 t
b0 M
b0 s
b0 U
b0 w
b0 L
b0 r
b0 ""
b0 J
b0 q
b0 #"
b0 T
b0 v
b0 S
b0 u
b0 H
b0 p
1!
1V
0<
0/
b0 Y
b0 l
1\
b0 E
b0 %"
b0 ]
b0 n
0G
b0 #
b0 8
b0 X
b0 x
b100 N
b100 ~
b0 O
b0 |
b0 !"
0}
b0 i
b0 h
b0 o
0j
b0 a
0e
b0 _
b0 m
0g
b0 F
b0 $"
b0 b
b0 `
b0 d
b0 c
b0 k
0f
b0 ,
0+
1'
#10000
0'
#15000
1'
#20000
0'
#25000
0y
09
0"
0W
1}
1+
1-
b0 $
b0 2
b0 %
b0 1
b0 &
b0 0
b100000 .
1'
#30000
0'
#35000
1B
1;
1{
0+
b10100000000000010010011 )
b10100000000000010010011 :
b10100000000000010010011 z
1*
1'
#40000
0'
#45000
1y
19
13
1"
1W
1C
1>
1/
1R
b10011 P
b10011 t
b1 M
b1 s
b101 J
b101 q
b101 #"
b101 S
b101 u
b101 H
b101 p
0B
0;
0{
b100 #
b100 8
b100 X
b100 x
b1000 N
b1000 ~
b100 O
b100 |
b100 !"
0}
1j
b10100000000000010010011 h
b10100000000000010010011 o
0*
1'
#50000
0'
#55000
0y
09
0\
b101 E
b101 %"
b101 ]
b101 n
0"
0W
b101 Y
b101 l
1G
0/
b100 ,
1+
1e
1g
b1 F
b1 $"
b1 b
b101 `
1f
0j
1}
1'
#60000
0'
#65000
0G
1B
1;
1{
b101 &
b101 0
0f
0+
b11100000000000100010011 )
b11100000000000100010011 :
b11100000000000100010011 z
1*
1'
#70000
0'
#75000
1y
19
1"
1W
0B
0;
0{
1/
b10 M
b10 s
b111 J
b111 q
b111 #"
b111 S
b111 u
b111 H
b111 p
0*
1j
b100 i
b11100000000000100010011 h
b11100000000000100010011 o
0}
b1000 #
b1000 8
b1000 X
b1000 x
b1100 N
b1100 ~
b1000 O
b1000 |
b1000 !"
1'
#80000
0'
#85000
0y
09
0"
0W
b111 E
b111 %"
b111 ]
b111 n
0/
b111 Y
b111 l
1G
1}
0j
b100 a
b10 F
b10 $"
b10 b
b111 `
1f
b1000 ,
1+
1'
#90000
0'
#95000
1B
1;
1{
0G
0+
b1000001000000110110011 )
b1000001000000110110011 :
b1000001000000110110011 z
1*
0f
b111 %
b111 1
1'
#100000
0'
#105000
1y
19
13
1=
b111 Z
b101 [
1"
1W
0>
b111 I
b111 '"
b101 K
b101 &"
1/
0R
1D
1Q
b110011 P
b110011 t
b11 M
b11 s
b1 L
b1 r
b1 ""
b10 J
b10 q
b10 #"
b10 S
b10 u
b10 H
b10 p
0B
0;
0{
b1100 #
b1100 8
b1100 X
b1100 x
b10000 N
b10000 ~
b1100 O
b1100 |
b1100 !"
0}
1j
b1000 i
b1000001000000110110011 h
b1000001000000110110011 o
0*
1'
#110000
0'
#115000
0y
09
0"
0W
b1100 E
b1100 %"
b1100 ]
b1100 n
1G
0/
b1100 ,
1+
b1000 a
0e
b11 F
b11 $"
b11 b
b10 `
b111 d
b101 c
b101 k
1f
0j
1}
1'
#120000
0'
#125000
0G
1B
1;
1{
b1100 $
b1100 2
0f
0+
b10011 )
b10011 :
b10011 z
1*
1'
#130000
0'
#135000
0=
b0 Z
b0 [
1y
19
1>
b0 I
b0 '"
b0 K
b0 &"
1"
1W
0B
0;
0{
1/
1R
0D
0Q
b10011 P
b10011 t
b0 M
b0 s
b0 L
b0 r
b0 ""
b0 J
b0 q
b0 #"
b0 S
b0 u
b0 H
b0 p
0*
1j
b1100 i
b10011 h
b10011 o
0}
b10000 #
b10000 8
b10000 X
b10000 x
b10100 N
b10100 ~
b10000 O
b10000 |
b10000 !"
1'
#140000
0'
#145000
0y
09
0"
0W
1\
0/
b0 Y
b0 l
b0 E
b0 %"
b0 ]
b0 n
1G
1}
0j
b1100 a
1e
b0 F
b0 $"
b0 b
b0 `
b0 d
b0 c
b0 k
1f
b10000 ,
1+
1'
#150000
0'
#155000
1B
1;
1{
0G
0+
1*
0f
1'
#160000
0'
#165000
1y
19
1"
1W
1/
0B
0;
0{
b10100 #
b10100 8
b10100 X
b10100 x
b11000 N
b11000 ~
b10100 O
b10100 |
b10100 !"
0}
1j
b10000 i
0*
1'
#170000
0'
#175000
0y
09
0"
0W
1G
0/
b10100 ,
1+
b10000 a
1f
0j
1}
1'
#180000
0'
#185000
0G
1B
1;
1{
0f
0+
1*
1'
#190000
0'
#195000
1y
19
1"
1W
0B
0;
0{
1/
0*
1j
b10100 i
0}
b11000 #
b11000 8
b11000 X
b11000 x
b11100 N
b11100 ~
b11000 O
b11000 |
b11000 !"
1'
#200000
0'
#205000
0y
09
0"
0W
0/
1G
1}
0j
b10100 a
1f
b11000 ,
1+
1'
#210000
0'
#215000
1B
1;
1{
0G
0+
1*
0f
1'
#220000
0'
#225000
1y
19
1"
1W
1/
0B
0;
0{
b11100 #
b11100 8
b11100 X
b11100 x
b100000 N
b100000 ~
b11100 O
b11100 |
b11100 !"
0}
1j
b11000 i
0*
1'
#230000
0'
#235000
0y
09
0"
0W
1G
0/
b11100 ,
1+
b11000 a
1f
0j
1}
1'
#240000
0'
#245000
0G
1B
1;
1{
0f
0+
1*
1'
#250000
0'
#255000
1y
19
1"
1W
0B
0;
0{
1/
0*
1j
b11100 i
0}
b100000 #
b100000 8
b100000 X
b100000 x
b100100 N
b100100 ~
b100000 O
b100000 |
b100000 !"
1'
#260000
0'
#265000
0y
09
0"
0W
0/
1G
1}
0j
b11100 a
1f
b100000 ,
1+
1'
#270000
0'
#275000
1B
1;
1{
0G
0+
1*
0f
1'
#280000
0'
#285000
1y
19
1"
1W
1/
0B
0;
0{
b100100 #
b100100 8
b100100 X
b100100 x
b101000 N
b101000 ~
b100100 O
b100100 |
b100100 !"
0}
1j
b100000 i
0*
1'
#290000
0'
#295000
0y
09
0"
0W
1G
0/
b100100 ,
1+
b100000 a
1f
0j
1}
1'
#300000
0'
#305000
0G
1B
1;
1{
0f
0+
1*
1'
#310000
0'
#315000
1y
19
1"
1W
0B
0;
0{
1/
0*
1j
b100100 i
0}
b101000 #
b101000 8
b101000 X
b101000 x
b101100 N
b101100 ~
b101000 O
b101000 |
b101000 !"
1'
#320000
0'
#325000
0y
09
0"
0W
0/
1G
1}
0j
b100100 a
1f
b101000 ,
1+
1'
#330000
0'
#335000
1B
1;
1{
0G
0+
1*
0f
0-
b100000000 .
1'
#340000
0'
#345000
1y
19
03
1"
1W
0C
0>
0R
b0 P
b0 t
0B
0;
0{
b0 #
b0 8
b0 X
b0 x
b100 N
b100 ~
b0 O
b0 |
b0 !"
0}
b0 i
b0 h
b0 o
b0 a
0e
0g
b0 ,
b0 )
b0 :
b0 z
0*
1'
#350000
0'
#355000
1'
#360000
0'
#365000
0y
09
0"
0W
1}
1+
1-
b0 $
b0 2
b0 %
b0 1
b0 &
b0 0
b100000 .
1'
#370000
0'
#375000
1B
1;
1{
0+
b1111000000000000010010011 )
b1111000000000000010010011 :
b1111000000000000010010011 z
1*
1'
#380000
0'
#385000
1y
19
13
1"
1W
1C
1>
1/
1R
b10011 P
b10011 t
b1 M
b1 s
b11110 J
b11110 q
b11110 #"
b11110 S
b11110 u
b11110 H
b11110 p
0B
0;
0{
b100 #
b100 8
b100 X
b100 x
b1000 N
b1000 ~
b100 O
b100 |
b100 !"
0}
1j
b1111000000000000010010011 h
b1111000000000000010010011 o
0*
1'
#390000
0'
#395000
0y
09
0\
b11110 E
b11110 %"
b11110 ]
b11110 n
0"
0W
b11110 Y
b11110 l
1G
0/
b100 ,
1+
1e
1g
b1 F
b1 $"
b1 b
b11110 `
1f
0j
1}
1'
#400000
0'
#405000
0G
1B
1;
1{
b11110 &
b11110 0
0f
0+
b1010000000000000100010011 )
b1010000000000000100010011 :
b1010000000000000100010011 z
1*
1'
#410000
0'
#415000
1y
19
1"
1W
0B
0;
0{
1/
b10 M
b10 s
b10100 J
b10100 q
b10100 #"
b10100 S
b10100 u
b10100 H
b10100 p
0*
1j
b100 i
b1010000000000000100010011 h
b1010000000000000100010011 o
0}
b1000 #
b1000 8
b1000 X
b1000 x
b1100 N
b1100 ~
b1000 O
b1000 |
b1000 !"
1'
#420000
0'
#425000
0y
09
0"
0W
b10100 E
b10100 %"
b10100 ]
b10100 n
0/
b10100 Y
b10100 l
1G
1}
0j
b100 a
b10 F
b10 $"
b10 b
b10100 `
1f
b1000 ,
1+
1'
#430000
0'
#435000
1B
1;
1{
0G
0+
b1000000001000001000000110110011 )
b1000000001000001000000110110011 :
b1000000001000001000000110110011 z
1*
0f
b10100 %
b10100 1
1'
#440000
0'
#445000
b1 ^
1y
19
13
1A
b10100 Z
b11110 [
1"
1W
0>
b10100 I
b10100 '"
b11110 K
b11110 &"
1/
0R
1D
1Q
b110011 P
b110011 t
b11 M
b11 s
b1 L
b1 r
b1 ""
b10 J
b10 q
b10 #"
b100000 T
b100000 v
b10000000010 S
b10000000010 u
b10 H
b10 p
0B
0;
0{
b1100 #
b1100 8
b1100 X
b1100 x
b10000 N
b10000 ~
b1100 O
b1100 |
b1100 !"
0}
1j
b1000 i
b1000000001000001000000110110011 h
b1000000001000001000000110110011 o
0*
1'
#450000
0'
#455000
0y
09
0"
0W
b1010 E
b1010 %"
b1010 ]
b1010 n
1G
0/
b1100 ,
1+
b1000 a
0e
b1 _
b1 m
b11 F
b11 $"
b11 b
b10000000010 `
b10100 d
b11110 c
b11110 k
1f
0j
1}
1'
#460000
0'
#465000
0G
1B
1;
1{
b1010 $
b1010 2
0f
0+
b10011 )
b10011 :
b10011 z
1*
1'
#470000
0'
#475000
b0 Z
b0 [
b0 ^
1y
19
1>
b0 I
b0 '"
b0 K
b0 &"
0A
0=
1"
1W
0B
0;
0{
1/
1R
0D
0Q
b10011 P
b10011 t
b0 M
b0 s
b0 L
b0 r
b0 ""
b0 J
b0 q
b0 #"
b0 T
b0 v
b0 S
b0 u
b0 H
b0 p
0*
1j
b1100 i
b10011 h
b10011 o
0}
b10000 #
b10000 8
b10000 X
b10000 x
b10100 N
b10100 ~
b10000 O
b10000 |
b10000 !"
1'
#480000
0'
#485000
0y
09
0"
0W
1\
0/
b0 Y
b0 l
b0 E
b0 %"
b0 ]
b0 n
1G
1}
0j
b1100 a
1e
b0 _
b0 m
b0 F
b0 $"
b0 b
b0 `
b0 d
b0 c
b0 k
1f
b10000 ,
1+
1'
#490000
0'
#495000
1B
1;
1{
0G
0+
1*
0f
1'
#500000
0'
#505000
1y
19
1"
1W
1/
0B
0;
0{
b10100 #
b10100 8
b10100 X
b10100 x
b11000 N
b11000 ~
b10100 O
b10100 |
b10100 !"
0}
1j
b10000 i
0*
1'
#510000
0'
#515000
0y
09
0"
0W
1G
0/
b10100 ,
1+
b10000 a
1f
0j
1}
1'
#520000
0'
#525000
0G
1B
1;
1{
0f
0+
1*
1'
#530000
0'
#535000
1y
19
1"
1W
0B
0;
0{
1/
0*
1j
b10100 i
0}
b11000 #
b11000 8
b11000 X
b11000 x
b11100 N
b11100 ~
b11000 O
b11000 |
b11000 !"
1'
#540000
0'
#545000
0y
09
0"
0W
0/
1G
1}
0j
b10100 a
1f
b11000 ,
1+
1'
#550000
0'
#555000
1B
1;
1{
0G
0+
1*
0f
1'
#560000
0'
#565000
1y
19
1"
1W
1/
0B
0;
0{
b11100 #
b11100 8
b11100 X
b11100 x
b100000 N
b100000 ~
b11100 O
b11100 |
b11100 !"
0}
1j
b11000 i
0*
1'
#570000
0'
#575000
0y
09
0"
0W
1G
0/
b11100 ,
1+
b11000 a
1f
0j
1}
1'
#580000
0'
#585000
0G
1B
1;
1{
0f
0+
1*
1'
#590000
0'
#595000
1y
19
1"
1W
0B
0;
0{
1/
0*
1j
b11100 i
0}
b100000 #
b100000 8
b100000 X
b100000 x
b100100 N
b100100 ~
b100000 O
b100000 |
b100000 !"
1'
#600000
0'
#605000
0y
09
0"
0W
0/
1G
1}
0j
b11100 a
1f
b100000 ,
1+
1'
#610000
0'
#615000
1B
1;
1{
0G
0+
1*
0f
1'
#620000
0'
#625000
1y
19
1"
1W
1/
0B
0;
0{
b100100 #
b100100 8
b100100 X
b100100 x
b101000 N
b101000 ~
b100100 O
b100100 |
b100100 !"
0}
1j
b100000 i
0*
1'
#630000
0'
#635000
0y
09
0"
0W
1G
0/
b100100 ,
1+
b100000 a
1f
0j
1}
1'
#640000
0'
#645000
0G
1B
1;
1{
0f
0+
1*
1'
#650000
0'
#655000
1y
19
1"
1W
0B
0;
0{
1/
0*
1j
b100100 i
0}
b101000 #
b101000 8
b101000 X
b101000 x
b101100 N
b101100 ~
b101000 O
b101000 |
b101000 !"
1'
#660000
0'
#665000
0y
09
0"
0W
0/
1G
1}
0j
b100100 a
1f
b101000 ,
1+
1'
#670000
0'
#675000
1B
1;
1{
0G
0+
1*
0f
1'
