<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\GOWIN FPGA Projects\MCU_Tang_Nano_4K\impl\gwsynthesis\MCU_Tang_Nano_4K.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\GOWIN FPGA Projects\MCU_Tang_Nano_4K\src\FPGA_tang_nano_4K.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 21 12:44:27 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>635</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>555</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>32</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT </td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTP </td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTD </td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>56.831(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of xtal_clk!</h4>
<h4>No timing paths to get frequency of pllvr_inst/pllvr_inst_s4/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pllvr_inst/pllvr_inst_s4/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pllvr_inst/pllvr_inst_s4/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pllvr_inst/pllvr_inst_s4/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.461</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>8.417</td>
</tr>
<tr>
<td>2</td>
<td>1.336</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>7.542</td>
</tr>
<tr>
<td>3</td>
<td>1.975</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>6.902</td>
</tr>
<tr>
<td>4</td>
<td>3.075</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>6.159</td>
</tr>
<tr>
<td>5</td>
<td>3.075</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>6.159</td>
</tr>
<tr>
<td>6</td>
<td>3.075</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>6.159</td>
</tr>
<tr>
<td>7</td>
<td>3.776</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.019</td>
<td>5.065</td>
</tr>
<tr>
<td>8</td>
<td>4.158</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.019</td>
<td>4.683</td>
</tr>
<tr>
<td>9</td>
<td>4.484</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>4.394</td>
</tr>
<tr>
<td>10</td>
<td>4.621</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>4.257</td>
</tr>
<tr>
<td>11</td>
<td>4.621</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>4.257</td>
</tr>
<tr>
<td>12</td>
<td>4.809</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>4.068</td>
</tr>
<tr>
<td>13</td>
<td>4.809</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>4.068</td>
</tr>
<tr>
<td>14</td>
<td>4.809</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>4.068</td>
</tr>
<tr>
<td>15</td>
<td>4.809</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>4.068</td>
</tr>
<tr>
<td>16</td>
<td>9.690</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.429</td>
</tr>
<tr>
<td>17</td>
<td>9.730</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.745</td>
</tr>
<tr>
<td>18</td>
<td>4.917</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.019</td>
<td>3.924</td>
</tr>
<tr>
<td>19</td>
<td>4.938</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.019</td>
<td>4.259</td>
</tr>
<tr>
<td>20</td>
<td>4.969</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>3.909</td>
</tr>
<tr>
<td>21</td>
<td>4.969</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>3.909</td>
</tr>
<tr>
<td>22</td>
<td>4.969</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>3.909</td>
</tr>
<tr>
<td>23</td>
<td>4.969</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>3.909</td>
</tr>
<tr>
<td>24</td>
<td>4.969</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>3.909</td>
</tr>
<tr>
<td>25</td>
<td>4.969</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
<td>9.259</td>
<td>-0.019</td>
<td>3.909</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.823</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.838</td>
</tr>
<tr>
<td>11</td>
<td>0.823</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.838</td>
</tr>
<tr>
<td>12</td>
<td>0.823</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.838</td>
</tr>
<tr>
<td>13</td>
<td>0.823</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.838</td>
</tr>
<tr>
<td>14</td>
<td>0.893</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.908</td>
</tr>
<tr>
<td>15</td>
<td>0.893</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.908</td>
</tr>
<tr>
<td>16</td>
<td>0.893</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.908</td>
</tr>
<tr>
<td>17</td>
<td>0.894</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>18</td>
<td>0.897</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.912</td>
</tr>
<tr>
<td>19</td>
<td>0.900</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0/CE</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.915</td>
</tr>
<tr>
<td>20</td>
<td>0.937</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>21</td>
<td>0.937</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>22</td>
<td>0.937</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>23</td>
<td>0.937</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.937</td>
</tr>
<tr>
<td>24</td>
<td>0.942</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.942</td>
</tr>
<tr>
<td>25</td>
<td>0.943</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0/Q</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0/D</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3</td>
</tr>
<tr>
<td>6</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.931</td>
<td>9.181</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>3.775</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/I3</td>
</tr>
<tr>
<td>4.807</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/F</td>
</tr>
<tr>
<td>4.812</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/I3</td>
</tr>
<tr>
<td>5.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/F</td>
</tr>
<tr>
<td>7.154</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16/I3</td>
</tr>
<tr>
<td>7.780</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16/F</td>
</tr>
<tr>
<td>9.075</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12/I3</td>
</tr>
<tr>
<td>10.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s12/F</td>
</tr>
<tr>
<td>10.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.722, 44.222%; route: 4.236, 50.332%; tC2Q: 0.458, 5.446%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>3.775</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/I3</td>
</tr>
<tr>
<td>4.807</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/F</td>
</tr>
<tr>
<td>4.812</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/I3</td>
</tr>
<tr>
<td>5.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/F</td>
</tr>
<tr>
<td>7.154</td>
<td>1.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15/I0</td>
</tr>
<tr>
<td>7.779</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15/F</td>
</tr>
<tr>
<td>8.200</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12/I0</td>
</tr>
<tr>
<td>9.232</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s12/F</td>
</tr>
<tr>
<td>9.232</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.721, 49.337%; route: 3.363, 44.586%; tC2Q: 0.458, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0/Q</td>
</tr>
<tr>
<td>3.613</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21/I2</td>
</tr>
<tr>
<td>4.645</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s21/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18/I0</td>
</tr>
<tr>
<td>5.472</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s18/F</td>
</tr>
<tr>
<td>5.967</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14/I2</td>
</tr>
<tr>
<td>7.066</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s14/F</td>
</tr>
<tr>
<td>7.561</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13/I0</td>
</tr>
<tr>
<td>8.593</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s13/F</td>
</tr>
<tr>
<td>8.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 57.734%; route: 2.459, 35.626%; tC2Q: 0.458, 6.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.925</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>3.775</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/I3</td>
</tr>
<tr>
<td>4.807</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/F</td>
</tr>
<tr>
<td>4.812</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/I3</td>
</tr>
<tr>
<td>5.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/F</td>
</tr>
<tr>
<td>6.704</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4/I2</td>
</tr>
<tr>
<td>7.506</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4/F</td>
</tr>
<tr>
<td>7.849</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3/CLK</td>
</tr>
<tr>
<td>10.925</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 46.532%; route: 2.835, 46.026%; tC2Q: 0.458, 7.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.925</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>3.775</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/I3</td>
</tr>
<tr>
<td>4.807</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/F</td>
</tr>
<tr>
<td>4.812</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/I3</td>
</tr>
<tr>
<td>5.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/F</td>
</tr>
<tr>
<td>6.704</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4/I2</td>
</tr>
<tr>
<td>7.506</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4/F</td>
</tr>
<tr>
<td>7.849</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/CLK</td>
</tr>
<tr>
<td>10.925</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 46.532%; route: 2.835, 46.026%; tC2Q: 0.458, 7.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.925</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>3.775</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/I3</td>
</tr>
<tr>
<td>4.807</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/F</td>
</tr>
<tr>
<td>4.812</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/I3</td>
</tr>
<tr>
<td>5.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/F</td>
</tr>
<tr>
<td>6.704</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4/I2</td>
</tr>
<tr>
<td>7.506</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s4/F</td>
</tr>
<tr>
<td>7.849</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/CLK</td>
</tr>
<tr>
<td>10.925</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 46.532%; route: 2.835, 46.026%; tC2Q: 0.458, 7.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/Q</td>
</tr>
<tr>
<td>12.254</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2/I1</td>
</tr>
<tr>
<td>13.353</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2/F</td>
</tr>
<tr>
<td>15.001</td>
<td>1.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1/I2</td>
</tr>
<tr>
<td>16.033</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1/F</td>
</tr>
<tr>
<td>16.033</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.209</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>19.809</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 42.074%; route: 2.476, 48.877%; tC2Q: 0.458, 9.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3/Q</td>
</tr>
<tr>
<td>12.254</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2/I1</td>
</tr>
<tr>
<td>13.353</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2/F</td>
</tr>
<tr>
<td>14.829</td>
<td>1.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1/I3</td>
</tr>
<tr>
<td>15.651</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1/F</td>
</tr>
<tr>
<td>15.651</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.209</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>19.809</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 41.020%; route: 2.304, 49.193%; tC2Q: 0.458, 9.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.722</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>5.262</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n157_s0/I2</td>
</tr>
<tr>
<td>6.084</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n157_s0/F</td>
</tr>
<tr>
<td>6.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 57.947%; route: 1.389, 31.621%; tC2Q: 0.458, 10.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.684</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>5.125</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n150_s0/I2</td>
</tr>
<tr>
<td>5.947</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n150_s0/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.508, 58.921%; route: 1.290, 30.311%; tC2Q: 0.458, 10.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.684</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>5.125</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n148_s0/I2</td>
</tr>
<tr>
<td>5.947</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n148_s0/F</td>
</tr>
<tr>
<td>5.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.508, 58.921%; route: 1.290, 30.311%; tC2Q: 0.458, 10.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.684</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>5.133</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n149_s0/I2</td>
</tr>
<tr>
<td>5.759</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n149_s0/F</td>
</tr>
<tr>
<td>5.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.312, 56.827%; route: 1.298, 31.907%; tC2Q: 0.458, 11.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.684</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>5.133</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n147_s0/I2</td>
</tr>
<tr>
<td>5.759</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n147_s0/F</td>
</tr>
<tr>
<td>5.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.312, 56.827%; route: 1.298, 31.907%; tC2Q: 0.458, 11.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.684</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>5.133</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n146_s0/I2</td>
</tr>
<tr>
<td>5.759</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n146_s0/F</td>
</tr>
<tr>
<td>5.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.312, 56.827%; route: 1.298, 31.907%; tC2Q: 0.458, 11.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.684</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>5.133</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n145_s0/I2</td>
</tr>
<tr>
<td>5.759</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n145_s0/F</td>
</tr>
<tr>
<td>5.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.312, 56.827%; route: 1.298, 31.907%; tC2Q: 0.458, 11.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>3.775</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/I3</td>
</tr>
<tr>
<td>4.807</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/F</td>
</tr>
<tr>
<td>4.812</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/I3</td>
</tr>
<tr>
<td>5.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/F</td>
</tr>
<tr>
<td>7.172</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s2/I3</td>
</tr>
<tr>
<td>8.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s2/F</td>
</tr>
<tr>
<td>9.087</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s1/I2</td>
</tr>
<tr>
<td>10.119</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s1/F</td>
</tr>
<tr>
<td>10.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.209</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>19.809</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.195, 49.769%; route: 3.776, 44.793%; tC2Q: 0.458, 5.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_1_s0/Q</td>
</tr>
<tr>
<td>3.775</td>
<td>1.626</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/I3</td>
</tr>
<tr>
<td>4.807</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s5/F</td>
</tr>
<tr>
<td>4.812</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/I3</td>
</tr>
<tr>
<td>5.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s4/F</td>
</tr>
<tr>
<td>7.172</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[3][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0/I3</td>
</tr>
<tr>
<td>8.204</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C24[3][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s0/F</td>
</tr>
<tr>
<td>8.705</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s3/I3</td>
</tr>
<tr>
<td>9.731</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s3/F</td>
</tr>
<tr>
<td>10.435</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.209</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rrdy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.122, 47.135%; route: 4.165, 47.624%; tC2Q: 0.458, 5.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R11C26[1][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/Q</td>
</tr>
<tr>
<td>12.254</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0/I3</td>
</tr>
<tr>
<td>13.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0/F</td>
</tr>
<tr>
<td>14.892</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.209</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/CLK</td>
</tr>
<tr>
<td>19.809</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 26.302%; route: 2.433, 62.016%; tC2Q: 0.458, 11.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.938</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/CLK</td>
</tr>
<tr>
<td>11.426</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R11C26[1][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s3/Q</td>
</tr>
<tr>
<td>12.254</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0/I3</td>
</tr>
<tr>
<td>13.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C24[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n742_s0/F</td>
</tr>
<tr>
<td>14.266</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s4/I3</td>
</tr>
<tr>
<td>14.891</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s4/F</td>
</tr>
<tr>
<td>15.227</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.209</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.657, 38.907%; route: 2.144, 50.331%; tC2Q: 0.458, 10.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.722</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>4.777</td>
<td>0.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n156_s0/I2</td>
</tr>
<tr>
<td>5.599</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n156_s0/F</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 65.130%; route: 0.905, 23.145%; tC2Q: 0.458, 11.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.722</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>4.777</td>
<td>0.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n155_s0/I2</td>
</tr>
<tr>
<td>5.599</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n155_s0/F</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 65.130%; route: 0.905, 23.145%; tC2Q: 0.458, 11.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.722</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>4.777</td>
<td>0.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n154_s0/I2</td>
</tr>
<tr>
<td>5.599</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n154_s0/F</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 65.130%; route: 0.905, 23.145%; tC2Q: 0.458, 11.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.722</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>4.777</td>
<td>0.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n153_s0/I2</td>
</tr>
<tr>
<td>5.599</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n153_s0/F</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 65.130%; route: 0.905, 23.145%; tC2Q: 0.458, 11.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.722</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>4.777</td>
<td>0.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n152_s0/I2</td>
</tr>
<tr>
<td>5.599</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n152_s0/F</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 65.130%; route: 0.905, 23.145%; tC2Q: 0.458, 11.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.576</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/I1</td>
</tr>
<tr>
<td>3.201</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n95_s1/F</td>
</tr>
<tr>
<td>3.623</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/I2</td>
</tr>
<tr>
<td>4.722</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s1/F</td>
</tr>
<tr>
<td>4.777</td>
<td>0.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n151_s0/I2</td>
</tr>
<tr>
<td>5.599</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n151_s0/F</td>
</tr>
<tr>
<td>5.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3/CLK</td>
</tr>
<tr>
<td>10.568</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.546, 65.130%; route: 0.905, 23.145%; tC2Q: 0.458, 11.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s1/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n214_s1/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n214_s1/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1/I3</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s1/I3</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1/I1</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n478_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_s3/I0</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n613_s3/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s0/I0</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/n77_s0/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1/I3</td>
</tr>
<tr>
<td>2.342</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n614_s1/F</td>
</tr>
<tr>
<td>2.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.505, 60.232%; tC2Q: 0.333, 39.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>0.574</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.574, 63.282%; tC2Q: 0.333, 36.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.307%; tC2Q: 0.333, 36.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
</tr>
<tr>
<td>2.539</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.307%; tC2Q: 0.333, 36.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R11C16[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5/I0</td>
</tr>
<tr>
<td>2.525</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5/F</td>
</tr>
<tr>
<td>2.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/rx_latch_flag_s0/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.578, 63.433%; tC2Q: 0.333, 36.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0/Q</td>
</tr>
<tr>
<td>2.546</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.582, 63.575%; tC2Q: 0.333, 36.425%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n312_s1/I0</td>
</tr>
<tr>
<td>2.567</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n312_s1/F</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_12_s0/Q</td>
</tr>
<tr>
<td>2.567</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_sso_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_9_s0/Q</td>
</tr>
<tr>
<td>2.567</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_irrdy_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.937</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C15[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/latch_s_data_8_s0/Q</td>
</tr>
<tr>
<td>2.567</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C15[1][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_itrdy_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_ie_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n310_s1/I0</td>
</tr>
<tr>
<td>2.573</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n310_s1/F</td>
</tr>
<tr>
<td>2.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.502%; route: 0.236, 25.102%; tC2Q: 0.333, 35.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.202</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1/I1</td>
</tr>
<tr>
<td>2.574</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n477_s1/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" font-weight:bold;">cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>140</td>
<td>PLL_L</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.447%; route: 0.238, 25.207%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.149</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.149</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.149</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.149</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.149</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.149</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.149</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_toe_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.149</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_trdy_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.149</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rxdata_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.931</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.181</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.706</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>10.968</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>19.965</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pllvr_inst/pllvr_inst_s4/CLKOUT</td>
</tr>
<tr>
<td>20.149</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cortexM3_inst/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>140</td>
<td>clk_doubler_out</td>
<td>0.461</td>
<td>0.262</td>
</tr>
<tr>
<td>14</td>
<td>rom_addr_12</td>
<td>5.475</td>
<td>0.825</td>
</tr>
<tr>
<td>14</td>
<td>n77_5</td>
<td>4.484</td>
<td>0.854</td>
</tr>
<tr>
<td>14</td>
<td>reg_rd</td>
<td>13.160</td>
<td>1.979</td>
</tr>
<tr>
<td>13</td>
<td>dw04_cs</td>
<td>12.756</td>
<td>1.484</td>
</tr>
<tr>
<td>12</td>
<td>c_status[0]</td>
<td>3.674</td>
<td>1.642</td>
</tr>
<tr>
<td>12</td>
<td>c_status[1]</td>
<td>3.577</td>
<td>1.807</td>
</tr>
<tr>
<td>12</td>
<td>n416_8</td>
<td>0.461</td>
<td>1.328</td>
</tr>
<tr>
<td>11</td>
<td>c_status[2]</td>
<td>2.850</td>
<td>1.801</td>
</tr>
<tr>
<td>11</td>
<td>dw00_cs</td>
<td>13.159</td>
<td>1.635</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C1</td>
<td>48.61%</td>
</tr>
<tr>
<td>R11C24</td>
<td>44.44%</td>
</tr>
<tr>
<td>R8C1</td>
<td>41.67%</td>
</tr>
<tr>
<td>R9C26</td>
<td>38.89%</td>
</tr>
<tr>
<td>R10C1</td>
<td>38.89%</td>
</tr>
<tr>
<td>R9C24</td>
<td>37.50%</td>
</tr>
<tr>
<td>R15C1</td>
<td>34.72%</td>
</tr>
<tr>
<td>R11C26</td>
<td>33.33%</td>
</tr>
<tr>
<td>R11C20</td>
<td>31.94%</td>
</tr>
<tr>
<td>R9C17</td>
<td>30.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
