[["The bi-Mode Branch Predictor.", ["Chih-Chieh Lee", "I-Cheng K. Chen", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1997.645792", 10], ["Path-Based Next Trace Prediction.", ["Quinn Jacobson", "Eric Rotenberg", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645793", 10], ["Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism.", ["Daniel H. Friendly", "Sanjay J. Patel", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1997.645794", 10], ["Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order.", ["Jared Stark", "Paul Racunas", "Yale N. Patt"], "https://doi.org/10.1109/MICRO.1997.645795", 10], ["On High-Bandwidth Data Cache Design for Multi-Issue Processors.", ["Jude A. Rivers", "Gary S. Tyson", "Edward S. Davidson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1997.645796", 11], ["Run-Time Spatial Locality Detection and Optimization.", ["Teresa L. Johnson", "Matthew C. Merten", "Wen-mei W. Hwu"], "https://doi.org/10.1109/MICRO.1997.645797", 8], ["A Comparison of Data Prefetching on an Access Decoupled and Superscalar Machine.", ["G. P. Jones", "Nigel P. Topham"], "https://doi.org/10.1109/MICRO.1997.645798", 6], ["The Design and Performance of a Conflict-Avoiding Cache.", ["Nigel P. Topham", "Antonio Gonzalez", "Jose Gonzalez"], "https://doi.org/10.1109/MICRO.1997.645799", 10], ["Prediction Caches for Superscalar Processors.", ["James E. Bennett", "Michael J. Flynn"], "https://doi.org/10.1109/MICRO.1997.645800", 10], ["A Framework for Balancing Control Flow and Predication.", ["David I. August", "Wen-mei W. Hwu", "Scott A. Mahlke"], "https://doi.org/10.1109/MICRO.1997.645801", 12], ["Evaluation of Scheduling Techniques on a SPARC-based VLIW Testbed.", ["Seongbae Park", "SangMin Shim", "Soo-Mook Moon"], "https://doi.org/10.1109/MICRO.1997.645802", 10], ["Tuning Compiler Optimizations for Simultaneous Multithreading.", ["Jack L. Lo", "Susan J. Eggers", "Henry M. Levy", "Sujay S. Parekh", "Dean M. Tullsen"], "https://doi.org/10.1109/MICRO.1997.645803", 11], ["Exploiting Dead Value Information.", ["Milo M. K. Martin", "Amir Roth", "Charles N. Fischer"], "https://doi.org/10.1109/MICRO.1997.645804", 11], ["Trace Processors.", ["Eric Rotenberg", "Quinn Jacobson", "Yiannakis Sazeides", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645805", 11], ["The Multicluster Architecture: Reducing Cycle Time Through Partitioning.", ["Keith I. Farkas", "Paul Chow", "Norman P. Jouppi", "Zvonko G. Vranesic"], "https://doi.org/10.1109/MICRO.1997.645806", 11], ["Out-of-Order Vector Architectures.", ["Roger Espasa", "Mateo Valero", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645807", 11], ["Initial Results on the Performance and Cost of Vector Microprocessors.", ["Corinna G. Lee", "Derek J. DeVries"], "https://doi.org/10.1109/MICRO.1997.645808", 12], ["The Filter Cache: An Energy Efficient Memory Structure.", ["Johnson Kin", "Munish Gupta", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645809", 10], ["Improving Code Density Using Compression Techniques.", ["Charles Lefurgy", "Peter L. Bird", "I-Cheng K. Chen", "Trevor N. Mudge"], "https://doi.org/10.1109/MICRO.1997.645810", 10], ["Procedure Based Program Compression.", ["Darko Kirovski", "Johnson Kin", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645811", 10], ["Improving the Accuracy and Performance of Memory Communication Through Renaming.", ["Gary S. Tyson", "Todd M. Austin"], "https://doi.org/10.1109/MICRO.1997.645812", 10], ["Microarchitecture Support for Improving the Performance of Load Target Prediction.", ["Chung-Ho Chen", "Akida Wu"], "https://doi.org/10.1109/MICRO.1997.645813", 7], ["Streamlining Inter-Operation Memory Communication via Data Dependence Prediction.", ["Andreas Moshovos", "Gurindar S. Sohi"], "https://doi.org/10.1109/MICRO.1997.645814", 11], ["The Predictability of Data Values.", ["Yiannakis Sazeides", "James E. Smith"], "https://doi.org/10.1109/MICRO.1997.645815", 11], ["Value Profiling.", ["Brad Calder", "Peter Feller", "Alan Eustace"], "https://doi.org/10.1109/MICRO.1997.645816", 11], ["Can Program Profiling Support Value Prediction?", ["Freddy Gabbay", "Avi Mendelson"], "https://doi.org/10.1109/MICRO.1997.645817", 11], ["Highly Accurate Data Value Prediction Using Hybrid Predictors.", ["Kai Wang", "Manoj Franklin"], "https://doi.org/10.1109/MICRO.1997.645819", 10], ["ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors.", ["Jeffrey Dean", "James E. Hicks", "Carl A. Waldspurger", "William E. Weihl", "George Z. Chrysos"], "https://doi.org/10.1109/MICRO.1997.645821", 11], ["Procedure Placement Using Temporal Ordering Information.", ["Nicholas C. Gloy", "Trevor Blackwell", "Michael D. Smith", "Brad Calder"], "https://doi.org/10.1109/MICRO.1997.645824", 11], ["Predicting Data Cache Misses in Non-Numeric Applications through Correlation Profiling.", ["Todd C. Mowry", "Chi-Keung Luk"], "https://doi.org/10.1109/MICRO.1997.645827", 7], ["Available Parallelism in Video Applications.", ["Heng Liao", "Andrew Wolfe"], "https://doi.org/10.1109/MICRO.1997.645829", 9], ["MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems.", ["Chunho Lee", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1109/MICRO.1997.645830", 6], ["Cache Sensitive Modulo Scheduling.", ["F. Jesus Sanchez", "Antonio Gonzalez"], "https://doi.org/10.1109/MICRO.1997.645831", 11], ["Unroll-and-Jam Using Uniformly Generated Sets.", ["Steve Carr", "Yiping Guan"], "https://doi.org/10.1109/MICRO.1997.645832", 9], ["Resource-Sensitive Profile-Directed Data Flow Analysis for Code Optimization.", ["Rajiv Gupta", "David A. Berson", "Jesse Zhixi Fang"], "https://doi.org/10.1109/MICRO.1997.645834", 11]]