INFO-FLOW: Workspace C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1 opened at Thu Nov 30 16:23:24 +0900 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 1.297 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.115 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.148 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.479 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.644 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.163 seconds; current allocated memory: 106.109 MB.
INFO: [HLS 200-10] Analyzing design file 'gemm.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling gemm.cc as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang gemm.cc -foptimization-record-file=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.cc.clang.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.cc.clang.err.log 
Command       ap_eval done; 0.413 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top mm -name=mm 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/clang.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.879 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.81 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc std=gnu++14 -target fpga  -directive=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.97 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.596 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc.clang-tidy.loop-label.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.2 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.246 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc.xilinx-dataflow-lawyer.diag.yml C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.671 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc.clang.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.pp.0.cc.clang.err.log 
Command       ap_eval done; 0.795 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.546 seconds; current allocated memory: 107.125 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/gemm.g.bc -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.797 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.8 sec.
Execute       run_link_or_opt -opt -out C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mm -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mm -reflow-float-conversion -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.074 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.079 sec.
Execute       run_link_or_opt -out C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mm 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mm -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mm -mllvm -hls-db-dir -mllvm C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.639 sec.
INFO: [HLS 214-291] Loop 'col' is marked as complete unroll implied by the pipeline pragma (gemm.cc:40:7)
INFO: [HLS 214-291] Loop 'product' is marked as complete unroll implied by the pipeline pragma (gemm.cc:43:13)
INFO: [HLS 214-186] Unrolling loop 'col' (gemm.cc:40:7) in function 'mm' completely with a factor of 8 (gemm.cc:15:0)
INFO: [HLS 214-186] Unrolling loop 'product' (gemm.cc:43:13) in function 'mm' completely with a factor of 8 (gemm.cc:15:0)
INFO: [HLS 214-248] Applying array_partition to 'A_buff': Complete partitioning on dimension 2. (gemm.cc:25:8)
INFO: [HLS 214-248] Applying array_partition to 'B_buff': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (gemm.cc:26:8)
INFO: [HLS 214-248] Applying array_partition to 'AB_buff': Complete partitioning on dimension 2. (gemm.cc:27:8)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(gemm.cc:34:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (gemm.cc:34:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(gemm.cc:35:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (gemm.cc:35:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(gemm.cc:53:2) has been inferred on bundle 'AB_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (gemm.cc:53:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.37 seconds; current allocated memory: 108.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 108.312 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mm -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.0.bc -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.108 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 115.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.1.bc -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 117.332 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.g.1.bc to C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.o.1.bc -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mm' automatically.
Command         transform done; 0.26 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'mm' (gemm.cc:13)...56 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 140.613 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.o.2.bc -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.1' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.2' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.3' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.4' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.5' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.6' 
INFO: [HLS 200-472] Inferring partial write operation for 'A_buff.7' 
INFO: [HLS 200-472] Inferring partial write operation for 'AB_buff' (gemm.cc:47:18)
Command         transform done; 0.359 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 171.434 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.968 sec.
Command     elaborate done; 12.967 sec.
Execute     ap_eval exec zip -j C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.114 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mm' ...
Execute       ap_set_top_model mm 
Execute       get_model_list mm -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mm 
Execute       preproc_iomode -model mm_Pipeline_4 
Execute       preproc_iomode -model mm_Pipeline_row 
Execute       preproc_iomode -model mm_Pipeline_2 
Execute       preproc_iomode -model mm_Pipeline_1 
Execute       get_model_list mm -filter all-wo-channel 
INFO-FLOW: Model list for configure: mm_Pipeline_1 mm_Pipeline_2 mm_Pipeline_row mm_Pipeline_4 mm
INFO-FLOW: Configuring Module : mm_Pipeline_1 ...
Execute       set_default_model mm_Pipeline_1 
Execute       apply_spec_resource_limit mm_Pipeline_1 
INFO-FLOW: Configuring Module : mm_Pipeline_2 ...
Execute       set_default_model mm_Pipeline_2 
Execute       apply_spec_resource_limit mm_Pipeline_2 
INFO-FLOW: Configuring Module : mm_Pipeline_row ...
Execute       set_default_model mm_Pipeline_row 
Execute       apply_spec_resource_limit mm_Pipeline_row 
INFO-FLOW: Configuring Module : mm_Pipeline_4 ...
Execute       set_default_model mm_Pipeline_4 
Execute       apply_spec_resource_limit mm_Pipeline_4 
INFO-FLOW: Configuring Module : mm ...
Execute       set_default_model mm 
Execute       apply_spec_resource_limit mm 
INFO-FLOW: Model list for preprocess: mm_Pipeline_1 mm_Pipeline_2 mm_Pipeline_row mm_Pipeline_4 mm
INFO-FLOW: Preprocessing Module: mm_Pipeline_1 ...
Execute       set_default_model mm_Pipeline_1 
Execute       cdfg_preprocess -model mm_Pipeline_1 
Execute       rtl_gen_preprocess mm_Pipeline_1 
INFO-FLOW: Preprocessing Module: mm_Pipeline_2 ...
Execute       set_default_model mm_Pipeline_2 
Execute       cdfg_preprocess -model mm_Pipeline_2 
Execute       rtl_gen_preprocess mm_Pipeline_2 
INFO-FLOW: Preprocessing Module: mm_Pipeline_row ...
Execute       set_default_model mm_Pipeline_row 
Execute       cdfg_preprocess -model mm_Pipeline_row 
Execute       rtl_gen_preprocess mm_Pipeline_row 
INFO-FLOW: Preprocessing Module: mm_Pipeline_4 ...
Execute       set_default_model mm_Pipeline_4 
Execute       cdfg_preprocess -model mm_Pipeline_4 
Execute       rtl_gen_preprocess mm_Pipeline_4 
INFO-FLOW: Preprocessing Module: mm ...
Execute       set_default_model mm 
Execute       cdfg_preprocess -model mm 
Execute       rtl_gen_preprocess mm 
INFO-FLOW: Model list for synthesis: mm_Pipeline_1 mm_Pipeline_2 mm_Pipeline_row mm_Pipeline_4 mm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_1 
Execute       schedule -model mm_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 176.074 MB.
Execute       syn_report -verbosereport -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_1.
Execute       set_default_model mm_Pipeline_1 
Execute       bind -model mm_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 177.324 MB.
Execute       syn_report -verbosereport -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding mm_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_2 
Execute       schedule -model mm_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.245 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 180.508 MB.
Execute       syn_report -verbosereport -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_2.
Execute       set_default_model mm_Pipeline_2 
Execute       bind -model mm_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 180.680 MB.
Execute       syn_report -verbosereport -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding mm_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_row 
Execute       schedule -model mm_Pipeline_row 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'row'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.752 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 182.094 MB.
Execute       syn_report -verbosereport -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.138 sec.
Execute       db_write -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_row.
Execute       set_default_model mm_Pipeline_row 
Execute       bind -model mm_Pipeline_row 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.205 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 182.352 MB.
Execute       syn_report -verbosereport -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.466 sec.
Execute       db_write -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row.bind.adb -f 
INFO-FLOW: Finish binding mm_Pipeline_row.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm_Pipeline_4 
Execute       schedule -model mm_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 182.676 MB.
Execute       syn_report -verbosereport -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling mm_Pipeline_4.
Execute       set_default_model mm_Pipeline_4 
Execute       bind -model mm_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 182.738 MB.
Execute       syn_report -verbosereport -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding mm_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mm 
Execute       schedule -model mm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.144 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 183.551 MB.
Execute       syn_report -verbosereport -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.sched.adb -f 
INFO-FLOW: Finish scheduling mm.
Execute       set_default_model mm 
Execute       bind -model mm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.244 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 183.930 MB.
Execute       syn_report -verbosereport -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.374 sec.
Execute       db_write -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.bind.adb -f 
INFO-FLOW: Finish binding mm.
Execute       get_model_list mm -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mm_Pipeline_1 
Execute       rtl_gen_preprocess mm_Pipeline_2 
Execute       rtl_gen_preprocess mm_Pipeline_row 
Execute       rtl_gen_preprocess mm_Pipeline_4 
Execute       rtl_gen_preprocess mm 
INFO-FLOW: Model list for RTL generation: mm_Pipeline_1 mm_Pipeline_2 mm_Pipeline_row mm_Pipeline_4 mm
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_1 -top_prefix mm_ -sub_prefix mm_ -mg_file C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_1'.
Command       create_rtl_model done; 0.297 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 186.164 MB.
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/vhdl/mm_mm_Pipeline_1 
Execute       gen_rtl mm_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/verilog/mm_mm_Pipeline_1 
Execute       syn_report -csynth -model mm_Pipeline_1 -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/mm_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm_Pipeline_1 -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/mm_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model mm_Pipeline_1 -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mm_Pipeline_1 -f -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1.adb 
Execute       db_write -model mm_Pipeline_1 -bindview -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm_Pipeline_1 -p C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_2 -top_prefix mm_ -sub_prefix mm_ -mg_file C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_2'.
Command       create_rtl_model done; 0.378 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 189.199 MB.
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/vhdl/mm_mm_Pipeline_2 
Execute       gen_rtl mm_Pipeline_2 -style xilinx -f -lang vlog -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/verilog/mm_mm_Pipeline_2 
Execute       syn_report -csynth -model mm_Pipeline_2 -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/mm_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm_Pipeline_2 -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/mm_Pipeline_2_csynth.xml 
Execute       syn_report -verbosereport -model mm_Pipeline_2 -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mm_Pipeline_2 -f -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2.adb 
Command       db_write done; 0.182 sec.
Execute       db_write -model mm_Pipeline_2 -bindview -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm_Pipeline_2 -p C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_row -top_prefix mm_ -sub_prefix mm_ -mg_file C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_row' pipeline 'row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_row'.
Command       create_rtl_model done; 0.119 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.936 seconds; current allocated memory: 196.289 MB.
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_row -style xilinx -f -lang vhdl -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/vhdl/mm_mm_Pipeline_row 
Execute       gen_rtl mm_Pipeline_row -style xilinx -f -lang vlog -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/verilog/mm_mm_Pipeline_row 
Execute       syn_report -csynth -model mm_Pipeline_row -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/mm_Pipeline_row_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.279 sec.
Execute       syn_report -rtlxml -model mm_Pipeline_row -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/mm_Pipeline_row_csynth.xml 
Command       syn_report done; 0.126 sec.
Execute       syn_report -verbosereport -model mm_Pipeline_row -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.679 sec.
Execute       db_write -model mm_Pipeline_row -f -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row.adb 
Command       db_write done; 0.203 sec.
Execute       db_write -model mm_Pipeline_row -bindview -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.104 sec.
Execute       gen_tb_info mm_Pipeline_row -p C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm_Pipeline_4 -top_prefix mm_ -sub_prefix mm_ -mg_file C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mm_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mm_Pipeline_4/m_axi_AB_port_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm_Pipeline_4'.
Command       create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.457 seconds; current allocated memory: 201.156 MB.
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm_Pipeline_4 -style xilinx -f -lang vhdl -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/vhdl/mm_mm_Pipeline_4 
Execute       gen_rtl mm_Pipeline_4 -style xilinx -f -lang vlog -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/verilog/mm_mm_Pipeline_4 
Execute       syn_report -csynth -model mm_Pipeline_4 -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/mm_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm_Pipeline_4 -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/mm_Pipeline_4_csynth.xml 
Execute       syn_report -verbosereport -model mm_Pipeline_4 -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mm_Pipeline_4 -f -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4.adb 
Execute       db_write -model mm_Pipeline_4 -bindview -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm_Pipeline_4 -p C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mm -top_prefix  -sub_prefix mm_ -mg_file C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/AB_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mm/AB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'AB' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mm'.
INFO: [RTMG 210-278] Implementing memory 'mm_A_buff_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.359 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.65 seconds; current allocated memory: 206.371 MB.
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       gen_rtl mm -istop -style xilinx -f -lang vhdl -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/vhdl/mm 
Execute       gen_rtl mm -istop -style xilinx -f -lang vlog -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/verilog/mm 
Execute       syn_report -csynth -model mm -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/mm_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mm -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/mm_csynth.xml 
Execute       syn_report -verbosereport -model mm -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.523 sec.
Execute       db_write -model mm -f -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.adb 
Execute       db_write -model mm -bindview -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mm -p C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm 
Execute       export_constraint_db -f -tool general -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.constraint.tcl 
Execute       syn_report -designview -model mm -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.design.xml 
Command       syn_report done; 0.319 sec.
Execute       syn_report -csynthDesign -model mm -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model mm -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mm -o C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.protoinst 
Execute       sc_get_clocks mm 
Execute       sc_get_portdomain mm 
INFO-FLOW: Model list for RTL component generation: mm_Pipeline_1 mm_Pipeline_2 mm_Pipeline_row mm_Pipeline_4 mm
INFO-FLOW: Handling components in module [mm_Pipeline_1] ... 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm_Pipeline_2] ... 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm_Pipeline_row] ... 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row.compgen.tcl 
INFO-FLOW: Found component mm_mul_32s_32s_32_1_1.
INFO-FLOW: Append model mm_mul_32s_32s_32_1_1
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm_Pipeline_4] ... 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component mm_mux_83_32_1_1.
INFO-FLOW: Append model mm_mux_83_32_1_1
INFO-FLOW: Found component mm_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mm] ... 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.compgen.tcl 
INFO-FLOW: Found component mm_A_buff_RAM_AUTO_1R1W.
INFO-FLOW: Append model mm_A_buff_RAM_AUTO_1R1W
INFO-FLOW: Found component mm_A_port_m_axi.
INFO-FLOW: Append model mm_A_port_m_axi
INFO-FLOW: Found component mm_B_port_m_axi.
INFO-FLOW: Append model mm_B_port_m_axi
INFO-FLOW: Found component mm_AB_port_m_axi.
INFO-FLOW: Append model mm_AB_port_m_axi
INFO-FLOW: Found component mm_CONTROL_BUS_s_axi.
INFO-FLOW: Append model mm_CONTROL_BUS_s_axi
INFO-FLOW: Append model mm_Pipeline_1
INFO-FLOW: Append model mm_Pipeline_2
INFO-FLOW: Append model mm_Pipeline_row
INFO-FLOW: Append model mm_Pipeline_4
INFO-FLOW: Append model mm
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mm_flow_control_loop_pipe_sequential_init mm_flow_control_loop_pipe_sequential_init mm_mul_32s_32s_32_1_1 mm_flow_control_loop_pipe_sequential_init mm_mux_83_32_1_1 mm_flow_control_loop_pipe_sequential_init mm_A_buff_RAM_AUTO_1R1W mm_A_port_m_axi mm_B_port_m_axi mm_AB_port_m_axi mm_CONTROL_BUS_s_axi mm_Pipeline_1 mm_Pipeline_2 mm_Pipeline_row mm_Pipeline_4 mm
INFO-FLOW: Generating C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_mux_83_32_1_1
INFO-FLOW: To file: write model mm_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mm_A_buff_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mm_A_port_m_axi
INFO-FLOW: To file: write model mm_B_port_m_axi
INFO-FLOW: To file: write model mm_AB_port_m_axi
INFO-FLOW: To file: write model mm_CONTROL_BUS_s_axi
INFO-FLOW: To file: write model mm_Pipeline_1
INFO-FLOW: To file: write model mm_Pipeline_2
INFO-FLOW: To file: write model mm_Pipeline_row
INFO-FLOW: To file: write model mm_Pipeline_4
INFO-FLOW: To file: write model mm
INFO-FLOW: Generating C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.124 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/vlog' tclDir='C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db' modelList='mm_flow_control_loop_pipe_sequential_init
mm_flow_control_loop_pipe_sequential_init
mm_mul_32s_32s_32_1_1
mm_flow_control_loop_pipe_sequential_init
mm_mux_83_32_1_1
mm_flow_control_loop_pipe_sequential_init
mm_A_buff_RAM_AUTO_1R1W
mm_A_port_m_axi
mm_B_port_m_axi
mm_AB_port_m_axi
mm_CONTROL_BUS_s_axi
mm_Pipeline_1
mm_Pipeline_2
mm_Pipeline_row
mm_Pipeline_4
mm
' expOnly='0'
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1.compgen.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2.compgen.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row.compgen.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.compgen.tcl 
Execute         source ./CONTROL_BUS.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.056 seconds; current allocated memory: 212.539 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mm_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mm_flow_control_loop_pipe_sequential_init
mm_flow_control_loop_pipe_sequential_init
mm_mul_32s_32s_32_1_1
mm_flow_control_loop_pipe_sequential_init
mm_mux_83_32_1_1
mm_flow_control_loop_pipe_sequential_init
mm_A_buff_RAM_AUTO_1R1W
mm_A_port_m_axi
mm_B_port_m_axi
mm_AB_port_m_axi
mm_CONTROL_BUS_s_axi
mm_Pipeline_1
mm_Pipeline_2
mm_Pipeline_row
mm_Pipeline_4
mm
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.tbgen.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.compgen.dataonly.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.compgen.dataonly.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.rtl_wrap.cfg.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.compgen.dataonly.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_2.tbgen.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_row.tbgen.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm_Pipeline_4.tbgen.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.tbgen.tcl 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/mm.constraint.tcl 
Execute       sc_get_clocks mm 
Execute       source C:/Users/CSDL_GUEST.DESKTOP-HHKUDFN/Desktop/06_LIG/23-02/HLS/4_GEMM/4_gemm_zcu104/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CONTROL_BUS_s_axi_U SOURCE {} VARIABLE {} MODULE mm LOOP {} BUNDLEDNAME CONTROL_BUS DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME AB_port_m_axi_U SOURCE {} VARIABLE {} MODULE mm LOOP {} BUNDLEDNAME AB_port DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME A_port_m_axi_U SOURCE {} VARIABLE {} MODULE mm LOOP {} BUNDLEDNAME A_port DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME B_port_m_axi_U SOURCE {} VARIABLE {} MODULE mm LOOP {} BUNDLEDNAME B_port DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST mm MODULE2INSTS {mm mm mm_Pipeline_1 grp_mm_Pipeline_1_fu_438 mm_Pipeline_2 grp_mm_Pipeline_2_fu_453 mm_Pipeline_row grp_mm_Pipeline_row_fu_524 mm_Pipeline_4 grp_mm_Pipeline_4_fu_608} INST2MODULE {mm mm grp_mm_Pipeline_1_fu_438 mm_Pipeline_1 grp_mm_Pipeline_2_fu_453 mm_Pipeline_2 grp_mm_Pipeline_row_fu_524 mm_Pipeline_row grp_mm_Pipeline_4_fu_608 mm_Pipeline_4} INSTDATA {mm {DEPTH 1 CHILDREN {grp_mm_Pipeline_1_fu_438 grp_mm_Pipeline_2_fu_453 grp_mm_Pipeline_row_fu_524 grp_mm_Pipeline_4_fu_608}} grp_mm_Pipeline_1_fu_438 {DEPTH 2 CHILDREN {}} grp_mm_Pipeline_2_fu_453 {DEPTH 2 CHILDREN {}} grp_mm_Pipeline_row_fu_524 {DEPTH 2 CHILDREN {}} grp_mm_Pipeline_4_fu_608 {DEPTH 2 CHILDREN {}}} MODULEDATA {mm_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_219_p2 SOURCE {} VARIABLE empty_25 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mm_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_23_fu_937_p2 SOURCE {} VARIABLE empty_23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mm_Pipeline_row {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_798_p2 SOURCE gemm.cc:38 VARIABLE add_ln38 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U77 SOURCE gemm.cc:44 VARIABLE ABij LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U78 SOURCE gemm.cc:44 VARIABLE mul_ln44 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U79 SOURCE gemm.cc:44 VARIABLE mul_ln44_1 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U80 SOURCE gemm.cc:44 VARIABLE mul_ln44_2 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U81 SOURCE gemm.cc:44 VARIABLE mul_ln44_3 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U82 SOURCE gemm.cc:44 VARIABLE mul_ln44_4 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U83 SOURCE gemm.cc:44 VARIABLE mul_ln44_5 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U84 SOURCE gemm.cc:44 VARIABLE mul_ln44_6 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_861_p2 SOURCE gemm.cc:44 VARIABLE add_ln44 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_867_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_1 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_885_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_4 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U85 SOURCE gemm.cc:44 VARIABLE ABij_2 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U86 SOURCE gemm.cc:44 VARIABLE mul_ln44_8 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U87 SOURCE gemm.cc:44 VARIABLE mul_ln44_9 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U88 SOURCE gemm.cc:44 VARIABLE mul_ln44_10 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U89 SOURCE gemm.cc:44 VARIABLE mul_ln44_11 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U90 SOURCE gemm.cc:44 VARIABLE mul_ln44_12 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U91 SOURCE gemm.cc:44 VARIABLE mul_ln44_13 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U92 SOURCE gemm.cc:44 VARIABLE mul_ln44_14 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_7_fu_944_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_7 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_8_fu_950_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_8 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_11_fu_968_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_11 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U93 SOURCE gemm.cc:44 VARIABLE ABij_4 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U94 SOURCE gemm.cc:44 VARIABLE mul_ln44_16 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U95 SOURCE gemm.cc:44 VARIABLE mul_ln44_17 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U96 SOURCE gemm.cc:44 VARIABLE mul_ln44_18 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U97 SOURCE gemm.cc:44 VARIABLE mul_ln44_19 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U98 SOURCE gemm.cc:44 VARIABLE mul_ln44_20 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U99 SOURCE gemm.cc:44 VARIABLE mul_ln44_21 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U100 SOURCE gemm.cc:44 VARIABLE mul_ln44_22 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_14_fu_1027_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_14 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_15_fu_1033_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_15 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_18_fu_1051_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_18 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U101 SOURCE gemm.cc:44 VARIABLE ABij_6 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U102 SOURCE gemm.cc:44 VARIABLE mul_ln44_24 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U103 SOURCE gemm.cc:44 VARIABLE mul_ln44_25 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U104 SOURCE gemm.cc:44 VARIABLE mul_ln44_26 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U105 SOURCE gemm.cc:44 VARIABLE mul_ln44_27 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U106 SOURCE gemm.cc:44 VARIABLE mul_ln44_28 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U107 SOURCE gemm.cc:44 VARIABLE mul_ln44_29 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U108 SOURCE gemm.cc:44 VARIABLE mul_ln44_30 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_21_fu_1110_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_21 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_22_fu_1116_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_22 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_25_fu_1134_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_25 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U109 SOURCE gemm.cc:44 VARIABLE ABij_8 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U110 SOURCE gemm.cc:44 VARIABLE mul_ln44_32 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U111 SOURCE gemm.cc:44 VARIABLE mul_ln44_33 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U112 SOURCE gemm.cc:44 VARIABLE mul_ln44_34 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U113 SOURCE gemm.cc:44 VARIABLE mul_ln44_35 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U114 SOURCE gemm.cc:44 VARIABLE mul_ln44_36 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U115 SOURCE gemm.cc:44 VARIABLE mul_ln44_37 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U116 SOURCE gemm.cc:44 VARIABLE mul_ln44_38 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_28_fu_1185_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_28 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_29_fu_1191_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_29 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_32_fu_1209_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_32 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U117 SOURCE gemm.cc:44 VARIABLE ABij_10 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U118 SOURCE gemm.cc:44 VARIABLE mul_ln44_40 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U119 SOURCE gemm.cc:44 VARIABLE mul_ln44_41 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U120 SOURCE gemm.cc:44 VARIABLE mul_ln44_42 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U121 SOURCE gemm.cc:44 VARIABLE mul_ln44_43 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U122 SOURCE gemm.cc:44 VARIABLE mul_ln44_44 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U123 SOURCE gemm.cc:44 VARIABLE mul_ln44_45 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U124 SOURCE gemm.cc:44 VARIABLE mul_ln44_46 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_35_fu_1260_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_35 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_36_fu_1266_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_36 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_39_fu_1284_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_39 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U125 SOURCE gemm.cc:44 VARIABLE ABij_12 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U126 SOURCE gemm.cc:44 VARIABLE mul_ln44_48 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U127 SOURCE gemm.cc:44 VARIABLE mul_ln44_49 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U128 SOURCE gemm.cc:44 VARIABLE mul_ln44_50 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U129 SOURCE gemm.cc:44 VARIABLE mul_ln44_51 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U130 SOURCE gemm.cc:44 VARIABLE mul_ln44_52 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U131 SOURCE gemm.cc:44 VARIABLE mul_ln44_53 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U132 SOURCE gemm.cc:44 VARIABLE mul_ln44_54 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_42_fu_1335_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_42 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_43_fu_1341_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_43 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_46_fu_1359_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_46 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U133 SOURCE gemm.cc:44 VARIABLE ABij_14 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U134 SOURCE gemm.cc:44 VARIABLE mul_ln44_56 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U135 SOURCE gemm.cc:44 VARIABLE mul_ln44_57 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U136 SOURCE gemm.cc:44 VARIABLE mul_ln44_58 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U137 SOURCE gemm.cc:44 VARIABLE mul_ln44_59 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U138 SOURCE gemm.cc:44 VARIABLE mul_ln44_60 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U139 SOURCE gemm.cc:44 VARIABLE mul_ln44_61 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U140 SOURCE gemm.cc:44 VARIABLE mul_ln44_62 LOOP row BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_49_fu_1410_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_49 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_50_fu_1416_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_50 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_53_fu_1434_p2 SOURCE gemm.cc:44 VARIABLE add_ln44_53 LOOP row BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 192 BRAM 0 URAM 0}} mm_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_21_fu_212_p2 SOURCE {} VARIABLE empty_21 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mm {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_buff_U SOURCE gemm.cc:25 VARIABLE A_buff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_buff_1_U SOURCE gemm.cc:25 VARIABLE A_buff_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_buff_2_U SOURCE gemm.cc:25 VARIABLE A_buff_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_buff_3_U SOURCE gemm.cc:25 VARIABLE A_buff_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_buff_4_U SOURCE gemm.cc:25 VARIABLE A_buff_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_buff_5_U SOURCE gemm.cc:25 VARIABLE A_buff_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_buff_6_U SOURCE gemm.cc:25 VARIABLE A_buff_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_buff_7_U SOURCE gemm.cc:25 VARIABLE A_buff_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME AB_buff_U SOURCE gemm.cc:27 VARIABLE AB_buff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME AB_buff_1_U SOURCE gemm.cc:27 VARIABLE AB_buff_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME AB_buff_2_U SOURCE gemm.cc:27 VARIABLE AB_buff_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME AB_buff_3_U SOURCE gemm.cc:27 VARIABLE AB_buff_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME AB_buff_4_U SOURCE gemm.cc:27 VARIABLE AB_buff_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME AB_buff_5_U SOURCE gemm.cc:27 VARIABLE AB_buff_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME AB_buff_6_U SOURCE gemm.cc:27 VARIABLE AB_buff_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME AB_buff_7_U SOURCE gemm.cc:27 VARIABLE AB_buff_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 192 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.994 seconds; current allocated memory: 222.719 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mm.
INFO: [VLOG 209-307] Generating Verilog RTL for mm.
Execute       syn_report -model mm -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 13.042 sec.
Command   csynth_design done; 26.151 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 4 seconds. Elapsed time: 26.152 seconds; current allocated memory: 116.633 MB.
Command ap_source done; 38.137 sec.
Execute cleanup_all 
