Info: simulator option is ghdl.
Info: output-directory is vhdl.
Info: adding pipe tb_to_mac_data width = 64, depth = 2 to global map 
Info: adding pipe mac_to_tb_data width = 64, depth = 2 to global map 
Info: adding pipe MERGED_ACB_REQUEST width = 110, depth = 2 to global map 
Info: adding pipe MERGED_ACB_RESPONSE width = 65, depth = 2 to global map 
Info: adding pipe PROCESSOR_ACB_MEM_REQUEST width = 110, depth = 2 to global map 
Info: adding pipe PROCESSOR_ACB_MEM_RESPONSE width = 65, depth = 2 to global map 
Info: adding pipe NIC_TO_MEMORY_REQUEST width = 110, depth = 2 to global map 
Info: adding pipe MEMORY_TO_NIC_RESPONSE width = 65, depth = 2 to global map 
Info: adding pipe tb_to_mac_ctrl width = 16, depth = 2 to global map 
Info: adding pipe mac_to_tb_ctrl width = 16, depth = 2 to global map 
Info: adding pipe TEST_SYSTEM_TO_TB_MEM width = 64, depth = 2 to global map 
Info: adding pipe TB_MEM_TO_TEST_SYSTEM width = 64, depth = 2 to global map 
Info: adding pipe MAC_ENABLE width = 1, depth = 1 to global map 
Info: marking pipe MAC_ENABLE as a signal in global set.
Info: adding pipe MAC_ENABLE_8 width = 8, depth = 1 to global map 
Info: marking pipe MAC_ENABLE_8 as a signal in global set.
Info: adding pipe tb_to_nic_slave_request width = 64, depth = 1 to global map 
Info: adding pipe nic_slave_response_to_tb width = 32, depth = 1 to global map 
Info: adding pipe TEST_SYSTEM_MEM_RESPONSE width = 64, depth = 2 to global map 
Info: adding pipe TEST_SYSTEM_MEM_REQUEST width = 64, depth = 2 to global map 
Info: adding pipe TB_PROCESSOR_TO_MEM width = 64, depth = 2 to global map 
Info: adding pipe MEM_TO_TB_PROCESSOR width = 64, depth = 2 to global map 
Info: adding pipe AFB_NIC_REQUEST width = 74, depth = 2 to global map 
Info: adding pipe AFB_NIC_RESPONSE width = 33, depth = 2 to global map 
Info: adding pipe nic_to_mac_transmit_pipe width = 73, depth = 2 to global map 
Info: adding pipe mac_to_nic_data width = 73, depth = 2 to global map 
Info: setting library for acb_null_stub to GlueModules
Info: setting library for acb_fast_tap to GlueModules
Info: setting library for coherent_memory_controller_two_core to GlueModules
Info: setting library for coherent_memory_controller_single_core to GlueModules
Info: setting library for coherent_memory_controller_four_core to GlueModules
Info: setting library for coherent_memory_controller_two_core_v2 to GlueModules
Info: setting library for coherent_memory_controller_single_core_v2 to GlueModules
Info: setting library for coherent_memory_controller_four_core_v2 to GlueModules
Info: setting library for afb_ipi_controller to GlueModules
Info: setting library for acb_fast_splitter to GlueModules
Info: setting library for afb_fast_tap to GlueModules
Info: setting library for icache_mux_bypass to GlueModules
Info: setting library for afb_1x1_interrupt_controller to GlueModules
Info: setting library for icache_mux to GlueModules
Info: setting library for acb_afb_bridge to GlueModules
Info: setting library for acb_fast_mux to GlueModules
Info: setting library for afb_fast_splitter to GlueModules
Info: setting library for afb_spi_sram_8x8MB_controller to GlueModules
Info: setting library for afb_acb_bridge to GlueModules
Info: setting library for dcache_fast_interface_mux to GlueModules
Info: setting library for afb_null_stub to GlueModules
Info: setting library for afb_fast_mux to GlueModules
Info: setting library for mem_reset_mux to GlueModules
Info: setting library for dcache_mux to GlueModules
Info: setting library for nic to nic_lib
Info: setting library for tester to tester_lib
Info: setting library for test_system to test_lib
Warning: Added internal pipe AFB_NIC_REQUEST to test_system
Warning: Added internal pipe AFB_NIC_RESPONSE to test_system
Warning: Added internal pipe nic_to_mac_transmit_pipe to test_system
Warning: Added internal pipe mac_to_nic_data to test_system
Warning: Added internal signal MAC_ENABLE to test_system
Warning: Added internal pipe PROCESSOR_ACB_MEM_REQUEST to test_system
Warning: Added internal pipe PROCESSOR_ACB_MEM_RESPONSE to test_system
Warning: Added internal pipe MERGED_ACB_REQUEST to test_system
Warning: Added internal pipe MERGED_ACB_RESPONSE to test_system
Warning: Added internal pipe NIC_TO_MEMORY_REQUEST to test_system
Warning: Added internal pipe MEMORY_TO_NIC_RESPONSE to test_system

$system acb_null_stub
$library GlueModules
$in 
 $pipe CORE_BUS_REQUEST 110 $depth 2 

$out 
 $pipe CORE_BUS_RESPONSE 65 $depth 2 

{
}

$system acb_fast_tap
$library GlueModules
$in 
 $pipe CORE_BUS_REQUEST 110 $depth 2 
 $pipe CORE_BUS_RESPONSE_TAP 65 $depth 2 
 $pipe CORE_BUS_RESPONSE_THROUGH 65 $depth 2 
 $signal MAX_ADDR_TAP 36 $depth 1 
 $signal MIN_ADDR_TAP 36 $depth 1 

$out 
 $pipe CORE_BUS_REQUEST_TAP 110 $depth 2 
 $pipe CORE_BUS_REQUEST_THROUGH 110 $depth 2 
 $pipe CORE_BUS_RESPONSE 65 $depth 2 

{
}

$system coherent_memory_controller_two_core
$library GlueModules
$in 
 $pipe CORE_0_BUS_REQUEST 110 $depth 2 
 $pipe CORE_1_BUS_REQUEST 110 $depth 2 
 $pipe IO_CORE_BUS_RESPONSE 65 $depth 2 
 $signal IO_MAX_ADDR 36 $depth 1 
 $signal IO_MIN_ADDR 36 $depth 1 
 $pipe MAIN_MEM_INVALIDATE 30 $depth 4 
 $pipe MAIN_MEM_RESPONSE 65 $depth 2 

$out 
 $signal CACHE_STALL_ENABLE 1 $depth 1 
 $pipe CORE_0_BUS_RESPONSE 65 $depth 2 
 $pipe CORE_1_BUS_RESPONSE 65 $depth 2 
 $pipe INVALIDATE_TO_CORE_0 30 $depth 4 
 $pipe INVALIDATE_TO_CORE_1 30 $depth 4 
 $pipe IO_CORE_BUS_REQUEST 110 $depth 2 
 $pipe MAIN_MEM_REQUEST 110 $depth 2 

{
 $pipe ACCESS_DESCRIPTOR 4 $depth 8 
 $noblock $pipe INVALIDATE_DAEMON_REQUEST 36 $depth 36 
 $pipe MC_CORE_0_BUS_RESPONSE 65 $depth 2 
 $pipe MC_CORE_1_BUS_RESPONSE 65 $depth 2 
 $noblock $pipe NOBLOCK_CORE_0_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_CORE_1_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_EXTERNAL_INVALIDATE_SLOT_RETURN 1 $depth 2 

}

$system coherent_memory_controller_single_core
$library GlueModules
$in 
 $pipe CORE_0_BUS_REQUEST 110 $depth 2 
 $pipe IO_CORE_BUS_RESPONSE 65 $depth 2 
 $signal IO_MAX_ADDR 36 $depth 1 
 $signal IO_MIN_ADDR 36 $depth 1 
 $pipe MAIN_MEM_INVALIDATE 30 $depth 4 
 $pipe MAIN_MEM_RESPONSE 65 $depth 2 

$out 
 $signal CACHE_STALL_ENABLE 1 $depth 1 
 $pipe CORE_0_BUS_RESPONSE 65 $depth 2 
 $pipe INVALIDATE_TO_CORE_0 30 $depth 4 
 $pipe IO_CORE_BUS_REQUEST 110 $depth 2 
 $pipe MAIN_MEM_REQUEST 110 $depth 2 

{
 $pipe ACCESS_DESCRIPTOR 4 $depth 8 
 $noblock $pipe INVALIDATE_DAEMON_REQUEST 36 $depth 24 
 $pipe MC_CORE_0_BUS_RESPONSE 65 $depth 2 
 $noblock $pipe NOBLOCK_CORE_0_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_EXTERNAL_INVALIDATE_SLOT_RETURN 1 $depth 2 

}

$system coherent_memory_controller_four_core
$library GlueModules
$in 
 $pipe CORE_0_BUS_REQUEST 110 $depth 2 
 $pipe CORE_1_BUS_REQUEST 110 $depth 2 
 $pipe CORE_2_BUS_REQUEST 110 $depth 2 
 $pipe CORE_3_BUS_REQUEST 110 $depth 2 
 $pipe IO_CORE_BUS_RESPONSE 65 $depth 2 
 $signal IO_MAX_ADDR 36 $depth 1 
 $signal IO_MIN_ADDR 36 $depth 1 
 $pipe MAIN_MEM_INVALIDATE 30 $depth 4 
 $pipe MAIN_MEM_RESPONSE 65 $depth 2 

$out 
 $signal CACHE_STALL_ENABLE 1 $depth 1 
 $pipe CORE_0_BUS_RESPONSE 65 $depth 2 
 $pipe CORE_1_BUS_RESPONSE 65 $depth 2 
 $pipe CORE_2_BUS_RESPONSE 65 $depth 2 
 $pipe CORE_3_BUS_RESPONSE 65 $depth 2 
 $pipe INVALIDATE_TO_CORE_0 30 $depth 4 
 $pipe INVALIDATE_TO_CORE_1 30 $depth 4 
 $pipe INVALIDATE_TO_CORE_2 30 $depth 4 
 $pipe INVALIDATE_TO_CORE_3 30 $depth 4 
 $pipe IO_CORE_BUS_REQUEST 110 $depth 2 
 $pipe MAIN_MEM_REQUEST 110 $depth 2 

{
 $pipe ACCESS_DESCRIPTOR 4 $depth 8 
 $noblock $pipe INVALIDATE_DAEMON_REQUEST 36 $depth 60 
 $pipe MC_CORE_0_BUS_RESPONSE 65 $depth 2 
 $pipe MC_CORE_1_BUS_RESPONSE 65 $depth 2 
 $pipe MC_CORE_2_BUS_RESPONSE 65 $depth 2 
 $pipe MC_CORE_3_BUS_RESPONSE 65 $depth 2 
 $noblock $pipe NOBLOCK_CORE_0_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_CORE_1_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_CORE_2_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_CORE_3_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_EXTERNAL_INVALIDATE_SLOT_RETURN 1 $depth 2 

}

$system coherent_memory_controller_two_core_v2
$library GlueModules
$in 
 $pipe IO_CORE_BUS_RESPONSE 65 $depth 2 
 $signal IO_MAX_ADDR 36 $depth 1 
 $signal IO_MIN_ADDR 36 $depth 1 
 $pipe MAIN_MEM_INVALIDATE 30 $depth 4 
 $pipe MAIN_MEM_RESPONSE 65 $depth 2 
 $noblock $pipe NOBLOCK_CORE_0_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_CORE_1_BUS_REQUEST 111 $depth 2 

$out 
 $signal CACHE_STALL_ENABLE 1 $depth 1 
 $pipe CORE_0_BUS_RESPONSE 65 $depth 2 
 $pipe CORE_1_BUS_RESPONSE 65 $depth 2 
 $pipe INVALIDATE_TO_CORE_0 30 $depth 4 
 $pipe INVALIDATE_TO_CORE_1 30 $depth 4 
 $pipe IO_CORE_BUS_REQUEST 110 $depth 2 
 $pipe MAIN_MEM_REQUEST 110 $depth 2 

{
 $pipe INVALIDATE_DAEMON_REQUEST 36 $depth 38 
 $pipe MUXED_MEM_ACCESS_RESPONSE_CONTROL 36 $depth 8 
 $noblock $pipe NOBLOCK_EXTERNAL_INVALIDATE_SLOT_RETURN 1 $depth 2 

}

$system coherent_memory_controller_single_core_v2
$library GlueModules
$in 
 $pipe IO_CORE_BUS_RESPONSE 65 $depth 2 
 $signal IO_MAX_ADDR 36 $depth 1 
 $signal IO_MIN_ADDR 36 $depth 1 
 $pipe MAIN_MEM_INVALIDATE 30 $depth 4 
 $pipe MAIN_MEM_RESPONSE 65 $depth 2 
 $noblock $pipe NOBLOCK_CORE_0_BUS_REQUEST 111 $depth 2 

$out 
 $signal CACHE_STALL_ENABLE 1 $depth 1 
 $pipe CORE_0_BUS_RESPONSE 65 $depth 2 
 $pipe INVALIDATE_TO_CORE_0 30 $depth 4 
 $pipe IO_CORE_BUS_REQUEST 110 $depth 2 
 $pipe MAIN_MEM_REQUEST 110 $depth 2 

{
 $pipe INVALIDATE_DAEMON_REQUEST 36 $depth 26 
 $pipe MUXED_MEM_ACCESS_RESPONSE_CONTROL 36 $depth 8 
 $noblock $pipe NOBLOCK_EXTERNAL_INVALIDATE_SLOT_RETURN 1 $depth 2 

}

$system coherent_memory_controller_four_core_v2
$library GlueModules
$in 
 $pipe IO_CORE_BUS_RESPONSE 65 $depth 2 
 $signal IO_MAX_ADDR 36 $depth 1 
 $signal IO_MIN_ADDR 36 $depth 1 
 $pipe MAIN_MEM_INVALIDATE 30 $depth 4 
 $pipe MAIN_MEM_RESPONSE 65 $depth 2 
 $noblock $pipe NOBLOCK_CORE_0_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_CORE_1_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_CORE_2_BUS_REQUEST 111 $depth 2 
 $noblock $pipe NOBLOCK_CORE_3_BUS_REQUEST 111 $depth 2 

$out 
 $signal CACHE_STALL_ENABLE 1 $depth 1 
 $pipe CORE_0_BUS_RESPONSE 65 $depth 2 
 $pipe CORE_1_BUS_RESPONSE 65 $depth 2 
 $pipe CORE_2_BUS_RESPONSE 65 $depth 2 
 $pipe CORE_3_BUS_RESPONSE 65 $depth 2 
 $pipe INVALIDATE_TO_CORE_0 30 $depth 4 
 $pipe INVALIDATE_TO_CORE_1 30 $depth 4 
 $pipe INVALIDATE_TO_CORE_2 30 $depth 4 
 $pipe INVALIDATE_TO_CORE_3 30 $depth 4 
 $pipe IO_CORE_BUS_REQUEST 110 $depth 2 
 $pipe MAIN_MEM_REQUEST 110 $depth 2 

{
 $pipe INVALIDATE_DAEMON_REQUEST 36 $depth 62 
 $pipe MUXED_MEM_ACCESS_RESPONSE_CONTROL 36 $depth 8 
 $noblock $pipe NOBLOCK_EXTERNAL_INVALIDATE_SLOT_RETURN 1 $depth 2 

}

$system afb_ipi_controller
$library GlueModules
$in 
 $pipe afb_ipi_controller_request 74 $depth 2 

$out 
 $pipe afb_ipi_controller_response 33 $depth 2 
 $signal ipi_interrupts 32 $depth 1 

{
}

$system acb_fast_splitter
$library GlueModules
$in 
 $pipe CORE_BUS_REQUEST 110 $depth 2 
 $pipe CORE_BUS_RESPONSE_HIGH 65 $depth 2 
 $pipe CORE_BUS_RESPONSE_LOW 65 $depth 2 
 $signal MAX_ADDR_HIGH 36 $depth 1 
 $signal MAX_ADDR_LOW 36 $depth 1 
 $signal MIN_ADDR_HIGH 36 $depth 1 
 $signal MIN_ADDR_LOW 36 $depth 1 

$out 
 $pipe CORE_BUS_REQUEST_HIGH 110 $depth 2 
 $pipe CORE_BUS_REQUEST_LOW 110 $depth 2 
 $pipe CORE_BUS_RESPONSE 65 $depth 2 

{
}

$system afb_fast_tap
$library GlueModules
$in 
 $pipe AFB_BUS_REQUEST 74 $depth 2 
 $pipe AFB_BUS_RESPONSE_TAP 33 $depth 2 
 $pipe AFB_BUS_RESPONSE_THROUGH 33 $depth 2 
 $signal MAX_ADDR_TAP 36 $depth 1 
 $signal MIN_ADDR_TAP 36 $depth 1 

$out 
 $pipe AFB_BUS_REQUEST_TAP 74 $depth 2 
 $pipe AFB_BUS_REQUEST_THROUGH 74 $depth 2 
 $pipe AFB_BUS_RESPONSE 33 $depth 2 

{
}

$system icache_mux_bypass
$library GlueModules
$in 
 $pipe muxed_icache_response 90 $depth 2 
 $noblock $pipe noblock_icache_request_0 41 $depth 2 
 $noblock $pipe noblock_icache_request_1 41 $depth 2 

$out 
 $pipe icache_response_0 90 $depth 2 
 $pipe icache_response_1 90 $depth 2 
 $noblock $pipe noblock_muxed_icache_request 41 $depth 2 

{
}

$system afb_1x1_interrupt_controller
$library GlueModules
$in 
 $pipe AFB_BUS_REQUEST 74 $depth 2 
 $signal INTERRUPT_VECTOR 15 $depth 1 

$out 
 $pipe AFB_BUS_RESPONSE 33 $depth 2 
 $signal INTR_LEVEL_0_0 4 $depth 1 

{
 $pipe irc_response_1x1_0_0 32 $depth 1 
 $noblock $pipe noblock_irc_command_1x1_0_0 18 $depth 2 

}

$system icache_mux
$library GlueModules
$in 
 $pipe muxed_icache_response 90 $depth 2 
 $noblock $pipe noblock_icache_request_0 41 $depth 2 
 $noblock $pipe noblock_icache_request_1 41 $depth 2 

$out 
 $pipe icache_response_0 90 $depth 2 
 $pipe icache_response_1 90 $depth 2 
 $noblock $pipe noblock_muxed_icache_request 41 $depth 2 

{
}

$system acb_afb_bridge
$library GlueModules
$in 
 $pipe AFB_BUS_RESPONSE 33 $depth 2 
 $pipe CORE_BUS_REQUEST 110 $depth 2 

$out 
 $pipe AFB_BUS_REQUEST 74 $depth 2 
 $pipe CORE_BUS_RESPONSE 65 $depth 2 

{
}

$system acb_fast_mux
$library GlueModules
$in 
 $pipe CORE_BUS_REQUEST_HIGH 110 $depth 2 
 $pipe CORE_BUS_REQUEST_LOW 110 $depth 2 
 $pipe CORE_BUS_RESPONSE 65 $depth 2 

$out 
 $pipe CORE_BUS_REQUEST 110 $depth 2 
 $pipe CORE_BUS_RESPONSE_HIGH 65 $depth 2 
 $pipe CORE_BUS_RESPONSE_LOW 65 $depth 2 

{
}

$system afb_fast_splitter
$library GlueModules
$in 
 $pipe AFB_BUS_REQUEST 74 $depth 2 
 $pipe AFB_BUS_RESPONSE_HIGH 33 $depth 2 
 $pipe AFB_BUS_RESPONSE_LOW 33 $depth 2 
 $signal MAX_ADDR_HIGH 36 $depth 1 
 $signal MAX_ADDR_LOW 36 $depth 1 
 $signal MIN_ADDR_HIGH 36 $depth 1 
 $signal MIN_ADDR_LOW 36 $depth 1 

$out 
 $pipe AFB_BUS_REQUEST_HIGH 74 $depth 2 
 $pipe AFB_BUS_REQUEST_LOW 74 $depth 2 
 $pipe AFB_BUS_RESPONSE 33 $depth 2 

{
}

$system afb_spi_sram_8x8MB_controller
$library GlueModules
$in 
 $pipe AFB_BUS_REQUEST 74 $depth 2 
 $pipe SPI_MASTER_RESPONSE 8 $depth 2 

$out 
 $pipe AFB_BUS_RESPONSE 33 $depth 2 
 $pipe SPI_MASTER_COMMAND 16 $depth 2 

{
}

$system afb_acb_bridge
$library GlueModules
$in 
 $pipe AFB_BUS_REQUEST 74 $depth 2 
 $pipe CORE_BUS_RESPONSE 65 $depth 2 

$out 
 $pipe AFB_BUS_RESPONSE 33 $depth 2 
 $pipe CORE_BUS_REQUEST 110 $depth 2 

{
}

$system dcache_fast_interface_mux
$library GlueModules
$in 
 $pipe muxed_dcache_response 72 $depth 2 
 $noblock $pipe noblock_dcache_request_0 143 $depth 2 
 $noblock $pipe noblock_dcache_request_1 143 $depth 2 

$out 
 $pipe dcache_response_0 72 $depth 2 
 $pipe dcache_response_1 72 $depth 2 
 $noblock $pipe noblock_muxed_dcache_request 143 $depth 2 

{
}

$system afb_null_stub
$library GlueModules
$in 
 $pipe AFB_BUS_REQUEST 74 $depth 2 

$out 
 $pipe AFB_BUS_RESPONSE 33 $depth 2 

{
}

$system afb_fast_mux
$library GlueModules
$in 
 $pipe AFB_BUS_REQUEST_HIGH 74 $depth 2 
 $pipe AFB_BUS_REQUEST_LOW 74 $depth 2 
 $pipe AFB_BUS_RESPONSE 33 $depth 2 

$out 
 $pipe AFB_BUS_REQUEST 74 $depth 2 
 $pipe AFB_BUS_RESPONSE_HIGH 33 $depth 2 
 $pipe AFB_BUS_RESPONSE_LOW 33 $depth 2 

{
}

$system mem_reset_mux
$library GlueModules
$in 
 $pipe muxed_reset_response 1 $depth 1 
 $noblock $pipe noblock_reset_request_0 1 $depth 1 
 $noblock $pipe noblock_reset_request_1 1 $depth 1 

$out 
 $noblock $pipe noblock_muxed_reset_request 1 $depth 1 
 $pipe reset_response_0 1 $depth 1 
 $pipe reset_response_1 1 $depth 1 

{
}

$system dcache_mux
$library GlueModules
$in 
 $pipe muxed_dcache_response 72 $depth 2 
 $noblock $pipe noblock_dcache_request_0 121 $depth 2 
 $noblock $pipe noblock_dcache_request_1 121 $depth 2 

$out 
 $pipe dcache_response_0 72 $depth 2 
 $pipe dcache_response_1 72 $depth 2 
 $noblock $pipe noblock_muxed_dcache_request 121 $depth 2 

{
}

$system nic
$library nic_lib
$in 
 $pipe AFB_NIC_REQUEST 74 $depth 2 
 $pipe MEMORY_TO_NIC_RESPONSE 65 $depth 2 
 $pipe mac_to_nic_data 73 $depth 2 

$out 
 $pipe AFB_NIC_RESPONSE 33 $depth 2 
 $signal MAC_ENABLE 1 $depth 1 
 $pipe NIC_TO_MEMORY_REQUEST 110 $depth 2 
 $pipe nic_to_mac_transmit_pipe 73 $depth 2 

{
 $signal LAST_READ_TX_QUEUE_INDEX 8 $depth 1 
 $signal LAST_WRITTEN_RX_QUEUE_INDEX 8 $depth 1 
 $signal S_CONTROL_REGISTER 32 $depth 1 
 $signal S_NUMBER_OF_SERVERS 32 $depth 1 
 $pipe nic_rx_to_header 73 $depth 2 
 $pipe nic_rx_to_packet 73 $depth 2 

}

$system tester
$library tester_lib
$in 
 $pipe AFB_NIC_RESPONSE 33 $depth 2 
 $signal MAC_ENABLE 1 $depth 1 
 $pipe MERGED_ACB_REQUEST 110 $depth 2 
 $pipe PROCESSOR_ACB_MEM_RESPONSE 65 $depth 2 
 $pipe TB_MEM_TO_TEST_SYSTEM 64 $depth 2 
 $pipe TB_PROCESSOR_TO_MEM 64 $depth 2 
 $pipe nic_to_mac_transmit_pipe 73 $depth 2 
 $pipe tb_to_mac_ctrl 16 $depth 2 
 $pipe tb_to_mac_data 64 $depth 2 
 $pipe tb_to_nic_slave_request 64 $depth 1 

$out 
 $pipe AFB_NIC_REQUEST 74 $depth 2 
 $signal MAC_ENABLE_8 8 $depth 1 
 $pipe MEM_TO_TB_PROCESSOR 64 $depth 2 
 $pipe MERGED_ACB_RESPONSE 65 $depth 2 
 $pipe PROCESSOR_ACB_MEM_REQUEST 110 $depth 2 
 $pipe TEST_SYSTEM_TO_TB_MEM 64 $depth 2 
 $pipe mac_to_nic_data 73 $depth 2 
 $pipe mac_to_tb_ctrl 16 $depth 2 
 $pipe mac_to_tb_data 64 $depth 2 
 $pipe nic_slave_response_to_tb 32 $depth 1 

{
}

$system test_system
$library test_lib
$in 
 $pipe TB_MEM_TO_TEST_SYSTEM 64 $depth 2 
 $pipe TB_PROCESSOR_TO_MEM 64 $depth 2 
 $pipe tb_to_mac_ctrl 16 $depth 2 
 $pipe tb_to_mac_data 64 $depth 2 
 $pipe tb_to_nic_slave_request 64 $depth 1 

$out 
 $signal MAC_ENABLE_8 8 $depth 1 
 $pipe MEM_TO_TB_PROCESSOR 64 $depth 2 
 $pipe TEST_SYSTEM_TO_TB_MEM 64 $depth 2 
 $pipe mac_to_tb_ctrl 16 $depth 2 
 $pipe mac_to_tb_data 64 $depth 2 
 $pipe nic_slave_response_to_tb 32 $depth 1 

{
 $pipe AFB_NIC_REQUEST 74 $depth 2 
 $pipe AFB_NIC_RESPONSE 33 $depth 2 
 $signal MAC_ENABLE 1 $depth 1 
 $pipe MEMORY_TO_NIC_RESPONSE 65 $depth 2 
 $pipe MERGED_ACB_REQUEST 110 $depth 2 
 $pipe MERGED_ACB_RESPONSE 65 $depth 2 
 $pipe NIC_TO_MEMORY_REQUEST 110 $depth 2 
 $pipe PROCESSOR_ACB_MEM_REQUEST 110 $depth 2 
 $pipe PROCESSOR_ACB_MEM_RESPONSE 65 $depth 2 
 $pipe mac_to_nic_data 73 $depth 2 
 $pipe nic_to_mac_transmit_pipe 73 $depth 2 

// global instance id = 3
$instance acb_mux_inst GlueModules : acb_fast_mux 
   CORE_BUS_REQUEST => MERGED_ACB_REQUEST 
   CORE_BUS_REQUEST_HIGH => NIC_TO_MEMORY_REQUEST 
   CORE_BUS_REQUEST_LOW => PROCESSOR_ACB_MEM_REQUEST 
   CORE_BUS_RESPONSE => MERGED_ACB_RESPONSE 
   CORE_BUS_RESPONSE_HIGH => MEMORY_TO_NIC_RESPONSE 
   CORE_BUS_RESPONSE_LOW => PROCESSOR_ACB_MEM_RESPONSE 

// global instance id = 2
$instance nic_inst nic_lib : nic 
   AFB_NIC_REQUEST => AFB_NIC_REQUEST 
   AFB_NIC_RESPONSE => AFB_NIC_RESPONSE 
   MAC_ENABLE => MAC_ENABLE 
   MEMORY_TO_NIC_RESPONSE => MEMORY_TO_NIC_RESPONSE 
   NIC_TO_MEMORY_REQUEST => NIC_TO_MEMORY_REQUEST 
   mac_to_nic_data => mac_to_nic_data 
   nic_to_mac_transmit_pipe => nic_to_mac_transmit_pipe 

// global instance id = 1
$instance tester_inst tester_lib : tester 
   AFB_NIC_REQUEST => AFB_NIC_REQUEST 
   AFB_NIC_RESPONSE => AFB_NIC_RESPONSE 
   MAC_ENABLE => MAC_ENABLE 
   MAC_ENABLE_8 => MAC_ENABLE_8 
   MEM_TO_TB_PROCESSOR => MEM_TO_TB_PROCESSOR 
   MERGED_ACB_REQUEST => MERGED_ACB_REQUEST 
   MERGED_ACB_RESPONSE => MERGED_ACB_RESPONSE 
   PROCESSOR_ACB_MEM_REQUEST => PROCESSOR_ACB_MEM_REQUEST 
   PROCESSOR_ACB_MEM_RESPONSE => PROCESSOR_ACB_MEM_RESPONSE 
   TB_MEM_TO_TEST_SYSTEM => TB_MEM_TO_TEST_SYSTEM 
   TB_PROCESSOR_TO_MEM => TB_PROCESSOR_TO_MEM 
   TEST_SYSTEM_TO_TB_MEM => TEST_SYSTEM_TO_TB_MEM 
   mac_to_nic_data => mac_to_nic_data 
   mac_to_tb_ctrl => mac_to_tb_ctrl 
   mac_to_tb_data => mac_to_tb_data 
   nic_slave_response_to_tb => nic_slave_response_to_tb 
   nic_to_mac_transmit_pipe => nic_to_mac_transmit_pipe 
   tb_to_mac_ctrl => tb_to_mac_ctrl 
   tb_to_mac_data => tb_to_mac_data 
   tb_to_nic_slave_request => tb_to_nic_slave_request 

}
