[INF:CM0023] Creating log file ../../build/tests/DoublePres/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<108> s<107> l<2>
n<> u<1> t<Module_keyword> p<16> s<2> l<2>
n<top> u<2> t<StringConst> p<16> s<15> l<2>
n<> u<3> t<PortDir_Inp> p<6> s<5> l<2>
n<> u<4> t<Data_type_or_implicit> p<5> l<2>
n<> u<5> t<Net_port_type> p<6> c<4> l<2>
n<> u<6> t<Net_port_header> p<8> c<3> s<7> l<2>
n<clk_i> u<7> t<StringConst> p<8> l<2>
n<> u<8> t<Ansi_port_declaration> p<15> c<6> s<14> l<2>
n<> u<9> t<PortDir_Out> p<12> s<11> l<2>
n<> u<10> t<Data_type_or_implicit> p<11> l<2>
n<> u<11> t<Net_port_type> p<12> c<10> l<2>
n<> u<12> t<Net_port_header> p<14> c<9> s<13> l<2>
n<b> u<13> t<StringConst> p<14> l<2>
n<> u<14> t<Ansi_port_declaration> p<15> c<12> l<2>
n<> u<15> t<List_of_port_declarations> p<16> c<8> l<2>
n<> u<16> t<Module_ansi_header> p<57> c<1> s<56> l<2>
n<dut> u<17> t<StringConst> p<54> s<33> l<4>
n<CLKFBOUT_PHASE> u<18> t<StringConst> p<31> s<30> l<4>
n<12.50> u<19> t<RealConst> p<20> l<4>
n<> u<20> t<Primary_literal> p<21> c<19> l<4>
n<> u<21> t<Primary> p<22> c<20> l<4>
n<> u<22> t<Expression> p<28> c<21> s<27> l<4>
n<3.0> u<23> t<RealConst> p<24> l<4>
n<> u<24> t<Primary_literal> p<25> c<23> l<4>
n<> u<25> t<Primary> p<26> c<24> l<4>
n<> u<26> t<Expression> p<28> c<25> l<4>
n<> u<27> t<BinOp_Div> p<28> s<26> l<4>
n<> u<28> t<Expression> p<29> c<22> l<4>
n<> u<29> t<Mintypmax_expression> p<30> c<28> l<4>
n<> u<30> t<Param_expression> p<31> c<29> l<4>
n<> u<31> t<Named_parameter_assignment> p<32> c<18> l<4>
n<> u<32> t<List_of_parameter_assignments> p<33> c<31> l<4>
n<> u<33> t<Parameter_value_assignment> p<54> c<32> s<53> l<4>
n<d> u<34> t<StringConst> p<35> l<4>
n<> u<35> t<Name_of_instance> p<53> c<34> s<52> l<4>
n<a> u<36> t<StringConst> p<43> s<41> l<5>
n<clk_i> u<37> t<StringConst> p<38> l<5>
n<> u<38> t<Primary_literal> p<39> c<37> l<5>
n<> u<39> t<Primary> p<40> c<38> l<5>
n<> u<40> t<Expression> p<43> c<39> s<42> l<5>
n<> u<41> t<OpenParens> p<43> s<40> l<5>
n<> u<42> t<CloseParens> p<43> l<5>
n<> u<43> t<Named_port_connection> p<52> c<36> s<51> l<5>
n<b> u<44> t<StringConst> p<51> s<49> l<6>
n<b> u<45> t<StringConst> p<46> l<6>
n<> u<46> t<Primary_literal> p<47> c<45> l<6>
n<> u<47> t<Primary> p<48> c<46> l<6>
n<> u<48> t<Expression> p<51> c<47> s<50> l<6>
n<> u<49> t<OpenParens> p<51> s<48> l<6>
n<> u<50> t<CloseParens> p<51> l<6>
n<> u<51> t<Named_port_connection> p<52> c<44> l<6>
n<> u<52> t<List_of_port_connections> p<53> c<43> l<5>
n<> u<53> t<Hierarchical_instance> p<54> c<35> l<4>
n<> u<54> t<Module_instantiation> p<55> c<17> l<4>
n<> u<55> t<Module_or_generate_item> p<56> c<54> l<4>
n<> u<56> t<Non_port_module_item> p<57> c<55> l<4>
n<> u<57> t<Module_declaration> p<58> c<16> l<2>
n<> u<58> t<Description> p<107> c<57> s<106> l<2>
n<> u<59> t<Module_keyword> p<89> s<60> l<9>
n<dut> u<60> t<StringConst> p<89> s<75> l<9>
n<> u<61> t<NonIntType_Real> p<62> l<10>
n<> u<62> t<Data_type> p<63> c<61> l<10>
n<> u<63> t<Data_type_or_implicit> p<73> c<62> s<72> l<10>
n<CLKFBOUT_PHASE> u<64> t<StringConst> p<71> s<70> l<10>
n<t.ttts> u<65> t<RealConst> p<66> l<10>
n<> u<66> t<Primary_literal> p<67> c<65> l<10>
n<> u<67> t<Constant_primary> p<68> c<66> l<10>
n<> u<68> t<Constant_expression> p<69> c<67> l<10>
n<> u<69> t<Constant_mintypmax_expression> p<70> c<68> l<10>
n<> u<70> t<Constant_param_expression> p<71> c<69> l<10>
n<> u<71> t<Param_assignment> p<72> c<64> l<10>
n<> u<72> t<List_of_param_assignments> p<73> c<71> l<10>
n<> u<73> t<Parameter_declaration> p<74> c<63> l<10>
n<> u<74> t<Parameter_port_declaration> p<75> c<73> l<10>
n<> u<75> t<Parameter_port_list> p<89> c<74> s<88> l<9>
n<> u<76> t<PortDir_Inp> p<79> s<78> l<11>
n<> u<77> t<Data_type_or_implicit> p<78> l<11>
n<> u<78> t<Net_port_type> p<79> c<77> l<11>
n<> u<79> t<Net_port_header> p<81> c<76> s<80> l<11>
n<a> u<80> t<StringConst> p<81> l<11>
n<> u<81> t<Ansi_port_declaration> p<88> c<79> s<87> l<11>
n<> u<82> t<PortDir_Out> p<85> s<84> l<11>
n<> u<83> t<Data_type_or_implicit> p<84> l<11>
n<> u<84> t<Net_port_type> p<85> c<83> l<11>
n<> u<85> t<Net_port_header> p<87> c<82> s<86> l<11>
n<b> u<86> t<StringConst> p<87> l<11>
n<> u<87> t<Ansi_port_declaration> p<88> c<85> l<11>
n<> u<88> t<List_of_port_declarations> p<89> c<81> l<11>
n<> u<89> t<Module_ansi_header> p<105> c<59> s<104> l<9>
n<a> u<90> t<StringConst> p<91> l<12>
n<> u<91> t<Ps_or_hierarchical_identifier> p<94> c<90> s<93> l<12>
n<> u<92> t<Constant_bit_select> p<93> l<12>
n<> u<93> t<Constant_select> p<94> c<92> l<12>
n<> u<94> t<Net_lvalue> p<99> c<91> s<98> l<12>
n<b> u<95> t<StringConst> p<96> l<12>
n<> u<96> t<Primary_literal> p<97> c<95> l<12>
n<> u<97> t<Primary> p<98> c<96> l<12>
n<> u<98> t<Expression> p<99> c<97> l<12>
n<> u<99> t<Net_assignment> p<100> c<94> l<12>
n<> u<100> t<List_of_net_assignments> p<101> c<99> l<12>
n<> u<101> t<Continuous_assign> p<102> c<100> l<12>
n<> u<102> t<Module_common_item> p<103> c<101> l<12>
n<> u<103> t<Module_or_generate_item> p<104> c<102> l<12>
n<> u<104> t<Non_port_module_item> p<105> c<103> l<12>
n<> u<105> t<Module_declaration> p<106> c<89> l<9>
n<> u<106> t<Description> p<107> c<105> l<9>
n<> u<107> t<Source_text> p<108> c<58> l<2>
n<> u<108> t<Top_level_rule> l<2>
[WRN:PA0205] dut.sv:2: No timescale set for "top".

[WRN:PA0205] dut.sv:9: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:9: Compile module "work@dut".

[INF:CP0303] dut.sv:2: Compile module "work@top".

[NTE:CP0309] dut.sv:11: Implicit port type (wire) for "b".

[NTE:CP0309] dut.sv:2: Implicit port type (wire) for "b".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:2: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/DoublePres/slpp_all//surelog.uhdm.chk.html
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:9: , parent:work@top
  |vpiDefName:work@dut
  |vpiFullName:work@dut
  |vpiPort:
  \_port: (a), line:11, parent:work@dut
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:11, parent:work@dut
        |vpiName:a
        |vpiFullName:work@dut.a
  |vpiPort:
  \_port: (b), line:11, parent:work@dut
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.b), line:11, parent:work@dut
        |vpiName:b
        |vpiFullName:work@dut.b
  |vpiContAssign:
  \_cont_assign: , line:12, parent:work@dut
    |vpiRhs:
    \_ref_obj: (work@dut.b), line:12
      |vpiName:b
      |vpiFullName:work@dut.b
    |vpiLhs:
    \_ref_obj: (work@dut.a), line:12
      |vpiName:a
      |vpiFullName:work@dut.a
  |vpiNet:
  \_logic_net: (work@dut.a), line:11, parent:work@dut
  |vpiNet:
  \_logic_net: (work@dut.b), line:11, parent:work@dut
  |vpiParamAssign:
  \_param_assign: , line:10, parent:work@dut
    |vpiRhs:
    \_constant: , line:10
      |vpiConstType:2
      |vpiDecompile:t.ttts
      |vpiSize:64
      |REAL:t.ttts
    |vpiLhs:
    \_parameter: (work@dut.CLKFBOUT_PHASE), line:10, parent:work@dut
      |vpiName:CLKFBOUT_PHASE
      |vpiFullName:work@dut.CLKFBOUT_PHASE
      |vpiTypespec:
      \_real_typespec: (CLKFBOUT_PHASE), line:10, parent:work@dut.CLKFBOUT_PHASE
        |vpiName:CLKFBOUT_PHASE
  |vpiParameter:
  \_parameter: (work@dut.CLKFBOUT_PHASE), line:10, parent:work@dut
|uhdmallModules:
\_module: work@top (work@top) dut.sv:2: , parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (clk_i), line:2, parent:work@top
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.clk_i), line:2, parent:work@top
        |vpiName:clk_i
        |vpiFullName:work@top.clk_i
  |vpiPort:
  \_port: (b), line:2, parent:work@top
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:2, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiNet:
  \_logic_net: (work@top.clk_i), line:2, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:2, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:2: 
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (clk_i), line:2, parent:work@top
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.clk_i), line:2, parent:work@top
        |vpiName:clk_i
        |vpiFullName:work@top.clk_i
  |vpiPort:
  \_port: (b), line:2, parent:work@top
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:2, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiModule:
  \_module: work@dut (work@top.d) dut.sv:4: , parent:work@top
    |vpiDefName:work@dut
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiPort:
    \_port: (a), line:11, parent:work@top.d
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk_i), line:5
        |vpiName:clk_i
        |vpiActual:
        \_logic_net: (work@top.clk_i), line:2, parent:work@top
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@top.d.a), line:11, parent:work@top.d
          |vpiName:a
          |vpiFullName:work@top.d.a
    |vpiPort:
    \_port: (b), line:11, parent:work@top.d
      |vpiName:b
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (b), line:6
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@top.b), line:2, parent:work@top
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@top.d.b), line:11, parent:work@top.d
          |vpiName:b
          |vpiFullName:work@top.d.b
    |vpiContAssign:
    \_cont_assign: , line:12, parent:work@top.d
      |vpiRhs:
      \_ref_obj: (work@top.d.b), line:12
        |vpiName:b
        |vpiFullName:work@top.d.b
        |vpiActual:
        \_logic_net: (work@top.d.b), line:11, parent:work@top.d
      |vpiLhs:
      \_ref_obj: (work@top.d.a), line:12
        |vpiName:a
        |vpiFullName:work@top.d.a
        |vpiActual:
        \_logic_net: (work@top.d.a), line:11, parent:work@top.d
    |vpiNet:
    \_logic_net: (work@top.d.a), line:11, parent:work@top.d
    |vpiNet:
    \_logic_net: (work@top.d.b), line:11, parent:work@top.d
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:2: 
    |vpiParamAssign:
    \_param_assign: , line:10, parent:work@top.d
      |vpiRhs:
      \_operation: , line:4
        |vpiOpType:12
        |vpiOperand:
        \_constant: , line:4
          |vpiConstType:2
          |vpiDecompile:12.50
          |vpiSize:64
          |REAL:t.ttts
        |vpiOperand:
        \_constant: , line:4
          |vpiConstType:2
          |vpiDecompile:3.0
          |vpiSize:64
          |REAL:t.ttts
      |vpiLhs:
      \_parameter: (work@top.d.CLKFBOUT_PHASE), line:10, parent:work@top.d
        |vpiName:CLKFBOUT_PHASE
        |vpiFullName:work@top.d.CLKFBOUT_PHASE
        |vpiTypespec:
        \_real_typespec: (CLKFBOUT_PHASE), line:10, parent:work@top.d.CLKFBOUT_PHASE
          |vpiName:CLKFBOUT_PHASE
    |vpiParameter:
    \_parameter: (work@top.d.CLKFBOUT_PHASE), line:10, parent:work@top.d
  |vpiNet:
  \_logic_net: (work@top.clk_i), line:2, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.b), line:2, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7

