<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">

<!--Converted with LaTeX2HTML 2008 (1.71)
original version by:  Nikos Drakos, CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>Bibliography</TITLE>
<META NAME="description" CONTENT="Bibliography">
<META NAME="keywords" CONTENT="bare_conf">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META NAME="Generator" CONTENT="LaTeX2HTML v2008">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">

<LINK REL="STYLESHEET" HREF="bare_conf.css">

<LINK REL="next" HREF="node18.html">
<LINK REL="previous" HREF="node16.html">
<LINK REL="up" HREF="bare_conf.html">
<LINK REL="next" HREF="node18.html">
</HEAD>

<BODY >
<!--Navigation Panel-->
<A NAME="tex2html206"
  HREF="node18.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next"
 SRC="file:/usr/share/latex2html/icons/next.png"></A> 
<A NAME="tex2html204"
  HREF="bare_conf.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up"
 SRC="file:/usr/share/latex2html/icons/up.png"></A> 
<A NAME="tex2html198"
  HREF="node16.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous"
 SRC="file:/usr/share/latex2html/icons/prev.png"></A>   
<BR>
<B> Next:</B> <A NAME="tex2html207"
  HREF="node18.html">About this document ...</A>
<B> Up:</B> <A NAME="tex2html205"
  HREF="bare_conf.html">Fast, Approximate Error Prediction</A>
<B> Previous:</B> <A NAME="tex2html199"
  HREF="node16.html">Conclusion</A>
<BR><BR>
<!--End of Navigation Panel-->

<H2><A NAME="SECTION00060000000000000000">
Bibliography</A>
</H2><DL COMPACT><DD><P></P><DT><A NAME="trends_reliability">1</A>
<DD>
C.&nbsp;Constantinescu.
<BR>Trends and challenges in vlsi circuit reliability.
<BR><EM>IEEE Micro</EM>, 23(4):14-19, 2003.

<P></P><DT><A NAME="ground_level_signal">2</A>
<DD>
E. Normand.
<BR>Single event upset at ground level.
<BR><EM>IEEE Transactions on Nuclear Science</EM>, 43(6):2742-2750, 1996.

<P></P><DT><A NAME="ibm:ramp">3</A>
<DD>
P.&nbsp;Bose J.&nbsp;Rivers J.&nbsp;Srinivasan, S. V.&nbsp;Adve and C.&nbsp;K. Hu.
<BR>RAMP: A model for reliability aware microprocessor design.
<BR><EM>IBM Research Report</EM>, 2003.

<P></P><DT><A NAME="david_fault_injection">4</A>
<DD>
D. Kammler, J. Guan, G. Ascheid, R. Leupers and H. Meyr.
<BR>A fast and flexible Platform for Fault Injection and Evaluation in
  Verilog-based Simulations.
<BR>In <EM>Proc. 3rd IEEE International Conference on Secure Software
  Integration and Reliability Improvement (SSIRI '09)</EM>, Shanghai, China,
  Jul 2009.

<P></P><DT><A NAME="ser_sim">5</A>
<DD>
M. Sugihara, T. Ishihara, M. Muroyama and K. Hashimoto.
<BR>A Simulation-Based Soft Error Estimation Methodology for Computer
  Systems.
<BR>In <EM>ISQED</EM>, pages 196-203, 2006.

<P></P><DT><A NAME="swat">6</A>
<DD>
M. Li, P. Ramachandran, S. K. Sahoo, S. V. Adve, V. S. Adve and Y. Zhou.
<BR>Understanding the Propagation of Hard Errors to Software and
  Implications for Resilient System Design.
<BR>In <EM>In Proc. Intl. Conf. on Architectural Support for
  Programming Languages and Operating Systems(ASPLOS)</EM>, 2008.

<P></P><DT><A NAME="WangZISQED13">7</A>
<DD>
Z. Wang, C. Chen and A. Chattopadhyay.
<BR>Fast reliability exploration for embedded processors via high-level
  fault injection.
<BR>In <EM>ISQED</EM>, pages 265-272, 2013.

<P></P><DT><A NAME="ChoMCAM13">8</A>
<DD>
H.&nbsp;Cho, S.&nbsp;Mirkhani, C.&nbsp;Cher, J.&nbsp;A. Abraham, and S.&nbsp;Mitra.
<BR>Quantitative evaluation of soft error injection techniques for robust
  system design.
<BR>In <EM>DAC</EM>, page 101, 2013.

<P></P><DT><A NAME="MukherjeeWERA03">9</A>
<DD>
S.&nbsp;S. Mukherjee, C.&nbsp;T. Weaver, J.&nbsp;S. Emer, S.&nbsp;K. Reinhardt, and T.&nbsp;M. Austin.
<BR>A systematic methodology to compute the architectural vulnerability
  factors for a high-performance microprocessor.
<BR>In <EM>MICRO</EM>, pages 29-42, 2003.

<P></P><DT><A NAME="BiswasREM07">10</A>
<DD>
A.&nbsp;Biswas, P.&nbsp;Racunas, J.&nbsp;S. Emer, and S.&nbsp;S. Mukherjee.
<BR>Computing Accurate AVFs using ACE Analysis on Performance Models: A
  Rebuttal.
<BR><EM>Computer Architecture Letters</EM>, 7(1):21-24, 2007.

<P></P><DT><A NAME="RehmanSKH11">11</A>
<DD>
S.&nbsp;Rehman, M.&nbsp;Shafique, F.&nbsp;Kriebel, and J.&nbsp;Henkel.
<BR>Reliable software for unreliable hardware: embedded code generation
  aiming at reliability.
<BR>In <EM>CODES+ISSS</EM>, pages 237-246, 2011.

<P></P><DT><A NAME="rehman_raise">12</A>
<DD>
S. Rehman, M. Shafique, F. Kriebel and J. Henkel.
<BR>RAISE: Reliability-Aware Instruction SchEduling for unreliable
  hardware.
<BR>In <EM>ASP-DAC '12</EM>, pages 671 -676, 30 2012-feb. 2 2012.

<P></P><DT><A NAME="WangZDate13">13</A>
<DD>
Z. Wang, K. Singh, C. Chen and A. Chattopadhyay.
<BR>Accurate and efficient reliability estimation techniques during
  ADL-driven embedded processor design.
<BR>In <EM>Proceedings of the Conference on Design, Automation and Test
  in Europe</EM>, DATE, pages 547-552, 2013.

<P></P><DT><A NAME="razor">14</A>
<DD>
D.&nbsp;Ernst, N.&nbsp;S. Kim, S.&nbsp;Das, S.&nbsp;Pant, R.&nbsp;R. Rao, T.&nbsp;Pham, C.&nbsp;H. Ziesler,
  D.&nbsp;Blaauw, T.&nbsp;M. Austin, K.&nbsp;Flautner, and Trevor&nbsp;N. Mudge.
<BR>Razor: A low-power pipeline based on circuit-level timing
  speculation.
<BR>In <EM>MICRO</EM>, 2003.

<P></P><DT><A NAME="ibm:lifetime">15</A>
<DD>
J. Srinivasan, S. V. Adve, P. Bose and J. A. Rivers.
<BR>The Case for Lifetime Reliability-Aware Microprocessors.
<BR><EM>SIGARCH Comput. Archit. News</EM>, 32(2):276, 2004.

<P></P><DT><A NAME="kahng_vasco">16</A>
<DD>
A. Kahng, S. Kang, R. Kumar, and J. Sartori.
<BR>Designing Processors from the Ground up to Allow Voltage/Reliability
  Tradeoffs.
<BR>In <EM>HPCA</EM>, 2010.

<P></P><DT><A NAME="reinhardt_smt">17</A>
<DD>
S. K. Reinhardt and S. S Mukherjee.
<BR>Transient Fault Detection via Simultaneous Multithreading.
<BR>ISCA '00, pages 25-36, 2000.

<P></P><DT><A NAME="dehon">18</A>
<DD>
A.&nbsp;DeHon, H.&nbsp;M. Quinn, and N.&nbsp;P. Carter.
<BR>Vision for cross-layer optimization to address the dual challenges of
  energy and reliability.
<BR>In <EM>DATE</EM>, pages 1017-1022. IEEE, 2010.

<P></P><DT><A NAME="hegde_ant">19</A>
<DD>
R. Hegde and N.R. Shanbhag.
<BR>Energy-efficient Signal Processing via Algorithmic Noise-tolerance.
<BR>ISLPED '99.

<P></P><DT><A NAME="GuptaMRR13">20</A>
<DD>
V.&nbsp;Gupta, D.&nbsp;Mohapatra, A.&nbsp;Raghunathan, and K.&nbsp;Roy.
<BR>Low-power digital signal processing using approximate adders.
<BR><EM>IEEE Trans. on CAD of Integrated Circuits and Systems</EM>,
  32(1):124-137, 2013.

<P></P><DT><A NAME="mitra_ersa">21</A>
<DD>
H. Cho, L. Leem and S. Mitra.
<BR>ERSA: Error Resilient System Architecture for Probabilistic
  Applications.
<BR><EM>IEEE Trans. on CAD of Integrated Circuits and Systems</EM>,
  31(4):546-558, 2012.

<P></P><DT><A NAME="Palem2013">22</A>
<DD>
K.&nbsp;Palem and A.&nbsp;Lingamneni.
<BR>Ten years of building broken chips: The physics and engineering of
  inexact computing.
<BR><EM>ACM Trans. Embed. Comput. Syst.</EM>, 12(2s):87:1-87:23, May 2013.

<P></P><DT><A NAME="Keding98icspat">23</A>
<DD>
M.&nbsp;Willems H.&nbsp;Keding, F.&nbsp;HÃ¼rtgen and M.&nbsp;Coors.
<BR>Transformation of floating-point into fixed-point algorithms by
  interpolation applying a statistical approach.
<BR>In <EM>Proc. Int. Conf. on Signal Processing Application and
  Technology (ICSPAT)</EM>, Toronto, sep 1998.

<P></P><DT><A NAME="KrishnaswamyVMH08">24</A>
<DD>
S. Krishnaswamy, G. F. Viamontes, I. L. Markov and J. P. Hayes.
<BR>Probabilistic transfer matrices in symbolic reliability analysis of
  logic circuits.
<BR><EM>ACM Trans. Design Autom. Electr. Syst.</EM>, 13(1), 2008.

<P></P><DT><A NAME="lisa:snps">25</A>
<DD>
Synopsys.
<BR><EM>Processor Designer
<BR>  http://www.synopsys.com/Systems/BlockDesign/processorDev</EM>.

<P></P><DT><A NAME="chattopadhyay08a">26</A>
<DD>
A. Chattopadhyay, H. Meyr and R. Leupers.
<BR><EM>LISA: A Uniform ADL for Embedded Processor Modelling,
  Implementation and Software Toolsuite Generation</EM>, chapter&nbsp;5, pages 95-130.
<BR>Morgan Kaufmann, jun 2008.

<P></P><DT><A NAME="medianfilter">27</A>
<DD>
T.&nbsp;Huang, G.&nbsp;Yang, and G.&nbsp;Tang.
<BR>A fast two-dimensional median filtering algorithm.
<BR><EM>IEEE Trans. Acoust., Speech, Signal Processing</EM>, 27(1):13-18,
  1979.
</DL>
</FONT>
<P>
<BR><HR>
<ADDRESS>
Zheng Wang A Chattopadhyay
2014-07-16
</ADDRESS>
</BODY>
</HTML>
