$date
	Tue Aug 27 15:38:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fullAdder_tb $end
$var wire 1 ! Cin $end
$var wire 1 " cout $end
$var wire 1 # s $end
$var wire 1 $ sum $end
$var wire 1 % Cout $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( cin $end
$scope module uut $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ! Cin $end
$var wire 1 % Cout $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
0'
0&
0%
x$
z#
z"
z!
$end
#10
x%
1'
#20
0'
1&
#30
1%
1'
#40
