<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/jtag_uart_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file path="simulation/jtag_uart.v" type="VERILOG" />
 <topLevel name="jtag_uart" />
 <deviceFamily name="max10" />
</simPackage>
