<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 64 inputs.</message_text>
		<phase>sched</phase>
		<order>28</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X32</message_text>
		<source_path>../GaussianFilter.cpp</source_path>
		<source_line>57</source_line>
		<phase>sched</phase>
		<order>29</order>
	</message>
	<resource>
		<res_id>44</res_id>
		<opcode>50</opcode>
		<latency>0</latency>
		<delay>0.2665</delay>
		<module_name>GaussianFilter_Add2u2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>67</res_id>
		<opcode>73</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>GaussianFilter_ROM_9X32_mask</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>41</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.4558</delay>
		<module_name>GaussianFilter_Add3u8u8u8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>((c + b) + a)</label>
		<unit_area>139.5360</unit_area>
		<comb_area>139.5360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>1.5813</delay>
		<module_name>GaussianFilter_Div_8U_14_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>/</label>
		<unit_area>128.7117</unit_area>
		<comb_area>128.7117</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>42</res_id>
		<opcode>48</opcode>
		<latency>0</latency>
		<delay>1.0163</delay>
		<module_name>GaussianFilter_Add2Mul2s32u8s32_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(/*cliff*/sc_int&lt;32&gt;)(c + (/*cliff*/sc_int&lt;32&gt;)b * a)</label>
		<unit_area>2072.5884</unit_area>
		<comb_area>2072.5884</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>45</res_id>
		<opcode>51</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>GaussianFilter_Add2i1u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>46</res_id>
		<opcode>52</opcode>
		<latency>0</latency>
		<delay>0.0360</delay>
		<module_name>GaussianFilter_Lti3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>5.2497</unit_area>
		<comb_area>5.2497</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>58</res_id>
		<opcode>64</opcode>
		<latency>0</latency>
		<delay>0.0681</delay>
		<module_name>GaussianFilter_OrReduction_4U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>59</res_id>
		<opcode>65</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>GaussianFilter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>60</res_id>
		<opcode>66</opcode>
		<latency>0</latency>
		<delay>0.3212</delay>
		<module_name>GaussianFilter_Add_28Sx1U_29S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>201.2841</unit_area>
		<comb_area>201.2841</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<source_loc>
			<id>5599</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13932</sub_loc>
		</source_loc>
		<op>
			<id>5600</id>
			<opcode>50</opcode>
			<source_loc>13932</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5619</id>
			<opcode>73</opcode>
			<source_loc>13932</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5602</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2269,2267</sub_loc>
		</source_loc>
		<op>
			<id>5603</id>
			<opcode>47</opcode>
			<source_loc>2269,2267</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5604</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2271,2270</sub_loc>
		</source_loc>
		<op>
			<id>5605</id>
			<opcode>54</opcode>
			<source_loc>2271,2270</source_loc>
			<port>
				<name>in1</name>
				<datatype W="10">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5606</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2281,2280</sub_loc>
		</source_loc>
		<op>
			<id>5607</id>
			<opcode>48</opcode>
			<source_loc>2281,2280</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5608</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2283</sub_loc>
		</source_loc>
		<op>
			<id>5609</id>
			<opcode>51</opcode>
			<source_loc>2283</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5610</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2250,2249</sub_loc>
		</source_loc>
		<op>
			<id>5611</id>
			<opcode>52</opcode>
			<source_loc>2250,2249</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5612</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2286</sub_loc>
		</source_loc>
		<op>
			<id>5613</id>
			<opcode>51</opcode>
			<source_loc>2286</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5614</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2245,2244</sub_loc>
		</source_loc>
		<op>
			<id>5615</id>
			<opcode>52</opcode>
			<source_loc>2245,2244</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5616</id>
			<opcode>64</opcode>
			<source_loc>2291</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5617</id>
			<opcode>65</opcode>
			<source_loc>2291</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5618</id>
			<opcode>66</opcode>
			<source_loc>2291</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>63</res_id>
		<opcode>69</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>GaussianFilter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>5624</id>
			<opcode>69</opcode>
			<source_loc>10244,10243,10242,10241,14629,10273,10274,10275,10277,10276,5692,10271,10304,10307,10306,10305,10303,10316,10317,10319,10318</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>47</res_id>
		<opcode>53</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>GaussianFilter_N_Muxb_1_2_15_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5625</id>
			<opcode>53</opcode>
			<source_loc>14631</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5626</id>
			<opcode>65</opcode>
			<source_loc>9357</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5627</id>
			<opcode>53</opcode>
			<source_loc>14632</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>64</res_id>
		<opcode>70</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>GaussianFilter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
		<op>
			<id>5628</id>
			<opcode>70</opcode>
			<source_loc>8206</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>5629</id>
			<opcode>65</opcode>
			<source_loc>7710</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>65</res_id>
		<opcode>71</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>GaussianFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active</thread>
		<op>
			<id>5630</id>
			<opcode>71</opcode>
			<source_loc>7559</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<resource>
		<res_id>66</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>GaussianFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
		<op>
			<id>5631</id>
			<opcode>72</opcode>
			<source_loc>6911</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>33</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>2</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../GaussianFilter.h</source_path>
		<source_line>16</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_active</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>do_filter</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>5632</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7546</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg</thread>
		<io_op>
			<id>5633</id>
			<source_loc>7543</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>o_result.m_req.m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5634</id>
			<source_loc>7547</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>o_result.m_req.m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5635</id>
			<source_loc>5632</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5635</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5634</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5633</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
		<reg_op>
			<id>5642</id>
			<source_loc>5633</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5644</id>
			<source_loc>5635</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>59</id>
			<thread>gen_prev_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>14168</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>59</id>
			<thread>gen_prev_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5705</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5645</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7551,7551</sub_loc>
	</source_loc>
	<source_loc>
		<id>5648</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12934</opcode>
		<sub_loc>7551,7551</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active</thread>
		<io_op>
			<id>5651</id>
			<source_loc>7557</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5653</id>
			<source_loc>7558</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5654</id>
			<source_loc>5630</source_loc>
			<order>3</order>
			<instance_name>GaussianFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>71</opcode>
			<label>^</label>
			<op>
				<id>5</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5655</id>
			<source_loc>5648</source_loc>
			<order>4</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>o_result.m_req_active:o_result_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5653</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5655</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5651</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5655</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5653</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5651</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>GaussianFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>GaussianFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>56</id>
			<thread>gen_active</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>14167</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>56</id>
			<thread>gen_active</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5704</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5658</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8203,8203</sub_loc>
	</source_loc>
	<source_loc>
		<id>5659</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12857</opcode>
		<sub_loc>8203,8203</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>37</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>GaussianFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld</thread>
		<io_op>
			<id>5663</id>
			<source_loc>8204</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>o_result.m_unacked_req:o_result_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5664</id>
			<source_loc>8205</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>m_req_active:o_result_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5665</id>
			<source_loc>5628</source_loc>
			<order>3</order>
			<instance_name>GaussianFilter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>70</opcode>
			<label>|</label>
			<op>
				<id>11</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5666</id>
			<source_loc>5659</source_loc>
			<order>4</order>
			<sig_name>o_result_vld</sig_name>
			<label>o_result.vld:o_result_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_result_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5664</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5664</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>5666</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5663</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>5666</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5663</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>GaussianFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>GaussianFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>47</id>
			<thread>gen_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>14163</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>47</id>
			<thread>gen_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5699</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5672</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6909,6909</sub_loc>
	</source_loc>
	<source_loc>
		<id>5673</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12913</opcode>
		<sub_loc>6909,6909</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg</thread>
		<io_op>
			<id>5675</id>
			<source_loc>6910</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5676</id>
			<source_loc>5631</source_loc>
			<order>2</order>
			<instance_name>GaussianFilter_Not_1U_1U_1_3</instance_name>
			<opcode>72</opcode>
			<label>!</label>
			<op>
				<id>16</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5677</id>
			<source_loc>5673</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>o_result.m_req.m_next_trig_req:o_result_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>17</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5675</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>5677</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5675</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>GaussianFilter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>64</id>
			<thread>gen_next_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>14170</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>64</id>
			<thread>gen_next_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5707</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5680</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10197,10197</sub_loc>
	</source_loc>
	<source_loc>
		<id>5681</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12916</opcode>
		<sub_loc>10197,10197</sub_loc>
	</source_loc>
	<source_loc>
		<id>5683</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14385</sub_loc>
	</source_loc>
	<source_loc>
		<id>5682</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14385</sub_loc>
	</source_loc>
	<source_loc>
		<id>5685</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10197</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>GaussianFilter_N_Muxb_1_2_15_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5711</id>
			<opcode>10</opcode>
			<source_loc>14631</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>5688</id>
			<source_loc>10169</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>19</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5689</id>
			<source_loc>14385</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5690</id>
			<source_loc>5685</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5691</id>
			<source_loc>10183</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5708</id>
			<source_loc>10194</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5709</id>
			<source_loc>5625</source_loc>
			<order>6</order>
			<instance_name>GaussianFilter_N_Muxb_1_2_15_4_4</instance_name>
			<opcode>10</opcode>
			<label>MUX(2)</label>
			<op>
				<id>24</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5710</id>
			<source_loc>5681</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>5708</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5691</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10197</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5710</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5684</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5688</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>5718</id>
			<source_loc>5688</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>19</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5719</id>
			<source_loc>5710</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>25</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>31</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>14157</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>31</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5693</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5721</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9354,9354</sub_loc>
	</source_loc>
	<source_loc>
		<id>5722</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12896</opcode>
		<sub_loc>9354,9354</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>31</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>GaussianFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5730</id>
			<opcode>37</opcode>
			<source_loc>9357</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>5725</id>
			<source_loc>9347</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5726</id>
			<source_loc>9355</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>30</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5727</id>
			<source_loc>9356</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5728</id>
			<source_loc>5626</source_loc>
			<order>4</order>
			<instance_name>GaussianFilter_And_1Ux1U_1U_4_5</instance_name>
			<opcode>37</opcode>
			<label>&amp;</label>
			<op>
				<id>32</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5729</id>
			<source_loc>5722</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>5727</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>5726</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>5729</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>5725</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>5736</id>
			<source_loc>5725</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5737</id>
			<source_loc>5729</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>33</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>39</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>14160</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>39</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5696</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5141</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14040,11017</sub_loc>
	</source_loc>
	<source_loc>
		<id>5142</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14044,11028</sub_loc>
	</source_loc>
	<source_loc>
		<id>5143</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14045,11062</sub_loc>
	</source_loc>
	<source_loc>
		<id>5753</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>978,2279</sub_loc>
	</source_loc>
	<source_loc>
		<id>5769</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>978,2305</sub_loc>
	</source_loc>
	<source_loc>
		<id>5771</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5769</sub_loc>
	</source_loc>
	<source_loc>
		<id>5770</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5769</sub_loc>
	</source_loc>
	<source_loc>
		<id>969</id>
		<loc_kind>DECL</loc_kind>
		<label>val</label>
		<file_id>2</file_id>
		<line>30</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>5145</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2239</sub_loc>
	</source_loc>
	<source_loc>
		<id>5757</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2287</sub_loc>
	</source_loc>
	<source_loc>
		<id>5759</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5757</sub_loc>
	</source_loc>
	<source_loc>
		<id>5758</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5757</sub_loc>
	</source_loc>
	<source_loc>
		<id>5761</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2223,2285</sub_loc>
	</source_loc>
	<source_loc>
		<id>5763</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5761</sub_loc>
	</source_loc>
	<source_loc>
		<id>5762</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5761</sub_loc>
	</source_loc>
	<source_loc>
		<id>5765</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>978,2287</sub_loc>
	</source_loc>
	<source_loc>
		<id>5767</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5765</sub_loc>
	</source_loc>
	<source_loc>
		<id>5766</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5765</sub_loc>
	</source_loc>
	<source_loc>
		<id>5745</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2273</sub_loc>
	</source_loc>
	<source_loc>
		<id>5747</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5745</sub_loc>
	</source_loc>
	<source_loc>
		<id>5746</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5745</sub_loc>
	</source_loc>
	<source_loc>
		<id>5749</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2224,2282</sub_loc>
	</source_loc>
	<source_loc>
		<id>5751</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5749</sub_loc>
	</source_loc>
	<source_loc>
		<id>5750</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5749</sub_loc>
	</source_loc>
	<source_loc>
		<id>5755</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5753</sub_loc>
	</source_loc>
	<source_loc>
		<id>5754</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5753</sub_loc>
	</source_loc>
	<source_loc>
		<id>5147</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14040,11137</sub_loc>
	</source_loc>
	<source_loc>
		<id>5739</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4149,14204</sub_loc>
	</source_loc>
	<source_loc>
		<id>5740</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>967,5739</sub_loc>
	</source_loc>
	<source_loc>
		<id>5149</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2310,14204</sub_loc>
	</source_loc>
	<source_loc>
		<id>5151</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14040,11226</sub_loc>
	</source_loc>
	<source_loc>
		<id>5138</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>972,11281</sub_loc>
	</source_loc>
	<source_loc>
		<id>5144</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>975,11515</sub_loc>
	</source_loc>
	<source_loc>
		<id>5741</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3473,11534</sub_loc>
	</source_loc>
	<source_loc>
		<id>5742</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>968,5741</sub_loc>
	</source_loc>
	<source_loc>
		<id>5157</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14045,11535</sub_loc>
	</source_loc>
	<source_loc>
		<id>5743</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4931,14312</sub_loc>
	</source_loc>
	<source_loc>
		<id>5744</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>968,5743</sub_loc>
	</source_loc>
	<source_loc>
		<id>5159</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2310,14312</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter</thread>
		<value>37</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter</thread>
		<value>23</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>GaussianFilter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>GaussianFilter_Add2i1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.9692</delay>
		<module_name>GaussianFilter_Add3u8u8u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>((c + b) + a)</label>
		<unit_area>79.3440</unit_area>
		<comb_area>79.3440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>1.9275</delay>
		<module_name>GaussianFilter_Div_8U_14_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>/</label>
		<unit_area>94.3920</unit_area>
		<comb_area>94.3920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>3.8266</delay>
		<module_name>GaussianFilter_Add2Mul2s32u8s32_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(/*cliff*/sc_int&lt;32&gt;)(c + (/*cliff*/sc_int&lt;32&gt;)b * a)</label>
		<unit_area>1377.9180</unit_area>
		<comb_area>1377.9180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.1684</delay>
		<module_name>GaussianFilter_OrReduction_4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>38</opcode>
		<latency>0</latency>
		<delay>1.6213</delay>
		<module_name>GaussianFilter_Add_28Sx1U_29S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>113.8860</unit_area>
		<comb_area>113.8860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.0482</delay>
		<module_name>GaussianFilter_Lti3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>1.0260</unit_area>
		<comb_area>1.0260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>5813</id>
			<opcode>2</opcode>
			<source_loc>2281,2280</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter</thread>
		<io_op>
			<id>5776</id>
			<source_loc>5141</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5777</id>
			<source_loc>5142</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>37</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5778</id>
			<source_loc>5143</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5779</id>
			<source_loc>5769</source_loc>
			<order>4</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>39</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5781</id>
			<source_loc>13894</source_loc>
			<order>5</order>
			<sig_name>v</sig_name>
			<label>v:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>41</id>
				<op_kind>wire</op_kind>
				<object>v</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5780</id>
			<source_loc>5145</source_loc>
			<order>6</order>
			<sig_name>val</sig_name>
			<label>val:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>40</id>
				<op_kind>wire</op_kind>
				<object>val</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5815</id>
			<source_loc>5759</source_loc>
			<order>7</order>
			<sig_name>lp_ctrl</sig_name>
			<label>val:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>73</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5782</id>
			<source_loc>5757</source_loc>
			<order>8</order>
			<sig_name>val</sig_name>
			<label>val:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>42</id>
				<op_kind>wire</op_kind>
				<object>val</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5783</id>
			<source_loc>5761</source_loc>
			<order>9</order>
			<sig_name>v_u0</sig_name>
			<label>v:v_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>43</id>
				<op_kind>wire</op_kind>
				<object>v_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5784</id>
			<source_loc>5765</source_loc>
			<order>10</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>44</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5785</id>
			<source_loc>13896</source_loc>
			<order>11</order>
			<sig_name>u</sig_name>
			<label>u:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>45</id>
				<op_kind>wire</op_kind>
				<object>u</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5817</id>
			<source_loc>5747</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>val:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>75</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5786</id>
			<source_loc>5745</source_loc>
			<order>13</order>
			<sig_name>val_u0</sig_name>
			<label>val:val_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>46</id>
				<op_kind>wire</op_kind>
				<object>val_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5787</id>
			<source_loc>5749</source_loc>
			<order>14</order>
			<sig_name>u_u0</sig_name>
			<label>u:u_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>47</id>
				<op_kind>wire</op_kind>
				<object>u_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5788</id>
			<source_loc>5753</source_loc>
			<order>15</order>
			<sig_name>mask</sig_name>
			<label>mask:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>48</id>
				<op_kind>wire</op_kind>
				<object>mask</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5789</id>
			<source_loc>5147</source_loc>
			<order>16</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>49</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5790</id>
			<source_loc>5740</source_loc>
			<order>17</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>50</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5791</id>
			<source_loc>5149</source_loc>
			<order>18</order>
			<sig_name>stall0</sig_name>
			<label>do_filter:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>51</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5794</id>
			<source_loc>5600</source_loc>
			<order>19</order>
			<instance_name>GaussianFilter_Add2u2Mul2i3u2_4_6</instance_name>
			<opcode>50</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>54</id>
				<op_kind>add</op_kind>
				<in_widths>2 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5792</id>
			<source_loc>5151</source_loc>
			<order>20</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5799</id>
			<source_loc>5609</source_loc>
			<order>21</order>
			<instance_name>GaussianFilter_Add2i1u2_4_7</instance_name>
			<opcode>51</opcode>
			<label>+</label>
			<op>
				<id>59</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5802</id>
			<source_loc>5613</source_loc>
			<order>22</order>
			<instance_name>GaussianFilter_Add2i1u2_4_8</instance_name>
			<opcode>51</opcode>
			<label>+</label>
			<op>
				<id>62</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5793</id>
			<source_loc>5138</source_loc>
			<order>23</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>53</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5796</id>
			<source_loc>5603</source_loc>
			<order>24</order>
			<instance_name>GaussianFilter_Add3u8u8u8_4_9</instance_name>
			<opcode>47</opcode>
			<label>
c + b + a			</label>
			<op>
				<id>56</id>
				<op_kind>add</op_kind>
				<in_widths>24</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.5698000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5797</id>
			<source_loc>5605</source_loc>
			<order>25</order>
			<instance_name>GaussianFilter_Div_8U_14_4_10</instance_name>
			<opcode>54</opcode>
			<label>/</label>
			<op>
				<id>57</id>
				<op_kind>div</op_kind>
				<in_widths>10</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>2.1511000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5795</id>
			<source_loc>5619</source_loc>
			<order>26</order>
			<instance_name>mask</instance_name>
			<opcode>73</opcode>
			<label>mask:read</label>
			<op>
				<id>55</id>
				<op_kind>array_read</op_kind>
				<object>mask</object>
				<in_widths>4 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5798</id>
			<source_loc>5607</source_loc>
			<order>27</order>
			<instance_name>GaussianFilter_Add2Mul2s32u8s32_4_11</instance_name>
			<opcode>2</opcode>
			<label>
c + b*a			</label>
			<op>
				<id>58</id>
				<op_kind>add</op_kind>
				<in_widths>32 8 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>3.9406000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5805</id>
			<source_loc>5616</source_loc>
			<order>28</order>
			<instance_name>GaussianFilter_OrReduction_4U_1U_4_12</instance_name>
			<opcode>64</opcode>
			<label>or_reduce</label>
			<op>
				<id>65</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>4.0087000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5806</id>
			<source_loc>5617</source_loc>
			<order>29</order>
			<instance_name>GaussianFilter_And_1Ux1U_1U_4_13</instance_name>
			<opcode>65</opcode>
			<label>&amp;</label>
			<op>
				<id>66</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>4.0543000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5807</id>
			<source_loc>5618</source_loc>
			<order>30</order>
			<instance_name>GaussianFilter_Add_28Sx1U_29S_4_14</instance_name>
			<opcode>66</opcode>
			<label>+</label>
			<op>
				<id>67</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>4.3755000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5803</id>
			<source_loc>5615</source_loc>
			<order>31</order>
			<instance_name>GaussianFilter_Lti3u2_4_15</instance_name>
			<opcode>52</opcode>
			<label>&lt;</label>
			<op>
				<id>63</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5800</id>
			<source_loc>5611</source_loc>
			<order>32</order>
			<instance_name>GaussianFilter_Lti3u2_4_16</instance_name>
			<opcode>52</opcode>
			<label>&lt;</label>
			<op>
				<id>60</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5818</id>
			<source_loc>5746</source_loc>
			<order>33</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>val:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>76</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5816</id>
			<source_loc>5758</source_loc>
			<order>34</order>
			<sig_name>lp_ctrl</sig_name>
			<label>val:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>74</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5808</id>
			<source_loc>5144</source_loc>
			<order>35</order>
			<sig_name>o_result_data</sig_name>
			<label>o_result.data:o_result_data:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>68</id>
				<op_kind>output</op_kind>
				<object>o_result_data</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>4.4410000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5809</id>
			<source_loc>5742</source_loc>
			<order>36</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>69</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5810</id>
			<source_loc>5157</source_loc>
			<order>37</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>70</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5811</id>
			<source_loc>5744</source_loc>
			<order>38</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>o_result.m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>71</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5812</id>
			<source_loc>5159</source_loc>
			<order>39</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>72</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5801</id>
			<source_loc>14250</source_loc>
			<order>40</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>61</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5804</id>
			<source_loc>14257</source_loc>
			<order>41</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>64</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>19</state>
				<source_loc>5809</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>21</state>
				<source_loc>5811</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>9</state>
				<source_loc>5790</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>3.8266</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3212</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.4410</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>3.8266</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3212</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.4410</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>3.8266</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3212</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.4410</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>3.8266</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3212</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3729</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>3.8266</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3212</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3729</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>3.8266</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3212</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3729</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>3.8266</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3212</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3273</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>3.8266</delay>
				<instance_name>GaussianFilter_Add2Mul2s32u8s32_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>GaussianFilter_OrReduction_4U_1U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussianFilter_And_1Ux1U_1U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>GaussianFilter_Add_28Sx1U_29S_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.9838</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>3.8266</delay>
				<instance_name>GaussianFilter_Add2Mul2s32u8s32_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>GaussianFilter_OrReduction_4U_1U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussianFilter_And_1Ux1U_1U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>GaussianFilter_Add_28Sx1U_29S_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.9838</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>3.8266</delay>
				<instance_name>GaussianFilter_Add2Mul2s32u8s32_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>GaussianFilter_OrReduction_4U_1U_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussianFilter_And_1Ux1U_1U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>GaussianFilter_Add_28Sx1U_29S_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.9838</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>3.8266</delay>
				<instance_name>GaussianFilter_Add2Mul2s32u8s32_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussianFilter_And_1Ux1U_1U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>GaussianFilter_Add_28Sx1U_29S_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.8154</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>3.8266</delay>
				<instance_name>GaussianFilter_Add2Mul2s32u8s32_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussianFilter_And_1Ux1U_1U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>GaussianFilter_Add_28Sx1U_29S_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.8154</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>3.8266</delay>
				<instance_name>GaussianFilter_Add2Mul2s32u8s32_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussianFilter_And_1Ux1U_1U_4_13</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>GaussianFilter_Add_28Sx1U_29S_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.8154</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>mask</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>3.8266</delay>
				<instance_name>GaussianFilter_Add2Mul2s32u8s32_4_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>GaussianFilter_Add_28Sx1U_29S_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.7440</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>4.4410</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>5795</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>3.8266</delay>
				<source_loc>5798</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
				<source_loc>5805</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>5806</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3212</delay>
				<source_loc>5807</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5808</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>2.2166</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5793</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4558</delay>
				<source_loc>5796</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.5813</delay>
				<source_loc>5797</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.4460</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2665</delay>
				<source_loc>5794</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>5795</source_loc>
				<state>13</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.1989</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1334</delay>
				<source_loc>5809</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5810</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2503</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
				<source_loc>5799</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2503</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
				<source_loc>5802</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2155</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0360</delay>
				<source_loc>5800</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>5801</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2155</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0360</delay>
				<source_loc>5803</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>5804</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.1140</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5790</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5791</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.1140</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5811</source_loc>
				<state>21</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5812</source_loc>
				<state>21</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>5823</id>
			<source_loc>5776</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,3,5</livein>
			<liveout>1,3,5</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5824</id>
			<source_loc>5789</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>49</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5825</id>
			<source_loc>5792</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,4,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5827</id>
			<source_loc>5786</source_loc>
			<name>val_u0</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>46</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5828</id>
			<source_loc>5808</source_loc>
			<name>o_result_data</name>
			<datatype W="32">sc_uint</datatype>
			<livein>3,4</livein>
			<liveout>3</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>68</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5830</id>
			<source_loc>5778</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,3,5</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5831</id>
			<source_loc>5810</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>3,4,5</livein>
			<liveout>3,4</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>70</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5833</id>
			<source_loc>5802</source_loc>
			<name>v_mi12</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_10</instance_name>
			<op>
				<id>62</id>
				<op_kind>reg</op_kind>
				<object>s_reg_10</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5835</id>
			<source_loc>5797</source_loc>
			<name>CynTemp_3</name>
			<datatype W="8">sc_uint</datatype>
			<livein>3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_11</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>s_reg_11</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5837</id>
			<source_loc>5783</source_loc>
			<name>v_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_8</instance_name>
			<op>
				<id>43</id>
				<op_kind>reg</op_kind>
				<object>s_reg_8</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5839</id>
			<source_loc>5787</source_loc>
			<name>u_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_9</instance_name>
			<op>
				<id>47</id>
				<op_kind>reg</op_kind>
				<object>s_reg_9</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5840</id>
			<source_loc>5799</source_loc>
			<name>u_mi12</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_9</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>s_reg_9</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>22</res_id>
		<opcode>28</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X32</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>26</id>
			<thread>do_filter</thread>
			<source_path>../GaussianFilter.cpp</source_path>
			<source_line>38</source_line>
			<source_loc>2305</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>4</max_path>
			<latency>20</latency>
			<loop>
				<id>18</id>
				<thread>do_filter</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../GaussianFilter.cpp</source_path>
				<source_line>42</source_line>
				<source_loc>2287</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>18</latency>
				<loop>
					<id>17</id>
					<thread>do_filter</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../GaussianFilter.cpp</source_path>
					<source_line>43</source_line>
					<source_loc>2284</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>18</latency>
				</loop>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2236</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>26</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>4</cycle_id>
				<cyn_protocol/>
				<source_loc>11566</source_loc>
				<start_cycle>2</start_cycle>
				<latency>20</latency>
			</cycle>
			<cycle>
				<cycle_id>5</cycle_id>
				<cyn_protocol/>
				<source_loc>2303</source_loc>
				<start_cycle>3</start_cycle>
				<latency>21</latency>
			</cycle>
			<loop>
				<id>18</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>17</id>
					<thread>do_filter</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>11196</source_loc>
						<start_cycle>0</start_cycle>
						<latency>10</latency>
					</cycle>
					<cycle>
						<cycle_id>3</cycle_id>
						<cyn_protocol/>
						<source_loc>2262</source_loc>
						<start_cycle>1</start_cycle>
						<latency>19</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>5883</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7709</sub_loc>
	</source_loc>
	<source_loc>
		<id>5881</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7707,7707</sub_loc>
	</source_loc>
	<source_loc>
		<id>5882</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12901</opcode>
		<sub_loc>7707,7707</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>5889</id>
			<opcode>37</opcode>
			<source_loc>7710</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling</thread>
		<io_op>
			<id>5885</id>
			<source_loc>5883</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_o_result_vld_prev</sig_name>
			<label>o_result.vld:gen_stalling_o_result_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>108</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_o_result_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5886</id>
			<source_loc>7708</source_loc>
			<order>2</order>
			<sig_name>o_result_busy</sig_name>
			<label>o_result.busy:o_result_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>109</id>
				<op_kind>input</op_kind>
				<object>o_result_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5887</id>
			<source_loc>5629</source_loc>
			<order>3</order>
			<instance_name>GaussianFilter_And_1Ux1U_1U_4_17</instance_name>
			<opcode>37</opcode>
			<label>&amp;</label>
			<op>
				<id>110</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5888</id>
			<source_loc>5882</source_loc>
			<order>4</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>111</id>
				<op_kind>output</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>7709</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>5886</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>7709</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>5888</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>5886</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>5888</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussianFilter_And_1Ux1U_1U_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>GaussianFilter_And_1Ux1U_1U_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>52</id>
			<thread>gen_stalling</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>14165</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>52</id>
			<thread>gen_stalling</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5701</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5894</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8191</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req</thread>
		<io_op>
			<id>5895</id>
			<source_loc>8184</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>114</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5896</id>
			<source_loc>8192</source_loc>
			<order>2</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>115</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5897</id>
			<source_loc>5894</source_loc>
			<order>3</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>116</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>5897</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>11</state>
				<source_loc>5896</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>5895</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req</thread>
		<reg_op>
			<id>5899</id>
			<source_loc>5895</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5900</id>
			<source_loc>5897</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>116</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>50</id>
			<thread>gen_unacked_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>14164</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>50</id>
			<thread>gen_unacked_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5700</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5901</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8690,8690</sub_loc>
	</source_loc>
	<source_loc>
		<id>5902</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12915</opcode>
		<sub_loc>8690,8690</sub_loc>
	</source_loc>
	<source_loc>
		<id>5904</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14527</sub_loc>
	</source_loc>
	<source_loc>
		<id>5903</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14527</sub_loc>
	</source_loc>
	<source_loc>
		<id>5906</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8690</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5917</id>
			<opcode>10</opcode>
			<source_loc>14632</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>5910</id>
			<source_loc>8680</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>117</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5911</id>
			<source_loc>14527</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>118</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5912</id>
			<source_loc>5906</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>119</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5913</id>
			<source_loc>8687</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>120</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5914</id>
			<source_loc>8691</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>121</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5915</id>
			<source_loc>5627</source_loc>
			<order>6</order>
			<instance_name>GaussianFilter_N_Muxb_1_2_15_4_18</instance_name>
			<opcode>10</opcode>
			<label>MUX(2)</label>
			<op>
				<id>122</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5916</id>
			<source_loc>5902</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>123</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>5913</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>5914</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8690</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>5916</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>5905</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>5910</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>5923</id>
			<source_loc>5910</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>117</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5924</id>
			<source_loc>5916</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>123</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>45</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>14162</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>45</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5698</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5929</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10317</sub_loc>
	</source_loc>
	<source_loc>
		<id>5930</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10317</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>35</res_id>
		<opcode>41</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>GaussianFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>5931</id>
			<source_loc>14629</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>127</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5932</id>
			<source_loc>10274</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>128</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5933</id>
			<source_loc>10275</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>129</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5934</id>
			<source_loc>5624</source_loc>
			<order>4</order>
			<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			<opcode>69</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>130</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5935</id>
			<source_loc>10273</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>131</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5936</id>
			<source_loc>10304</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>132</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5937</id>
			<source_loc>5929</source_loc>
			<order>7</order>
			<sig_name>gen_busy_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>133</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5938</id>
			<source_loc>10291</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>134</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5939</id>
			<source_loc>10294</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>135</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5940</id>
			<source_loc>10314</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>136</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5941</id>
			<source_loc>5930</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>137</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>5931</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5938</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5932</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5938</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5933</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>5938</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>5931</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5940</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5932</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5940</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5933</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>5940</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>5931</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5941</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>5932</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5941</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>5933</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>5941</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>5931</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>7</state>
				<source_loc>5939</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>GaussianFilter_gen_busy_r_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5660</source_loc>
		<loop>
			<id>28</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>14156</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>28</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5692</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 11 threads, 92 ops.</summary>
	</phase_summary>
</tool_log>
