Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Dec 14 23:50:14 2022
| Host         : LAPTOP-IK554RG7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Whac_control_sets_placed.rpt
| Design       : Whac
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           11 |
| Yes          | No                    | No                     |             178 |           46 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | testcrtpuzzle/game_reg[5]_0[0] | buttonedgetop/SR[0]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | record/toprecord[3]_i_1_n_0    |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                |                                 |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG |                                | FSMtest/mod_reg[1]_2            |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | testcrtpuzzle/game[7]_i_1_n_0  |                                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | dcd/edge1/E[0]                 |                                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | FSMtest/overflag_reg_0[0]      |                                 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | buttoncleantop/sel__0          | buttoncleantop/clear            |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                | dcd/fenpin/clkout0_carry__1_n_0 |                9 |             35 |         3.89 |
|  clk_IBUF_BUFG | FSMtest/E[0]                   |                                 |               36 |            142 |         3.94 |
+----------------+--------------------------------+---------------------------------+------------------+----------------+--------------+


