/** @file
  Meteorlake PS RVP and CRB GPIO definition table for Pre-Memory Initialization

  Copyright (c) 2020 - 2023, Intel Corporation. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent

  This file is automatically generated. Please do NOT modify !!!

**/
#ifndef _METEOR_LAKE_PS_DDR5_RVP_PREMEM_GPIO_TABLE_H_
#define _METEOR_LAKE_PS_DDR5_RVP_PREMEM_GPIO_TABLE_H_

#include <GpioV2PinsMtlSoc.h>
#include <Include/GpioV2Config.h>

GLOBAL_REMOVE_IF_UNREFERENCED GPIOV2_INIT_CONFIG mGpioTablePreMemMtlPSRvpDimm[] =
{
//
//Type-C , TBT Re-Timers
//
  {GPIOV2_MTL_SOC_M_GPP_B21,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateLow,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //TCP_RETIMER_FORCE_PWR

//
//AUDIO
//
  {GPIOV2_MTL_SOC_M_GPP_F9,{GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirInInv,  GpioV2StateDefault,GpioV2IntLevel|GpioV2IntApic,GpioV2ResetHost,  GpioV2TermDefault,  GpioV2Unlock,  GpioV2Lock }},  //CODEC_INT_N
//
//Camera Conn 1
//
  {GPIOV2_MTL_SOC_M_GPP_C8, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD1_PWREN_MCF_IRQ
  {GPIOV2_MTL_SOC_M_GPP_E8, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD_PRIVACY_LED , same pin works CRD2 Privacy pin on rework
  {GPIOV2_MTL_SOC_M_GPP_V22,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD1_CLK_EN
  {GPIOV2_MTL_SOC_M_GPP_V23,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD1_RST_N_MCF_RST_N
  {GPIOV2_MTL_SOC_M_GPP_B1, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateLow,    GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD_CAM_STROBE ,  same pin works for CRD2 on rework

//
// ESPI interface
//
  {GPIOV2_MTL_SOC_M_GPP_A17,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},  //GPP_A_17_ESPI_ALERT1_N

//
//M.2 SSD1
//
  {GPIOV2_MTL_SOC_M_GPP_A11,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //M2_SSD1_RST_N

//
//M.2 SSD2
//
  {GPIOV2_MTL_SOC_M_GPP_F20,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //M2_SSD2_RST_N

//
//M.2 SSD4
//
  {GPIOV2_MTL_SOC_M_GPP_A14,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //M2_CPU_SSD4_RESET_N

//
//x1 Slot
//
  {GPIOV2_MTL_SOC_M_GPP_A18,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //X1_PCIE_SLOT3_PWR_EN
  {GPIOV2_MTL_SOC_M_GPP_A19,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  //X1_DT_PCIE_RST_N

//
//x4 Slot - on rework SSD3 pins are used for x4 slot
//
  {GPIOV2_MTL_SOC_M_GPP_F19,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv,  GpioV2StateDefault,GpioV2IntLevel|GpioV2IntSci,GpioV2ResetHostDeep,  GpioV2TermDefault,  GpioV2Unlock,  GpioV2Lock  }},  // X4_PCIE_SLOT1_WAKE_N_R

  {GPIOV2_MTL_SOC_M_GPP_S0,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S1,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S4,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S5,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S6,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S7,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC

  {GPIOV2_MTL_SOC_M_GPP_A20,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  // X4_SLOT_PERST_N
  {GPIOV2_MTL_SOC_M_GPP_B9, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirIn,  GpioV2StateDefault,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  //PEG_SLOT_RST_N
  {GPIOV2_MTL_SOC_M_GPP_B20,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  //GPP_B_20_FPS_SLP_N
  {GPIOV2_MTL_SOC_M_GPP_F6,{GpioV2PadModeGpio,  GpioV2HostOwnAcpi, GpioV2DirInInv,  GpioV2StateDefault,GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_6_HDMI_CSI_INTIO_GPIO5
  {GPIOV2_MTL_SOC_M_GPP_H2,{GpioV2PadModeGpio,  GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //WLAN_RST_N
  {GPIOV2_MTL_SOC_M_GPP_A12,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv,  GpioV2StateHigh,GpioV2IntLevel|GpioV2IntSci,GpioV2ResetHostDeep,  GpioV2TermDefault,  GpioV2Unlock,  GpioV2Lock  }},  //WIFI_WAKE_N
  {GPIOV2_MTL_SOC_M_GPP_E3, {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirInInv,  GpioV2StateHigh,GpioV2IntEdge|GpioV2IntApic,GpioV2ResetHostDeep,      GpioV2TermNone,     GpioV2Unlock,  GpioV2Lock  }},  //UART_BT_WAKE_LS_N
  {GPIOV2_MTL_SOC_M_GPP_B18,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //BT_RF_KILL_N
  {GPIOV2_MTL_SOC_M_GPP_B19,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //WIFI_RF_KILL_N
  {GPIOV2_MTL_SOC_M_GPP_H1,{GpioV2PadModeGpio,  GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateDefault,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_1_CRD1_GPIO
  {GPIOV2_MTL_SOC_M_GPP_B0,{GpioV2PadModeGpio,  GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,GpioV2IntEdge|GpioV2IntApic,GpioV2ResetHost,  GpioV2TermNone,  GpioV2Unlock,  GpioV2Lock  }},  //TCH_PAD_INT_N
  {GPIOV2_MTL_SOC_M_GPP_F22,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_22_LAN_GPIO_RST_N

//
//MTL-PS specific GPIO changes
//
  {GPIOV2_MTL_SOC_M_GPP_E15,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //HDMI_CSI_RST_N
  {GPIOV2_MTL_SOC_M_GPP_F10,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //M2_WAKE_ON_WWAN_N
  {GPIOV2_MTL_SOC_M_GPP_H5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_5_DG_S0IX_ENTRY_ACK
  {GPIOV2_MTL_SOC_M_GPP_S5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //AUDIO_CODEC_GPIO_INT_N
  {GPIOV2_MTL_SOC_M_GPP_V0,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_V_0_BATLOW_N_FPS_RST_N
  {GPIOV2_MTL_SOC_M_GPP_H11,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //SSD power enable
  {GPIOV2_MTL_SOC_M_GPP_D3,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //enable power rail
  {GPIOV2_MTL_SOC_M_GPP_F5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //enable power rail

  {GPIOV2_MTL_SOC_M_GPP_A15,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_A_15_ESPI_CS3
  {GPIOV2_MTL_SOC_M_GPP_B10,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirInInv,GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetDefault,  GpioV2TermDefault}},  //GPP_B_10_DDSP_HPD2_DISP_MISC2
  {GPIOV2_MTL_SOC_M_GPP_D18,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_D_18_SRCCLKREQ6_B
  {GPIOV2_MTL_SOC_M_GPP_F4,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  // SPI_TPM_INT_N
  {GPIOV2_MTL_SOC_M_GPP_H4,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //PD_AIC_S0IX_ENTRY_REQ
  {GPIOV2_MTL_SOC_M_GPP_H10,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_10_FPS_INT_N
  {GPIOV2_MTL_SOC_M_GPP_S4,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //TPM_GPIO_PIN4
  {GPIOV2_MTL_SOC_M_GPP_S5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //TPM_GPIO_PIN3
  {GPIOV2_MTL_SOC_M_GPP_V1,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //Foxville_DISABLE_N
  {GPIOV2_MTL_SOC_M_GPP_F23,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_23_IEH_NONFATAL_ERR1_B_ISH_GP_9A
  {GPIOV2_MTL_SOC_M_GPP_F9,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_9_BOOTMPC_SX_EXIT_HOLDOFF_B_IEH_FATAL_ERR2_B_ISH_GP_11
  {GPIOV2_MTL_SOC_M_GPP_H0,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_0

//Set Native
  {GPIOV2_MTL_SOC_M_GPP_B2, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA
  {GPIOV2_MTL_SOC_M_GPP_B3, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL
  {GPIOV2_MTL_SOC_M_GPP_B14,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4_GMII_MDC_1
  {GPIOV2_MTL_SOC_M_GPP_B15,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_15_USB2_OC3_B_GMII_MDIO_1
  {GPIOV2_MTL_SOC_M_GPP_C2, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_C_2_SMBALERT_B
  {GPIOV2_MTL_SOC_M_GPP_D1, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_1_I2C3A_SDA_L_BKLTEN2
  {GPIOV2_MTL_SOC_M_GPP_D2, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_2_I2C3A_SCL_L_BKLTCTL2
  {GPIOV2_MTL_SOC_M_GPP_D5, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
  {GPIOV2_MTL_SOC_M_GPP_D6, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
  {GPIOV2_MTL_SOC_M_GPP_D7, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_7_IMGCLKOUT_4_ISH_UART0_RTS_B_ISH_SPI_MISO
  {GPIOV2_MTL_SOC_M_GPP_D8, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
  {GPIOV2_MTL_SOC_M_GPP_D9, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_9_I2S_MCLK1_OUT
  {GPIOV2_MTL_SOC_M_GPP_D14,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_14_I2S2_SCLK_DMIC_CLK_A_0
  {GPIOV2_MTL_SOC_M_GPP_D15,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_15_I2S2_SFRM_DMIC_DATA_0
  {GPIOV2_MTL_SOC_M_GPP_D16,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_16_HDA_SDI_1_I2S2_TXD_DMIC_CLK_B_0
  {GPIOV2_MTL_SOC_M_GPP_D17,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_17_HDA_RST_B_I2S2_RXD_DMIC_DATA_1
  {GPIOV2_MTL_SOC_M_GPP_E0, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_0_SATAXPCIE_0_SATAGP_0
  {GPIOV2_MTL_SOC_M_GPP_E1, {GpioV2PadModeNative6, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_1_USBC_SMLACLK_THC0_SPI1_IO_2
  {GPIOV2_MTL_SOC_M_GPP_E2, {GpioV2PadModeNative6, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_2_USBC_SMLADATA_THC0_SPI1_IO_3
  {GPIOV2_MTL_SOC_M_GPP_E4, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_4_SATA_DEVSLP_0
  {GPIOV2_MTL_SOC_M_GPP_E5, {GpioV2PadModeNative8, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_5_SATA_DEVSLP_1_ISH_GP_7
  {GPIOV2_MTL_SOC_M_GPP_E6, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_6_THC0_SPI1_RST_B
  {GPIOV2_MTL_SOC_M_GPP_E10,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_10_THC0_SPI1_CS_B_GSPI0_CS0_B
  {GPIOV2_MTL_SOC_M_GPP_E11,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
  {GPIOV2_MTL_SOC_M_GPP_E12,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_12_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
  {GPIOV2_MTL_SOC_M_GPP_E13,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_13_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
  {GPIOV2_MTL_SOC_M_GPP_E14,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_14_DDSP_HPDA_DISP_MISCA
  {GPIOV2_MTL_SOC_M_GPP_E17,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_17_THC0_SPI1_INT_B
  {GPIOV2_MTL_SOC_M_GPP_E22,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_22_DDPA_CTRLCLK_DNX_FORCE_RELOAD
  {GPIOV2_MTL_SOC_M_GPP_F0, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_0_UART2_RTS_B
  {GPIOV2_MTL_SOC_M_GPP_F1, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_1_UART2_RXD
  {GPIOV2_MTL_SOC_M_GPP_F2, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_2_UART2_TXD
  {GPIOV2_MTL_SOC_M_GPP_F3, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_3_UART2_CTS_B
  {GPIOV2_MTL_SOC_M_GPP_F11,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_11_THC1_SPI2_CLK_ISH_SPIA_CLK_GSPI1_CLK
  {GPIOV2_MTL_SOC_M_GPP_F12,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_12_GSXDOUT_THC1_SPI2_IO_0_ISH_SPIA_MISO_GSPI1_MOSI_I2C5_SCL
  {GPIOV2_MTL_SOC_M_GPP_F13,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_13_GSXSLOAD_THC1_SPI2_IO_1_ISH_SPIA_MOSI_GSPI1_MISO_I2C5_SDA
  {GPIOV2_MTL_SOC_M_GPP_F14,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_14_GSXDIN_USBC_SMLCLK_THC1_SPI2_IO_2
  {GPIOV2_MTL_SOC_M_GPP_F15,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_15_GSXSRESETB_USBC_SMLDATA_THC1_SPI2_IO_3
  {GPIOV2_MTL_SOC_M_GPP_F16,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_16_GSXCLK_THC1_SPI2_RST_B
  {GPIOV2_MTL_SOC_M_GPP_F17,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_17_GMII_MDC_0_THC1_SPI2_CS_B_ISH_SPIA_CS_B_GSPI1_CS0_B
  {GPIOV2_MTL_SOC_M_GPP_F18,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_18_GMII_MDIO_0_THC1_SPI2_INT_B
  {GPIOV2_MTL_SOC_M_GPP_H19,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_H_19_I2C0_SDA_I3C0_SDA
  {GPIOV2_MTL_SOC_M_GPP_H20,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_H_20_I2C0_SCL_I3C0_SCL
  {GPIOV2_MTL_SOC_M_GPP_S2, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_S_2_SNDW1_CLK_SNDW0_DATA1_DMIC_CLK_A_0_RGMII_RESET_0_I2S1_TXD
  {GPIOV2_MTL_SOC_M_GPP_S3, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_S_3_SNDW1_DATA_SNDW0_DATA2_DMIC_DATA_0_RGMII_PPS_0_I2S1_RXD

  {0x0}  // terminator
};

GLOBAL_REMOVE_IF_UNREFERENCED GPIOV2_INIT_CONFIG mGpioTablePreMemMtlPSRvpTempDimm[] =
{
//
//Type-C , TBT Re-Timers
//
  {GPIOV2_MTL_SOC_M_GPP_B21,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateLow,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //TCP_RETIMER_FORCE_PWR

//
//AUDIO
//
  {GPIOV2_MTL_SOC_M_GPP_F9,{GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirInInv,  GpioV2StateDefault,GpioV2IntLevel|GpioV2IntApic,GpioV2ResetHost,  GpioV2TermDefault,  GpioV2Unlock,  GpioV2Lock }},  //CODEC_INT_N
//
//Camera Conn 1
//
  {GPIOV2_MTL_SOC_M_GPP_C8, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD1_PWREN_MCF_IRQ
  {GPIOV2_MTL_SOC_M_GPP_E8, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD_PRIVACY_LED , same pin works CRD2 Privacy pin on rework
  {GPIOV2_MTL_SOC_M_GPP_V22,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD1_CLK_EN
  {GPIOV2_MTL_SOC_M_GPP_V23,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD1_RST_N_MCF_RST_N
  {GPIOV2_MTL_SOC_M_GPP_B1, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateLow,    GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD_CAM_STROBE ,  same pin works for CRD2 on rework

//
// ESPI interface
//
  {GPIOV2_MTL_SOC_M_GPP_A17,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},  //GPP_A_17_ESPI_ALERT1_N

//
//M.2 SSD1
//
  {GPIOV2_MTL_SOC_M_GPP_A11,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //M2_SSD1_RST_N

//
//M.2 SSD2
//
  {GPIOV2_MTL_SOC_M_GPP_F20,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //M2_SSD2_RST_N

//
//M.2 SSD4
//
  {GPIOV2_MTL_SOC_M_GPP_A14,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //M2_CPU_SSD4_RESET_N

//
//x1 Slot
//
  {GPIOV2_MTL_SOC_M_GPP_A18,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //X1_PCIE_SLOT3_PWR_EN
  {GPIOV2_MTL_SOC_M_GPP_A19,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  //X1_DT_PCIE_RST_N

//
//x4 Slot - on rework SSD3 pins are used for x4 slot
//
  {GPIOV2_MTL_SOC_M_GPP_F19,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv,  GpioV2StateDefault,GpioV2IntLevel|GpioV2IntSci,GpioV2ResetHostDeep,  GpioV2TermDefault,  GpioV2Unlock,  GpioV2Lock  }},  // X4_PCIE_SLOT1_WAKE_N_R

  {GPIOV2_MTL_SOC_M_GPP_S0,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S1,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S4,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S5,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S6,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S7,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC

  {GPIOV2_MTL_SOC_M_GPP_A20,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  // X4_SLOT_PERST_N
  {GPIOV2_MTL_SOC_M_GPP_B9, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirIn,  GpioV2StateDefault,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  //PEG_SLOT_RST_N
  {GPIOV2_MTL_SOC_M_GPP_B20,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  //GPP_B_20_FPS_SLP_N
  {GPIOV2_MTL_SOC_M_GPP_F6,{GpioV2PadModeGpio,  GpioV2HostOwnAcpi, GpioV2DirInInv,  GpioV2StateDefault,GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_6_HDMI_CSI_INTIO_GPIO5
  {GPIOV2_MTL_SOC_M_GPP_H2,{GpioV2PadModeGpio,  GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //WLAN_RST_N
  {GPIOV2_MTL_SOC_M_GPP_A12,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv,  GpioV2StateHigh,GpioV2IntLevel|GpioV2IntSci,GpioV2ResetHostDeep,  GpioV2TermDefault,  GpioV2Unlock,  GpioV2Lock  }},  //WIFI_WAKE_N
  {GPIOV2_MTL_SOC_M_GPP_E3, {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirInInv,  GpioV2StateHigh,GpioV2IntEdge|GpioV2IntApic,GpioV2ResetHostDeep,      GpioV2TermNone,     GpioV2Unlock,  GpioV2Lock  }},  //UART_BT_WAKE_LS_N
  {GPIOV2_MTL_SOC_M_GPP_B18,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //BT_RF_KILL_N
  {GPIOV2_MTL_SOC_M_GPP_B19,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //WIFI_RF_KILL_N
  {GPIOV2_MTL_SOC_M_GPP_H1,{GpioV2PadModeGpio,  GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateDefault,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_1_CRD1_GPIO
  {GPIOV2_MTL_SOC_M_GPP_B0,{GpioV2PadModeGpio,  GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,GpioV2IntEdge|GpioV2IntApic,GpioV2ResetHost,  GpioV2TermNone,  GpioV2Unlock,  GpioV2Lock  }},  //TCH_PAD_INT_N
  {GPIOV2_MTL_SOC_M_GPP_F22,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_22_LAN_GPIO_RST_N

//
//MTL-PS specific GPIO changes
//
  {GPIOV2_MTL_SOC_M_GPP_E15,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //HDMI_CSI_RST_N
  {GPIOV2_MTL_SOC_M_GPP_F10,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //M2_WAKE_ON_WWAN_N
  {GPIOV2_MTL_SOC_M_GPP_H5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_5_DG_S0IX_ENTRY_ACK
  {GPIOV2_MTL_SOC_M_GPP_S5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //AUDIO_CODEC_GPIO_INT_N
  {GPIOV2_MTL_SOC_M_GPP_V0,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_V_0_BATLOW_N_FPS_RST_N
  {GPIOV2_MTL_SOC_M_GPP_H11,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //SSD power enable
  {GPIOV2_MTL_SOC_M_GPP_D3,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //enable power rail
  {GPIOV2_MTL_SOC_M_GPP_F5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //enable power rail

  {GPIOV2_MTL_SOC_M_GPP_A15,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_A_15_ESPI_CS3
  {GPIOV2_MTL_SOC_M_GPP_B10,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirInInv,GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetDefault,  GpioV2TermDefault}},  //GPP_B_10_DDSP_HPD2_DISP_MISC2
  {GPIOV2_MTL_SOC_M_GPP_D18,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_D_18_SRCCLKREQ6_B
  {GPIOV2_MTL_SOC_M_GPP_F4,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  // SPI_TPM_INT_N
  {GPIOV2_MTL_SOC_M_GPP_H4,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //PD_AIC_S0IX_ENTRY_REQ
  {GPIOV2_MTL_SOC_M_GPP_H10,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_10_FPS_INT_N
  {GPIOV2_MTL_SOC_M_GPP_S4,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //TPM_GPIO_PIN4
  {GPIOV2_MTL_SOC_M_GPP_S5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //TPM_GPIO_PIN3
  {GPIOV2_MTL_SOC_M_GPP_V1,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //Foxville_DISABLE_N
  {GPIOV2_MTL_SOC_M_GPP_F23,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_23_IEH_NONFATAL_ERR1_B_ISH_GP_9A
  {GPIOV2_MTL_SOC_M_GPP_F9,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_9_BOOTMPC_SX_EXIT_HOLDOFF_B_IEH_FATAL_ERR2_B_ISH_GP_11
  {GPIOV2_MTL_SOC_M_GPP_H0,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_0

//Set Native
  {GPIOV2_MTL_SOC_M_GPP_B2, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA
  {GPIOV2_MTL_SOC_M_GPP_B3, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL
  {GPIOV2_MTL_SOC_M_GPP_B14,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4_GMII_MDC_1
  {GPIOV2_MTL_SOC_M_GPP_B15,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_15_USB2_OC3_B_GMII_MDIO_1
  {GPIOV2_MTL_SOC_M_GPP_C2, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_C_2_SMBALERT_B
  {GPIOV2_MTL_SOC_M_GPP_D1, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_1_I2C3A_SDA_L_BKLTEN2
  {GPIOV2_MTL_SOC_M_GPP_D2, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_2_I2C3A_SCL_L_BKLTCTL2
  {GPIOV2_MTL_SOC_M_GPP_D5, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
  {GPIOV2_MTL_SOC_M_GPP_D6, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
  {GPIOV2_MTL_SOC_M_GPP_D7, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_7_IMGCLKOUT_4_ISH_UART0_RTS_B_ISH_SPI_MISO
  {GPIOV2_MTL_SOC_M_GPP_D8, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
  {GPIOV2_MTL_SOC_M_GPP_D9, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_9_I2S_MCLK1_OUT
  {GPIOV2_MTL_SOC_M_GPP_D14,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_14_I2S2_SCLK_DMIC_CLK_A_0
  {GPIOV2_MTL_SOC_M_GPP_D15,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_15_I2S2_SFRM_DMIC_DATA_0
  {GPIOV2_MTL_SOC_M_GPP_D16,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_16_HDA_SDI_1_I2S2_TXD_DMIC_CLK_B_0
  {GPIOV2_MTL_SOC_M_GPP_D17,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_17_HDA_RST_B_I2S2_RXD_DMIC_DATA_1
  {GPIOV2_MTL_SOC_M_GPP_E0, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_0_SATAXPCIE_0_SATAGP_0
  {GPIOV2_MTL_SOC_M_GPP_E1, {GpioV2PadModeNative6, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_1_USBC_SMLACLK_THC0_SPI1_IO_2
  {GPIOV2_MTL_SOC_M_GPP_E2, {GpioV2PadModeNative6, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_2_USBC_SMLADATA_THC0_SPI1_IO_3
  {GPIOV2_MTL_SOC_M_GPP_E4, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_4_SATA_DEVSLP_0
  {GPIOV2_MTL_SOC_M_GPP_E5, {GpioV2PadModeNative8, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_5_SATA_DEVSLP_1_ISH_GP_7
  {GPIOV2_MTL_SOC_M_GPP_E6, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_6_THC0_SPI1_RST_B
  {GPIOV2_MTL_SOC_M_GPP_E10,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_10_THC0_SPI1_CS_B_GSPI0_CS0_B
  {GPIOV2_MTL_SOC_M_GPP_E11,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
  {GPIOV2_MTL_SOC_M_GPP_E12,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_12_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
  {GPIOV2_MTL_SOC_M_GPP_E13,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_13_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
  {GPIOV2_MTL_SOC_M_GPP_E14,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_14_DDSP_HPDA_DISP_MISCA
  {GPIOV2_MTL_SOC_M_GPP_E17,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_17_THC0_SPI1_INT_B
  {GPIOV2_MTL_SOC_M_GPP_E22,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_22_DDPA_CTRLCLK_DNX_FORCE_RELOAD
  {GPIOV2_MTL_SOC_M_GPP_F0, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_0_UART2_RTS_B
  {GPIOV2_MTL_SOC_M_GPP_F1, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_1_UART2_RXD
  {GPIOV2_MTL_SOC_M_GPP_F2, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_2_UART2_TXD
  {GPIOV2_MTL_SOC_M_GPP_F3, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_3_UART2_CTS_B
  {GPIOV2_MTL_SOC_M_GPP_F11,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_11_THC1_SPI2_CLK_ISH_SPIA_CLK_GSPI1_CLK
  {GPIOV2_MTL_SOC_M_GPP_F12,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_12_GSXDOUT_THC1_SPI2_IO_0_ISH_SPIA_MISO_GSPI1_MOSI_I2C5_SCL
  {GPIOV2_MTL_SOC_M_GPP_F13,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_13_GSXSLOAD_THC1_SPI2_IO_1_ISH_SPIA_MOSI_GSPI1_MISO_I2C5_SDA
  {GPIOV2_MTL_SOC_M_GPP_F14,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_14_GSXDIN_USBC_SMLCLK_THC1_SPI2_IO_2
  {GPIOV2_MTL_SOC_M_GPP_F15,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_15_GSXSRESETB_USBC_SMLDATA_THC1_SPI2_IO_3
  {GPIOV2_MTL_SOC_M_GPP_F16,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_16_GSXCLK_THC1_SPI2_RST_B
  {GPIOV2_MTL_SOC_M_GPP_F17,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_17_GMII_MDC_0_THC1_SPI2_CS_B_ISH_SPIA_CS_B_GSPI1_CS0_B
  {GPIOV2_MTL_SOC_M_GPP_F18,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_18_GMII_MDIO_0_THC1_SPI2_INT_B
  {GPIOV2_MTL_SOC_M_GPP_H19,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_H_19_I2C0_SDA_I3C0_SDA
  {GPIOV2_MTL_SOC_M_GPP_H20,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_H_20_I2C0_SCL_I3C0_SCL
  {GPIOV2_MTL_SOC_M_GPP_S2, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_S_2_SNDW1_CLK_SNDW0_DATA1_DMIC_CLK_A_0_RGMII_RESET_0_I2S1_TXD
  {GPIOV2_MTL_SOC_M_GPP_S3, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_S_3_SNDW1_DATA_SNDW0_DATA2_DMIC_DATA_0_RGMII_PPS_0_I2S1_RXD

  {0x0}  // terminator

};

GLOBAL_REMOVE_IF_UNREFERENCED GPIOV2_INIT_CONFIG mGpioTablePreMemMtlPSSbsCRBDimm[] =
{
//
//Type-C , TBT Re-Timers
//
  {GPIOV2_MTL_SOC_M_GPP_B21,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateLow,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //TCP_RETIMER_FORCE_PWR

//
//AUDIO
//
  {GPIOV2_MTL_SOC_M_GPP_F9,{GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirInInv,  GpioV2StateDefault,GpioV2IntLevel|GpioV2IntApic,GpioV2ResetHost,  GpioV2TermDefault,  GpioV2Unlock,  GpioV2Lock }},  //CODEC_INT_N
//
//Camera Conn 1
//
  {GPIOV2_MTL_SOC_M_GPP_C8, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD1_PWREN_MCF_IRQ
  {GPIOV2_MTL_SOC_M_GPP_E8, {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirDefault,GpioV2StateDefault,GpioV2IntDis,GpioV2ResetDefault,GpioV2TermDefault}},  //CRD_PRIVACY_LED , same pin works CRD2 Privacy pin on rework
  {GPIOV2_MTL_SOC_M_GPP_V22,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD1_CLK_EN
  {GPIOV2_MTL_SOC_M_GPP_V23,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD1_RST_N_MCF_RST_N
  {GPIOV2_MTL_SOC_M_GPP_B1, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateLow,    GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //CRD_CAM_STROBE ,  same pin works for CRD2 on rework

//
// ESPI interface
//
  {GPIOV2_MTL_SOC_M_GPP_A17,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},  //GPP_A_17_ESPI_ALERT1_N

//
//M.2 SSD1
//
  {GPIOV2_MTL_SOC_M_GPP_A11,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //M2_SSD1_RST_N

//
//M.2 SSD2
//
  {GPIOV2_MTL_SOC_M_GPP_F20,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //M2_SSD2_RST_N

//
//M.2 SSD4
//
  {GPIOV2_MTL_SOC_M_GPP_A14,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //M2_CPU_SSD4_RESET_N

//
//x1 Slot
//
  {GPIOV2_MTL_SOC_M_GPP_A18,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  //X1_PCIE_SLOT3_PWR_EN
  {GPIOV2_MTL_SOC_M_GPP_A19,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  //X1_DT_PCIE_RST_N

//
//x4 Slot - on rework SSD3 pins are used for x4 slot
//
  {GPIOV2_MTL_SOC_M_GPP_F19,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv,  GpioV2StateDefault,GpioV2IntLevel|GpioV2IntSci,GpioV2ResetHostDeep,  GpioV2TermDefault,  GpioV2Unlock,  GpioV2Lock  }},  // X4_PCIE_SLOT1_WAKE_N_R

  {GPIOV2_MTL_SOC_M_GPP_S0,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S1,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S4,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S5,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S6,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC
  {GPIOV2_MTL_SOC_M_GPP_S7,  {GpioV2PadModeHardwareDefault, GpioV2HostOwnDefault, GpioV2DirDefault, GpioV2StateDefault,  GpioV2IntDefault, GpioV2ResetDefault, GpioV2TermDefault, GpioV2Unlock, GpioV2Unlock }}, //NC

  {GPIOV2_MTL_SOC_M_GPP_A20,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  // X4_SLOT_PERST_N
  {GPIOV2_MTL_SOC_M_GPP_B9, {GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirIn,  GpioV2StateDefault,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  //PEG_SLOT_RST_N
  {GPIOV2_MTL_SOC_M_GPP_B20,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHostDeep,  GpioV2TermDefault}},  //GPP_B_20_FPS_SLP_N
  {GPIOV2_MTL_SOC_M_GPP_F6,{GpioV2PadModeGpio,  GpioV2HostOwnAcpi, GpioV2DirInInv,  GpioV2StateDefault,GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_6_HDMI_CSI_INTIO_GPIO5
  {GPIOV2_MTL_SOC_M_GPP_H2,{GpioV2PadModeGpio,  GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //WLAN_RST_N
  {GPIOV2_MTL_SOC_M_GPP_A12,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirInInv,  GpioV2StateHigh,GpioV2IntLevel|GpioV2IntSci,GpioV2ResetHostDeep,  GpioV2TermDefault,  GpioV2Unlock,  GpioV2Lock  }},  //WIFI_WAKE_N
  {GPIOV2_MTL_SOC_M_GPP_E3, {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirInInv,  GpioV2StateHigh,GpioV2IntEdge|GpioV2IntApic,GpioV2ResetHostDeep,      GpioV2TermNone,     GpioV2Unlock,  GpioV2Lock  }},  //UART_BT_WAKE_LS_N
  {GPIOV2_MTL_SOC_M_GPP_B18,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //BT_RF_KILL_N
  {GPIOV2_MTL_SOC_M_GPP_B19,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //WIFI_RF_KILL_N
  {GPIOV2_MTL_SOC_M_GPP_H1,{GpioV2PadModeGpio,  GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateDefault,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_1_CRD1_GPIO
  {GPIOV2_MTL_SOC_M_GPP_B0,{GpioV2PadModeGpio,  GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,GpioV2IntEdge|GpioV2IntApic,GpioV2ResetHost,  GpioV2TermNone,  GpioV2Unlock,  GpioV2Lock  }},  //TCH_PAD_INT_N
  {GPIOV2_MTL_SOC_M_GPP_F22,{GpioV2PadModeGpio, GpioV2HostOwnAcpi, GpioV2DirOut,  GpioV2StateHigh,   GpioV2IntDis,GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_22_LAN_GPIO_RST_N

//
//MTL-PS specific GPIO changes
//
  {GPIOV2_MTL_SOC_M_GPP_E15,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //HDMI_CSI_RST_N
  {GPIOV2_MTL_SOC_M_GPP_F10,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //M2_WAKE_ON_WWAN_N
  {GPIOV2_MTL_SOC_M_GPP_H5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_5_DG_S0IX_ENTRY_ACK
  {GPIOV2_MTL_SOC_M_GPP_S5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //AUDIO_CODEC_GPIO_INT_N
  {GPIOV2_MTL_SOC_M_GPP_V0,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_V_0_BATLOW_N_FPS_RST_N
  {GPIOV2_MTL_SOC_M_GPP_H11,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //SSD power enable
  {GPIOV2_MTL_SOC_M_GPP_D3,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //enable power rail
  {GPIOV2_MTL_SOC_M_GPP_F5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //enable power rail

  {GPIOV2_MTL_SOC_M_GPP_A15,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_A_15_ESPI_CS3
  {GPIOV2_MTL_SOC_M_GPP_B10,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirInInv,GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetDefault,  GpioV2TermDefault}},  //GPP_B_10_DDSP_HPD2_DISP_MISC2
  {GPIOV2_MTL_SOC_M_GPP_D18,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_D_18_SRCCLKREQ6_B
  {GPIOV2_MTL_SOC_M_GPP_F4,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  // SPI_TPM_INT_N
  {GPIOV2_MTL_SOC_M_GPP_H4,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //PD_AIC_S0IX_ENTRY_REQ
  {GPIOV2_MTL_SOC_M_GPP_H10,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_10_FPS_INT_N
  {GPIOV2_MTL_SOC_M_GPP_S4,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateDefault, GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //TPM_GPIO_PIN4
  {GPIOV2_MTL_SOC_M_GPP_S5,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirIn,   GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //TPM_GPIO_PIN3
  {GPIOV2_MTL_SOC_M_GPP_V1,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //Foxville_DISABLE_N
  {GPIOV2_MTL_SOC_M_GPP_F23,  {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_23_IEH_NONFATAL_ERR1_B_ISH_GP_9A
  {GPIOV2_MTL_SOC_M_GPP_F9,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_F_9_BOOTMPC_SX_EXIT_HOLDOFF_B_IEH_FATAL_ERR2_B_ISH_GP_11
  {GPIOV2_MTL_SOC_M_GPP_H0,   {GpioV2PadModeGpio, GpioV2HostOwnGpio, GpioV2DirOut,  GpioV2StateHigh,    GpioV2IntDis,               GpioV2ResetHost,  GpioV2TermDefault}},  //GPP_H_0

//Set Native
  {GPIOV2_MTL_SOC_M_GPP_B2, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA
  {GPIOV2_MTL_SOC_M_GPP_B3, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL
  {GPIOV2_MTL_SOC_M_GPP_B14,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4_GMII_MDC_1
  {GPIOV2_MTL_SOC_M_GPP_B15,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_B_15_USB2_OC3_B_GMII_MDIO_1
  {GPIOV2_MTL_SOC_M_GPP_C2, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_C_2_SMBALERT_B
  {GPIOV2_MTL_SOC_M_GPP_D1, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_1_I2C3A_SDA_L_BKLTEN2
  {GPIOV2_MTL_SOC_M_GPP_D2, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_2_I2C3A_SCL_L_BKLTCTL2
  {GPIOV2_MTL_SOC_M_GPP_D5, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA
  {GPIOV2_MTL_SOC_M_GPP_D6, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK
  {GPIOV2_MTL_SOC_M_GPP_D7, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_7_IMGCLKOUT_4_ISH_UART0_RTS_B_ISH_SPI_MISO
  {GPIOV2_MTL_SOC_M_GPP_D8, {GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B
  {GPIOV2_MTL_SOC_M_GPP_D9, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_9_I2S_MCLK1_OUT
  {GPIOV2_MTL_SOC_M_GPP_D14,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_14_I2S2_SCLK_DMIC_CLK_A_0
  {GPIOV2_MTL_SOC_M_GPP_D15,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_15_I2S2_SFRM_DMIC_DATA_0
  {GPIOV2_MTL_SOC_M_GPP_D16,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_16_HDA_SDI_1_I2S2_TXD_DMIC_CLK_B_0
  {GPIOV2_MTL_SOC_M_GPP_D17,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_D_17_HDA_RST_B_I2S2_RXD_DMIC_DATA_1
  {GPIOV2_MTL_SOC_M_GPP_E0, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_0_SATAXPCIE_0_SATAGP_0
  {GPIOV2_MTL_SOC_M_GPP_E1, {GpioV2PadModeNative6, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_1_USBC_SMLACLK_THC0_SPI1_IO_2
  {GPIOV2_MTL_SOC_M_GPP_E2, {GpioV2PadModeNative6, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_2_USBC_SMLADATA_THC0_SPI1_IO_3
  {GPIOV2_MTL_SOC_M_GPP_E4, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_4_SATA_DEVSLP_0
  {GPIOV2_MTL_SOC_M_GPP_E5, {GpioV2PadModeNative8, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_5_SATA_DEVSLP_1_ISH_GP_7
  {GPIOV2_MTL_SOC_M_GPP_E6, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_6_THC0_SPI1_RST_B
  {GPIOV2_MTL_SOC_M_GPP_E10,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_10_THC0_SPI1_CS_B_GSPI0_CS0_B
  {GPIOV2_MTL_SOC_M_GPP_E11,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_11_THC0_SPI1_CLK_GSPI0_CLK
  {GPIOV2_MTL_SOC_M_GPP_E12,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_12_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA
  {GPIOV2_MTL_SOC_M_GPP_E13,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_13_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL
  {GPIOV2_MTL_SOC_M_GPP_E14,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_14_DDSP_HPDA_DISP_MISCA
  {GPIOV2_MTL_SOC_M_GPP_E17,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_17_THC0_SPI1_INT_B
  {GPIOV2_MTL_SOC_M_GPP_E22,{GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_E_22_DDPA_CTRLCLK_DNX_FORCE_RELOAD
  {GPIOV2_MTL_SOC_M_GPP_F0, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_0_UART2_RTS_B
  {GPIOV2_MTL_SOC_M_GPP_F1, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_1_UART2_RXD
  {GPIOV2_MTL_SOC_M_GPP_F2, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_2_UART2_TXD
  {GPIOV2_MTL_SOC_M_GPP_F3, {GpioV2PadModeNative2, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_3_UART2_CTS_B
  {GPIOV2_MTL_SOC_M_GPP_F11,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_11_THC1_SPI2_CLK_ISH_SPIA_CLK_GSPI1_CLK
  {GPIOV2_MTL_SOC_M_GPP_F12,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_12_GSXDOUT_THC1_SPI2_IO_0_ISH_SPIA_MISO_GSPI1_MOSI_I2C5_SCL
  {GPIOV2_MTL_SOC_M_GPP_F13,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_13_GSXSLOAD_THC1_SPI2_IO_1_ISH_SPIA_MOSI_GSPI1_MISO_I2C5_SDA
  {GPIOV2_MTL_SOC_M_GPP_F14,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_14_GSXDIN_USBC_SMLCLK_THC1_SPI2_IO_2
  {GPIOV2_MTL_SOC_M_GPP_F15,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_15_GSXSRESETB_USBC_SMLDATA_THC1_SPI2_IO_3
  {GPIOV2_MTL_SOC_M_GPP_F16,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_16_GSXCLK_THC1_SPI2_RST_B
  {GPIOV2_MTL_SOC_M_GPP_F17,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_17_GMII_MDC_0_THC1_SPI2_CS_B_ISH_SPIA_CS_B_GSPI1_CS0_B
  {GPIOV2_MTL_SOC_M_GPP_F18,{GpioV2PadModeNative3, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_F_18_GMII_MDIO_0_THC1_SPI2_INT_B
  {GPIOV2_MTL_SOC_M_GPP_H19,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_H_19_I2C0_SDA_I3C0_SDA
  {GPIOV2_MTL_SOC_M_GPP_H20,{GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_H_20_I2C0_SCL_I3C0_SCL
  {GPIOV2_MTL_SOC_M_GPP_S2, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_S_2_SNDW1_CLK_SNDW0_DATA1_DMIC_CLK_A_0_RGMII_RESET_0_I2S1_TXD
  {GPIOV2_MTL_SOC_M_GPP_S3, {GpioV2PadModeNative1, GpioV2HostOwnGpio, GpioV2DirNone,  GpioV2StateDefault, GpioV2IntDis, GpioV2ResetHostDeep,  GpioV2TermNone}},    //GPP_S_3_SNDW1_DATA_SNDW0_DATA2_DMIC_DATA_0_RGMII_PPS_0_I2S1_RXD

  {0x0}  // terminator
};

#endif // _METEOR_LAKE_PS_DDR5_RVP_PREMEM_GPIO_TABLE_H_
