v 20070216 1
P 4600 2200 4300 2200 1 0 0
{
T 4400 2250 5 8 1 1 0 0 1
pinnumber=1
T 4400 2250 5 8 0 1 180 8 1
pinseq=1
T 4250 2200 9 8 1 1 0 6 1
pinlabel=A0
T 4250 2200 5 8 0 1 180 2 1
pintype=in
T 4600 2200 5 10 0 0 180 0 1
netname=A0
}
P 4600 1900 4300 1900 1 0 0
{
T 4400 1950 5 8 1 1 0 0 1
pinnumber=2
T 4400 1950 5 8 0 1 180 8 1
pinseq=2
T 4250 1900 9 8 1 1 0 6 1
pinlabel=A1
T 4250 1900 5 8 0 1 180 2 1
pintype=in
T 4600 1900 5 10 0 0 180 0 1
netname=A1
}
P 4600 1600 4300 1600 1 0 0
{
T 4400 1650 5 8 1 1 0 0 1
pinnumber=3
T 4400 1650 5 8 0 1 180 8 1
pinseq=3
T 4250 1600 9 8 1 1 0 6 1
pinlabel=A2
T 4250 1600 5 8 0 1 180 2 1
pintype=in
T 4600 1600 5 10 0 0 180 0 1
netname=A2
}
P 4600 1300 4300 1300 1 0 0
{
T 4400 1350 5 8 1 1 0 0 1
pinnumber=4
T 4400 1350 5 8 0 1 180 8 1
pinseq=4
T 4250 1300 9 8 1 1 0 6 1
pinlabel=A3
T 4250 1300 5 8 0 1 180 2 1
pintype=in
T 4600 1300 5 10 0 0 180 0 1
netname=A3
}
P 4600 1000 4300 1000 1 0 0
{
T 4400 1050 5 8 1 1 0 0 1
pinnumber=5
T 4400 1050 5 8 0 1 180 8 1
pinseq=5
T 4250 1000 9 8 1 1 0 6 1
pinlabel=A4
T 4250 1000 5 8 0 1 180 2 1
pintype=in
T 4600 1000 5 10 0 0 180 0 1
netname=A4
}
P 4600 700 4300 700 1 0 0
{
T 4400 750 5 8 1 1 0 0 1
pinnumber=6
T 4400 750 5 8 0 1 180 8 1
pinseq=6
T 4250 700 9 8 1 1 0 6 1
pinlabel=A5
T 4250 700 5 8 0 1 180 2 1
pintype=in
T 4600 700 5 10 0 0 180 0 1
netname=A5
}
P 100 600 400 600 1 0 0
{
T 300 650 5 8 1 1 0 6 1
pinnumber=7
T 300 550 5 8 0 1 0 8 1
pinseq=7
T 450 600 9 8 1 1 0 0 1
pinlabel=A6
T 450 600 5 8 0 1 0 2 1
pintype=in
T 100 600 5 10 0 0 0 0 1
netname=A6
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=8
T 300 850 5 8 0 1 0 8 1
pinseq=8
T 450 900 9 8 1 1 0 0 1
pinlabel=A7
T 450 900 5 8 0 1 0 2 1
pintype=in
T 100 900 5 10 0 0 0 0 1
netname=A7
}
P 100 2700 400 2700 1 0 0
{
T 300 2750 5 8 1 1 0 6 1
pinnumber=9
T 300 2650 5 8 0 1 0 8 1
pinseq=9
T 450 2700 9 8 1 1 0 0 1
pinlabel=A8
T 450 2700 5 8 0 1 0 2 1
pintype=in
T 100 2700 5 10 0 0 0 0 1
netname=A8
}
P 100 3000 400 3000 1 0 0
{
T 300 3050 5 8 1 1 0 6 1
pinnumber=10
T 300 2950 5 8 0 1 0 8 1
pinseq=10
T 450 3000 9 8 1 1 0 0 1
pinlabel=A9
T 450 3000 5 8 0 1 0 2 1
pintype=in
T 100 3000 5 10 0 0 0 0 1
netname=A9
}
P 1100 5600 1100 5300 1 0 0
{
T 1050 5400 5 8 1 1 90 0 1
pinnumber=11
T 1050 5400 5 8 0 1 270 8 1
pinseq=11
T 1100 5250 9 8 1 1 90 6 1
pinlabel=A10
T 1100 5250 5 8 0 1 270 2 1
pintype=in
T 1100 5600 5 10 0 0 270 0 1
netname=A10
}
P 4600 4900 4300 4900 1 0 0
{
T 4400 4950 5 8 1 1 0 0 1
pinnumber=12
T 4400 4950 5 8 0 1 180 8 1
pinseq=12
T 4250 4900 9 8 1 1 0 6 1
pinlabel=A11
T 4250 4900 5 8 0 1 180 2 1
pintype=in
T 4600 4900 5 10 0 0 180 0 1
netname=A11
}
P 4600 4600 4300 4600 1 0 0
{
T 4400 4650 5 8 1 1 0 0 1
pinnumber=13
T 4400 4650 5 8 0 1 180 8 1
pinseq=13
T 4250 4600 9 8 1 1 0 6 1
pinlabel=A12
T 4250 4600 5 8 0 1 180 2 1
pintype=in
T 4600 4600 5 10 0 0 180 0 1
netname=A12
}
P 4600 4300 4300 4300 1 0 0
{
T 4400 4350 5 8 1 1 0 0 1
pinnumber=14
T 4400 4350 5 8 0 1 180 8 1
pinseq=14
T 4250 4300 9 8 1 1 0 6 1
pinlabel=A13
T 4250 4300 5 8 0 1 180 2 1
pintype=in
T 4600 4300 5 10 0 0 180 0 1
netname=A13
}
P 4600 4000 4300 4000 1 0 0
{
T 4400 4050 5 8 1 1 0 0 1
pinnumber=15
T 4400 4050 5 8 0 1 180 8 1
pinseq=15
T 4250 4000 9 8 1 1 0 6 1
pinlabel=A14
T 4250 4000 5 8 0 1 180 2 1
pintype=in
T 4600 4000 5 10 0 0 180 0 1
netname=A14
}
P 4600 3700 4300 3700 1 0 0
{
T 4400 3750 5 8 1 1 0 0 1
pinnumber=16
T 4400 3750 5 8 0 1 180 8 1
pinseq=16
T 4250 3700 9 8 1 1 0 6 1
pinlabel=A15
T 4250 3700 5 8 0 1 180 2 1
pintype=in
T 4600 3700 5 10 0 0 180 0 1
netname=A15
}
P 4600 3400 4300 3400 1 0 0
{
T 4400 3450 5 8 1 1 0 0 1
pinnumber=17
T 4400 3450 5 8 0 1 180 8 1
pinseq=17
T 4250 3400 9 8 1 1 0 6 1
pinlabel=A16
T 4250 3400 5 8 0 1 180 2 1
pintype=in
T 4600 3400 5 10 0 0 180 0 1
netname=A16
}
P 4600 3100 4300 3100 1 0 0
{
T 4400 3150 5 8 1 1 0 0 1
pinnumber=18
T 4400 3150 5 8 0 1 180 8 1
pinseq=18
T 4250 3100 9 8 1 1 0 6 1
pinlabel=A17
T 4250 3100 5 8 0 1 180 2 1
pintype=in
T 4600 3100 5 10 0 0 180 0 1
netname=A17
}
P 4600 2800 4300 2800 1 0 0
{
T 4400 2850 5 8 1 1 0 0 1
pinnumber=19
T 4400 2850 5 8 0 1 180 8 1
pinseq=19
T 4250 2800 9 8 1 1 0 6 1
pinlabel=A18
T 4250 2800 5 8 0 1 180 2 1
pintype=in
T 4600 2800 5 10 0 0 180 0 1
netname=A18
}
P 4600 2500 4300 2500 1 0 0
{
T 4400 2550 5 8 1 1 0 0 1
pinnumber=20
T 4400 2550 5 8 0 1 180 8 1
pinseq=20
T 4250 2500 9 8 1 1 0 6 1
pinlabel=A19
T 4250 2500 5 8 0 1 180 2 1
pintype=in
T 4600 2500 5 10 0 0 180 0 1
netname=A19
}
P 3800 5600 3800 5300 1 0 0
{
T 3750 5400 5 8 1 1 90 0 1
pinnumber=21
T 3850 5400 5 8 0 1 90 2 1
pinseq=21
T 3800 5250 9 8 1 1 90 6 1
pinlabel=DQ_A0
T 3800 5250 5 8 0 1 90 8 1
pintype=io
}
P 3500 5600 3500 5300 1 0 0
{
T 3450 5400 5 8 1 1 90 0 1
pinnumber=22
T 3550 5400 5 8 0 1 90 2 1
pinseq=22
T 3500 5250 9 8 1 1 90 6 1
pinlabel=DQ_A1
T 3500 5250 5 8 0 1 90 8 1
pintype=in
}
P 3200 5600 3200 5300 1 0 0
{
T 3150 5400 5 8 1 1 90 0 1
pinnumber=23
T 3250 5400 5 8 0 1 90 2 1
pinseq=23
T 3200 5250 9 8 1 1 90 6 1
pinlabel=DQ_A2
T 3200 5250 5 8 0 1 90 8 1
pintype=io
T 3200 5600 5 10 0 0 90 0 1
netname=DQ_A2
}
P 2900 5600 2900 5300 1 0 0
{
T 2850 5400 5 8 1 1 90 0 1
pinnumber=24
T 2950 5400 5 8 0 1 90 2 1
pinseq=24
T 2900 5250 9 8 1 1 90 6 1
pinlabel=DQ_A3
T 2900 5250 5 8 0 1 90 8 1
pintype=io
T 2900 5600 5 10 0 0 90 0 1
netname=DQ_A3
}
P 2600 5600 2600 5300 1 0 0
{
T 2550 5400 5 8 1 1 90 0 1
pinnumber=25
T 2650 5400 5 8 0 1 90 2 1
pinseq=25
T 2600 5250 9 8 1 1 90 6 1
pinlabel=DQ_A4
T 2600 5250 5 8 0 1 90 8 1
pintype=io
T 2600 5600 5 10 0 0 90 0 1
netname=DQ_A4
}
P 2300 5600 2300 5300 1 0 0
{
T 2250 5400 5 8 1 1 90 0 1
pinnumber=26
T 2350 5400 5 8 0 1 90 2 1
pinseq=26
T 2300 5250 9 8 1 1 90 6 1
pinlabel=DQ_A5
T 2300 5250 5 8 0 1 90 8 1
pintype=io
T 2300 5600 5 10 0 0 90 0 1
netname=DQ_A5
}
P 2000 5600 2000 5300 1 0 0
{
T 1950 5400 5 8 1 1 90 0 1
pinnumber=27
T 2050 5400 5 8 0 1 90 2 1
pinseq=27
T 2000 5250 9 8 1 1 90 6 1
pinlabel=DQ_A6
T 2000 5250 5 8 0 1 90 8 1
pintype=io
T 2000 5600 5 10 0 0 90 0 1
netname=DQ_A6
}
P 1700 5600 1700 5300 1 0 0
{
T 1650 5400 5 8 1 1 90 0 1
pinnumber=28
T 1750 5400 5 8 0 1 90 2 1
pinseq=28
T 1700 5250 9 8 1 1 90 6 1
pinlabel=DQ_A7
T 1700 5250 5 8 0 1 90 8 1
pintype=io
T 1700 5600 5 10 0 0 90 0 1
netname=DQ_A7
}
P 1400 5600 1400 5300 1 0 0
{
T 1350 5400 5 8 1 1 90 0 1
pinnumber=29
T 1450 5400 5 8 0 1 90 2 1
pinseq=29
T 1400 5250 9 8 1 1 90 6 1
pinlabel=DQ_A8
T 1400 5250 5 8 0 1 90 8 1
pintype=io
T 1400 5600 5 10 0 0 90 0 1
netname=DQ_A8
}
P 1100 100 1100 400 1 0 0
{
T 1050 300 5 8 1 1 90 6 1
pinnumber=30
T 1050 300 5 8 0 1 270 2 1
pinseq=30
T 1100 450 9 8 1 1 90 0 1
pinlabel=DQ_B0
T 1100 450 5 8 0 1 270 8 1
pintype=io
T 1100 100 5 10 0 0 270 0 1
netname=DQ_B0
}
P 1400 100 1400 400 1 0 0
{
T 1350 300 5 8 1 1 90 6 1
pinnumber=31
T 1350 300 5 8 0 1 270 2 1
pinseq=31
T 1400 450 9 8 1 1 90 0 1
pinlabel=DQ_B1
T 1400 450 5 8 0 1 270 8 1
pintype=io
T 1400 100 5 10 0 0 270 0 1
netname=DQ_B1
}
P 1700 100 1700 400 1 0 0
{
T 1650 300 5 8 1 1 90 6 1
pinnumber=32
T 1650 300 5 8 0 1 270 2 1
pinseq=32
T 1700 450 9 8 1 1 90 0 1
pinlabel=DQ_B2
T 1700 450 5 8 0 1 270 8 1
pintype=io
T 1700 100 5 10 0 0 270 0 1
netname=DQ_B2
}
P 2000 100 2000 400 1 0 0
{
T 1950 300 5 8 1 1 90 6 1
pinnumber=33
T 1950 300 5 8 0 1 270 2 1
pinseq=33
T 2000 450 9 8 1 1 90 0 1
pinlabel=DQ_B3
T 2000 450 5 8 0 1 270 8 1
pintype=io
T 2000 100 5 10 0 0 270 0 1
netname=DQ_B3
}
P 2300 100 2300 400 1 0 0
{
T 2250 300 5 8 1 1 90 6 1
pinnumber=34
T 2250 300 5 8 0 1 270 2 1
pinseq=34
T 2300 450 9 8 1 1 90 0 1
pinlabel=DQ_B4
T 2300 450 5 8 0 1 270 8 1
pintype=io
T 2300 100 5 10 0 0 270 0 1
netname=DQ_B4
}
P 2600 100 2600 400 1 0 0
{
T 2550 300 5 8 1 1 90 6 1
pinnumber=35
T 2550 300 5 8 0 1 270 2 1
pinseq=35
T 2600 450 9 8 1 1 90 0 1
pinlabel=DQ_B5
T 2600 450 5 8 0 1 270 8 1
pintype=io
T 2600 100 5 10 0 0 270 0 1
netname=DQ_B5
}
P 2900 100 2900 400 1 0 0
{
T 2850 300 5 8 1 1 90 6 1
pinnumber=36
T 2850 300 5 8 0 1 270 2 1
pinseq=36
T 2900 450 9 8 1 1 90 0 1
pinlabel=DQ_B6
T 2900 450 5 8 0 1 270 8 1
pintype=io
T 2900 100 5 10 0 0 270 0 1
netname=DQ_B6
}
P 3200 100 3200 400 1 0 0
{
T 3150 300 5 8 1 1 90 6 1
pinnumber=37
T 3150 300 5 8 0 1 270 2 1
pinseq=37
T 3200 450 9 8 1 1 90 0 1
pinlabel=DQ_B7
T 3200 450 5 8 0 1 270 8 1
pintype=io
T 3200 100 5 10 0 0 270 0 1
netname=DQ_B7
}
P 3500 100 3500 400 1 0 0
{
T 3450 300 5 8 1 1 90 6 1
pinnumber=38
T 3450 300 5 8 0 1 270 2 1
pinseq=38
T 3500 450 9 8 1 1 90 0 1
pinlabel=DQ_B8
T 3500 450 5 8 0 1 270 8 1
pintype=io
T 3500 100 5 10 0 0 270 0 1
netname=DQ_B8
}
P 100 4300 400 4300 1 0 0
{
T 300 4350 5 8 1 1 0 6 1
pinnumber=39
T 250 4350 5 8 0 1 180 2 1
pinseq=39
T 450 4300 9 8 1 1 0 0 1
pinlabel=+2.5V
T 450 4300 5 8 0 1 180 8 1
pintype=pwr
T 100 4300 5 10 0 0 90 0 1
netname=+2.5V
}
P 100 4000 400 4000 1 0 0
{
T 300 4050 5 8 1 1 0 6 1
pinnumber=40
T 250 4050 5 8 0 1 180 2 1
pinseq=40
T 450 4000 9 8 1 1 0 0 1
pinlabel=+3.3V
T 450 4000 5 8 0 1 180 8 1
pintype=pwr
T 100 4000 5 10 0 0 90 0 1
netname=+3.3V
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=41
T 250 3750 5 8 0 1 180 2 1
pinseq=41
T 450 3700 9 8 1 1 0 0 1
pinlabel=GND
T 450 3700 5 8 0 1 180 8 1
pintype=pwr
T 100 3700 5 10 0 0 90 0 1
netname=GND
}
P 100 1500 400 1500 1 0 0
{
T 300 1550 5 8 1 1 0 6 1
pinnumber=42
T 300 1450 5 8 0 1 0 8 1
pinseq=42
T 450 1500 9 8 1 1 0 0 1
pinlabel=CLK
T 525 1500 5 8 0 1 0 2 1
pintype=clk
T 100 1500 5 10 0 0 180 0 1
netname=CLK
}
P 100 1800 400 1800 1 0 0
{
T 300 1850 5 8 1 1 0 6 1
pinnumber=43
T 300 1750 5 8 0 1 0 8 1
pinseq=43
T 450 1800 9 8 1 1 0 0 1
pinlabel=\_GW\_
T 450 1800 5 8 0 1 0 2 1
pintype=in
T 100 1800 5 10 0 0 180 0 1
netname=nGW
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=44
T 300 2050 5 8 0 1 0 8 1
pinseq=44
T 450 2100 9 8 1 1 0 0 1
pinlabel=\_OE\_
T 450 2100 5 8 0 1 0 2 1
pintype=oe
T 100 2100 5 10 0 0 180 0 1
netname=nOE
}
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=45
T 300 1150 5 8 0 1 0 8 1
pinseq=45
T 450 1200 9 8 1 1 0 0 1
pinlabel=\_CE1\_
T 450 1200 5 8 0 1 0 2 1
pintype=in
T 100 1200 5 10 0 0 180 0 1
netname=nCE1
}
B 400 400 3900 4900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4600 5400 8 10 1 1 0 6 1
refdes=S?
T 400 11300 5 10 0 0 0 0 1
device=island-memory-sram
T 400 11500 5 10 0 0 0 0 1
footprint=
T 400 11700 5 10 0 0 0 0 1
author=Paul Pham
T 400 11900 5 10 0 0 0 0 1
documentation=
T 400 12100 5 10 0 0 0 0 1
description="SRAM side of Memory Island"
T 400 12300 5 10 0 0 0 0 1
numslots=0
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=46
T 300 2350 5 8 0 1 0 8 1
pinseq=46
T 450 2400 9 8 1 1 0 0 1
pinlabel=\_ADSC\_
T 450 2400 5 8 0 1 0 2 1
pintype=in
T 100 2400 5 10 0 0 0 0 1
netname=nADSC
}
