$date
	Wed Jun 21 16:33:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module $end
$var reg 2 ! a [1:0] $end
$var reg 2 " b [1:0] $end
$var reg 2 # c [1:0] $end
$var reg 1 $ clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
b11 #
b10 "
b1 !
$end
#5
b1 #
b11 "
b10 !
1$
#10
0$
#15
b10 #
b1 "
b11 !
1$
#20
0$
#25
b11 #
b10 "
b1 !
1$
#30
0$
