# simple-and-or-not-configuration example

_A few different ways to model this simple combinational logic._

[GitHub Webpage](https://jeffdecola.github.io/my-systemverilog-examples/)

## SCHEMATIC

_coming soon_
