#--  Synopsys, Inc.
#--  Version M-2017.03L-SP1-1
#--  Project file D:\Project\Verilog\STEP\series_courses\02_PWM\impl_pwm\impl_pwm_syn.prd
#--  Written on Fri Nov 15 13:15:33 2019

#
### Watch Implementation type ###
#
watch_impl -all
#
### Watch Implementation properties ###
#
watch_prop -clear
