$date
	Sun Oct 23 03:29:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#995275
b1 !
1"
#995278
b1 &
b1 %
1$
#995279
0"
#995282
1#
#995286
b0 &
0#
b0 %
0$
#1980510
b10010 &
b10010 %
1$
b10010 !
1"
#1980511
0"
#1980514
b1001 &
b1001 %
#1980518
b11100 &
b11100 %
#1980522
b1110 &
b1110 %
#1980526
b111 &
b111 %
#1980530
b10110 &
b10110 %
#1980534
b1011 &
b1011 %
#1980538
b100010 &
b100010 %
#1980542
b10001 &
b10001 %
#1980546
b110100 &
b110100 %
#1980550
b11010 &
b11010 %
#1980554
b1101 &
b1101 %
#1980558
b101000 &
b101000 %
#1980562
b10100 &
b10100 %
#1980566
b1010 &
b1010 %
#1980570
b101 &
b101 %
#1980574
b10000 &
b10000 %
#1980578
b1000 &
b1000 %
#1980582
b100 &
b100 %
#1980586
b10 &
b10 %
#1980590
b1 &
1#
b1 %
#1980594
b0 &
b0 %
0#
0$
#2991721
b1101 !
1"
#2991722
b1101 &
b1101 %
1$
#2991723
0"
#2991726
b101000 &
b101000 %
#2991730
b10100 &
b10100 %
#2991734
b1010 &
b1010 %
#2991738
b101 &
b101 %
#2991742
b10000 &
b10000 %
#2991746
b1000 &
b1000 %
#2991750
b100 &
b100 %
#2991754
b10 &
b10 %
#2991758
b1 &
1#
b1 %
#2991762
b0 &
b0 %
0#
0$
#4500012
