{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543182617399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543182617405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 16:50:17 2018 " "Processing started: Sun Nov 25 16:50:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543182617405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182617405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182617405 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "rom76800x3_end.qip " "Tcl Script File rom76800x3_end.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE rom76800x3_end.qip " "set_global_assignment -name QIP_FILE rom76800x3_end.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543182617635 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543182617635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543182618302 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543182618302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 frames_p_pulse_counter " "Found entity 1: frames_p_pulse_counter" {  } { { "frame_counter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631724 ""} { "Info" "ISGN_ENTITY_NAME" "2 frame_counter " "Found entity 2: frame_counter" {  } { { "frame_counter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/frame_counter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemyfsm.v 3 3 " "Found 3 design units, including 3 entities, in source file enemyfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemyFSM " "Found entity 1: enemyFSM" {  } { { "enemyFSM.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631732 ""} { "Info" "ISGN_ENTITY_NAME" "2 enemy_control " "Found entity 2: enemy_control" {  } { { "enemyFSM.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631732 ""} { "Info" "ISGN_ENTITY_NAME" "3 enemy_datapath " "Found entity 3: enemy_datapath" {  } { { "enemyFSM.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/enemyFSM.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631757 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "continue main.v(147) " "Verilog HDL Declaration warning at main.v(147): \"continue\" is SystemVerilog-2005 keyword" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 147 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1543182631761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 3 3 " "Found 3 design units, including 3 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631766 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_control " "Found entity 2: main_control" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631766 ""} { "Info" "ISGN_ENTITY_NAME" "3 main_datapath " "Found entity 3: main_datapath" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/user_fsm.v 3 3 " "Found 3 design units, including 3 entities, in source file output_files/user_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 user_fsm " "Found entity 1: user_fsm" {  } { { "output_files/user_fsm.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631775 ""} { "Info" "ISGN_ENTITY_NAME" "2 user_control " "Found entity 2: user_control" {  } { { "output_files/user_fsm.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631775 ""} { "Info" "ISGN_ENTITY_NAME" "3 user_datapath " "Found entity 3: user_datapath" {  } { { "output_files/user_fsm.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/output_files/user_fsm.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_chip_ram/ram400x3_user.v 1 1 " "Found 1 design units, including 1 entities, in source file on_chip_ram/ram400x3_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x3_user " "Found entity 1: ram400x3_user" {  } { { "on_chip_ram/ram400x3_user.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/ram400x3_user.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_chip_ram/ram560x3_enemy1.v 1 1 " "Found 1 design units, including 1 entities, in source file on_chip_ram/ram560x3_enemy1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram560x3_enemy1 " "Found entity 1: ram560x3_enemy1" {  } { { "on_chip_ram/ram560x3_enemy1.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/ram560x3_enemy1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_chip_ram/rom560x3_user.v 1 1 " "Found 1 design units, including 1 entities, in source file on_chip_ram/rom560x3_user.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom560x3_user " "Found entity 1: rom560x3_user" {  } { { "on_chip_ram/rom560x3_user.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/rom560x3_user.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.v 3 3 " "Found 3 design units, including 3 entities, in source file bullet.v" { { "Info" "ISGN_ENTITY_NAME" "1 bulletFSM " "Found entity 1: bulletFSM" {  } { { "bullet.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/bullet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631814 ""} { "Info" "ISGN_ENTITY_NAME" "2 bullet_control " "Found entity 2: bullet_control" {  } { { "bullet.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/bullet.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631814 ""} { "Info" "ISGN_ENTITY_NAME" "3 bullet_datapath " "Found entity 3: bullet_datapath" {  } { { "bullet.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/bullet.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_chip_ram/rom76800x3_title.v 1 1 " "Found 1 design units, including 1 entities, in source file on_chip_ram/rom76800x3_title.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom76800x3_title " "Found entity 1: rom76800x3_title" {  } { { "on_chip_ram/rom76800x3_title.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/rom76800x3_title.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "title_end_screen.v 1 1 " "Found 1 design units, including 1 entities, in source file title_end_screen.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_display " "Found entity 1: screen_display" {  } { { "title_end_screen.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/title_end_screen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "on_chip_ram/rom76800x3_end.v 1 1 " "Found 1 design units, including 1 entities, in source file on_chip_ram/rom76800x3_end.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom76800x3_end " "Found entity 1: rom76800x3_end" {  } { { "on_chip_ram/rom76800x3_end.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/on_chip_ram/rom76800x3_end.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543182631838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182631838 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shoot main.v(36) " "Verilog HDL Implicit Net warning at main.v(36): created implicit net for \"shoot\"" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543182631839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "check_collison main.v(100) " "Verilog HDL Implicit Net warning at main.v(100): created implicit net for \"check_collison\"" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543182631839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X_pos_s main.v(437) " "Verilog HDL Implicit Net warning at main.v(437): created implicit net for \"X_pos_s\"" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 437 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543182631839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Y_pos_s main.v(438) " "Verilog HDL Implicit Net warning at main.v(438): created implicit net for \"Y_pos_s\"" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 438 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543182631839 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "done_screen main.v(516) " "Verilog HDL Procedural Assignment error at main.v(516): object \"done_screen\" on left-hand side of assignment must have a variable data type" {  } { { "main.v" "" { Text "C:/Users/Hankle Liu/Documents/GitHub/ECE241_Final/main.v" 516 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1543182631845 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543182632006 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 25 16:50:32 2018 " "Processing ended: Sun Nov 25 16:50:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543182632006 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543182632006 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543182632006 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182632006 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543182632684 ""}
