****************************************
Report : design
Design : RISCV
Version: O-2018.06-SP1
Date   : Thu Aug 28 09:01:21 2025
****************************************

Total number of std cells in library : 223
Total number of dont_use lib cells   : 11
Total number of dont_touch lib cells : 11
Total number of buffers              : 11
Total number of inverters            : 15
Total number of flip-flops           : 46
Total number of latches              : 12
Total number of ICGs                 : 0

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS    29756   268339.507
Standard cells      29756   268339.507
Hard macro cells        0        0.000
Soft macro cells        0        0.000
Always on cells         0        0.000
Physical only           0        0.000
Fixed cells            16      125.338
Moveable cells      29740   268214.170
Sequential           2080    59889.254
Buffer/inverter     18415   118292.890
ICG cells               0        0.000

Logic Hierarchies                    : 17
Design Masters count                 : 44
Total Flat nets count                : 31913
Total FloatingNets count             : 78
Total no of Ports                    : 37
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 7 (1 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : default
List of Corners                      : default
List of Scenarios                    : default

Core Area                            : 535589.683
Chip Area                            : 565263.283
Total Site Row Area                  : 535589.683
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 66 (57 of them have unknown routing dir.)

Total wire length                    : 0.00 micron
Total number of wires                : 0
Total number of contacts             : 33867
1
