--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Memory_Cell.twx Memory_Cell.ncd -o Memory_Cell.twr
Memory_Cell.pcf

Design file:              Memory_Cell.ncd
Physical constraint file: Memory_Cell.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
address<0>  |    3.308(R)|      SLOW  |    0.087(R)|      SLOW  |clk_BUFGP         |   0.000|
address<1>  |    3.146(R)|      SLOW  |   -0.261(R)|      SLOW  |clk_BUFGP         |   0.000|
address<2>  |    3.350(R)|      SLOW  |   -0.061(R)|      SLOW  |clk_BUFGP         |   0.000|
address<3>  |    3.647(R)|      SLOW  |    0.061(R)|      SLOW  |clk_BUFGP         |   0.000|
address<4>  |    3.079(R)|      SLOW  |   -0.170(R)|      SLOW  |clk_BUFGP         |   0.000|
address<5>  |    3.119(R)|      SLOW  |    0.093(R)|      SLOW  |clk_BUFGP         |   0.000|
address<6>  |    2.736(R)|      SLOW  |   -0.266(R)|      SLOW  |clk_BUFGP         |   0.000|
address<7>  |    3.924(R)|      SLOW  |    0.006(R)|      SLOW  |clk_BUFGP         |   0.000|
address<8>  |    2.735(R)|      SLOW  |    0.028(R)|      SLOW  |clk_BUFGP         |   0.000|
address<9>  |    2.622(R)|      SLOW  |    0.176(R)|      SLOW  |clk_BUFGP         |   0.000|
address<10> |    0.944(R)|      FAST  |   -0.220(R)|      SLOW  |clk_BUFGP         |   0.000|
address<11> |    1.221(R)|      SLOW  |   -0.336(R)|      SLOW  |clk_BUFGP         |   0.000|
address<12> |    0.840(R)|      FAST  |   -0.173(R)|      SLOW  |clk_BUFGP         |   0.000|
read        |    1.994(R)|      SLOW  |    0.098(R)|      SLOW  |clk_BUFGP         |   0.000|
write       |    3.505(R)|      SLOW  |   -0.460(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data<0>     |         8.277(R)|      SLOW  |         4.472(R)|      FAST  |clk_BUFGP         |   0.000|
data<1>     |         9.200(R)|      SLOW  |         5.073(R)|      FAST  |clk_BUFGP         |   0.000|
data<2>     |         7.806(R)|      SLOW  |         4.166(R)|      FAST  |clk_BUFGP         |   0.000|
data<3>     |         7.813(R)|      SLOW  |         4.176(R)|      FAST  |clk_BUFGP         |   0.000|
data<4>     |         7.983(R)|      SLOW  |         4.280(R)|      FAST  |clk_BUFGP         |   0.000|
data<5>     |         8.480(R)|      SLOW  |         4.613(R)|      FAST  |clk_BUFGP         |   0.000|
data<6>     |         8.287(R)|      SLOW  |         4.548(R)|      FAST  |clk_BUFGP         |   0.000|
data<7>     |         7.927(R)|      SLOW  |         4.229(R)|      FAST  |clk_BUFGP         |   0.000|
data<8>     |         7.928(R)|      SLOW  |         4.230(R)|      FAST  |clk_BUFGP         |   0.000|
data<9>     |         8.210(R)|      SLOW  |         4.420(R)|      FAST  |clk_BUFGP         |   0.000|
data<10>    |         8.040(R)|      SLOW  |         4.357(R)|      FAST  |clk_BUFGP         |   0.000|
data<11>    |         8.006(R)|      SLOW  |         4.225(R)|      FAST  |clk_BUFGP         |   0.000|
data<12>    |         8.361(R)|      SLOW  |         4.497(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.209|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 17 17:31:49 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



