// Seed: 3903196629
module module_0 (
    input  wor   id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri1  id_3,
    output tri1  id_4,
    input  wand  id_5,
    output uwire id_6
);
  wire id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd26
) (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wor   id_3,
    output wor   id_4,
    input  uwire _id_5,
    input  wand  id_6,
    input  wire  id_7,
    input  wor   id_8
);
  logic [1 'b0 : id_5] id_10 = -1'd0;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0,
      id_8,
      id_4,
      id_2,
      id_4
  );
endmodule
