library ieee;
use ieee.std_logic_1164.all;

entity d_ff is
	port(D : in std_logic;
		  Clk : in std_logic;
		  Q : out std_logic);
end d_ff;

architecture behavioral of d_ff is
begin

process (T, Clk) is
variable temp : std_logic := '0';

begin

	if(falling_edge(Clk)) then
		if(D = '1') then
			temp := '1';
		elsif(D = '0') then
			temp := '0';
		end if;
	end if;

	Q <= temp;

end process;
end behavioral;
