
G431kb_ros_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000947c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08009654  08009654  00019654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a3c  08009a3c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08009a3c  08009a3c  00019a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a44  08009a44  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08009a44  08009a44  00019a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a4c  08009a4c  00019a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08009a50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c0c  2000008c  08009adc  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c98  08009adc  00020c98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c6d0  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003189  00000000  00000000  0003c78c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017e8  00000000  00000000  0003f918  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000016b8  00000000  00000000  00041100  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022401  00000000  00000000  000427b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010fcd  00000000  00000000  00064bb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e0ffc  00000000  00000000  00075b86  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00156b82  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006be4  00000000  00000000  00156c00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000008c 	.word	0x2000008c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800963c 	.word	0x0800963c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000090 	.word	0x20000090
 8000214:	0800963c 	.word	0x0800963c

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <strlen>:
 800022c:	4603      	mov	r3, r0
 800022e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000232:	2a00      	cmp	r2, #0
 8000234:	d1fb      	bne.n	800022e <strlen+0x2>
 8000236:	1a18      	subs	r0, r3, r0
 8000238:	3801      	subs	r0, #1
 800023a:	4770      	bx	lr

0800023c <__aeabi_uldivmod>:
 800023c:	b953      	cbnz	r3, 8000254 <__aeabi_uldivmod+0x18>
 800023e:	b94a      	cbnz	r2, 8000254 <__aeabi_uldivmod+0x18>
 8000240:	2900      	cmp	r1, #0
 8000242:	bf08      	it	eq
 8000244:	2800      	cmpeq	r0, #0
 8000246:	bf1c      	itt	ne
 8000248:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800024c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000250:	f000 b972 	b.w	8000538 <__aeabi_idiv0>
 8000254:	f1ad 0c08 	sub.w	ip, sp, #8
 8000258:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800025c:	f000 f806 	bl	800026c <__udivmoddi4>
 8000260:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000264:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000268:	b004      	add	sp, #16
 800026a:	4770      	bx	lr

0800026c <__udivmoddi4>:
 800026c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000270:	9e08      	ldr	r6, [sp, #32]
 8000272:	4604      	mov	r4, r0
 8000274:	4688      	mov	r8, r1
 8000276:	2b00      	cmp	r3, #0
 8000278:	d14b      	bne.n	8000312 <__udivmoddi4+0xa6>
 800027a:	428a      	cmp	r2, r1
 800027c:	4615      	mov	r5, r2
 800027e:	d967      	bls.n	8000350 <__udivmoddi4+0xe4>
 8000280:	fab2 f282 	clz	r2, r2
 8000284:	b14a      	cbz	r2, 800029a <__udivmoddi4+0x2e>
 8000286:	f1c2 0720 	rsb	r7, r2, #32
 800028a:	fa01 f302 	lsl.w	r3, r1, r2
 800028e:	fa20 f707 	lsr.w	r7, r0, r7
 8000292:	4095      	lsls	r5, r2
 8000294:	ea47 0803 	orr.w	r8, r7, r3
 8000298:	4094      	lsls	r4, r2
 800029a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800029e:	0c23      	lsrs	r3, r4, #16
 80002a0:	fbb8 f7fe 	udiv	r7, r8, lr
 80002a4:	fa1f fc85 	uxth.w	ip, r5
 80002a8:	fb0e 8817 	mls	r8, lr, r7, r8
 80002ac:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002b0:	fb07 f10c 	mul.w	r1, r7, ip
 80002b4:	4299      	cmp	r1, r3
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x60>
 80002b8:	18eb      	adds	r3, r5, r3
 80002ba:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002be:	f080 811b 	bcs.w	80004f8 <__udivmoddi4+0x28c>
 80002c2:	4299      	cmp	r1, r3
 80002c4:	f240 8118 	bls.w	80004f8 <__udivmoddi4+0x28c>
 80002c8:	3f02      	subs	r7, #2
 80002ca:	442b      	add	r3, r5
 80002cc:	1a5b      	subs	r3, r3, r1
 80002ce:	b2a4      	uxth	r4, r4
 80002d0:	fbb3 f0fe 	udiv	r0, r3, lr
 80002d4:	fb0e 3310 	mls	r3, lr, r0, r3
 80002d8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002dc:	fb00 fc0c 	mul.w	ip, r0, ip
 80002e0:	45a4      	cmp	ip, r4
 80002e2:	d909      	bls.n	80002f8 <__udivmoddi4+0x8c>
 80002e4:	192c      	adds	r4, r5, r4
 80002e6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002ea:	f080 8107 	bcs.w	80004fc <__udivmoddi4+0x290>
 80002ee:	45a4      	cmp	ip, r4
 80002f0:	f240 8104 	bls.w	80004fc <__udivmoddi4+0x290>
 80002f4:	3802      	subs	r0, #2
 80002f6:	442c      	add	r4, r5
 80002f8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002fc:	eba4 040c 	sub.w	r4, r4, ip
 8000300:	2700      	movs	r7, #0
 8000302:	b11e      	cbz	r6, 800030c <__udivmoddi4+0xa0>
 8000304:	40d4      	lsrs	r4, r2
 8000306:	2300      	movs	r3, #0
 8000308:	e9c6 4300 	strd	r4, r3, [r6]
 800030c:	4639      	mov	r1, r7
 800030e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000312:	428b      	cmp	r3, r1
 8000314:	d909      	bls.n	800032a <__udivmoddi4+0xbe>
 8000316:	2e00      	cmp	r6, #0
 8000318:	f000 80eb 	beq.w	80004f2 <__udivmoddi4+0x286>
 800031c:	2700      	movs	r7, #0
 800031e:	e9c6 0100 	strd	r0, r1, [r6]
 8000322:	4638      	mov	r0, r7
 8000324:	4639      	mov	r1, r7
 8000326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032a:	fab3 f783 	clz	r7, r3
 800032e:	2f00      	cmp	r7, #0
 8000330:	d147      	bne.n	80003c2 <__udivmoddi4+0x156>
 8000332:	428b      	cmp	r3, r1
 8000334:	d302      	bcc.n	800033c <__udivmoddi4+0xd0>
 8000336:	4282      	cmp	r2, r0
 8000338:	f200 80fa 	bhi.w	8000530 <__udivmoddi4+0x2c4>
 800033c:	1a84      	subs	r4, r0, r2
 800033e:	eb61 0303 	sbc.w	r3, r1, r3
 8000342:	2001      	movs	r0, #1
 8000344:	4698      	mov	r8, r3
 8000346:	2e00      	cmp	r6, #0
 8000348:	d0e0      	beq.n	800030c <__udivmoddi4+0xa0>
 800034a:	e9c6 4800 	strd	r4, r8, [r6]
 800034e:	e7dd      	b.n	800030c <__udivmoddi4+0xa0>
 8000350:	b902      	cbnz	r2, 8000354 <__udivmoddi4+0xe8>
 8000352:	deff      	udf	#255	; 0xff
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	2a00      	cmp	r2, #0
 800035a:	f040 808f 	bne.w	800047c <__udivmoddi4+0x210>
 800035e:	1b49      	subs	r1, r1, r5
 8000360:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000364:	fa1f f885 	uxth.w	r8, r5
 8000368:	2701      	movs	r7, #1
 800036a:	fbb1 fcfe 	udiv	ip, r1, lr
 800036e:	0c23      	lsrs	r3, r4, #16
 8000370:	fb0e 111c 	mls	r1, lr, ip, r1
 8000374:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000378:	fb08 f10c 	mul.w	r1, r8, ip
 800037c:	4299      	cmp	r1, r3
 800037e:	d907      	bls.n	8000390 <__udivmoddi4+0x124>
 8000380:	18eb      	adds	r3, r5, r3
 8000382:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x122>
 8000388:	4299      	cmp	r1, r3
 800038a:	f200 80cd 	bhi.w	8000528 <__udivmoddi4+0x2bc>
 800038e:	4684      	mov	ip, r0
 8000390:	1a59      	subs	r1, r3, r1
 8000392:	b2a3      	uxth	r3, r4
 8000394:	fbb1 f0fe 	udiv	r0, r1, lr
 8000398:	fb0e 1410 	mls	r4, lr, r0, r1
 800039c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003a0:	fb08 f800 	mul.w	r8, r8, r0
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	d907      	bls.n	80003b8 <__udivmoddi4+0x14c>
 80003a8:	192c      	adds	r4, r5, r4
 80003aa:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x14a>
 80003b0:	45a0      	cmp	r8, r4
 80003b2:	f200 80b6 	bhi.w	8000522 <__udivmoddi4+0x2b6>
 80003b6:	4618      	mov	r0, r3
 80003b8:	eba4 0408 	sub.w	r4, r4, r8
 80003bc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c0:	e79f      	b.n	8000302 <__udivmoddi4+0x96>
 80003c2:	f1c7 0c20 	rsb	ip, r7, #32
 80003c6:	40bb      	lsls	r3, r7
 80003c8:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003cc:	ea4e 0e03 	orr.w	lr, lr, r3
 80003d0:	fa01 f407 	lsl.w	r4, r1, r7
 80003d4:	fa20 f50c 	lsr.w	r5, r0, ip
 80003d8:	fa21 f30c 	lsr.w	r3, r1, ip
 80003dc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003e0:	4325      	orrs	r5, r4
 80003e2:	fbb3 f9f8 	udiv	r9, r3, r8
 80003e6:	0c2c      	lsrs	r4, r5, #16
 80003e8:	fb08 3319 	mls	r3, r8, r9, r3
 80003ec:	fa1f fa8e 	uxth.w	sl, lr
 80003f0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003f4:	fb09 f40a 	mul.w	r4, r9, sl
 80003f8:	429c      	cmp	r4, r3
 80003fa:	fa02 f207 	lsl.w	r2, r2, r7
 80003fe:	fa00 f107 	lsl.w	r1, r0, r7
 8000402:	d90b      	bls.n	800041c <__udivmoddi4+0x1b0>
 8000404:	eb1e 0303 	adds.w	r3, lr, r3
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	f080 8087 	bcs.w	800051e <__udivmoddi4+0x2b2>
 8000410:	429c      	cmp	r4, r3
 8000412:	f240 8084 	bls.w	800051e <__udivmoddi4+0x2b2>
 8000416:	f1a9 0902 	sub.w	r9, r9, #2
 800041a:	4473      	add	r3, lr
 800041c:	1b1b      	subs	r3, r3, r4
 800041e:	b2ad      	uxth	r5, r5
 8000420:	fbb3 f0f8 	udiv	r0, r3, r8
 8000424:	fb08 3310 	mls	r3, r8, r0, r3
 8000428:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 800042c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000430:	45a2      	cmp	sl, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x1da>
 8000434:	eb1e 0404 	adds.w	r4, lr, r4
 8000438:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800043c:	d26b      	bcs.n	8000516 <__udivmoddi4+0x2aa>
 800043e:	45a2      	cmp	sl, r4
 8000440:	d969      	bls.n	8000516 <__udivmoddi4+0x2aa>
 8000442:	3802      	subs	r0, #2
 8000444:	4474      	add	r4, lr
 8000446:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	eba4 040a 	sub.w	r4, r4, sl
 8000452:	454c      	cmp	r4, r9
 8000454:	46c2      	mov	sl, r8
 8000456:	464b      	mov	r3, r9
 8000458:	d354      	bcc.n	8000504 <__udivmoddi4+0x298>
 800045a:	d051      	beq.n	8000500 <__udivmoddi4+0x294>
 800045c:	2e00      	cmp	r6, #0
 800045e:	d069      	beq.n	8000534 <__udivmoddi4+0x2c8>
 8000460:	ebb1 050a 	subs.w	r5, r1, sl
 8000464:	eb64 0403 	sbc.w	r4, r4, r3
 8000468:	fa04 fc0c 	lsl.w	ip, r4, ip
 800046c:	40fd      	lsrs	r5, r7
 800046e:	40fc      	lsrs	r4, r7
 8000470:	ea4c 0505 	orr.w	r5, ip, r5
 8000474:	e9c6 5400 	strd	r5, r4, [r6]
 8000478:	2700      	movs	r7, #0
 800047a:	e747      	b.n	800030c <__udivmoddi4+0xa0>
 800047c:	f1c2 0320 	rsb	r3, r2, #32
 8000480:	fa20 f703 	lsr.w	r7, r0, r3
 8000484:	4095      	lsls	r5, r2
 8000486:	fa01 f002 	lsl.w	r0, r1, r2
 800048a:	fa21 f303 	lsr.w	r3, r1, r3
 800048e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000492:	4338      	orrs	r0, r7
 8000494:	0c01      	lsrs	r1, r0, #16
 8000496:	fbb3 f7fe 	udiv	r7, r3, lr
 800049a:	fa1f f885 	uxth.w	r8, r5
 800049e:	fb0e 3317 	mls	r3, lr, r7, r3
 80004a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a6:	fb07 f308 	mul.w	r3, r7, r8
 80004aa:	428b      	cmp	r3, r1
 80004ac:	fa04 f402 	lsl.w	r4, r4, r2
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x256>
 80004b2:	1869      	adds	r1, r5, r1
 80004b4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004b8:	d22f      	bcs.n	800051a <__udivmoddi4+0x2ae>
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d92d      	bls.n	800051a <__udivmoddi4+0x2ae>
 80004be:	3f02      	subs	r7, #2
 80004c0:	4429      	add	r1, r5
 80004c2:	1acb      	subs	r3, r1, r3
 80004c4:	b281      	uxth	r1, r0
 80004c6:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ca:	fb0e 3310 	mls	r3, lr, r0, r3
 80004ce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004d2:	fb00 f308 	mul.w	r3, r0, r8
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x27e>
 80004da:	1869      	adds	r1, r5, r1
 80004dc:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004e0:	d217      	bcs.n	8000512 <__udivmoddi4+0x2a6>
 80004e2:	428b      	cmp	r3, r1
 80004e4:	d915      	bls.n	8000512 <__udivmoddi4+0x2a6>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4429      	add	r1, r5
 80004ea:	1ac9      	subs	r1, r1, r3
 80004ec:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004f0:	e73b      	b.n	800036a <__udivmoddi4+0xfe>
 80004f2:	4637      	mov	r7, r6
 80004f4:	4630      	mov	r0, r6
 80004f6:	e709      	b.n	800030c <__udivmoddi4+0xa0>
 80004f8:	4607      	mov	r7, r0
 80004fa:	e6e7      	b.n	80002cc <__udivmoddi4+0x60>
 80004fc:	4618      	mov	r0, r3
 80004fe:	e6fb      	b.n	80002f8 <__udivmoddi4+0x8c>
 8000500:	4541      	cmp	r1, r8
 8000502:	d2ab      	bcs.n	800045c <__udivmoddi4+0x1f0>
 8000504:	ebb8 0a02 	subs.w	sl, r8, r2
 8000508:	eb69 020e 	sbc.w	r2, r9, lr
 800050c:	3801      	subs	r0, #1
 800050e:	4613      	mov	r3, r2
 8000510:	e7a4      	b.n	800045c <__udivmoddi4+0x1f0>
 8000512:	4660      	mov	r0, ip
 8000514:	e7e9      	b.n	80004ea <__udivmoddi4+0x27e>
 8000516:	4618      	mov	r0, r3
 8000518:	e795      	b.n	8000446 <__udivmoddi4+0x1da>
 800051a:	4667      	mov	r7, ip
 800051c:	e7d1      	b.n	80004c2 <__udivmoddi4+0x256>
 800051e:	4681      	mov	r9, r0
 8000520:	e77c      	b.n	800041c <__udivmoddi4+0x1b0>
 8000522:	3802      	subs	r0, #2
 8000524:	442c      	add	r4, r5
 8000526:	e747      	b.n	80003b8 <__udivmoddi4+0x14c>
 8000528:	f1ac 0c02 	sub.w	ip, ip, #2
 800052c:	442b      	add	r3, r5
 800052e:	e72f      	b.n	8000390 <__udivmoddi4+0x124>
 8000530:	4638      	mov	r0, r7
 8000532:	e708      	b.n	8000346 <__udivmoddi4+0xda>
 8000534:	4637      	mov	r7, r6
 8000536:	e6e9      	b.n	800030c <__udivmoddi4+0xa0>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	0a5a      	lsrs	r2, r3, #9
 800054c:	490f      	ldr	r1, [pc, #60]	; (800058c <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800054e:	fba1 1202 	umull	r1, r2, r1, r2
 8000552:	09d2      	lsrs	r2, r2, #7
 8000554:	490e      	ldr	r1, [pc, #56]	; (8000590 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8000556:	fb01 f202 	mul.w	r2, r1, r2
 800055a:	1a9b      	subs	r3, r3, r2
 800055c:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 800055e:	683b      	ldr	r3, [r7, #0]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	0a5b      	lsrs	r3, r3, #9
 8000564:	4a09      	ldr	r2, [pc, #36]	; (800058c <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8000566:	fba2 2303 	umull	r2, r3, r2, r3
 800056a:	09db      	lsrs	r3, r3, #7
 800056c:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681a      	ldr	r2, [r3, #0]
 8000572:	68bb      	ldr	r3, [r7, #8]
 8000574:	441a      	add	r2, r3
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	68fa      	ldr	r2, [r7, #12]
 800057e:	601a      	str	r2, [r3, #0]
}
 8000580:	bf00      	nop
 8000582:	3714      	adds	r7, #20
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr
 800058c:	00044b83 	.word	0x00044b83
 8000590:	3b9aca00 	.word	0x3b9aca00

08000594 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	2200      	movs	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2200      	movs	r2, #0
 80005a6:	605a      	str	r2, [r3, #4]
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	4618      	mov	r0, r3
 80005ac:	370c      	adds	r7, #12
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
	...

080005b8 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 80005b8:	b480      	push	{r7}
 80005ba:	b083      	sub	sp, #12
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
 80005c0:	4a04      	ldr	r2, [pc, #16]	; (80005d4 <_ZN3ros3MsgC1Ev+0x1c>)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	601a      	str	r2, [r3, #0]
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4618      	mov	r0, r3
 80005ca:	370c      	adds	r7, #12
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr
 80005d4:	080099fc 	.word	0x080099fc

080005d8 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
      data()
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	4618      	mov	r0, r3
 80005e4:	f7ff ffe8 	bl	80005b8 <_ZN3ros3MsgC1Ev>
 80005e8:	4a06      	ldr	r2, [pc, #24]	; (8000604 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	3304      	adds	r3, #4
 80005f2:	4618      	mov	r0, r3
 80005f4:	f7ff ffce 	bl	8000594 <_ZN3ros4TimeC1Ev>
    {
    }
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	4618      	mov	r0, r3
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	080099e4 	.word	0x080099e4

08000608 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000608:	b480      	push	{r7}
 800060a:	b085      	sub	sp, #20
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
 8000610:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000612:	2300      	movs	r3, #0
 8000614:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	6859      	ldr	r1, [r3, #4]
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	683a      	ldr	r2, [r7, #0]
 800061e:	4413      	add	r3, r2
 8000620:	b2ca      	uxtb	r2, r1
 8000622:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	685b      	ldr	r3, [r3, #4]
 8000628:	0a19      	lsrs	r1, r3, #8
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	3301      	adds	r3, #1
 800062e:	683a      	ldr	r2, [r7, #0]
 8000630:	4413      	add	r3, r2
 8000632:	b2ca      	uxtb	r2, r1
 8000634:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	685b      	ldr	r3, [r3, #4]
 800063a:	0c19      	lsrs	r1, r3, #16
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	3302      	adds	r3, #2
 8000640:	683a      	ldr	r2, [r7, #0]
 8000642:	4413      	add	r3, r2
 8000644:	b2ca      	uxtb	r2, r1
 8000646:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	685b      	ldr	r3, [r3, #4]
 800064c:	0e19      	lsrs	r1, r3, #24
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	3303      	adds	r3, #3
 8000652:	683a      	ldr	r2, [r7, #0]
 8000654:	4413      	add	r3, r2
 8000656:	b2ca      	uxtb	r2, r1
 8000658:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	3304      	adds	r3, #4
 800065e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	6899      	ldr	r1, [r3, #8]
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	683a      	ldr	r2, [r7, #0]
 8000668:	4413      	add	r3, r2
 800066a:	b2ca      	uxtb	r2, r1
 800066c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	689b      	ldr	r3, [r3, #8]
 8000672:	0a19      	lsrs	r1, r3, #8
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	3301      	adds	r3, #1
 8000678:	683a      	ldr	r2, [r7, #0]
 800067a:	4413      	add	r3, r2
 800067c:	b2ca      	uxtb	r2, r1
 800067e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	689b      	ldr	r3, [r3, #8]
 8000684:	0c19      	lsrs	r1, r3, #16
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	3302      	adds	r3, #2
 800068a:	683a      	ldr	r2, [r7, #0]
 800068c:	4413      	add	r3, r2
 800068e:	b2ca      	uxtb	r2, r1
 8000690:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	689b      	ldr	r3, [r3, #8]
 8000696:	0e19      	lsrs	r1, r3, #24
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	3303      	adds	r3, #3
 800069c:	683a      	ldr	r2, [r7, #0]
 800069e:	4413      	add	r3, r2
 80006a0:	b2ca      	uxtb	r2, r1
 80006a2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	3304      	adds	r3, #4
 80006a8:	60fb      	str	r3, [r7, #12]
      return offset;
 80006aa:	68fb      	ldr	r3, [r7, #12]
    }
 80006ac:	4618      	mov	r0, r3
 80006ae:	3714      	adds	r7, #20
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr

080006b8 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80006c2:	2300      	movs	r3, #0
 80006c4:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 80006c6:	68fb      	ldr	r3, [r7, #12]
 80006c8:	683a      	ldr	r2, [r7, #0]
 80006ca:	4413      	add	r3, r2
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	461a      	mov	r2, r3
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	685a      	ldr	r2, [r3, #4]
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	3301      	adds	r3, #1
 80006dc:	6839      	ldr	r1, [r7, #0]
 80006de:	440b      	add	r3, r1
 80006e0:	781b      	ldrb	r3, [r3, #0]
 80006e2:	021b      	lsls	r3, r3, #8
 80006e4:	431a      	orrs	r2, r3
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	685a      	ldr	r2, [r3, #4]
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	3302      	adds	r3, #2
 80006f2:	6839      	ldr	r1, [r7, #0]
 80006f4:	440b      	add	r3, r1
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	041b      	lsls	r3, r3, #16
 80006fa:	431a      	orrs	r2, r3
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	685a      	ldr	r2, [r3, #4]
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	3303      	adds	r3, #3
 8000708:	6839      	ldr	r1, [r7, #0]
 800070a:	440b      	add	r3, r1
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	061b      	lsls	r3, r3, #24
 8000710:	431a      	orrs	r2, r3
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8000716:	68fb      	ldr	r3, [r7, #12]
 8000718:	3304      	adds	r3, #4
 800071a:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	683a      	ldr	r2, [r7, #0]
 8000720:	4413      	add	r3, r2
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	461a      	mov	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	689a      	ldr	r2, [r3, #8]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	3301      	adds	r3, #1
 8000732:	6839      	ldr	r1, [r7, #0]
 8000734:	440b      	add	r3, r1
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	021b      	lsls	r3, r3, #8
 800073a:	431a      	orrs	r2, r3
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	689a      	ldr	r2, [r3, #8]
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	3302      	adds	r3, #2
 8000748:	6839      	ldr	r1, [r7, #0]
 800074a:	440b      	add	r3, r1
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	041b      	lsls	r3, r3, #16
 8000750:	431a      	orrs	r2, r3
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	689a      	ldr	r2, [r3, #8]
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	3303      	adds	r3, #3
 800075e:	6839      	ldr	r1, [r7, #0]
 8000760:	440b      	add	r3, r1
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	061b      	lsls	r3, r3, #24
 8000766:	431a      	orrs	r2, r3
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	3304      	adds	r3, #4
 8000770:	60fb      	str	r3, [r7, #12]
     return offset;
 8000772:	68fb      	ldr	r3, [r7, #12]
    }
 8000774:	4618      	mov	r0, r3
 8000776:	3714      	adds	r7, #20
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr

08000780 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	4b03      	ldr	r3, [pc, #12]	; (8000798 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 800078a:	4618      	mov	r0, r3
 800078c:	370c      	adds	r7, #12
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	08009654 	.word	0x08009654

0800079c <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
 80007a4:	4b03      	ldr	r3, [pc, #12]	; (80007b4 <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 80007a6:	4618      	mov	r0, r3
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	08009664 	.word	0x08009664

080007b8 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff fef8 	bl	80005b8 <_ZN3ros3MsgC1Ev>
 80007c8:	4a0b      	ldr	r2, [pc, #44]	; (80007f8 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	601a      	str	r2, [r3, #0]
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	2200      	movs	r2, #0
 80007d2:	809a      	strh	r2, [r3, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	4a09      	ldr	r2, [pc, #36]	; (80007fc <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4a07      	ldr	r2, [pc, #28]	; (80007fc <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80007de:	60da      	str	r2, [r3, #12]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	4a06      	ldr	r2, [pc, #24]	; (80007fc <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80007e4:	611a      	str	r2, [r3, #16]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2200      	movs	r2, #0
 80007ea:	615a      	str	r2, [r3, #20]
    {
    }
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	4618      	mov	r0, r3
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	080099cc 	.word	0x080099cc
 80007fc:	08009688 	.word	0x08009688

08000800 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000800:	b580      	push	{r7, lr}
 8000802:	b088      	sub	sp, #32
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	8899      	ldrh	r1, [r3, #4]
 8000812:	69fb      	ldr	r3, [r7, #28]
 8000814:	683a      	ldr	r2, [r7, #0]
 8000816:	4413      	add	r3, r2
 8000818:	b2ca      	uxtb	r2, r1
 800081a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	889b      	ldrh	r3, [r3, #4]
 8000820:	0a1b      	lsrs	r3, r3, #8
 8000822:	b299      	uxth	r1, r3
 8000824:	69fb      	ldr	r3, [r7, #28]
 8000826:	3301      	adds	r3, #1
 8000828:	683a      	ldr	r2, [r7, #0]
 800082a:	4413      	add	r3, r2
 800082c:	b2ca      	uxtb	r2, r1
 800082e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8000830:	69fb      	ldr	r3, [r7, #28]
 8000832:	3302      	adds	r3, #2
 8000834:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	689b      	ldr	r3, [r3, #8]
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff fcf6 	bl	800022c <strlen>
 8000840:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8000842:	69fb      	ldr	r3, [r7, #28]
 8000844:	683a      	ldr	r2, [r7, #0]
 8000846:	4413      	add	r3, r2
 8000848:	69b9      	ldr	r1, [r7, #24]
 800084a:	4618      	mov	r0, r3
 800084c:	f001 fe2d 	bl	80024aa <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000850:	69fb      	ldr	r3, [r7, #28]
 8000852:	3304      	adds	r3, #4
 8000854:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	683a      	ldr	r2, [r7, #0]
 800085a:	18d0      	adds	r0, r2, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	689b      	ldr	r3, [r3, #8]
 8000860:	69ba      	ldr	r2, [r7, #24]
 8000862:	4619      	mov	r1, r3
 8000864:	f008 fda2 	bl	80093ac <memcpy>
      offset += length_topic_name;
 8000868:	69fa      	ldr	r2, [r7, #28]
 800086a:	69bb      	ldr	r3, [r7, #24]
 800086c:	4413      	add	r3, r2
 800086e:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	4618      	mov	r0, r3
 8000876:	f7ff fcd9 	bl	800022c <strlen>
 800087a:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 800087c:	69fb      	ldr	r3, [r7, #28]
 800087e:	683a      	ldr	r2, [r7, #0]
 8000880:	4413      	add	r3, r2
 8000882:	6979      	ldr	r1, [r7, #20]
 8000884:	4618      	mov	r0, r3
 8000886:	f001 fe10 	bl	80024aa <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800088a:	69fb      	ldr	r3, [r7, #28]
 800088c:	3304      	adds	r3, #4
 800088e:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8000890:	69fb      	ldr	r3, [r7, #28]
 8000892:	683a      	ldr	r2, [r7, #0]
 8000894:	18d0      	adds	r0, r2, r3
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	68db      	ldr	r3, [r3, #12]
 800089a:	697a      	ldr	r2, [r7, #20]
 800089c:	4619      	mov	r1, r3
 800089e:	f008 fd85 	bl	80093ac <memcpy>
      offset += length_message_type;
 80008a2:	69fa      	ldr	r2, [r7, #28]
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	4413      	add	r3, r2
 80008a8:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	691b      	ldr	r3, [r3, #16]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fcbc 	bl	800022c <strlen>
 80008b4:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 80008b6:	69fb      	ldr	r3, [r7, #28]
 80008b8:	683a      	ldr	r2, [r7, #0]
 80008ba:	4413      	add	r3, r2
 80008bc:	6939      	ldr	r1, [r7, #16]
 80008be:	4618      	mov	r0, r3
 80008c0:	f001 fdf3 	bl	80024aa <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80008c4:	69fb      	ldr	r3, [r7, #28]
 80008c6:	3304      	adds	r3, #4
 80008c8:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 80008ca:	69fb      	ldr	r3, [r7, #28]
 80008cc:	683a      	ldr	r2, [r7, #0]
 80008ce:	18d0      	adds	r0, r2, r3
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	691b      	ldr	r3, [r3, #16]
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	4619      	mov	r1, r3
 80008d8:	f008 fd68 	bl	80093ac <memcpy>
      offset += length_md5sum;
 80008dc:	69fa      	ldr	r2, [r7, #28]
 80008de:	693b      	ldr	r3, [r7, #16]
 80008e0:	4413      	add	r3, r2
 80008e2:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	695b      	ldr	r3, [r3, #20]
 80008e8:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 80008ea:	68f9      	ldr	r1, [r7, #12]
 80008ec:	69fb      	ldr	r3, [r7, #28]
 80008ee:	683a      	ldr	r2, [r7, #0]
 80008f0:	4413      	add	r3, r2
 80008f2:	b2ca      	uxtb	r2, r1
 80008f4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 80008f6:	68fb      	ldr	r3, [r7, #12]
 80008f8:	0a19      	lsrs	r1, r3, #8
 80008fa:	69fb      	ldr	r3, [r7, #28]
 80008fc:	3301      	adds	r3, #1
 80008fe:	683a      	ldr	r2, [r7, #0]
 8000900:	4413      	add	r3, r2
 8000902:	b2ca      	uxtb	r2, r1
 8000904:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	0c19      	lsrs	r1, r3, #16
 800090a:	69fb      	ldr	r3, [r7, #28]
 800090c:	3302      	adds	r3, #2
 800090e:	683a      	ldr	r2, [r7, #0]
 8000910:	4413      	add	r3, r2
 8000912:	b2ca      	uxtb	r2, r1
 8000914:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	0e19      	lsrs	r1, r3, #24
 800091a:	69fb      	ldr	r3, [r7, #28]
 800091c:	3303      	adds	r3, #3
 800091e:	683a      	ldr	r2, [r7, #0]
 8000920:	4413      	add	r3, r2
 8000922:	b2ca      	uxtb	r2, r1
 8000924:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 8000926:	69fb      	ldr	r3, [r7, #28]
 8000928:	3304      	adds	r3, #4
 800092a:	61fb      	str	r3, [r7, #28]
      return offset;
 800092c:	69fb      	ldr	r3, [r7, #28]
    }
 800092e:	4618      	mov	r0, r3
 8000930:	3720      	adds	r7, #32
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}

08000936 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8000936:	b580      	push	{r7, lr}
 8000938:	b08a      	sub	sp, #40	; 0x28
 800093a:	af00      	add	r7, sp, #0
 800093c:	6078      	str	r0, [r7, #4]
 800093e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000940:	2300      	movs	r3, #0
 8000942:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8000944:	69bb      	ldr	r3, [r7, #24]
 8000946:	683a      	ldr	r2, [r7, #0]
 8000948:	4413      	add	r3, r2
 800094a:	781b      	ldrb	r3, [r3, #0]
 800094c:	b29a      	uxth	r2, r3
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	889b      	ldrh	r3, [r3, #4]
 8000956:	b21a      	sxth	r2, r3
 8000958:	69bb      	ldr	r3, [r7, #24]
 800095a:	3301      	adds	r3, #1
 800095c:	6839      	ldr	r1, [r7, #0]
 800095e:	440b      	add	r3, r1
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	021b      	lsls	r3, r3, #8
 8000964:	b21b      	sxth	r3, r3
 8000966:	4313      	orrs	r3, r2
 8000968:	b21b      	sxth	r3, r3
 800096a:	b29a      	uxth	r2, r3
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	3302      	adds	r3, #2
 8000974:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 8000976:	69bb      	ldr	r3, [r7, #24]
 8000978:	683a      	ldr	r2, [r7, #0]
 800097a:	441a      	add	r2, r3
 800097c:	f107 0314 	add.w	r3, r7, #20
 8000980:	4611      	mov	r1, r2
 8000982:	4618      	mov	r0, r3
 8000984:	f001 fdaf 	bl	80024e6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000988:	69bb      	ldr	r3, [r7, #24]
 800098a:	3304      	adds	r3, #4
 800098c:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 800098e:	69bb      	ldr	r3, [r7, #24]
 8000990:	627b      	str	r3, [r7, #36]	; 0x24
 8000992:	69ba      	ldr	r2, [r7, #24]
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	4413      	add	r3, r2
 8000998:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800099a:	429a      	cmp	r2, r3
 800099c:	d20c      	bcs.n	80009b8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 800099e:	683a      	ldr	r2, [r7, #0]
 80009a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a2:	441a      	add	r2, r3
 80009a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a6:	3b01      	subs	r3, #1
 80009a8:	6839      	ldr	r1, [r7, #0]
 80009aa:	440b      	add	r3, r1
 80009ac:	7812      	ldrb	r2, [r2, #0]
 80009ae:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80009b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009b2:	3301      	adds	r3, #1
 80009b4:	627b      	str	r3, [r7, #36]	; 0x24
 80009b6:	e7ec      	b.n	8000992 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 80009b8:	69ba      	ldr	r2, [r7, #24]
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	4413      	add	r3, r2
 80009be:	3b01      	subs	r3, #1
 80009c0:	683a      	ldr	r2, [r7, #0]
 80009c2:	4413      	add	r3, r2
 80009c4:	2200      	movs	r2, #0
 80009c6:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 80009c8:	69bb      	ldr	r3, [r7, #24]
 80009ca:	3b01      	subs	r3, #1
 80009cc:	683a      	ldr	r2, [r7, #0]
 80009ce:	441a      	add	r2, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 80009d4:	69ba      	ldr	r2, [r7, #24]
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	4413      	add	r3, r2
 80009da:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 80009dc:	69bb      	ldr	r3, [r7, #24]
 80009de:	683a      	ldr	r2, [r7, #0]
 80009e0:	441a      	add	r2, r3
 80009e2:	f107 0310 	add.w	r3, r7, #16
 80009e6:	4611      	mov	r1, r2
 80009e8:	4618      	mov	r0, r3
 80009ea:	f001 fd7c 	bl	80024e6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80009ee:	69bb      	ldr	r3, [r7, #24]
 80009f0:	3304      	adds	r3, #4
 80009f2:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80009f4:	69bb      	ldr	r3, [r7, #24]
 80009f6:	623b      	str	r3, [r7, #32]
 80009f8:	69ba      	ldr	r2, [r7, #24]
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	4413      	add	r3, r2
 80009fe:	6a3a      	ldr	r2, [r7, #32]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d20c      	bcs.n	8000a1e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 8000a04:	683a      	ldr	r2, [r7, #0]
 8000a06:	6a3b      	ldr	r3, [r7, #32]
 8000a08:	441a      	add	r2, r3
 8000a0a:	6a3b      	ldr	r3, [r7, #32]
 8000a0c:	3b01      	subs	r3, #1
 8000a0e:	6839      	ldr	r1, [r7, #0]
 8000a10:	440b      	add	r3, r1
 8000a12:	7812      	ldrb	r2, [r2, #0]
 8000a14:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8000a16:	6a3b      	ldr	r3, [r7, #32]
 8000a18:	3301      	adds	r3, #1
 8000a1a:	623b      	str	r3, [r7, #32]
 8000a1c:	e7ec      	b.n	80009f8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 8000a1e:	69ba      	ldr	r2, [r7, #24]
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	4413      	add	r3, r2
 8000a24:	3b01      	subs	r3, #1
 8000a26:	683a      	ldr	r2, [r7, #0]
 8000a28:	4413      	add	r3, r2
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8000a2e:	69bb      	ldr	r3, [r7, #24]
 8000a30:	3b01      	subs	r3, #1
 8000a32:	683a      	ldr	r2, [r7, #0]
 8000a34:	441a      	add	r2, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 8000a3a:	69ba      	ldr	r2, [r7, #24]
 8000a3c:	693b      	ldr	r3, [r7, #16]
 8000a3e:	4413      	add	r3, r2
 8000a40:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8000a42:	69bb      	ldr	r3, [r7, #24]
 8000a44:	683a      	ldr	r2, [r7, #0]
 8000a46:	441a      	add	r2, r3
 8000a48:	f107 030c 	add.w	r3, r7, #12
 8000a4c:	4611      	mov	r1, r2
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f001 fd49 	bl	80024e6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000a54:	69bb      	ldr	r3, [r7, #24]
 8000a56:	3304      	adds	r3, #4
 8000a58:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8000a5a:	69bb      	ldr	r3, [r7, #24]
 8000a5c:	61fb      	str	r3, [r7, #28]
 8000a5e:	69ba      	ldr	r2, [r7, #24]
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	4413      	add	r3, r2
 8000a64:	69fa      	ldr	r2, [r7, #28]
 8000a66:	429a      	cmp	r2, r3
 8000a68:	d20c      	bcs.n	8000a84 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 8000a6a:	683a      	ldr	r2, [r7, #0]
 8000a6c:	69fb      	ldr	r3, [r7, #28]
 8000a6e:	441a      	add	r2, r3
 8000a70:	69fb      	ldr	r3, [r7, #28]
 8000a72:	3b01      	subs	r3, #1
 8000a74:	6839      	ldr	r1, [r7, #0]
 8000a76:	440b      	add	r3, r1
 8000a78:	7812      	ldrb	r2, [r2, #0]
 8000a7a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8000a7c:	69fb      	ldr	r3, [r7, #28]
 8000a7e:	3301      	adds	r3, #1
 8000a80:	61fb      	str	r3, [r7, #28]
 8000a82:	e7ec      	b.n	8000a5e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8000a84:	69ba      	ldr	r2, [r7, #24]
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	4413      	add	r3, r2
 8000a8a:	3b01      	subs	r3, #1
 8000a8c:	683a      	ldr	r2, [r7, #0]
 8000a8e:	4413      	add	r3, r2
 8000a90:	2200      	movs	r2, #0
 8000a92:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 8000a94:	69bb      	ldr	r3, [r7, #24]
 8000a96:	3b01      	subs	r3, #1
 8000a98:	683a      	ldr	r2, [r7, #0]
 8000a9a:	441a      	add	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8000aa0:	69ba      	ldr	r2, [r7, #24]
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	4413      	add	r3, r2
 8000aa6:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	69ba      	ldr	r2, [r7, #24]
 8000ab0:	6839      	ldr	r1, [r7, #0]
 8000ab2:	440a      	add	r2, r1
 8000ab4:	7812      	ldrb	r2, [r2, #0]
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000aba:	68ba      	ldr	r2, [r7, #8]
 8000abc:	69bb      	ldr	r3, [r7, #24]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	6839      	ldr	r1, [r7, #0]
 8000ac2:	440b      	add	r3, r1
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	021b      	lsls	r3, r3, #8
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000acc:	68ba      	ldr	r2, [r7, #8]
 8000ace:	69bb      	ldr	r3, [r7, #24]
 8000ad0:	3302      	adds	r3, #2
 8000ad2:	6839      	ldr	r1, [r7, #0]
 8000ad4:	440b      	add	r3, r1
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	041b      	lsls	r3, r3, #16
 8000ada:	4313      	orrs	r3, r2
 8000adc:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000ade:	68ba      	ldr	r2, [r7, #8]
 8000ae0:	69bb      	ldr	r3, [r7, #24]
 8000ae2:	3303      	adds	r3, #3
 8000ae4:	6839      	ldr	r1, [r7, #0]
 8000ae6:	440b      	add	r3, r1
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	061b      	lsls	r3, r3, #24
 8000aec:	4313      	orrs	r3, r2
 8000aee:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8000af0:	68ba      	ldr	r2, [r7, #8]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	3304      	adds	r3, #4
 8000afa:	61bb      	str	r3, [r7, #24]
     return offset;
 8000afc:	69bb      	ldr	r3, [r7, #24]
    }
 8000afe:	4618      	mov	r0, r3
 8000b00:	3728      	adds	r7, #40	; 0x28
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
	...

08000b08 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
 8000b10:	4b03      	ldr	r3, [pc, #12]	; (8000b20 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 8000b12:	4618      	mov	r0, r3
 8000b14:	370c      	adds	r7, #12
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	0800968c 	.word	0x0800968c

08000b24 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	4b03      	ldr	r3, [pc, #12]	; (8000b3c <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 8000b2e:	4618      	mov	r0, r3
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	080096a8 	.word	0x080096a8

08000b40 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff fd34 	bl	80005b8 <_ZN3ros3MsgC1Ev>
 8000b50:	4a06      	ldr	r2, [pc, #24]	; (8000b6c <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	601a      	str	r2, [r3, #0]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	2200      	movs	r2, #0
 8000b5a:	711a      	strb	r2, [r3, #4]
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4a04      	ldr	r2, [pc, #16]	; (8000b70 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 8000b60:	609a      	str	r2, [r3, #8]
    {
    }
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4618      	mov	r0, r3
 8000b66:	3708      	adds	r7, #8
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	080099b4 	.word	0x080099b4
 8000b70:	08009688 	.word	0x08009688

08000b74 <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	683a      	ldr	r2, [r7, #0]
 8000b86:	4413      	add	r3, r2
 8000b88:	687a      	ldr	r2, [r7, #4]
 8000b8a:	7912      	ldrb	r2, [r2, #4]
 8000b8c:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	3301      	adds	r3, #1
 8000b92:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	689b      	ldr	r3, [r3, #8]
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff fb47 	bl	800022c <strlen>
 8000b9e:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	683a      	ldr	r2, [r7, #0]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	68b9      	ldr	r1, [r7, #8]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f001 fc7e 	bl	80024aa <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	3304      	adds	r3, #4
 8000bb2:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	683a      	ldr	r2, [r7, #0]
 8000bb8:	18d0      	adds	r0, r2, r3
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	68ba      	ldr	r2, [r7, #8]
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	f008 fbf3 	bl	80093ac <memcpy>
      offset += length_msg;
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	68bb      	ldr	r3, [r7, #8]
 8000bca:	4413      	add	r3, r2
 8000bcc:	60fb      	str	r3, [r7, #12]
      return offset;
 8000bce:	68fb      	ldr	r3, [r7, #12]
    }
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	3710      	adds	r7, #16
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}

08000bd8 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b086      	sub	sp, #24
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8000be6:	693b      	ldr	r3, [r7, #16]
 8000be8:	683a      	ldr	r2, [r7, #0]
 8000bea:	4413      	add	r3, r2
 8000bec:	781a      	ldrb	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	683a      	ldr	r2, [r7, #0]
 8000bfc:	441a      	add	r2, r3
 8000bfe:	f107 030c 	add.w	r3, r7, #12
 8000c02:	4611      	mov	r1, r2
 8000c04:	4618      	mov	r0, r3
 8000c06:	f001 fc6e 	bl	80024e6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	3304      	adds	r3, #4
 8000c0e:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8000c10:	693b      	ldr	r3, [r7, #16]
 8000c12:	617b      	str	r3, [r7, #20]
 8000c14:	693a      	ldr	r2, [r7, #16]
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	4413      	add	r3, r2
 8000c1a:	697a      	ldr	r2, [r7, #20]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d20c      	bcs.n	8000c3a <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8000c20:	683a      	ldr	r2, [r7, #0]
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	441a      	add	r2, r3
 8000c26:	697b      	ldr	r3, [r7, #20]
 8000c28:	3b01      	subs	r3, #1
 8000c2a:	6839      	ldr	r1, [r7, #0]
 8000c2c:	440b      	add	r3, r1
 8000c2e:	7812      	ldrb	r2, [r2, #0]
 8000c30:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	3301      	adds	r3, #1
 8000c36:	617b      	str	r3, [r7, #20]
 8000c38:	e7ec      	b.n	8000c14 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	4413      	add	r3, r2
 8000c40:	3b01      	subs	r3, #1
 8000c42:	683a      	ldr	r2, [r7, #0]
 8000c44:	4413      	add	r3, r2
 8000c46:	2200      	movs	r2, #0
 8000c48:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	3b01      	subs	r3, #1
 8000c4e:	683a      	ldr	r2, [r7, #0]
 8000c50:	441a      	add	r2, r3
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	4413      	add	r3, r2
 8000c5c:	613b      	str	r3, [r7, #16]
     return offset;
 8000c5e:	693b      	ldr	r3, [r7, #16]
    }
 8000c60:	4618      	mov	r0, r3
 8000c62:	3718      	adds	r7, #24
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	4b03      	ldr	r3, [pc, #12]	; (8000c80 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8000c72:	4618      	mov	r0, r3
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	080096cc 	.word	0x080096cc

08000c84 <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	4b03      	ldr	r3, [pc, #12]	; (8000c9c <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8000c8e:	4618      	mov	r0, r3
 8000c90:	370c      	adds	r7, #12
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	080096e0 	.word	0x080096e0

08000ca0 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff fc84 	bl	80005b8 <_ZN3ros3MsgC1Ev>
 8000cb0:	4a0c      	ldr	r2, [pc, #48]	; (8000ce4 <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2200      	movs	r2, #0
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	60da      	str	r2, [r3, #12]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	2200      	movs	r2, #0
 8000ccc:	619a      	str	r2, [r3, #24]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	61da      	str	r2, [r3, #28]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3708      	adds	r7, #8
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	0800999c 	.word	0x0800999c

08000ce8 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08a      	sub	sp, #40	; 0x28
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
 8000cf0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6859      	ldr	r1, [r3, #4]
 8000cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfc:	683a      	ldr	r2, [r7, #0]
 8000cfe:	4413      	add	r3, r2
 8000d00:	b2ca      	uxtb	r2, r1
 8000d02:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	0a19      	lsrs	r1, r3, #8
 8000d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d0c:	3301      	adds	r3, #1
 8000d0e:	683a      	ldr	r2, [r7, #0]
 8000d10:	4413      	add	r3, r2
 8000d12:	b2ca      	uxtb	r2, r1
 8000d14:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	0c19      	lsrs	r1, r3, #16
 8000d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d1e:	3302      	adds	r3, #2
 8000d20:	683a      	ldr	r2, [r7, #0]
 8000d22:	4413      	add	r3, r2
 8000d24:	b2ca      	uxtb	r2, r1
 8000d26:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	0e19      	lsrs	r1, r3, #24
 8000d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d30:	3303      	adds	r3, #3
 8000d32:	683a      	ldr	r2, [r7, #0]
 8000d34:	4413      	add	r3, r2
 8000d36:	b2ca      	uxtb	r2, r1
 8000d38:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8000d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d3c:	3304      	adds	r3, #4
 8000d3e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8000d40:	2300      	movs	r3, #0
 8000d42:	623b      	str	r3, [r7, #32]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	6a3a      	ldr	r2, [r7, #32]
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d22b      	bcs.n	8000da6 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	68da      	ldr	r2, [r3, #12]
 8000d52:	6a3b      	ldr	r3, [r7, #32]
 8000d54:	009b      	lsls	r3, r3, #2
 8000d56:	4413      	add	r3, r2
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8000d5c:	6939      	ldr	r1, [r7, #16]
 8000d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d60:	683a      	ldr	r2, [r7, #0]
 8000d62:	4413      	add	r3, r2
 8000d64:	b2ca      	uxtb	r2, r1
 8000d66:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	0a19      	lsrs	r1, r3, #8
 8000d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6e:	3301      	adds	r3, #1
 8000d70:	683a      	ldr	r2, [r7, #0]
 8000d72:	4413      	add	r3, r2
 8000d74:	b2ca      	uxtb	r2, r1
 8000d76:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	0c19      	lsrs	r1, r3, #16
 8000d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d7e:	3302      	adds	r3, #2
 8000d80:	683a      	ldr	r2, [r7, #0]
 8000d82:	4413      	add	r3, r2
 8000d84:	b2ca      	uxtb	r2, r1
 8000d86:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	0e19      	lsrs	r1, r3, #24
 8000d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d8e:	3303      	adds	r3, #3
 8000d90:	683a      	ldr	r2, [r7, #0]
 8000d92:	4413      	add	r3, r2
 8000d94:	b2ca      	uxtb	r2, r1
 8000d96:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8000d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9a:	3304      	adds	r3, #4
 8000d9c:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8000d9e:	6a3b      	ldr	r3, [r7, #32]
 8000da0:	3301      	adds	r3, #1
 8000da2:	623b      	str	r3, [r7, #32]
 8000da4:	e7ce      	b.n	8000d44 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	6919      	ldr	r1, [r3, #16]
 8000daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dac:	683a      	ldr	r2, [r7, #0]
 8000dae:	4413      	add	r3, r2
 8000db0:	b2ca      	uxtb	r2, r1
 8000db2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	691b      	ldr	r3, [r3, #16]
 8000db8:	0a19      	lsrs	r1, r3, #8
 8000dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	683a      	ldr	r2, [r7, #0]
 8000dc0:	4413      	add	r3, r2
 8000dc2:	b2ca      	uxtb	r2, r1
 8000dc4:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	691b      	ldr	r3, [r3, #16]
 8000dca:	0c19      	lsrs	r1, r3, #16
 8000dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dce:	3302      	adds	r3, #2
 8000dd0:	683a      	ldr	r2, [r7, #0]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	b2ca      	uxtb	r2, r1
 8000dd6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	691b      	ldr	r3, [r3, #16]
 8000ddc:	0e19      	lsrs	r1, r3, #24
 8000dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000de0:	3303      	adds	r3, #3
 8000de2:	683a      	ldr	r2, [r7, #0]
 8000de4:	4413      	add	r3, r2
 8000de6:	b2ca      	uxtb	r2, r1
 8000de8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8000dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dec:	3304      	adds	r3, #4
 8000dee:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8000df0:	2300      	movs	r3, #0
 8000df2:	61fb      	str	r3, [r7, #28]
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	691b      	ldr	r3, [r3, #16]
 8000df8:	69fa      	ldr	r2, [r7, #28]
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	d22b      	bcs.n	8000e56 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	699a      	ldr	r2, [r3, #24]
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	009b      	lsls	r3, r3, #2
 8000e06:	4413      	add	r3, r2
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8000e0c:	68f9      	ldr	r1, [r7, #12]
 8000e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e10:	683a      	ldr	r2, [r7, #0]
 8000e12:	4413      	add	r3, r2
 8000e14:	b2ca      	uxtb	r2, r1
 8000e16:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	0a19      	lsrs	r1, r3, #8
 8000e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1e:	3301      	adds	r3, #1
 8000e20:	683a      	ldr	r2, [r7, #0]
 8000e22:	4413      	add	r3, r2
 8000e24:	b2ca      	uxtb	r2, r1
 8000e26:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	0c19      	lsrs	r1, r3, #16
 8000e2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2e:	3302      	adds	r3, #2
 8000e30:	683a      	ldr	r2, [r7, #0]
 8000e32:	4413      	add	r3, r2
 8000e34:	b2ca      	uxtb	r2, r1
 8000e36:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	0e19      	lsrs	r1, r3, #24
 8000e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3e:	3303      	adds	r3, #3
 8000e40:	683a      	ldr	r2, [r7, #0]
 8000e42:	4413      	add	r3, r2
 8000e44:	b2ca      	uxtb	r2, r1
 8000e46:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8000e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4a:	3304      	adds	r3, #4
 8000e4c:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	3301      	adds	r3, #1
 8000e52:	61fb      	str	r3, [r7, #28]
 8000e54:	e7ce      	b.n	8000df4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	69d9      	ldr	r1, [r3, #28]
 8000e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e5c:	683a      	ldr	r2, [r7, #0]
 8000e5e:	4413      	add	r3, r2
 8000e60:	b2ca      	uxtb	r2, r1
 8000e62:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	69db      	ldr	r3, [r3, #28]
 8000e68:	0a19      	lsrs	r1, r3, #8
 8000e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	683a      	ldr	r2, [r7, #0]
 8000e70:	4413      	add	r3, r2
 8000e72:	b2ca      	uxtb	r2, r1
 8000e74:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	69db      	ldr	r3, [r3, #28]
 8000e7a:	0c19      	lsrs	r1, r3, #16
 8000e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7e:	3302      	adds	r3, #2
 8000e80:	683a      	ldr	r2, [r7, #0]
 8000e82:	4413      	add	r3, r2
 8000e84:	b2ca      	uxtb	r2, r1
 8000e86:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	69db      	ldr	r3, [r3, #28]
 8000e8c:	0e19      	lsrs	r1, r3, #24
 8000e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e90:	3303      	adds	r3, #3
 8000e92:	683a      	ldr	r2, [r7, #0]
 8000e94:	4413      	add	r3, r2
 8000e96:	b2ca      	uxtb	r2, r1
 8000e98:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8000e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e9c:	3304      	adds	r3, #4
 8000e9e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61bb      	str	r3, [r7, #24]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	69db      	ldr	r3, [r3, #28]
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d228      	bcs.n	8000f00 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000eb2:	69bb      	ldr	r3, [r7, #24]
 8000eb4:	009b      	lsls	r3, r3, #2
 8000eb6:	4413      	add	r3, r2
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff f9b6 	bl	800022c <strlen>
 8000ec0:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8000ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ec4:	683a      	ldr	r2, [r7, #0]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	6979      	ldr	r1, [r7, #20]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f001 faed 	bl	80024aa <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8000ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed2:	3304      	adds	r3, #4
 8000ed4:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8000ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed8:	683a      	ldr	r2, [r7, #0]
 8000eda:	18d0      	adds	r0, r2, r3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	009b      	lsls	r3, r3, #2
 8000ee4:	4413      	add	r3, r2
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	697a      	ldr	r2, [r7, #20]
 8000eea:	4619      	mov	r1, r3
 8000eec:	f008 fa5e 	bl	80093ac <memcpy>
      offset += length_stringsi;
 8000ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8000ef8:	69bb      	ldr	r3, [r7, #24]
 8000efa:	3301      	adds	r3, #1
 8000efc:	61bb      	str	r3, [r7, #24]
 8000efe:	e7d1      	b.n	8000ea4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8000f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8000f02:	4618      	mov	r0, r3
 8000f04:	3728      	adds	r7, #40	; 0x28
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b08e      	sub	sp, #56	; 0x38
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	6078      	str	r0, [r7, #4]
 8000f12:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8000f14:	2300      	movs	r3, #0
 8000f16:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8000f18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f1a:	683a      	ldr	r2, [r7, #0]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8000f22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f24:	3301      	adds	r3, #1
 8000f26:	683a      	ldr	r2, [r7, #0]
 8000f28:	4413      	add	r3, r2
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	021b      	lsls	r3, r3, #8
 8000f2e:	6a3a      	ldr	r2, [r7, #32]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8000f34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f36:	3302      	adds	r3, #2
 8000f38:	683a      	ldr	r2, [r7, #0]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	041b      	lsls	r3, r3, #16
 8000f40:	6a3a      	ldr	r2, [r7, #32]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8000f46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f48:	3303      	adds	r3, #3
 8000f4a:	683a      	ldr	r2, [r7, #0]
 8000f4c:	4413      	add	r3, r2
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	061b      	lsls	r3, r3, #24
 8000f52:	6a3a      	ldr	r2, [r7, #32]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8000f58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f5a:	3304      	adds	r3, #4
 8000f5c:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	6a3a      	ldr	r2, [r7, #32]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d90a      	bls.n	8000f7e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	68da      	ldr	r2, [r3, #12]
 8000f6c:	6a3b      	ldr	r3, [r7, #32]
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	4619      	mov	r1, r3
 8000f72:	4610      	mov	r0, r2
 8000f74:	f008 fa2e 	bl	80093d4 <realloc>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6a3a      	ldr	r2, [r7, #32]
 8000f82:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8000f84:	2300      	movs	r3, #0
 8000f86:	633b      	str	r3, [r7, #48]	; 0x30
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000f8e:	429a      	cmp	r2, r3
 8000f90:	d236      	bcs.n	8001000 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f9a:	6839      	ldr	r1, [r7, #0]
 8000f9c:	440a      	add	r2, r1
 8000f9e:	7812      	ldrb	r2, [r2, #0]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8000fa4:	697a      	ldr	r2, [r7, #20]
 8000fa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fa8:	3301      	adds	r3, #1
 8000faa:	6839      	ldr	r1, [r7, #0]
 8000fac:	440b      	add	r3, r1
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	021b      	lsls	r3, r3, #8
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8000fb6:	697a      	ldr	r2, [r7, #20]
 8000fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fba:	3302      	adds	r3, #2
 8000fbc:	6839      	ldr	r1, [r7, #0]
 8000fbe:	440b      	add	r3, r1
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	041b      	lsls	r3, r3, #16
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8000fc8:	697a      	ldr	r2, [r7, #20]
 8000fca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fcc:	3303      	adds	r3, #3
 8000fce:	6839      	ldr	r1, [r7, #0]
 8000fd0:	440b      	add	r3, r1
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	061b      	lsls	r3, r3, #24
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8000fda:	697a      	ldr	r2, [r7, #20]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8000fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	68da      	ldr	r2, [r3, #12]
 8000fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	4413      	add	r3, r2
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	3208      	adds	r2, #8
 8000ff4:	6812      	ldr	r2, [r2, #0]
 8000ff6:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8000ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	633b      	str	r3, [r7, #48]	; 0x30
 8000ffe:	e7c3      	b.n	8000f88 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001002:	683a      	ldr	r2, [r7, #0]
 8001004:	4413      	add	r3, r2
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 800100a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800100c:	3301      	adds	r3, #1
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	4413      	add	r3, r2
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	021b      	lsls	r3, r3, #8
 8001016:	69fa      	ldr	r2, [r7, #28]
 8001018:	4313      	orrs	r3, r2
 800101a:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 800101c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800101e:	3302      	adds	r3, #2
 8001020:	683a      	ldr	r2, [r7, #0]
 8001022:	4413      	add	r3, r2
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	041b      	lsls	r3, r3, #16
 8001028:	69fa      	ldr	r2, [r7, #28]
 800102a:	4313      	orrs	r3, r2
 800102c:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 800102e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001030:	3303      	adds	r3, #3
 8001032:	683a      	ldr	r2, [r7, #0]
 8001034:	4413      	add	r3, r2
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	061b      	lsls	r3, r3, #24
 800103a:	69fa      	ldr	r2, [r7, #28]
 800103c:	4313      	orrs	r3, r2
 800103e:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8001040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001042:	3304      	adds	r3, #4
 8001044:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	691b      	ldr	r3, [r3, #16]
 800104a:	69fa      	ldr	r2, [r7, #28]
 800104c:	429a      	cmp	r2, r3
 800104e:	d90a      	bls.n	8001066 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	699a      	ldr	r2, [r3, #24]
 8001054:	69fb      	ldr	r3, [r7, #28]
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	4619      	mov	r1, r3
 800105a:	4610      	mov	r0, r2
 800105c:	f008 f9ba 	bl	80093d4 <realloc>
 8001060:	4602      	mov	r2, r0
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69fa      	ldr	r2, [r7, #28]
 800106a:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 800106c:	2300      	movs	r3, #0
 800106e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	691b      	ldr	r3, [r3, #16]
 8001074:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001076:	429a      	cmp	r2, r3
 8001078:	d236      	bcs.n	80010e8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001082:	6839      	ldr	r1, [r7, #0]
 8001084:	440a      	add	r2, r1
 8001086:	7812      	ldrb	r2, [r2, #0]
 8001088:	4313      	orrs	r3, r2
 800108a:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001090:	3301      	adds	r3, #1
 8001092:	6839      	ldr	r1, [r7, #0]
 8001094:	440b      	add	r3, r1
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	021b      	lsls	r3, r3, #8
 800109a:	4313      	orrs	r3, r2
 800109c:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010a2:	3302      	adds	r3, #2
 80010a4:	6839      	ldr	r1, [r7, #0]
 80010a6:	440b      	add	r3, r1
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	041b      	lsls	r3, r3, #16
 80010ac:	4313      	orrs	r3, r2
 80010ae:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010b4:	3303      	adds	r3, #3
 80010b6:	6839      	ldr	r1, [r7, #0]
 80010b8:	440b      	add	r3, r1
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	061b      	lsls	r3, r3, #24
 80010be:	4313      	orrs	r3, r2
 80010c0:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 80010c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010ca:	3304      	adds	r3, #4
 80010cc:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	699a      	ldr	r2, [r3, #24]
 80010d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	4413      	add	r3, r2
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	3214      	adds	r2, #20
 80010dc:	6812      	ldr	r2, [r2, #0]
 80010de:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 80010e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010e2:	3301      	adds	r3, #1
 80010e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80010e6:	e7c3      	b.n	8001070 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80010e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010ea:	683a      	ldr	r2, [r7, #0]
 80010ec:	4413      	add	r3, r2
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80010f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010f4:	3301      	adds	r3, #1
 80010f6:	683a      	ldr	r2, [r7, #0]
 80010f8:	4413      	add	r3, r2
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	021b      	lsls	r3, r3, #8
 80010fe:	69ba      	ldr	r2, [r7, #24]
 8001100:	4313      	orrs	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001106:	3302      	adds	r3, #2
 8001108:	683a      	ldr	r2, [r7, #0]
 800110a:	4413      	add	r3, r2
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	041b      	lsls	r3, r3, #16
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	4313      	orrs	r3, r2
 8001114:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001116:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001118:	3303      	adds	r3, #3
 800111a:	683a      	ldr	r2, [r7, #0]
 800111c:	4413      	add	r3, r2
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	061b      	lsls	r3, r3, #24
 8001122:	69ba      	ldr	r2, [r7, #24]
 8001124:	4313      	orrs	r3, r2
 8001126:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8001128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800112a:	3304      	adds	r3, #4
 800112c:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	69db      	ldr	r3, [r3, #28]
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	429a      	cmp	r2, r3
 8001136:	d90a      	bls.n	800114e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	4619      	mov	r1, r3
 8001142:	4610      	mov	r0, r2
 8001144:	f008 f946 	bl	80093d4 <realloc>
 8001148:	4602      	mov	r2, r0
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8001154:	2300      	movs	r3, #0
 8001156:	62bb      	str	r3, [r7, #40]	; 0x28
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	69db      	ldr	r3, [r3, #28]
 800115c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800115e:	429a      	cmp	r2, r3
 8001160:	d23f      	bcs.n	80011e2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8001162:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001164:	683a      	ldr	r2, [r7, #0]
 8001166:	441a      	add	r2, r3
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	4611      	mov	r1, r2
 800116e:	4618      	mov	r0, r3
 8001170:	f001 f9b9 	bl	80024e6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001176:	3304      	adds	r3, #4
 8001178:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800117a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800117c:	627b      	str	r3, [r7, #36]	; 0x24
 800117e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	4413      	add	r3, r2
 8001184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001186:	429a      	cmp	r2, r3
 8001188:	d20c      	bcs.n	80011a4 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 800118a:	683a      	ldr	r2, [r7, #0]
 800118c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800118e:	441a      	add	r2, r3
 8001190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001192:	3b01      	subs	r3, #1
 8001194:	6839      	ldr	r1, [r7, #0]
 8001196:	440b      	add	r3, r1
 8001198:	7812      	ldrb	r2, [r2, #0]
 800119a:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 800119c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119e:	3301      	adds	r3, #1
 80011a0:	627b      	str	r3, [r7, #36]	; 0x24
 80011a2:	e7ec      	b.n	800117e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 80011a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	4413      	add	r3, r2
 80011aa:	3b01      	subs	r3, #1
 80011ac:	683a      	ldr	r2, [r7, #0]
 80011ae:	4413      	add	r3, r2
 80011b0:	2200      	movs	r2, #0
 80011b2:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 80011b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011b6:	3b01      	subs	r3, #1
 80011b8:	683a      	ldr	r2, [r7, #0]
 80011ba:	441a      	add	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 80011c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	4413      	add	r3, r2
 80011c6:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ce:	009b      	lsls	r3, r3, #2
 80011d0:	4413      	add	r3, r2
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	3220      	adds	r2, #32
 80011d6:	6812      	ldr	r2, [r2, #0]
 80011d8:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 80011da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011dc:	3301      	adds	r3, #1
 80011de:	62bb      	str	r3, [r7, #40]	; 0x28
 80011e0:	e7ba      	b.n	8001158 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 80011e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 80011e4:	4618      	mov	r0, r3
 80011e6:	3738      	adds	r7, #56	; 0x38
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}

080011ec <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	4b03      	ldr	r3, [pc, #12]	; (8001204 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 80011f6:	4618      	mov	r0, r3
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	080098c0 	.word	0x080098c0

08001208 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	4b03      	ldr	r3, [pc, #12]	; (8001220 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 8001212:	4618      	mov	r0, r3
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	08009704 	.word	0x08009704

08001224 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8001224:	b480      	push	{r7}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
 8001230:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	68ba      	ldr	r2, [r7, #8]
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	683a      	ldr	r2, [r7, #0]
 8001242:	611a      	str	r2, [r3, #16]
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	4618      	mov	r0, r3
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8001252:	b580      	push	{r7, lr}
 8001254:	b082      	sub	sp, #8
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	68d8      	ldr	r0, [r3, #12]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	6891      	ldr	r1, [r2, #8]
 800126c:	683a      	ldr	r2, [r7, #0]
 800126e:	4798      	blx	r3
 8001270:	4603      	mov	r3, r0
  };
 8001272:	4618      	mov	r0, r3
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 800127a:	b480      	push	{r7}
 800127c:	b083      	sub	sp, #12
 800127e:	af00      	add	r7, sp, #0
 8001280:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	691b      	ldr	r3, [r3, #16]
  }
 8001286:	4618      	mov	r0, r3
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr

08001292 <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 512;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 8001292:	b480      	push	{r7}
 8001294:	b083      	sub	sp, #12
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	425b      	negs	r3, r3
 80012a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012aa:	4618      	mov	r0, r3
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
	...

080012b8 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
      huart(&huart2), rind(0), twind(0), tfind(0){
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a0a      	ldr	r2, [pc, #40]	; (80012ec <_ZN13STM32HardwareC1Ev+0x34>)
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2200      	movs	r2, #0
 80012ca:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2200      	movs	r2, #0
 80012d2:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    }
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4618      	mov	r0, r3
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	20000164 	.word	0x20000164

080012f0 <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f000 f804 	bl	8001306 <_ZN13STM32Hardware10reset_rbufEv>
    }
 80012fe:	bf00      	nop
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 8001306:	b580      	push	{r7, lr}
 8001308:	b082      	sub	sp, #8
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	6818      	ldr	r0, [r3, #0]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	3304      	adds	r3, #4
 8001316:	f44f 7200 	mov.w	r2, #512	; 0x200
 800131a:	4619      	mov	r1, r3
 800131c:	f006 ff60 	bl	80081e0 <HAL_UART_Receive_DMA>
    }
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <_ZN13STM32Hardware4readEv>:

    int read(){
 8001328:	b590      	push	{r4, r7, lr}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
      int c = -1;
 8001330:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001334:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ffa8 	bl	8001292 <_ZN13STM32Hardware10getRdmaIndEv>
 8001342:	4603      	mov	r3, r0
 8001344:	429c      	cmp	r4, r3
 8001346:	bf14      	ite	ne
 8001348:	2301      	movne	r3, #1
 800134a:	2300      	moveq	r3, #0
 800134c:	b2db      	uxtb	r3, r3
 800134e:	2b00      	cmp	r3, #0
 8001350:	d012      	beq.n	8001378 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8001358:	1c59      	adds	r1, r3, #1
 800135a:	687a      	ldr	r2, [r7, #4]
 800135c:	f8c2 1204 	str.w	r1, [r2, #516]	; 0x204
 8001360:	687a      	ldr	r2, [r7, #4]
 8001362:	4413      	add	r3, r2
 8001364:	791b      	ldrb	r3, [r3, #4]
 8001366:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800136e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      }
      return c;
 8001378:	68fb      	ldr	r3, [r7, #12]
    }
 800137a:	4618      	mov	r0, r3
 800137c:	3714      	adds	r7, #20
 800137e:	46bd      	mov	sp, r7
 8001380:	bd90      	pop	{r4, r7, pc}
	...

08001384 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001394:	2b20      	cmp	r3, #32
 8001396:	d108      	bne.n	80013aa <_ZN13STM32Hardware5flushEv+0x26>
 8001398:	4b27      	ldr	r3, [pc, #156]	; (8001438 <_ZN13STM32Hardware5flushEv+0xb4>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	f083 0301 	eor.w	r3, r3, #1
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <_ZN13STM32Hardware5flushEv+0x26>
 80013a6:	2301      	movs	r3, #1
 80013a8:	e000      	b.n	80013ac <_ZN13STM32Hardware5flushEv+0x28>
 80013aa:	2300      	movs	r3, #0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d03f      	beq.n	8001430 <_ZN13STM32Hardware5flushEv+0xac>
        mutex = true;
 80013b0:	4b21      	ldr	r3, [pc, #132]	; (8001438 <_ZN13STM32Hardware5flushEv+0xb4>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d031      	beq.n	800142a <_ZN13STM32Hardware5flushEv+0xa6>
          uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80013d2:	429a      	cmp	r2, r3
 80013d4:	d20a      	bcs.n	80013ec <_ZN13STM32Hardware5flushEv+0x68>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 80013dc:	b29a      	uxth	r2, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	1ad3      	subs	r3, r2, r3
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	e006      	b.n	80013fa <_ZN13STM32Hardware5flushEv+0x76>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80013f8:	b29b      	uxth	r3, r3
 80013fa:	81fb      	strh	r3, [r7, #14]
          HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6818      	ldr	r0, [r3, #0]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001406:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800140a:	687a      	ldr	r2, [r7, #4]
 800140c:	4413      	add	r3, r2
 800140e:	89fa      	ldrh	r2, [r7, #14]
 8001410:	4619      	mov	r1, r3
 8001412:	f006 fe65 	bl	80080e0 <HAL_UART_Transmit_DMA>
          tfind = (tfind + len) & (tbuflen - 1);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
 800141c:	89fb      	ldrh	r3, [r7, #14]
 800141e:	4413      	add	r3, r2
 8001420:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
        }
        mutex = false;
 800142a:	4b03      	ldr	r3, [pc, #12]	; (8001438 <_ZN13STM32Hardware5flushEv+0xb4>)
 800142c:	2200      	movs	r2, #0
 800142e:	701a      	strb	r2, [r3, #0]
      }
    }
 8001430:	bf00      	nop
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	200000a8 	.word	0x200000a8

0800143c <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 800143c:	b580      	push	{r7, lr}
 800143e:	b086      	sub	sp, #24
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
      int n = length;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	617b      	str	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001452:	bfa8      	it	ge
 8001454:	f44f 7300 	movge.w	r3, #512	; 0x200
 8001458:	617b      	str	r3, [r7, #20]

      int n_tail = n <= tbuflen - twind ? n : tbuflen - twind;
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001460:	f5c3 7200 	rsb	r2, r3, #512	; 0x200
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	4293      	cmp	r3, r2
 8001468:	bf28      	it	cs
 800146a:	4613      	movcs	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
      memcpy(&(tbuf[twind]), data, n_tail);
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8001474:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001478:	68fa      	ldr	r2, [r7, #12]
 800147a:	4413      	add	r3, r2
 800147c:	693a      	ldr	r2, [r7, #16]
 800147e:	68b9      	ldr	r1, [r7, #8]
 8001480:	4618      	mov	r0, r3
 8001482:	f007 ff93 	bl	80093ac <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	4413      	add	r3, r2
 8001490:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

      if(n != n_tail){
 800149a:	697a      	ldr	r2, [r7, #20]
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d00b      	beq.n	80014ba <_ZN13STM32Hardware5writeEPhi+0x7e>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	f503 7002 	add.w	r0, r3, #520	; 0x208
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	68ba      	ldr	r2, [r7, #8]
 80014ac:	18d1      	adds	r1, r2, r3
 80014ae:	697a      	ldr	r2, [r7, #20]
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	461a      	mov	r2, r3
 80014b6:	f007 ff79 	bl	80093ac <memcpy>
      }

      flush();
 80014ba:	68f8      	ldr	r0, [r7, #12]
 80014bc:	f7ff ff62 	bl	8001384 <_ZN13STM32Hardware5flushEv>
    }
 80014c0:	bf00      	nop
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	f002 f906 	bl	80036e0 <HAL_GetTick>
 80014d4:	4603      	mov	r3, r0
 80014d6:	4618      	mov	r0, r3
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
	...

080014e0 <_ZN8std_msgs6HeaderC1Ev>:
      typedef ros::Time _stamp_type;
      _stamp_type stamp;
      typedef const char* _frame_id_type;
      _frame_id_type frame_id;

    Header():
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
      seq(0),
      stamp(),
      frame_id("")
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff f864 	bl	80005b8 <_ZN3ros3MsgC1Ev>
 80014f0:	4a09      	ldr	r2, [pc, #36]	; (8001518 <_ZN8std_msgs6HeaderC1Ev+0x38>)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2200      	movs	r2, #0
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	3308      	adds	r3, #8
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff f847 	bl	8000594 <_ZN3ros4TimeC1Ev>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4a04      	ldr	r2, [pc, #16]	; (800151c <_ZN8std_msgs6HeaderC1Ev+0x3c>)
 800150a:	611a      	str	r2, [r3, #16]
    {
    }
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4618      	mov	r0, r3
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	08009958 	.word	0x08009958
 800151c:	08009688 	.word	0x08009688

08001520 <_ZNK8std_msgs6Header9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6859      	ldr	r1, [r3, #4]
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	683a      	ldr	r2, [r7, #0]
 8001536:	4413      	add	r3, r2
 8001538:	b2ca      	uxtb	r2, r1
 800153a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	0a19      	lsrs	r1, r3, #8
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	3301      	adds	r3, #1
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	4413      	add	r3, r2
 800154a:	b2ca      	uxtb	r2, r1
 800154c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->seq >> (8 * 2)) & 0xFF;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	0c19      	lsrs	r1, r3, #16
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	3302      	adds	r3, #2
 8001558:	683a      	ldr	r2, [r7, #0]
 800155a:	4413      	add	r3, r2
 800155c:	b2ca      	uxtb	r2, r1
 800155e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->seq >> (8 * 3)) & 0xFF;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	0e19      	lsrs	r1, r3, #24
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	3303      	adds	r3, #3
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	4413      	add	r3, r2
 800156e:	b2ca      	uxtb	r2, r1
 8001570:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->seq);
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	3304      	adds	r3, #4
 8001576:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stamp.sec >> (8 * 0)) & 0xFF;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6899      	ldr	r1, [r3, #8]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	683a      	ldr	r2, [r7, #0]
 8001580:	4413      	add	r3, r2
 8001582:	b2ca      	uxtb	r2, r1
 8001584:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stamp.sec >> (8 * 1)) & 0xFF;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	0a19      	lsrs	r1, r3, #8
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	3301      	adds	r3, #1
 8001590:	683a      	ldr	r2, [r7, #0]
 8001592:	4413      	add	r3, r2
 8001594:	b2ca      	uxtb	r2, r1
 8001596:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stamp.sec >> (8 * 2)) & 0xFF;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	0c19      	lsrs	r1, r3, #16
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	3302      	adds	r3, #2
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	4413      	add	r3, r2
 80015a6:	b2ca      	uxtb	r2, r1
 80015a8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stamp.sec >> (8 * 3)) & 0xFF;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	0e19      	lsrs	r1, r3, #24
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	3303      	adds	r3, #3
 80015b4:	683a      	ldr	r2, [r7, #0]
 80015b6:	4413      	add	r3, r2
 80015b8:	b2ca      	uxtb	r2, r1
 80015ba:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stamp.sec);
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	3304      	adds	r3, #4
 80015c0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stamp.nsec >> (8 * 0)) & 0xFF;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	68d9      	ldr	r1, [r3, #12]
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	683a      	ldr	r2, [r7, #0]
 80015ca:	4413      	add	r3, r2
 80015cc:	b2ca      	uxtb	r2, r1
 80015ce:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stamp.nsec >> (8 * 1)) & 0xFF;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	0a19      	lsrs	r1, r3, #8
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	3301      	adds	r3, #1
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	4413      	add	r3, r2
 80015de:	b2ca      	uxtb	r2, r1
 80015e0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stamp.nsec >> (8 * 2)) & 0xFF;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	68db      	ldr	r3, [r3, #12]
 80015e6:	0c19      	lsrs	r1, r3, #16
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	3302      	adds	r3, #2
 80015ec:	683a      	ldr	r2, [r7, #0]
 80015ee:	4413      	add	r3, r2
 80015f0:	b2ca      	uxtb	r2, r1
 80015f2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stamp.nsec >> (8 * 3)) & 0xFF;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	0e19      	lsrs	r1, r3, #24
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	3303      	adds	r3, #3
 80015fe:	683a      	ldr	r2, [r7, #0]
 8001600:	4413      	add	r3, r2
 8001602:	b2ca      	uxtb	r2, r1
 8001604:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stamp.nsec);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	3304      	adds	r3, #4
 800160a:	60fb      	str	r3, [r7, #12]
      uint32_t length_frame_id = strlen(this->frame_id);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	691b      	ldr	r3, [r3, #16]
 8001610:	4618      	mov	r0, r3
 8001612:	f7fe fe0b 	bl	800022c <strlen>
 8001616:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_frame_id);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	683a      	ldr	r2, [r7, #0]
 800161c:	4413      	add	r3, r2
 800161e:	68b9      	ldr	r1, [r7, #8]
 8001620:	4618      	mov	r0, r3
 8001622:	f000 ff42 	bl	80024aa <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	3304      	adds	r3, #4
 800162a:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->frame_id, length_frame_id);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	683a      	ldr	r2, [r7, #0]
 8001630:	18d0      	adds	r0, r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	691b      	ldr	r3, [r3, #16]
 8001636:	68ba      	ldr	r2, [r7, #8]
 8001638:	4619      	mov	r1, r3
 800163a:	f007 feb7 	bl	80093ac <memcpy>
      offset += length_frame_id;
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	4413      	add	r3, r2
 8001644:	60fb      	str	r3, [r7, #12]
      return offset;
 8001646:	68fb      	ldr	r3, [r7, #12]
    }
 8001648:	4618      	mov	r0, r3
 800164a:	3710      	adds	r7, #16
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <_ZN8std_msgs6Header11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	613b      	str	r3, [r7, #16]
      this->seq =  ((uint32_t) (*(inbuffer + offset)));
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	683a      	ldr	r2, [r7, #0]
 8001662:	4413      	add	r3, r2
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	461a      	mov	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685a      	ldr	r2, [r3, #4]
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	3301      	adds	r3, #1
 8001674:	6839      	ldr	r1, [r7, #0]
 8001676:	440b      	add	r3, r1
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	021b      	lsls	r3, r3, #8
 800167c:	431a      	orrs	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685a      	ldr	r2, [r3, #4]
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	3302      	adds	r3, #2
 800168a:	6839      	ldr	r1, [r7, #0]
 800168c:	440b      	add	r3, r1
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	041b      	lsls	r3, r3, #16
 8001692:	431a      	orrs	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	685a      	ldr	r2, [r3, #4]
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	3303      	adds	r3, #3
 80016a0:	6839      	ldr	r1, [r7, #0]
 80016a2:	440b      	add	r3, r1
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	061b      	lsls	r3, r3, #24
 80016a8:	431a      	orrs	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->seq);
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	3304      	adds	r3, #4
 80016b2:	613b      	str	r3, [r7, #16]
      this->stamp.sec =  ((uint32_t) (*(inbuffer + offset)));
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	4413      	add	r3, r2
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	461a      	mov	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	689a      	ldr	r2, [r3, #8]
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	3301      	adds	r3, #1
 80016ca:	6839      	ldr	r1, [r7, #0]
 80016cc:	440b      	add	r3, r1
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	021b      	lsls	r3, r3, #8
 80016d2:	431a      	orrs	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	3302      	adds	r3, #2
 80016e0:	6839      	ldr	r1, [r7, #0]
 80016e2:	440b      	add	r3, r1
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	041b      	lsls	r3, r3, #16
 80016e8:	431a      	orrs	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	689a      	ldr	r2, [r3, #8]
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	3303      	adds	r3, #3
 80016f6:	6839      	ldr	r1, [r7, #0]
 80016f8:	440b      	add	r3, r1
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	061b      	lsls	r3, r3, #24
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->stamp.sec);
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	3304      	adds	r3, #4
 8001708:	613b      	str	r3, [r7, #16]
      this->stamp.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	683a      	ldr	r2, [r7, #0]
 800170e:	4413      	add	r3, r2
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	461a      	mov	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	68da      	ldr	r2, [r3, #12]
 800171c:	693b      	ldr	r3, [r7, #16]
 800171e:	3301      	adds	r3, #1
 8001720:	6839      	ldr	r1, [r7, #0]
 8001722:	440b      	add	r3, r1
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	021b      	lsls	r3, r3, #8
 8001728:	431a      	orrs	r2, r3
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	68da      	ldr	r2, [r3, #12]
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	3302      	adds	r3, #2
 8001736:	6839      	ldr	r1, [r7, #0]
 8001738:	440b      	add	r3, r1
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	041b      	lsls	r3, r3, #16
 800173e:	431a      	orrs	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	68da      	ldr	r2, [r3, #12]
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	3303      	adds	r3, #3
 800174c:	6839      	ldr	r1, [r7, #0]
 800174e:	440b      	add	r3, r1
 8001750:	781b      	ldrb	r3, [r3, #0]
 8001752:	061b      	lsls	r3, r3, #24
 8001754:	431a      	orrs	r2, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stamp.nsec);
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	3304      	adds	r3, #4
 800175e:	613b      	str	r3, [r7, #16]
      uint32_t length_frame_id;
      arrToVar(length_frame_id, (inbuffer + offset));
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	683a      	ldr	r2, [r7, #0]
 8001764:	441a      	add	r2, r3
 8001766:	f107 030c 	add.w	r3, r7, #12
 800176a:	4611      	mov	r1, r2
 800176c:	4618      	mov	r0, r3
 800176e:	f000 feba 	bl	80024e6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	3304      	adds	r3, #4
 8001776:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	617b      	str	r3, [r7, #20]
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	4413      	add	r3, r2
 8001782:	697a      	ldr	r2, [r7, #20]
 8001784:	429a      	cmp	r2, r3
 8001786:	d20c      	bcs.n	80017a2 <_ZN8std_msgs6Header11deserializeEPh+0x152>
          inbuffer[k-1]=inbuffer[k];
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	441a      	add	r2, r3
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	3b01      	subs	r3, #1
 8001792:	6839      	ldr	r1, [r7, #0]
 8001794:	440b      	add	r3, r1
 8001796:	7812      	ldrb	r2, [r2, #0]
 8001798:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	3301      	adds	r3, #1
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	e7ec      	b.n	800177c <_ZN8std_msgs6Header11deserializeEPh+0x12c>
      }
      inbuffer[offset+length_frame_id-1]=0;
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	4413      	add	r3, r2
 80017a8:	3b01      	subs	r3, #1
 80017aa:	683a      	ldr	r2, [r7, #0]
 80017ac:	4413      	add	r3, r2
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
      this->frame_id = (char *)(inbuffer + offset-1);
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	3b01      	subs	r3, #1
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	441a      	add	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	611a      	str	r2, [r3, #16]
      offset += length_frame_id;
 80017be:	693a      	ldr	r2, [r7, #16]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	4413      	add	r3, r2
 80017c4:	613b      	str	r3, [r7, #16]
     return offset;
 80017c6:	693b      	ldr	r3, [r7, #16]
    }
 80017c8:	4618      	mov	r0, r3
 80017ca:	3718      	adds	r7, #24
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <_ZN8std_msgs6Header7getTypeEv>:

    const char * getType(){ return "std_msgs/Header"; };
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	4b03      	ldr	r3, [pc, #12]	; (80017e8 <_ZN8std_msgs6Header7getTypeEv+0x18>)
 80017da:	4618      	mov	r0, r3
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	08009728 	.word	0x08009728

080017ec <_ZN8std_msgs6Header6getMD5Ev>:
    const char * getMD5(){ return "2176decaecbce78abc3b96ef049fabed"; };
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	4b03      	ldr	r3, [pc, #12]	; (8001804 <_ZN8std_msgs6Header6getMD5Ev+0x18>)
 80017f6:	4618      	mov	r0, r3
 80017f8:	370c      	adds	r7, #12
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	08009738 	.word	0x08009738

08001808 <_ZN12encoder_msgs11EncoderInfoC1Ev>:
      typedef uint16_t _encoderValue_type;
      _encoderValue_type encoderValue;
      typedef uint32_t _timeStamp_type;
      _timeStamp_type timeStamp;

    EncoderInfo():
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
      header(),
      encoderValue(0),
      timeStamp(0)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	4618      	mov	r0, r3
 8001814:	f7fe fed0 	bl	80005b8 <_ZN3ros3MsgC1Ev>
 8001818:	4a09      	ldr	r2, [pc, #36]	; (8001840 <_ZN12encoder_msgs11EncoderInfoC1Ev+0x38>)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3304      	adds	r3, #4
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff fe5c 	bl	80014e0 <_ZN8std_msgs6HeaderC1Ev>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2200      	movs	r2, #0
 800182c:	831a      	strh	r2, [r3, #24]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2200      	movs	r2, #0
 8001832:	61da      	str	r2, [r3, #28]
    {
    }
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	4618      	mov	r0, r3
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	08009940 	.word	0x08009940

08001844 <_ZNK12encoder_msgs11EncoderInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800184e:	2300      	movs	r3, #0
 8001850:	60fb      	str	r3, [r7, #12]
      offset += this->header.serialize(outbuffer + offset);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	1d18      	adds	r0, r3, #4
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	683a      	ldr	r2, [r7, #0]
 800185a:	4413      	add	r3, r2
 800185c:	4619      	mov	r1, r3
 800185e:	f7ff fe5f 	bl	8001520 <_ZNK8std_msgs6Header9serializeEPh>
 8001862:	4602      	mov	r2, r0
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	4413      	add	r3, r2
 8001868:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->encoderValue >> (8 * 0)) & 0xFF;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	8b19      	ldrh	r1, [r3, #24]
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	683a      	ldr	r2, [r7, #0]
 8001872:	4413      	add	r3, r2
 8001874:	b2ca      	uxtb	r2, r1
 8001876:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->encoderValue >> (8 * 1)) & 0xFF;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	8b1b      	ldrh	r3, [r3, #24]
 800187c:	0a1b      	lsrs	r3, r3, #8
 800187e:	b299      	uxth	r1, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	3301      	adds	r3, #1
 8001884:	683a      	ldr	r2, [r7, #0]
 8001886:	4413      	add	r3, r2
 8001888:	b2ca      	uxtb	r2, r1
 800188a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->encoderValue);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	3302      	adds	r3, #2
 8001890:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->timeStamp >> (8 * 0)) & 0xFF;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	69d9      	ldr	r1, [r3, #28]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	4413      	add	r3, r2
 800189c:	b2ca      	uxtb	r2, r1
 800189e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->timeStamp >> (8 * 1)) & 0xFF;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	69db      	ldr	r3, [r3, #28]
 80018a4:	0a19      	lsrs	r1, r3, #8
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	3301      	adds	r3, #1
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	4413      	add	r3, r2
 80018ae:	b2ca      	uxtb	r2, r1
 80018b0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->timeStamp >> (8 * 2)) & 0xFF;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	69db      	ldr	r3, [r3, #28]
 80018b6:	0c19      	lsrs	r1, r3, #16
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	3302      	adds	r3, #2
 80018bc:	683a      	ldr	r2, [r7, #0]
 80018be:	4413      	add	r3, r2
 80018c0:	b2ca      	uxtb	r2, r1
 80018c2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->timeStamp >> (8 * 3)) & 0xFF;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	69db      	ldr	r3, [r3, #28]
 80018c8:	0e19      	lsrs	r1, r3, #24
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	3303      	adds	r3, #3
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	4413      	add	r3, r2
 80018d2:	b2ca      	uxtb	r2, r1
 80018d4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->timeStamp);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	3304      	adds	r3, #4
 80018da:	60fb      	str	r3, [r7, #12]
      return offset;
 80018dc:	68fb      	ldr	r3, [r7, #12]
    }
 80018de:	4618      	mov	r0, r3
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <_ZN12encoder_msgs11EncoderInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b084      	sub	sp, #16
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
 80018ee:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80018f0:	2300      	movs	r3, #0
 80018f2:	60fb      	str	r3, [r7, #12]
      offset += this->header.deserialize(inbuffer + offset);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	1d18      	adds	r0, r3, #4
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	683a      	ldr	r2, [r7, #0]
 80018fc:	4413      	add	r3, r2
 80018fe:	4619      	mov	r1, r3
 8001900:	f7ff fea6 	bl	8001650 <_ZN8std_msgs6Header11deserializeEPh>
 8001904:	4602      	mov	r2, r0
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	4413      	add	r3, r2
 800190a:	60fb      	str	r3, [r7, #12]
      this->encoderValue =  ((uint16_t) (*(inbuffer + offset)));
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	683a      	ldr	r2, [r7, #0]
 8001910:	4413      	add	r3, r2
 8001912:	781b      	ldrb	r3, [r3, #0]
 8001914:	b29a      	uxth	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	831a      	strh	r2, [r3, #24]
      this->encoderValue |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	8b1b      	ldrh	r3, [r3, #24]
 800191e:	b21a      	sxth	r2, r3
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	3301      	adds	r3, #1
 8001924:	6839      	ldr	r1, [r7, #0]
 8001926:	440b      	add	r3, r1
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	021b      	lsls	r3, r3, #8
 800192c:	b21b      	sxth	r3, r3
 800192e:	4313      	orrs	r3, r2
 8001930:	b21b      	sxth	r3, r3
 8001932:	b29a      	uxth	r2, r3
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	831a      	strh	r2, [r3, #24]
      offset += sizeof(this->encoderValue);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	3302      	adds	r3, #2
 800193c:	60fb      	str	r3, [r7, #12]
      this->timeStamp =  ((uint32_t) (*(inbuffer + offset)));
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	4413      	add	r3, r2
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	461a      	mov	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	61da      	str	r2, [r3, #28]
      this->timeStamp |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	69da      	ldr	r2, [r3, #28]
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	3301      	adds	r3, #1
 8001954:	6839      	ldr	r1, [r7, #0]
 8001956:	440b      	add	r3, r1
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	021b      	lsls	r3, r3, #8
 800195c:	431a      	orrs	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	61da      	str	r2, [r3, #28]
      this->timeStamp |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	69da      	ldr	r2, [r3, #28]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	3302      	adds	r3, #2
 800196a:	6839      	ldr	r1, [r7, #0]
 800196c:	440b      	add	r3, r1
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	041b      	lsls	r3, r3, #16
 8001972:	431a      	orrs	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	61da      	str	r2, [r3, #28]
      this->timeStamp |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	69da      	ldr	r2, [r3, #28]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	3303      	adds	r3, #3
 8001980:	6839      	ldr	r1, [r7, #0]
 8001982:	440b      	add	r3, r1
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	061b      	lsls	r3, r3, #24
 8001988:	431a      	orrs	r2, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	61da      	str	r2, [r3, #28]
      offset += sizeof(this->timeStamp);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	3304      	adds	r3, #4
 8001992:	60fb      	str	r3, [r7, #12]
     return offset;
 8001994:	68fb      	ldr	r3, [r7, #12]
    }
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
	...

080019a0 <_ZN12encoder_msgs11EncoderInfo7getTypeEv>:

    const char * getType(){ return "encoder_msgs/EncoderInfo"; };
 80019a0:	b480      	push	{r7}
 80019a2:	b083      	sub	sp, #12
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	4b03      	ldr	r3, [pc, #12]	; (80019b8 <_ZN12encoder_msgs11EncoderInfo7getTypeEv+0x18>)
 80019aa:	4618      	mov	r0, r3
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	0800975c 	.word	0x0800975c

080019bc <_ZN12encoder_msgs11EncoderInfo6getMD5Ev>:
    const char * getMD5(){ return "27829a094d6154f18e7aa7089e773b7a"; };
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	4b03      	ldr	r3, [pc, #12]	; (80019d4 <_ZN12encoder_msgs11EncoderInfo6getMD5Ev+0x18>)
 80019c6:	4618      	mov	r0, r3
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop
 80019d4:	08009778 	.word	0x08009778

080019d8 <_ZN8std_msgs6StringC1Ev>:
  {
    public:
      typedef const char* _data_type;
      _data_type data;

    String():
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
      data("")
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7fe fde8 	bl	80005b8 <_ZN3ros3MsgC1Ev>
 80019e8:	4a05      	ldr	r2, [pc, #20]	; (8001a00 <_ZN8std_msgs6StringC1Ev+0x28>)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	4a04      	ldr	r2, [pc, #16]	; (8001a04 <_ZN8std_msgs6StringC1Ev+0x2c>)
 80019f2:	605a      	str	r2, [r3, #4]
    {
    }
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	4618      	mov	r0, r3
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	08009928 	.word	0x08009928
 8001a04:	08009688 	.word	0x08009688

08001a08 <_ZNK8std_msgs6String9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
      uint32_t length_data = strlen(this->data);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7fe fc06 	bl	800022c <strlen>
 8001a20:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_data);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	683a      	ldr	r2, [r7, #0]
 8001a26:	4413      	add	r3, r2
 8001a28:	68b9      	ldr	r1, [r7, #8]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f000 fd3d 	bl	80024aa <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	3304      	adds	r3, #4
 8001a34:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->data, length_data);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	683a      	ldr	r2, [r7, #0]
 8001a3a:	18d0      	adds	r0, r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	68ba      	ldr	r2, [r7, #8]
 8001a42:	4619      	mov	r1, r3
 8001a44:	f007 fcb2 	bl	80093ac <memcpy>
      offset += length_data;
 8001a48:	68fa      	ldr	r2, [r7, #12]
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	60fb      	str	r3, [r7, #12]
      return offset;
 8001a50:	68fb      	ldr	r3, [r7, #12]
    }
 8001a52:	4618      	mov	r0, r3
 8001a54:	3710      	adds	r7, #16
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <_ZN8std_msgs6String11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b086      	sub	sp, #24
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
 8001a62:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001a64:	2300      	movs	r3, #0
 8001a66:	613b      	str	r3, [r7, #16]
      uint32_t length_data;
      arrToVar(length_data, (inbuffer + offset));
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	683a      	ldr	r2, [r7, #0]
 8001a6c:	441a      	add	r2, r3
 8001a6e:	f107 030c 	add.w	r3, r7, #12
 8001a72:	4611      	mov	r1, r2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f000 fd36 	bl	80024e6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	3304      	adds	r3, #4
 8001a7e:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 8001a80:	693b      	ldr	r3, [r7, #16]
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	693a      	ldr	r2, [r7, #16]
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	4413      	add	r3, r2
 8001a8a:	697a      	ldr	r2, [r7, #20]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d20c      	bcs.n	8001aaa <_ZN8std_msgs6String11deserializeEPh+0x50>
          inbuffer[k-1]=inbuffer[k];
 8001a90:	683a      	ldr	r2, [r7, #0]
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	441a      	add	r2, r3
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	6839      	ldr	r1, [r7, #0]
 8001a9c:	440b      	add	r3, r1
 8001a9e:	7812      	ldrb	r2, [r2, #0]
 8001aa0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_data; ++k){
 8001aa2:	697b      	ldr	r3, [r7, #20]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	e7ec      	b.n	8001a84 <_ZN8std_msgs6String11deserializeEPh+0x2a>
      }
      inbuffer[offset+length_data-1]=0;
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	4413      	add	r3, r2
 8001ab0:	3b01      	subs	r3, #1
 8001ab2:	683a      	ldr	r2, [r7, #0]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
      this->data = (char *)(inbuffer + offset-1);
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	3b01      	subs	r3, #1
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	441a      	add	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	605a      	str	r2, [r3, #4]
      offset += length_data;
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	4413      	add	r3, r2
 8001acc:	613b      	str	r3, [r7, #16]
     return offset;
 8001ace:	693b      	ldr	r3, [r7, #16]
    }
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3718      	adds	r7, #24
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <_ZN8std_msgs6String7getTypeEv>:

    const char * getType(){ return "std_msgs/String"; };
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	4b03      	ldr	r3, [pc, #12]	; (8001af0 <_ZN8std_msgs6String7getTypeEv+0x18>)
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	370c      	adds	r7, #12
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	0800979c 	.word	0x0800979c

08001af4 <_ZN8std_msgs6String6getMD5Ev>:
    const char * getMD5(){ return "992ce8a1687cec8c8bd883ec73ca41d1"; };
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	4b03      	ldr	r3, [pc, #12]	; (8001b0c <_ZN8std_msgs6String6getMD5Ev+0x18>)
 8001afe:	4618      	mov	r0, r3
 8001b00:	370c      	adds	r7, #12
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	080097ac 	.word	0x080097ac

08001b10 <_ZN8std_msgs6UInt16C1Ev>:
  {
    public:
      typedef uint16_t _data_type;
      _data_type data;

    UInt16():
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
      data(0)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7fe fd4c 	bl	80005b8 <_ZN3ros3MsgC1Ev>
 8001b20:	4a05      	ldr	r2, [pc, #20]	; (8001b38 <_ZN8std_msgs6UInt16C1Ev+0x28>)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	809a      	strh	r2, [r3, #4]
    {
    }
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	08009910 	.word	0x08009910

08001b3c <_ZNK8std_msgs6UInt169serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data >> (8 * 0)) & 0xFF;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	8899      	ldrh	r1, [r3, #4]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	683a      	ldr	r2, [r7, #0]
 8001b52:	4413      	add	r3, r2
 8001b54:	b2ca      	uxtb	r2, r1
 8001b56:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data >> (8 * 1)) & 0xFF;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	889b      	ldrh	r3, [r3, #4]
 8001b5c:	0a1b      	lsrs	r3, r3, #8
 8001b5e:	b299      	uxth	r1, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	3301      	adds	r3, #1
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	4413      	add	r3, r2
 8001b68:	b2ca      	uxtb	r2, r1
 8001b6a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	3302      	adds	r3, #2
 8001b70:	60fb      	str	r3, [r7, #12]
      return offset;
 8001b72:	68fb      	ldr	r3, [r7, #12]
    }
 8001b74:	4618      	mov	r0, r3
 8001b76:	3714      	adds	r7, #20
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <_ZN8std_msgs6UInt1611deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60fb      	str	r3, [r7, #12]
      this->data =  ((uint16_t) (*(inbuffer + offset)));
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	4413      	add	r3, r2
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	809a      	strh	r2, [r3, #4]
      this->data |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	889b      	ldrh	r3, [r3, #4]
 8001ba0:	b21a      	sxth	r2, r3
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	6839      	ldr	r1, [r7, #0]
 8001ba8:	440b      	add	r3, r1
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	021b      	lsls	r3, r3, #8
 8001bae:	b21b      	sxth	r3, r3
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	b21b      	sxth	r3, r3
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->data);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	3302      	adds	r3, #2
 8001bbe:	60fb      	str	r3, [r7, #12]
     return offset;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
    }
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
	...

08001bd0 <_ZN8std_msgs6UInt167getTypeEv>:

    const char * getType(){ return "std_msgs/UInt16"; };
 8001bd0:	b480      	push	{r7}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	4b03      	ldr	r3, [pc, #12]	; (8001be8 <_ZN8std_msgs6UInt167getTypeEv+0x18>)
 8001bda:	4618      	mov	r0, r3
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	080097d0 	.word	0x080097d0

08001bec <_ZN8std_msgs6UInt166getMD5Ev>:
    const char * getMD5(){ return "1df79edf208b629fe6b81923a544552d"; };
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	4b03      	ldr	r3, [pc, #12]	; (8001c04 <_ZN8std_msgs6UInt166getMD5Ev+0x18>)
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	080097e0 	.word	0x080097e0

08001c08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c0e:	f001 fd02 	bl	8003616 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c12:	f000 f863 	bl	8001cdc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c16:	f000 fa6f 	bl	80020f8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001c1a:	f000 fa3b 	bl	8002094 <_ZL11MX_DMA_Initv>
  MX_USART2_UART_Init();
 8001c1e:	f000 f9d9 	bl	8001fd4 <_ZL19MX_USART2_UART_Initv>
  MX_ADC2_Init();
 8001c22:	f000 f8d3 	bl	8001dcc <_ZL12MX_ADC2_Initv>
  MX_TIM2_Init();
 8001c26:	f000 f96d 	bl	8001f04 <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */
	//HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3); // 
	//ROS init
	setup();
 8001c2a:	f000 fbfb 	bl	8002424 <_Z5setupv>
	// PWM
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM START
 8001c2e:	2100      	movs	r1, #0
 8001c30:	481f      	ldr	r0, [pc, #124]	; (8001cb0 <main+0xa8>)
 8001c32:	f005 fbc7 	bl	80073c4 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		loop();
 8001c36:	f000 fc1d 	bl	8002474 <_Z4loopv>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		if (dir == 1) // digitalWrite(AIN2_PIN, dir); // GPIO (dir  on / off  )
 8001c3a:	4b1e      	ldr	r3, [pc, #120]	; (8001cb4 <main+0xac>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d105      	bne.n	8001c4e <main+0x46>
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // AIN2_PIN dir=1
 8001c42:	2201      	movs	r2, #1
 8001c44:	2140      	movs	r1, #64	; 0x40
 8001c46:	481c      	ldr	r0, [pc, #112]	; (8001cb8 <main+0xb0>)
 8001c48:	f004 fb5c 	bl	8006304 <HAL_GPIO_WritePin>
 8001c4c:	e004      	b.n	8001c58 <main+0x50>
			//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed); // PWM 
		}
		else
		{
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // AIN2_PIN dir=0
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2140      	movs	r1, #64	; 0x40
 8001c52:	4819      	ldr	r0, [pc, #100]	; (8001cb8 <main+0xb0>)
 8001c54:	f004 fb56 	bl	8006304 <HAL_GPIO_WritePin>
			//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed); // PWM 
		}
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed); // PWM 
 8001c58:	4b18      	ldr	r3, [pc, #96]	; (8001cbc <main+0xb4>)
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	4b14      	ldr	r3, [pc, #80]	; (8001cb0 <main+0xa8>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	635a      	str	r2, [r3, #52]	; 0x34
		//HAL_DMA

		// ADC
		HAL_ADC_Start(&hadc2);
 8001c62:	4817      	ldr	r0, [pc, #92]	; (8001cc0 <main+0xb8>)
 8001c64:	f002 fa58 	bl	8004118 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, 100); //      100ms
 8001c68:	2164      	movs	r1, #100	; 0x64
 8001c6a:	4815      	ldr	r0, [pc, #84]	; (8001cc0 <main+0xb8>)
 8001c6c:	f002 fb44 	bl	80042f8 <HAL_ADC_PollForConversion>
		int res = HAL_ADC_GetValue(&hadc2); // IR_PIN
 8001c70:	4813      	ldr	r0, [pc, #76]	; (8001cc0 <main+0xb8>)
 8001c72:	f002 fc11 	bl	8004498 <HAL_ADC_GetValue>
 8001c76:	4603      	mov	r3, r0
 8001c78:	607b      	str	r3, [r7, #4]
		HAL_ADC_Stop(&hadc2); //  
 8001c7a:	4811      	ldr	r0, [pc, #68]	; (8001cc0 <main+0xb8>)
 8001c7c:	f002 fb08 	bl	8004290 <HAL_ADC_Stop>
		ir_msg.data = res;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	b29a      	uxth	r2, r3
 8001c84:	4b0f      	ldr	r3, [pc, #60]	; (8001cc4 <main+0xbc>)
 8001c86:	809a      	strh	r2, [r3, #4]
		ir_value.publish(&ir_msg);
 8001c88:	490e      	ldr	r1, [pc, #56]	; (8001cc4 <main+0xbc>)
 8001c8a:	480f      	ldr	r0, [pc, #60]	; (8001cc8 <main+0xc0>)
 8001c8c:	f7ff fae1 	bl	8001252 <_ZN3ros9Publisher7publishEPKNS_3MsgE>

		if (edgeFlag == true) // || edgeFlag == false 
 8001c90:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <main+0xc4>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d006      	beq.n	8001ca6 <main+0x9e>
		{
			//enc_msg.timeStamp = HAL_GetTick(); //      ms    .
			encoder_info.publish(&enc_msg);
 8001c98:	490d      	ldr	r1, [pc, #52]	; (8001cd0 <main+0xc8>)
 8001c9a:	480e      	ldr	r0, [pc, #56]	; (8001cd4 <main+0xcc>)
 8001c9c:	f7ff fad9 	bl	8001252 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
			edgeFlag = false;
 8001ca0:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <main+0xc4>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	701a      	strb	r2, [r3, #0]
		}
		nh.spinOnce();
 8001ca6:	480c      	ldr	r0, [pc, #48]	; (8001cd8 <main+0xd0>)
 8001ca8:	f000 fd06 	bl	80026b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
		 encoderPos = encoderPos % 1560;
		 }
		 */
		//nh.spinOnce();
		//HAL_Delay(1); //   
	}
 8001cac:	e7c3      	b.n	8001c36 <main+0x2e>
 8001cae:	bf00      	nop
 8001cb0:	20000118 	.word	0x20000118
 8001cb4:	20000004 	.word	0x20000004
 8001cb8:	48000400 	.word	0x48000400
 8001cbc:	20000000 	.word	0x20000000
 8001cc0:	200000ac 	.word	0x200000ac
 8001cc4:	20000bf4 	.word	0x20000bf4
 8001cc8:	20000c40 	.word	0x20000c40
 8001ccc:	20000c7c 	.word	0x20000c7c
 8001cd0:	20000bfc 	.word	0x20000bfc
 8001cd4:	20000c54 	.word	0x20000c54
 8001cd8:	200002b0 	.word	0x200002b0

08001cdc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b0a4      	sub	sp, #144	; 0x90
 8001ce0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ce2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ce6:	2238      	movs	r2, #56	; 0x38
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f007 fb69 	bl	80093c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cf0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	605a      	str	r2, [r3, #4]
 8001cfa:	609a      	str	r2, [r3, #8]
 8001cfc:	60da      	str	r2, [r3, #12]
 8001cfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d00:	463b      	mov	r3, r7
 8001d02:	2244      	movs	r2, #68	; 0x44
 8001d04:	2100      	movs	r1, #0
 8001d06:	4618      	mov	r0, r3
 8001d08:	f007 fb5b 	bl	80093c2 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f004 fb29 	bl	8006364 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d12:	2302      	movs	r3, #2
 8001d14:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d1a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d1c:	2340      	movs	r3, #64	; 0x40
 8001d1e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d20:	2302      	movs	r3, #2
 8001d22:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d24:	2302      	movs	r3, #2
 8001d26:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001d28:	2304      	movs	r3, #4
 8001d2a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001d2c:	2355      	movs	r3, #85	; 0x55
 8001d2e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d32:	2302      	movs	r3, #2
 8001d34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d3e:	2302      	movs	r3, #2
 8001d40:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d44:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f004 fbbf 	bl	80064cc <HAL_RCC_OscConfig>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	bf14      	ite	ne
 8001d54:	2301      	movne	r3, #1
 8001d56:	2300      	moveq	r3, #0
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 8001d5e:	f000 fb9d 	bl	800249c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d62:	230f      	movs	r3, #15
 8001d64:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d66:	2303      	movs	r3, #3
 8001d68:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d72:	2300      	movs	r3, #0
 8001d74:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d76:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001d7a:	2104      	movs	r1, #4
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f004 febd 	bl	8006afc <HAL_RCC_ClockConfig>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	bf14      	ite	ne
 8001d88:	2301      	movne	r3, #1
 8001d8a:	2300      	moveq	r3, #0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d001      	beq.n	8001d96 <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 8001d92:	f000 fb83 	bl	800249c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12;
 8001d96:	f248 0302 	movw	r3, #32770	; 0x8002
 8001d9a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001da0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001da4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001da6:	463b      	mov	r3, r7
 8001da8:	4618      	mov	r0, r3
 8001daa:	f005 f8c3 	bl	8006f34 <HAL_RCCEx_PeriphCLKConfig>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	bf14      	ite	ne
 8001db4:	2301      	movne	r3, #1
 8001db6:	2300      	moveq	r3, #0
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <_Z18SystemClock_Configv+0xe6>
  {
    Error_Handler();
 8001dbe:	f000 fb6d 	bl	800249c <Error_Handler>
  }
}
 8001dc2:	bf00      	nop
 8001dc4:	3790      	adds	r7, #144	; 0x90
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b090      	sub	sp, #64	; 0x40
 8001dd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8001dd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	605a      	str	r2, [r3, #4]
 8001ddc:	609a      	str	r2, [r3, #8]
 8001dde:	60da      	str	r2, [r3, #12]
 8001de0:	611a      	str	r2, [r3, #16]
 8001de2:	615a      	str	r2, [r3, #20]
 8001de4:	619a      	str	r2, [r3, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001de6:	1d3b      	adds	r3, r7, #4
 8001de8:	2220      	movs	r2, #32
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f007 fae8 	bl	80093c2 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8001df2:	4b40      	ldr	r3, [pc, #256]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001df4:	4a40      	ldr	r2, [pc, #256]	; (8001ef8 <_ZL12MX_ADC2_Initv+0x12c>)
 8001df6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001df8:	4b3e      	ldr	r3, [pc, #248]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001dfa:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001dfe:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001e00:	4b3c      	ldr	r3, [pc, #240]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e06:	4b3b      	ldr	r3, [pc, #236]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001e0c:	4b39      	ldr	r3, [pc, #228]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e12:	4b38      	ldr	r3, [pc, #224]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e18:	4b36      	ldr	r3, [pc, #216]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e1a:	2204      	movs	r2, #4
 8001e1c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001e1e:	4b35      	ldr	r3, [pc, #212]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001e24:	4b33      	ldr	r3, [pc, #204]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001e2a:	4b32      	ldr	r3, [pc, #200]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001e30:	4b30      	ldr	r3, [pc, #192]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e38:	4b2e      	ldr	r3, [pc, #184]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e3e:	4b2d      	ldr	r3, [pc, #180]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001e44:	4b2b      	ldr	r3, [pc, #172]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001e4c:	4b29      	ldr	r3, [pc, #164]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001e52:	4b28      	ldr	r3, [pc, #160]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001e5a:	4826      	ldr	r0, [pc, #152]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e5c:	f001 ffd4 	bl	8003e08 <HAL_ADC_Init>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	bf14      	ite	ne
 8001e66:	2301      	movne	r3, #1
 8001e68:	2300      	moveq	r3, #0
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <_ZL12MX_ADC2_Initv+0xa8>
  {
    Error_Handler();
 8001e70:	f000 fb14 	bl	800249c <Error_Handler>
  }
  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 8001e74:	4b21      	ldr	r3, [pc, #132]	; (8001efc <_ZL12MX_ADC2_Initv+0x130>)
 8001e76:	627b      	str	r3, [r7, #36]	; 0x24
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8001e78:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
 8001e7c:	62bb      	str	r3, [r7, #40]	; 0x28
  AnalogWDGConfig.Channel = ADC_CHANNEL_1;
 8001e7e:	4b20      	ldr	r3, [pc, #128]	; (8001f00 <_ZL12MX_ADC2_Initv+0x134>)
 8001e80:	62fb      	str	r3, [r7, #44]	; 0x2c
  AnalogWDGConfig.ITMode = DISABLE;
 8001e82:	2300      	movs	r3, #0
 8001e84:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  AnalogWDGConfig.HighThreshold = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	637b      	str	r3, [r7, #52]	; 0x34
  AnalogWDGConfig.LowThreshold = 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	63bb      	str	r3, [r7, #56]	; 0x38
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 8001e90:	2300      	movs	r3, #0
 8001e92:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8001e94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4816      	ldr	r0, [pc, #88]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001e9c:	f003 f932 	bl	8005104 <HAL_ADC_AnalogWDGConfig>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	bf14      	ite	ne
 8001ea6:	2301      	movne	r3, #1
 8001ea8:	2300      	moveq	r3, #0
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <_ZL12MX_ADC2_Initv+0xe8>
  {
    Error_Handler();
 8001eb0:	f000 faf4 	bl	800249c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001eb4:	4b12      	ldr	r3, [pc, #72]	; (8001f00 <_ZL12MX_ADC2_Initv+0x134>)
 8001eb6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001eb8:	2306      	movs	r3, #6
 8001eba:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001ec0:	237f      	movs	r3, #127	; 0x7f
 8001ec2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001ec4:	2304      	movs	r3, #4
 8001ec6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001ecc:	1d3b      	adds	r3, r7, #4
 8001ece:	4619      	mov	r1, r3
 8001ed0:	4808      	ldr	r0, [pc, #32]	; (8001ef4 <_ZL12MX_ADC2_Initv+0x128>)
 8001ed2:	f002 fd27 	bl	8004924 <HAL_ADC_ConfigChannel>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	bf14      	ite	ne
 8001edc:	2301      	movne	r3, #1
 8001ede:	2300      	moveq	r3, #0
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <_ZL12MX_ADC2_Initv+0x11e>
  {
    Error_Handler();
 8001ee6:	f000 fad9 	bl	800249c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001eea:	bf00      	nop
 8001eec:	3740      	adds	r7, #64	; 0x40
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	200000ac 	.word	0x200000ac
 8001ef8:	50000100 	.word	0x50000100
 8001efc:	7dc00000 	.word	0x7dc00000
 8001f00:	04300002 	.word	0x04300002

08001f04 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b08a      	sub	sp, #40	; 0x28
 8001f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f0a:	f107 031c 	add.w	r3, r7, #28
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
 8001f12:	605a      	str	r2, [r3, #4]
 8001f14:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f16:	463b      	mov	r3, r7
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
 8001f24:	615a      	str	r2, [r3, #20]
 8001f26:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f28:	4b29      	ldr	r3, [pc, #164]	; (8001fd0 <_ZL12MX_TIM2_Initv+0xcc>)
 8001f2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f2e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8001f30:	4b27      	ldr	r3, [pc, #156]	; (8001fd0 <_ZL12MX_TIM2_Initv+0xcc>)
 8001f32:	22a9      	movs	r2, #169	; 0xa9
 8001f34:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f36:	4b26      	ldr	r3, [pc, #152]	; (8001fd0 <_ZL12MX_TIM2_Initv+0xcc>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8001f3c:	4b24      	ldr	r3, [pc, #144]	; (8001fd0 <_ZL12MX_TIM2_Initv+0xcc>)
 8001f3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f42:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f44:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <_ZL12MX_TIM2_Initv+0xcc>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f4a:	4b21      	ldr	r3, [pc, #132]	; (8001fd0 <_ZL12MX_TIM2_Initv+0xcc>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f50:	481f      	ldr	r0, [pc, #124]	; (8001fd0 <_ZL12MX_TIM2_Initv+0xcc>)
 8001f52:	f005 f9df 	bl	8007314 <HAL_TIM_PWM_Init>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	bf14      	ite	ne
 8001f5c:	2301      	movne	r3, #1
 8001f5e:	2300      	moveq	r3, #0
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <_ZL12MX_TIM2_Initv+0x66>
  {
    Error_Handler();
 8001f66:	f000 fa99 	bl	800249c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f72:	f107 031c 	add.w	r3, r7, #28
 8001f76:	4619      	mov	r1, r3
 8001f78:	4815      	ldr	r0, [pc, #84]	; (8001fd0 <_ZL12MX_TIM2_Initv+0xcc>)
 8001f7a:	f005 ffdf 	bl	8007f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	bf14      	ite	ne
 8001f84:	2301      	movne	r3, #1
 8001f86:	2300      	moveq	r3, #0
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <_ZL12MX_TIM2_Initv+0x8e>
  {
    Error_Handler();
 8001f8e:	f000 fa85 	bl	800249c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f92:	2360      	movs	r3, #96	; 0x60
 8001f94:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001fa2:	463b      	mov	r3, r7
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4809      	ldr	r0, [pc, #36]	; (8001fd0 <_ZL12MX_TIM2_Initv+0xcc>)
 8001faa:	f005 fb0b 	bl	80075c4 <HAL_TIM_PWM_ConfigChannel>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	bf14      	ite	ne
 8001fb4:	2301      	movne	r3, #1
 8001fb6:	2300      	moveq	r3, #0
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <_ZL12MX_TIM2_Initv+0xbe>
  {
    Error_Handler();
 8001fbe:	f000 fa6d 	bl	800249c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001fc2:	4803      	ldr	r0, [pc, #12]	; (8001fd0 <_ZL12MX_TIM2_Initv+0xcc>)
 8001fc4:	f001 f94c 	bl	8003260 <HAL_TIM_MspPostInit>

}
 8001fc8:	bf00      	nop
 8001fca:	3728      	adds	r7, #40	; 0x28
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000118 	.word	0x20000118

08001fd4 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fd8:	4b2c      	ldr	r3, [pc, #176]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001fda:	4a2d      	ldr	r2, [pc, #180]	; (8002090 <_ZL19MX_USART2_UART_Initv+0xbc>)
 8001fdc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fde:	4b2b      	ldr	r3, [pc, #172]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001fe0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fe4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fe6:	4b29      	ldr	r3, [pc, #164]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fec:	4b27      	ldr	r3, [pc, #156]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ff2:	4b26      	ldr	r3, [pc, #152]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ff8:	4b24      	ldr	r3, [pc, #144]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8001ffa:	220c      	movs	r2, #12
 8001ffc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffe:	4b23      	ldr	r3, [pc, #140]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002004:	4b21      	ldr	r3, [pc, #132]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002006:	2200      	movs	r2, #0
 8002008:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800200a:	4b20      	ldr	r3, [pc, #128]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 800200c:	2200      	movs	r2, #0
 800200e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002010:	4b1e      	ldr	r3, [pc, #120]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002012:	2200      	movs	r2, #0
 8002014:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002016:	4b1d      	ldr	r3, [pc, #116]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002018:	2200      	movs	r2, #0
 800201a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800201c:	481b      	ldr	r0, [pc, #108]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 800201e:	f006 f80f 	bl	8008040 <HAL_UART_Init>
 8002022:	4603      	mov	r3, r0
 8002024:	2b00      	cmp	r3, #0
 8002026:	bf14      	ite	ne
 8002028:	2301      	movne	r3, #1
 800202a:	2300      	moveq	r3, #0
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <_ZL19MX_USART2_UART_Initv+0x62>
  {
    Error_Handler();
 8002032:	f000 fa33 	bl	800249c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002036:	2100      	movs	r1, #0
 8002038:	4814      	ldr	r0, [pc, #80]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 800203a:	f007 f88c 	bl	8009156 <HAL_UARTEx_SetTxFifoThreshold>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	bf14      	ite	ne
 8002044:	2301      	movne	r3, #1
 8002046:	2300      	moveq	r3, #0
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <_ZL19MX_USART2_UART_Initv+0x7e>
  {
    Error_Handler();
 800204e:	f000 fa25 	bl	800249c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002052:	2100      	movs	r1, #0
 8002054:	480d      	ldr	r0, [pc, #52]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002056:	f007 f8bc 	bl	80091d2 <HAL_UARTEx_SetRxFifoThreshold>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	bf14      	ite	ne
 8002060:	2301      	movne	r3, #1
 8002062:	2300      	moveq	r3, #0
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <_ZL19MX_USART2_UART_Initv+0x9a>
  {
    Error_Handler();
 800206a:	f000 fa17 	bl	800249c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800206e:	4807      	ldr	r0, [pc, #28]	; (800208c <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002070:	f007 f838 	bl	80090e4 <HAL_UARTEx_DisableFifoMode>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	bf14      	ite	ne
 800207a:	2301      	movne	r3, #1
 800207c:	2300      	moveq	r3, #0
 800207e:	b2db      	uxtb	r3, r3
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <_ZL19MX_USART2_UART_Initv+0xb4>
  {
    Error_Handler();
 8002084:	f000 fa0a 	bl	800249c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002088:	bf00      	nop
 800208a:	bd80      	pop	{r7, pc}
 800208c:	20000164 	.word	0x20000164
 8002090:	40004400 	.word	0x40004400

08002094 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800209a:	4b16      	ldr	r3, [pc, #88]	; (80020f4 <_ZL11MX_DMA_Initv+0x60>)
 800209c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800209e:	4a15      	ldr	r2, [pc, #84]	; (80020f4 <_ZL11MX_DMA_Initv+0x60>)
 80020a0:	f043 0304 	orr.w	r3, r3, #4
 80020a4:	6493      	str	r3, [r2, #72]	; 0x48
 80020a6:	4b13      	ldr	r3, [pc, #76]	; (80020f4 <_ZL11MX_DMA_Initv+0x60>)
 80020a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020aa:	f003 0304 	and.w	r3, r3, #4
 80020ae:	607b      	str	r3, [r7, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020b2:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <_ZL11MX_DMA_Initv+0x60>)
 80020b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020b6:	4a0f      	ldr	r2, [pc, #60]	; (80020f4 <_ZL11MX_DMA_Initv+0x60>)
 80020b8:	f043 0301 	orr.w	r3, r3, #1
 80020bc:	6493      	str	r3, [r2, #72]	; 0x48
 80020be:	4b0d      	ldr	r3, [pc, #52]	; (80020f4 <_ZL11MX_DMA_Initv+0x60>)
 80020c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020c2:	f003 0301 	and.w	r3, r3, #1
 80020c6:	603b      	str	r3, [r7, #0]
 80020c8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	200b      	movs	r0, #11
 80020d0:	f003 fc87 	bl	80059e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80020d4:	200b      	movs	r0, #11
 80020d6:	f003 fc9e 	bl	8005a16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	2100      	movs	r1, #0
 80020de:	200c      	movs	r0, #12
 80020e0:	f003 fc7f 	bl	80059e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80020e4:	200c      	movs	r0, #12
 80020e6:	f003 fc96 	bl	8005a16 <HAL_NVIC_EnableIRQ>

}
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40021000 	.word	0x40021000

080020f8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b088      	sub	sp, #32
 80020fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fe:	f107 030c 	add.w	r3, r7, #12
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
 800210c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800210e:	4b2d      	ldr	r3, [pc, #180]	; (80021c4 <_ZL12MX_GPIO_Initv+0xcc>)
 8002110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002112:	4a2c      	ldr	r2, [pc, #176]	; (80021c4 <_ZL12MX_GPIO_Initv+0xcc>)
 8002114:	f043 0301 	orr.w	r3, r3, #1
 8002118:	64d3      	str	r3, [r2, #76]	; 0x4c
 800211a:	4b2a      	ldr	r3, [pc, #168]	; (80021c4 <_ZL12MX_GPIO_Initv+0xcc>)
 800211c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	60bb      	str	r3, [r7, #8]
 8002124:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002126:	4b27      	ldr	r3, [pc, #156]	; (80021c4 <_ZL12MX_GPIO_Initv+0xcc>)
 8002128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800212a:	4a26      	ldr	r2, [pc, #152]	; (80021c4 <_ZL12MX_GPIO_Initv+0xcc>)
 800212c:	f043 0302 	orr.w	r3, r3, #2
 8002130:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002132:	4b24      	ldr	r3, [pc, #144]	; (80021c4 <_ZL12MX_GPIO_Initv+0xcc>)
 8002134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	607b      	str	r3, [r7, #4]
 800213c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|LD2_Pin, GPIO_PIN_RESET);
 800213e:	2200      	movs	r2, #0
 8002140:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8002144:	4820      	ldr	r0, [pc, #128]	; (80021c8 <_ZL12MX_GPIO_Initv+0xd0>)
 8002146:	f004 f8dd 	bl	8006304 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800214a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800214e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002150:	4b1e      	ldr	r3, [pc, #120]	; (80021cc <_ZL12MX_GPIO_Initv+0xd4>)
 8002152:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002154:	2301      	movs	r3, #1
 8002156:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002158:	f107 030c 	add.w	r3, r7, #12
 800215c:	4619      	mov	r1, r3
 800215e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002162:	f003 ff4d 	bl	8006000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002166:	2308      	movs	r3, #8
 8002168:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800216a:	4b18      	ldr	r3, [pc, #96]	; (80021cc <_ZL12MX_GPIO_Initv+0xd4>)
 800216c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800216e:	2301      	movs	r3, #1
 8002170:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002172:	f107 030c 	add.w	r3, r7, #12
 8002176:	4619      	mov	r1, r3
 8002178:	4813      	ldr	r0, [pc, #76]	; (80021c8 <_ZL12MX_GPIO_Initv+0xd0>)
 800217a:	f003 ff41 	bl	8006000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_6|LD2_Pin;
 800217e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002182:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002184:	2301      	movs	r3, #1
 8002186:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800218c:	2300      	movs	r3, #0
 800218e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002190:	f107 030c 	add.w	r3, r7, #12
 8002194:	4619      	mov	r1, r3
 8002196:	480c      	ldr	r0, [pc, #48]	; (80021c8 <_ZL12MX_GPIO_Initv+0xd0>)
 8002198:	f003 ff32 	bl	8006000 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800219c:	2200      	movs	r2, #0
 800219e:	2100      	movs	r1, #0
 80021a0:	2009      	movs	r0, #9
 80021a2:	f003 fc1e 	bl	80059e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80021a6:	2009      	movs	r0, #9
 80021a8:	f003 fc35 	bl	8005a16 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80021ac:	2200      	movs	r2, #0
 80021ae:	2100      	movs	r1, #0
 80021b0:	2028      	movs	r0, #40	; 0x28
 80021b2:	f003 fc16 	bl	80059e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80021b6:	2028      	movs	r0, #40	; 0x28
 80021b8:	f003 fc2d 	bl	8005a16 <HAL_NVIC_EnableIRQ>

}
 80021bc:	bf00      	nop
 80021be:	3720      	adds	r7, #32
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40021000 	.word	0x40021000
 80021c8:	48000400 	.word	0x48000400
 80021cc:	10110000 	.word	0x10110000

080021d0 <_Z15controlCallbackRKN8std_msgs6StringE>:

/* USER CODE BEGIN 4 */

void controlCallback(const std_msgs::String &ctl_msg)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
	if (strcmp(ctl_msg.data, "stop") == 0)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	492e      	ldr	r1, [pc, #184]	; (8002298 <_Z15controlCallbackRKN8std_msgs6StringE+0xc8>)
 80021de:	4618      	mov	r0, r3
 80021e0:	f7fe f81a 	bl	8000218 <strcmp>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d104      	bne.n	80021f4 <_Z15controlCallbackRKN8std_msgs6StringE+0x24>
		speed = STOP;
 80021ea:	4b2c      	ldr	r3, [pc, #176]	; (800229c <_Z15controlCallbackRKN8std_msgs6StringE+0xcc>)
 80021ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80021f0:	601a      	str	r2, [r3, #0]
		dir = COUNTERCLOCKWISE;
	else if (strcmp(ctl_msg.data, "init") == 0)
		initMotor();
	else if (strcmp(ctl_msg.data, "motion") == 0)
		makeMotion();
}
 80021f2:	e04c      	b.n	800228e <_Z15controlCallbackRKN8std_msgs6StringE+0xbe>
	else if (strcmp(ctl_msg.data, "go") == 0)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	4929      	ldr	r1, [pc, #164]	; (80022a0 <_Z15controlCallbackRKN8std_msgs6StringE+0xd0>)
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7fe f80c 	bl	8000218 <strcmp>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d104      	bne.n	8002210 <_Z15controlCallbackRKN8std_msgs6StringE+0x40>
		speed = GO;
 8002206:	4b25      	ldr	r3, [pc, #148]	; (800229c <_Z15controlCallbackRKN8std_msgs6StringE+0xcc>)
 8002208:	f240 12f3 	movw	r2, #499	; 0x1f3
 800220c:	601a      	str	r2, [r3, #0]
}
 800220e:	e03e      	b.n	800228e <_Z15controlCallbackRKN8std_msgs6StringE+0xbe>
	else if (strcmp(ctl_msg.data, "slow") == 0)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	4923      	ldr	r1, [pc, #140]	; (80022a4 <_Z15controlCallbackRKN8std_msgs6StringE+0xd4>)
 8002216:	4618      	mov	r0, r3
 8002218:	f7fd fffe 	bl	8000218 <strcmp>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d104      	bne.n	800222c <_Z15controlCallbackRKN8std_msgs6StringE+0x5c>
		speed = SLOW;
 8002222:	4b1e      	ldr	r3, [pc, #120]	; (800229c <_Z15controlCallbackRKN8std_msgs6StringE+0xcc>)
 8002224:	f240 321f 	movw	r2, #799	; 0x31f
 8002228:	601a      	str	r2, [r3, #0]
}
 800222a:	e030      	b.n	800228e <_Z15controlCallbackRKN8std_msgs6StringE+0xbe>
	else if (strcmp(ctl_msg.data, "cw") == 0)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	491d      	ldr	r1, [pc, #116]	; (80022a8 <_Z15controlCallbackRKN8std_msgs6StringE+0xd8>)
 8002232:	4618      	mov	r0, r3
 8002234:	f7fd fff0 	bl	8000218 <strcmp>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d103      	bne.n	8002246 <_Z15controlCallbackRKN8std_msgs6StringE+0x76>
		dir = CLOCKWISE;
 800223e:	4b1b      	ldr	r3, [pc, #108]	; (80022ac <_Z15controlCallbackRKN8std_msgs6StringE+0xdc>)
 8002240:	2201      	movs	r2, #1
 8002242:	601a      	str	r2, [r3, #0]
}
 8002244:	e023      	b.n	800228e <_Z15controlCallbackRKN8std_msgs6StringE+0xbe>
	else if (strcmp(ctl_msg.data, "ccw") == 0)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	4919      	ldr	r1, [pc, #100]	; (80022b0 <_Z15controlCallbackRKN8std_msgs6StringE+0xe0>)
 800224c:	4618      	mov	r0, r3
 800224e:	f7fd ffe3 	bl	8000218 <strcmp>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d103      	bne.n	8002260 <_Z15controlCallbackRKN8std_msgs6StringE+0x90>
		dir = COUNTERCLOCKWISE;
 8002258:	4b14      	ldr	r3, [pc, #80]	; (80022ac <_Z15controlCallbackRKN8std_msgs6StringE+0xdc>)
 800225a:	2200      	movs	r2, #0
 800225c:	601a      	str	r2, [r3, #0]
}
 800225e:	e016      	b.n	800228e <_Z15controlCallbackRKN8std_msgs6StringE+0xbe>
	else if (strcmp(ctl_msg.data, "init") == 0)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	4913      	ldr	r1, [pc, #76]	; (80022b4 <_Z15controlCallbackRKN8std_msgs6StringE+0xe4>)
 8002266:	4618      	mov	r0, r3
 8002268:	f7fd ffd6 	bl	8000218 <strcmp>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d102      	bne.n	8002278 <_Z15controlCallbackRKN8std_msgs6StringE+0xa8>
		initMotor();
 8002272:	f000 f823 	bl	80022bc <_Z9initMotorv>
}
 8002276:	e00a      	b.n	800228e <_Z15controlCallbackRKN8std_msgs6StringE+0xbe>
	else if (strcmp(ctl_msg.data, "motion") == 0)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	490e      	ldr	r1, [pc, #56]	; (80022b8 <_Z15controlCallbackRKN8std_msgs6StringE+0xe8>)
 800227e:	4618      	mov	r0, r3
 8002280:	f7fd ffca 	bl	8000218 <strcmp>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <_Z15controlCallbackRKN8std_msgs6StringE+0xbe>
		makeMotion();
 800228a:	f000 f857 	bl	800233c <_Z10makeMotionv>
}
 800228e:	bf00      	nop
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	08009804 	.word	0x08009804
 800229c:	20000000 	.word	0x20000000
 80022a0:	0800980c 	.word	0x0800980c
 80022a4:	08009810 	.word	0x08009810
 80022a8:	08009818 	.word	0x08009818
 80022ac:	20000004 	.word	0x20000004
 80022b0:	0800981c 	.word	0x0800981c
 80022b4:	08009820 	.word	0x08009820
 80022b8:	08009828 	.word	0x08009828

080022bc <_Z9initMotorv>:

void initMotor()
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b082      	sub	sp, #8
 80022c0:	af00      	add	r7, sp, #0
	speed = GO;
 80022c2:	4b1a      	ldr	r3, [pc, #104]	; (800232c <_Z9initMotorv+0x70>)
 80022c4:	f240 12f3 	movw	r2, #499	; 0x1f3
 80022c8:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed);
 80022ca:	4b18      	ldr	r3, [pc, #96]	; (800232c <_Z9initMotorv+0x70>)
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	4b18      	ldr	r3, [pc, #96]	; (8002330 <_Z9initMotorv+0x74>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	635a      	str	r2, [r3, #52]	; 0x34
	//htim2.Instance->CCR1 = speed; // Duty   analogWrite(AIN1_PIN, speed); // PWM 
	while (speed == GO)
 80022d4:	4b15      	ldr	r3, [pc, #84]	; (800232c <_Z9initMotorv+0x70>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f240 12f3 	movw	r2, #499	; 0x1f3
 80022dc:	4293      	cmp	r3, r2
 80022de:	d11e      	bne.n	800231e <_Z9initMotorv+0x62>
	{
		HAL_ADC_Start(&hadc2);
 80022e0:	4814      	ldr	r0, [pc, #80]	; (8002334 <_Z9initMotorv+0x78>)
 80022e2:	f001 ff19 	bl	8004118 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc2, 100); //      100ms
 80022e6:	2164      	movs	r1, #100	; 0x64
 80022e8:	4812      	ldr	r0, [pc, #72]	; (8002334 <_Z9initMotorv+0x78>)
 80022ea:	f002 f805 	bl	80042f8 <HAL_ADC_PollForConversion>
		HAL_ADC_Stop(&hadc2); //  
 80022ee:	4811      	ldr	r0, [pc, #68]	; (8002334 <_Z9initMotorv+0x78>)
 80022f0:	f001 ffce 	bl	8004290 <HAL_ADC_Stop>
		int res = HAL_ADC_GetValue(&hadc2); // int res = analogRead(IR_PIN);
 80022f4:	480f      	ldr	r0, [pc, #60]	; (8002334 <_Z9initMotorv+0x78>)
 80022f6:	f002 f8cf 	bl	8004498 <HAL_ADC_GetValue>
 80022fa:	4603      	mov	r3, r0
 80022fc:	607b      	str	r3, [r7, #4]
		HAL_ADC_Stop(&hadc2); //  
 80022fe:	480d      	ldr	r0, [pc, #52]	; (8002334 <_Z9initMotorv+0x78>)
 8002300:	f001 ffc6 	bl	8004290 <HAL_ADC_Stop>
		if ((res >= IR_THRESHOLD))
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f640 5247 	movw	r2, #3399	; 0xd47
 800230a:	4293      	cmp	r3, r2
 800230c:	dde2      	ble.n	80022d4 <_Z9initMotorv+0x18>
		{
			speed = STOP;
 800230e:	4b07      	ldr	r3, [pc, #28]	; (800232c <_Z9initMotorv+0x70>)
 8002310:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002314:	601a      	str	r2, [r3, #0]
			encoderPos = 0;
 8002316:	4b08      	ldr	r3, [pc, #32]	; (8002338 <_Z9initMotorv+0x7c>)
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
	while (speed == GO)
 800231c:	e7da      	b.n	80022d4 <_Z9initMotorv+0x18>
		}
	}
	makeMotion();
 800231e:	f000 f80d 	bl	800233c <_Z10makeMotionv>
}
 8002322:	bf00      	nop
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000000 	.word	0x20000000
 8002330:	20000118 	.word	0x20000118
 8002334:	200000ac 	.word	0x200000ac
 8002338:	20000c80 	.word	0x20000c80

0800233c <_Z10makeMotionv>:

void makeMotion()
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
	speed = GO;
 8002340:	4b08      	ldr	r3, [pc, #32]	; (8002364 <_Z10makeMotionv+0x28>)
 8002342:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002346:	601a      	str	r2, [r3, #0]
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, speed);
 8002348:	4b06      	ldr	r3, [pc, #24]	; (8002364 <_Z10makeMotionv+0x28>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4b06      	ldr	r3, [pc, #24]	; (8002368 <_Z10makeMotionv+0x2c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	635a      	str	r2, [r3, #52]	; 0x34
	//htim2.Instance->CCR1 = speed; // Duty   analogWrite(AIN1_PIN, speed); // PWM 
	HAL_Delay(210); //       . 209 ~ 210     210 .
 8002352:	20d2      	movs	r0, #210	; 0xd2
 8002354:	f001 f9d0 	bl	80036f8 <HAL_Delay>
	speed = STOP;
 8002358:	4b02      	ldr	r3, [pc, #8]	; (8002364 <_Z10makeMotionv+0x28>)
 800235a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800235e:	601a      	str	r2, [r3, #0]
}
 8002360:	bf00      	nop
 8002362:	bd80      	pop	{r7, pc}
 8002364:	20000000 	.word	0x20000000
 8002368:	20000118 	.word	0x20000118

0800236c <_Z10doEncoderBv>:

void doEncoderB() //    
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
	edgeFlag = true;
 8002370:	4b0e      	ldr	r3, [pc, #56]	; (80023ac <_Z10doEncoderBv+0x40>)
 8002372:	2201      	movs	r2, #1
 8002374:	701a      	strb	r2, [r3, #0]
	encoderPos = encoderPos + 1;
 8002376:	4b0e      	ldr	r3, [pc, #56]	; (80023b0 <_Z10doEncoderBv+0x44>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	3301      	adds	r3, #1
 800237c:	4a0c      	ldr	r2, [pc, #48]	; (80023b0 <_Z10doEncoderBv+0x44>)
 800237e:	6013      	str	r3, [r2, #0]

	if (encoderPos >= 2169) //2174
 8002380:	4b0b      	ldr	r3, [pc, #44]	; (80023b0 <_Z10doEncoderBv+0x44>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f640 0278 	movw	r2, #2168	; 0x878
 8002388:	4293      	cmp	r3, r2
 800238a:	dd02      	ble.n	8002392 <_Z10doEncoderBv+0x26>
	{
		encoderPos = 0;
 800238c:	4b08      	ldr	r3, [pc, #32]	; (80023b0 <_Z10doEncoderBv+0x44>)
 800238e:	2200      	movs	r2, #0
 8002390:	601a      	str	r2, [r3, #0]
		//speed = STOP;
	}
	enc_msg.encoderValue = encoderPos;
 8002392:	4b07      	ldr	r3, [pc, #28]	; (80023b0 <_Z10doEncoderBv+0x44>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	b29a      	uxth	r2, r3
 8002398:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <_Z10doEncoderBv+0x48>)
 800239a:	831a      	strh	r2, [r3, #24]
	enc_msg.timeStamp = HAL_GetTick(); //      ms    .
 800239c:	f001 f9a0 	bl	80036e0 <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	4b04      	ldr	r3, [pc, #16]	; (80023b4 <_Z10doEncoderBv+0x48>)
 80023a4:	61da      	str	r2, [r3, #28]
}
 80023a6:	bf00      	nop
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	20000c7c 	.word	0x20000c7c
 80023b0:	20000c80 	.word	0x20000c80
 80023b4:	20000bfc 	.word	0x20000bfc

080023b8 <HAL_GPIO_EXTI_Callback>:
	//enc_msg.encoderValue = encoderPos;
	//enc_msg.timeStamp = HAL_GetTick(); //      ms    .
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN) //   
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	4603      	mov	r3, r0
 80023c0:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_PIN)
 80023c2:	88fb      	ldrh	r3, [r7, #6]
 80023c4:	2b08      	cmp	r3, #8
 80023c6:	d102      	bne.n	80023ce <HAL_GPIO_EXTI_Callback+0x16>
	{
	case GPIO_PIN_3:
		doEncoderB();
 80023c8:	f7ff ffd0 	bl	800236c <_Z10doEncoderBv>
		break;
 80023cc:	e002      	b.n	80023d4 <HAL_GPIO_EXTI_Callback+0x1c>
		//case GPIO_PIN_12:
		//doEncoderA();
		//break;

	default:
		doEncoderB();
 80023ce:	f7ff ffcd 	bl	800236c <_Z10doEncoderBv>
		break;
 80023d2:	bf00      	nop
	}
}
 80023d4:	bf00      	nop
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart2)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
	nh.getHardware()->flush(); //  
 80023e4:	4805      	ldr	r0, [pc, #20]	; (80023fc <HAL_UART_TxCpltCallback+0x20>)
 80023e6:	f000 fb43 	bl	8002a70 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 80023ea:	4603      	mov	r3, r0
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7fe ffc9 	bl	8001384 <_ZN13STM32Hardware5flushEv>
}
 80023f2:	bf00      	nop
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	200002b0 	.word	0x200002b0

08002400 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
	nh.getHardware()->reset_rbuf(); //  DMA
 8002408:	4805      	ldr	r0, [pc, #20]	; (8002420 <HAL_UART_RxCpltCallback+0x20>)
 800240a:	f000 fb31 	bl	8002a70 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 800240e:	4603      	mov	r3, r0
 8002410:	4618      	mov	r0, r3
 8002412:	f7fe ff78 	bl	8001306 <_ZN13STM32Hardware10reset_rbufEv>
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	200002b0 	.word	0x200002b0

08002424 <_Z5setupv>:

void setup(void) // ROS INIT
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
	nh.initNode();
 8002428:	480b      	ldr	r0, [pc, #44]	; (8002458 <_Z5setupv+0x34>)
 800242a:	f000 fb2d 	bl	8002a88 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
	nh.subscribe(ctl_sub);
 800242e:	490b      	ldr	r1, [pc, #44]	; (800245c <_Z5setupv+0x38>)
 8002430:	4809      	ldr	r0, [pc, #36]	; (8002458 <_Z5setupv+0x34>)
 8002432:	f000 fb46 	bl	8002ac2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E>
	nh.advertise(ir_value);
 8002436:	490a      	ldr	r1, [pc, #40]	; (8002460 <_Z5setupv+0x3c>)
 8002438:	4807      	ldr	r0, [pc, #28]	; (8002458 <_Z5setupv+0x34>)
 800243a:	f000 fb6d 	bl	8002b18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	nh.advertise(encoder_info);
 800243e:	4909      	ldr	r1, [pc, #36]	; (8002464 <_Z5setupv+0x40>)
 8002440:	4805      	ldr	r0, [pc, #20]	; (8002458 <_Z5setupv+0x34>)
 8002442:	f000 fb69 	bl	8002b18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
	enc_msg.header.frame_id = "encoder_link"; //      
 8002446:	4b08      	ldr	r3, [pc, #32]	; (8002468 <_Z5setupv+0x44>)
 8002448:	4a08      	ldr	r2, [pc, #32]	; (800246c <_Z5setupv+0x48>)
 800244a:	615a      	str	r2, [r3, #20]
	nh.advertise(chatter);
 800244c:	4908      	ldr	r1, [pc, #32]	; (8002470 <_Z5setupv+0x4c>)
 800244e:	4802      	ldr	r0, [pc, #8]	; (8002458 <_Z5setupv+0x34>)
 8002450:	f000 fb62 	bl	8002b18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
}
 8002454:	bf00      	nop
 8002456:	bd80      	pop	{r7, pc}
 8002458:	200002b0 	.word	0x200002b0
 800245c:	20000c24 	.word	0x20000c24
 8002460:	20000c40 	.word	0x20000c40
 8002464:	20000c54 	.word	0x20000c54
 8002468:	20000bfc 	.word	0x20000bfc
 800246c:	08009830 	.word	0x08009830
 8002470:	20000c68 	.word	0x20000c68

08002474 <_Z4loopv>:

//     
void loop(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
	str_msg.data = hello; //   
 8002478:	4b05      	ldr	r3, [pc, #20]	; (8002490 <_Z4loopv+0x1c>)
 800247a:	4a06      	ldr	r2, [pc, #24]	; (8002494 <_Z4loopv+0x20>)
 800247c:	605a      	str	r2, [r3, #4]
	chatter.publish(&str_msg);
 800247e:	4904      	ldr	r1, [pc, #16]	; (8002490 <_Z4loopv+0x1c>)
 8002480:	4805      	ldr	r0, [pc, #20]	; (8002498 <_Z4loopv+0x24>)
 8002482:	f7fe fee6 	bl	8001252 <_ZN3ros9Publisher7publishEPKNS_3MsgE>
	//encoder_info.publish(&enc_msg); //   .
	HAL_Delay(100);
 8002486:	2064      	movs	r0, #100	; 0x64
 8002488:	f001 f936 	bl	80036f8 <HAL_Delay>
}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20000c1c 	.word	0x20000c1c
 8002494:	20000008 	.word	0x20000008
 8002498:	20000c68 	.word	0x20000c68

0800249c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 80024aa:	b480      	push	{r7}
 80024ac:	b085      	sub	sp, #20
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
 80024b2:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 80024b4:	2300      	movs	r3, #0
 80024b6:	60fb      	str	r3, [r7, #12]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2b03      	cmp	r3, #3
 80024bc:	d80d      	bhi.n	80024da <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	fa22 f103 	lsr.w	r1, r2, r3
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	4413      	add	r3, r2
 80024ce:	b2ca      	uxtb	r2, r1
 80024d0:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	3301      	adds	r3, #1
 80024d6:	60fb      	str	r3, [r7, #12]
 80024d8:	e7ee      	b.n	80024b8 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 80024da:	bf00      	nop
 80024dc:	3714      	adds	r7, #20
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 80024e6:	b480      	push	{r7}
 80024e8:	b085      	sub	sp, #20
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
 80024ee:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2b03      	cmp	r3, #3
 80024fe:	d811      	bhi.n	8002524 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6839      	ldr	r1, [r7, #0]
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	440a      	add	r2, r1
 800250a:	7812      	ldrb	r2, [r2, #0]
 800250c:	4611      	mov	r1, r2
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	00d2      	lsls	r2, r2, #3
 8002512:	fa01 f202 	lsl.w	r2, r1, r2
 8002516:	431a      	orrs	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	3301      	adds	r3, #1
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	e7ea      	b.n	80024fa <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 8002524:	bf00      	nop
 8002526:	3714      	adds	r7, #20
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	4a04      	ldr	r2, [pc, #16]	; (800254c <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	601a      	str	r2, [r3, #0]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4618      	mov	r0, r3
 8002542:	370c      	adds	r7, #12
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr
 800254c:	08009988 	.word	0x08009988

08002550 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4618      	mov	r0, r3
 800255c:	f7ff ffe8 	bl	8002530 <_ZN3ros15NodeHandleBase_C1Ev>
 8002560:	4a3a      	ldr	r2, [pc, #232]	; (800264c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xfc>)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	3304      	adds	r3, #4
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe fea4 	bl	80012b8 <_ZN13STM32HardwareC1Ev>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f603 1314 	addw	r3, r3, #2324	; 0x914
 800257e:	4618      	mov	r0, r3
 8002580:	f7fe fb8e 	bl	8000ca0 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	2b18      	cmp	r3, #24
 800258c:	d80b      	bhi.n	80025a6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x56>
      publishers[i] = 0;
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	2200      	movs	r2, #0
 800259c:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	3301      	adds	r3, #1
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	e7f0      	b.n	8002588 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 80025a6:	2300      	movs	r3, #0
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	2b18      	cmp	r3, #24
 80025ae:	d80a      	bhi.n	80025c6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x76>
      subscribers[i] = 0;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	693a      	ldr	r2, [r7, #16]
 80025b4:	f202 2222 	addw	r2, r2, #546	; 0x222
 80025b8:	2100      	movs	r1, #0
 80025ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	3301      	adds	r3, #1
 80025c2:	613b      	str	r3, [r7, #16]
 80025c4:	e7f1      	b.n	80025aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x5a>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 80025c6:	2300      	movs	r3, #0
 80025c8:	60fb      	str	r3, [r7, #12]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025d0:	d20a      	bcs.n	80025e8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x98>
      message_in[i] = 0;
 80025d2:	687a      	ldr	r2, [r7, #4]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4413      	add	r3, r2
 80025d8:	f203 4324 	addw	r3, r3, #1060	; 0x424
 80025dc:	2200      	movs	r2, #0
 80025de:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	3301      	adds	r3, #1
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	e7f0      	b.n	80025ca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 80025e8:	2300      	movs	r3, #0
 80025ea:	60bb      	str	r3, [r7, #8]
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025f2:	d20a      	bcs.n	800260a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xba>
      message_out[i] = 0;
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	4413      	add	r3, r2
 80025fa:	f203 6324 	addw	r3, r3, #1572	; 0x624
 80025fe:	2200      	movs	r2, #0
 8002600:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	3301      	adds	r3, #1
 8002606:	60bb      	str	r3, [r7, #8]
 8002608:	e7f0      	b.n	80025ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0x9c>

    req_param_resp.ints_length = 0;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.ints = NULL;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
    req_param_resp.floats_length = 0;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f8c3 2924 	str.w	r2, [r3, #2340]	; 0x924
    req_param_resp.floats = NULL;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f8c3 292c 	str.w	r2, [r3, #2348]	; 0x92c
    req_param_resp.ints_length = 0;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.ints = NULL;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920

    spin_timeout_ = 0;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  }
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4618      	mov	r0, r3
 8002646:	3718      	adds	r7, #24
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	080098fc 	.word	0x080098fc

08002650 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	4a04      	ldr	r2, [pc, #16]	; (800266c <_ZN3ros11Subscriber_C1Ev+0x1c>)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	601a      	str	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4618      	mov	r0, r3
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr
 800266c:	08009970 	.word	0x08009970

08002670 <_ZN3ros10SubscriberIN8std_msgs6StringEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
 800267c:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ffe5 	bl	8002650 <_ZN3ros11Subscriber_C1Ev>
 8002686:	4a0b      	ldr	r2, [pc, #44]	; (80026b4 <_ZN3ros10SubscriberIN8std_msgs6StringEvEC1EPKcPFvRKS2_Ei+0x44>)
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	330c      	adds	r3, #12
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff f9a1 	bl	80019d8 <_ZN8std_msgs6StringC1Ev>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	615a      	str	r2, [r3, #20]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	619a      	str	r2, [r3, #24]
  {
    topic_ = topic_name;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	68ba      	ldr	r2, [r7, #8]
 80026a6:	609a      	str	r2, [r3, #8]
  };
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	080098e4 	.word	0x080098e4

080026b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  /* This function goes in your loop() function, it handles
   *  serial input and callbacks for subscribers.
   */


  virtual int spinOnce()
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  {
    /* restart if timed out */
    uint32_t c_time = hardware_.time();
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	3304      	adds	r3, #4
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fe feff 	bl	80014c8 <_ZN13STM32Hardware4timeEv>
 80026ca:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f8d3 3908 	ldr.w	r3, [r3, #2312]	; 0x908
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	f642 22f8 	movw	r2, #11000	; 0x2af8
 80026da:	4293      	cmp	r3, r2
 80026dc:	d903      	bls.n	80026e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
    {
      configured_ = false;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
    }

    /* reset if message has timed out */
    if (mode_ != MODE_FIRST_FF)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d009      	beq.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
    {
      if (c_time > last_msg_timeout_time)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f8d3 390c 	ldr.w	r3, [r3, #2316]	; 0x90c
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d903      	bls.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      {
        mode_ = MODE_FIRST_FF;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec

    /* while available buffer, read data */
    while (true)
    {
      // If a timeout has been specified, check how long spinOnce has been running.
      if (spin_timeout_ > 0)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 800270a:	2b00      	cmp	r3, #0
 800270c:	d014      	beq.n	8002738 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
      {
        // If the maximum processing timeout has been exceeded, exit with error.
        // The next spinOnce can continue where it left off, or optionally
        // based on the application in use, the hardware buffer could be flushed
        // and start fresh.
        if ((hardware_.time() - c_time) > spin_timeout_)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	3304      	adds	r3, #4
 8002712:	4618      	mov	r0, r3
 8002714:	f7fe fed8 	bl	80014c8 <_ZN13STM32Hardware4timeEv>
 8002718:	4602      	mov	r2, r0
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	1ad2      	subs	r2, r2, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f8d3 3420 	ldr.w	r3, [r3, #1056]	; 0x420
 8002724:	429a      	cmp	r2, r3
 8002726:	bf8c      	ite	hi
 8002728:	2301      	movhi	r3, #1
 800272a:	2300      	movls	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d002      	beq.n	8002738 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        {
          // Exit the spin, processing timeout exceeded.
          return SPIN_TIMEOUT;
 8002732:	f06f 0301 	mvn.w	r3, #1
 8002736:	e197      	b.n	8002a68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
        }
      }
      int data = hardware_.read();
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	3304      	adds	r3, #4
 800273c:	4618      	mov	r0, r3
 800273e:	f7fe fdf3 	bl	8001328 <_ZN13STM32Hardware4readEv>
 8002742:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	2b00      	cmp	r3, #0
 8002748:	f2c0 8177 	blt.w	8002a3a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x382>
        break;
      checksum_ += data;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f8d3 28fc 	ldr.w	r2, [r3, #2300]	; 0x8fc
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	441a      	add	r2, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002762:	2b07      	cmp	r3, #7
 8002764:	d11e      	bne.n	80027a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
      {
        message_in[index_++] = data;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800276c:	1c59      	adds	r1, r3, #1
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	f8c2 18f8 	str.w	r1, [r2, #2296]	; 0x8f8
 8002774:	68ba      	ldr	r2, [r7, #8]
 8002776:	b2d1      	uxtb	r1, r2
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	4413      	add	r3, r2
 800277c:	460a      	mov	r2, r1
 800277e:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
        bytes_--;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8002788:	1e5a      	subs	r2, r3, #1
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1b4      	bne.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2208      	movs	r2, #8
 800279e:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80027a2:	e7af      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_FIRST_FF)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d128      	bne.n	8002800 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
      {
        if (data == 0xff)
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2bff      	cmp	r3, #255	; 0xff
 80027b2:	d10d      	bne.n	80027d0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
        {
          mode_++;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80027ba:	1c5a      	adds	r2, r3, #1
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f103 0214 	add.w	r2, r3, #20
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
 80027ce:	e799      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        }
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3304      	adds	r3, #4
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7fe fe77 	bl	80014c8 <_ZN13STM32Hardware4timeEv>
 80027da:	4602      	mov	r2, r0
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80027e4:	4293      	cmp	r3, r2
 80027e6:	bf8c      	ite	hi
 80027e8:	2301      	movhi	r3, #1
 80027ea:	2300      	movls	r3, #0
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d088      	beq.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        {
          /* We have been stuck in spinOnce too long, return error */
          configured_ = false;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
          return SPIN_TIMEOUT;
 80027fa:	f06f 0301 	mvn.w	r3, #1
 80027fe:	e133      	b.n	8002a68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
        }
      }
      else if (mode_ == MODE_PROTOCOL_VER)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002806:	2b01      	cmp	r3, #1
 8002808:	d11b      	bne.n	8002842 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x18a>
      {
        if (data == PROTOCOL_VER)
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	2bfe      	cmp	r3, #254	; 0xfe
 800280e:	d107      	bne.n	8002820 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
        {
          mode_++;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002816:	1c5a      	adds	r2, r3, #1
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800281e:	e771      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        }
        else
        {
          mode_ = MODE_FIRST_FF;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
          if (configured_ == false)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 800282e:	f083 0301 	eor.w	r3, r3, #1
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b00      	cmp	r3, #0
 8002836:	f43f af65 	beq.w	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f99c 	bl	8002b78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8002840:	e760      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        }
      }
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002848:	2b02      	cmp	r3, #2
 800284a:	d113      	bne.n	8002874 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1bc>
      {
        bytes_ = data;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	68ba      	ldr	r2, [r7, #8]
 8002850:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        index_ = 0;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
        mode_++;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002862:	1c5a      	adds	r2, r3, #1
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte for calculating size checksum */
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	68ba      	ldr	r2, [r7, #8]
 800286e:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8002872:	e747      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 800287a:	2b03      	cmp	r3, #3
 800287c:	d110      	bne.n	80028a0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e8>
      {
        bytes_ += data << 8;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	; 0x8f0
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	021b      	lsls	r3, r3, #8
 8002888:	441a      	add	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
        mode_++;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002896:	1c5a      	adds	r2, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800289e:	e731      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_SIZE_CHECKSUM)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80028a6:	2b04      	cmp	r3, #4
 80028a8:	d116      	bne.n	80028d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x220>
      {
        if ((checksum_ % 256) == 255)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 80028b0:	425a      	negs	r2, r3
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	b2d2      	uxtb	r2, r2
 80028b6:	bf58      	it	pl
 80028b8:	4253      	negpl	r3, r2
 80028ba:	2bff      	cmp	r3, #255	; 0xff
 80028bc:	d107      	bne.n	80028ce <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x216>
          mode_++;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80028c4:	1c5a      	adds	r2, r3, #1
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80028cc:	e71a      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 80028d6:	e715      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80028de:	2b05      	cmp	r3, #5
 80028e0:	d10f      	bne.n	8002902 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x24a>
      {
        topic_ = data;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68ba      	ldr	r2, [r7, #8]
 80028e6:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_++;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80028f0:	1c5a      	adds	r2, r3, #1
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        checksum_ = data;               /* first byte included in checksum */
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68ba      	ldr	r2, [r7, #8]
 80028fc:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
 8002900:	e700      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002908:	2b06      	cmp	r3, #6
 800290a:	d117      	bne.n	800293c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x284>
      {
        topic_ += data << 8;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	; 0x8f4
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	021b      	lsls	r3, r3, #8
 8002916:	441a      	add	r2, r3
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
        mode_ = MODE_MESSAGE;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2207      	movs	r2, #7
 8002922:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if (bytes_ == 0)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 800292c:	2b00      	cmp	r3, #0
 800292e:	f47f aee9 	bne.w	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2208      	movs	r2, #8
 8002936:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
 800293a:	e6e3      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      }
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 8002942:	2b08      	cmp	r3, #8
 8002944:	f47f aede 	bne.w	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      {
        mode_ = MODE_FIRST_FF;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        if ((checksum_ % 256) == 255)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8002956:	425a      	negs	r2, r3
 8002958:	b2db      	uxtb	r3, r3
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	bf58      	it	pl
 800295e:	4253      	negpl	r3, r2
 8002960:	2bff      	cmp	r3, #255	; 0xff
 8002962:	f47f aecf 	bne.w	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        {
          if (topic_ == TopicInfo::ID_PUBLISHER)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 800296c:	2b00      	cmp	r3, #0
 800296e:	d110      	bne.n	8002992 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2da>
          {
            requestSyncTime();
 8002970:	6878      	ldr	r0, [r7, #4]
 8002972:	f000 f901 	bl	8002b78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 f91c 	bl	8002bb4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
            last_sync_receive_time = c_time;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
            return SPIN_ERR;
 800298c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002990:	e06a      	b.n	8002a68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3b0>
          }
          else if (topic_ == TopicInfo::ID_TIME)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8002998:	2b0a      	cmp	r3, #10
 800299a:	d107      	bne.n	80029ac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2f4>
          {
            syncTime(message_in);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f203 4324 	addw	r3, r3, #1060	; 0x424
 80029a2:	4619      	mov	r1, r3
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f000 f9e5 	bl	8002d74 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 80029aa:	e6ab      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          }
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80029b2:	2b06      	cmp	r3, #6
 80029b4:	d10e      	bne.n	80029d4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x31c>
          {
            req_param_resp.deserialize(message_in);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f603 1214 	addw	r2, r3, #2324	; 0x914
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f203 4324 	addw	r3, r3, #1060	; 0x424
 80029c2:	4619      	mov	r1, r3
 80029c4:	4610      	mov	r0, r2
 80029c6:	f7fe faa0 	bl	8000f0a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 2910 	strb.w	r2, [r3, #2320]	; 0x910
 80029d2:	e697      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          }
          else if (topic_ == TopicInfo::ID_TX_STOP)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80029da:	2b0b      	cmp	r3, #11
 80029dc:	d104      	bne.n	80029e8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x330>
          {
            configured_ = false;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2200      	movs	r2, #0
 80029e2:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
 80029e6:	e68d      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          }
          else
          {
            if (subscribers[topic_ - 100])
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 80029ee:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f202 2222 	addw	r2, r2, #546	; 0x222
 80029f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	f43f ae81 	beq.w	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8002a08:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002a12:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	; 0x8f4
 8002a1c:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002a26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	f202 4224 	addw	r2, r2, #1060	; 0x424
 8002a34:	4611      	mov	r1, r2
 8002a36:	4798      	blx	r3
    while (true)
 8002a38:	e664      	b.n	8002704 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 8002a3a:	bf00      	nop
        }
      }
    }

    /* occasionally sync time */
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d00f      	beq.n	8002a66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3ae>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f8d3 3904 	ldr.w	r3, [r3, #2308]	; 0x904
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	1ad3      	subs	r3, r2, r3
 8002a50:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d906      	bls.n	8002a66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3ae>
    {
      requestSyncTime();
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f88d 	bl	8002b78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	68fa      	ldr	r2, [r7, #12]
 8002a62:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    }

    return SPIN_OK;
 8002a66:	2300      	movs	r3, #0
  }
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3710      	adds	r7, #16
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:
  Hardware* getHardware()
 8002a70:	b480      	push	{r7}
 8002a72:	b083      	sub	sp, #12
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
    return &hardware_;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	3304      	adds	r3, #4
  }
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:
  void initNode()
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
    hardware_.init();
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	3304      	adds	r3, #4
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7fe fc2b 	bl	80012f0 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
    bytes_ = 0;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
    index_ = 0;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
    topic_ = 0;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f8c3 28f4 	str.w	r2, [r3, #2292]	; 0x8f4
  };
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E>:
    }
    return false;
  }

  /* Register a new subscriber */
  bool subscribe(Subscriber_& s)
 8002ac2:	b480      	push	{r7}
 8002ac4:	b085      	sub	sp, #20
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
 8002aca:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8002acc:	2300      	movs	r3, #0
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2b18      	cmp	r3, #24
 8002ad4:	dc19      	bgt.n	8002b0a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x48>
    {
      if (subscribers[i] == 0) // empty slot
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d10d      	bne.n	8002b02 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x40>
      {
        subscribers[i] = &s;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002aee:	6839      	ldr	r1, [r7, #0]
 8002af0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	605a      	str	r2, [r3, #4]
        return true;
 8002afe:	2301      	movs	r3, #1
 8002b00:	e004      	b.n	8002b0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	3301      	adds	r3, #1
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	e7e2      	b.n	8002ad0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0xe>
      }
    }
    return false;
 8002b0a:	2300      	movs	r3, #0
  }
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3714      	adds	r7, #20
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  bool advertise(Publisher & p)
 8002b18:	b480      	push	{r7}
 8002b1a:	b085      	sub	sp, #20
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2b18      	cmp	r3, #24
 8002b2a:	dc1e      	bgt.n	8002b6a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x52>
      if (publishers[i] == 0) // empty slot
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4413      	add	r3, r2
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d111      	bne.n	8002b62 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4a>
        publishers[i] = &p;
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4413      	add	r3, r2
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	60da      	str	r2, [r3, #12]
        return true;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e004      	b.n	8002b6c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	3301      	adds	r3, #1
 8002b66:	60fb      	str	r3, [r7, #12]
 8002b68:	e7dd      	b.n	8002b26 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0xe>
    return false;
 8002b6a:	2300      	movs	r3, #0
  }
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr

08002b78 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b086      	sub	sp, #24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 8002b80:	f107 030c 	add.w	r3, r7, #12
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7fd fd27 	bl	80005d8 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f107 020c 	add.w	r2, r7, #12
 8002b94:	210a      	movs	r1, #10
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	4798      	blx	r3
    rt_time = hardware_.time();
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7fe fc92 	bl	80014c8 <_ZN13STM32Hardware4timeEv>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  }
 8002bac:	bf00      	nop
 8002bae:	3718      	adds	r7, #24
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
    bool v = advertise(srv.pub);
    bool w = subscribe(srv);
    return v && w;
  }

  void negotiateTopics()
 8002bb4:	b590      	push	{r4, r7, lr}
 8002bb6:	b08b      	sub	sp, #44	; 0x2c
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8002bbc:	f107 030c 	add.w	r3, r7, #12
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7fd fdf9 	bl	80007b8 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8002bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bcc:	2b18      	cmp	r3, #24
 8002bce:	dc63      	bgt.n	8002c98 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe4>
    {
      if (publishers[i] != 0) // non-empty slot
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d056      	beq.n	8002c90 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xdc>
      {
        ti.topic_id = publishers[i]->id_;
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	4413      	add	r3, r2
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	689b      	ldr	r3, [r3, #8]
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 8002bf6:	687a      	ldr	r2, [r7, #4]
 8002bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bfa:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c0c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	4413      	add	r3, r2
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	6859      	ldr	r1, [r3, #4]
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	4413      	add	r3, r2
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	3308      	adds	r3, #8
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4608      	mov	r0, r1
 8002c30:	4798      	blx	r3
 8002c32:	4603      	mov	r3, r0
 8002c34:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002c3e:	009b      	lsls	r3, r3, #2
 8002c40:	4413      	add	r3, r2
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	6859      	ldr	r1, [r3, #4]
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	4413      	add	r3, r2
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	330c      	adds	r3, #12
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4608      	mov	r0, r1
 8002c5e:	4798      	blx	r3
 8002c60:	4603      	mov	r3, r0
 8002c62:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 8002c64:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c68:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681c      	ldr	r4, [r3, #0]
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c74:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	4413      	add	r3, r2
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fe fafb 	bl	800127a <_ZN3ros9Publisher15getEndpointTypeEv>
 8002c84:	4601      	mov	r1, r0
 8002c86:	f107 030c 	add.w	r3, r7, #12
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8002c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c92:	3301      	adds	r3, #1
 8002c94:	627b      	str	r3, [r7, #36]	; 0x24
 8002c96:	e798      	b.n	8002bca <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8002c98:	2300      	movs	r3, #0
 8002c9a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9e:	2b18      	cmp	r3, #24
 8002ca0:	dc5f      	bgt.n	8002d62 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1ae>
    {
      if (subscribers[i] != 0) // non-empty slot
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ca6:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002caa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d053      	beq.n	8002d5a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a6>
      {
        ti.topic_id = subscribers[i]->id_;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cb6:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cc8:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cd8:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002cdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ce4:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002ce8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	3308      	adds	r3, #8
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4608      	mov	r0, r1
 8002cf4:	4798      	blx	r3
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cfe:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002d02:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d0a:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	330c      	adds	r3, #12
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4608      	mov	r0, r1
 8002d1a:	4798      	blx	r3
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8002d20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d24:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681c      	ldr	r4, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d30:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002d34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d3c:	f202 2222 	addw	r2, r2, #546	; 0x222
 8002d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	3304      	adds	r3, #4
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4608      	mov	r0, r1
 8002d4c:	4798      	blx	r3
 8002d4e:	4601      	mov	r1, r0
 8002d50:	f107 030c 	add.w	r3, r7, #12
 8002d54:	461a      	mov	r2, r3
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	627b      	str	r3, [r7, #36]	; 0x24
 8002d60:	e79c      	b.n	8002c9c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xe8>
      }
    }
    configured_ = true;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2201      	movs	r2, #1
 8002d66:	f883 2900 	strb.w	r2, [r3, #2304]	; 0x900
  }
 8002d6a:	bf00      	nop
 8002d6c:	372c      	adds	r7, #44	; 0x2c
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd90      	pop	{r4, r7, pc}
	...

08002d74 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b086      	sub	sp, #24
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 8002d7e:	f107 0308 	add.w	r3, r7, #8
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fd fc28 	bl	80005d8 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3304      	adds	r3, #4
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7fe fb9b 	bl	80014c8 <_ZN13STM32Hardware4timeEv>
 8002d92:	4602      	mov	r2, r0
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 8002d9e:	f107 0308 	add.w	r3, r7, #8
 8002da2:	6839      	ldr	r1, [r7, #0]
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fd fc87 	bl	80006b8 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	4915      	ldr	r1, [pc, #84]	; (8002e04 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8002db0:	fba1 1303 	umull	r1, r3, r1, r3
 8002db4:	099b      	lsrs	r3, r3, #6
 8002db6:	4413      	add	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8002dba:	6939      	ldr	r1, [r7, #16]
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 8002dc0:	fba3 0302 	umull	r0, r3, r3, r2
 8002dc4:	099b      	lsrs	r3, r3, #6
 8002dc6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002dca:	fb00 f303 	mul.w	r3, r0, r3
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	4a0d      	ldr	r2, [pc, #52]	; (8002e08 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 8002dd2:	fb02 f303 	mul.w	r3, r2, r3
 8002dd6:	440b      	add	r3, r1
 8002dd8:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8002dda:	f107 0308 	add.w	r3, r7, #8
 8002dde:	3304      	adds	r3, #4
 8002de0:	4619      	mov	r1, r3
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 f8a4 	bl	8002f30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	3304      	adds	r3, #4
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7fe fb6b 	bl	80014c8 <_ZN13STM32Hardware4timeEv>
 8002df2:	4602      	mov	r2, r0
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
  }
 8002dfa:	bf00      	nop
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	10624dd3 	.word	0x10624dd3
 8002e08:	000f4240 	.word	0x000f4240

08002e0c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b088      	sub	sp, #32
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	2b63      	cmp	r3, #99	; 0x63
 8002e1c:	dd09      	ble.n	8002e32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
 8002e24:	f083 0301 	eor.w	r3, r3, #1
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	e077      	b.n	8002f22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	68fa      	ldr	r2, [r7, #12]
 8002e3a:	f202 6224 	addw	r2, r2, #1572	; 0x624
 8002e3e:	3207      	adds	r2, #7
 8002e40:	4611      	mov	r1, r2
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	4798      	blx	r3
 8002e46:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	22ff      	movs	r2, #255	; 0xff
 8002e4c:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624
    message_out[1] = PROTOCOL_VER;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	22fe      	movs	r2, #254	; 0xfe
 8002e54:	f883 2625 	strb.w	r2, [r3, #1573]	; 0x625
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f883 2626 	strb.w	r2, [r3, #1574]	; 0x626
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	121b      	asrs	r3, r3, #8
 8002e68:	b2da      	uxtb	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	f883 2627 	strb.w	r2, [r3, #1575]	; 0x627
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f893 2626 	ldrb.w	r2, [r3, #1574]	; 0x626
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f893 3627 	ldrb.w	r3, [r3, #1575]	; 0x627
 8002e7c:	4413      	add	r3, r2
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	43db      	mvns	r3, r3
 8002e82:	b2da      	uxtb	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f883 2628 	strb.w	r2, [r3, #1576]	; 0x628
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	b2da      	uxtb	r2, r3
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f883 2629 	strb.w	r2, [r3, #1577]	; 0x629
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	b21b      	sxth	r3, r3
 8002e98:	121b      	asrs	r3, r3, #8
 8002e9a:	b2da      	uxtb	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f883 262a 	strb.w	r2, [r3, #1578]	; 0x62a

    /* calculate checksum */
    int chk = 0;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8002ea6:	2305      	movs	r3, #5
 8002ea8:	61bb      	str	r3, [r7, #24]
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	3307      	adds	r3, #7
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	da0d      	bge.n	8002ed0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xc4>
      chk += message_out[i];
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	4413      	add	r3, r2
 8002eba:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	61bb      	str	r3, [r7, #24]
 8002ece:	e7ec      	b.n	8002eaa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x9e>
    l += 7;
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	3307      	adds	r3, #7
 8002ed4:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	425a      	negs	r2, r3
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	b2d2      	uxtb	r2, r2
 8002ede:	bf58      	it	pl
 8002ee0:	4253      	negpl	r3, r2
 8002ee2:	b2da      	uxtb	r2, r3
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	1c59      	adds	r1, r3, #1
 8002ee8:	6179      	str	r1, [r7, #20]
 8002eea:	43d2      	mvns	r2, r2
 8002eec:	b2d1      	uxtb	r1, r2
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	460a      	mov	r2, r1
 8002ef4:	f883 2624 	strb.w	r2, [r3, #1572]	; 0x624

    if (l <= OUTPUT_SIZE)
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002efe:	dc0a      	bgt.n	8002f16 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10a>
    {
      hardware_.write(message_out, l);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	1d18      	adds	r0, r3, #4
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f203 6324 	addw	r3, r3, #1572	; 0x624
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	f7fe fa95 	bl	800143c <_ZN13STM32Hardware5writeEPhi>
      return l;
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	e005      	b.n	8002f22 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x116>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8002f16:	4905      	ldr	r1, [pc, #20]	; (8002f2c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x120>)
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 f849 	bl	8002fb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 8002f1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
  }
 8002f22:	4618      	mov	r0, r3
 8002f24:	3720      	adds	r7, #32
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	08009840 	.word	0x08009840

08002f30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7fe fac2 	bl	80014c8 <_ZN13STM32Hardware4timeEv>
 8002f44:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	4915      	ldr	r1, [pc, #84]	; (8002fa4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 8002f4e:	fba1 1303 	umull	r1, r3, r1, r3
 8002f52:	099b      	lsrs	r3, r3, #6
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	1e5a      	subs	r2, r3, #1
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	6859      	ldr	r1, [r3, #4]
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	4b0f      	ldr	r3, [pc, #60]	; (8002fa4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x74>)
 8002f66:	fba3 0302 	umull	r0, r3, r3, r2
 8002f6a:	099b      	lsrs	r3, r3, #6
 8002f6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f70:	fb00 f303 	mul.w	r3, r0, r3
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	4a0c      	ldr	r2, [pc, #48]	; (8002fa8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x78>)
 8002f78:	fb02 f303 	mul.w	r3, r2, r3
 8002f7c:	1aca      	subs	r2, r1, r3
 8002f7e:	4b0b      	ldr	r3, [pc, #44]	; (8002fac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERNS_4TimeE+0x7c>)
 8002f80:	4413      	add	r3, r2
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
    normalizeSecNSec(sec_offset, nsec_offset);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f503 6283 	add.w	r2, r3, #1048	; 0x418
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 8002f94:	4619      	mov	r1, r3
 8002f96:	4610      	mov	r0, r2
 8002f98:	f7fd fad0 	bl	800053c <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8002f9c:	bf00      	nop
 8002f9e:	3710      	adds	r7, #16
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	10624dd3 	.word	0x10624dd3
 8002fa8:	000f4240 	.word	0x000f4240
 8002fac:	3b9aca00 	.word	0x3b9aca00

08002fb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8002fba:	683a      	ldr	r2, [r7, #0]
 8002fbc:	2103      	movs	r1, #3
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 f804 	bl	8002fcc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8002fc4:	bf00      	nop
 8002fc6:	3708      	adds	r7, #8
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}

08002fcc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b088      	sub	sp, #32
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	607a      	str	r2, [r7, #4]
 8002fd8:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8002fda:	f107 0314 	add.w	r3, r7, #20
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fd fdae 	bl	8000b40 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8002fe4:	7afb      	ldrb	r3, [r7, #11]
 8002fe6:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f107 0214 	add.w	r2, r7, #20
 8002ff6:	2107      	movs	r1, #7
 8002ff8:	68f8      	ldr	r0, [r7, #12]
 8002ffa:	4798      	blx	r3
  }
 8002ffc:	bf00      	nop
 8002ffe:	3720      	adds	r7, #32
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <_Z41__static_initialization_and_destruction_0ii>:
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2b01      	cmp	r3, #1
 8003012:	d12b      	bne.n	800306c <_Z41__static_initialization_and_destruction_0ii+0x68>
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800301a:	4293      	cmp	r3, r2
 800301c:	d126      	bne.n	800306c <_Z41__static_initialization_and_destruction_0ii+0x68>
ros::NodeHandle nh;
 800301e:	4815      	ldr	r0, [pc, #84]	; (8003074 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8003020:	f7ff fa96 	bl	8002550 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::String ctl_msg; //  
 8003024:	4814      	ldr	r0, [pc, #80]	; (8003078 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8003026:	f7fe fcd7 	bl	80019d8 <_ZN8std_msgs6StringC1Ev>
std_msgs::UInt16 ir_msg; // IR 
 800302a:	4814      	ldr	r0, [pc, #80]	; (800307c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800302c:	f7fe fd70 	bl	8001b10 <_ZN8std_msgs6UInt16C1Ev>
encoder_msgs::EncoderInfo enc_msg; //  
 8003030:	4813      	ldr	r0, [pc, #76]	; (8003080 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8003032:	f7fe fbe9 	bl	8001808 <_ZN12encoder_msgs11EncoderInfoC1Ev>
std_msgs::String str_msg; // USART   
 8003036:	4813      	ldr	r0, [pc, #76]	; (8003084 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8003038:	f7fe fcce 	bl	80019d8 <_ZN8std_msgs6StringC1Ev>
ros::Subscriber<std_msgs::String> ctl_sub("control_motor", &controlCallback);
 800303c:	2301      	movs	r3, #1
 800303e:	4a12      	ldr	r2, [pc, #72]	; (8003088 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8003040:	4912      	ldr	r1, [pc, #72]	; (800308c <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8003042:	4813      	ldr	r0, [pc, #76]	; (8003090 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8003044:	f7ff fb14 	bl	8002670 <_ZN3ros10SubscriberIN8std_msgs6StringEvEC1EPKcPFvRKS2_Ei>
ros::Publisher ir_value("ir_value", &ir_msg);
 8003048:	2300      	movs	r3, #0
 800304a:	4a0c      	ldr	r2, [pc, #48]	; (800307c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800304c:	4911      	ldr	r1, [pc, #68]	; (8003094 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 800304e:	4812      	ldr	r0, [pc, #72]	; (8003098 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8003050:	f7fe f8e8 	bl	8001224 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher encoder_info("encoder_info", &enc_msg);
 8003054:	2300      	movs	r3, #0
 8003056:	4a0a      	ldr	r2, [pc, #40]	; (8003080 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8003058:	4910      	ldr	r1, [pc, #64]	; (800309c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 800305a:	4811      	ldr	r0, [pc, #68]	; (80030a0 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 800305c:	f7fe f8e2 	bl	8001224 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Publisher chatter("chatter", &str_msg); //  
 8003060:	2300      	movs	r3, #0
 8003062:	4a08      	ldr	r2, [pc, #32]	; (8003084 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8003064:	490f      	ldr	r1, [pc, #60]	; (80030a4 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8003066:	4810      	ldr	r0, [pc, #64]	; (80030a8 <_Z41__static_initialization_and_destruction_0ii+0xa4>)
 8003068:	f7fe f8dc 	bl	8001224 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
}
 800306c:	bf00      	nop
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	200002b0 	.word	0x200002b0
 8003078:	20000bec 	.word	0x20000bec
 800307c:	20000bf4 	.word	0x20000bf4
 8003080:	20000bfc 	.word	0x20000bfc
 8003084:	20000c1c 	.word	0x20000c1c
 8003088:	080021d1 	.word	0x080021d1
 800308c:	0800987c 	.word	0x0800987c
 8003090:	20000c24 	.word	0x20000c24
 8003094:	0800988c 	.word	0x0800988c
 8003098:	20000c40 	.word	0x20000c40
 800309c:	08009898 	.word	0x08009898
 80030a0:	20000c54 	.word	0x20000c54
 80030a4:	080098a8 	.word	0x080098a8
 80030a8:	20000c68 	.word	0x20000c68

080030ac <_ZN3ros10SubscriberIN8std_msgs6StringEvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	330c      	adds	r3, #12
 80030ba:	6839      	ldr	r1, [r7, #0]
 80030bc:	4618      	mov	r0, r3
 80030be:	f7fe fccc 	bl	8001a5a <_ZN8std_msgs6String11deserializeEPh>
    this->cb_(msg);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	320c      	adds	r2, #12
 80030ca:	4610      	mov	r0, r2
 80030cc:	4798      	blx	r3
  }
 80030ce:	bf00      	nop
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <_ZN3ros10SubscriberIN8std_msgs6StringEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 80030d6:	b480      	push	{r7}
 80030d8:	b083      	sub	sp, #12
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	699b      	ldr	r3, [r3, #24]
  }
 80030e2:	4618      	mov	r0, r3
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr

080030ee <_ZN3ros10SubscriberIN8std_msgs6StringEvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 80030ee:	b580      	push	{r7, lr}
 80030f0:	b082      	sub	sp, #8
 80030f2:	af00      	add	r7, sp, #0
 80030f4:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	330c      	adds	r3, #12
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7fe fcec 	bl	8001ad8 <_ZN8std_msgs6String7getTypeEv>
 8003100:	4603      	mov	r3, r0
  }
 8003102:	4618      	mov	r0, r3
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}

0800310a <_ZN3ros10SubscriberIN8std_msgs6StringEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 800310a:	b580      	push	{r7, lr}
 800310c:	b082      	sub	sp, #8
 800310e:	af00      	add	r7, sp, #0
 8003110:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	330c      	adds	r3, #12
 8003116:	4618      	mov	r0, r3
 8003118:	f7fe fcec 	bl	8001af4 <_ZN8std_msgs6String6getMD5Ev>
 800311c:	4603      	mov	r3, r0
  }
 800311e:	4618      	mov	r0, r3
 8003120:	3708      	adds	r7, #8
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}

08003126 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected()
 8003126:	b480      	push	{r7}
 8003128:	b083      	sub	sp, #12
 800312a:	af00      	add	r7, sp, #0
 800312c:	6078      	str	r0, [r7, #4]
    return configured_;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f893 3900 	ldrb.w	r3, [r3, #2304]	; 0x900
  };
 8003134:	4618      	mov	r0, r3
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <_GLOBAL__sub_I_hadc2>:
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
 8003144:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003148:	2001      	movs	r0, #1
 800314a:	f7ff ff5b 	bl	8003004 <_Z41__static_initialization_and_destruction_0ii>
 800314e:	bd80      	pop	{r7, pc}

08003150 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003156:	4b0f      	ldr	r3, [pc, #60]	; (8003194 <HAL_MspInit+0x44>)
 8003158:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800315a:	4a0e      	ldr	r2, [pc, #56]	; (8003194 <HAL_MspInit+0x44>)
 800315c:	f043 0301 	orr.w	r3, r3, #1
 8003160:	6613      	str	r3, [r2, #96]	; 0x60
 8003162:	4b0c      	ldr	r3, [pc, #48]	; (8003194 <HAL_MspInit+0x44>)
 8003164:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003166:	f003 0301 	and.w	r3, r3, #1
 800316a:	607b      	str	r3, [r7, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800316e:	4b09      	ldr	r3, [pc, #36]	; (8003194 <HAL_MspInit+0x44>)
 8003170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003172:	4a08      	ldr	r2, [pc, #32]	; (8003194 <HAL_MspInit+0x44>)
 8003174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003178:	6593      	str	r3, [r2, #88]	; 0x58
 800317a:	4b06      	ldr	r3, [pc, #24]	; (8003194 <HAL_MspInit+0x44>)
 800317c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800317e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003182:	603b      	str	r3, [r7, #0]
 8003184:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003186:	f003 f991 	bl	80064ac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	40021000 	.word	0x40021000

08003198 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b08a      	sub	sp, #40	; 0x28
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a0:	f107 0314 	add.w	r3, r7, #20
 80031a4:	2200      	movs	r2, #0
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	605a      	str	r2, [r3, #4]
 80031aa:	609a      	str	r2, [r3, #8]
 80031ac:	60da      	str	r2, [r3, #12]
 80031ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a19      	ldr	r2, [pc, #100]	; (800321c <HAL_ADC_MspInit+0x84>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d12c      	bne.n	8003214 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80031ba:	4b19      	ldr	r3, [pc, #100]	; (8003220 <HAL_ADC_MspInit+0x88>)
 80031bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031be:	4a18      	ldr	r2, [pc, #96]	; (8003220 <HAL_ADC_MspInit+0x88>)
 80031c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80031c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031c6:	4b16      	ldr	r3, [pc, #88]	; (8003220 <HAL_ADC_MspInit+0x88>)
 80031c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031ce:	613b      	str	r3, [r7, #16]
 80031d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031d2:	4b13      	ldr	r3, [pc, #76]	; (8003220 <HAL_ADC_MspInit+0x88>)
 80031d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031d6:	4a12      	ldr	r2, [pc, #72]	; (8003220 <HAL_ADC_MspInit+0x88>)
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031de:	4b10      	ldr	r3, [pc, #64]	; (8003220 <HAL_ADC_MspInit+0x88>)
 80031e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	60fb      	str	r3, [r7, #12]
 80031e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA0     ------> ADC2_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80031ea:	2301      	movs	r3, #1
 80031ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80031ee:	2303      	movs	r3, #3
 80031f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f2:	2300      	movs	r3, #0
 80031f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031f6:	f107 0314 	add.w	r3, r7, #20
 80031fa:	4619      	mov	r1, r3
 80031fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003200:	f002 fefe 	bl	8006000 <HAL_GPIO_Init>

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003204:	2200      	movs	r2, #0
 8003206:	2100      	movs	r1, #0
 8003208:	2012      	movs	r0, #18
 800320a:	f002 fbea 	bl	80059e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800320e:	2012      	movs	r0, #18
 8003210:	f002 fc01 	bl	8005a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003214:	bf00      	nop
 8003216:	3728      	adds	r7, #40	; 0x28
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	50000100 	.word	0x50000100
 8003220:	40021000 	.word	0x40021000

08003224 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003234:	d10b      	bne.n	800324e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003236:	4b09      	ldr	r3, [pc, #36]	; (800325c <HAL_TIM_PWM_MspInit+0x38>)
 8003238:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800323a:	4a08      	ldr	r2, [pc, #32]	; (800325c <HAL_TIM_PWM_MspInit+0x38>)
 800323c:	f043 0301 	orr.w	r3, r3, #1
 8003240:	6593      	str	r3, [r2, #88]	; 0x58
 8003242:	4b06      	ldr	r3, [pc, #24]	; (800325c <HAL_TIM_PWM_MspInit+0x38>)
 8003244:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	60fb      	str	r3, [r7, #12]
 800324c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800324e:	bf00      	nop
 8003250:	3714      	adds	r7, #20
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr
 800325a:	bf00      	nop
 800325c:	40021000 	.word	0x40021000

08003260 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b088      	sub	sp, #32
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003268:	f107 030c 	add.w	r3, r7, #12
 800326c:	2200      	movs	r2, #0
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	605a      	str	r2, [r3, #4]
 8003272:	609a      	str	r2, [r3, #8]
 8003274:	60da      	str	r2, [r3, #12]
 8003276:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003280:	d11d      	bne.n	80032be <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003282:	4b11      	ldr	r3, [pc, #68]	; (80032c8 <HAL_TIM_MspPostInit+0x68>)
 8003284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003286:	4a10      	ldr	r2, [pc, #64]	; (80032c8 <HAL_TIM_MspPostInit+0x68>)
 8003288:	f043 0301 	orr.w	r3, r3, #1
 800328c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800328e:	4b0e      	ldr	r3, [pc, #56]	; (80032c8 <HAL_TIM_MspPostInit+0x68>)
 8003290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	60bb      	str	r3, [r7, #8]
 8003298:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800329a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800329e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a0:	2302      	movs	r3, #2
 80032a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a4:	2300      	movs	r3, #0
 80032a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a8:	2300      	movs	r3, #0
 80032aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032ac:	2301      	movs	r3, #1
 80032ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b0:	f107 030c 	add.w	r3, r7, #12
 80032b4:	4619      	mov	r1, r3
 80032b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032ba:	f002 fea1 	bl	8006000 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80032be:	bf00      	nop
 80032c0:	3720      	adds	r7, #32
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	40021000 	.word	0x40021000

080032cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b08a      	sub	sp, #40	; 0x28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032d4:	f107 0314 	add.w	r3, r7, #20
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	605a      	str	r2, [r3, #4]
 80032de:	609a      	str	r2, [r3, #8]
 80032e0:	60da      	str	r2, [r3, #12]
 80032e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a46      	ldr	r2, [pc, #280]	; (8003404 <HAL_UART_MspInit+0x138>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	f040 8085 	bne.w	80033fa <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80032f0:	4b45      	ldr	r3, [pc, #276]	; (8003408 <HAL_UART_MspInit+0x13c>)
 80032f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f4:	4a44      	ldr	r2, [pc, #272]	; (8003408 <HAL_UART_MspInit+0x13c>)
 80032f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032fa:	6593      	str	r3, [r2, #88]	; 0x58
 80032fc:	4b42      	ldr	r3, [pc, #264]	; (8003408 <HAL_UART_MspInit+0x13c>)
 80032fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003304:	613b      	str	r3, [r7, #16]
 8003306:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003308:	4b3f      	ldr	r3, [pc, #252]	; (8003408 <HAL_UART_MspInit+0x13c>)
 800330a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800330c:	4a3e      	ldr	r2, [pc, #248]	; (8003408 <HAL_UART_MspInit+0x13c>)
 800330e:	f043 0301 	orr.w	r3, r3, #1
 8003312:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003314:	4b3c      	ldr	r3, [pc, #240]	; (8003408 <HAL_UART_MspInit+0x13c>)
 8003316:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	60fb      	str	r3, [r7, #12]
 800331e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8003320:	230c      	movs	r3, #12
 8003322:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003324:	2302      	movs	r3, #2
 8003326:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003328:	2300      	movs	r3, #0
 800332a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800332c:	2300      	movs	r3, #0
 800332e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003330:	2307      	movs	r3, #7
 8003332:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003334:	f107 0314 	add.w	r3, r7, #20
 8003338:	4619      	mov	r1, r3
 800333a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800333e:	f002 fe5f 	bl	8006000 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8003342:	4b32      	ldr	r3, [pc, #200]	; (800340c <HAL_UART_MspInit+0x140>)
 8003344:	4a32      	ldr	r2, [pc, #200]	; (8003410 <HAL_UART_MspInit+0x144>)
 8003346:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003348:	4b30      	ldr	r3, [pc, #192]	; (800340c <HAL_UART_MspInit+0x140>)
 800334a:	221a      	movs	r2, #26
 800334c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800334e:	4b2f      	ldr	r3, [pc, #188]	; (800340c <HAL_UART_MspInit+0x140>)
 8003350:	2200      	movs	r2, #0
 8003352:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003354:	4b2d      	ldr	r3, [pc, #180]	; (800340c <HAL_UART_MspInit+0x140>)
 8003356:	2200      	movs	r2, #0
 8003358:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800335a:	4b2c      	ldr	r3, [pc, #176]	; (800340c <HAL_UART_MspInit+0x140>)
 800335c:	2280      	movs	r2, #128	; 0x80
 800335e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003360:	4b2a      	ldr	r3, [pc, #168]	; (800340c <HAL_UART_MspInit+0x140>)
 8003362:	2200      	movs	r2, #0
 8003364:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003366:	4b29      	ldr	r3, [pc, #164]	; (800340c <HAL_UART_MspInit+0x140>)
 8003368:	2200      	movs	r2, #0
 800336a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800336c:	4b27      	ldr	r3, [pc, #156]	; (800340c <HAL_UART_MspInit+0x140>)
 800336e:	2200      	movs	r2, #0
 8003370:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003372:	4b26      	ldr	r3, [pc, #152]	; (800340c <HAL_UART_MspInit+0x140>)
 8003374:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003378:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800337a:	4824      	ldr	r0, [pc, #144]	; (800340c <HAL_UART_MspInit+0x140>)
 800337c:	f002 fb66 	bl	8005a4c <HAL_DMA_Init>
 8003380:	4603      	mov	r3, r0
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8003386:	f7ff f889 	bl	800249c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a1f      	ldr	r2, [pc, #124]	; (800340c <HAL_UART_MspInit+0x140>)
 800338e:	679a      	str	r2, [r3, #120]	; 0x78
 8003390:	4a1e      	ldr	r2, [pc, #120]	; (800340c <HAL_UART_MspInit+0x140>)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8003396:	4b1f      	ldr	r3, [pc, #124]	; (8003414 <HAL_UART_MspInit+0x148>)
 8003398:	4a1f      	ldr	r2, [pc, #124]	; (8003418 <HAL_UART_MspInit+0x14c>)
 800339a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800339c:	4b1d      	ldr	r3, [pc, #116]	; (8003414 <HAL_UART_MspInit+0x148>)
 800339e:	221b      	movs	r2, #27
 80033a0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033a2:	4b1c      	ldr	r3, [pc, #112]	; (8003414 <HAL_UART_MspInit+0x148>)
 80033a4:	2210      	movs	r2, #16
 80033a6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80033a8:	4b1a      	ldr	r3, [pc, #104]	; (8003414 <HAL_UART_MspInit+0x148>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80033ae:	4b19      	ldr	r3, [pc, #100]	; (8003414 <HAL_UART_MspInit+0x148>)
 80033b0:	2280      	movs	r2, #128	; 0x80
 80033b2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80033b4:	4b17      	ldr	r3, [pc, #92]	; (8003414 <HAL_UART_MspInit+0x148>)
 80033b6:	2200      	movs	r2, #0
 80033b8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80033ba:	4b16      	ldr	r3, [pc, #88]	; (8003414 <HAL_UART_MspInit+0x148>)
 80033bc:	2200      	movs	r2, #0
 80033be:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80033c0:	4b14      	ldr	r3, [pc, #80]	; (8003414 <HAL_UART_MspInit+0x148>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80033c6:	4b13      	ldr	r3, [pc, #76]	; (8003414 <HAL_UART_MspInit+0x148>)
 80033c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80033cc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80033ce:	4811      	ldr	r0, [pc, #68]	; (8003414 <HAL_UART_MspInit+0x148>)
 80033d0:	f002 fb3c 	bl	8005a4c <HAL_DMA_Init>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80033da:	f7ff f85f 	bl	800249c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	4a0c      	ldr	r2, [pc, #48]	; (8003414 <HAL_UART_MspInit+0x148>)
 80033e2:	675a      	str	r2, [r3, #116]	; 0x74
 80033e4:	4a0b      	ldr	r2, [pc, #44]	; (8003414 <HAL_UART_MspInit+0x148>)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80033ea:	2200      	movs	r2, #0
 80033ec:	2100      	movs	r1, #0
 80033ee:	2026      	movs	r0, #38	; 0x26
 80033f0:	f002 faf7 	bl	80059e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80033f4:	2026      	movs	r0, #38	; 0x26
 80033f6:	f002 fb0e 	bl	8005a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80033fa:	bf00      	nop
 80033fc:	3728      	adds	r7, #40	; 0x28
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	40004400 	.word	0x40004400
 8003408:	40021000 	.word	0x40021000
 800340c:	200001f0 	.word	0x200001f0
 8003410:	40020008 	.word	0x40020008
 8003414:	20000250 	.word	0x20000250
 8003418:	4002001c 	.word	0x4002001c

0800341c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800341c:	b480      	push	{r7}
 800341e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003420:	bf00      	nop
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr

0800342a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800342a:	b480      	push	{r7}
 800342c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800342e:	e7fe      	b.n	800342e <HardFault_Handler+0x4>

08003430 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003434:	e7fe      	b.n	8003434 <MemManage_Handler+0x4>

08003436 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003436:	b480      	push	{r7}
 8003438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800343a:	e7fe      	b.n	800343a <BusFault_Handler+0x4>

0800343c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800343c:	b480      	push	{r7}
 800343e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003440:	e7fe      	b.n	8003440 <UsageFault_Handler+0x4>

08003442 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003442:	b480      	push	{r7}
 8003444:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003446:	bf00      	nop
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003454:	bf00      	nop
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr

0800345e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800345e:	b480      	push	{r7}
 8003460:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003462:	bf00      	nop
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003470:	f000 f924 	bl	80036bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003474:	bf00      	nop
 8003476:	bd80      	pop	{r7, pc}

08003478 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800347c:	2008      	movs	r0, #8
 800347e:	f002 ff59 	bl	8006334 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003482:	bf00      	nop
 8003484:	bd80      	pop	{r7, pc}
	...

08003488 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800348c:	4802      	ldr	r0, [pc, #8]	; (8003498 <DMA1_Channel1_IRQHandler+0x10>)
 800348e:	f002 fc67 	bl	8005d60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003492:	bf00      	nop
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	200001f0 	.word	0x200001f0

0800349c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80034a0:	4802      	ldr	r0, [pc, #8]	; (80034ac <DMA1_Channel2_IRQHandler+0x10>)
 80034a2:	f002 fc5d 	bl	8005d60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80034a6:	bf00      	nop
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	20000250 	.word	0x20000250

080034b0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 80034b4:	4802      	ldr	r0, [pc, #8]	; (80034c0 <ADC1_2_IRQHandler+0x10>)
 80034b6:	f000 fffd 	bl	80044b4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80034ba:	bf00      	nop
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	200000ac 	.word	0x200000ac

080034c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80034c8:	4802      	ldr	r0, [pc, #8]	; (80034d4 <USART2_IRQHandler+0x10>)
 80034ca:	f004 ff11 	bl	80082f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80034ce:	bf00      	nop
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	bf00      	nop
 80034d4:	20000164 	.word	0x20000164

080034d8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80034dc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80034e0:	f002 ff28 	bl	8006334 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80034e4:	bf00      	nop
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80034e8:	b480      	push	{r7}
 80034ea:	af00      	add	r7, sp, #0
	return 1;
 80034ec:	2301      	movs	r3, #1
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr

080034f8 <_kill>:

int _kill(int pid, int sig)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003502:	f005 ff29 	bl	8009358 <__errno>
 8003506:	4602      	mov	r2, r0
 8003508:	2316      	movs	r3, #22
 800350a:	6013      	str	r3, [r2, #0]
	return -1;
 800350c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003510:	4618      	mov	r0, r3
 8003512:	3708      	adds	r7, #8
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <_exit>:

void _exit (int status)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003520:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff ffe7 	bl	80034f8 <_kill>
	while (1) {}		/* Make sure we hang here */
 800352a:	e7fe      	b.n	800352a <_exit+0x12>

0800352c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003534:	4a14      	ldr	r2, [pc, #80]	; (8003588 <_sbrk+0x5c>)
 8003536:	4b15      	ldr	r3, [pc, #84]	; (800358c <_sbrk+0x60>)
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003540:	4b13      	ldr	r3, [pc, #76]	; (8003590 <_sbrk+0x64>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d102      	bne.n	800354e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003548:	4b11      	ldr	r3, [pc, #68]	; (8003590 <_sbrk+0x64>)
 800354a:	4a12      	ldr	r2, [pc, #72]	; (8003594 <_sbrk+0x68>)
 800354c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800354e:	4b10      	ldr	r3, [pc, #64]	; (8003590 <_sbrk+0x64>)
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4413      	add	r3, r2
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	429a      	cmp	r2, r3
 800355a:	d207      	bcs.n	800356c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800355c:	f005 fefc 	bl	8009358 <__errno>
 8003560:	4602      	mov	r2, r0
 8003562:	230c      	movs	r3, #12
 8003564:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003566:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800356a:	e009      	b.n	8003580 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800356c:	4b08      	ldr	r3, [pc, #32]	; (8003590 <_sbrk+0x64>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003572:	4b07      	ldr	r3, [pc, #28]	; (8003590 <_sbrk+0x64>)
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4413      	add	r3, r2
 800357a:	4a05      	ldr	r2, [pc, #20]	; (8003590 <_sbrk+0x64>)
 800357c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800357e:	68fb      	ldr	r3, [r7, #12]
}
 8003580:	4618      	mov	r0, r3
 8003582:	3718      	adds	r7, #24
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	20008000 	.word	0x20008000
 800358c:	00000400 	.word	0x00000400
 8003590:	20000c84 	.word	0x20000c84
 8003594:	20000c98 	.word	0x20000c98

08003598 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800359c:	4b08      	ldr	r3, [pc, #32]	; (80035c0 <SystemInit+0x28>)
 800359e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a2:	4a07      	ldr	r2, [pc, #28]	; (80035c0 <SystemInit+0x28>)
 80035a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80035ac:	4b04      	ldr	r3, [pc, #16]	; (80035c0 <SystemInit+0x28>)
 80035ae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80035b2:	609a      	str	r2, [r3, #8]
#endif
}
 80035b4:	bf00      	nop
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop
 80035c0:	e000ed00 	.word	0xe000ed00

080035c4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80035c4:	480d      	ldr	r0, [pc, #52]	; (80035fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80035c6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035c8:	480d      	ldr	r0, [pc, #52]	; (8003600 <LoopForever+0x6>)
  ldr r1, =_edata
 80035ca:	490e      	ldr	r1, [pc, #56]	; (8003604 <LoopForever+0xa>)
  ldr r2, =_sidata
 80035cc:	4a0e      	ldr	r2, [pc, #56]	; (8003608 <LoopForever+0xe>)
  movs r3, #0
 80035ce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80035d0:	e002      	b.n	80035d8 <LoopCopyDataInit>

080035d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035d6:	3304      	adds	r3, #4

080035d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035dc:	d3f9      	bcc.n	80035d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035de:	4a0b      	ldr	r2, [pc, #44]	; (800360c <LoopForever+0x12>)
  ldr r4, =_ebss
 80035e0:	4c0b      	ldr	r4, [pc, #44]	; (8003610 <LoopForever+0x16>)
  movs r3, #0
 80035e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035e4:	e001      	b.n	80035ea <LoopFillZerobss>

080035e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035e8:	3204      	adds	r2, #4

080035ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035ec:	d3fb      	bcc.n	80035e6 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80035ee:	f7ff ffd3 	bl	8003598 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035f2:	f005 feb7 	bl	8009364 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80035f6:	f7fe fb07 	bl	8001c08 <main>

080035fa <LoopForever>:

LoopForever:
    b LoopForever
 80035fa:	e7fe      	b.n	80035fa <LoopForever>
  ldr   r0, =_estack
 80035fc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003600:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003604:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8003608:	08009a50 	.word	0x08009a50
  ldr r2, =_sbss
 800360c:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8003610:	20000c98 	.word	0x20000c98

08003614 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003614:	e7fe      	b.n	8003614 <COMP1_2_3_IRQHandler>

08003616 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800361c:	2300      	movs	r3, #0
 800361e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003620:	2003      	movs	r0, #3
 8003622:	f002 f9d3 	bl	80059cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003626:	2000      	movs	r0, #0
 8003628:	f000 f80e 	bl	8003648 <HAL_InitTick>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d002      	beq.n	8003638 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	71fb      	strb	r3, [r7, #7]
 8003636:	e001      	b.n	800363c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003638:	f7ff fd8a 	bl	8003150 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800363c:	79fb      	ldrb	r3, [r7, #7]

}
 800363e:	4618      	mov	r0, r3
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
	...

08003648 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003650:	2300      	movs	r3, #0
 8003652:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003654:	4b16      	ldr	r3, [pc, #88]	; (80036b0 <HAL_InitTick+0x68>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d022      	beq.n	80036a2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800365c:	4b15      	ldr	r3, [pc, #84]	; (80036b4 <HAL_InitTick+0x6c>)
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	4b13      	ldr	r3, [pc, #76]	; (80036b0 <HAL_InitTick+0x68>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003668:	fbb1 f3f3 	udiv	r3, r1, r3
 800366c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003670:	4618      	mov	r0, r3
 8003672:	f002 f9de 	bl	8005a32 <HAL_SYSTICK_Config>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d10f      	bne.n	800369c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2b0f      	cmp	r3, #15
 8003680:	d809      	bhi.n	8003696 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003682:	2200      	movs	r2, #0
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800368a:	f002 f9aa 	bl	80059e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800368e:	4a0a      	ldr	r2, [pc, #40]	; (80036b8 <HAL_InitTick+0x70>)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6013      	str	r3, [r2, #0]
 8003694:	e007      	b.n	80036a6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	73fb      	strb	r3, [r7, #15]
 800369a:	e004      	b.n	80036a6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	73fb      	strb	r3, [r7, #15]
 80036a0:	e001      	b.n	80036a6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80036a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	20000020 	.word	0x20000020
 80036b4:	20000018 	.word	0x20000018
 80036b8:	2000001c 	.word	0x2000001c

080036bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036c0:	4b05      	ldr	r3, [pc, #20]	; (80036d8 <HAL_IncTick+0x1c>)
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	4b05      	ldr	r3, [pc, #20]	; (80036dc <HAL_IncTick+0x20>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4413      	add	r3, r2
 80036ca:	4a03      	ldr	r2, [pc, #12]	; (80036d8 <HAL_IncTick+0x1c>)
 80036cc:	6013      	str	r3, [r2, #0]
}
 80036ce:	bf00      	nop
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	20000c90 	.word	0x20000c90
 80036dc:	20000020 	.word	0x20000020

080036e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  return uwTick;
 80036e4:	4b03      	ldr	r3, [pc, #12]	; (80036f4 <HAL_GetTick+0x14>)
 80036e6:	681b      	ldr	r3, [r3, #0]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	20000c90 	.word	0x20000c90

080036f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003700:	f7ff ffee 	bl	80036e0 <HAL_GetTick>
 8003704:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003710:	d004      	beq.n	800371c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003712:	4b09      	ldr	r3, [pc, #36]	; (8003738 <HAL_Delay+0x40>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	4413      	add	r3, r2
 800371a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800371c:	bf00      	nop
 800371e:	f7ff ffdf 	bl	80036e0 <HAL_GetTick>
 8003722:	4602      	mov	r2, r0
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	68fa      	ldr	r2, [r7, #12]
 800372a:	429a      	cmp	r2, r3
 800372c:	d8f7      	bhi.n	800371e <HAL_Delay+0x26>
  {
  }
}
 800372e:	bf00      	nop
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	20000020 	.word	0x20000020

0800373c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	431a      	orrs	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	609a      	str	r2, [r3, #8]
}
 8003756:	bf00      	nop
 8003758:	370c      	adds	r7, #12
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr

08003762 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003762:	b480      	push	{r7}
 8003764:	b083      	sub	sp, #12
 8003766:	af00      	add	r7, sp, #0
 8003768:	6078      	str	r0, [r7, #4]
 800376a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	431a      	orrs	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	609a      	str	r2, [r3, #8]
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003798:	4618      	mov	r0, r3
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b087      	sub	sp, #28
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
 80037b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	3360      	adds	r3, #96	; 0x60
 80037b6:	461a      	mov	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4413      	add	r3, r2
 80037be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	4b08      	ldr	r3, [pc, #32]	; (80037e8 <LL_ADC_SetOffset+0x44>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	4313      	orrs	r3, r2
 80037d4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80037dc:	bf00      	nop
 80037de:	371c      	adds	r7, #28
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	03fff000 	.word	0x03fff000

080037ec <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b085      	sub	sp, #20
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	3360      	adds	r3, #96	; 0x60
 80037fa:	461a      	mov	r2, r3
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	4413      	add	r3, r2
 8003802:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800380c:	4618      	mov	r0, r3
 800380e:	3714      	adds	r7, #20
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr

08003818 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003818:	b480      	push	{r7}
 800381a:	b087      	sub	sp, #28
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	3360      	adds	r3, #96	; 0x60
 8003828:	461a      	mov	r2, r3
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	4413      	add	r3, r2
 8003830:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	431a      	orrs	r2, r3
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003842:	bf00      	nop
 8003844:	371c      	adds	r7, #28
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr

0800384e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800384e:	b480      	push	{r7}
 8003850:	b087      	sub	sp, #28
 8003852:	af00      	add	r7, sp, #0
 8003854:	60f8      	str	r0, [r7, #12]
 8003856:	60b9      	str	r1, [r7, #8]
 8003858:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	3360      	adds	r3, #96	; 0x60
 800385e:	461a      	mov	r2, r3
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	009b      	lsls	r3, r3, #2
 8003864:	4413      	add	r3, r2
 8003866:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	431a      	orrs	r2, r3
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003878:	bf00      	nop
 800387a:	371c      	adds	r7, #28
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003884:	b480      	push	{r7}
 8003886:	b087      	sub	sp, #28
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	3360      	adds	r3, #96	; 0x60
 8003894:	461a      	mov	r2, r3
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	4413      	add	r3, r2
 800389c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	431a      	orrs	r2, r3
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80038ae:	bf00      	nop
 80038b0:	371c      	adds	r7, #28
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b083      	sub	sp, #12
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
 80038c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	695b      	ldr	r3, [r3, #20]
 80038c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	431a      	orrs	r2, r3
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	615a      	str	r2, [r3, #20]
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d101      	bne.n	80038f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80038f4:	2301      	movs	r3, #1
 80038f6:	e000      	b.n	80038fa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80038f8:	2300      	movs	r3, #0
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	370c      	adds	r7, #12
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr

08003906 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003906:	b480      	push	{r7}
 8003908:	b087      	sub	sp, #28
 800390a:	af00      	add	r7, sp, #0
 800390c:	60f8      	str	r0, [r7, #12]
 800390e:	60b9      	str	r1, [r7, #8]
 8003910:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	3330      	adds	r3, #48	; 0x30
 8003916:	461a      	mov	r2, r3
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	0a1b      	lsrs	r3, r3, #8
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	f003 030c 	and.w	r3, r3, #12
 8003922:	4413      	add	r3, r2
 8003924:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	f003 031f 	and.w	r3, r3, #31
 8003930:	211f      	movs	r1, #31
 8003932:	fa01 f303 	lsl.w	r3, r1, r3
 8003936:	43db      	mvns	r3, r3
 8003938:	401a      	ands	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	0e9b      	lsrs	r3, r3, #26
 800393e:	f003 011f 	and.w	r1, r3, #31
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	f003 031f 	and.w	r3, r3, #31
 8003948:	fa01 f303 	lsl.w	r3, r1, r3
 800394c:	431a      	orrs	r2, r3
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003952:	bf00      	nop
 8003954:	371c      	adds	r7, #28
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr

0800395e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800395e:	b480      	push	{r7}
 8003960:	b083      	sub	sp, #12
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800396a:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003984:	b480      	push	{r7}
 8003986:	b087      	sub	sp, #28
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	3314      	adds	r3, #20
 8003994:	461a      	mov	r2, r3
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	0e5b      	lsrs	r3, r3, #25
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	f003 0304 	and.w	r3, r3, #4
 80039a0:	4413      	add	r3, r2
 80039a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	0d1b      	lsrs	r3, r3, #20
 80039ac:	f003 031f 	and.w	r3, r3, #31
 80039b0:	2107      	movs	r1, #7
 80039b2:	fa01 f303 	lsl.w	r3, r1, r3
 80039b6:	43db      	mvns	r3, r3
 80039b8:	401a      	ands	r2, r3
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	0d1b      	lsrs	r3, r3, #20
 80039be:	f003 031f 	and.w	r3, r3, #31
 80039c2:	6879      	ldr	r1, [r7, #4]
 80039c4:	fa01 f303 	lsl.w	r3, r1, r3
 80039c8:	431a      	orrs	r2, r3
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80039ce:	bf00      	nop
 80039d0:	371c      	adds	r7, #28
 80039d2:	46bd      	mov	sp, r7
 80039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d8:	4770      	bx	lr
	...

080039dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80039dc:	b480      	push	{r7}
 80039de:	b085      	sub	sp, #20
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039f4:	43db      	mvns	r3, r3
 80039f6:	401a      	ands	r2, r3
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f003 0318 	and.w	r3, r3, #24
 80039fe:	4908      	ldr	r1, [pc, #32]	; (8003a20 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003a00:	40d9      	lsrs	r1, r3
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	400b      	ands	r3, r1
 8003a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a0a:	431a      	orrs	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003a12:	bf00      	nop
 8003a14:	3714      	adds	r7, #20
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	0007ffff 	.word	0x0007ffff

08003a24 <LL_ADC_SetAnalogWDMonitChannels>:
  *         (7) On STM32G4, parameter available only on ADC instances: ADC1, ADC3, ADC4, ADC5.\n
  *          -  On this STM32 series, all ADCx are not available on all devices. Refer to device datasheet for more details.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	330c      	adds	r3, #12
 8003a34:	4618      	mov	r0, r3
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	0d1b      	lsrs	r3, r3, #20
 8003a3a:	f003 0103 	and.w	r1, r3, #3
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	f003 0201 	and.w	r2, r3, #1
 8003a44:	4613      	mov	r3, r2
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	4413      	add	r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4403      	add	r3, r0
 8003a52:	617b      	str	r3, [r7, #20]
                                                      + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	f023 4302 	bic.w	r3, r3, #2181038080	; 0x82000000
 8003a5e:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
 8003a62:	43db      	mvns	r3, r3
 8003a64:	401a      	ands	r2, r3
 8003a66:	6879      	ldr	r1, [r7, #4]
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	400b      	ands	r3, r1
 8003a6c:	431a      	orrs	r2, r3
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 8003a72:	bf00      	nop
 8003a74:	371c      	adds	r7, #28
 8003a76:	46bd      	mov	sp, r7
 8003a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7c:	4770      	bx	lr

08003a7e <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b087      	sub	sp, #28
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	60f8      	str	r0, [r7, #12]
 8003a86:	60b9      	str	r1, [r7, #8]
 8003a88:	607a      	str	r2, [r7, #4]
 8003a8a:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	3320      	adds	r3, #32
 8003a90:	461a      	mov	r2, r3
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	0d1b      	lsrs	r3, r3, #20
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	f003 030c 	and.w	r3, r3, #12
 8003a9c:	4413      	add	r3, r2
 8003a9e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 22f0 	and.w	r2, r3, #4026593280	; 0xf000f000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	0419      	lsls	r1, r3, #16
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	430b      	orrs	r3, r1
 8003ab0:	431a      	orrs	r2, r3
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 8003ab6:	bf00      	nop
 8003ab8:	371c      	adds	r7, #28
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr

08003ac2 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ac2:	b480      	push	{r7}
 8003ac4:	b083      	sub	sp, #12
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 031f 	and.w	r3, r3, #31
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b083      	sub	sp, #12
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003aee:	4618      	mov	r0, r3
 8003af0:	370c      	adds	r7, #12
 8003af2:	46bd      	mov	sp, r7
 8003af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af8:	4770      	bx	lr

08003afa <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003afa:	b480      	push	{r7}
 8003afc:	b083      	sub	sp, #12
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003b0a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b0e:	687a      	ldr	r2, [r7, #4]
 8003b10:	6093      	str	r3, [r2, #8]
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b32:	d101      	bne.n	8003b38 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003b34:	2301      	movs	r3, #1
 8003b36:	e000      	b.n	8003b3a <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr

08003b46 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003b46:	b480      	push	{r7}
 8003b48:	b083      	sub	sp, #12
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003b56:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b5a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr

08003b6e <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b083      	sub	sp, #12
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b82:	d101      	bne.n	8003b88 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003b84:	2301      	movs	r3, #1
 8003b86:	e000      	b.n	8003b8a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ba6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003baa:	f043 0201 	orr.w	r2, r3, #1
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr

08003bbe <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b083      	sub	sp, #12
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003bce:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003bd2:	f043 0202 	orr.w	r2, r3, #2
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003bda:	bf00      	nop
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr

08003be6 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003be6:	b480      	push	{r7}
 8003be8:	b083      	sub	sp, #12
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d101      	bne.n	8003bfe <LL_ADC_IsEnabled+0x18>
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e000      	b.n	8003c00 <LL_ADC_IsEnabled+0x1a>
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d101      	bne.n	8003c24 <LL_ADC_IsDisableOngoing+0x18>
 8003c20:	2301      	movs	r3, #1
 8003c22:	e000      	b.n	8003c26 <LL_ADC_IsDisableOngoing+0x1a>
 8003c24:	2300      	movs	r3, #0
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr

08003c32 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b083      	sub	sp, #12
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c42:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c46:	f043 0204 	orr.w	r2, r3, #4
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003c4e:	bf00      	nop
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c58:	4770      	bx	lr

08003c5a <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003c5a:	b480      	push	{r7}
 8003c5c:	b083      	sub	sp, #12
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c6a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c6e:	f043 0210 	orr.w	r2, r3, #16
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003c76:	bf00      	nop
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f003 0304 	and.w	r3, r3, #4
 8003c92:	2b04      	cmp	r3, #4
 8003c94:	d101      	bne.n	8003c9a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c96:	2301      	movs	r3, #1
 8003c98:	e000      	b.n	8003c9c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003cb8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003cbc:	f043 0220 	orr.w	r2, r3, #32
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003cc4:	bf00      	nop
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f003 0308 	and.w	r3, r3, #8
 8003ce0:	2b08      	cmp	r3, #8
 8003ce2:	d101      	bne.n	8003ce8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e000      	b.n	8003cea <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr

08003cf6 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b083      	sub	sp, #12
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2280      	movs	r2, #128	; 0x80
 8003d02:	601a      	str	r2, [r3, #0]
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d1e:	601a      	str	r2, [r3, #0]
}
 8003d20:	bf00      	nop
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d3a:	601a      	str	r2, [r3, #0]
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	605a      	str	r2, [r3, #4]
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr

08003d68 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	605a      	str	r2, [r3, #4]
}
 8003d7c:	bf00      	nop
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	605a      	str	r2, [r3, #4]
}
 8003d9c:	bf00      	nop
 8003d9e:	370c      	adds	r7, #12
 8003da0:	46bd      	mov	sp, r7
 8003da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da6:	4770      	bx	lr

08003da8 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	605a      	str	r2, [r3, #4]
}
 8003dbc:	bf00      	nop
 8003dbe:	370c      	adds	r7, #12
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	605a      	str	r2, [r3, #4]
}
 8003ddc:	bf00      	nop
 8003dde:	370c      	adds	r7, #12
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr

08003de8 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	605a      	str	r2, [r3, #4]
}
 8003dfc:	bf00      	nop
 8003dfe:	370c      	adds	r7, #12
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e08:	b590      	push	{r4, r7, lr}
 8003e0a:	b089      	sub	sp, #36	; 0x24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e10:	2300      	movs	r3, #0
 8003e12:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003e14:	2300      	movs	r3, #0
 8003e16:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e16b      	b.n	80040fa <HAL_ADC_Init+0x2f2>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	695b      	ldr	r3, [r3, #20]
 8003e26:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d109      	bne.n	8003e44 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f7ff f9b1 	bl	8003198 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7ff fe68 	bl	8003b1e <LL_ADC_IsDeepPowerDownEnabled>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d004      	beq.n	8003e5e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7ff fe4e 	bl	8003afa <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7ff fe83 	bl	8003b6e <LL_ADC_IsInternalRegulatorEnabled>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d113      	bne.n	8003e96 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7ff fe67 	bl	8003b46 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003e78:	4ba2      	ldr	r3, [pc, #648]	; (8004104 <HAL_ADC_Init+0x2fc>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	099b      	lsrs	r3, r3, #6
 8003e7e:	4aa2      	ldr	r2, [pc, #648]	; (8004108 <HAL_ADC_Init+0x300>)
 8003e80:	fba2 2303 	umull	r2, r3, r2, r3
 8003e84:	099b      	lsrs	r3, r3, #6
 8003e86:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003e88:	e002      	b.n	8003e90 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1f9      	bne.n	8003e8a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7ff fe67 	bl	8003b6e <LL_ADC_IsInternalRegulatorEnabled>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d10d      	bne.n	8003ec2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eaa:	f043 0210 	orr.w	r2, r3, #16
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eb6:	f043 0201 	orr.w	r2, r3, #1
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7ff fedb 	bl	8003c82 <LL_ADC_REG_IsConversionOngoing>
 8003ecc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ed2:	f003 0310 	and.w	r3, r3, #16
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f040 8106 	bne.w	80040e8 <HAL_ADC_Init+0x2e0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f040 8102 	bne.w	80040e8 <HAL_ADC_Init+0x2e0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ee8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003eec:	f043 0202 	orr.w	r2, r3, #2
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f7ff fe74 	bl	8003be6 <LL_ADC_IsEnabled>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d111      	bne.n	8003f28 <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f04:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003f08:	f7ff fe6d 	bl	8003be6 <LL_ADC_IsEnabled>
 8003f0c:	4604      	mov	r4, r0
 8003f0e:	487f      	ldr	r0, [pc, #508]	; (800410c <HAL_ADC_Init+0x304>)
 8003f10:	f7ff fe69 	bl	8003be6 <LL_ADC_IsEnabled>
 8003f14:	4603      	mov	r3, r0
 8003f16:	4323      	orrs	r3, r4
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d105      	bne.n	8003f28 <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	4619      	mov	r1, r3
 8003f22:	487b      	ldr	r0, [pc, #492]	; (8004110 <HAL_ADC_Init+0x308>)
 8003f24:	f7ff fc0a 	bl	800373c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	7f5b      	ldrb	r3, [r3, #29]
 8003f2c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f32:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003f38:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003f3e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f46:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d106      	bne.n	8003f64 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	045b      	lsls	r3, r3, #17
 8003f5e:	69ba      	ldr	r2, [r7, #24]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d009      	beq.n	8003f80 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f70:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f78:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f7a:	69ba      	ldr	r2, [r7, #24]
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68da      	ldr	r2, [r3, #12]
 8003f86:	4b63      	ldr	r3, [pc, #396]	; (8004114 <HAL_ADC_Init+0x30c>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	6812      	ldr	r2, [r2, #0]
 8003f8e:	69b9      	ldr	r1, [r7, #24]
 8003f90:	430b      	orrs	r3, r1
 8003f92:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f7ff fe67 	bl	8003c82 <LL_ADC_REG_IsConversionOngoing>
 8003fb4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7ff fe88 	bl	8003cd0 <LL_ADC_INJ_IsConversionOngoing>
 8003fc0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d16d      	bne.n	80040a4 <HAL_ADC_Init+0x29c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d16a      	bne.n	80040a4 <HAL_ADC_Init+0x29c>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003fd2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003fda:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fea:	f023 0302 	bic.w	r3, r3, #2
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	6812      	ldr	r2, [r2, #0]
 8003ff2:	69b9      	ldr	r1, [r7, #24]
 8003ff4:	430b      	orrs	r3, r1
 8003ff6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	691b      	ldr	r3, [r3, #16]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d017      	beq.n	8004030 <HAL_ADC_Init+0x228>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	691a      	ldr	r2, [r3, #16]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800400e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004018:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800401c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	6911      	ldr	r1, [r2, #16]
 8004024:	687a      	ldr	r2, [r7, #4]
 8004026:	6812      	ldr	r2, [r2, #0]
 8004028:	430b      	orrs	r3, r1
 800402a:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800402e:	e013      	b.n	8004058 <HAL_ADC_Init+0x250>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691a      	ldr	r2, [r3, #16]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800403e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	6812      	ldr	r2, [r2, #0]
 800404c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004050:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004054:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800405e:	2b01      	cmp	r3, #1
 8004060:	d118      	bne.n	8004094 <HAL_ADC_Init+0x28c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800406c:	f023 0304 	bic.w	r3, r3, #4
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004078:	4311      	orrs	r1, r2
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800407e:	4311      	orrs	r1, r2
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004084:	430a      	orrs	r2, r1
 8004086:	431a      	orrs	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f042 0201 	orr.w	r2, r2, #1
 8004090:	611a      	str	r2, [r3, #16]
 8004092:	e007      	b.n	80040a4 <HAL_ADC_Init+0x29c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	691a      	ldr	r2, [r3, #16]
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 0201 	bic.w	r2, r2, #1
 80040a2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d10c      	bne.n	80040c6 <HAL_ADC_Init+0x2be>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b2:	f023 010f 	bic.w	r1, r3, #15
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a1b      	ldr	r3, [r3, #32]
 80040ba:	1e5a      	subs	r2, r3, #1
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	631a      	str	r2, [r3, #48]	; 0x30
 80040c4:	e007      	b.n	80040d6 <HAL_ADC_Init+0x2ce>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f022 020f 	bic.w	r2, r2, #15
 80040d4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040da:	f023 0303 	bic.w	r3, r3, #3
 80040de:	f043 0201 	orr.w	r2, r3, #1
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	65da      	str	r2, [r3, #92]	; 0x5c
 80040e6:	e007      	b.n	80040f8 <HAL_ADC_Init+0x2f0>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ec:	f043 0210 	orr.w	r2, r3, #16
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80040f8:	7ffb      	ldrb	r3, [r7, #31]
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3724      	adds	r7, #36	; 0x24
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd90      	pop	{r4, r7, pc}
 8004102:	bf00      	nop
 8004104:	20000018 	.word	0x20000018
 8004108:	053e2d63 	.word	0x053e2d63
 800410c:	50000100 	.word	0x50000100
 8004110:	50000300 	.word	0x50000300
 8004114:	fff04007 	.word	0xfff04007

08004118 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004120:	4859      	ldr	r0, [pc, #356]	; (8004288 <HAL_ADC_Start+0x170>)
 8004122:	f7ff fcce 	bl	8003ac2 <LL_ADC_GetMultimode>
 8004126:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	f7ff fda8 	bl	8003c82 <LL_ADC_REG_IsConversionOngoing>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	f040 809f 	bne.w	8004278 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004140:	2b01      	cmp	r3, #1
 8004142:	d101      	bne.n	8004148 <HAL_ADC_Start+0x30>
 8004144:	2302      	movs	r3, #2
 8004146:	e09a      	b.n	800427e <HAL_ADC_Start+0x166>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f001 fa87 	bl	8005664 <ADC_Enable>
 8004156:	4603      	mov	r3, r0
 8004158:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800415a:	7dfb      	ldrb	r3, [r7, #23]
 800415c:	2b00      	cmp	r3, #0
 800415e:	f040 8086 	bne.w	800426e <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004166:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800416a:	f023 0301 	bic.w	r3, r3, #1
 800416e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a44      	ldr	r2, [pc, #272]	; (800428c <HAL_ADC_Start+0x174>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d002      	beq.n	8004186 <HAL_ADC_Start+0x6e>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	e001      	b.n	800418a <HAL_ADC_Start+0x72>
 8004186:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	6812      	ldr	r2, [r2, #0]
 800418e:	4293      	cmp	r3, r2
 8004190:	d002      	beq.n	8004198 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d105      	bne.n	80041a4 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041b0:	d106      	bne.n	80041c0 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041b6:	f023 0206 	bic.w	r2, r3, #6
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	661a      	str	r2, [r3, #96]	; 0x60
 80041be:	e002      	b.n	80041c6 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	221c      	movs	r2, #28
 80041cc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a2c      	ldr	r2, [pc, #176]	; (800428c <HAL_ADC_Start+0x174>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d002      	beq.n	80041e6 <HAL_ADC_Start+0xce>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	e001      	b.n	80041ea <HAL_ADC_Start+0xd2>
 80041e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	6812      	ldr	r2, [r2, #0]
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d008      	beq.n	8004204 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d005      	beq.n	8004204 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	2b05      	cmp	r3, #5
 80041fc:	d002      	beq.n	8004204 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	2b09      	cmp	r3, #9
 8004202:	d114      	bne.n	800422e <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d007      	beq.n	8004222 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004216:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800421a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4618      	mov	r0, r3
 8004228:	f7ff fd03 	bl	8003c32 <LL_ADC_REG_StartConversion>
 800422c:	e026      	b.n	800427c <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004232:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a13      	ldr	r2, [pc, #76]	; (800428c <HAL_ADC_Start+0x174>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d002      	beq.n	800424a <HAL_ADC_Start+0x132>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	e001      	b.n	800424e <HAL_ADC_Start+0x136>
 800424a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800424e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004258:	2b00      	cmp	r3, #0
 800425a:	d00f      	beq.n	800427c <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004260:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004264:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	65da      	str	r2, [r3, #92]	; 0x5c
 800426c:	e006      	b.n	800427c <HAL_ADC_Start+0x164>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2200      	movs	r2, #0
 8004272:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8004276:	e001      	b.n	800427c <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004278:	2302      	movs	r3, #2
 800427a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800427c:	7dfb      	ldrb	r3, [r7, #23]
}
 800427e:	4618      	mov	r0, r3
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	50000300 	.word	0x50000300
 800428c:	50000100 	.word	0x50000100

08004290 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d101      	bne.n	80042a6 <HAL_ADC_Stop+0x16>
 80042a2:	2302      	movs	r3, #2
 80042a4:	e023      	b.n	80042ee <HAL_ADC_Stop+0x5e>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80042ae:	2103      	movs	r1, #3
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f001 f923 	bl	80054fc <ADC_ConversionStop>
 80042b6:	4603      	mov	r3, r0
 80042b8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80042ba:	7bfb      	ldrb	r3, [r7, #15]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d111      	bne.n	80042e4 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f001 fa29 	bl	8005718 <ADC_Disable>
 80042c6:	4603      	mov	r3, r0
 80042c8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80042ca:	7bfb      	ldrb	r3, [r7, #15]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d109      	bne.n	80042e4 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80042d8:	f023 0301 	bic.w	r3, r3, #1
 80042dc:	f043 0201 	orr.w	r2, r3, #1
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	65da      	str	r2, [r3, #92]	; 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80042ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3710      	adds	r7, #16
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
	...

080042f8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b088      	sub	sp, #32
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004302:	4863      	ldr	r0, [pc, #396]	; (8004490 <HAL_ADC_PollForConversion+0x198>)
 8004304:	f7ff fbdd 	bl	8003ac2 <LL_ADC_GetMultimode>
 8004308:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	2b08      	cmp	r3, #8
 8004310:	d102      	bne.n	8004318 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8004312:	2308      	movs	r3, #8
 8004314:	61fb      	str	r3, [r7, #28]
 8004316:	e02a      	b.n	800436e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d005      	beq.n	800432a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	2b05      	cmp	r3, #5
 8004322:	d002      	beq.n	800432a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	2b09      	cmp	r3, #9
 8004328:	d111      	bne.n	800434e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	2b00      	cmp	r3, #0
 8004336:	d007      	beq.n	8004348 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800433c:	f043 0220 	orr.w	r2, r3, #32
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8004344:	2301      	movs	r3, #1
 8004346:	e09f      	b.n	8004488 <HAL_ADC_PollForConversion+0x190>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004348:	2304      	movs	r3, #4
 800434a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800434c:	e00f      	b.n	800436e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800434e:	4850      	ldr	r0, [pc, #320]	; (8004490 <HAL_ADC_PollForConversion+0x198>)
 8004350:	f7ff fbc5 	bl	8003ade <LL_ADC_GetMultiDMATransfer>
 8004354:	4603      	mov	r3, r0
 8004356:	2b00      	cmp	r3, #0
 8004358:	d007      	beq.n	800436a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800435e:	f043 0220 	orr.w	r2, r3, #32
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e08e      	b.n	8004488 <HAL_ADC_PollForConversion+0x190>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800436a:	2304      	movs	r3, #4
 800436c:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800436e:	f7ff f9b7 	bl	80036e0 <HAL_GetTick>
 8004372:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004374:	e01a      	b.n	80043ac <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800437c:	d016      	beq.n	80043ac <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800437e:	f7ff f9af 	bl	80036e0 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	429a      	cmp	r2, r3
 800438c:	d302      	bcc.n	8004394 <HAL_ADC_PollForConversion+0x9c>
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d10b      	bne.n	80043ac <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004398:	f043 0204 	orr.w	r2, r3, #4
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e06d      	b.n	8004488 <HAL_ADC_PollForConversion+0x190>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	4013      	ands	r3, r2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d0dd      	beq.n	8004376 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043be:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4618      	mov	r0, r3
 80043cc:	f7ff fa88 	bl	80038e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d01c      	beq.n	8004410 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	7f5b      	ldrb	r3, [r3, #29]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d118      	bne.n	8004410 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0308 	and.w	r3, r3, #8
 80043e8:	2b08      	cmp	r3, #8
 80043ea:	d111      	bne.n	8004410 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d105      	bne.n	8004410 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004408:	f043 0201 	orr.w	r2, r3, #1
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a1f      	ldr	r2, [pc, #124]	; (8004494 <HAL_ADC_PollForConversion+0x19c>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d002      	beq.n	8004420 <HAL_ADC_PollForConversion+0x128>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	e001      	b.n	8004424 <HAL_ADC_PollForConversion+0x12c>
 8004420:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	6812      	ldr	r2, [r2, #0]
 8004428:	4293      	cmp	r3, r2
 800442a:	d008      	beq.n	800443e <HAL_ADC_PollForConversion+0x146>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d005      	beq.n	800443e <HAL_ADC_PollForConversion+0x146>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	2b05      	cmp	r3, #5
 8004436:	d002      	beq.n	800443e <HAL_ADC_PollForConversion+0x146>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	2b09      	cmp	r3, #9
 800443c:	d104      	bne.n	8004448 <HAL_ADC_PollForConversion+0x150>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	68db      	ldr	r3, [r3, #12]
 8004444:	61bb      	str	r3, [r7, #24]
 8004446:	e00d      	b.n	8004464 <HAL_ADC_PollForConversion+0x16c>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a11      	ldr	r2, [pc, #68]	; (8004494 <HAL_ADC_PollForConversion+0x19c>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d002      	beq.n	8004458 <HAL_ADC_PollForConversion+0x160>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	e001      	b.n	800445c <HAL_ADC_PollForConversion+0x164>
 8004458:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800445c:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004464:	69fb      	ldr	r3, [r7, #28]
 8004466:	2b08      	cmp	r3, #8
 8004468:	d104      	bne.n	8004474 <HAL_ADC_PollForConversion+0x17c>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2208      	movs	r2, #8
 8004470:	601a      	str	r2, [r3, #0]
 8004472:	e008      	b.n	8004486 <HAL_ADC_PollForConversion+0x18e>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d103      	bne.n	8004486 <HAL_ADC_PollForConversion+0x18e>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	220c      	movs	r2, #12
 8004484:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3720      	adds	r7, #32
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	50000300 	.word	0x50000300
 8004494:	50000100 	.word	0x50000100

08004498 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	370c      	adds	r7, #12
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
	...

080044b4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b08a      	sub	sp, #40	; 0x28
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80044bc:	2300      	movs	r3, #0
 80044be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044d0:	4883      	ldr	r0, [pc, #524]	; (80046e0 <HAL_ADC_IRQHandler+0x22c>)
 80044d2:	f7ff faf6 	bl	8003ac2 <LL_ADC_GetMultimode>
 80044d6:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d017      	beq.n	8004512 <HAL_ADC_IRQHandler+0x5e>
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	f003 0302 	and.w	r3, r3, #2
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d012      	beq.n	8004512 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044f0:	f003 0310 	and.w	r3, r3, #16
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d105      	bne.n	8004504 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044fc:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f001 f987 	bl	8005818 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	2202      	movs	r2, #2
 8004510:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	f003 0304 	and.w	r3, r3, #4
 8004518:	2b00      	cmp	r3, #0
 800451a:	d004      	beq.n	8004526 <HAL_ADC_IRQHandler+0x72>
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	f003 0304 	and.w	r3, r3, #4
 8004522:	2b00      	cmp	r3, #0
 8004524:	d10a      	bne.n	800453c <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 8085 	beq.w	800463c <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	f003 0308 	and.w	r3, r3, #8
 8004538:	2b00      	cmp	r3, #0
 800453a:	d07f      	beq.n	800463c <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004540:	f003 0310 	and.w	r3, r3, #16
 8004544:	2b00      	cmp	r3, #0
 8004546:	d105      	bne.n	8004554 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800454c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4618      	mov	r0, r3
 800455a:	f7ff f9c1 	bl	80038e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d064      	beq.n	800462e <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a5e      	ldr	r2, [pc, #376]	; (80046e4 <HAL_ADC_IRQHandler+0x230>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d002      	beq.n	8004574 <HAL_ADC_IRQHandler+0xc0>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	e001      	b.n	8004578 <HAL_ADC_IRQHandler+0xc4>
 8004574:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	6812      	ldr	r2, [r2, #0]
 800457c:	4293      	cmp	r3, r2
 800457e:	d008      	beq.n	8004592 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d005      	beq.n	8004592 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	2b05      	cmp	r3, #5
 800458a:	d002      	beq.n	8004592 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	2b09      	cmp	r3, #9
 8004590:	d104      	bne.n	800459c <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	623b      	str	r3, [r7, #32]
 800459a:	e00d      	b.n	80045b8 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a50      	ldr	r2, [pc, #320]	; (80046e4 <HAL_ADC_IRQHandler+0x230>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d002      	beq.n	80045ac <HAL_ADC_IRQHandler+0xf8>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	e001      	b.n	80045b0 <HAL_ADC_IRQHandler+0xfc>
 80045ac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80045b0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80045b8:	6a3b      	ldr	r3, [r7, #32]
 80045ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d135      	bne.n	800462e <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0308 	and.w	r3, r3, #8
 80045cc:	2b08      	cmp	r3, #8
 80045ce:	d12e      	bne.n	800462e <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7ff fb54 	bl	8003c82 <LL_ADC_REG_IsConversionOngoing>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d11a      	bne.n	8004616 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	685a      	ldr	r2, [r3, #4]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 020c 	bic.w	r2, r2, #12
 80045ee:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004600:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004604:	2b00      	cmp	r3, #0
 8004606:	d112      	bne.n	800462e <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800460c:	f043 0201 	orr.w	r2, r3, #1
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	65da      	str	r2, [r3, #92]	; 0x5c
 8004614:	e00b      	b.n	800462e <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800461a:	f043 0210 	orr.w	r2, r3, #16
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004626:	f043 0201 	orr.w	r2, r3, #1
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	f000 f95a 	bl	80048e8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	220c      	movs	r2, #12
 800463a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	f003 0320 	and.w	r3, r3, #32
 8004642:	2b00      	cmp	r3, #0
 8004644:	d004      	beq.n	8004650 <HAL_ADC_IRQHandler+0x19c>
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	f003 0320 	and.w	r3, r3, #32
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10b      	bne.n	8004668 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004656:	2b00      	cmp	r3, #0
 8004658:	f000 809e 	beq.w	8004798 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 8098 	beq.w	8004798 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800466c:	f003 0310 	and.w	r3, r3, #16
 8004670:	2b00      	cmp	r3, #0
 8004672:	d105      	bne.n	8004680 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004678:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4618      	mov	r0, r3
 8004686:	f7ff f96a 	bl	800395e <LL_ADC_INJ_IsTriggerSourceSWStart>
 800468a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4618      	mov	r0, r3
 8004692:	f7ff f925 	bl	80038e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004696:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a11      	ldr	r2, [pc, #68]	; (80046e4 <HAL_ADC_IRQHandler+0x230>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d002      	beq.n	80046a8 <HAL_ADC_IRQHandler+0x1f4>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	e001      	b.n	80046ac <HAL_ADC_IRQHandler+0x1f8>
 80046a8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	6812      	ldr	r2, [r2, #0]
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d008      	beq.n	80046c6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d005      	beq.n	80046c6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	2b06      	cmp	r3, #6
 80046be:	d002      	beq.n	80046c6 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	2b07      	cmp	r3, #7
 80046c4:	d104      	bne.n	80046d0 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	623b      	str	r3, [r7, #32]
 80046ce:	e011      	b.n	80046f4 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a03      	ldr	r2, [pc, #12]	; (80046e4 <HAL_ADC_IRQHandler+0x230>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d006      	beq.n	80046e8 <HAL_ADC_IRQHandler+0x234>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	e005      	b.n	80046ec <HAL_ADC_IRQHandler+0x238>
 80046e0:	50000300 	.word	0x50000300
 80046e4:	50000100 	.word	0x50000100
 80046e8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80046ec:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10c      	bne.n	8004714 <HAL_ADC_IRQHandler+0x260>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 80046fa:	6a3b      	ldr	r3, [r7, #32]
 80046fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8004700:	2b00      	cmp	r3, #0
 8004702:	d142      	bne.n	800478a <HAL_ADC_IRQHandler+0x2d6>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d03f      	beq.n	800478a <HAL_ADC_IRQHandler+0x2d6>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 800470a:	6a3b      	ldr	r3, [r7, #32]
 800470c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8004710:	2b00      	cmp	r3, #0
 8004712:	d13a      	bne.n	800478a <HAL_ADC_IRQHandler+0x2d6>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471e:	2b40      	cmp	r3, #64	; 0x40
 8004720:	d133      	bne.n	800478a <HAL_ADC_IRQHandler+0x2d6>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004722:	6a3b      	ldr	r3, [r7, #32]
 8004724:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004728:	2b00      	cmp	r3, #0
 800472a:	d12e      	bne.n	800478a <HAL_ADC_IRQHandler+0x2d6>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4618      	mov	r0, r3
 8004732:	f7ff facd 	bl	8003cd0 <LL_ADC_INJ_IsConversionOngoing>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d11a      	bne.n	8004772 <HAL_ADC_IRQHandler+0x2be>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	685a      	ldr	r2, [r3, #4]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800474a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004750:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800475c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004760:	2b00      	cmp	r3, #0
 8004762:	d112      	bne.n	800478a <HAL_ADC_IRQHandler+0x2d6>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004768:	f043 0201 	orr.w	r2, r3, #1
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004770:	e00b      	b.n	800478a <HAL_ADC_IRQHandler+0x2d6>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004776:	f043 0210 	orr.w	r2, r3, #16
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004782:	f043 0201 	orr.w	r2, r3, #1
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f001 f81c 	bl	80057c8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2260      	movs	r2, #96	; 0x60
 8004796:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d011      	beq.n	80047c6 <HAL_ADC_IRQHandler+0x312>
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00c      	beq.n	80047c6 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047b0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 f89f 	bl	80048fc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2280      	movs	r2, #128	; 0x80
 80047c4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80047c6:	69fb      	ldr	r3, [r7, #28]
 80047c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d012      	beq.n	80047f6 <HAL_ADC_IRQHandler+0x342>
 80047d0:	69bb      	ldr	r3, [r7, #24]
 80047d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00d      	beq.n	80047f6 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047de:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f001 f802 	bl	80057f0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80047f4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d012      	beq.n	8004826 <HAL_ADC_IRQHandler+0x372>
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004806:	2b00      	cmp	r3, #0
 8004808:	d00d      	beq.n	8004826 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800480e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 fff4 	bl	8005804 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004824:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	f003 0310 	and.w	r3, r3, #16
 800482c:	2b00      	cmp	r3, #0
 800482e:	d036      	beq.n	800489e <HAL_ADC_IRQHandler+0x3ea>
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	f003 0310 	and.w	r3, r3, #16
 8004836:	2b00      	cmp	r3, #0
 8004838:	d031      	beq.n	800489e <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800483e:	2b00      	cmp	r3, #0
 8004840:	d102      	bne.n	8004848 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8004842:	2301      	movs	r3, #1
 8004844:	627b      	str	r3, [r7, #36]	; 0x24
 8004846:	e014      	b.n	8004872 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d008      	beq.n	8004860 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800484e:	4825      	ldr	r0, [pc, #148]	; (80048e4 <HAL_ADC_IRQHandler+0x430>)
 8004850:	f7ff f945 	bl	8003ade <LL_ADC_GetMultiDMATransfer>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00b      	beq.n	8004872 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800485a:	2301      	movs	r3, #1
 800485c:	627b      	str	r3, [r7, #36]	; 0x24
 800485e:	e008      	b.n	8004872 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f003 0301 	and.w	r3, r3, #1
 800486a:	2b00      	cmp	r3, #0
 800486c:	d001      	beq.n	8004872 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800486e:	2301      	movs	r3, #1
 8004870:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004874:	2b01      	cmp	r3, #1
 8004876:	d10e      	bne.n	8004896 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800487c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004888:	f043 0202 	orr.w	r2, r3, #2
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 f83d 	bl	8004910 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2210      	movs	r2, #16
 800489c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d018      	beq.n	80048da <HAL_ADC_IRQHandler+0x426>
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d013      	beq.n	80048da <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b6:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048c2:	f043 0208 	orr.w	r2, r3, #8
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048d2:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f000 ff81 	bl	80057dc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80048da:	bf00      	nop
 80048dc:	3728      	adds	r7, #40	; 0x28
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	50000300 	.word	0x50000300

080048e8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80048f0:	bf00      	nop
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004918:	bf00      	nop
 800491a:	370c      	adds	r7, #12
 800491c:	46bd      	mov	sp, r7
 800491e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004922:	4770      	bx	lr

08004924 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b0b6      	sub	sp, #216	; 0xd8
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800492e:	2300      	movs	r3, #0
 8004930:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004934:	2300      	movs	r3, #0
 8004936:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800493e:	2b01      	cmp	r3, #1
 8004940:	d101      	bne.n	8004946 <HAL_ADC_ConfigChannel+0x22>
 8004942:	2302      	movs	r3, #2
 8004944:	e3c7      	b.n	80050d6 <HAL_ADC_ConfigChannel+0x7b2>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2201      	movs	r2, #1
 800494a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4618      	mov	r0, r3
 8004954:	f7ff f995 	bl	8003c82 <LL_ADC_REG_IsConversionOngoing>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	f040 83ac 	bne.w	80050b8 <HAL_ADC_ConfigChannel+0x794>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6818      	ldr	r0, [r3, #0]
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	6859      	ldr	r1, [r3, #4]
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	461a      	mov	r2, r3
 800496e:	f7fe ffca 	bl	8003906 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4618      	mov	r0, r3
 8004978:	f7ff f983 	bl	8003c82 <LL_ADC_REG_IsConversionOngoing>
 800497c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4618      	mov	r0, r3
 8004986:	f7ff f9a3 	bl	8003cd0 <LL_ADC_INJ_IsConversionOngoing>
 800498a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800498e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004992:	2b00      	cmp	r3, #0
 8004994:	f040 81d9 	bne.w	8004d4a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004998:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800499c:	2b00      	cmp	r3, #0
 800499e:	f040 81d4 	bne.w	8004d4a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80049aa:	d10f      	bne.n	80049cc <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6818      	ldr	r0, [r3, #0]
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2200      	movs	r2, #0
 80049b6:	4619      	mov	r1, r3
 80049b8:	f7fe ffe4 	bl	8003984 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7fe ff78 	bl	80038ba <LL_ADC_SetSamplingTimeCommonConfig>
 80049ca:	e00e      	b.n	80049ea <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6818      	ldr	r0, [r3, #0]
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	6819      	ldr	r1, [r3, #0]
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	461a      	mov	r2, r3
 80049da:	f7fe ffd3 	bl	8003984 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2100      	movs	r1, #0
 80049e4:	4618      	mov	r0, r3
 80049e6:	f7fe ff68 	bl	80038ba <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	695a      	ldr	r2, [r3, #20]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	08db      	lsrs	r3, r3, #3
 80049f6:	f003 0303 	and.w	r3, r3, #3
 80049fa:	005b      	lsls	r3, r3, #1
 80049fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004a00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	2b04      	cmp	r3, #4
 8004a0a:	d022      	beq.n	8004a52 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6818      	ldr	r0, [r3, #0]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	6919      	ldr	r1, [r3, #16]
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004a1c:	f7fe fec2 	bl	80037a4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6818      	ldr	r0, [r3, #0]
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	6919      	ldr	r1, [r3, #16]
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	f7fe ff0e 	bl	800384e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6818      	ldr	r0, [r3, #0]
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	6919      	ldr	r1, [r3, #16]
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	7f1b      	ldrb	r3, [r3, #28]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d102      	bne.n	8004a48 <HAL_ADC_ConfigChannel+0x124>
 8004a42:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a46:	e000      	b.n	8004a4a <HAL_ADC_ConfigChannel+0x126>
 8004a48:	2300      	movs	r3, #0
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	f7fe ff1a 	bl	8003884 <LL_ADC_SetOffsetSaturation>
 8004a50:	e17b      	b.n	8004d4a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	2100      	movs	r1, #0
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7fe fec7 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d10a      	bne.n	8004a7e <HAL_ADC_ConfigChannel+0x15a>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f7fe febc 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004a74:	4603      	mov	r3, r0
 8004a76:	0e9b      	lsrs	r3, r3, #26
 8004a78:	f003 021f 	and.w	r2, r3, #31
 8004a7c:	e01e      	b.n	8004abc <HAL_ADC_ConfigChannel+0x198>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	2100      	movs	r1, #0
 8004a84:	4618      	mov	r0, r3
 8004a86:	f7fe feb1 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004a94:	fa93 f3a3 	rbit	r3, r3
 8004a98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004a9c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004aa0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004aa4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d101      	bne.n	8004ab0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8004aac:	2320      	movs	r3, #32
 8004aae:	e004      	b.n	8004aba <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8004ab0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004ab4:	fab3 f383 	clz	r3, r3
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	461a      	mov	r2, r3
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d105      	bne.n	8004ad4 <HAL_ADC_ConfigChannel+0x1b0>
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	0e9b      	lsrs	r3, r3, #26
 8004ace:	f003 031f 	and.w	r3, r3, #31
 8004ad2:	e018      	b.n	8004b06 <HAL_ADC_ConfigChannel+0x1e2>
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004adc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004ae0:	fa93 f3a3 	rbit	r3, r3
 8004ae4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004ae8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004aec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004af0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d101      	bne.n	8004afc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8004af8:	2320      	movs	r3, #32
 8004afa:	e004      	b.n	8004b06 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8004afc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004b00:	fab3 f383 	clz	r3, r3
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d106      	bne.n	8004b18 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	2100      	movs	r1, #0
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7fe fe80 	bl	8003818 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2101      	movs	r1, #1
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f7fe fe64 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004b24:	4603      	mov	r3, r0
 8004b26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10a      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x220>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2101      	movs	r1, #1
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7fe fe59 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	0e9b      	lsrs	r3, r3, #26
 8004b3e:	f003 021f 	and.w	r2, r3, #31
 8004b42:	e01e      	b.n	8004b82 <HAL_ADC_ConfigChannel+0x25e>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2101      	movs	r1, #1
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7fe fe4e 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004b50:	4603      	mov	r3, r0
 8004b52:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004b5a:	fa93 f3a3 	rbit	r3, r3
 8004b5e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004b62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004b66:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004b6a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d101      	bne.n	8004b76 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8004b72:	2320      	movs	r3, #32
 8004b74:	e004      	b.n	8004b80 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8004b76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004b7a:	fab3 f383 	clz	r3, r3
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	461a      	mov	r2, r3
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d105      	bne.n	8004b9a <HAL_ADC_ConfigChannel+0x276>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	0e9b      	lsrs	r3, r3, #26
 8004b94:	f003 031f 	and.w	r3, r3, #31
 8004b98:	e018      	b.n	8004bcc <HAL_ADC_ConfigChannel+0x2a8>
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ba2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004ba6:	fa93 f3a3 	rbit	r3, r3
 8004baa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004bae:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004bb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004bb6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d101      	bne.n	8004bc2 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8004bbe:	2320      	movs	r3, #32
 8004bc0:	e004      	b.n	8004bcc <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8004bc2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004bc6:	fab3 f383 	clz	r3, r3
 8004bca:	b2db      	uxtb	r3, r3
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d106      	bne.n	8004bde <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	2101      	movs	r1, #1
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7fe fe1d 	bl	8003818 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2102      	movs	r1, #2
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7fe fe01 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004bea:	4603      	mov	r3, r0
 8004bec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d10a      	bne.n	8004c0a <HAL_ADC_ConfigChannel+0x2e6>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2102      	movs	r1, #2
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f7fe fdf6 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004c00:	4603      	mov	r3, r0
 8004c02:	0e9b      	lsrs	r3, r3, #26
 8004c04:	f003 021f 	and.w	r2, r3, #31
 8004c08:	e01e      	b.n	8004c48 <HAL_ADC_ConfigChannel+0x324>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	2102      	movs	r1, #2
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7fe fdeb 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004c16:	4603      	mov	r3, r0
 8004c18:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c20:	fa93 f3a3 	rbit	r3, r3
 8004c24:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004c28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c2c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004c30:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d101      	bne.n	8004c3c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8004c38:	2320      	movs	r3, #32
 8004c3a:	e004      	b.n	8004c46 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8004c3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004c40:	fab3 f383 	clz	r3, r3
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	461a      	mov	r2, r3
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d105      	bne.n	8004c60 <HAL_ADC_ConfigChannel+0x33c>
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	0e9b      	lsrs	r3, r3, #26
 8004c5a:	f003 031f 	and.w	r3, r3, #31
 8004c5e:	e016      	b.n	8004c8e <HAL_ADC_ConfigChannel+0x36a>
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c68:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c6c:	fa93 f3a3 	rbit	r3, r3
 8004c70:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004c72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004c74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004c78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8004c80:	2320      	movs	r3, #32
 8004c82:	e004      	b.n	8004c8e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8004c84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c88:	fab3 f383 	clz	r3, r3
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d106      	bne.n	8004ca0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2200      	movs	r2, #0
 8004c98:	2102      	movs	r1, #2
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7fe fdbc 	bl	8003818 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2103      	movs	r1, #3
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f7fe fda0 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004cac:	4603      	mov	r3, r0
 8004cae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10a      	bne.n	8004ccc <HAL_ADC_ConfigChannel+0x3a8>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2103      	movs	r1, #3
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7fe fd95 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	0e9b      	lsrs	r3, r3, #26
 8004cc6:	f003 021f 	and.w	r2, r3, #31
 8004cca:	e017      	b.n	8004cfc <HAL_ADC_ConfigChannel+0x3d8>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2103      	movs	r1, #3
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fe fd8a 	bl	80037ec <LL_ADC_GetOffsetChannel>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cdc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cde:	fa93 f3a3 	rbit	r3, r3
 8004ce2:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004ce4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ce6:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004ce8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d101      	bne.n	8004cf2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8004cee:	2320      	movs	r3, #32
 8004cf0:	e003      	b.n	8004cfa <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8004cf2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cf4:	fab3 f383 	clz	r3, r3
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d105      	bne.n	8004d14 <HAL_ADC_ConfigChannel+0x3f0>
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	0e9b      	lsrs	r3, r3, #26
 8004d0e:	f003 031f 	and.w	r3, r3, #31
 8004d12:	e011      	b.n	8004d38 <HAL_ADC_ConfigChannel+0x414>
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d1c:	fa93 f3a3 	rbit	r3, r3
 8004d20:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004d22:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d24:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004d26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d101      	bne.n	8004d30 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8004d2c:	2320      	movs	r3, #32
 8004d2e:	e003      	b.n	8004d38 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8004d30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d32:	fab3 f383 	clz	r3, r3
 8004d36:	b2db      	uxtb	r3, r3
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d106      	bne.n	8004d4a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	2200      	movs	r2, #0
 8004d42:	2103      	movs	r1, #3
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7fe fd67 	bl	8003818 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7fe ff49 	bl	8003be6 <LL_ADC_IsEnabled>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	f040 8140 	bne.w	8004fdc <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6818      	ldr	r0, [r3, #0]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	6819      	ldr	r1, [r3, #0]
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	461a      	mov	r2, r3
 8004d6a:	f7fe fe37 	bl	80039dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	4a8f      	ldr	r2, [pc, #572]	; (8004fb0 <HAL_ADC_ConfigChannel+0x68c>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	f040 8131 	bne.w	8004fdc <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10b      	bne.n	8004da2 <HAL_ADC_ConfigChannel+0x47e>
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	0e9b      	lsrs	r3, r3, #26
 8004d90:	3301      	adds	r3, #1
 8004d92:	f003 031f 	and.w	r3, r3, #31
 8004d96:	2b09      	cmp	r3, #9
 8004d98:	bf94      	ite	ls
 8004d9a:	2301      	movls	r3, #1
 8004d9c:	2300      	movhi	r3, #0
 8004d9e:	b2db      	uxtb	r3, r3
 8004da0:	e019      	b.n	8004dd6 <HAL_ADC_ConfigChannel+0x4b2>
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004daa:	fa93 f3a3 	rbit	r3, r3
 8004dae:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004db0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004db2:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004db4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8004dba:	2320      	movs	r3, #32
 8004dbc:	e003      	b.n	8004dc6 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8004dbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004dc0:	fab3 f383 	clz	r3, r3
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	f003 031f 	and.w	r3, r3, #31
 8004dcc:	2b09      	cmp	r3, #9
 8004dce:	bf94      	ite	ls
 8004dd0:	2301      	movls	r3, #1
 8004dd2:	2300      	movhi	r3, #0
 8004dd4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d079      	beq.n	8004ece <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d107      	bne.n	8004df6 <HAL_ADC_ConfigChannel+0x4d2>
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	0e9b      	lsrs	r3, r3, #26
 8004dec:	3301      	adds	r3, #1
 8004dee:	069b      	lsls	r3, r3, #26
 8004df0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004df4:	e015      	b.n	8004e22 <HAL_ADC_ConfigChannel+0x4fe>
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004dfe:	fa93 f3a3 	rbit	r3, r3
 8004e02:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004e04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e06:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004e08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d101      	bne.n	8004e12 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8004e0e:	2320      	movs	r3, #32
 8004e10:	e003      	b.n	8004e1a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004e12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e14:	fab3 f383 	clz	r3, r3
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	069b      	lsls	r3, r3, #26
 8004e1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d109      	bne.n	8004e42 <HAL_ADC_ConfigChannel+0x51e>
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	0e9b      	lsrs	r3, r3, #26
 8004e34:	3301      	adds	r3, #1
 8004e36:	f003 031f 	and.w	r3, r3, #31
 8004e3a:	2101      	movs	r1, #1
 8004e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e40:	e017      	b.n	8004e72 <HAL_ADC_ConfigChannel+0x54e>
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e4a:	fa93 f3a3 	rbit	r3, r3
 8004e4e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004e50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e52:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004e54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d101      	bne.n	8004e5e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8004e5a:	2320      	movs	r3, #32
 8004e5c:	e003      	b.n	8004e66 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8004e5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e60:	fab3 f383 	clz	r3, r3
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	3301      	adds	r3, #1
 8004e68:	f003 031f 	and.w	r3, r3, #31
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004e72:	ea42 0103 	orr.w	r1, r2, r3
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d10a      	bne.n	8004e98 <HAL_ADC_ConfigChannel+0x574>
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	0e9b      	lsrs	r3, r3, #26
 8004e88:	3301      	adds	r3, #1
 8004e8a:	f003 021f 	and.w	r2, r3, #31
 8004e8e:	4613      	mov	r3, r2
 8004e90:	005b      	lsls	r3, r3, #1
 8004e92:	4413      	add	r3, r2
 8004e94:	051b      	lsls	r3, r3, #20
 8004e96:	e018      	b.n	8004eca <HAL_ADC_ConfigChannel+0x5a6>
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea0:	fa93 f3a3 	rbit	r3, r3
 8004ea4:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004ea6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ea8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004eaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d101      	bne.n	8004eb4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8004eb0:	2320      	movs	r3, #32
 8004eb2:	e003      	b.n	8004ebc <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8004eb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eb6:	fab3 f383 	clz	r3, r3
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	f003 021f 	and.w	r2, r3, #31
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	005b      	lsls	r3, r3, #1
 8004ec6:	4413      	add	r3, r2
 8004ec8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004eca:	430b      	orrs	r3, r1
 8004ecc:	e081      	b.n	8004fd2 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d107      	bne.n	8004eea <HAL_ADC_ConfigChannel+0x5c6>
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	0e9b      	lsrs	r3, r3, #26
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	069b      	lsls	r3, r3, #26
 8004ee4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ee8:	e015      	b.n	8004f16 <HAL_ADC_ConfigChannel+0x5f2>
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef2:	fa93 f3a3 	rbit	r3, r3
 8004ef6:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004efa:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8004f02:	2320      	movs	r3, #32
 8004f04:	e003      	b.n	8004f0e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f08:	fab3 f383 	clz	r3, r3
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	3301      	adds	r3, #1
 8004f10:	069b      	lsls	r3, r3, #26
 8004f12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d109      	bne.n	8004f36 <HAL_ADC_ConfigChannel+0x612>
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	0e9b      	lsrs	r3, r3, #26
 8004f28:	3301      	adds	r3, #1
 8004f2a:	f003 031f 	and.w	r3, r3, #31
 8004f2e:	2101      	movs	r1, #1
 8004f30:	fa01 f303 	lsl.w	r3, r1, r3
 8004f34:	e017      	b.n	8004f66 <HAL_ADC_ConfigChannel+0x642>
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f3c:	6a3b      	ldr	r3, [r7, #32]
 8004f3e:	fa93 f3a3 	rbit	r3, r3
 8004f42:	61fb      	str	r3, [r7, #28]
  return result;
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8004f4e:	2320      	movs	r3, #32
 8004f50:	e003      	b.n	8004f5a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8004f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f54:	fab3 f383 	clz	r3, r3
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	f003 031f 	and.w	r3, r3, #31
 8004f60:	2101      	movs	r1, #1
 8004f62:	fa01 f303 	lsl.w	r3, r1, r3
 8004f66:	ea42 0103 	orr.w	r1, r2, r3
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d10d      	bne.n	8004f92 <HAL_ADC_ConfigChannel+0x66e>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	0e9b      	lsrs	r3, r3, #26
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	f003 021f 	and.w	r2, r3, #31
 8004f82:	4613      	mov	r3, r2
 8004f84:	005b      	lsls	r3, r3, #1
 8004f86:	4413      	add	r3, r2
 8004f88:	3b1e      	subs	r3, #30
 8004f8a:	051b      	lsls	r3, r3, #20
 8004f8c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004f90:	e01e      	b.n	8004fd0 <HAL_ADC_ConfigChannel+0x6ac>
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	fa93 f3a3 	rbit	r3, r3
 8004f9e:	613b      	str	r3, [r7, #16]
  return result;
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d104      	bne.n	8004fb4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8004faa:	2320      	movs	r3, #32
 8004fac:	e006      	b.n	8004fbc <HAL_ADC_ConfigChannel+0x698>
 8004fae:	bf00      	nop
 8004fb0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	fab3 f383 	clz	r3, r3
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	f003 021f 	and.w	r2, r3, #31
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	4413      	add	r3, r2
 8004fc8:	3b1e      	subs	r3, #30
 8004fca:	051b      	lsls	r3, r3, #20
 8004fcc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fd0:	430b      	orrs	r3, r1
 8004fd2:	683a      	ldr	r2, [r7, #0]
 8004fd4:	6892      	ldr	r2, [r2, #8]
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	f7fe fcd4 	bl	8003984 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	4b3f      	ldr	r3, [pc, #252]	; (80050e0 <HAL_ADC_ConfigChannel+0x7bc>)
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d070      	beq.n	80050ca <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004fe8:	483e      	ldr	r0, [pc, #248]	; (80050e4 <HAL_ADC_ConfigChannel+0x7c0>)
 8004fea:	f7fe fbcd 	bl	8003788 <LL_ADC_GetCommonPathInternalCh>
 8004fee:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a3c      	ldr	r2, [pc, #240]	; (80050e8 <HAL_ADC_ConfigChannel+0x7c4>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d004      	beq.n	8005006 <HAL_ADC_ConfigChannel+0x6e2>
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a3a      	ldr	r2, [pc, #232]	; (80050ec <HAL_ADC_ConfigChannel+0x7c8>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d126      	bne.n	8005054 <HAL_ADC_ConfigChannel+0x730>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005006:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800500a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d120      	bne.n	8005054 <HAL_ADC_ConfigChannel+0x730>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800501a:	d156      	bne.n	80050ca <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800501c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005020:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005024:	4619      	mov	r1, r3
 8005026:	482f      	ldr	r0, [pc, #188]	; (80050e4 <HAL_ADC_ConfigChannel+0x7c0>)
 8005028:	f7fe fb9b 	bl	8003762 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800502c:	4b30      	ldr	r3, [pc, #192]	; (80050f0 <HAL_ADC_ConfigChannel+0x7cc>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	099b      	lsrs	r3, r3, #6
 8005032:	4a30      	ldr	r2, [pc, #192]	; (80050f4 <HAL_ADC_ConfigChannel+0x7d0>)
 8005034:	fba2 2303 	umull	r2, r3, r2, r3
 8005038:	099a      	lsrs	r2, r3, #6
 800503a:	4613      	mov	r3, r2
 800503c:	005b      	lsls	r3, r3, #1
 800503e:	4413      	add	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005044:	e002      	b.n	800504c <HAL_ADC_ConfigChannel+0x728>
          {
            wait_loop_index--;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	3b01      	subs	r3, #1
 800504a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1f9      	bne.n	8005046 <HAL_ADC_ConfigChannel+0x722>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005052:	e03a      	b.n	80050ca <HAL_ADC_ConfigChannel+0x7a6>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a27      	ldr	r2, [pc, #156]	; (80050f8 <HAL_ADC_ConfigChannel+0x7d4>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d113      	bne.n	8005086 <HAL_ADC_ConfigChannel+0x762>
 800505e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005062:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10d      	bne.n	8005086 <HAL_ADC_ConfigChannel+0x762>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a23      	ldr	r2, [pc, #140]	; (80050fc <HAL_ADC_ConfigChannel+0x7d8>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d02a      	beq.n	80050ca <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005074:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005078:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800507c:	4619      	mov	r1, r3
 800507e:	4819      	ldr	r0, [pc, #100]	; (80050e4 <HAL_ADC_ConfigChannel+0x7c0>)
 8005080:	f7fe fb6f 	bl	8003762 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005084:	e021      	b.n	80050ca <HAL_ADC_ConfigChannel+0x7a6>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a1d      	ldr	r2, [pc, #116]	; (8005100 <HAL_ADC_ConfigChannel+0x7dc>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d11c      	bne.n	80050ca <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005090:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005094:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d116      	bne.n	80050ca <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a16      	ldr	r2, [pc, #88]	; (80050fc <HAL_ADC_ConfigChannel+0x7d8>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d011      	beq.n	80050ca <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80050a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80050aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80050ae:	4619      	mov	r1, r3
 80050b0:	480c      	ldr	r0, [pc, #48]	; (80050e4 <HAL_ADC_ConfigChannel+0x7c0>)
 80050b2:	f7fe fb56 	bl	8003762 <LL_ADC_SetCommonPathInternalCh>
 80050b6:	e008      	b.n	80050ca <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050bc:	f043 0220 	orr.w	r2, r3, #32
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80050c4:	2301      	movs	r3, #1
 80050c6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80050d2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	37d8      	adds	r7, #216	; 0xd8
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	80080000 	.word	0x80080000
 80050e4:	50000300 	.word	0x50000300
 80050e8:	c3210000 	.word	0xc3210000
 80050ec:	90c00010 	.word	0x90c00010
 80050f0:	20000018 	.word	0x20000018
 80050f4:	053e2d63 	.word	0x053e2d63
 80050f8:	c7520000 	.word	0xc7520000
 80050fc:	50000100 	.word	0x50000100
 8005100:	cb840000 	.word	0xcb840000

08005104 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param AnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08e      	sub	sp, #56	; 0x38
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
 800510c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800510e:	2300      	movs	r3, #0
 8005110:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(AnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_ADC_ANALOG_WATCHDOG_FILTERING_MODE(AnalogWDGConfig->FilteringConfig));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));

  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800511c:	d003      	beq.n	8005126 <HAL_ADC_AnalogWDGConfig+0x22>
      (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	685b      	ldr	r3, [r3, #4]
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8005122:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800512c:	2b01      	cmp	r3, #1
 800512e:	d101      	bne.n	8005134 <HAL_ADC_AnalogWDGConfig+0x30>
 8005130:	2302      	movs	r3, #2
 8005132:	e1dc      	b.n	80054ee <HAL_ADC_AnalogWDGConfig+0x3ea>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4618      	mov	r0, r3
 8005142:	f7fe fd9e 	bl	8003c82 <LL_ADC_REG_IsConversionOngoing>
 8005146:	62b8      	str	r0, [r7, #40]	; 0x28
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4618      	mov	r0, r3
 800514e:	f7fe fdbf 	bl	8003cd0 <LL_ADC_INJ_IsConversionOngoing>
 8005152:	6278      	str	r0, [r7, #36]	; 0x24
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005154:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005156:	2b00      	cmp	r3, #0
 8005158:	f040 8163 	bne.w	8005422 <HAL_ADC_AnalogWDGConfig+0x31e>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800515c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515e:	2b00      	cmp	r3, #0
 8005160:	f040 815f 	bne.w	8005422 <HAL_ADC_AnalogWDGConfig+0x31e>
     )
  {
    /* Analog watchdog configuration */
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4aa6      	ldr	r2, [pc, #664]	; (8005404 <HAL_ADC_AnalogWDGConfig+0x300>)
 800516a:	4293      	cmp	r3, r2
 800516c:	f040 8086 	bne.w	800527c <HAL_ADC_AnalogWDGConfig+0x178>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (AnalogWDGConfig->WatchdogMode)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005178:	d042      	beq.n	8005200 <HAL_ADC_AnalogWDGConfig+0xfc>
 800517a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800517e:	d806      	bhi.n	800518e <HAL_ADC_AnalogWDGConfig+0x8a>
 8005180:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005184:	d034      	beq.n	80051f0 <HAL_ADC_AnalogWDGConfig+0xec>
 8005186:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800518a:	d00a      	beq.n	80051a2 <HAL_ADC_AnalogWDGConfig+0x9e>
 800518c:	e048      	b.n	8005220 <HAL_ADC_AnalogWDGConfig+0x11c>
 800518e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005192:	d03d      	beq.n	8005210 <HAL_ADC_AnalogWDGConfig+0x10c>
 8005194:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 8005198:	d01d      	beq.n	80051d6 <HAL_ADC_AnalogWDGConfig+0xd2>
 800519a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800519e:	d00d      	beq.n	80051bc <HAL_ADC_AnalogWDGConfig+0xb8>
 80051a0:	e03e      	b.n	8005220 <HAL_ADC_AnalogWDGConfig+0x11c>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6818      	ldr	r0, [r3, #0]
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 80051ae:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 80051b2:	461a      	mov	r2, r3
 80051b4:	4993      	ldr	r1, [pc, #588]	; (8005404 <HAL_ADC_AnalogWDGConfig+0x300>)
 80051b6:	f7fe fc35 	bl	8003a24 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR));
          break;
 80051ba:	e039      	b.n	8005230 <HAL_ADC_AnalogWDGConfig+0x12c>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6818      	ldr	r0, [r3, #0]
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 80051c8:	f043 73a0 	orr.w	r3, r3, #20971520	; 0x1400000
 80051cc:	461a      	mov	r2, r3
 80051ce:	498d      	ldr	r1, [pc, #564]	; (8005404 <HAL_ADC_AnalogWDGConfig+0x300>)
 80051d0:	f7fe fc28 	bl	8003a24 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_INJECTED));
          break;
 80051d4:	e02c      	b.n	8005230 <HAL_ADC_AnalogWDGConfig+0x12c>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel,
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6818      	ldr	r0, [r3, #0]
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 80051e2:	f043 73e0 	orr.w	r3, r3, #29360128	; 0x1c00000
 80051e6:	461a      	mov	r2, r3
 80051e8:	4986      	ldr	r1, [pc, #536]	; (8005404 <HAL_ADC_AnalogWDGConfig+0x300>)
 80051ea:	f7fe fc1b 	bl	8003a24 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 80051ee:	e01f      	b.n	8005230 <HAL_ADC_AnalogWDGConfig+0x12c>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a84      	ldr	r2, [pc, #528]	; (8005408 <HAL_ADC_AnalogWDGConfig+0x304>)
 80051f6:	4983      	ldr	r1, [pc, #524]	; (8005404 <HAL_ADC_AnalogWDGConfig+0x300>)
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7fe fc13 	bl	8003a24 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80051fe:	e017      	b.n	8005230 <HAL_ADC_AnalogWDGConfig+0x12c>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a81      	ldr	r2, [pc, #516]	; (800540c <HAL_ADC_AnalogWDGConfig+0x308>)
 8005206:	497f      	ldr	r1, [pc, #508]	; (8005404 <HAL_ADC_AnalogWDGConfig+0x300>)
 8005208:	4618      	mov	r0, r3
 800520a:	f7fe fc0b 	bl	8003a24 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800520e:	e00f      	b.n	8005230 <HAL_ADC_AnalogWDGConfig+0x12c>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a7e      	ldr	r2, [pc, #504]	; (8005410 <HAL_ADC_AnalogWDGConfig+0x30c>)
 8005216:	497b      	ldr	r1, [pc, #492]	; (8005404 <HAL_ADC_AnalogWDGConfig+0x300>)
 8005218:	4618      	mov	r0, r3
 800521a:	f7fe fc03 	bl	8003a24 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800521e:	e007      	b.n	8005230 <HAL_ADC_AnalogWDGConfig+0x12c>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2200      	movs	r2, #0
 8005226:	4977      	ldr	r1, [pc, #476]	; (8005404 <HAL_ADC_AnalogWDGConfig+0x300>)
 8005228:	4618      	mov	r0, r3
 800522a:	f7fe fbfb 	bl	8003a24 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800522e:	bf00      	nop
      }

      /* Set the filtering configuration */
      MODIFY_REG(hadc->Instance->TR1,
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	699a      	ldr	r2, [r3, #24]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	430a      	orrs	r2, r1
 8005244:	621a      	str	r2, [r3, #32]
                 ADC_TR1_AWDFILT,
                 AnalogWDGConfig->FilteringConfig);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800524a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4618      	mov	r0, r3
 8005258:	f7fe fd4d 	bl	8003cf6 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (AnalogWDGConfig->ITMode == ENABLE)
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	7b1b      	ldrb	r3, [r3, #12]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d105      	bne.n	8005270 <HAL_ADC_AnalogWDGConfig+0x16c>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4618      	mov	r0, r3
 800526a:	f7fe fd6d 	bl	8003d48 <LL_ADC_EnableIT_AWD1>
 800526e:	e0d8      	b.n	8005422 <HAL_ADC_AnalogWDGConfig+0x31e>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4618      	mov	r0, r3
 8005276:	f7fe fd97 	bl	8003da8 <LL_ADC_DisableIT_AWD1>
 800527a:	e0d2      	b.n	8005422 <HAL_ADC_AnalogWDGConfig+0x31e>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (AnalogWDGConfig->WatchdogMode)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005284:	d077      	beq.n	8005376 <HAL_ADC_AnalogWDGConfig+0x272>
 8005286:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800528a:	d806      	bhi.n	800529a <HAL_ADC_AnalogWDGConfig+0x196>
 800528c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005290:	d071      	beq.n	8005376 <HAL_ADC_AnalogWDGConfig+0x272>
 8005292:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005296:	d009      	beq.n	80052ac <HAL_ADC_AnalogWDGConfig+0x1a8>
 8005298:	e076      	b.n	8005388 <HAL_ADC_AnalogWDGConfig+0x284>
 800529a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800529e:	d06a      	beq.n	8005376 <HAL_ADC_AnalogWDGConfig+0x272>
 80052a0:	f1b3 7fe0 	cmp.w	r3, #29360128	; 0x1c00000
 80052a4:	d002      	beq.n	80052ac <HAL_ADC_AnalogWDGConfig+0x1a8>
 80052a6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80052aa:	d16d      	bne.n	8005388 <HAL_ADC_AnalogWDGConfig+0x284>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a58      	ldr	r2, [pc, #352]	; (8005414 <HAL_ADC_AnalogWDGConfig+0x310>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d12f      	bne.n	8005316 <HAL_ADC_AnalogWDGConfig+0x212>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d108      	bne.n	80052d4 <HAL_ADC_AnalogWDGConfig+0x1d0>
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	0e9b      	lsrs	r3, r3, #26
 80052c8:	f003 031f 	and.w	r3, r3, #31
 80052cc:	2201      	movs	r2, #1
 80052ce:	fa02 f303 	lsl.w	r3, r2, r3
 80052d2:	e016      	b.n	8005302 <HAL_ADC_AnalogWDGConfig+0x1fe>
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	fa93 f3a3 	rbit	r3, r3
 80052e0:	61bb      	str	r3, [r7, #24]
  return result;
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80052e6:	6a3b      	ldr	r3, [r7, #32]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d101      	bne.n	80052f0 <HAL_ADC_AnalogWDGConfig+0x1ec>
    return 32U;
 80052ec:	2320      	movs	r3, #32
 80052ee:	e003      	b.n	80052f8 <HAL_ADC_AnalogWDGConfig+0x1f4>
  return __builtin_clz(value);
 80052f0:	6a3b      	ldr	r3, [r7, #32]
 80052f2:	fab3 f383 	clz	r3, r3
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	f003 031f 	and.w	r3, r3, #31
 80052fc:	2201      	movs	r2, #1
 80052fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	6812      	ldr	r2, [r2, #0]
 8005306:	f8d2 10a0 	ldr.w	r1, [r2, #160]	; 0xa0
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	6812      	ldr	r2, [r2, #0]
 800530e:	430b      	orrs	r3, r1
 8005310:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 8005314:	e041      	b.n	800539a <HAL_ADC_AnalogWDGConfig+0x296>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800531e:	2b00      	cmp	r3, #0
 8005320:	d108      	bne.n	8005334 <HAL_ADC_AnalogWDGConfig+0x230>
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	0e9b      	lsrs	r3, r3, #26
 8005328:	f003 031f 	and.w	r3, r3, #31
 800532c:	2201      	movs	r2, #1
 800532e:	fa02 f303 	lsl.w	r3, r2, r3
 8005332:	e016      	b.n	8005362 <HAL_ADC_AnalogWDGConfig+0x25e>
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	fa93 f3a3 	rbit	r3, r3
 8005340:	60fb      	str	r3, [r7, #12]
  return result;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d101      	bne.n	8005350 <HAL_ADC_AnalogWDGConfig+0x24c>
    return 32U;
 800534c:	2320      	movs	r3, #32
 800534e:	e003      	b.n	8005358 <HAL_ADC_AnalogWDGConfig+0x254>
  return __builtin_clz(value);
 8005350:	697b      	ldr	r3, [r7, #20]
 8005352:	fab3 f383 	clz	r3, r3
 8005356:	b2db      	uxtb	r3, r3
 8005358:	f003 031f 	and.w	r3, r3, #31
 800535c:	2201      	movs	r2, #1
 800535e:	fa02 f303 	lsl.w	r3, r2, r3
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	6812      	ldr	r2, [r2, #0]
 8005366:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	6812      	ldr	r2, [r2, #0]
 800536e:	430b      	orrs	r3, r1
 8005370:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
          break;
 8005374:	e011      	b.n	800539a <HAL_ADC_AnalogWDGConfig+0x296>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6818      	ldr	r0, [r3, #0]
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a24      	ldr	r2, [pc, #144]	; (8005410 <HAL_ADC_AnalogWDGConfig+0x30c>)
 8005380:	4619      	mov	r1, r3
 8005382:	f7fe fb4f 	bl	8003a24 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005386:	e008      	b.n	800539a <HAL_ADC_AnalogWDGConfig+0x296>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6818      	ldr	r0, [r3, #0]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2200      	movs	r2, #0
 8005392:	4619      	mov	r1, r3
 8005394:	f7fe fb46 	bl	8003a24 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8005398:	bf00      	nop
      }

      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a1d      	ldr	r2, [pc, #116]	; (8005414 <HAL_ADC_AnalogWDGConfig+0x310>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d11a      	bne.n	80053da <HAL_ADC_AnalogWDGConfig+0x2d6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053a8:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7fe fcab 	bl	8003d10 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	7b1b      	ldrb	r3, [r3, #12]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d105      	bne.n	80053ce <HAL_ADC_AnalogWDGConfig+0x2ca>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4618      	mov	r0, r3
 80053c8:	f7fe fcce 	bl	8003d68 <LL_ADC_EnableIT_AWD2>
 80053cc:	e029      	b.n	8005422 <HAL_ADC_AnalogWDGConfig+0x31e>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7fe fcf8 	bl	8003dc8 <LL_ADC_DisableIT_AWD2>
 80053d8:	e023      	b.n	8005422 <HAL_ADC_AnalogWDGConfig+0x31e>
      }
      /* (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053de:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4618      	mov	r0, r3
 80053ec:	f7fe fc9e 	bl	8003d2c <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (AnalogWDGConfig->ITMode == ENABLE)
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	7b1b      	ldrb	r3, [r3, #12]
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d10f      	bne.n	8005418 <HAL_ADC_AnalogWDGConfig+0x314>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7fe fcc3 	bl	8003d88 <LL_ADC_EnableIT_AWD3>
 8005402:	e00e      	b.n	8005422 <HAL_ADC_AnalogWDGConfig+0x31e>
 8005404:	7dc00000 	.word	0x7dc00000
 8005408:	0087ffff 	.word	0x0087ffff
 800540c:	0107ffff 	.word	0x0107ffff
 8005410:	0187ffff 	.word	0x0187ffff
 8005414:	0017ffff 	.word	0x0017ffff
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4618      	mov	r0, r3
 800541e:	f7fe fce3 	bl	8003de8 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a34      	ldr	r2, [pc, #208]	; (80054f8 <HAL_ADC_AnalogWDGConfig+0x3f4>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d118      	bne.n	800545e <HAL_ADC_AnalogWDGConfig+0x35a>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	691a      	ldr	r2, [r3, #16]
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	08db      	lsrs	r3, r3, #3
 8005438:	f003 0303 	and.w	r3, r3, #3
 800543c:	005b      	lsls	r3, r3, #1
 800543e:	fa02 f303 	lsl.w	r3, r2, r3
 8005442:	637b      	str	r3, [r7, #52]	; 0x34
    tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	695a      	ldr	r2, [r3, #20]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	08db      	lsrs	r3, r3, #3
 8005450:	f003 0303 	and.w	r3, r3, #3
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	fa02 f303 	lsl.w	r3, r2, r3
 800545a:	633b      	str	r3, [r7, #48]	; 0x30
 800545c:	e039      	b.n	80054d2 <HAL_ADC_AnalogWDGConfig+0x3ce>
  else
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 7, the LSB (right bits)    */
    /* are set to 0.                                                        */
    tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	f003 0318 	and.w	r3, r3, #24
 8005468:	2b18      	cmp	r3, #24
 800546a:	d011      	beq.n	8005490 <HAL_ADC_AnalogWDGConfig+0x38c>
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	6919      	ldr	r1, [r3, #16]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	08db      	lsrs	r3, r3, #3
 8005478:	f003 0203 	and.w	r2, r3, #3
 800547c:	4613      	mov	r3, r2
 800547e:	07db      	lsls	r3, r3, #31
 8005480:	1a9b      	subs	r3, r3, r2
 8005482:	005b      	lsls	r3, r3, #1
 8005484:	3304      	adds	r3, #4
 8005486:	f003 031f 	and.w	r3, r3, #31
 800548a:	fa21 f303 	lsr.w	r3, r1, r3
 800548e:	e002      	b.n	8005496 <HAL_ADC_AnalogWDGConfig+0x392>
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	691b      	ldr	r3, [r3, #16]
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	637b      	str	r3, [r7, #52]	; 0x34
    tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	f003 0318 	and.w	r3, r3, #24
 80054a2:	2b18      	cmp	r3, #24
 80054a4:	d011      	beq.n	80054ca <HAL_ADC_AnalogWDGConfig+0x3c6>
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	6959      	ldr	r1, [r3, #20]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	68db      	ldr	r3, [r3, #12]
 80054b0:	08db      	lsrs	r3, r3, #3
 80054b2:	f003 0203 	and.w	r2, r3, #3
 80054b6:	4613      	mov	r3, r2
 80054b8:	07db      	lsls	r3, r3, #31
 80054ba:	1a9b      	subs	r3, r3, r2
 80054bc:	005b      	lsls	r3, r3, #1
 80054be:	3304      	adds	r3, #4
 80054c0:	f003 031f 	and.w	r3, r3, #31
 80054c4:	fa21 f303 	lsr.w	r3, r1, r3
 80054c8:	e002      	b.n	80054d0 <HAL_ADC_AnalogWDGConfig+0x3cc>
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	695b      	ldr	r3, [r3, #20]
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	633b      	str	r3, [r7, #48]	; 0x30
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted,
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6818      	ldr	r0, [r3, #0]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	6819      	ldr	r1, [r3, #0]
 80054da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80054dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80054de:	f7fe face 	bl	8003a7e <LL_ADC_ConfigAnalogWDThresholds>
                                  tmpAWDLowThresholdShifted);

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80054ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3738      	adds	r7, #56	; 0x38
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	7dc00000 	.word	0x7dc00000

080054fc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b088      	sub	sp, #32
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005506:	2300      	movs	r3, #0
 8005508:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4618      	mov	r0, r3
 8005514:	f7fe fbb5 	bl	8003c82 <LL_ADC_REG_IsConversionOngoing>
 8005518:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4618      	mov	r0, r3
 8005520:	f7fe fbd6 	bl	8003cd0 <LL_ADC_INJ_IsConversionOngoing>
 8005524:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d103      	bne.n	8005534 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2b00      	cmp	r3, #0
 8005530:	f000 8090 	beq.w	8005654 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d02a      	beq.n	8005598 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	7f5b      	ldrb	r3, [r3, #29]
 8005546:	2b01      	cmp	r3, #1
 8005548:	d126      	bne.n	8005598 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	7f1b      	ldrb	r3, [r3, #28]
 800554e:	2b01      	cmp	r3, #1
 8005550:	d122      	bne.n	8005598 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8005552:	2301      	movs	r3, #1
 8005554:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005556:	e014      	b.n	8005582 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	4a41      	ldr	r2, [pc, #260]	; (8005660 <ADC_ConversionStop+0x164>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d90d      	bls.n	800557c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005564:	f043 0210 	orr.w	r2, r3, #16
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005570:	f043 0201 	orr.w	r2, r3, #1
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e06c      	b.n	8005656 <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	3301      	adds	r3, #1
 8005580:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800558c:	2b40      	cmp	r3, #64	; 0x40
 800558e:	d1e3      	bne.n	8005558 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2240      	movs	r2, #64	; 0x40
 8005596:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8005598:	69bb      	ldr	r3, [r7, #24]
 800559a:	2b02      	cmp	r3, #2
 800559c:	d014      	beq.n	80055c8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7fe fb6d 	bl	8003c82 <LL_ADC_REG_IsConversionOngoing>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d00c      	beq.n	80055c8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4618      	mov	r0, r3
 80055b4:	f7fe fb2a 	bl	8003c0c <LL_ADC_IsDisableOngoing>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d104      	bne.n	80055c8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4618      	mov	r0, r3
 80055c4:	f7fe fb49 	bl	8003c5a <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d014      	beq.n	80055f8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f7fe fb7c 	bl	8003cd0 <LL_ADC_INJ_IsConversionOngoing>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d00c      	beq.n	80055f8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4618      	mov	r0, r3
 80055e4:	f7fe fb12 	bl	8003c0c <LL_ADC_IsDisableOngoing>
 80055e8:	4603      	mov	r3, r0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d104      	bne.n	80055f8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7fe fb58 	bl	8003ca8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80055f8:	69bb      	ldr	r3, [r7, #24]
 80055fa:	2b02      	cmp	r3, #2
 80055fc:	d004      	beq.n	8005608 <ADC_ConversionStop+0x10c>
 80055fe:	2b03      	cmp	r3, #3
 8005600:	d105      	bne.n	800560e <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005602:	230c      	movs	r3, #12
 8005604:	617b      	str	r3, [r7, #20]
        break;
 8005606:	e005      	b.n	8005614 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005608:	2308      	movs	r3, #8
 800560a:	617b      	str	r3, [r7, #20]
        break;
 800560c:	e002      	b.n	8005614 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800560e:	2304      	movs	r3, #4
 8005610:	617b      	str	r3, [r7, #20]
        break;
 8005612:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005614:	f7fe f864 	bl	80036e0 <HAL_GetTick>
 8005618:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800561a:	e014      	b.n	8005646 <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800561c:	f7fe f860 	bl	80036e0 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b05      	cmp	r3, #5
 8005628:	d90d      	bls.n	8005646 <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800562e:	f043 0210 	orr.w	r2, r3, #16
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800563a:	f043 0201 	orr.w	r2, r3, #1
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e007      	b.n	8005656 <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	689a      	ldr	r2, [r3, #8]
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	4013      	ands	r3, r2
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1e3      	bne.n	800561c <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	3720      	adds	r7, #32
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}
 800565e:	bf00      	nop
 8005660:	a33fffff 	.word	0xa33fffff

08005664 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b084      	sub	sp, #16
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4618      	mov	r0, r3
 8005672:	f7fe fab8 	bl	8003be6 <LL_ADC_IsEnabled>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d146      	bne.n	800570a <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	689a      	ldr	r2, [r3, #8]
 8005682:	4b24      	ldr	r3, [pc, #144]	; (8005714 <ADC_Enable+0xb0>)
 8005684:	4013      	ands	r3, r2
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00d      	beq.n	80056a6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800568e:	f043 0210 	orr.w	r2, r3, #16
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800569a:	f043 0201 	orr.w	r2, r3, #1
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e032      	b.n	800570c <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4618      	mov	r0, r3
 80056ac:	f7fe fa73 	bl	8003b96 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80056b0:	f7fe f816 	bl	80036e0 <HAL_GetTick>
 80056b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056b6:	e021      	b.n	80056fc <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4618      	mov	r0, r3
 80056be:	f7fe fa92 	bl	8003be6 <LL_ADC_IsEnabled>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d104      	bne.n	80056d2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7fe fa62 	bl	8003b96 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80056d2:	f7fe f805 	bl	80036e0 <HAL_GetTick>
 80056d6:	4602      	mov	r2, r0
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	2b02      	cmp	r3, #2
 80056de:	d90d      	bls.n	80056fc <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056e4:	f043 0210 	orr.w	r2, r3, #16
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80056f0:	f043 0201 	orr.w	r2, r3, #1
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e007      	b.n	800570c <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 0301 	and.w	r3, r3, #1
 8005706:	2b01      	cmp	r3, #1
 8005708:	d1d6      	bne.n	80056b8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3710      	adds	r7, #16
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	8000003f 	.word	0x8000003f

08005718 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b084      	sub	sp, #16
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4618      	mov	r0, r3
 8005726:	f7fe fa71 	bl	8003c0c <LL_ADC_IsDisableOngoing>
 800572a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4618      	mov	r0, r3
 8005732:	f7fe fa58 	bl	8003be6 <LL_ADC_IsEnabled>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d040      	beq.n	80057be <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d13d      	bne.n	80057be <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	f003 030d 	and.w	r3, r3, #13
 800574c:	2b01      	cmp	r3, #1
 800574e:	d10c      	bne.n	800576a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4618      	mov	r0, r3
 8005756:	f7fe fa32 	bl	8003bbe <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	2203      	movs	r2, #3
 8005760:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005762:	f7fd ffbd 	bl	80036e0 <HAL_GetTick>
 8005766:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005768:	e022      	b.n	80057b0 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800576e:	f043 0210 	orr.w	r2, r3, #16
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800577a:	f043 0201 	orr.w	r2, r3, #1
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e01c      	b.n	80057c0 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005786:	f7fd ffab 	bl	80036e0 <HAL_GetTick>
 800578a:	4602      	mov	r2, r0
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	1ad3      	subs	r3, r2, r3
 8005790:	2b02      	cmp	r3, #2
 8005792:	d90d      	bls.n	80057b0 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005798:	f043 0210 	orr.w	r2, r3, #16
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a4:	f043 0201 	orr.w	r2, r3, #1
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e007      	b.n	80057c0 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	689b      	ldr	r3, [r3, #8]
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1e3      	bne.n	8005786 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80057be:	2300      	movs	r3, #0
}
 80057c0:	4618      	mov	r0, r3
 80057c2:	3710      	adds	r7, #16
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b083      	sub	sp, #12
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80057d0:	bf00      	nop
 80057d2:	370c      	adds	r7, #12
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr

080057f0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80057f8:	bf00      	nop
 80057fa:	370c      	adds	r7, #12
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800580c:	bf00      	nop
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8005820:	bf00      	nop
 8005822:	370c      	adds	r7, #12
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f003 0307 	and.w	r3, r3, #7
 800583a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800583c:	4b0c      	ldr	r3, [pc, #48]	; (8005870 <__NVIC_SetPriorityGrouping+0x44>)
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005842:	68ba      	ldr	r2, [r7, #8]
 8005844:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005848:	4013      	ands	r3, r2
 800584a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005854:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800585c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800585e:	4a04      	ldr	r2, [pc, #16]	; (8005870 <__NVIC_SetPriorityGrouping+0x44>)
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	60d3      	str	r3, [r2, #12]
}
 8005864:	bf00      	nop
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr
 8005870:	e000ed00 	.word	0xe000ed00

08005874 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005878:	4b04      	ldr	r3, [pc, #16]	; (800588c <__NVIC_GetPriorityGrouping+0x18>)
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	0a1b      	lsrs	r3, r3, #8
 800587e:	f003 0307 	and.w	r3, r3, #7
}
 8005882:	4618      	mov	r0, r3
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr
 800588c:	e000ed00 	.word	0xe000ed00

08005890 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	4603      	mov	r3, r0
 8005898:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800589a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	db0b      	blt.n	80058ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058a2:	79fb      	ldrb	r3, [r7, #7]
 80058a4:	f003 021f 	and.w	r2, r3, #31
 80058a8:	4907      	ldr	r1, [pc, #28]	; (80058c8 <__NVIC_EnableIRQ+0x38>)
 80058aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ae:	095b      	lsrs	r3, r3, #5
 80058b0:	2001      	movs	r0, #1
 80058b2:	fa00 f202 	lsl.w	r2, r0, r2
 80058b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80058ba:	bf00      	nop
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	e000e100 	.word	0xe000e100

080058cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	4603      	mov	r3, r0
 80058d4:	6039      	str	r1, [r7, #0]
 80058d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	db0a      	blt.n	80058f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	b2da      	uxtb	r2, r3
 80058e4:	490c      	ldr	r1, [pc, #48]	; (8005918 <__NVIC_SetPriority+0x4c>)
 80058e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058ea:	0112      	lsls	r2, r2, #4
 80058ec:	b2d2      	uxtb	r2, r2
 80058ee:	440b      	add	r3, r1
 80058f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80058f4:	e00a      	b.n	800590c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	4908      	ldr	r1, [pc, #32]	; (800591c <__NVIC_SetPriority+0x50>)
 80058fc:	79fb      	ldrb	r3, [r7, #7]
 80058fe:	f003 030f 	and.w	r3, r3, #15
 8005902:	3b04      	subs	r3, #4
 8005904:	0112      	lsls	r2, r2, #4
 8005906:	b2d2      	uxtb	r2, r2
 8005908:	440b      	add	r3, r1
 800590a:	761a      	strb	r2, [r3, #24]
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	e000e100 	.word	0xe000e100
 800591c:	e000ed00 	.word	0xe000ed00

08005920 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005920:	b480      	push	{r7}
 8005922:	b089      	sub	sp, #36	; 0x24
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f003 0307 	and.w	r3, r3, #7
 8005932:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	f1c3 0307 	rsb	r3, r3, #7
 800593a:	2b04      	cmp	r3, #4
 800593c:	bf28      	it	cs
 800593e:	2304      	movcs	r3, #4
 8005940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	3304      	adds	r3, #4
 8005946:	2b06      	cmp	r3, #6
 8005948:	d902      	bls.n	8005950 <NVIC_EncodePriority+0x30>
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	3b03      	subs	r3, #3
 800594e:	e000      	b.n	8005952 <NVIC_EncodePriority+0x32>
 8005950:	2300      	movs	r3, #0
 8005952:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005954:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	fa02 f303 	lsl.w	r3, r2, r3
 800595e:	43da      	mvns	r2, r3
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	401a      	ands	r2, r3
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005968:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	fa01 f303 	lsl.w	r3, r1, r3
 8005972:	43d9      	mvns	r1, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005978:	4313      	orrs	r3, r2
         );
}
 800597a:	4618      	mov	r0, r3
 800597c:	3724      	adds	r7, #36	; 0x24
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr
	...

08005988 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	3b01      	subs	r3, #1
 8005994:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005998:	d301      	bcc.n	800599e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800599a:	2301      	movs	r3, #1
 800599c:	e00f      	b.n	80059be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800599e:	4a0a      	ldr	r2, [pc, #40]	; (80059c8 <SysTick_Config+0x40>)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	3b01      	subs	r3, #1
 80059a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059a6:	210f      	movs	r1, #15
 80059a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059ac:	f7ff ff8e 	bl	80058cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059b0:	4b05      	ldr	r3, [pc, #20]	; (80059c8 <SysTick_Config+0x40>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059b6:	4b04      	ldr	r3, [pc, #16]	; (80059c8 <SysTick_Config+0x40>)
 80059b8:	2207      	movs	r2, #7
 80059ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	e000e010 	.word	0xe000e010

080059cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b082      	sub	sp, #8
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f7ff ff29 	bl	800582c <__NVIC_SetPriorityGrouping>
}
 80059da:	bf00      	nop
 80059dc:	3708      	adds	r7, #8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b086      	sub	sp, #24
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	4603      	mov	r3, r0
 80059ea:	60b9      	str	r1, [r7, #8]
 80059ec:	607a      	str	r2, [r7, #4]
 80059ee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80059f0:	f7ff ff40 	bl	8005874 <__NVIC_GetPriorityGrouping>
 80059f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	68b9      	ldr	r1, [r7, #8]
 80059fa:	6978      	ldr	r0, [r7, #20]
 80059fc:	f7ff ff90 	bl	8005920 <NVIC_EncodePriority>
 8005a00:	4602      	mov	r2, r0
 8005a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a06:	4611      	mov	r1, r2
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7ff ff5f 	bl	80058cc <__NVIC_SetPriority>
}
 8005a0e:	bf00      	nop
 8005a10:	3718      	adds	r7, #24
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b082      	sub	sp, #8
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7ff ff33 	bl	8005890 <__NVIC_EnableIRQ>
}
 8005a2a:	bf00      	nop
 8005a2c:	3708      	adds	r7, #8
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}

08005a32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b082      	sub	sp, #8
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f7ff ffa4 	bl	8005988 <SysTick_Config>
 8005a40:	4603      	mov	r3, r0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3708      	adds	r7, #8
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}
	...

08005a4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d101      	bne.n	8005a5e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e08d      	b.n	8005b7a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	461a      	mov	r2, r3
 8005a64:	4b47      	ldr	r3, [pc, #284]	; (8005b84 <HAL_DMA_Init+0x138>)
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d80f      	bhi.n	8005a8a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	4b45      	ldr	r3, [pc, #276]	; (8005b88 <HAL_DMA_Init+0x13c>)
 8005a72:	4413      	add	r3, r2
 8005a74:	4a45      	ldr	r2, [pc, #276]	; (8005b8c <HAL_DMA_Init+0x140>)
 8005a76:	fba2 2303 	umull	r2, r3, r2, r3
 8005a7a:	091b      	lsrs	r3, r3, #4
 8005a7c:	009a      	lsls	r2, r3, #2
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a42      	ldr	r2, [pc, #264]	; (8005b90 <HAL_DMA_Init+0x144>)
 8005a86:	641a      	str	r2, [r3, #64]	; 0x40
 8005a88:	e00e      	b.n	8005aa8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	461a      	mov	r2, r3
 8005a90:	4b40      	ldr	r3, [pc, #256]	; (8005b94 <HAL_DMA_Init+0x148>)
 8005a92:	4413      	add	r3, r2
 8005a94:	4a3d      	ldr	r2, [pc, #244]	; (8005b8c <HAL_DMA_Init+0x140>)
 8005a96:	fba2 2303 	umull	r2, r3, r2, r3
 8005a9a:	091b      	lsrs	r3, r3, #4
 8005a9c:	009a      	lsls	r2, r3, #2
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a3c      	ldr	r2, [pc, #240]	; (8005b98 <HAL_DMA_Init+0x14c>)
 8005aa6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2202      	movs	r2, #2
 8005aac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ac2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005acc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ad8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	699b      	ldr	r3, [r3, #24]
 8005ade:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ae4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f000 fa1e 	bl	8005f3c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b08:	d102      	bne.n	8005b10 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685a      	ldr	r2, [r3, #4]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b18:	b2d2      	uxtb	r2, r2
 8005b1a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b20:	687a      	ldr	r2, [r7, #4]
 8005b22:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005b24:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d010      	beq.n	8005b50 <HAL_DMA_Init+0x104>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d80c      	bhi.n	8005b50 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 fa3e 	bl	8005fb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b40:	2200      	movs	r2, #0
 8005b42:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005b4c:	605a      	str	r2, [r3, #4]
 8005b4e:	e008      	b.n	8005b62 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005b78:	2300      	movs	r3, #0
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3710      	adds	r7, #16
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	40020407 	.word	0x40020407
 8005b88:	bffdfff8 	.word	0xbffdfff8
 8005b8c:	cccccccd 	.word	0xcccccccd
 8005b90:	40020000 	.word	0x40020000
 8005b94:	bffdfbf8 	.word	0xbffdfbf8
 8005b98:	40020400 	.word	0x40020400

08005b9c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b086      	sub	sp, #24
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	60f8      	str	r0, [r7, #12]
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	607a      	str	r2, [r7, #4]
 8005ba8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005baa:	2300      	movs	r3, #0
 8005bac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d101      	bne.n	8005bbc <HAL_DMA_Start_IT+0x20>
 8005bb8:	2302      	movs	r3, #2
 8005bba:	e066      	b.n	8005c8a <HAL_DMA_Start_IT+0xee>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d155      	bne.n	8005c7c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681a      	ldr	r2, [r3, #0]
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f022 0201 	bic.w	r2, r2, #1
 8005bec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	687a      	ldr	r2, [r7, #4]
 8005bf2:	68b9      	ldr	r1, [r7, #8]
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 f962 	bl	8005ebe <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d008      	beq.n	8005c14 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f042 020e 	orr.w	r2, r2, #14
 8005c10:	601a      	str	r2, [r3, #0]
 8005c12:	e00f      	b.n	8005c34 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f022 0204 	bic.w	r2, r2, #4
 8005c22:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 020a 	orr.w	r2, r2, #10
 8005c32:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d007      	beq.n	8005c52 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c50:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d007      	beq.n	8005c6a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c68:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f042 0201 	orr.w	r2, r2, #1
 8005c78:	601a      	str	r2, [r3, #0]
 8005c7a:	e005      	b.n	8005c88 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005c84:	2302      	movs	r3, #2
 8005c86:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005c88:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3718      	adds	r7, #24
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005c92:	b580      	push	{r7, lr}
 8005c94:	b084      	sub	sp, #16
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	2b02      	cmp	r3, #2
 8005ca8:	d00d      	beq.n	8005cc6 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2204      	movs	r2, #4
 8005cae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	73fb      	strb	r3, [r7, #15]
 8005cc4:	e047      	b.n	8005d56 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 020e 	bic.w	r2, r2, #14
 8005cd4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f022 0201 	bic.w	r2, r2, #1
 8005ce4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cf0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005cf4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cfa:	f003 021f 	and.w	r2, r3, #31
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d02:	2101      	movs	r1, #1
 8005d04:	fa01 f202 	lsl.w	r2, r1, r2
 8005d08:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005d12:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d00c      	beq.n	8005d36 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d26:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d2a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d30:	687a      	ldr	r2, [r7, #4]
 8005d32:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005d34:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d003      	beq.n	8005d56 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	4798      	blx	r3
    }
  }
  return status;
 8005d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3710      	adds	r7, #16
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b084      	sub	sp, #16
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d7c:	f003 031f 	and.w	r3, r3, #31
 8005d80:	2204      	movs	r2, #4
 8005d82:	409a      	lsls	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	4013      	ands	r3, r2
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d026      	beq.n	8005dda <HAL_DMA_IRQHandler+0x7a>
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	f003 0304 	and.w	r3, r3, #4
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d021      	beq.n	8005dda <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	f003 0320 	and.w	r3, r3, #32
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d107      	bne.n	8005db4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f022 0204 	bic.w	r2, r2, #4
 8005db2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005db8:	f003 021f 	and.w	r2, r3, #31
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc0:	2104      	movs	r1, #4
 8005dc2:	fa01 f202 	lsl.w	r2, r1, r2
 8005dc6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d071      	beq.n	8005eb4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005dd8:	e06c      	b.n	8005eb4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dde:	f003 031f 	and.w	r3, r3, #31
 8005de2:	2202      	movs	r2, #2
 8005de4:	409a      	lsls	r2, r3
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4013      	ands	r3, r2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d02e      	beq.n	8005e4c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	f003 0302 	and.w	r3, r3, #2
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d029      	beq.n	8005e4c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0320 	and.w	r3, r3, #32
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d10b      	bne.n	8005e1e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 020a 	bic.w	r2, r2, #10
 8005e14:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e22:	f003 021f 	and.w	r2, r3, #31
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e2a:	2102      	movs	r1, #2
 8005e2c:	fa01 f202 	lsl.w	r2, r1, r2
 8005e30:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d038      	beq.n	8005eb4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005e4a:	e033      	b.n	8005eb4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e50:	f003 031f 	and.w	r3, r3, #31
 8005e54:	2208      	movs	r2, #8
 8005e56:	409a      	lsls	r2, r3
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	4013      	ands	r3, r2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d02a      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f003 0308 	and.w	r3, r3, #8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d025      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f022 020e 	bic.w	r2, r2, #14
 8005e78:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e7e:	f003 021f 	and.w	r2, r3, #31
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e86:	2101      	movs	r1, #1
 8005e88:	fa01 f202 	lsl.w	r2, r1, r2
 8005e8c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2201      	movs	r2, #1
 8005e92:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d004      	beq.n	8005eb6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005eb4:	bf00      	nop
 8005eb6:	bf00      	nop
}
 8005eb8:	3710      	adds	r7, #16
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b085      	sub	sp, #20
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	60f8      	str	r0, [r7, #12]
 8005ec6:	60b9      	str	r1, [r7, #8]
 8005ec8:	607a      	str	r2, [r7, #4]
 8005eca:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ed0:	68fa      	ldr	r2, [r7, #12]
 8005ed2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005ed4:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d004      	beq.n	8005ee8 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005ee6:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eec:	f003 021f 	and.w	r2, r3, #31
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef4:	2101      	movs	r1, #1
 8005ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8005efa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	2b10      	cmp	r3, #16
 8005f0a:	d108      	bne.n	8005f1e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	687a      	ldr	r2, [r7, #4]
 8005f12:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	68ba      	ldr	r2, [r7, #8]
 8005f1a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005f1c:	e007      	b.n	8005f2e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	68ba      	ldr	r2, [r7, #8]
 8005f24:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	687a      	ldr	r2, [r7, #4]
 8005f2c:	60da      	str	r2, [r3, #12]
}
 8005f2e:	bf00      	nop
 8005f30:	3714      	adds	r7, #20
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr
	...

08005f3c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b087      	sub	sp, #28
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	4b16      	ldr	r3, [pc, #88]	; (8005fa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d802      	bhi.n	8005f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005f50:	4b15      	ldr	r3, [pc, #84]	; (8005fa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005f52:	617b      	str	r3, [r7, #20]
 8005f54:	e001      	b.n	8005f5a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8005f56:	4b15      	ldr	r3, [pc, #84]	; (8005fac <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005f58:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	3b08      	subs	r3, #8
 8005f66:	4a12      	ldr	r2, [pc, #72]	; (8005fb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005f68:	fba2 2303 	umull	r2, r3, r2, r3
 8005f6c:	091b      	lsrs	r3, r3, #4
 8005f6e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f74:	089b      	lsrs	r3, r3, #2
 8005f76:	009a      	lsls	r2, r3, #2
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	4413      	add	r3, r2
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	4a0b      	ldr	r2, [pc, #44]	; (8005fb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005f86:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f003 031f 	and.w	r3, r3, #31
 8005f8e:	2201      	movs	r2, #1
 8005f90:	409a      	lsls	r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005f96:	bf00      	nop
 8005f98:	371c      	adds	r7, #28
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa0:	4770      	bx	lr
 8005fa2:	bf00      	nop
 8005fa4:	40020407 	.word	0x40020407
 8005fa8:	40020800 	.word	0x40020800
 8005fac:	40020820 	.word	0x40020820
 8005fb0:	cccccccd 	.word	0xcccccccd
 8005fb4:	40020880 	.word	0x40020880

08005fb8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b085      	sub	sp, #20
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005fc8:	68fa      	ldr	r2, [r7, #12]
 8005fca:	4b0b      	ldr	r3, [pc, #44]	; (8005ff8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005fcc:	4413      	add	r3, r2
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	461a      	mov	r2, r3
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a08      	ldr	r2, [pc, #32]	; (8005ffc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005fda:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	f003 031f 	and.w	r3, r3, #31
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	409a      	lsls	r2, r3
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8005fec:	bf00      	nop
 8005fee:	3714      	adds	r7, #20
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr
 8005ff8:	1000823f 	.word	0x1000823f
 8005ffc:	40020940 	.word	0x40020940

08006000 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006000:	b480      	push	{r7}
 8006002:	b087      	sub	sp, #28
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800600a:	2300      	movs	r3, #0
 800600c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800600e:	e15a      	b.n	80062c6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	2101      	movs	r1, #1
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	fa01 f303 	lsl.w	r3, r1, r3
 800601c:	4013      	ands	r3, r2
 800601e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2b00      	cmp	r3, #0
 8006024:	f000 814c 	beq.w	80062c0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d00b      	beq.n	8006048 <HAL_GPIO_Init+0x48>
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	2b02      	cmp	r3, #2
 8006036:	d007      	beq.n	8006048 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800603c:	2b11      	cmp	r3, #17
 800603e:	d003      	beq.n	8006048 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	2b12      	cmp	r3, #18
 8006046:	d130      	bne.n	80060aa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	005b      	lsls	r3, r3, #1
 8006052:	2203      	movs	r2, #3
 8006054:	fa02 f303 	lsl.w	r3, r2, r3
 8006058:	43db      	mvns	r3, r3
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	4013      	ands	r3, r2
 800605e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	68da      	ldr	r2, [r3, #12]
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	005b      	lsls	r3, r3, #1
 8006068:	fa02 f303 	lsl.w	r3, r2, r3
 800606c:	693a      	ldr	r2, [r7, #16]
 800606e:	4313      	orrs	r3, r2
 8006070:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	693a      	ldr	r2, [r7, #16]
 8006076:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800607e:	2201      	movs	r2, #1
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	fa02 f303 	lsl.w	r3, r2, r3
 8006086:	43db      	mvns	r3, r3
 8006088:	693a      	ldr	r2, [r7, #16]
 800608a:	4013      	ands	r3, r2
 800608c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	091b      	lsrs	r3, r3, #4
 8006094:	f003 0201 	and.w	r2, r3, #1
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	fa02 f303 	lsl.w	r3, r2, r3
 800609e:	693a      	ldr	r2, [r7, #16]
 80060a0:	4313      	orrs	r3, r2
 80060a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	005b      	lsls	r3, r3, #1
 80060b4:	2203      	movs	r2, #3
 80060b6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ba:	43db      	mvns	r3, r3
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	4013      	ands	r3, r2
 80060c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	689a      	ldr	r2, [r3, #8]
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	005b      	lsls	r3, r3, #1
 80060ca:	fa02 f303 	lsl.w	r3, r2, r3
 80060ce:	693a      	ldr	r2, [r7, #16]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	693a      	ldr	r2, [r7, #16]
 80060d8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	2b02      	cmp	r3, #2
 80060e0:	d003      	beq.n	80060ea <HAL_GPIO_Init+0xea>
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	2b12      	cmp	r3, #18
 80060e8:	d123      	bne.n	8006132 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	08da      	lsrs	r2, r3, #3
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	3208      	adds	r2, #8
 80060f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	f003 0307 	and.w	r3, r3, #7
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	220f      	movs	r2, #15
 8006102:	fa02 f303 	lsl.w	r3, r2, r3
 8006106:	43db      	mvns	r3, r3
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	4013      	ands	r3, r2
 800610c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	691a      	ldr	r2, [r3, #16]
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	f003 0307 	and.w	r3, r3, #7
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	fa02 f303 	lsl.w	r3, r2, r3
 800611e:	693a      	ldr	r2, [r7, #16]
 8006120:	4313      	orrs	r3, r2
 8006122:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	08da      	lsrs	r2, r3, #3
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	3208      	adds	r2, #8
 800612c:	6939      	ldr	r1, [r7, #16]
 800612e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	005b      	lsls	r3, r3, #1
 800613c:	2203      	movs	r2, #3
 800613e:	fa02 f303 	lsl.w	r3, r2, r3
 8006142:	43db      	mvns	r3, r3
 8006144:	693a      	ldr	r2, [r7, #16]
 8006146:	4013      	ands	r3, r2
 8006148:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	f003 0203 	and.w	r2, r3, #3
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	005b      	lsls	r3, r3, #1
 8006156:	fa02 f303 	lsl.w	r3, r2, r3
 800615a:	693a      	ldr	r2, [r7, #16]
 800615c:	4313      	orrs	r3, r2
 800615e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	693a      	ldr	r2, [r7, #16]
 8006164:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800616e:	2b00      	cmp	r3, #0
 8006170:	f000 80a6 	beq.w	80062c0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006174:	4b5b      	ldr	r3, [pc, #364]	; (80062e4 <HAL_GPIO_Init+0x2e4>)
 8006176:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006178:	4a5a      	ldr	r2, [pc, #360]	; (80062e4 <HAL_GPIO_Init+0x2e4>)
 800617a:	f043 0301 	orr.w	r3, r3, #1
 800617e:	6613      	str	r3, [r2, #96]	; 0x60
 8006180:	4b58      	ldr	r3, [pc, #352]	; (80062e4 <HAL_GPIO_Init+0x2e4>)
 8006182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006184:	f003 0301 	and.w	r3, r3, #1
 8006188:	60bb      	str	r3, [r7, #8]
 800618a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800618c:	4a56      	ldr	r2, [pc, #344]	; (80062e8 <HAL_GPIO_Init+0x2e8>)
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	089b      	lsrs	r3, r3, #2
 8006192:	3302      	adds	r3, #2
 8006194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006198:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f003 0303 	and.w	r3, r3, #3
 80061a0:	009b      	lsls	r3, r3, #2
 80061a2:	220f      	movs	r2, #15
 80061a4:	fa02 f303 	lsl.w	r3, r2, r3
 80061a8:	43db      	mvns	r3, r3
 80061aa:	693a      	ldr	r2, [r7, #16]
 80061ac:	4013      	ands	r3, r2
 80061ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80061b6:	d01f      	beq.n	80061f8 <HAL_GPIO_Init+0x1f8>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a4c      	ldr	r2, [pc, #304]	; (80062ec <HAL_GPIO_Init+0x2ec>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d019      	beq.n	80061f4 <HAL_GPIO_Init+0x1f4>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	4a4b      	ldr	r2, [pc, #300]	; (80062f0 <HAL_GPIO_Init+0x2f0>)
 80061c4:	4293      	cmp	r3, r2
 80061c6:	d013      	beq.n	80061f0 <HAL_GPIO_Init+0x1f0>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	4a4a      	ldr	r2, [pc, #296]	; (80062f4 <HAL_GPIO_Init+0x2f4>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d00d      	beq.n	80061ec <HAL_GPIO_Init+0x1ec>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	4a49      	ldr	r2, [pc, #292]	; (80062f8 <HAL_GPIO_Init+0x2f8>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d007      	beq.n	80061e8 <HAL_GPIO_Init+0x1e8>
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	4a48      	ldr	r2, [pc, #288]	; (80062fc <HAL_GPIO_Init+0x2fc>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d101      	bne.n	80061e4 <HAL_GPIO_Init+0x1e4>
 80061e0:	2305      	movs	r3, #5
 80061e2:	e00a      	b.n	80061fa <HAL_GPIO_Init+0x1fa>
 80061e4:	2306      	movs	r3, #6
 80061e6:	e008      	b.n	80061fa <HAL_GPIO_Init+0x1fa>
 80061e8:	2304      	movs	r3, #4
 80061ea:	e006      	b.n	80061fa <HAL_GPIO_Init+0x1fa>
 80061ec:	2303      	movs	r3, #3
 80061ee:	e004      	b.n	80061fa <HAL_GPIO_Init+0x1fa>
 80061f0:	2302      	movs	r3, #2
 80061f2:	e002      	b.n	80061fa <HAL_GPIO_Init+0x1fa>
 80061f4:	2301      	movs	r3, #1
 80061f6:	e000      	b.n	80061fa <HAL_GPIO_Init+0x1fa>
 80061f8:	2300      	movs	r3, #0
 80061fa:	697a      	ldr	r2, [r7, #20]
 80061fc:	f002 0203 	and.w	r2, r2, #3
 8006200:	0092      	lsls	r2, r2, #2
 8006202:	4093      	lsls	r3, r2
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	4313      	orrs	r3, r2
 8006208:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800620a:	4937      	ldr	r1, [pc, #220]	; (80062e8 <HAL_GPIO_Init+0x2e8>)
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	089b      	lsrs	r3, r3, #2
 8006210:	3302      	adds	r3, #2
 8006212:	693a      	ldr	r2, [r7, #16]
 8006214:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006218:	4b39      	ldr	r3, [pc, #228]	; (8006300 <HAL_GPIO_Init+0x300>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	43db      	mvns	r3, r3
 8006222:	693a      	ldr	r2, [r7, #16]
 8006224:	4013      	ands	r3, r2
 8006226:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006230:	2b00      	cmp	r3, #0
 8006232:	d003      	beq.n	800623c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006234:	693a      	ldr	r2, [r7, #16]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	4313      	orrs	r3, r2
 800623a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800623c:	4a30      	ldr	r2, [pc, #192]	; (8006300 <HAL_GPIO_Init+0x300>)
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8006242:	4b2f      	ldr	r3, [pc, #188]	; (8006300 <HAL_GPIO_Init+0x300>)
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	43db      	mvns	r3, r3
 800624c:	693a      	ldr	r2, [r7, #16]
 800624e:	4013      	ands	r3, r2
 8006250:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800625a:	2b00      	cmp	r3, #0
 800625c:	d003      	beq.n	8006266 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	4313      	orrs	r3, r2
 8006264:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006266:	4a26      	ldr	r2, [pc, #152]	; (8006300 <HAL_GPIO_Init+0x300>)
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800626c:	4b24      	ldr	r3, [pc, #144]	; (8006300 <HAL_GPIO_Init+0x300>)
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	43db      	mvns	r3, r3
 8006276:	693a      	ldr	r2, [r7, #16]
 8006278:	4013      	ands	r3, r2
 800627a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d003      	beq.n	8006290 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	4313      	orrs	r3, r2
 800628e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006290:	4a1b      	ldr	r2, [pc, #108]	; (8006300 <HAL_GPIO_Init+0x300>)
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006296:	4b1a      	ldr	r3, [pc, #104]	; (8006300 <HAL_GPIO_Init+0x300>)
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	43db      	mvns	r3, r3
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	4013      	ands	r3, r2
 80062a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d003      	beq.n	80062ba <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	4313      	orrs	r3, r2
 80062b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80062ba:	4a11      	ldr	r2, [pc, #68]	; (8006300 <HAL_GPIO_Init+0x300>)
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	3301      	adds	r3, #1
 80062c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	fa22 f303 	lsr.w	r3, r2, r3
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	f47f ae9d 	bne.w	8006010 <HAL_GPIO_Init+0x10>
  }
}
 80062d6:	bf00      	nop
 80062d8:	371c      	adds	r7, #28
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	40021000 	.word	0x40021000
 80062e8:	40010000 	.word	0x40010000
 80062ec:	48000400 	.word	0x48000400
 80062f0:	48000800 	.word	0x48000800
 80062f4:	48000c00 	.word	0x48000c00
 80062f8:	48001000 	.word	0x48001000
 80062fc:	48001400 	.word	0x48001400
 8006300:	40010400 	.word	0x40010400

08006304 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006304:	b480      	push	{r7}
 8006306:	b083      	sub	sp, #12
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	460b      	mov	r3, r1
 800630e:	807b      	strh	r3, [r7, #2]
 8006310:	4613      	mov	r3, r2
 8006312:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006314:	787b      	ldrb	r3, [r7, #1]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d003      	beq.n	8006322 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800631a:	887a      	ldrh	r2, [r7, #2]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006320:	e002      	b.n	8006328 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006322:	887a      	ldrh	r2, [r7, #2]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006328:	bf00      	nop
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b082      	sub	sp, #8
 8006338:	af00      	add	r7, sp, #0
 800633a:	4603      	mov	r3, r0
 800633c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800633e:	4b08      	ldr	r3, [pc, #32]	; (8006360 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006340:	695a      	ldr	r2, [r3, #20]
 8006342:	88fb      	ldrh	r3, [r7, #6]
 8006344:	4013      	ands	r3, r2
 8006346:	2b00      	cmp	r3, #0
 8006348:	d006      	beq.n	8006358 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800634a:	4a05      	ldr	r2, [pc, #20]	; (8006360 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800634c:	88fb      	ldrh	r3, [r7, #6]
 800634e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006350:	88fb      	ldrh	r3, [r7, #6]
 8006352:	4618      	mov	r0, r3
 8006354:	f7fc f830 	bl	80023b8 <HAL_GPIO_EXTI_Callback>
  }
}
 8006358:	bf00      	nop
 800635a:	3708      	adds	r7, #8
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}
 8006360:	40010400 	.word	0x40010400

08006364 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006364:	b480      	push	{r7}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d141      	bne.n	80063f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006372:	4b4b      	ldr	r3, [pc, #300]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800637a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800637e:	d131      	bne.n	80063e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006380:	4b47      	ldr	r3, [pc, #284]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006382:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006386:	4a46      	ldr	r2, [pc, #280]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006388:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800638c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006390:	4b43      	ldr	r3, [pc, #268]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006398:	4a41      	ldr	r2, [pc, #260]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800639a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800639e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80063a0:	4b40      	ldr	r3, [pc, #256]	; (80064a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	2232      	movs	r2, #50	; 0x32
 80063a6:	fb02 f303 	mul.w	r3, r2, r3
 80063aa:	4a3f      	ldr	r2, [pc, #252]	; (80064a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80063ac:	fba2 2303 	umull	r2, r3, r2, r3
 80063b0:	0c9b      	lsrs	r3, r3, #18
 80063b2:	3301      	adds	r3, #1
 80063b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80063b6:	e002      	b.n	80063be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	3b01      	subs	r3, #1
 80063bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80063be:	4b38      	ldr	r3, [pc, #224]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063c0:	695b      	ldr	r3, [r3, #20]
 80063c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063ca:	d102      	bne.n	80063d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d1f2      	bne.n	80063b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80063d2:	4b33      	ldr	r3, [pc, #204]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063d4:	695b      	ldr	r3, [r3, #20]
 80063d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063de:	d158      	bne.n	8006492 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80063e0:	2303      	movs	r3, #3
 80063e2:	e057      	b.n	8006494 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80063e4:	4b2e      	ldr	r3, [pc, #184]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063ea:	4a2d      	ldr	r2, [pc, #180]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80063f4:	e04d      	b.n	8006492 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063fc:	d141      	bne.n	8006482 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80063fe:	4b28      	ldr	r3, [pc, #160]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800640a:	d131      	bne.n	8006470 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800640c:	4b24      	ldr	r3, [pc, #144]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800640e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006412:	4a23      	ldr	r2, [pc, #140]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006418:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800641c:	4b20      	ldr	r3, [pc, #128]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006424:	4a1e      	ldr	r2, [pc, #120]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006426:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800642a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800642c:	4b1d      	ldr	r3, [pc, #116]	; (80064a4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2232      	movs	r2, #50	; 0x32
 8006432:	fb02 f303 	mul.w	r3, r2, r3
 8006436:	4a1c      	ldr	r2, [pc, #112]	; (80064a8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006438:	fba2 2303 	umull	r2, r3, r2, r3
 800643c:	0c9b      	lsrs	r3, r3, #18
 800643e:	3301      	adds	r3, #1
 8006440:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006442:	e002      	b.n	800644a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	3b01      	subs	r3, #1
 8006448:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800644a:	4b15      	ldr	r3, [pc, #84]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006452:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006456:	d102      	bne.n	800645e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1f2      	bne.n	8006444 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800645e:	4b10      	ldr	r3, [pc, #64]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006466:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800646a:	d112      	bne.n	8006492 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	e011      	b.n	8006494 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006470:	4b0b      	ldr	r3, [pc, #44]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006472:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006476:	4a0a      	ldr	r2, [pc, #40]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800647c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006480:	e007      	b.n	8006492 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006482:	4b07      	ldr	r3, [pc, #28]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800648a:	4a05      	ldr	r2, [pc, #20]	; (80064a0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800648c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006490:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3714      	adds	r7, #20
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr
 80064a0:	40007000 	.word	0x40007000
 80064a4:	20000018 	.word	0x20000018
 80064a8:	431bde83 	.word	0x431bde83

080064ac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80064ac:	b480      	push	{r7}
 80064ae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80064b0:	4b05      	ldr	r3, [pc, #20]	; (80064c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	4a04      	ldr	r2, [pc, #16]	; (80064c8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80064b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80064ba:	6093      	str	r3, [r2, #8]
}
 80064bc:	bf00      	nop
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
 80064c6:	bf00      	nop
 80064c8:	40007000 	.word	0x40007000

080064cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b088      	sub	sp, #32
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d101      	bne.n	80064de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e308      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 0301 	and.w	r3, r3, #1
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d075      	beq.n	80065d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064ea:	4ba3      	ldr	r3, [pc, #652]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 030c 	and.w	r3, r3, #12
 80064f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064f4:	4ba0      	ldr	r3, [pc, #640]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	f003 0303 	and.w	r3, r3, #3
 80064fc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	2b0c      	cmp	r3, #12
 8006502:	d102      	bne.n	800650a <HAL_RCC_OscConfig+0x3e>
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	2b03      	cmp	r3, #3
 8006508:	d002      	beq.n	8006510 <HAL_RCC_OscConfig+0x44>
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	2b08      	cmp	r3, #8
 800650e:	d10b      	bne.n	8006528 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006510:	4b99      	ldr	r3, [pc, #612]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006518:	2b00      	cmp	r3, #0
 800651a:	d05b      	beq.n	80065d4 <HAL_RCC_OscConfig+0x108>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d157      	bne.n	80065d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	e2e3      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006530:	d106      	bne.n	8006540 <HAL_RCC_OscConfig+0x74>
 8006532:	4b91      	ldr	r3, [pc, #580]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a90      	ldr	r2, [pc, #576]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800653c:	6013      	str	r3, [r2, #0]
 800653e:	e01d      	b.n	800657c <HAL_RCC_OscConfig+0xb0>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006548:	d10c      	bne.n	8006564 <HAL_RCC_OscConfig+0x98>
 800654a:	4b8b      	ldr	r3, [pc, #556]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a8a      	ldr	r2, [pc, #552]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006550:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006554:	6013      	str	r3, [r2, #0]
 8006556:	4b88      	ldr	r3, [pc, #544]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a87      	ldr	r2, [pc, #540]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 800655c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006560:	6013      	str	r3, [r2, #0]
 8006562:	e00b      	b.n	800657c <HAL_RCC_OscConfig+0xb0>
 8006564:	4b84      	ldr	r3, [pc, #528]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a83      	ldr	r2, [pc, #524]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 800656a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800656e:	6013      	str	r3, [r2, #0]
 8006570:	4b81      	ldr	r3, [pc, #516]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a80      	ldr	r2, [pc, #512]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006576:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800657a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d013      	beq.n	80065ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006584:	f7fd f8ac 	bl	80036e0 <HAL_GetTick>
 8006588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800658a:	e008      	b.n	800659e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800658c:	f7fd f8a8 	bl	80036e0 <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	1ad3      	subs	r3, r2, r3
 8006596:	2b64      	cmp	r3, #100	; 0x64
 8006598:	d901      	bls.n	800659e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800659a:	2303      	movs	r3, #3
 800659c:	e2a8      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800659e:	4b76      	ldr	r3, [pc, #472]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d0f0      	beq.n	800658c <HAL_RCC_OscConfig+0xc0>
 80065aa:	e014      	b.n	80065d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ac:	f7fd f898 	bl	80036e0 <HAL_GetTick>
 80065b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065b2:	e008      	b.n	80065c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065b4:	f7fd f894 	bl	80036e0 <HAL_GetTick>
 80065b8:	4602      	mov	r2, r0
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	2b64      	cmp	r3, #100	; 0x64
 80065c0:	d901      	bls.n	80065c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e294      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065c6:	4b6c      	ldr	r3, [pc, #432]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d1f0      	bne.n	80065b4 <HAL_RCC_OscConfig+0xe8>
 80065d2:	e000      	b.n	80065d6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0302 	and.w	r3, r3, #2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d075      	beq.n	80066ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065e2:	4b65      	ldr	r3, [pc, #404]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 80065e4:	689b      	ldr	r3, [r3, #8]
 80065e6:	f003 030c 	and.w	r3, r3, #12
 80065ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065ec:	4b62      	ldr	r3, [pc, #392]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	f003 0303 	and.w	r3, r3, #3
 80065f4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	2b0c      	cmp	r3, #12
 80065fa:	d102      	bne.n	8006602 <HAL_RCC_OscConfig+0x136>
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	2b02      	cmp	r3, #2
 8006600:	d002      	beq.n	8006608 <HAL_RCC_OscConfig+0x13c>
 8006602:	69bb      	ldr	r3, [r7, #24]
 8006604:	2b04      	cmp	r3, #4
 8006606:	d11f      	bne.n	8006648 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006608:	4b5b      	ldr	r3, [pc, #364]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006610:	2b00      	cmp	r3, #0
 8006612:	d005      	beq.n	8006620 <HAL_RCC_OscConfig+0x154>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d101      	bne.n	8006620 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e267      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006620:	4b55      	ldr	r3, [pc, #340]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	061b      	lsls	r3, r3, #24
 800662e:	4952      	ldr	r1, [pc, #328]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006630:	4313      	orrs	r3, r2
 8006632:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006634:	4b51      	ldr	r3, [pc, #324]	; (800677c <HAL_RCC_OscConfig+0x2b0>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4618      	mov	r0, r3
 800663a:	f7fd f805 	bl	8003648 <HAL_InitTick>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d043      	beq.n	80066cc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e253      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d023      	beq.n	8006698 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006650:	4b49      	ldr	r3, [pc, #292]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a48      	ldr	r2, [pc, #288]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800665a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800665c:	f7fd f840 	bl	80036e0 <HAL_GetTick>
 8006660:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006662:	e008      	b.n	8006676 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006664:	f7fd f83c 	bl	80036e0 <HAL_GetTick>
 8006668:	4602      	mov	r2, r0
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	2b02      	cmp	r3, #2
 8006670:	d901      	bls.n	8006676 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e23c      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006676:	4b40      	ldr	r3, [pc, #256]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800667e:	2b00      	cmp	r3, #0
 8006680:	d0f0      	beq.n	8006664 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006682:	4b3d      	ldr	r3, [pc, #244]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	061b      	lsls	r3, r3, #24
 8006690:	4939      	ldr	r1, [pc, #228]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006692:	4313      	orrs	r3, r2
 8006694:	604b      	str	r3, [r1, #4]
 8006696:	e01a      	b.n	80066ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006698:	4b37      	ldr	r3, [pc, #220]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a36      	ldr	r2, [pc, #216]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 800669e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066a4:	f7fd f81c 	bl	80036e0 <HAL_GetTick>
 80066a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80066aa:	e008      	b.n	80066be <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066ac:	f7fd f818 	bl	80036e0 <HAL_GetTick>
 80066b0:	4602      	mov	r2, r0
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	1ad3      	subs	r3, r2, r3
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	d901      	bls.n	80066be <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80066ba:	2303      	movs	r3, #3
 80066bc:	e218      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80066be:	4b2e      	ldr	r3, [pc, #184]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1f0      	bne.n	80066ac <HAL_RCC_OscConfig+0x1e0>
 80066ca:	e000      	b.n	80066ce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066cc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 0308 	and.w	r3, r3, #8
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d03c      	beq.n	8006754 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	695b      	ldr	r3, [r3, #20]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d01c      	beq.n	800671c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066e2:	4b25      	ldr	r3, [pc, #148]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 80066e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066e8:	4a23      	ldr	r2, [pc, #140]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 80066ea:	f043 0301 	orr.w	r3, r3, #1
 80066ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f2:	f7fc fff5 	bl	80036e0 <HAL_GetTick>
 80066f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066f8:	e008      	b.n	800670c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066fa:	f7fc fff1 	bl	80036e0 <HAL_GetTick>
 80066fe:	4602      	mov	r2, r0
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	1ad3      	subs	r3, r2, r3
 8006704:	2b02      	cmp	r3, #2
 8006706:	d901      	bls.n	800670c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	e1f1      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800670c:	4b1a      	ldr	r3, [pc, #104]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 800670e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006712:	f003 0302 	and.w	r3, r3, #2
 8006716:	2b00      	cmp	r3, #0
 8006718:	d0ef      	beq.n	80066fa <HAL_RCC_OscConfig+0x22e>
 800671a:	e01b      	b.n	8006754 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800671c:	4b16      	ldr	r3, [pc, #88]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 800671e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006722:	4a15      	ldr	r2, [pc, #84]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006724:	f023 0301 	bic.w	r3, r3, #1
 8006728:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800672c:	f7fc ffd8 	bl	80036e0 <HAL_GetTick>
 8006730:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006732:	e008      	b.n	8006746 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006734:	f7fc ffd4 	bl	80036e0 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	2b02      	cmp	r3, #2
 8006740:	d901      	bls.n	8006746 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e1d4      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006746:	4b0c      	ldr	r3, [pc, #48]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006748:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800674c:	f003 0302 	and.w	r3, r3, #2
 8006750:	2b00      	cmp	r3, #0
 8006752:	d1ef      	bne.n	8006734 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f003 0304 	and.w	r3, r3, #4
 800675c:	2b00      	cmp	r3, #0
 800675e:	f000 80ab 	beq.w	80068b8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006762:	2300      	movs	r3, #0
 8006764:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006766:	4b04      	ldr	r3, [pc, #16]	; (8006778 <HAL_RCC_OscConfig+0x2ac>)
 8006768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800676a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d106      	bne.n	8006780 <HAL_RCC_OscConfig+0x2b4>
 8006772:	2301      	movs	r3, #1
 8006774:	e005      	b.n	8006782 <HAL_RCC_OscConfig+0x2b6>
 8006776:	bf00      	nop
 8006778:	40021000 	.word	0x40021000
 800677c:	2000001c 	.word	0x2000001c
 8006780:	2300      	movs	r3, #0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d00d      	beq.n	80067a2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006786:	4baf      	ldr	r3, [pc, #700]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006788:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800678a:	4aae      	ldr	r2, [pc, #696]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 800678c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006790:	6593      	str	r3, [r2, #88]	; 0x58
 8006792:	4bac      	ldr	r3, [pc, #688]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800679a:	60fb      	str	r3, [r7, #12]
 800679c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800679e:	2301      	movs	r3, #1
 80067a0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067a2:	4ba9      	ldr	r3, [pc, #676]	; (8006a48 <HAL_RCC_OscConfig+0x57c>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d118      	bne.n	80067e0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067ae:	4ba6      	ldr	r3, [pc, #664]	; (8006a48 <HAL_RCC_OscConfig+0x57c>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4aa5      	ldr	r2, [pc, #660]	; (8006a48 <HAL_RCC_OscConfig+0x57c>)
 80067b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067ba:	f7fc ff91 	bl	80036e0 <HAL_GetTick>
 80067be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067c0:	e008      	b.n	80067d4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067c2:	f7fc ff8d 	bl	80036e0 <HAL_GetTick>
 80067c6:	4602      	mov	r2, r0
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d901      	bls.n	80067d4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80067d0:	2303      	movs	r3, #3
 80067d2:	e18d      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067d4:	4b9c      	ldr	r3, [pc, #624]	; (8006a48 <HAL_RCC_OscConfig+0x57c>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d0f0      	beq.n	80067c2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d108      	bne.n	80067fa <HAL_RCC_OscConfig+0x32e>
 80067e8:	4b96      	ldr	r3, [pc, #600]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80067ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ee:	4a95      	ldr	r2, [pc, #596]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80067f0:	f043 0301 	orr.w	r3, r3, #1
 80067f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067f8:	e024      	b.n	8006844 <HAL_RCC_OscConfig+0x378>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	2b05      	cmp	r3, #5
 8006800:	d110      	bne.n	8006824 <HAL_RCC_OscConfig+0x358>
 8006802:	4b90      	ldr	r3, [pc, #576]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006804:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006808:	4a8e      	ldr	r2, [pc, #568]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 800680a:	f043 0304 	orr.w	r3, r3, #4
 800680e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006812:	4b8c      	ldr	r3, [pc, #560]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006818:	4a8a      	ldr	r2, [pc, #552]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 800681a:	f043 0301 	orr.w	r3, r3, #1
 800681e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006822:	e00f      	b.n	8006844 <HAL_RCC_OscConfig+0x378>
 8006824:	4b87      	ldr	r3, [pc, #540]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800682a:	4a86      	ldr	r2, [pc, #536]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 800682c:	f023 0301 	bic.w	r3, r3, #1
 8006830:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006834:	4b83      	ldr	r3, [pc, #524]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800683a:	4a82      	ldr	r2, [pc, #520]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 800683c:	f023 0304 	bic.w	r3, r3, #4
 8006840:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	689b      	ldr	r3, [r3, #8]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d016      	beq.n	800687a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800684c:	f7fc ff48 	bl	80036e0 <HAL_GetTick>
 8006850:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006852:	e00a      	b.n	800686a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006854:	f7fc ff44 	bl	80036e0 <HAL_GetTick>
 8006858:	4602      	mov	r2, r0
 800685a:	693b      	ldr	r3, [r7, #16]
 800685c:	1ad3      	subs	r3, r2, r3
 800685e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006862:	4293      	cmp	r3, r2
 8006864:	d901      	bls.n	800686a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006866:	2303      	movs	r3, #3
 8006868:	e142      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800686a:	4b76      	ldr	r3, [pc, #472]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 800686c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006870:	f003 0302 	and.w	r3, r3, #2
 8006874:	2b00      	cmp	r3, #0
 8006876:	d0ed      	beq.n	8006854 <HAL_RCC_OscConfig+0x388>
 8006878:	e015      	b.n	80068a6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800687a:	f7fc ff31 	bl	80036e0 <HAL_GetTick>
 800687e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006880:	e00a      	b.n	8006898 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006882:	f7fc ff2d 	bl	80036e0 <HAL_GetTick>
 8006886:	4602      	mov	r2, r0
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006890:	4293      	cmp	r3, r2
 8006892:	d901      	bls.n	8006898 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e12b      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006898:	4b6a      	ldr	r3, [pc, #424]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 800689a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800689e:	f003 0302 	and.w	r3, r3, #2
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1ed      	bne.n	8006882 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80068a6:	7ffb      	ldrb	r3, [r7, #31]
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d105      	bne.n	80068b8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068ac:	4b65      	ldr	r3, [pc, #404]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80068ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068b0:	4a64      	ldr	r2, [pc, #400]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80068b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068b6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f003 0320 	and.w	r3, r3, #32
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d03c      	beq.n	800693e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	699b      	ldr	r3, [r3, #24]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d01c      	beq.n	8006906 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80068cc:	4b5d      	ldr	r3, [pc, #372]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80068ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068d2:	4a5c      	ldr	r2, [pc, #368]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80068d4:	f043 0301 	orr.w	r3, r3, #1
 80068d8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068dc:	f7fc ff00 	bl	80036e0 <HAL_GetTick>
 80068e0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80068e2:	e008      	b.n	80068f6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068e4:	f7fc fefc 	bl	80036e0 <HAL_GetTick>
 80068e8:	4602      	mov	r2, r0
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	1ad3      	subs	r3, r2, r3
 80068ee:	2b02      	cmp	r3, #2
 80068f0:	d901      	bls.n	80068f6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80068f2:	2303      	movs	r3, #3
 80068f4:	e0fc      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80068f6:	4b53      	ldr	r3, [pc, #332]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80068f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068fc:	f003 0302 	and.w	r3, r3, #2
 8006900:	2b00      	cmp	r3, #0
 8006902:	d0ef      	beq.n	80068e4 <HAL_RCC_OscConfig+0x418>
 8006904:	e01b      	b.n	800693e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006906:	4b4f      	ldr	r3, [pc, #316]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006908:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800690c:	4a4d      	ldr	r2, [pc, #308]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 800690e:	f023 0301 	bic.w	r3, r3, #1
 8006912:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006916:	f7fc fee3 	bl	80036e0 <HAL_GetTick>
 800691a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800691c:	e008      	b.n	8006930 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800691e:	f7fc fedf 	bl	80036e0 <HAL_GetTick>
 8006922:	4602      	mov	r2, r0
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	1ad3      	subs	r3, r2, r3
 8006928:	2b02      	cmp	r3, #2
 800692a:	d901      	bls.n	8006930 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800692c:	2303      	movs	r3, #3
 800692e:	e0df      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006930:	4b44      	ldr	r3, [pc, #272]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006932:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006936:	f003 0302 	and.w	r3, r3, #2
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1ef      	bne.n	800691e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	69db      	ldr	r3, [r3, #28]
 8006942:	2b00      	cmp	r3, #0
 8006944:	f000 80d3 	beq.w	8006aee <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006948:	4b3e      	ldr	r3, [pc, #248]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f003 030c 	and.w	r3, r3, #12
 8006950:	2b0c      	cmp	r3, #12
 8006952:	f000 808d 	beq.w	8006a70 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	69db      	ldr	r3, [r3, #28]
 800695a:	2b02      	cmp	r3, #2
 800695c:	d15a      	bne.n	8006a14 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800695e:	4b39      	ldr	r3, [pc, #228]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a38      	ldr	r2, [pc, #224]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006964:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006968:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800696a:	f7fc feb9 	bl	80036e0 <HAL_GetTick>
 800696e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006970:	e008      	b.n	8006984 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006972:	f7fc feb5 	bl	80036e0 <HAL_GetTick>
 8006976:	4602      	mov	r2, r0
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	1ad3      	subs	r3, r2, r3
 800697c:	2b02      	cmp	r3, #2
 800697e:	d901      	bls.n	8006984 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	e0b5      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006984:	4b2f      	ldr	r3, [pc, #188]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1f0      	bne.n	8006972 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006990:	4b2c      	ldr	r3, [pc, #176]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006992:	68da      	ldr	r2, [r3, #12]
 8006994:	4b2d      	ldr	r3, [pc, #180]	; (8006a4c <HAL_RCC_OscConfig+0x580>)
 8006996:	4013      	ands	r3, r2
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	6a11      	ldr	r1, [r2, #32]
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80069a0:	3a01      	subs	r2, #1
 80069a2:	0112      	lsls	r2, r2, #4
 80069a4:	4311      	orrs	r1, r2
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80069aa:	0212      	lsls	r2, r2, #8
 80069ac:	4311      	orrs	r1, r2
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80069b2:	0852      	lsrs	r2, r2, #1
 80069b4:	3a01      	subs	r2, #1
 80069b6:	0552      	lsls	r2, r2, #21
 80069b8:	4311      	orrs	r1, r2
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80069be:	0852      	lsrs	r2, r2, #1
 80069c0:	3a01      	subs	r2, #1
 80069c2:	0652      	lsls	r2, r2, #25
 80069c4:	4311      	orrs	r1, r2
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80069ca:	06d2      	lsls	r2, r2, #27
 80069cc:	430a      	orrs	r2, r1
 80069ce:	491d      	ldr	r1, [pc, #116]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80069d0:	4313      	orrs	r3, r2
 80069d2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069d4:	4b1b      	ldr	r3, [pc, #108]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a1a      	ldr	r2, [pc, #104]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80069da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069de:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80069e0:	4b18      	ldr	r3, [pc, #96]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	4a17      	ldr	r2, [pc, #92]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 80069e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069ea:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069ec:	f7fc fe78 	bl	80036e0 <HAL_GetTick>
 80069f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069f2:	e008      	b.n	8006a06 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069f4:	f7fc fe74 	bl	80036e0 <HAL_GetTick>
 80069f8:	4602      	mov	r2, r0
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	1ad3      	subs	r3, r2, r3
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d901      	bls.n	8006a06 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8006a02:	2303      	movs	r3, #3
 8006a04:	e074      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a06:	4b0f      	ldr	r3, [pc, #60]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d0f0      	beq.n	80069f4 <HAL_RCC_OscConfig+0x528>
 8006a12:	e06c      	b.n	8006aee <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a14:	4b0b      	ldr	r3, [pc, #44]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a0a      	ldr	r2, [pc, #40]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006a1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a1e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006a20:	4b08      	ldr	r3, [pc, #32]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	4a07      	ldr	r2, [pc, #28]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006a26:	f023 0303 	bic.w	r3, r3, #3
 8006a2a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006a2c:	4b05      	ldr	r3, [pc, #20]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	4a04      	ldr	r2, [pc, #16]	; (8006a44 <HAL_RCC_OscConfig+0x578>)
 8006a32:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006a36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a3a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a3c:	f7fc fe50 	bl	80036e0 <HAL_GetTick>
 8006a40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a42:	e00e      	b.n	8006a62 <HAL_RCC_OscConfig+0x596>
 8006a44:	40021000 	.word	0x40021000
 8006a48:	40007000 	.word	0x40007000
 8006a4c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a50:	f7fc fe46 	bl	80036e0 <HAL_GetTick>
 8006a54:	4602      	mov	r2, r0
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	1ad3      	subs	r3, r2, r3
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d901      	bls.n	8006a62 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8006a5e:	2303      	movs	r3, #3
 8006a60:	e046      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a62:	4b25      	ldr	r3, [pc, #148]	; (8006af8 <HAL_RCC_OscConfig+0x62c>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d1f0      	bne.n	8006a50 <HAL_RCC_OscConfig+0x584>
 8006a6e:	e03e      	b.n	8006aee <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	69db      	ldr	r3, [r3, #28]
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d101      	bne.n	8006a7c <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e039      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006a7c:	4b1e      	ldr	r3, [pc, #120]	; (8006af8 <HAL_RCC_OscConfig+0x62c>)
 8006a7e:	68db      	ldr	r3, [r3, #12]
 8006a80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	f003 0203 	and.w	r2, r3, #3
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6a1b      	ldr	r3, [r3, #32]
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d12c      	bne.n	8006aea <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9a:	3b01      	subs	r3, #1
 8006a9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d123      	bne.n	8006aea <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d11b      	bne.n	8006aea <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006abc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d113      	bne.n	8006aea <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006acc:	085b      	lsrs	r3, r3, #1
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d109      	bne.n	8006aea <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ae0:	085b      	lsrs	r3, r3, #1
 8006ae2:	3b01      	subs	r3, #1
 8006ae4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d001      	beq.n	8006aee <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e000      	b.n	8006af0 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8006aee:	2300      	movs	r3, #0
}
 8006af0:	4618      	mov	r0, r3
 8006af2:	3720      	adds	r7, #32
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	40021000 	.word	0x40021000

08006afc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b086      	sub	sp, #24
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006b06:	2300      	movs	r3, #0
 8006b08:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d101      	bne.n	8006b14 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	e11e      	b.n	8006d52 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b14:	4b91      	ldr	r3, [pc, #580]	; (8006d5c <HAL_RCC_ClockConfig+0x260>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 030f 	and.w	r3, r3, #15
 8006b1c:	683a      	ldr	r2, [r7, #0]
 8006b1e:	429a      	cmp	r2, r3
 8006b20:	d910      	bls.n	8006b44 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b22:	4b8e      	ldr	r3, [pc, #568]	; (8006d5c <HAL_RCC_ClockConfig+0x260>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f023 020f 	bic.w	r2, r3, #15
 8006b2a:	498c      	ldr	r1, [pc, #560]	; (8006d5c <HAL_RCC_ClockConfig+0x260>)
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b32:	4b8a      	ldr	r3, [pc, #552]	; (8006d5c <HAL_RCC_ClockConfig+0x260>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 030f 	and.w	r3, r3, #15
 8006b3a:	683a      	ldr	r2, [r7, #0]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d001      	beq.n	8006b44 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e106      	b.n	8006d52 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 0301 	and.w	r3, r3, #1
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d073      	beq.n	8006c38 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	2b03      	cmp	r3, #3
 8006b56:	d129      	bne.n	8006bac <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b58:	4b81      	ldr	r3, [pc, #516]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d101      	bne.n	8006b68 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	e0f4      	b.n	8006d52 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006b68:	f000 f99e 	bl	8006ea8 <RCC_GetSysClockFreqFromPLLSource>
 8006b6c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	4a7c      	ldr	r2, [pc, #496]	; (8006d64 <HAL_RCC_ClockConfig+0x268>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d93f      	bls.n	8006bf6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006b76:	4b7a      	ldr	r3, [pc, #488]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d009      	beq.n	8006b96 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d033      	beq.n	8006bf6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d12f      	bne.n	8006bf6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006b96:	4b72      	ldr	r3, [pc, #456]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b9e:	4a70      	ldr	r2, [pc, #448]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006ba0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ba4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006ba6:	2380      	movs	r3, #128	; 0x80
 8006ba8:	617b      	str	r3, [r7, #20]
 8006baa:	e024      	b.n	8006bf6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d107      	bne.n	8006bc4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006bb4:	4b6a      	ldr	r3, [pc, #424]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d109      	bne.n	8006bd4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	e0c6      	b.n	8006d52 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006bc4:	4b66      	ldr	r3, [pc, #408]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d101      	bne.n	8006bd4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e0be      	b.n	8006d52 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006bd4:	f000 f8ce 	bl	8006d74 <HAL_RCC_GetSysClockFreq>
 8006bd8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	4a61      	ldr	r2, [pc, #388]	; (8006d64 <HAL_RCC_ClockConfig+0x268>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d909      	bls.n	8006bf6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006be2:	4b5f      	ldr	r3, [pc, #380]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bea:	4a5d      	ldr	r2, [pc, #372]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bf0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006bf2:	2380      	movs	r3, #128	; 0x80
 8006bf4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006bf6:	4b5a      	ldr	r3, [pc, #360]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	f023 0203 	bic.w	r2, r3, #3
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	4957      	ldr	r1, [pc, #348]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006c04:	4313      	orrs	r3, r2
 8006c06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c08:	f7fc fd6a 	bl	80036e0 <HAL_GetTick>
 8006c0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c0e:	e00a      	b.n	8006c26 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c10:	f7fc fd66 	bl	80036e0 <HAL_GetTick>
 8006c14:	4602      	mov	r2, r0
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d901      	bls.n	8006c26 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e095      	b.n	8006d52 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c26:	4b4e      	ldr	r3, [pc, #312]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	f003 020c 	and.w	r2, r3, #12
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	429a      	cmp	r2, r3
 8006c36:	d1eb      	bne.n	8006c10 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0302 	and.w	r3, r3, #2
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d023      	beq.n	8006c8c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0304 	and.w	r3, r3, #4
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d005      	beq.n	8006c5c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c50:	4b43      	ldr	r3, [pc, #268]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	4a42      	ldr	r2, [pc, #264]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006c56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006c5a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0308 	and.w	r3, r3, #8
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d007      	beq.n	8006c78 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006c68:	4b3d      	ldr	r3, [pc, #244]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006c70:	4a3b      	ldr	r2, [pc, #236]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006c72:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006c76:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c78:	4b39      	ldr	r3, [pc, #228]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006c7a:	689b      	ldr	r3, [r3, #8]
 8006c7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	4936      	ldr	r1, [pc, #216]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	608b      	str	r3, [r1, #8]
 8006c8a:	e008      	b.n	8006c9e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	2b80      	cmp	r3, #128	; 0x80
 8006c90:	d105      	bne.n	8006c9e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006c92:	4b33      	ldr	r3, [pc, #204]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006c94:	689b      	ldr	r3, [r3, #8]
 8006c96:	4a32      	ldr	r2, [pc, #200]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006c98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c9c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c9e:	4b2f      	ldr	r3, [pc, #188]	; (8006d5c <HAL_RCC_ClockConfig+0x260>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 030f 	and.w	r3, r3, #15
 8006ca6:	683a      	ldr	r2, [r7, #0]
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d21d      	bcs.n	8006ce8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cac:	4b2b      	ldr	r3, [pc, #172]	; (8006d5c <HAL_RCC_ClockConfig+0x260>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f023 020f 	bic.w	r2, r3, #15
 8006cb4:	4929      	ldr	r1, [pc, #164]	; (8006d5c <HAL_RCC_ClockConfig+0x260>)
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006cbc:	f7fc fd10 	bl	80036e0 <HAL_GetTick>
 8006cc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cc2:	e00a      	b.n	8006cda <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cc4:	f7fc fd0c 	bl	80036e0 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d901      	bls.n	8006cda <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e03b      	b.n	8006d52 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cda:	4b20      	ldr	r3, [pc, #128]	; (8006d5c <HAL_RCC_ClockConfig+0x260>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 030f 	and.w	r3, r3, #15
 8006ce2:	683a      	ldr	r2, [r7, #0]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d1ed      	bne.n	8006cc4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f003 0304 	and.w	r3, r3, #4
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d008      	beq.n	8006d06 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cf4:	4b1a      	ldr	r3, [pc, #104]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	4917      	ldr	r1, [pc, #92]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006d02:	4313      	orrs	r3, r2
 8006d04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 0308 	and.w	r3, r3, #8
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d009      	beq.n	8006d26 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d12:	4b13      	ldr	r3, [pc, #76]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	691b      	ldr	r3, [r3, #16]
 8006d1e:	00db      	lsls	r3, r3, #3
 8006d20:	490f      	ldr	r1, [pc, #60]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006d22:	4313      	orrs	r3, r2
 8006d24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006d26:	f000 f825 	bl	8006d74 <HAL_RCC_GetSysClockFreq>
 8006d2a:	4601      	mov	r1, r0
 8006d2c:	4b0c      	ldr	r3, [pc, #48]	; (8006d60 <HAL_RCC_ClockConfig+0x264>)
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	091b      	lsrs	r3, r3, #4
 8006d32:	f003 030f 	and.w	r3, r3, #15
 8006d36:	4a0c      	ldr	r2, [pc, #48]	; (8006d68 <HAL_RCC_ClockConfig+0x26c>)
 8006d38:	5cd3      	ldrb	r3, [r2, r3]
 8006d3a:	f003 031f 	and.w	r3, r3, #31
 8006d3e:	fa21 f303 	lsr.w	r3, r1, r3
 8006d42:	4a0a      	ldr	r2, [pc, #40]	; (8006d6c <HAL_RCC_ClockConfig+0x270>)
 8006d44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006d46:	4b0a      	ldr	r3, [pc, #40]	; (8006d70 <HAL_RCC_ClockConfig+0x274>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7fc fc7c 	bl	8003648 <HAL_InitTick>
 8006d50:	4603      	mov	r3, r0
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3718      	adds	r7, #24
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	40022000 	.word	0x40022000
 8006d60:	40021000 	.word	0x40021000
 8006d64:	04c4b400 	.word	0x04c4b400
 8006d68:	08009a0c 	.word	0x08009a0c
 8006d6c:	20000018 	.word	0x20000018
 8006d70:	2000001c 	.word	0x2000001c

08006d74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b087      	sub	sp, #28
 8006d78:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006d7a:	4b2c      	ldr	r3, [pc, #176]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	f003 030c 	and.w	r3, r3, #12
 8006d82:	2b04      	cmp	r3, #4
 8006d84:	d102      	bne.n	8006d8c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006d86:	4b2a      	ldr	r3, [pc, #168]	; (8006e30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006d88:	613b      	str	r3, [r7, #16]
 8006d8a:	e047      	b.n	8006e1c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006d8c:	4b27      	ldr	r3, [pc, #156]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d8e:	689b      	ldr	r3, [r3, #8]
 8006d90:	f003 030c 	and.w	r3, r3, #12
 8006d94:	2b08      	cmp	r3, #8
 8006d96:	d102      	bne.n	8006d9e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006d98:	4b26      	ldr	r3, [pc, #152]	; (8006e34 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006d9a:	613b      	str	r3, [r7, #16]
 8006d9c:	e03e      	b.n	8006e1c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006d9e:	4b23      	ldr	r3, [pc, #140]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	f003 030c 	and.w	r3, r3, #12
 8006da6:	2b0c      	cmp	r3, #12
 8006da8:	d136      	bne.n	8006e18 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006daa:	4b20      	ldr	r3, [pc, #128]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dac:	68db      	ldr	r3, [r3, #12]
 8006dae:	f003 0303 	and.w	r3, r3, #3
 8006db2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006db4:	4b1d      	ldr	r3, [pc, #116]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	091b      	lsrs	r3, r3, #4
 8006dba:	f003 030f 	and.w	r3, r3, #15
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2b03      	cmp	r3, #3
 8006dc6:	d10c      	bne.n	8006de2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006dc8:	4a1a      	ldr	r2, [pc, #104]	; (8006e34 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dd0:	4a16      	ldr	r2, [pc, #88]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dd2:	68d2      	ldr	r2, [r2, #12]
 8006dd4:	0a12      	lsrs	r2, r2, #8
 8006dd6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006dda:	fb02 f303 	mul.w	r3, r2, r3
 8006dde:	617b      	str	r3, [r7, #20]
      break;
 8006de0:	e00c      	b.n	8006dfc <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006de2:	4a13      	ldr	r2, [pc, #76]	; (8006e30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dea:	4a10      	ldr	r2, [pc, #64]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dec:	68d2      	ldr	r2, [r2, #12]
 8006dee:	0a12      	lsrs	r2, r2, #8
 8006df0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006df4:	fb02 f303 	mul.w	r3, r2, r3
 8006df8:	617b      	str	r3, [r7, #20]
      break;
 8006dfa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006dfc:	4b0b      	ldr	r3, [pc, #44]	; (8006e2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	0e5b      	lsrs	r3, r3, #25
 8006e02:	f003 0303 	and.w	r3, r3, #3
 8006e06:	3301      	adds	r3, #1
 8006e08:	005b      	lsls	r3, r3, #1
 8006e0a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006e0c:	697a      	ldr	r2, [r7, #20]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e14:	613b      	str	r3, [r7, #16]
 8006e16:	e001      	b.n	8006e1c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006e1c:	693b      	ldr	r3, [r7, #16]
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	371c      	adds	r7, #28
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	40021000 	.word	0x40021000
 8006e30:	00f42400 	.word	0x00f42400
 8006e34:	007a1200 	.word	0x007a1200

08006e38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e3c:	4b03      	ldr	r3, [pc, #12]	; (8006e4c <HAL_RCC_GetHCLKFreq+0x14>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr
 8006e4a:	bf00      	nop
 8006e4c:	20000018 	.word	0x20000018

08006e50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006e54:	f7ff fff0 	bl	8006e38 <HAL_RCC_GetHCLKFreq>
 8006e58:	4601      	mov	r1, r0
 8006e5a:	4b06      	ldr	r3, [pc, #24]	; (8006e74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	0a1b      	lsrs	r3, r3, #8
 8006e60:	f003 0307 	and.w	r3, r3, #7
 8006e64:	4a04      	ldr	r2, [pc, #16]	; (8006e78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006e66:	5cd3      	ldrb	r3, [r2, r3]
 8006e68:	f003 031f 	and.w	r3, r3, #31
 8006e6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	bd80      	pop	{r7, pc}
 8006e74:	40021000 	.word	0x40021000
 8006e78:	08009a1c 	.word	0x08009a1c

08006e7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006e80:	f7ff ffda 	bl	8006e38 <HAL_RCC_GetHCLKFreq>
 8006e84:	4601      	mov	r1, r0
 8006e86:	4b06      	ldr	r3, [pc, #24]	; (8006ea0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	0adb      	lsrs	r3, r3, #11
 8006e8c:	f003 0307 	and.w	r3, r3, #7
 8006e90:	4a04      	ldr	r2, [pc, #16]	; (8006ea4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006e92:	5cd3      	ldrb	r3, [r2, r3]
 8006e94:	f003 031f 	and.w	r3, r3, #31
 8006e98:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	bd80      	pop	{r7, pc}
 8006ea0:	40021000 	.word	0x40021000
 8006ea4:	08009a1c 	.word	0x08009a1c

08006ea8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b087      	sub	sp, #28
 8006eac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006eae:	4b1e      	ldr	r3, [pc, #120]	; (8006f28 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	f003 0303 	and.w	r3, r3, #3
 8006eb6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006eb8:	4b1b      	ldr	r3, [pc, #108]	; (8006f28 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	091b      	lsrs	r3, r3, #4
 8006ebe:	f003 030f 	and.w	r3, r3, #15
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	2b03      	cmp	r3, #3
 8006eca:	d10c      	bne.n	8006ee6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006ecc:	4a17      	ldr	r2, [pc, #92]	; (8006f2c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ed4:	4a14      	ldr	r2, [pc, #80]	; (8006f28 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006ed6:	68d2      	ldr	r2, [r2, #12]
 8006ed8:	0a12      	lsrs	r2, r2, #8
 8006eda:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006ede:	fb02 f303 	mul.w	r3, r2, r3
 8006ee2:	617b      	str	r3, [r7, #20]
    break;
 8006ee4:	e00c      	b.n	8006f00 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006ee6:	4a12      	ldr	r2, [pc, #72]	; (8006f30 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eee:	4a0e      	ldr	r2, [pc, #56]	; (8006f28 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006ef0:	68d2      	ldr	r2, [r2, #12]
 8006ef2:	0a12      	lsrs	r2, r2, #8
 8006ef4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006ef8:	fb02 f303 	mul.w	r3, r2, r3
 8006efc:	617b      	str	r3, [r7, #20]
    break;
 8006efe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006f00:	4b09      	ldr	r3, [pc, #36]	; (8006f28 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006f02:	68db      	ldr	r3, [r3, #12]
 8006f04:	0e5b      	lsrs	r3, r3, #25
 8006f06:	f003 0303 	and.w	r3, r3, #3
 8006f0a:	3301      	adds	r3, #1
 8006f0c:	005b      	lsls	r3, r3, #1
 8006f0e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006f10:	697a      	ldr	r2, [r7, #20]
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f18:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006f1a:	687b      	ldr	r3, [r7, #4]
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	371c      	adds	r7, #28
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr
 8006f28:	40021000 	.word	0x40021000
 8006f2c:	007a1200 	.word	0x007a1200
 8006f30:	00f42400 	.word	0x00f42400

08006f34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b086      	sub	sp, #24
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006f40:	2300      	movs	r3, #0
 8006f42:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 8098 	beq.w	8007082 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f52:	2300      	movs	r3, #0
 8006f54:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f56:	4b43      	ldr	r3, [pc, #268]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d10d      	bne.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f62:	4b40      	ldr	r3, [pc, #256]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f66:	4a3f      	ldr	r2, [pc, #252]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f6c:	6593      	str	r3, [r2, #88]	; 0x58
 8006f6e:	4b3d      	ldr	r3, [pc, #244]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f76:	60bb      	str	r3, [r7, #8]
 8006f78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f7e:	4b3a      	ldr	r3, [pc, #232]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a39      	ldr	r2, [pc, #228]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f88:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f8a:	f7fc fba9 	bl	80036e0 <HAL_GetTick>
 8006f8e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f90:	e009      	b.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f92:	f7fc fba5 	bl	80036e0 <HAL_GetTick>
 8006f96:	4602      	mov	r2, r0
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	1ad3      	subs	r3, r2, r3
 8006f9c:	2b02      	cmp	r3, #2
 8006f9e:	d902      	bls.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006fa0:	2303      	movs	r3, #3
 8006fa2:	74fb      	strb	r3, [r7, #19]
        break;
 8006fa4:	e005      	b.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006fa6:	4b30      	ldr	r3, [pc, #192]	; (8007068 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d0ef      	beq.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006fb2:	7cfb      	ldrb	r3, [r7, #19]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d159      	bne.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006fb8:	4b2a      	ldr	r3, [pc, #168]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fc2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d01e      	beq.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fce:	697a      	ldr	r2, [r7, #20]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d019      	beq.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006fd4:	4b23      	ldr	r3, [pc, #140]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fde:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006fe0:	4b20      	ldr	r3, [pc, #128]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fe6:	4a1f      	ldr	r2, [pc, #124]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fe8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006ff0:	4b1c      	ldr	r3, [pc, #112]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ff6:	4a1b      	ldr	r2, [pc, #108]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ff8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ffc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007000:	4a18      	ldr	r2, [pc, #96]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	f003 0301 	and.w	r3, r3, #1
 800700e:	2b00      	cmp	r3, #0
 8007010:	d016      	beq.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007012:	f7fc fb65 	bl	80036e0 <HAL_GetTick>
 8007016:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007018:	e00b      	b.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800701a:	f7fc fb61 	bl	80036e0 <HAL_GetTick>
 800701e:	4602      	mov	r2, r0
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	1ad3      	subs	r3, r2, r3
 8007024:	f241 3288 	movw	r2, #5000	; 0x1388
 8007028:	4293      	cmp	r3, r2
 800702a:	d902      	bls.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800702c:	2303      	movs	r3, #3
 800702e:	74fb      	strb	r3, [r7, #19]
            break;
 8007030:	e006      	b.n	8007040 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007032:	4b0c      	ldr	r3, [pc, #48]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007034:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007038:	f003 0302 	and.w	r3, r3, #2
 800703c:	2b00      	cmp	r3, #0
 800703e:	d0ec      	beq.n	800701a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007040:	7cfb      	ldrb	r3, [r7, #19]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d10b      	bne.n	800705e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007046:	4b07      	ldr	r3, [pc, #28]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800704c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007054:	4903      	ldr	r1, [pc, #12]	; (8007064 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007056:	4313      	orrs	r3, r2
 8007058:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800705c:	e008      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800705e:	7cfb      	ldrb	r3, [r7, #19]
 8007060:	74bb      	strb	r3, [r7, #18]
 8007062:	e005      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007064:	40021000 	.word	0x40021000
 8007068:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800706c:	7cfb      	ldrb	r3, [r7, #19]
 800706e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007070:	7c7b      	ldrb	r3, [r7, #17]
 8007072:	2b01      	cmp	r3, #1
 8007074:	d105      	bne.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007076:	4ba6      	ldr	r3, [pc, #664]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800707a:	4aa5      	ldr	r2, [pc, #660]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800707c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007080:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f003 0301 	and.w	r3, r3, #1
 800708a:	2b00      	cmp	r3, #0
 800708c:	d00a      	beq.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800708e:	4ba0      	ldr	r3, [pc, #640]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007094:	f023 0203 	bic.w	r2, r3, #3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	499c      	ldr	r1, [pc, #624]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800709e:	4313      	orrs	r3, r2
 80070a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f003 0302 	and.w	r3, r3, #2
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00a      	beq.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80070b0:	4b97      	ldr	r3, [pc, #604]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80070b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070b6:	f023 020c 	bic.w	r2, r3, #12
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	4994      	ldr	r1, [pc, #592]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80070c0:	4313      	orrs	r3, r2
 80070c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 0304 	and.w	r3, r3, #4
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d00a      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80070d2:	4b8f      	ldr	r3, [pc, #572]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80070d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070d8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	498b      	ldr	r1, [pc, #556]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80070e2:	4313      	orrs	r3, r2
 80070e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f003 0308 	and.w	r3, r3, #8
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d00a      	beq.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80070f4:	4b86      	ldr	r3, [pc, #536]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80070f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070fa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	691b      	ldr	r3, [r3, #16]
 8007102:	4983      	ldr	r1, [pc, #524]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007104:	4313      	orrs	r3, r2
 8007106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 0320 	and.w	r3, r3, #32
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00a      	beq.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007116:	4b7e      	ldr	r3, [pc, #504]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007118:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800711c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	695b      	ldr	r3, [r3, #20]
 8007124:	497a      	ldr	r1, [pc, #488]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007126:	4313      	orrs	r3, r2
 8007128:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007134:	2b00      	cmp	r3, #0
 8007136:	d00a      	beq.n	800714e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007138:	4b75      	ldr	r3, [pc, #468]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800713a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800713e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	699b      	ldr	r3, [r3, #24]
 8007146:	4972      	ldr	r1, [pc, #456]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007148:	4313      	orrs	r3, r2
 800714a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00a      	beq.n	8007170 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800715a:	4b6d      	ldr	r3, [pc, #436]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800715c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007160:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	69db      	ldr	r3, [r3, #28]
 8007168:	4969      	ldr	r1, [pc, #420]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800716a:	4313      	orrs	r3, r2
 800716c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007178:	2b00      	cmp	r3, #0
 800717a:	d00a      	beq.n	8007192 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800717c:	4b64      	ldr	r3, [pc, #400]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800717e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007182:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a1b      	ldr	r3, [r3, #32]
 800718a:	4961      	ldr	r1, [pc, #388]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800718c:	4313      	orrs	r3, r2
 800718e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800719a:	2b00      	cmp	r3, #0
 800719c:	d00a      	beq.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800719e:	4b5c      	ldr	r3, [pc, #368]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071a4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ac:	4958      	ldr	r1, [pc, #352]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071ae:	4313      	orrs	r3, r2
 80071b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d015      	beq.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071c0:	4b53      	ldr	r3, [pc, #332]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071c6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ce:	4950      	ldr	r1, [pc, #320]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071d0:	4313      	orrs	r3, r2
 80071d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071de:	d105      	bne.n	80071ec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071e0:	4b4b      	ldr	r3, [pc, #300]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	4a4a      	ldr	r2, [pc, #296]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071ea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d015      	beq.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80071f8:	4b45      	ldr	r3, [pc, #276]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80071fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071fe:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007206:	4942      	ldr	r1, [pc, #264]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007208:	4313      	orrs	r3, r2
 800720a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007212:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007216:	d105      	bne.n	8007224 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007218:	4b3d      	ldr	r3, [pc, #244]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	4a3c      	ldr	r2, [pc, #240]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800721e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007222:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800722c:	2b00      	cmp	r3, #0
 800722e:	d015      	beq.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007230:	4b37      	ldr	r3, [pc, #220]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007236:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800723e:	4934      	ldr	r1, [pc, #208]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007240:	4313      	orrs	r3, r2
 8007242:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800724a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800724e:	d105      	bne.n	800725c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007250:	4b2f      	ldr	r3, [pc, #188]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	4a2e      	ldr	r2, [pc, #184]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007256:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800725a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007264:	2b00      	cmp	r3, #0
 8007266:	d015      	beq.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007268:	4b29      	ldr	r3, [pc, #164]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800726a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800726e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007276:	4926      	ldr	r1, [pc, #152]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007278:	4313      	orrs	r3, r2
 800727a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007282:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007286:	d105      	bne.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007288:	4b21      	ldr	r3, [pc, #132]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	4a20      	ldr	r2, [pc, #128]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800728e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007292:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800729c:	2b00      	cmp	r3, #0
 800729e:	d015      	beq.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80072a0:	4b1b      	ldr	r3, [pc, #108]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072a6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ae:	4918      	ldr	r1, [pc, #96]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072b0:	4313      	orrs	r3, r2
 80072b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80072be:	d105      	bne.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072c0:	4b13      	ldr	r3, [pc, #76]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	4a12      	ldr	r2, [pc, #72]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072ca:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d015      	beq.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80072d8:	4b0d      	ldr	r3, [pc, #52]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072de:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072e6:	490a      	ldr	r1, [pc, #40]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072e8:	4313      	orrs	r3, r2
 80072ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072f6:	d105      	bne.n	8007304 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80072f8:	4b05      	ldr	r3, [pc, #20]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	4a04      	ldr	r2, [pc, #16]	; (8007310 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80072fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007302:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007304:	7cbb      	ldrb	r3, [r7, #18]
}
 8007306:	4618      	mov	r0, r3
 8007308:	3718      	adds	r7, #24
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	40021000 	.word	0x40021000

08007314 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d101      	bne.n	8007326 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007322:	2301      	movs	r3, #1
 8007324:	e049      	b.n	80073ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800732c:	b2db      	uxtb	r3, r3
 800732e:	2b00      	cmp	r3, #0
 8007330:	d106      	bne.n	8007340 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f7fb ff72 	bl	8003224 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2202      	movs	r2, #2
 8007344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	3304      	adds	r3, #4
 8007350:	4619      	mov	r1, r3
 8007352:	4610      	mov	r0, r2
 8007354:	f000 fa46 	bl	80077e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2201      	movs	r2, #1
 800737c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2201      	movs	r2, #1
 8007394:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073b8:	2300      	movs	r3, #0
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}
	...

080073c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d109      	bne.n	80073e8 <HAL_TIM_PWM_Start+0x24>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	2b01      	cmp	r3, #1
 80073de:	bf14      	ite	ne
 80073e0:	2301      	movne	r3, #1
 80073e2:	2300      	moveq	r3, #0
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	e03c      	b.n	8007462 <HAL_TIM_PWM_Start+0x9e>
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	2b04      	cmp	r3, #4
 80073ec:	d109      	bne.n	8007402 <HAL_TIM_PWM_Start+0x3e>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	bf14      	ite	ne
 80073fa:	2301      	movne	r3, #1
 80073fc:	2300      	moveq	r3, #0
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	e02f      	b.n	8007462 <HAL_TIM_PWM_Start+0x9e>
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	2b08      	cmp	r3, #8
 8007406:	d109      	bne.n	800741c <HAL_TIM_PWM_Start+0x58>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800740e:	b2db      	uxtb	r3, r3
 8007410:	2b01      	cmp	r3, #1
 8007412:	bf14      	ite	ne
 8007414:	2301      	movne	r3, #1
 8007416:	2300      	moveq	r3, #0
 8007418:	b2db      	uxtb	r3, r3
 800741a:	e022      	b.n	8007462 <HAL_TIM_PWM_Start+0x9e>
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	2b0c      	cmp	r3, #12
 8007420:	d109      	bne.n	8007436 <HAL_TIM_PWM_Start+0x72>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007428:	b2db      	uxtb	r3, r3
 800742a:	2b01      	cmp	r3, #1
 800742c:	bf14      	ite	ne
 800742e:	2301      	movne	r3, #1
 8007430:	2300      	moveq	r3, #0
 8007432:	b2db      	uxtb	r3, r3
 8007434:	e015      	b.n	8007462 <HAL_TIM_PWM_Start+0x9e>
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	2b10      	cmp	r3, #16
 800743a:	d109      	bne.n	8007450 <HAL_TIM_PWM_Start+0x8c>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007442:	b2db      	uxtb	r3, r3
 8007444:	2b01      	cmp	r3, #1
 8007446:	bf14      	ite	ne
 8007448:	2301      	movne	r3, #1
 800744a:	2300      	moveq	r3, #0
 800744c:	b2db      	uxtb	r3, r3
 800744e:	e008      	b.n	8007462 <HAL_TIM_PWM_Start+0x9e>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007456:	b2db      	uxtb	r3, r3
 8007458:	2b01      	cmp	r3, #1
 800745a:	bf14      	ite	ne
 800745c:	2301      	movne	r3, #1
 800745e:	2300      	moveq	r3, #0
 8007460:	b2db      	uxtb	r3, r3
 8007462:	2b00      	cmp	r3, #0
 8007464:	d001      	beq.n	800746a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e097      	b.n	800759a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d104      	bne.n	800747a <HAL_TIM_PWM_Start+0xb6>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2202      	movs	r2, #2
 8007474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007478:	e023      	b.n	80074c2 <HAL_TIM_PWM_Start+0xfe>
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	2b04      	cmp	r3, #4
 800747e:	d104      	bne.n	800748a <HAL_TIM_PWM_Start+0xc6>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2202      	movs	r2, #2
 8007484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007488:	e01b      	b.n	80074c2 <HAL_TIM_PWM_Start+0xfe>
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	2b08      	cmp	r3, #8
 800748e:	d104      	bne.n	800749a <HAL_TIM_PWM_Start+0xd6>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2202      	movs	r2, #2
 8007494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007498:	e013      	b.n	80074c2 <HAL_TIM_PWM_Start+0xfe>
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b0c      	cmp	r3, #12
 800749e:	d104      	bne.n	80074aa <HAL_TIM_PWM_Start+0xe6>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2202      	movs	r2, #2
 80074a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80074a8:	e00b      	b.n	80074c2 <HAL_TIM_PWM_Start+0xfe>
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	2b10      	cmp	r3, #16
 80074ae:	d104      	bne.n	80074ba <HAL_TIM_PWM_Start+0xf6>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2202      	movs	r2, #2
 80074b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074b8:	e003      	b.n	80074c2 <HAL_TIM_PWM_Start+0xfe>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2202      	movs	r2, #2
 80074be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2201      	movs	r2, #1
 80074c8:	6839      	ldr	r1, [r7, #0]
 80074ca:	4618      	mov	r0, r3
 80074cc:	f000 fd10 	bl	8007ef0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a33      	ldr	r2, [pc, #204]	; (80075a4 <HAL_TIM_PWM_Start+0x1e0>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d013      	beq.n	8007502 <HAL_TIM_PWM_Start+0x13e>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a32      	ldr	r2, [pc, #200]	; (80075a8 <HAL_TIM_PWM_Start+0x1e4>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d00e      	beq.n	8007502 <HAL_TIM_PWM_Start+0x13e>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a30      	ldr	r2, [pc, #192]	; (80075ac <HAL_TIM_PWM_Start+0x1e8>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d009      	beq.n	8007502 <HAL_TIM_PWM_Start+0x13e>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a2f      	ldr	r2, [pc, #188]	; (80075b0 <HAL_TIM_PWM_Start+0x1ec>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d004      	beq.n	8007502 <HAL_TIM_PWM_Start+0x13e>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a2d      	ldr	r2, [pc, #180]	; (80075b4 <HAL_TIM_PWM_Start+0x1f0>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d101      	bne.n	8007506 <HAL_TIM_PWM_Start+0x142>
 8007502:	2301      	movs	r3, #1
 8007504:	e000      	b.n	8007508 <HAL_TIM_PWM_Start+0x144>
 8007506:	2300      	movs	r3, #0
 8007508:	2b00      	cmp	r3, #0
 800750a:	d007      	beq.n	800751c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800751a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a20      	ldr	r2, [pc, #128]	; (80075a4 <HAL_TIM_PWM_Start+0x1e0>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d018      	beq.n	8007558 <HAL_TIM_PWM_Start+0x194>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800752e:	d013      	beq.n	8007558 <HAL_TIM_PWM_Start+0x194>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a20      	ldr	r2, [pc, #128]	; (80075b8 <HAL_TIM_PWM_Start+0x1f4>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d00e      	beq.n	8007558 <HAL_TIM_PWM_Start+0x194>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a1f      	ldr	r2, [pc, #124]	; (80075bc <HAL_TIM_PWM_Start+0x1f8>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d009      	beq.n	8007558 <HAL_TIM_PWM_Start+0x194>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a17      	ldr	r2, [pc, #92]	; (80075a8 <HAL_TIM_PWM_Start+0x1e4>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d004      	beq.n	8007558 <HAL_TIM_PWM_Start+0x194>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a16      	ldr	r2, [pc, #88]	; (80075ac <HAL_TIM_PWM_Start+0x1e8>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d115      	bne.n	8007584 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	689a      	ldr	r2, [r3, #8]
 800755e:	4b18      	ldr	r3, [pc, #96]	; (80075c0 <HAL_TIM_PWM_Start+0x1fc>)
 8007560:	4013      	ands	r3, r2
 8007562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2b06      	cmp	r3, #6
 8007568:	d015      	beq.n	8007596 <HAL_TIM_PWM_Start+0x1d2>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007570:	d011      	beq.n	8007596 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f042 0201 	orr.w	r2, r2, #1
 8007580:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007582:	e008      	b.n	8007596 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f042 0201 	orr.w	r2, r2, #1
 8007592:	601a      	str	r2, [r3, #0]
 8007594:	e000      	b.n	8007598 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007596:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3710      	adds	r7, #16
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	40012c00 	.word	0x40012c00
 80075a8:	40013400 	.word	0x40013400
 80075ac:	40014000 	.word	0x40014000
 80075b0:	40014400 	.word	0x40014400
 80075b4:	40014800 	.word	0x40014800
 80075b8:	40000400 	.word	0x40000400
 80075bc:	40000800 	.word	0x40000800
 80075c0:	00010007 	.word	0x00010007

080075c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d101      	bne.n	80075de <HAL_TIM_PWM_ConfigChannel+0x1a>
 80075da:	2302      	movs	r3, #2
 80075dc:	e0fd      	b.n	80077da <HAL_TIM_PWM_ConfigChannel+0x216>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2201      	movs	r2, #1
 80075e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2b14      	cmp	r3, #20
 80075ea:	f200 80f0 	bhi.w	80077ce <HAL_TIM_PWM_ConfigChannel+0x20a>
 80075ee:	a201      	add	r2, pc, #4	; (adr r2, 80075f4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80075f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075f4:	08007649 	.word	0x08007649
 80075f8:	080077cf 	.word	0x080077cf
 80075fc:	080077cf 	.word	0x080077cf
 8007600:	080077cf 	.word	0x080077cf
 8007604:	08007689 	.word	0x08007689
 8007608:	080077cf 	.word	0x080077cf
 800760c:	080077cf 	.word	0x080077cf
 8007610:	080077cf 	.word	0x080077cf
 8007614:	080076cb 	.word	0x080076cb
 8007618:	080077cf 	.word	0x080077cf
 800761c:	080077cf 	.word	0x080077cf
 8007620:	080077cf 	.word	0x080077cf
 8007624:	0800770b 	.word	0x0800770b
 8007628:	080077cf 	.word	0x080077cf
 800762c:	080077cf 	.word	0x080077cf
 8007630:	080077cf 	.word	0x080077cf
 8007634:	0800774d 	.word	0x0800774d
 8007638:	080077cf 	.word	0x080077cf
 800763c:	080077cf 	.word	0x080077cf
 8007640:	080077cf 	.word	0x080077cf
 8007644:	0800778d 	.word	0x0800778d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	68b9      	ldr	r1, [r7, #8]
 800764e:	4618      	mov	r0, r3
 8007650:	f000 f958 	bl	8007904 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	699a      	ldr	r2, [r3, #24]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f042 0208 	orr.w	r2, r2, #8
 8007662:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	699a      	ldr	r2, [r3, #24]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f022 0204 	bic.w	r2, r2, #4
 8007672:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	6999      	ldr	r1, [r3, #24]
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	691a      	ldr	r2, [r3, #16]
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	430a      	orrs	r2, r1
 8007684:	619a      	str	r2, [r3, #24]
      break;
 8007686:	e0a3      	b.n	80077d0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	68b9      	ldr	r1, [r7, #8]
 800768e:	4618      	mov	r0, r3
 8007690:	f000 f9c8 	bl	8007a24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	699a      	ldr	r2, [r3, #24]
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80076a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	699a      	ldr	r2, [r3, #24]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	6999      	ldr	r1, [r3, #24]
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	021a      	lsls	r2, r3, #8
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	430a      	orrs	r2, r1
 80076c6:	619a      	str	r2, [r3, #24]
      break;
 80076c8:	e082      	b.n	80077d0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	68b9      	ldr	r1, [r7, #8]
 80076d0:	4618      	mov	r0, r3
 80076d2:	f000 fa31 	bl	8007b38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	69da      	ldr	r2, [r3, #28]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f042 0208 	orr.w	r2, r2, #8
 80076e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	69da      	ldr	r2, [r3, #28]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	f022 0204 	bic.w	r2, r2, #4
 80076f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	69d9      	ldr	r1, [r3, #28]
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	691a      	ldr	r2, [r3, #16]
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	430a      	orrs	r2, r1
 8007706:	61da      	str	r2, [r3, #28]
      break;
 8007708:	e062      	b.n	80077d0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68b9      	ldr	r1, [r7, #8]
 8007710:	4618      	mov	r0, r3
 8007712:	f000 fa99 	bl	8007c48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	69da      	ldr	r2, [r3, #28]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007724:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	69da      	ldr	r2, [r3, #28]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007734:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	69d9      	ldr	r1, [r3, #28]
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	691b      	ldr	r3, [r3, #16]
 8007740:	021a      	lsls	r2, r3, #8
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	430a      	orrs	r2, r1
 8007748:	61da      	str	r2, [r3, #28]
      break;
 800774a:	e041      	b.n	80077d0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68b9      	ldr	r1, [r7, #8]
 8007752:	4618      	mov	r0, r3
 8007754:	f000 fb02 	bl	8007d5c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f042 0208 	orr.w	r2, r2, #8
 8007766:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f022 0204 	bic.w	r2, r2, #4
 8007776:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	691a      	ldr	r2, [r3, #16]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	430a      	orrs	r2, r1
 8007788:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800778a:	e021      	b.n	80077d0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68b9      	ldr	r1, [r7, #8]
 8007792:	4618      	mov	r0, r3
 8007794:	f000 fb46 	bl	8007e24 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077a6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077b6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	691b      	ldr	r3, [r3, #16]
 80077c2:	021a      	lsls	r2, r3, #8
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	430a      	orrs	r2, r1
 80077ca:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80077cc:	e000      	b.n	80077d0 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80077ce:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077d8:	2300      	movs	r3, #0
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3710      	adds	r7, #16
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
 80077e2:	bf00      	nop

080077e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80077e4:	b480      	push	{r7}
 80077e6:	b085      	sub	sp, #20
 80077e8:	af00      	add	r7, sp, #0
 80077ea:	6078      	str	r0, [r7, #4]
 80077ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a3c      	ldr	r2, [pc, #240]	; (80078e8 <TIM_Base_SetConfig+0x104>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d00f      	beq.n	800781c <TIM_Base_SetConfig+0x38>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007802:	d00b      	beq.n	800781c <TIM_Base_SetConfig+0x38>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a39      	ldr	r2, [pc, #228]	; (80078ec <TIM_Base_SetConfig+0x108>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d007      	beq.n	800781c <TIM_Base_SetConfig+0x38>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a38      	ldr	r2, [pc, #224]	; (80078f0 <TIM_Base_SetConfig+0x10c>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d003      	beq.n	800781c <TIM_Base_SetConfig+0x38>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a37      	ldr	r2, [pc, #220]	; (80078f4 <TIM_Base_SetConfig+0x110>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d108      	bne.n	800782e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007822:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	68fa      	ldr	r2, [r7, #12]
 800782a:	4313      	orrs	r3, r2
 800782c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a2d      	ldr	r2, [pc, #180]	; (80078e8 <TIM_Base_SetConfig+0x104>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d01b      	beq.n	800786e <TIM_Base_SetConfig+0x8a>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800783c:	d017      	beq.n	800786e <TIM_Base_SetConfig+0x8a>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a2a      	ldr	r2, [pc, #168]	; (80078ec <TIM_Base_SetConfig+0x108>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d013      	beq.n	800786e <TIM_Base_SetConfig+0x8a>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a29      	ldr	r2, [pc, #164]	; (80078f0 <TIM_Base_SetConfig+0x10c>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d00f      	beq.n	800786e <TIM_Base_SetConfig+0x8a>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a28      	ldr	r2, [pc, #160]	; (80078f4 <TIM_Base_SetConfig+0x110>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d00b      	beq.n	800786e <TIM_Base_SetConfig+0x8a>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a27      	ldr	r2, [pc, #156]	; (80078f8 <TIM_Base_SetConfig+0x114>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d007      	beq.n	800786e <TIM_Base_SetConfig+0x8a>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a26      	ldr	r2, [pc, #152]	; (80078fc <TIM_Base_SetConfig+0x118>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d003      	beq.n	800786e <TIM_Base_SetConfig+0x8a>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a25      	ldr	r2, [pc, #148]	; (8007900 <TIM_Base_SetConfig+0x11c>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d108      	bne.n	8007880 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	4313      	orrs	r3, r2
 800787e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	695b      	ldr	r3, [r3, #20]
 800788a:	4313      	orrs	r3, r2
 800788c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	689a      	ldr	r2, [r3, #8]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	4a10      	ldr	r2, [pc, #64]	; (80078e8 <TIM_Base_SetConfig+0x104>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d00f      	beq.n	80078cc <TIM_Base_SetConfig+0xe8>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a11      	ldr	r2, [pc, #68]	; (80078f4 <TIM_Base_SetConfig+0x110>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d00b      	beq.n	80078cc <TIM_Base_SetConfig+0xe8>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a10      	ldr	r2, [pc, #64]	; (80078f8 <TIM_Base_SetConfig+0x114>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d007      	beq.n	80078cc <TIM_Base_SetConfig+0xe8>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a0f      	ldr	r2, [pc, #60]	; (80078fc <TIM_Base_SetConfig+0x118>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d003      	beq.n	80078cc <TIM_Base_SetConfig+0xe8>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a0e      	ldr	r2, [pc, #56]	; (8007900 <TIM_Base_SetConfig+0x11c>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d103      	bne.n	80078d4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	691a      	ldr	r2, [r3, #16]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2201      	movs	r2, #1
 80078d8:	615a      	str	r2, [r3, #20]
}
 80078da:	bf00      	nop
 80078dc:	3714      	adds	r7, #20
 80078de:	46bd      	mov	sp, r7
 80078e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e4:	4770      	bx	lr
 80078e6:	bf00      	nop
 80078e8:	40012c00 	.word	0x40012c00
 80078ec:	40000400 	.word	0x40000400
 80078f0:	40000800 	.word	0x40000800
 80078f4:	40013400 	.word	0x40013400
 80078f8:	40014000 	.word	0x40014000
 80078fc:	40014400 	.word	0x40014400
 8007900:	40014800 	.word	0x40014800

08007904 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007904:	b480      	push	{r7}
 8007906:	b087      	sub	sp, #28
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6a1b      	ldr	r3, [r3, #32]
 8007912:	f023 0201 	bic.w	r2, r3, #1
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a1b      	ldr	r3, [r3, #32]
 800791e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	699b      	ldr	r3, [r3, #24]
 800792a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007932:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f023 0303 	bic.w	r3, r3, #3
 800793e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	4313      	orrs	r3, r2
 8007948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	f023 0302 	bic.w	r3, r3, #2
 8007950:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	4313      	orrs	r3, r2
 800795a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a2c      	ldr	r2, [pc, #176]	; (8007a10 <TIM_OC1_SetConfig+0x10c>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d00f      	beq.n	8007984 <TIM_OC1_SetConfig+0x80>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a2b      	ldr	r2, [pc, #172]	; (8007a14 <TIM_OC1_SetConfig+0x110>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d00b      	beq.n	8007984 <TIM_OC1_SetConfig+0x80>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a2a      	ldr	r2, [pc, #168]	; (8007a18 <TIM_OC1_SetConfig+0x114>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d007      	beq.n	8007984 <TIM_OC1_SetConfig+0x80>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a29      	ldr	r2, [pc, #164]	; (8007a1c <TIM_OC1_SetConfig+0x118>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d003      	beq.n	8007984 <TIM_OC1_SetConfig+0x80>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	4a28      	ldr	r2, [pc, #160]	; (8007a20 <TIM_OC1_SetConfig+0x11c>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d10c      	bne.n	800799e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007984:	697b      	ldr	r3, [r7, #20]
 8007986:	f023 0308 	bic.w	r3, r3, #8
 800798a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	4313      	orrs	r3, r2
 8007994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	f023 0304 	bic.w	r3, r3, #4
 800799c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4a1b      	ldr	r2, [pc, #108]	; (8007a10 <TIM_OC1_SetConfig+0x10c>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d00f      	beq.n	80079c6 <TIM_OC1_SetConfig+0xc2>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	4a1a      	ldr	r2, [pc, #104]	; (8007a14 <TIM_OC1_SetConfig+0x110>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d00b      	beq.n	80079c6 <TIM_OC1_SetConfig+0xc2>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	4a19      	ldr	r2, [pc, #100]	; (8007a18 <TIM_OC1_SetConfig+0x114>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d007      	beq.n	80079c6 <TIM_OC1_SetConfig+0xc2>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a18      	ldr	r2, [pc, #96]	; (8007a1c <TIM_OC1_SetConfig+0x118>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d003      	beq.n	80079c6 <TIM_OC1_SetConfig+0xc2>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a17      	ldr	r2, [pc, #92]	; (8007a20 <TIM_OC1_SetConfig+0x11c>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d111      	bne.n	80079ea <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	695b      	ldr	r3, [r3, #20]
 80079da:	693a      	ldr	r2, [r7, #16]
 80079dc:	4313      	orrs	r3, r2
 80079de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	699b      	ldr	r3, [r3, #24]
 80079e4:	693a      	ldr	r2, [r7, #16]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	693a      	ldr	r2, [r7, #16]
 80079ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	68fa      	ldr	r2, [r7, #12]
 80079f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	685a      	ldr	r2, [r3, #4]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	621a      	str	r2, [r3, #32]
}
 8007a04:	bf00      	nop
 8007a06:	371c      	adds	r7, #28
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr
 8007a10:	40012c00 	.word	0x40012c00
 8007a14:	40013400 	.word	0x40013400
 8007a18:	40014000 	.word	0x40014000
 8007a1c:	40014400 	.word	0x40014400
 8007a20:	40014800 	.word	0x40014800

08007a24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b087      	sub	sp, #28
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a1b      	ldr	r3, [r3, #32]
 8007a32:	f023 0210 	bic.w	r2, r3, #16
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	685b      	ldr	r3, [r3, #4]
 8007a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	021b      	lsls	r3, r3, #8
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	4313      	orrs	r3, r2
 8007a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a6c:	697b      	ldr	r3, [r7, #20]
 8007a6e:	f023 0320 	bic.w	r3, r3, #32
 8007a72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	011b      	lsls	r3, r3, #4
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	4a28      	ldr	r2, [pc, #160]	; (8007b24 <TIM_OC2_SetConfig+0x100>)
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d003      	beq.n	8007a90 <TIM_OC2_SetConfig+0x6c>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	4a27      	ldr	r2, [pc, #156]	; (8007b28 <TIM_OC2_SetConfig+0x104>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d10d      	bne.n	8007aac <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	011b      	lsls	r3, r3, #4
 8007a9e:	697a      	ldr	r2, [r7, #20]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007aaa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a1d      	ldr	r2, [pc, #116]	; (8007b24 <TIM_OC2_SetConfig+0x100>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d00f      	beq.n	8007ad4 <TIM_OC2_SetConfig+0xb0>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4a1c      	ldr	r2, [pc, #112]	; (8007b28 <TIM_OC2_SetConfig+0x104>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d00b      	beq.n	8007ad4 <TIM_OC2_SetConfig+0xb0>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	4a1b      	ldr	r2, [pc, #108]	; (8007b2c <TIM_OC2_SetConfig+0x108>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d007      	beq.n	8007ad4 <TIM_OC2_SetConfig+0xb0>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a1a      	ldr	r2, [pc, #104]	; (8007b30 <TIM_OC2_SetConfig+0x10c>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d003      	beq.n	8007ad4 <TIM_OC2_SetConfig+0xb0>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a19      	ldr	r2, [pc, #100]	; (8007b34 <TIM_OC2_SetConfig+0x110>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d113      	bne.n	8007afc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ada:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ae2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	695b      	ldr	r3, [r3, #20]
 8007ae8:	009b      	lsls	r3, r3, #2
 8007aea:	693a      	ldr	r2, [r7, #16]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	699b      	ldr	r3, [r3, #24]
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	693a      	ldr	r2, [r7, #16]
 8007b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	685a      	ldr	r2, [r3, #4]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	621a      	str	r2, [r3, #32]
}
 8007b16:	bf00      	nop
 8007b18:	371c      	adds	r7, #28
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	40012c00 	.word	0x40012c00
 8007b28:	40013400 	.word	0x40013400
 8007b2c:	40014000 	.word	0x40014000
 8007b30:	40014400 	.word	0x40014400
 8007b34:	40014800 	.word	0x40014800

08007b38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b087      	sub	sp, #28
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]
 8007b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a1b      	ldr	r3, [r3, #32]
 8007b46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6a1b      	ldr	r3, [r3, #32]
 8007b52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	69db      	ldr	r3, [r3, #28]
 8007b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f023 0303 	bic.w	r3, r3, #3
 8007b72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68fa      	ldr	r2, [r7, #12]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	021b      	lsls	r3, r3, #8
 8007b8c:	697a      	ldr	r2, [r7, #20]
 8007b8e:	4313      	orrs	r3, r2
 8007b90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a27      	ldr	r2, [pc, #156]	; (8007c34 <TIM_OC3_SetConfig+0xfc>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d003      	beq.n	8007ba2 <TIM_OC3_SetConfig+0x6a>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a26      	ldr	r2, [pc, #152]	; (8007c38 <TIM_OC3_SetConfig+0x100>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d10d      	bne.n	8007bbe <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ba8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	021b      	lsls	r3, r3, #8
 8007bb0:	697a      	ldr	r2, [r7, #20]
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007bbc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a1c      	ldr	r2, [pc, #112]	; (8007c34 <TIM_OC3_SetConfig+0xfc>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d00f      	beq.n	8007be6 <TIM_OC3_SetConfig+0xae>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	4a1b      	ldr	r2, [pc, #108]	; (8007c38 <TIM_OC3_SetConfig+0x100>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d00b      	beq.n	8007be6 <TIM_OC3_SetConfig+0xae>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a1a      	ldr	r2, [pc, #104]	; (8007c3c <TIM_OC3_SetConfig+0x104>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d007      	beq.n	8007be6 <TIM_OC3_SetConfig+0xae>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a19      	ldr	r2, [pc, #100]	; (8007c40 <TIM_OC3_SetConfig+0x108>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d003      	beq.n	8007be6 <TIM_OC3_SetConfig+0xae>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	4a18      	ldr	r2, [pc, #96]	; (8007c44 <TIM_OC3_SetConfig+0x10c>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d113      	bne.n	8007c0e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007bee:	693b      	ldr	r3, [r7, #16]
 8007bf0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bf4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	695b      	ldr	r3, [r3, #20]
 8007bfa:	011b      	lsls	r3, r3, #4
 8007bfc:	693a      	ldr	r2, [r7, #16]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	699b      	ldr	r3, [r3, #24]
 8007c06:	011b      	lsls	r3, r3, #4
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	685a      	ldr	r2, [r3, #4]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	697a      	ldr	r2, [r7, #20]
 8007c26:	621a      	str	r2, [r3, #32]
}
 8007c28:	bf00      	nop
 8007c2a:	371c      	adds	r7, #28
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr
 8007c34:	40012c00 	.word	0x40012c00
 8007c38:	40013400 	.word	0x40013400
 8007c3c:	40014000 	.word	0x40014000
 8007c40:	40014400 	.word	0x40014400
 8007c44:	40014800 	.word	0x40014800

08007c48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c48:	b480      	push	{r7}
 8007c4a:	b087      	sub	sp, #28
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	6a1b      	ldr	r3, [r3, #32]
 8007c56:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6a1b      	ldr	r3, [r3, #32]
 8007c62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	69db      	ldr	r3, [r3, #28]
 8007c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	021b      	lsls	r3, r3, #8
 8007c8a:	68fa      	ldr	r2, [r7, #12]
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c90:	697b      	ldr	r3, [r7, #20]
 8007c92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c96:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	031b      	lsls	r3, r3, #12
 8007c9e:	697a      	ldr	r2, [r7, #20]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	4a28      	ldr	r2, [pc, #160]	; (8007d48 <TIM_OC4_SetConfig+0x100>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d003      	beq.n	8007cb4 <TIM_OC4_SetConfig+0x6c>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	4a27      	ldr	r2, [pc, #156]	; (8007d4c <TIM_OC4_SetConfig+0x104>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d10d      	bne.n	8007cd0 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007cba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	68db      	ldr	r3, [r3, #12]
 8007cc0:	031b      	lsls	r3, r3, #12
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	4a1d      	ldr	r2, [pc, #116]	; (8007d48 <TIM_OC4_SetConfig+0x100>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d00f      	beq.n	8007cf8 <TIM_OC4_SetConfig+0xb0>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	4a1c      	ldr	r2, [pc, #112]	; (8007d4c <TIM_OC4_SetConfig+0x104>)
 8007cdc:	4293      	cmp	r3, r2
 8007cde:	d00b      	beq.n	8007cf8 <TIM_OC4_SetConfig+0xb0>
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	4a1b      	ldr	r2, [pc, #108]	; (8007d50 <TIM_OC4_SetConfig+0x108>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d007      	beq.n	8007cf8 <TIM_OC4_SetConfig+0xb0>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	4a1a      	ldr	r2, [pc, #104]	; (8007d54 <TIM_OC4_SetConfig+0x10c>)
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d003      	beq.n	8007cf8 <TIM_OC4_SetConfig+0xb0>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	4a19      	ldr	r2, [pc, #100]	; (8007d58 <TIM_OC4_SetConfig+0x110>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d113      	bne.n	8007d20 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007cfe:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007d06:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	695b      	ldr	r3, [r3, #20]
 8007d0c:	019b      	lsls	r3, r3, #6
 8007d0e:	693a      	ldr	r2, [r7, #16]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	019b      	lsls	r3, r3, #6
 8007d1a:	693a      	ldr	r2, [r7, #16]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	693a      	ldr	r2, [r7, #16]
 8007d24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	685a      	ldr	r2, [r3, #4]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	697a      	ldr	r2, [r7, #20]
 8007d38:	621a      	str	r2, [r3, #32]
}
 8007d3a:	bf00      	nop
 8007d3c:	371c      	adds	r7, #28
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	40012c00 	.word	0x40012c00
 8007d4c:	40013400 	.word	0x40013400
 8007d50:	40014000 	.word	0x40014000
 8007d54:	40014400 	.word	0x40014400
 8007d58:	40014800 	.word	0x40014800

08007d5c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b087      	sub	sp, #28
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6a1b      	ldr	r3, [r3, #32]
 8007d6a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6a1b      	ldr	r3, [r3, #32]
 8007d76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	685b      	ldr	r3, [r3, #4]
 8007d7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	68fa      	ldr	r2, [r7, #12]
 8007d96:	4313      	orrs	r3, r2
 8007d98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007d9a:	693b      	ldr	r3, [r7, #16]
 8007d9c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007da0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	041b      	lsls	r3, r3, #16
 8007da8:	693a      	ldr	r2, [r7, #16]
 8007daa:	4313      	orrs	r3, r2
 8007dac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a17      	ldr	r2, [pc, #92]	; (8007e10 <TIM_OC5_SetConfig+0xb4>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d00f      	beq.n	8007dd6 <TIM_OC5_SetConfig+0x7a>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a16      	ldr	r2, [pc, #88]	; (8007e14 <TIM_OC5_SetConfig+0xb8>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d00b      	beq.n	8007dd6 <TIM_OC5_SetConfig+0x7a>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	4a15      	ldr	r2, [pc, #84]	; (8007e18 <TIM_OC5_SetConfig+0xbc>)
 8007dc2:	4293      	cmp	r3, r2
 8007dc4:	d007      	beq.n	8007dd6 <TIM_OC5_SetConfig+0x7a>
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	4a14      	ldr	r2, [pc, #80]	; (8007e1c <TIM_OC5_SetConfig+0xc0>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d003      	beq.n	8007dd6 <TIM_OC5_SetConfig+0x7a>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a13      	ldr	r2, [pc, #76]	; (8007e20 <TIM_OC5_SetConfig+0xc4>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d109      	bne.n	8007dea <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ddc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	695b      	ldr	r3, [r3, #20]
 8007de2:	021b      	lsls	r3, r3, #8
 8007de4:	697a      	ldr	r2, [r7, #20]
 8007de6:	4313      	orrs	r3, r2
 8007de8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	697a      	ldr	r2, [r7, #20]
 8007dee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	685a      	ldr	r2, [r3, #4]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	693a      	ldr	r2, [r7, #16]
 8007e02:	621a      	str	r2, [r3, #32]
}
 8007e04:	bf00      	nop
 8007e06:	371c      	adds	r7, #28
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr
 8007e10:	40012c00 	.word	0x40012c00
 8007e14:	40013400 	.word	0x40013400
 8007e18:	40014000 	.word	0x40014000
 8007e1c:	40014400 	.word	0x40014400
 8007e20:	40014800 	.word	0x40014800

08007e24 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b087      	sub	sp, #28
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
 8007e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6a1b      	ldr	r3, [r3, #32]
 8007e32:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a1b      	ldr	r3, [r3, #32]
 8007e3e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	685b      	ldr	r3, [r3, #4]
 8007e44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	021b      	lsls	r3, r3, #8
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	4313      	orrs	r3, r2
 8007e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007e64:	693b      	ldr	r3, [r7, #16]
 8007e66:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007e6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	051b      	lsls	r3, r3, #20
 8007e72:	693a      	ldr	r2, [r7, #16]
 8007e74:	4313      	orrs	r3, r2
 8007e76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	4a18      	ldr	r2, [pc, #96]	; (8007edc <TIM_OC6_SetConfig+0xb8>)
 8007e7c:	4293      	cmp	r3, r2
 8007e7e:	d00f      	beq.n	8007ea0 <TIM_OC6_SetConfig+0x7c>
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	4a17      	ldr	r2, [pc, #92]	; (8007ee0 <TIM_OC6_SetConfig+0xbc>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d00b      	beq.n	8007ea0 <TIM_OC6_SetConfig+0x7c>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	4a16      	ldr	r2, [pc, #88]	; (8007ee4 <TIM_OC6_SetConfig+0xc0>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d007      	beq.n	8007ea0 <TIM_OC6_SetConfig+0x7c>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4a15      	ldr	r2, [pc, #84]	; (8007ee8 <TIM_OC6_SetConfig+0xc4>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d003      	beq.n	8007ea0 <TIM_OC6_SetConfig+0x7c>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a14      	ldr	r2, [pc, #80]	; (8007eec <TIM_OC6_SetConfig+0xc8>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d109      	bne.n	8007eb4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ea6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	695b      	ldr	r3, [r3, #20]
 8007eac:	029b      	lsls	r3, r3, #10
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	697a      	ldr	r2, [r7, #20]
 8007eb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	68fa      	ldr	r2, [r7, #12]
 8007ebe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	685a      	ldr	r2, [r3, #4]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	693a      	ldr	r2, [r7, #16]
 8007ecc:	621a      	str	r2, [r3, #32]
}
 8007ece:	bf00      	nop
 8007ed0:	371c      	adds	r7, #28
 8007ed2:	46bd      	mov	sp, r7
 8007ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed8:	4770      	bx	lr
 8007eda:	bf00      	nop
 8007edc:	40012c00 	.word	0x40012c00
 8007ee0:	40013400 	.word	0x40013400
 8007ee4:	40014000 	.word	0x40014000
 8007ee8:	40014400 	.word	0x40014400
 8007eec:	40014800 	.word	0x40014800

08007ef0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b087      	sub	sp, #28
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	f003 031f 	and.w	r3, r3, #31
 8007f02:	2201      	movs	r2, #1
 8007f04:	fa02 f303 	lsl.w	r3, r2, r3
 8007f08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6a1a      	ldr	r2, [r3, #32]
 8007f0e:	697b      	ldr	r3, [r7, #20]
 8007f10:	43db      	mvns	r3, r3
 8007f12:	401a      	ands	r2, r3
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6a1a      	ldr	r2, [r3, #32]
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	f003 031f 	and.w	r3, r3, #31
 8007f22:	6879      	ldr	r1, [r7, #4]
 8007f24:	fa01 f303 	lsl.w	r3, r1, r3
 8007f28:	431a      	orrs	r2, r3
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	621a      	str	r2, [r3, #32]
}
 8007f2e:	bf00      	nop
 8007f30:	371c      	adds	r7, #28
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr
	...

08007f3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b085      	sub	sp, #20
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d101      	bne.n	8007f54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f50:	2302      	movs	r3, #2
 8007f52:	e065      	b.n	8008020 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2201      	movs	r2, #1
 8007f58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2202      	movs	r2, #2
 8007f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	685b      	ldr	r3, [r3, #4]
 8007f6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4a2c      	ldr	r2, [pc, #176]	; (800802c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d004      	beq.n	8007f88 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	4a2b      	ldr	r2, [pc, #172]	; (8008030 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d108      	bne.n	8007f9a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007f8e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	68fa      	ldr	r2, [r7, #12]
 8007f96:	4313      	orrs	r3, r2
 8007f98:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007fa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fa4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	68fa      	ldr	r2, [r7, #12]
 8007fac:	4313      	orrs	r3, r2
 8007fae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a1b      	ldr	r2, [pc, #108]	; (800802c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d018      	beq.n	8007ff4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fca:	d013      	beq.n	8007ff4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a18      	ldr	r2, [pc, #96]	; (8008034 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d00e      	beq.n	8007ff4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a17      	ldr	r2, [pc, #92]	; (8008038 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d009      	beq.n	8007ff4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a12      	ldr	r2, [pc, #72]	; (8008030 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d004      	beq.n	8007ff4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a13      	ldr	r2, [pc, #76]	; (800803c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d10c      	bne.n	800800e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ffa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	68ba      	ldr	r2, [r7, #8]
 8008002:	4313      	orrs	r3, r2
 8008004:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	68ba      	ldr	r2, [r7, #8]
 800800c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2201      	movs	r2, #1
 8008012:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2200      	movs	r2, #0
 800801a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800801e:	2300      	movs	r3, #0
}
 8008020:	4618      	mov	r0, r3
 8008022:	3714      	adds	r7, #20
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr
 800802c:	40012c00 	.word	0x40012c00
 8008030:	40013400 	.word	0x40013400
 8008034:	40000400 	.word	0x40000400
 8008038:	40000800 	.word	0x40000800
 800803c:	40014000 	.word	0x40014000

08008040 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b082      	sub	sp, #8
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d101      	bne.n	8008052 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800804e:	2301      	movs	r3, #1
 8008050:	e042      	b.n	80080d8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008058:	2b00      	cmp	r3, #0
 800805a:	d106      	bne.n	800806a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f7fb f931 	bl	80032cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2224      	movs	r2, #36	; 0x24
 800806e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f022 0201 	bic.w	r2, r2, #1
 8008080:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 fad2 	bl	800862c <UART_SetConfig>
 8008088:	4603      	mov	r3, r0
 800808a:	2b01      	cmp	r3, #1
 800808c:	d101      	bne.n	8008092 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	e022      	b.n	80080d8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008096:	2b00      	cmp	r3, #0
 8008098:	d002      	beq.n	80080a0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800809a:	6878      	ldr	r0, [r7, #4]
 800809c:	f000 fd6e 	bl	8008b7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	685a      	ldr	r2, [r3, #4]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80080ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	689a      	ldr	r2, [r3, #8]
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80080be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f042 0201 	orr.w	r2, r2, #1
 80080ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f000 fdf5 	bl	8008cc0 <UART_CheckIdleState>
 80080d6:	4603      	mov	r3, r0
}
 80080d8:	4618      	mov	r0, r3
 80080da:	3708      	adds	r7, #8
 80080dc:	46bd      	mov	sp, r7
 80080de:	bd80      	pop	{r7, pc}

080080e0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	60b9      	str	r1, [r7, #8]
 80080ea:	4613      	mov	r3, r2
 80080ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080f4:	2b20      	cmp	r3, #32
 80080f6:	d168      	bne.n	80081ca <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d002      	beq.n	8008104 <HAL_UART_Transmit_DMA+0x24>
 80080fe:	88fb      	ldrh	r3, [r7, #6]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d101      	bne.n	8008108 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008104:	2301      	movs	r3, #1
 8008106:	e061      	b.n	80081cc <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800810e:	2b01      	cmp	r3, #1
 8008110:	d101      	bne.n	8008116 <HAL_UART_Transmit_DMA+0x36>
 8008112:	2302      	movs	r3, #2
 8008114:	e05a      	b.n	80081cc <HAL_UART_Transmit_DMA+0xec>
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2201      	movs	r2, #1
 800811a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pTxBuffPtr  = pData;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	68ba      	ldr	r2, [r7, #8]
 8008122:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	88fa      	ldrh	r2, [r7, #6]
 8008128:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	88fa      	ldrh	r2, [r7, #6]
 8008130:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2200      	movs	r2, #0
 8008138:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2221      	movs	r2, #33	; 0x21
 8008140:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    if (huart->hdmatx != NULL)
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008148:	2b00      	cmp	r3, #0
 800814a:	d02c      	beq.n	80081a6 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008150:	4a20      	ldr	r2, [pc, #128]	; (80081d4 <HAL_UART_Transmit_DMA+0xf4>)
 8008152:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008158:	4a1f      	ldr	r2, [pc, #124]	; (80081d8 <HAL_UART_Transmit_DMA+0xf8>)
 800815a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008160:	4a1e      	ldr	r2, [pc, #120]	; (80081dc <HAL_UART_Transmit_DMA+0xfc>)
 8008162:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008168:	2200      	movs	r2, #0
 800816a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008174:	4619      	mov	r1, r3
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	3328      	adds	r3, #40	; 0x28
 800817c:	461a      	mov	r2, r3
 800817e:	88fb      	ldrh	r3, [r7, #6]
 8008180:	f7fd fd0c 	bl	8005b9c <HAL_DMA_Start_IT>
 8008184:	4603      	mov	r3, r0
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00d      	beq.n	80081a6 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2210      	movs	r2, #16
 800818e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2200      	movs	r2, #0
 8008196:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2220      	movs	r2, #32
 800819e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	e012      	b.n	80081cc <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2240      	movs	r2, #64	; 0x40
 80081ac:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	689a      	ldr	r2, [r3, #8]
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80081c4:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80081c6:	2300      	movs	r3, #0
 80081c8:	e000      	b.n	80081cc <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 80081ca:	2302      	movs	r3, #2
  }
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3710      	adds	r7, #16
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}
 80081d4:	08008ed3 	.word	0x08008ed3
 80081d8:	08008f27 	.word	0x08008f27
 80081dc:	08008fc9 	.word	0x08008fc9

080081e0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b084      	sub	sp, #16
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	60f8      	str	r0, [r7, #12]
 80081e8:	60b9      	str	r1, [r7, #8]
 80081ea:	4613      	mov	r3, r2
 80081ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80081f4:	2b20      	cmp	r3, #32
 80081f6:	d170      	bne.n	80082da <HAL_UART_Receive_DMA+0xfa>
  {
    if ((pData == NULL) || (Size == 0U))
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d002      	beq.n	8008204 <HAL_UART_Receive_DMA+0x24>
 80081fe:	88fb      	ldrh	r3, [r7, #6]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d101      	bne.n	8008208 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008204:	2301      	movs	r3, #1
 8008206:	e069      	b.n	80082dc <HAL_UART_Receive_DMA+0xfc>
    }

    __HAL_LOCK(huart);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800820e:	2b01      	cmp	r3, #1
 8008210:	d101      	bne.n	8008216 <HAL_UART_Receive_DMA+0x36>
 8008212:	2302      	movs	r3, #2
 8008214:	e062      	b.n	80082dc <HAL_UART_Receive_DMA+0xfc>
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2201      	movs	r2, #1
 800821a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr = pData;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	68ba      	ldr	r2, [r7, #8]
 8008222:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize = Size;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	88fa      	ldrh	r2, [r7, #6]
 8008228:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2200      	movs	r2, #0
 8008230:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	2222      	movs	r2, #34	; 0x22
 8008238:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmarx != NULL)
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008240:	2b00      	cmp	r3, #0
 8008242:	d02c      	beq.n	800829e <HAL_UART_Receive_DMA+0xbe>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008248:	4a26      	ldr	r2, [pc, #152]	; (80082e4 <HAL_UART_Receive_DMA+0x104>)
 800824a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008250:	4a25      	ldr	r2, [pc, #148]	; (80082e8 <HAL_UART_Receive_DMA+0x108>)
 8008252:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008258:	4a24      	ldr	r2, [pc, #144]	; (80082ec <HAL_UART_Receive_DMA+0x10c>)
 800825a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008260:	2200      	movs	r2, #0
 8008262:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	3324      	adds	r3, #36	; 0x24
 800826e:	4619      	mov	r1, r3
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008274:	461a      	mov	r2, r3
 8008276:	88fb      	ldrh	r3, [r7, #6]
 8008278:	f7fd fc90 	bl	8005b9c <HAL_DMA_Start_IT>
 800827c:	4603      	mov	r3, r0
 800827e:	2b00      	cmp	r3, #0
 8008280:	d00d      	beq.n	800829e <HAL_UART_Receive_DMA+0xbe>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2210      	movs	r2, #16
 8008286:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2220      	movs	r2, #32
 8008296:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 800829a:	2301      	movs	r3, #1
 800829c:	e01e      	b.n	80082dc <HAL_UART_Receive_DMA+0xfc>
      }
    }
    __HAL_UNLOCK(huart);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80082b4:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689a      	ldr	r2, [r3, #8]
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f042 0201 	orr.w	r2, r2, #1
 80082c4:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	689a      	ldr	r2, [r3, #8]
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082d4:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80082d6:	2300      	movs	r3, #0
 80082d8:	e000      	b.n	80082dc <HAL_UART_Receive_DMA+0xfc>
  }
  else
  {
    return HAL_BUSY;
 80082da:	2302      	movs	r3, #2
  }
}
 80082dc:	4618      	mov	r0, r3
 80082de:	3710      	adds	r7, #16
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}
 80082e4:	08008f43 	.word	0x08008f43
 80082e8:	08008fad 	.word	0x08008fad
 80082ec:	08008fc9 	.word	0x08008fc9

080082f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b088      	sub	sp, #32
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	69db      	ldr	r3, [r3, #28]
 80082fe:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	689b      	ldr	r3, [r3, #8]
 800830e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008310:	69fa      	ldr	r2, [r7, #28]
 8008312:	f640 030f 	movw	r3, #2063	; 0x80f
 8008316:	4013      	ands	r3, r2
 8008318:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d118      	bne.n	8008352 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008320:	69fb      	ldr	r3, [r7, #28]
 8008322:	f003 0320 	and.w	r3, r3, #32
 8008326:	2b00      	cmp	r3, #0
 8008328:	d013      	beq.n	8008352 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800832a:	69bb      	ldr	r3, [r7, #24]
 800832c:	f003 0320 	and.w	r3, r3, #32
 8008330:	2b00      	cmp	r3, #0
 8008332:	d104      	bne.n	800833e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800833a:	2b00      	cmp	r3, #0
 800833c:	d009      	beq.n	8008352 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008342:	2b00      	cmp	r3, #0
 8008344:	f000 8145 	beq.w	80085d2 <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800834c:	6878      	ldr	r0, [r7, #4]
 800834e:	4798      	blx	r3
      }
      return;
 8008350:	e13f      	b.n	80085d2 <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008352:	693b      	ldr	r3, [r7, #16]
 8008354:	2b00      	cmp	r3, #0
 8008356:	f000 80e8 	beq.w	800852a <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800835a:	697a      	ldr	r2, [r7, #20]
 800835c:	4ba1      	ldr	r3, [pc, #644]	; (80085e4 <HAL_UART_IRQHandler+0x2f4>)
 800835e:	4013      	ands	r3, r2
 8008360:	2b00      	cmp	r3, #0
 8008362:	d105      	bne.n	8008370 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008364:	69ba      	ldr	r2, [r7, #24]
 8008366:	4ba0      	ldr	r3, [pc, #640]	; (80085e8 <HAL_UART_IRQHandler+0x2f8>)
 8008368:	4013      	ands	r3, r2
 800836a:	2b00      	cmp	r3, #0
 800836c:	f000 80dd 	beq.w	800852a <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008370:	69fb      	ldr	r3, [r7, #28]
 8008372:	f003 0301 	and.w	r3, r3, #1
 8008376:	2b00      	cmp	r3, #0
 8008378:	d010      	beq.n	800839c <HAL_UART_IRQHandler+0xac>
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008380:	2b00      	cmp	r3, #0
 8008382:	d00b      	beq.n	800839c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	2201      	movs	r2, #1
 800838a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008392:	f043 0201 	orr.w	r2, r3, #1
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800839c:	69fb      	ldr	r3, [r7, #28]
 800839e:	f003 0302 	and.w	r3, r3, #2
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d010      	beq.n	80083c8 <HAL_UART_IRQHandler+0xd8>
 80083a6:	697b      	ldr	r3, [r7, #20]
 80083a8:	f003 0301 	and.w	r3, r3, #1
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d00b      	beq.n	80083c8 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	2202      	movs	r2, #2
 80083b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083be:	f043 0204 	orr.w	r2, r3, #4
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	f003 0304 	and.w	r3, r3, #4
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d010      	beq.n	80083f4 <HAL_UART_IRQHandler+0x104>
 80083d2:	697b      	ldr	r3, [r7, #20]
 80083d4:	f003 0301 	and.w	r3, r3, #1
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d00b      	beq.n	80083f4 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	2204      	movs	r2, #4
 80083e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083ea:	f043 0202 	orr.w	r2, r3, #2
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	f003 0308 	and.w	r3, r3, #8
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d015      	beq.n	800842a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80083fe:	69bb      	ldr	r3, [r7, #24]
 8008400:	f003 0320 	and.w	r3, r3, #32
 8008404:	2b00      	cmp	r3, #0
 8008406:	d104      	bne.n	8008412 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008408:	697a      	ldr	r2, [r7, #20]
 800840a:	4b76      	ldr	r3, [pc, #472]	; (80085e4 <HAL_UART_IRQHandler+0x2f4>)
 800840c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00b      	beq.n	800842a <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	2208      	movs	r2, #8
 8008418:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008420:	f043 0208 	orr.w	r2, r3, #8
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800842a:	69fb      	ldr	r3, [r7, #28]
 800842c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008430:	2b00      	cmp	r3, #0
 8008432:	d011      	beq.n	8008458 <HAL_UART_IRQHandler+0x168>
 8008434:	69bb      	ldr	r3, [r7, #24]
 8008436:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800843a:	2b00      	cmp	r3, #0
 800843c:	d00c      	beq.n	8008458 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008446:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800844e:	f043 0220 	orr.w	r2, r3, #32
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800845e:	2b00      	cmp	r3, #0
 8008460:	f000 80b9 	beq.w	80085d6 <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008464:	69fb      	ldr	r3, [r7, #28]
 8008466:	f003 0320 	and.w	r3, r3, #32
 800846a:	2b00      	cmp	r3, #0
 800846c:	d011      	beq.n	8008492 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800846e:	69bb      	ldr	r3, [r7, #24]
 8008470:	f003 0320 	and.w	r3, r3, #32
 8008474:	2b00      	cmp	r3, #0
 8008476:	d104      	bne.n	8008482 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800847e:	2b00      	cmp	r3, #0
 8008480:	d007      	beq.n	8008492 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008486:	2b00      	cmp	r3, #0
 8008488:	d003      	beq.n	8008492 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008498:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084a4:	2b40      	cmp	r3, #64	; 0x40
 80084a6:	d004      	beq.n	80084b2 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d031      	beq.n	8008516 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f000 fcea 	bl	8008e8c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	689b      	ldr	r3, [r3, #8]
 80084be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084c2:	2b40      	cmp	r3, #64	; 0x40
 80084c4:	d123      	bne.n	800850e <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	689a      	ldr	r2, [r3, #8]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084d4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d013      	beq.n	8008506 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084e2:	4a42      	ldr	r2, [pc, #264]	; (80085ec <HAL_UART_IRQHandler+0x2fc>)
 80084e4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084ea:	4618      	mov	r0, r3
 80084ec:	f7fd fbd1 	bl	8005c92 <HAL_DMA_Abort_IT>
 80084f0:	4603      	mov	r3, r0
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d017      	beq.n	8008526 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80084fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8008500:	4610      	mov	r0, r2
 8008502:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008504:	e00f      	b.n	8008526 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 f886 	bl	8008618 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800850c:	e00b      	b.n	8008526 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f000 f882 	bl	8008618 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008514:	e007      	b.n	8008526 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f000 f87e 	bl	8008618 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8008524:	e057      	b.n	80085d6 <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008526:	bf00      	nop
    return;
 8008528:	e055      	b.n	80085d6 <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800852a:	69fb      	ldr	r3, [r7, #28]
 800852c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008530:	2b00      	cmp	r3, #0
 8008532:	d00d      	beq.n	8008550 <HAL_UART_IRQHandler+0x260>
 8008534:	697b      	ldr	r3, [r7, #20]
 8008536:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800853a:	2b00      	cmp	r3, #0
 800853c:	d008      	beq.n	8008550 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008546:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008548:	6878      	ldr	r0, [r7, #4]
 800854a:	f000 fdad 	bl	80090a8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800854e:	e045      	b.n	80085dc <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008550:	69fb      	ldr	r3, [r7, #28]
 8008552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008556:	2b00      	cmp	r3, #0
 8008558:	d012      	beq.n	8008580 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800855a:	69bb      	ldr	r3, [r7, #24]
 800855c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008560:	2b00      	cmp	r3, #0
 8008562:	d104      	bne.n	800856e <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800856a:	2b00      	cmp	r3, #0
 800856c:	d008      	beq.n	8008580 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008572:	2b00      	cmp	r3, #0
 8008574:	d031      	beq.n	80085da <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	4798      	blx	r3
    }
    return;
 800857e:	e02c      	b.n	80085da <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008580:	69fb      	ldr	r3, [r7, #28]
 8008582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008586:	2b00      	cmp	r3, #0
 8008588:	d008      	beq.n	800859c <HAL_UART_IRQHandler+0x2ac>
 800858a:	69bb      	ldr	r3, [r7, #24]
 800858c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008590:	2b00      	cmp	r3, #0
 8008592:	d003      	beq.n	800859c <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f000 fd6d 	bl	8009074 <UART_EndTransmit_IT>
    return;
 800859a:	e01f      	b.n	80085dc <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800859c:	69fb      	ldr	r3, [r7, #28]
 800859e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d008      	beq.n	80085b8 <HAL_UART_IRQHandler+0x2c8>
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d003      	beq.n	80085b8 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f000 fd8d 	bl	80090d0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80085b6:	e011      	b.n	80085dc <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d00c      	beq.n	80085dc <HAL_UART_IRQHandler+0x2ec>
 80085c2:	69bb      	ldr	r3, [r7, #24]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	da09      	bge.n	80085dc <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f000 fd77 	bl	80090bc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80085ce:	bf00      	nop
 80085d0:	e004      	b.n	80085dc <HAL_UART_IRQHandler+0x2ec>
      return;
 80085d2:	bf00      	nop
 80085d4:	e002      	b.n	80085dc <HAL_UART_IRQHandler+0x2ec>
    return;
 80085d6:	bf00      	nop
 80085d8:	e000      	b.n	80085dc <HAL_UART_IRQHandler+0x2ec>
    return;
 80085da:	bf00      	nop
  }
}
 80085dc:	3720      	adds	r7, #32
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}
 80085e2:	bf00      	nop
 80085e4:	10000001 	.word	0x10000001
 80085e8:	04000120 	.word	0x04000120
 80085ec:	08009049 	.word	0x08009049

080085f0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80085f0:	b480      	push	{r7}
 80085f2:	b083      	sub	sp, #12
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80085f8:	bf00      	nop
 80085fa:	370c      	adds	r7, #12
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr

08008604 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008604:	b480      	push	{r7}
 8008606:	b083      	sub	sp, #12
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800860c:	bf00      	nop
 800860e:	370c      	adds	r7, #12
 8008610:	46bd      	mov	sp, r7
 8008612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008616:	4770      	bx	lr

08008618 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008618:	b480      	push	{r7}
 800861a:	b083      	sub	sp, #12
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008620:	bf00      	nop
 8008622:	370c      	adds	r7, #12
 8008624:	46bd      	mov	sp, r7
 8008626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862a:	4770      	bx	lr

0800862c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800862c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8008630:	b088      	sub	sp, #32
 8008632:	af00      	add	r7, sp, #0
 8008634:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008636:	2300      	movs	r3, #0
 8008638:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	689a      	ldr	r2, [r3, #8]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	691b      	ldr	r3, [r3, #16]
 8008642:	431a      	orrs	r2, r3
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	695b      	ldr	r3, [r3, #20]
 8008648:	431a      	orrs	r2, r3
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	69db      	ldr	r3, [r3, #28]
 800864e:	4313      	orrs	r3, r2
 8008650:	61fb      	str	r3, [r7, #28]
  tmpreg |= (uint32_t)huart->FifoMode;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008656:	69fa      	ldr	r2, [r7, #28]
 8008658:	4313      	orrs	r3, r2
 800865a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	4bb0      	ldr	r3, [pc, #704]	; (8008924 <UART_SetConfig+0x2f8>)
 8008664:	4013      	ands	r3, r2
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	6812      	ldr	r2, [r2, #0]
 800866a:	69f9      	ldr	r1, [r7, #28]
 800866c:	430b      	orrs	r3, r1
 800866e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	68da      	ldr	r2, [r3, #12]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	430a      	orrs	r2, r1
 8008684:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	699b      	ldr	r3, [r3, #24]
 800868a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4aa5      	ldr	r2, [pc, #660]	; (8008928 <UART_SetConfig+0x2fc>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d004      	beq.n	80086a0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a1b      	ldr	r3, [r3, #32]
 800869a:	69fa      	ldr	r2, [r7, #28]
 800869c:	4313      	orrs	r3, r2
 800869e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80086aa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80086ae:	687a      	ldr	r2, [r7, #4]
 80086b0:	6812      	ldr	r2, [r2, #0]
 80086b2:	69f9      	ldr	r1, [r7, #28]
 80086b4:	430b      	orrs	r3, r1
 80086b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086be:	f023 010f 	bic.w	r1, r3, #15
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	430a      	orrs	r2, r1
 80086cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a96      	ldr	r2, [pc, #600]	; (800892c <UART_SetConfig+0x300>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d121      	bne.n	800871c <UART_SetConfig+0xf0>
 80086d8:	4b95      	ldr	r3, [pc, #596]	; (8008930 <UART_SetConfig+0x304>)
 80086da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086de:	f003 0303 	and.w	r3, r3, #3
 80086e2:	2b03      	cmp	r3, #3
 80086e4:	d816      	bhi.n	8008714 <UART_SetConfig+0xe8>
 80086e6:	a201      	add	r2, pc, #4	; (adr r2, 80086ec <UART_SetConfig+0xc0>)
 80086e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ec:	080086fd 	.word	0x080086fd
 80086f0:	08008709 	.word	0x08008709
 80086f4:	08008703 	.word	0x08008703
 80086f8:	0800870f 	.word	0x0800870f
 80086fc:	2301      	movs	r3, #1
 80086fe:	76fb      	strb	r3, [r7, #27]
 8008700:	e0be      	b.n	8008880 <UART_SetConfig+0x254>
 8008702:	2302      	movs	r3, #2
 8008704:	76fb      	strb	r3, [r7, #27]
 8008706:	e0bb      	b.n	8008880 <UART_SetConfig+0x254>
 8008708:	2304      	movs	r3, #4
 800870a:	76fb      	strb	r3, [r7, #27]
 800870c:	e0b8      	b.n	8008880 <UART_SetConfig+0x254>
 800870e:	2308      	movs	r3, #8
 8008710:	76fb      	strb	r3, [r7, #27]
 8008712:	e0b5      	b.n	8008880 <UART_SetConfig+0x254>
 8008714:	2310      	movs	r3, #16
 8008716:	76fb      	strb	r3, [r7, #27]
 8008718:	bf00      	nop
 800871a:	e0b1      	b.n	8008880 <UART_SetConfig+0x254>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	4a84      	ldr	r2, [pc, #528]	; (8008934 <UART_SetConfig+0x308>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d134      	bne.n	8008790 <UART_SetConfig+0x164>
 8008726:	4b82      	ldr	r3, [pc, #520]	; (8008930 <UART_SetConfig+0x304>)
 8008728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800872c:	f003 030c 	and.w	r3, r3, #12
 8008730:	2b0c      	cmp	r3, #12
 8008732:	d829      	bhi.n	8008788 <UART_SetConfig+0x15c>
 8008734:	a201      	add	r2, pc, #4	; (adr r2, 800873c <UART_SetConfig+0x110>)
 8008736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800873a:	bf00      	nop
 800873c:	08008771 	.word	0x08008771
 8008740:	08008789 	.word	0x08008789
 8008744:	08008789 	.word	0x08008789
 8008748:	08008789 	.word	0x08008789
 800874c:	0800877d 	.word	0x0800877d
 8008750:	08008789 	.word	0x08008789
 8008754:	08008789 	.word	0x08008789
 8008758:	08008789 	.word	0x08008789
 800875c:	08008777 	.word	0x08008777
 8008760:	08008789 	.word	0x08008789
 8008764:	08008789 	.word	0x08008789
 8008768:	08008789 	.word	0x08008789
 800876c:	08008783 	.word	0x08008783
 8008770:	2300      	movs	r3, #0
 8008772:	76fb      	strb	r3, [r7, #27]
 8008774:	e084      	b.n	8008880 <UART_SetConfig+0x254>
 8008776:	2302      	movs	r3, #2
 8008778:	76fb      	strb	r3, [r7, #27]
 800877a:	e081      	b.n	8008880 <UART_SetConfig+0x254>
 800877c:	2304      	movs	r3, #4
 800877e:	76fb      	strb	r3, [r7, #27]
 8008780:	e07e      	b.n	8008880 <UART_SetConfig+0x254>
 8008782:	2308      	movs	r3, #8
 8008784:	76fb      	strb	r3, [r7, #27]
 8008786:	e07b      	b.n	8008880 <UART_SetConfig+0x254>
 8008788:	2310      	movs	r3, #16
 800878a:	76fb      	strb	r3, [r7, #27]
 800878c:	bf00      	nop
 800878e:	e077      	b.n	8008880 <UART_SetConfig+0x254>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a68      	ldr	r2, [pc, #416]	; (8008938 <UART_SetConfig+0x30c>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d120      	bne.n	80087dc <UART_SetConfig+0x1b0>
 800879a:	4b65      	ldr	r3, [pc, #404]	; (8008930 <UART_SetConfig+0x304>)
 800879c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087a0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80087a4:	2b10      	cmp	r3, #16
 80087a6:	d00f      	beq.n	80087c8 <UART_SetConfig+0x19c>
 80087a8:	2b10      	cmp	r3, #16
 80087aa:	d802      	bhi.n	80087b2 <UART_SetConfig+0x186>
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d005      	beq.n	80087bc <UART_SetConfig+0x190>
 80087b0:	e010      	b.n	80087d4 <UART_SetConfig+0x1a8>
 80087b2:	2b20      	cmp	r3, #32
 80087b4:	d005      	beq.n	80087c2 <UART_SetConfig+0x196>
 80087b6:	2b30      	cmp	r3, #48	; 0x30
 80087b8:	d009      	beq.n	80087ce <UART_SetConfig+0x1a2>
 80087ba:	e00b      	b.n	80087d4 <UART_SetConfig+0x1a8>
 80087bc:	2300      	movs	r3, #0
 80087be:	76fb      	strb	r3, [r7, #27]
 80087c0:	e05e      	b.n	8008880 <UART_SetConfig+0x254>
 80087c2:	2302      	movs	r3, #2
 80087c4:	76fb      	strb	r3, [r7, #27]
 80087c6:	e05b      	b.n	8008880 <UART_SetConfig+0x254>
 80087c8:	2304      	movs	r3, #4
 80087ca:	76fb      	strb	r3, [r7, #27]
 80087cc:	e058      	b.n	8008880 <UART_SetConfig+0x254>
 80087ce:	2308      	movs	r3, #8
 80087d0:	76fb      	strb	r3, [r7, #27]
 80087d2:	e055      	b.n	8008880 <UART_SetConfig+0x254>
 80087d4:	2310      	movs	r3, #16
 80087d6:	76fb      	strb	r3, [r7, #27]
 80087d8:	bf00      	nop
 80087da:	e051      	b.n	8008880 <UART_SetConfig+0x254>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a56      	ldr	r2, [pc, #344]	; (800893c <UART_SetConfig+0x310>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d120      	bne.n	8008828 <UART_SetConfig+0x1fc>
 80087e6:	4b52      	ldr	r3, [pc, #328]	; (8008930 <UART_SetConfig+0x304>)
 80087e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087ec:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80087f0:	2b40      	cmp	r3, #64	; 0x40
 80087f2:	d00f      	beq.n	8008814 <UART_SetConfig+0x1e8>
 80087f4:	2b40      	cmp	r3, #64	; 0x40
 80087f6:	d802      	bhi.n	80087fe <UART_SetConfig+0x1d2>
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d005      	beq.n	8008808 <UART_SetConfig+0x1dc>
 80087fc:	e010      	b.n	8008820 <UART_SetConfig+0x1f4>
 80087fe:	2b80      	cmp	r3, #128	; 0x80
 8008800:	d005      	beq.n	800880e <UART_SetConfig+0x1e2>
 8008802:	2bc0      	cmp	r3, #192	; 0xc0
 8008804:	d009      	beq.n	800881a <UART_SetConfig+0x1ee>
 8008806:	e00b      	b.n	8008820 <UART_SetConfig+0x1f4>
 8008808:	2300      	movs	r3, #0
 800880a:	76fb      	strb	r3, [r7, #27]
 800880c:	e038      	b.n	8008880 <UART_SetConfig+0x254>
 800880e:	2302      	movs	r3, #2
 8008810:	76fb      	strb	r3, [r7, #27]
 8008812:	e035      	b.n	8008880 <UART_SetConfig+0x254>
 8008814:	2304      	movs	r3, #4
 8008816:	76fb      	strb	r3, [r7, #27]
 8008818:	e032      	b.n	8008880 <UART_SetConfig+0x254>
 800881a:	2308      	movs	r3, #8
 800881c:	76fb      	strb	r3, [r7, #27]
 800881e:	e02f      	b.n	8008880 <UART_SetConfig+0x254>
 8008820:	2310      	movs	r3, #16
 8008822:	76fb      	strb	r3, [r7, #27]
 8008824:	bf00      	nop
 8008826:	e02b      	b.n	8008880 <UART_SetConfig+0x254>
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	4a3e      	ldr	r2, [pc, #248]	; (8008928 <UART_SetConfig+0x2fc>)
 800882e:	4293      	cmp	r3, r2
 8008830:	d124      	bne.n	800887c <UART_SetConfig+0x250>
 8008832:	4b3f      	ldr	r3, [pc, #252]	; (8008930 <UART_SetConfig+0x304>)
 8008834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008838:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800883c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008840:	d012      	beq.n	8008868 <UART_SetConfig+0x23c>
 8008842:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008846:	d802      	bhi.n	800884e <UART_SetConfig+0x222>
 8008848:	2b00      	cmp	r3, #0
 800884a:	d007      	beq.n	800885c <UART_SetConfig+0x230>
 800884c:	e012      	b.n	8008874 <UART_SetConfig+0x248>
 800884e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008852:	d006      	beq.n	8008862 <UART_SetConfig+0x236>
 8008854:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008858:	d009      	beq.n	800886e <UART_SetConfig+0x242>
 800885a:	e00b      	b.n	8008874 <UART_SetConfig+0x248>
 800885c:	2300      	movs	r3, #0
 800885e:	76fb      	strb	r3, [r7, #27]
 8008860:	e00e      	b.n	8008880 <UART_SetConfig+0x254>
 8008862:	2302      	movs	r3, #2
 8008864:	76fb      	strb	r3, [r7, #27]
 8008866:	e00b      	b.n	8008880 <UART_SetConfig+0x254>
 8008868:	2304      	movs	r3, #4
 800886a:	76fb      	strb	r3, [r7, #27]
 800886c:	e008      	b.n	8008880 <UART_SetConfig+0x254>
 800886e:	2308      	movs	r3, #8
 8008870:	76fb      	strb	r3, [r7, #27]
 8008872:	e005      	b.n	8008880 <UART_SetConfig+0x254>
 8008874:	2310      	movs	r3, #16
 8008876:	76fb      	strb	r3, [r7, #27]
 8008878:	bf00      	nop
 800887a:	e001      	b.n	8008880 <UART_SetConfig+0x254>
 800887c:	2310      	movs	r3, #16
 800887e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4a28      	ldr	r2, [pc, #160]	; (8008928 <UART_SetConfig+0x2fc>)
 8008886:	4293      	cmp	r3, r2
 8008888:	f040 80a1 	bne.w	80089ce <UART_SetConfig+0x3a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800888c:	7efb      	ldrb	r3, [r7, #27]
 800888e:	2b08      	cmp	r3, #8
 8008890:	d823      	bhi.n	80088da <UART_SetConfig+0x2ae>
 8008892:	a201      	add	r2, pc, #4	; (adr r2, 8008898 <UART_SetConfig+0x26c>)
 8008894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008898:	080088bd 	.word	0x080088bd
 800889c:	080088db 	.word	0x080088db
 80088a0:	080088c5 	.word	0x080088c5
 80088a4:	080088db 	.word	0x080088db
 80088a8:	080088cb 	.word	0x080088cb
 80088ac:	080088db 	.word	0x080088db
 80088b0:	080088db 	.word	0x080088db
 80088b4:	080088db 	.word	0x080088db
 80088b8:	080088d3 	.word	0x080088d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088bc:	f7fe fac8 	bl	8006e50 <HAL_RCC_GetPCLK1Freq>
 80088c0:	6178      	str	r0, [r7, #20]
        break;
 80088c2:	e00f      	b.n	80088e4 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088c4:	4b1e      	ldr	r3, [pc, #120]	; (8008940 <UART_SetConfig+0x314>)
 80088c6:	617b      	str	r3, [r7, #20]
        break;
 80088c8:	e00c      	b.n	80088e4 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088ca:	f7fe fa53 	bl	8006d74 <HAL_RCC_GetSysClockFreq>
 80088ce:	6178      	str	r0, [r7, #20]
        break;
 80088d0:	e008      	b.n	80088e4 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088d6:	617b      	str	r3, [r7, #20]
        break;
 80088d8:	e004      	b.n	80088e4 <UART_SetConfig+0x2b8>
      default:
        pclk = 0U;
 80088da:	2300      	movs	r3, #0
 80088dc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80088de:	2301      	movs	r3, #1
 80088e0:	76bb      	strb	r3, [r7, #26]
        break;
 80088e2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	f000 8130 	beq.w	8008b4c <UART_SetConfig+0x520>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088f0:	4a14      	ldr	r2, [pc, #80]	; (8008944 <UART_SetConfig+0x318>)
 80088f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088f6:	461a      	mov	r2, r3
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	fbb3 f3f2 	udiv	r3, r3, r2
 80088fe:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	685a      	ldr	r2, [r3, #4]
 8008904:	4613      	mov	r3, r2
 8008906:	005b      	lsls	r3, r3, #1
 8008908:	4413      	add	r3, r2
 800890a:	68ba      	ldr	r2, [r7, #8]
 800890c:	429a      	cmp	r2, r3
 800890e:	d305      	bcc.n	800891c <UART_SetConfig+0x2f0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008916:	68ba      	ldr	r2, [r7, #8]
 8008918:	429a      	cmp	r2, r3
 800891a:	d915      	bls.n	8008948 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	76bb      	strb	r3, [r7, #26]
 8008920:	e114      	b.n	8008b4c <UART_SetConfig+0x520>
 8008922:	bf00      	nop
 8008924:	cfff69f3 	.word	0xcfff69f3
 8008928:	40008000 	.word	0x40008000
 800892c:	40013800 	.word	0x40013800
 8008930:	40021000 	.word	0x40021000
 8008934:	40004400 	.word	0x40004400
 8008938:	40004800 	.word	0x40004800
 800893c:	40004c00 	.word	0x40004c00
 8008940:	00f42400 	.word	0x00f42400
 8008944:	08009a24 	.word	0x08009a24
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	4618      	mov	r0, r3
 800894c:	f04f 0100 	mov.w	r1, #0
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008954:	4a87      	ldr	r2, [pc, #540]	; (8008b74 <UART_SetConfig+0x548>)
 8008956:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800895a:	b29b      	uxth	r3, r3
 800895c:	f04f 0400 	mov.w	r4, #0
 8008960:	461a      	mov	r2, r3
 8008962:	4623      	mov	r3, r4
 8008964:	f7f7 fc6a 	bl	800023c <__aeabi_uldivmod>
 8008968:	4603      	mov	r3, r0
 800896a:	460c      	mov	r4, r1
 800896c:	4619      	mov	r1, r3
 800896e:	4622      	mov	r2, r4
 8008970:	f04f 0300 	mov.w	r3, #0
 8008974:	f04f 0400 	mov.w	r4, #0
 8008978:	0214      	lsls	r4, r2, #8
 800897a:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800897e:	020b      	lsls	r3, r1, #8
 8008980:	687a      	ldr	r2, [r7, #4]
 8008982:	6852      	ldr	r2, [r2, #4]
 8008984:	0852      	lsrs	r2, r2, #1
 8008986:	4611      	mov	r1, r2
 8008988:	f04f 0200 	mov.w	r2, #0
 800898c:	eb13 0b01 	adds.w	fp, r3, r1
 8008990:	eb44 0c02 	adc.w	ip, r4, r2
 8008994:	4658      	mov	r0, fp
 8008996:	4661      	mov	r1, ip
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	f04f 0400 	mov.w	r4, #0
 80089a0:	461a      	mov	r2, r3
 80089a2:	4623      	mov	r3, r4
 80089a4:	f7f7 fc4a 	bl	800023c <__aeabi_uldivmod>
 80089a8:	4603      	mov	r3, r0
 80089aa:	460c      	mov	r4, r1
 80089ac:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80089ae:	693b      	ldr	r3, [r7, #16]
 80089b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80089b4:	d308      	bcc.n	80089c8 <UART_SetConfig+0x39c>
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80089bc:	d204      	bcs.n	80089c8 <UART_SetConfig+0x39c>
        {
          huart->Instance->BRR = usartdiv;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	693a      	ldr	r2, [r7, #16]
 80089c4:	60da      	str	r2, [r3, #12]
 80089c6:	e0c1      	b.n	8008b4c <UART_SetConfig+0x520>
        }
        else
        {
          ret = HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	76bb      	strb	r3, [r7, #26]
 80089cc:	e0be      	b.n	8008b4c <UART_SetConfig+0x520>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	69db      	ldr	r3, [r3, #28]
 80089d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089d6:	d164      	bne.n	8008aa2 <UART_SetConfig+0x476>
  {
    switch (clocksource)
 80089d8:	7efb      	ldrb	r3, [r7, #27]
 80089da:	2b08      	cmp	r3, #8
 80089dc:	d827      	bhi.n	8008a2e <UART_SetConfig+0x402>
 80089de:	a201      	add	r2, pc, #4	; (adr r2, 80089e4 <UART_SetConfig+0x3b8>)
 80089e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089e4:	08008a09 	.word	0x08008a09
 80089e8:	08008a11 	.word	0x08008a11
 80089ec:	08008a19 	.word	0x08008a19
 80089f0:	08008a2f 	.word	0x08008a2f
 80089f4:	08008a1f 	.word	0x08008a1f
 80089f8:	08008a2f 	.word	0x08008a2f
 80089fc:	08008a2f 	.word	0x08008a2f
 8008a00:	08008a2f 	.word	0x08008a2f
 8008a04:	08008a27 	.word	0x08008a27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a08:	f7fe fa22 	bl	8006e50 <HAL_RCC_GetPCLK1Freq>
 8008a0c:	6178      	str	r0, [r7, #20]
        break;
 8008a0e:	e013      	b.n	8008a38 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a10:	f7fe fa34 	bl	8006e7c <HAL_RCC_GetPCLK2Freq>
 8008a14:	6178      	str	r0, [r7, #20]
        break;
 8008a16:	e00f      	b.n	8008a38 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a18:	4b57      	ldr	r3, [pc, #348]	; (8008b78 <UART_SetConfig+0x54c>)
 8008a1a:	617b      	str	r3, [r7, #20]
        break;
 8008a1c:	e00c      	b.n	8008a38 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a1e:	f7fe f9a9 	bl	8006d74 <HAL_RCC_GetSysClockFreq>
 8008a22:	6178      	str	r0, [r7, #20]
        break;
 8008a24:	e008      	b.n	8008a38 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a26:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008a2a:	617b      	str	r3, [r7, #20]
        break;
 8008a2c:	e004      	b.n	8008a38 <UART_SetConfig+0x40c>
      default:
        pclk = 0U;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008a32:	2301      	movs	r3, #1
 8008a34:	76bb      	strb	r3, [r7, #26]
        break;
 8008a36:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	f000 8086 	beq.w	8008b4c <UART_SetConfig+0x520>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a44:	4a4b      	ldr	r2, [pc, #300]	; (8008b74 <UART_SetConfig+0x548>)
 8008a46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a4a:	461a      	mov	r2, r3
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a52:	005a      	lsls	r2, r3, #1
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	685b      	ldr	r3, [r3, #4]
 8008a58:	085b      	lsrs	r3, r3, #1
 8008a5a:	441a      	add	r2, r3
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	2b0f      	cmp	r3, #15
 8008a6c:	d916      	bls.n	8008a9c <UART_SetConfig+0x470>
 8008a6e:	693b      	ldr	r3, [r7, #16]
 8008a70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a74:	d212      	bcs.n	8008a9c <UART_SetConfig+0x470>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a76:	693b      	ldr	r3, [r7, #16]
 8008a78:	b29b      	uxth	r3, r3
 8008a7a:	f023 030f 	bic.w	r3, r3, #15
 8008a7e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	085b      	lsrs	r3, r3, #1
 8008a84:	b29b      	uxth	r3, r3
 8008a86:	f003 0307 	and.w	r3, r3, #7
 8008a8a:	b29a      	uxth	r2, r3
 8008a8c:	89fb      	ldrh	r3, [r7, #14]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	89fa      	ldrh	r2, [r7, #14]
 8008a98:	60da      	str	r2, [r3, #12]
 8008a9a:	e057      	b.n	8008b4c <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	76bb      	strb	r3, [r7, #26]
 8008aa0:	e054      	b.n	8008b4c <UART_SetConfig+0x520>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008aa2:	7efb      	ldrb	r3, [r7, #27]
 8008aa4:	2b08      	cmp	r3, #8
 8008aa6:	d828      	bhi.n	8008afa <UART_SetConfig+0x4ce>
 8008aa8:	a201      	add	r2, pc, #4	; (adr r2, 8008ab0 <UART_SetConfig+0x484>)
 8008aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008aae:	bf00      	nop
 8008ab0:	08008ad5 	.word	0x08008ad5
 8008ab4:	08008add 	.word	0x08008add
 8008ab8:	08008ae5 	.word	0x08008ae5
 8008abc:	08008afb 	.word	0x08008afb
 8008ac0:	08008aeb 	.word	0x08008aeb
 8008ac4:	08008afb 	.word	0x08008afb
 8008ac8:	08008afb 	.word	0x08008afb
 8008acc:	08008afb 	.word	0x08008afb
 8008ad0:	08008af3 	.word	0x08008af3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008ad4:	f7fe f9bc 	bl	8006e50 <HAL_RCC_GetPCLK1Freq>
 8008ad8:	6178      	str	r0, [r7, #20]
        break;
 8008ada:	e013      	b.n	8008b04 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008adc:	f7fe f9ce 	bl	8006e7c <HAL_RCC_GetPCLK2Freq>
 8008ae0:	6178      	str	r0, [r7, #20]
        break;
 8008ae2:	e00f      	b.n	8008b04 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008ae4:	4b24      	ldr	r3, [pc, #144]	; (8008b78 <UART_SetConfig+0x54c>)
 8008ae6:	617b      	str	r3, [r7, #20]
        break;
 8008ae8:	e00c      	b.n	8008b04 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008aea:	f7fe f943 	bl	8006d74 <HAL_RCC_GetSysClockFreq>
 8008aee:	6178      	str	r0, [r7, #20]
        break;
 8008af0:	e008      	b.n	8008b04 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008af2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008af6:	617b      	str	r3, [r7, #20]
        break;
 8008af8:	e004      	b.n	8008b04 <UART_SetConfig+0x4d8>
      default:
        pclk = 0U;
 8008afa:	2300      	movs	r3, #0
 8008afc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008afe:	2301      	movs	r3, #1
 8008b00:	76bb      	strb	r3, [r7, #26]
        break;
 8008b02:	bf00      	nop
    }

    if (pclk != 0U)
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d020      	beq.n	8008b4c <UART_SetConfig+0x520>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b0e:	4a19      	ldr	r2, [pc, #100]	; (8008b74 <UART_SetConfig+0x548>)
 8008b10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b14:	461a      	mov	r2, r3
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	fbb3 f2f2 	udiv	r2, r3, r2
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	685b      	ldr	r3, [r3, #4]
 8008b20:	085b      	lsrs	r3, r3, #1
 8008b22:	441a      	add	r2, r3
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b2c:	b29b      	uxth	r3, r3
 8008b2e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	2b0f      	cmp	r3, #15
 8008b34:	d908      	bls.n	8008b48 <UART_SetConfig+0x51c>
 8008b36:	693b      	ldr	r3, [r7, #16]
 8008b38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b3c:	d204      	bcs.n	8008b48 <UART_SetConfig+0x51c>
      {
        huart->Instance->BRR = usartdiv;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	693a      	ldr	r2, [r7, #16]
 8008b44:	60da      	str	r2, [r3, #12]
 8008b46:	e001      	b.n	8008b4c <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8008b68:	7ebb      	ldrb	r3, [r7, #26]
}
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	3720      	adds	r7, #32
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8008b74:	08009a24 	.word	0x08009a24
 8008b78:	00f42400 	.word	0x00f42400

08008b7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b88:	f003 0301 	and.w	r3, r3, #1
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00a      	beq.n	8008ba6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	685b      	ldr	r3, [r3, #4]
 8008b96:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	430a      	orrs	r2, r1
 8008ba4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008baa:	f003 0302 	and.w	r3, r3, #2
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d00a      	beq.n	8008bc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	430a      	orrs	r2, r1
 8008bc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bcc:	f003 0304 	and.w	r3, r3, #4
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00a      	beq.n	8008bea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	430a      	orrs	r2, r1
 8008be8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bee:	f003 0308 	and.w	r3, r3, #8
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d00a      	beq.n	8008c0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	430a      	orrs	r2, r1
 8008c0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c10:	f003 0310 	and.w	r3, r3, #16
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d00a      	beq.n	8008c2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	430a      	orrs	r2, r1
 8008c2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c32:	f003 0320 	and.w	r3, r3, #32
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d00a      	beq.n	8008c50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	430a      	orrs	r2, r1
 8008c4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d01a      	beq.n	8008c92 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	685b      	ldr	r3, [r3, #4]
 8008c62:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	430a      	orrs	r2, r1
 8008c70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c7a:	d10a      	bne.n	8008c92 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	430a      	orrs	r2, r1
 8008c90:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d00a      	beq.n	8008cb4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	685b      	ldr	r3, [r3, #4]
 8008ca4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	430a      	orrs	r2, r1
 8008cb2:	605a      	str	r2, [r3, #4]
  }
}
 8008cb4:	bf00      	nop
 8008cb6:	370c      	adds	r7, #12
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cbe:	4770      	bx	lr

08008cc0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b086      	sub	sp, #24
 8008cc4:	af02      	add	r7, sp, #8
 8008cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008cd0:	f7fa fd06 	bl	80036e0 <HAL_GetTick>
 8008cd4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f003 0308 	and.w	r3, r3, #8
 8008ce0:	2b08      	cmp	r3, #8
 8008ce2:	d10e      	bne.n	8008d02 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008ce4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ce8:	9300      	str	r3, [sp, #0]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	2200      	movs	r2, #0
 8008cee:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 f82c 	bl	8008d50 <UART_WaitOnFlagUntilTimeout>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d001      	beq.n	8008d02 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cfe:	2303      	movs	r3, #3
 8008d00:	e022      	b.n	8008d48 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f003 0304 	and.w	r3, r3, #4
 8008d0c:	2b04      	cmp	r3, #4
 8008d0e:	d10e      	bne.n	8008d2e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008d14:	9300      	str	r3, [sp, #0]
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	2200      	movs	r2, #0
 8008d1a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 f816 	bl	8008d50 <UART_WaitOnFlagUntilTimeout>
 8008d24:	4603      	mov	r3, r0
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d001      	beq.n	8008d2e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d2a:	2303      	movs	r3, #3
 8008d2c:	e00c      	b.n	8008d48 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2220      	movs	r2, #32
 8008d32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2220      	movs	r2, #32
 8008d3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008d46:	2300      	movs	r3, #0
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3710      	adds	r7, #16
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}

08008d50 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	60f8      	str	r0, [r7, #12]
 8008d58:	60b9      	str	r1, [r7, #8]
 8008d5a:	603b      	str	r3, [r7, #0]
 8008d5c:	4613      	mov	r3, r2
 8008d5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d60:	e062      	b.n	8008e28 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d62:	69bb      	ldr	r3, [r7, #24]
 8008d64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d68:	d05e      	beq.n	8008e28 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d6a:	f7fa fcb9 	bl	80036e0 <HAL_GetTick>
 8008d6e:	4602      	mov	r2, r0
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	1ad3      	subs	r3, r2, r3
 8008d74:	69ba      	ldr	r2, [r7, #24]
 8008d76:	429a      	cmp	r2, r3
 8008d78:	d302      	bcc.n	8008d80 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d7a:	69bb      	ldr	r3, [r7, #24]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d11d      	bne.n	8008dbc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	681a      	ldr	r2, [r3, #0]
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d8e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	689a      	ldr	r2, [r3, #8]
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f022 0201 	bic.w	r2, r2, #1
 8008d9e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	2220      	movs	r2, #32
 8008da4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	2220      	movs	r2, #32
 8008dac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2200      	movs	r2, #0
 8008db4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8008db8:	2303      	movs	r3, #3
 8008dba:	e045      	b.n	8008e48 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f003 0304 	and.w	r3, r3, #4
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d02e      	beq.n	8008e28 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	69db      	ldr	r3, [r3, #28]
 8008dd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008dd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008dd8:	d126      	bne.n	8008e28 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008de2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008df2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	689a      	ldr	r2, [r3, #8]
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f022 0201 	bic.w	r2, r2, #1
 8008e02:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2220      	movs	r2, #32
 8008e08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2220      	movs	r2, #32
 8008e10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2220      	movs	r2, #32
 8008e18:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8008e24:	2303      	movs	r3, #3
 8008e26:	e00f      	b.n	8008e48 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	69da      	ldr	r2, [r3, #28]
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	4013      	ands	r3, r2
 8008e32:	68ba      	ldr	r2, [r7, #8]
 8008e34:	429a      	cmp	r2, r3
 8008e36:	bf0c      	ite	eq
 8008e38:	2301      	moveq	r3, #1
 8008e3a:	2300      	movne	r3, #0
 8008e3c:	b2db      	uxtb	r3, r3
 8008e3e:	461a      	mov	r2, r3
 8008e40:	79fb      	ldrb	r3, [r7, #7]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d08d      	beq.n	8008d62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e46:	2300      	movs	r3, #0
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	3710      	adds	r7, #16
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008e66:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	689a      	ldr	r2, [r3, #8]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8008e76:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2220      	movs	r2, #32
 8008e7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8008e80:	bf00      	nop
 8008e82:	370c      	adds	r7, #12
 8008e84:	46bd      	mov	sp, r7
 8008e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8a:	4770      	bx	lr

08008e8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b083      	sub	sp, #12
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	681a      	ldr	r2, [r3, #0]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008ea2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	687a      	ldr	r2, [r7, #4]
 8008eac:	6812      	ldr	r2, [r2, #0]
 8008eae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008eb2:	f023 0301 	bic.w	r3, r3, #1
 8008eb6:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2220      	movs	r2, #32
 8008ebc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8008ec6:	bf00      	nop
 8008ec8:	370c      	adds	r7, #12
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr

08008ed2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008ed2:	b580      	push	{r7, lr}
 8008ed4:	b084      	sub	sp, #16
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ede:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f003 0320 	and.w	r3, r3, #32
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d114      	bne.n	8008f18 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	689a      	ldr	r2, [r3, #8]
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f04:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f14:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008f16:	e002      	b.n	8008f1e <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f7f9 fa5f 	bl	80023dc <HAL_UART_TxCpltCallback>
}
 8008f1e:	bf00      	nop
 8008f20:	3710      	adds	r7, #16
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}

08008f26 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f26:	b580      	push	{r7, lr}
 8008f28:	b084      	sub	sp, #16
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f32:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008f34:	68f8      	ldr	r0, [r7, #12]
 8008f36:	f7ff fb5b 	bl	80085f0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f3a:	bf00      	nop
 8008f3c:	3710      	adds	r7, #16
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}

08008f42 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008f42:	b580      	push	{r7, lr}
 8008f44:	b084      	sub	sp, #16
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f4e:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 0320 	and.w	r3, r3, #32
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d11f      	bne.n	8008f9e <UART_DMAReceiveCplt+0x5c>
  {
    huart->RxXferCount = 0U;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2200      	movs	r2, #0
 8008f62:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f74:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	689a      	ldr	r2, [r3, #8]
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	f022 0201 	bic.w	r2, r2, #1
 8008f84:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	689a      	ldr	r2, [r3, #8]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f94:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2220      	movs	r2, #32
 8008f9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008f9e:	68f8      	ldr	r0, [r7, #12]
 8008fa0:	f7f9 fa2e 	bl	8002400 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fa4:	bf00      	nop
 8008fa6:	3710      	adds	r7, #16
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}

08008fac <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b084      	sub	sp, #16
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fb8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008fba:	68f8      	ldr	r0, [r7, #12]
 8008fbc:	f7ff fb22 	bl	8008604 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fc0:	bf00      	nop
 8008fc2:	3710      	adds	r7, #16
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b086      	sub	sp, #24
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fd4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008fdc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008fe4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ff0:	2b80      	cmp	r3, #128	; 0x80
 8008ff2:	d109      	bne.n	8009008 <UART_DMAError+0x40>
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	2b21      	cmp	r3, #33	; 0x21
 8008ff8:	d106      	bne.n	8009008 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8009002:	6978      	ldr	r0, [r7, #20]
 8009004:	f7ff ff24 	bl	8008e50 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009012:	2b40      	cmp	r3, #64	; 0x40
 8009014:	d109      	bne.n	800902a <UART_DMAError+0x62>
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2b22      	cmp	r3, #34	; 0x22
 800901a:	d106      	bne.n	800902a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800901c:	697b      	ldr	r3, [r7, #20]
 800901e:	2200      	movs	r2, #0
 8009020:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8009024:	6978      	ldr	r0, [r7, #20]
 8009026:	f7ff ff31 	bl	8008e8c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009030:	f043 0210 	orr.w	r2, r3, #16
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800903a:	6978      	ldr	r0, [r7, #20]
 800903c:	f7ff faec 	bl	8008618 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009040:	bf00      	nop
 8009042:	3718      	adds	r7, #24
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009054:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	2200      	movs	r2, #0
 800905a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2200      	movs	r2, #0
 8009062:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009066:	68f8      	ldr	r0, [r7, #12]
 8009068:	f7ff fad6 	bl	8008618 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800906c:	bf00      	nop
 800906e:	3710      	adds	r7, #16
 8009070:	46bd      	mov	sp, r7
 8009072:	bd80      	pop	{r7, pc}

08009074 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	681a      	ldr	r2, [r3, #0]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800908a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2220      	movs	r2, #32
 8009090:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2200      	movs	r2, #0
 8009098:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f7f9 f99e 	bl	80023dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090a0:	bf00      	nop
 80090a2:	3708      	adds	r7, #8
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}

080090a8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80090a8:	b480      	push	{r7}
 80090aa:	b083      	sub	sp, #12
 80090ac:	af00      	add	r7, sp, #0
 80090ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80090b0:	bf00      	nop
 80090b2:	370c      	adds	r7, #12
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr

080090bc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80090bc:	b480      	push	{r7}
 80090be:	b083      	sub	sp, #12
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80090c4:	bf00      	nop
 80090c6:	370c      	adds	r7, #12
 80090c8:	46bd      	mov	sp, r7
 80090ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ce:	4770      	bx	lr

080090d0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80090d0:	b480      	push	{r7}
 80090d2:	b083      	sub	sp, #12
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80090d8:	bf00      	nop
 80090da:	370c      	adds	r7, #12
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b085      	sub	sp, #20
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80090f2:	2b01      	cmp	r3, #1
 80090f4:	d101      	bne.n	80090fa <HAL_UARTEx_DisableFifoMode+0x16>
 80090f6:	2302      	movs	r3, #2
 80090f8:	e027      	b.n	800914a <HAL_UARTEx_DisableFifoMode+0x66>
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	2201      	movs	r2, #1
 80090fe:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2224      	movs	r2, #36	; 0x24
 8009106:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	681a      	ldr	r2, [r3, #0]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f022 0201 	bic.w	r2, r2, #1
 8009120:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009128:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	68fa      	ldr	r2, [r7, #12]
 8009136:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2220      	movs	r2, #32
 800913c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2200      	movs	r2, #0
 8009144:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009148:	2300      	movs	r3, #0
}
 800914a:	4618      	mov	r0, r3
 800914c:	3714      	adds	r7, #20
 800914e:	46bd      	mov	sp, r7
 8009150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009154:	4770      	bx	lr

08009156 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009156:	b580      	push	{r7, lr}
 8009158:	b084      	sub	sp, #16
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
 800915e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009166:	2b01      	cmp	r3, #1
 8009168:	d101      	bne.n	800916e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800916a:	2302      	movs	r3, #2
 800916c:	e02d      	b.n	80091ca <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2201      	movs	r2, #1
 8009172:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2224      	movs	r2, #36	; 0x24
 800917a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f022 0201 	bic.w	r2, r2, #1
 8009194:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	689b      	ldr	r3, [r3, #8]
 800919c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	683a      	ldr	r2, [r7, #0]
 80091a6:	430a      	orrs	r2, r1
 80091a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	f000 f850 	bl	8009250 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	68fa      	ldr	r2, [r7, #12]
 80091b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2220      	movs	r2, #32
 80091bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2200      	movs	r2, #0
 80091c4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3710      	adds	r7, #16
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80091d2:	b580      	push	{r7, lr}
 80091d4:	b084      	sub	sp, #16
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
 80091da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d101      	bne.n	80091ea <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80091e6:	2302      	movs	r3, #2
 80091e8:	e02d      	b.n	8009246 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	2201      	movs	r2, #1
 80091ee:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2224      	movs	r2, #36	; 0x24
 80091f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	681a      	ldr	r2, [r3, #0]
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f022 0201 	bic.w	r2, r2, #1
 8009210:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	683a      	ldr	r2, [r7, #0]
 8009222:	430a      	orrs	r2, r1
 8009224:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 f812 	bl	8009250 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	68fa      	ldr	r2, [r7, #12]
 8009232:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2220      	movs	r2, #32
 8009238:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	2200      	movs	r2, #0
 8009240:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009244:	2300      	movs	r3, #0
}
 8009246:	4618      	mov	r0, r3
 8009248:	3710      	adds	r7, #16
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}
	...

08009250 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009250:	b480      	push	{r7}
 8009252:	b089      	sub	sp, #36	; 0x24
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009258:	4a2f      	ldr	r2, [pc, #188]	; (8009318 <UARTEx_SetNbDataToProcess+0xc8>)
 800925a:	f107 0314 	add.w	r3, r7, #20
 800925e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009262:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009266:	4a2d      	ldr	r2, [pc, #180]	; (800931c <UARTEx_SetNbDataToProcess+0xcc>)
 8009268:	f107 030c 	add.w	r3, r7, #12
 800926c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009270:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009278:	2b00      	cmp	r3, #0
 800927a:	d108      	bne.n	800928e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2201      	movs	r2, #1
 8009288:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800928c:	e03d      	b.n	800930a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800928e:	2308      	movs	r3, #8
 8009290:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009292:	2308      	movs	r3, #8
 8009294:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	689b      	ldr	r3, [r3, #8]
 800929c:	0e5b      	lsrs	r3, r3, #25
 800929e:	b2db      	uxtb	r3, r3
 80092a0:	f003 0307 	and.w	r3, r3, #7
 80092a4:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	0f5b      	lsrs	r3, r3, #29
 80092ae:	b2db      	uxtb	r3, r3
 80092b0:	f003 0307 	and.w	r3, r3, #7
 80092b4:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80092b6:	7fbb      	ldrb	r3, [r7, #30]
 80092b8:	7f3a      	ldrb	r2, [r7, #28]
 80092ba:	f107 0120 	add.w	r1, r7, #32
 80092be:	440a      	add	r2, r1
 80092c0:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80092c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80092c8:	7f3a      	ldrb	r2, [r7, #28]
 80092ca:	f107 0120 	add.w	r1, r7, #32
 80092ce:	440a      	add	r2, r1
 80092d0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80092d4:	fb93 f3f2 	sdiv	r3, r3, r2
 80092d8:	b29a      	uxth	r2, r3
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80092e0:	7ffb      	ldrb	r3, [r7, #31]
 80092e2:	7f7a      	ldrb	r2, [r7, #29]
 80092e4:	f107 0120 	add.w	r1, r7, #32
 80092e8:	440a      	add	r2, r1
 80092ea:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80092ee:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80092f2:	7f7a      	ldrb	r2, [r7, #29]
 80092f4:	f107 0120 	add.w	r1, r7, #32
 80092f8:	440a      	add	r2, r1
 80092fa:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80092fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8009302:	b29a      	uxth	r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800930a:	bf00      	nop
 800930c:	3724      	adds	r7, #36	; 0x24
 800930e:	46bd      	mov	sp, r7
 8009310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009314:	4770      	bx	lr
 8009316:	bf00      	nop
 8009318:	080098b0 	.word	0x080098b0
 800931c:	080098b8 	.word	0x080098b8

08009320 <__cxa_pure_virtual>:
 8009320:	b508      	push	{r3, lr}
 8009322:	f000 f80d 	bl	8009340 <_ZSt9terminatev>

08009326 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8009326:	b508      	push	{r3, lr}
 8009328:	4780      	blx	r0
 800932a:	f000 f80e 	bl	800934a <abort>
	...

08009330 <_ZSt13get_terminatev>:
 8009330:	4b02      	ldr	r3, [pc, #8]	; (800933c <_ZSt13get_terminatev+0xc>)
 8009332:	6818      	ldr	r0, [r3, #0]
 8009334:	f3bf 8f5b 	dmb	ish
 8009338:	4770      	bx	lr
 800933a:	bf00      	nop
 800933c:	20000024 	.word	0x20000024

08009340 <_ZSt9terminatev>:
 8009340:	b508      	push	{r3, lr}
 8009342:	f7ff fff5 	bl	8009330 <_ZSt13get_terminatev>
 8009346:	f7ff ffee 	bl	8009326 <_ZN10__cxxabiv111__terminateEPFvvE>

0800934a <abort>:
 800934a:	b508      	push	{r3, lr}
 800934c:	2006      	movs	r0, #6
 800934e:	f000 f871 	bl	8009434 <raise>
 8009352:	2001      	movs	r0, #1
 8009354:	f7fa f8e0 	bl	8003518 <_exit>

08009358 <__errno>:
 8009358:	4b01      	ldr	r3, [pc, #4]	; (8009360 <__errno+0x8>)
 800935a:	6818      	ldr	r0, [r3, #0]
 800935c:	4770      	bx	lr
 800935e:	bf00      	nop
 8009360:	20000028 	.word	0x20000028

08009364 <__libc_init_array>:
 8009364:	b570      	push	{r4, r5, r6, lr}
 8009366:	4e0d      	ldr	r6, [pc, #52]	; (800939c <__libc_init_array+0x38>)
 8009368:	4c0d      	ldr	r4, [pc, #52]	; (80093a0 <__libc_init_array+0x3c>)
 800936a:	1ba4      	subs	r4, r4, r6
 800936c:	10a4      	asrs	r4, r4, #2
 800936e:	2500      	movs	r5, #0
 8009370:	42a5      	cmp	r5, r4
 8009372:	d109      	bne.n	8009388 <__libc_init_array+0x24>
 8009374:	4e0b      	ldr	r6, [pc, #44]	; (80093a4 <__libc_init_array+0x40>)
 8009376:	4c0c      	ldr	r4, [pc, #48]	; (80093a8 <__libc_init_array+0x44>)
 8009378:	f000 f960 	bl	800963c <_init>
 800937c:	1ba4      	subs	r4, r4, r6
 800937e:	10a4      	asrs	r4, r4, #2
 8009380:	2500      	movs	r5, #0
 8009382:	42a5      	cmp	r5, r4
 8009384:	d105      	bne.n	8009392 <__libc_init_array+0x2e>
 8009386:	bd70      	pop	{r4, r5, r6, pc}
 8009388:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800938c:	4798      	blx	r3
 800938e:	3501      	adds	r5, #1
 8009390:	e7ee      	b.n	8009370 <__libc_init_array+0xc>
 8009392:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009396:	4798      	blx	r3
 8009398:	3501      	adds	r5, #1
 800939a:	e7f2      	b.n	8009382 <__libc_init_array+0x1e>
 800939c:	08009a44 	.word	0x08009a44
 80093a0:	08009a44 	.word	0x08009a44
 80093a4:	08009a44 	.word	0x08009a44
 80093a8:	08009a4c 	.word	0x08009a4c

080093ac <memcpy>:
 80093ac:	b510      	push	{r4, lr}
 80093ae:	1e43      	subs	r3, r0, #1
 80093b0:	440a      	add	r2, r1
 80093b2:	4291      	cmp	r1, r2
 80093b4:	d100      	bne.n	80093b8 <memcpy+0xc>
 80093b6:	bd10      	pop	{r4, pc}
 80093b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093c0:	e7f7      	b.n	80093b2 <memcpy+0x6>

080093c2 <memset>:
 80093c2:	4402      	add	r2, r0
 80093c4:	4603      	mov	r3, r0
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d100      	bne.n	80093cc <memset+0xa>
 80093ca:	4770      	bx	lr
 80093cc:	f803 1b01 	strb.w	r1, [r3], #1
 80093d0:	e7f9      	b.n	80093c6 <memset+0x4>
	...

080093d4 <realloc>:
 80093d4:	4b02      	ldr	r3, [pc, #8]	; (80093e0 <realloc+0xc>)
 80093d6:	460a      	mov	r2, r1
 80093d8:	4601      	mov	r1, r0
 80093da:	6818      	ldr	r0, [r3, #0]
 80093dc:	f000 b8a0 	b.w	8009520 <_realloc_r>
 80093e0:	20000028 	.word	0x20000028

080093e4 <_raise_r>:
 80093e4:	291f      	cmp	r1, #31
 80093e6:	b538      	push	{r3, r4, r5, lr}
 80093e8:	4604      	mov	r4, r0
 80093ea:	460d      	mov	r5, r1
 80093ec:	d904      	bls.n	80093f8 <_raise_r+0x14>
 80093ee:	2316      	movs	r3, #22
 80093f0:	6003      	str	r3, [r0, #0]
 80093f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80093f6:	bd38      	pop	{r3, r4, r5, pc}
 80093f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80093fa:	b112      	cbz	r2, 8009402 <_raise_r+0x1e>
 80093fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009400:	b94b      	cbnz	r3, 8009416 <_raise_r+0x32>
 8009402:	4620      	mov	r0, r4
 8009404:	f000 f830 	bl	8009468 <_getpid_r>
 8009408:	462a      	mov	r2, r5
 800940a:	4601      	mov	r1, r0
 800940c:	4620      	mov	r0, r4
 800940e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009412:	f000 b817 	b.w	8009444 <_kill_r>
 8009416:	2b01      	cmp	r3, #1
 8009418:	d00a      	beq.n	8009430 <_raise_r+0x4c>
 800941a:	1c59      	adds	r1, r3, #1
 800941c:	d103      	bne.n	8009426 <_raise_r+0x42>
 800941e:	2316      	movs	r3, #22
 8009420:	6003      	str	r3, [r0, #0]
 8009422:	2001      	movs	r0, #1
 8009424:	e7e7      	b.n	80093f6 <_raise_r+0x12>
 8009426:	2400      	movs	r4, #0
 8009428:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800942c:	4628      	mov	r0, r5
 800942e:	4798      	blx	r3
 8009430:	2000      	movs	r0, #0
 8009432:	e7e0      	b.n	80093f6 <_raise_r+0x12>

08009434 <raise>:
 8009434:	4b02      	ldr	r3, [pc, #8]	; (8009440 <raise+0xc>)
 8009436:	4601      	mov	r1, r0
 8009438:	6818      	ldr	r0, [r3, #0]
 800943a:	f7ff bfd3 	b.w	80093e4 <_raise_r>
 800943e:	bf00      	nop
 8009440:	20000028 	.word	0x20000028

08009444 <_kill_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	4c07      	ldr	r4, [pc, #28]	; (8009464 <_kill_r+0x20>)
 8009448:	2300      	movs	r3, #0
 800944a:	4605      	mov	r5, r0
 800944c:	4608      	mov	r0, r1
 800944e:	4611      	mov	r1, r2
 8009450:	6023      	str	r3, [r4, #0]
 8009452:	f7fa f851 	bl	80034f8 <_kill>
 8009456:	1c43      	adds	r3, r0, #1
 8009458:	d102      	bne.n	8009460 <_kill_r+0x1c>
 800945a:	6823      	ldr	r3, [r4, #0]
 800945c:	b103      	cbz	r3, 8009460 <_kill_r+0x1c>
 800945e:	602b      	str	r3, [r5, #0]
 8009460:	bd38      	pop	{r3, r4, r5, pc}
 8009462:	bf00      	nop
 8009464:	20000c94 	.word	0x20000c94

08009468 <_getpid_r>:
 8009468:	f7fa b83e 	b.w	80034e8 <_getpid>

0800946c <_malloc_r>:
 800946c:	b570      	push	{r4, r5, r6, lr}
 800946e:	1ccd      	adds	r5, r1, #3
 8009470:	f025 0503 	bic.w	r5, r5, #3
 8009474:	3508      	adds	r5, #8
 8009476:	2d0c      	cmp	r5, #12
 8009478:	bf38      	it	cc
 800947a:	250c      	movcc	r5, #12
 800947c:	2d00      	cmp	r5, #0
 800947e:	4606      	mov	r6, r0
 8009480:	db01      	blt.n	8009486 <_malloc_r+0x1a>
 8009482:	42a9      	cmp	r1, r5
 8009484:	d903      	bls.n	800948e <_malloc_r+0x22>
 8009486:	230c      	movs	r3, #12
 8009488:	6033      	str	r3, [r6, #0]
 800948a:	2000      	movs	r0, #0
 800948c:	bd70      	pop	{r4, r5, r6, pc}
 800948e:	f000 f87d 	bl	800958c <__malloc_lock>
 8009492:	4a21      	ldr	r2, [pc, #132]	; (8009518 <_malloc_r+0xac>)
 8009494:	6814      	ldr	r4, [r2, #0]
 8009496:	4621      	mov	r1, r4
 8009498:	b991      	cbnz	r1, 80094c0 <_malloc_r+0x54>
 800949a:	4c20      	ldr	r4, [pc, #128]	; (800951c <_malloc_r+0xb0>)
 800949c:	6823      	ldr	r3, [r4, #0]
 800949e:	b91b      	cbnz	r3, 80094a8 <_malloc_r+0x3c>
 80094a0:	4630      	mov	r0, r6
 80094a2:	f000 f863 	bl	800956c <_sbrk_r>
 80094a6:	6020      	str	r0, [r4, #0]
 80094a8:	4629      	mov	r1, r5
 80094aa:	4630      	mov	r0, r6
 80094ac:	f000 f85e 	bl	800956c <_sbrk_r>
 80094b0:	1c43      	adds	r3, r0, #1
 80094b2:	d124      	bne.n	80094fe <_malloc_r+0x92>
 80094b4:	230c      	movs	r3, #12
 80094b6:	6033      	str	r3, [r6, #0]
 80094b8:	4630      	mov	r0, r6
 80094ba:	f000 f868 	bl	800958e <__malloc_unlock>
 80094be:	e7e4      	b.n	800948a <_malloc_r+0x1e>
 80094c0:	680b      	ldr	r3, [r1, #0]
 80094c2:	1b5b      	subs	r3, r3, r5
 80094c4:	d418      	bmi.n	80094f8 <_malloc_r+0x8c>
 80094c6:	2b0b      	cmp	r3, #11
 80094c8:	d90f      	bls.n	80094ea <_malloc_r+0x7e>
 80094ca:	600b      	str	r3, [r1, #0]
 80094cc:	50cd      	str	r5, [r1, r3]
 80094ce:	18cc      	adds	r4, r1, r3
 80094d0:	4630      	mov	r0, r6
 80094d2:	f000 f85c 	bl	800958e <__malloc_unlock>
 80094d6:	f104 000b 	add.w	r0, r4, #11
 80094da:	1d23      	adds	r3, r4, #4
 80094dc:	f020 0007 	bic.w	r0, r0, #7
 80094e0:	1ac3      	subs	r3, r0, r3
 80094e2:	d0d3      	beq.n	800948c <_malloc_r+0x20>
 80094e4:	425a      	negs	r2, r3
 80094e6:	50e2      	str	r2, [r4, r3]
 80094e8:	e7d0      	b.n	800948c <_malloc_r+0x20>
 80094ea:	428c      	cmp	r4, r1
 80094ec:	684b      	ldr	r3, [r1, #4]
 80094ee:	bf16      	itet	ne
 80094f0:	6063      	strne	r3, [r4, #4]
 80094f2:	6013      	streq	r3, [r2, #0]
 80094f4:	460c      	movne	r4, r1
 80094f6:	e7eb      	b.n	80094d0 <_malloc_r+0x64>
 80094f8:	460c      	mov	r4, r1
 80094fa:	6849      	ldr	r1, [r1, #4]
 80094fc:	e7cc      	b.n	8009498 <_malloc_r+0x2c>
 80094fe:	1cc4      	adds	r4, r0, #3
 8009500:	f024 0403 	bic.w	r4, r4, #3
 8009504:	42a0      	cmp	r0, r4
 8009506:	d005      	beq.n	8009514 <_malloc_r+0xa8>
 8009508:	1a21      	subs	r1, r4, r0
 800950a:	4630      	mov	r0, r6
 800950c:	f000 f82e 	bl	800956c <_sbrk_r>
 8009510:	3001      	adds	r0, #1
 8009512:	d0cf      	beq.n	80094b4 <_malloc_r+0x48>
 8009514:	6025      	str	r5, [r4, #0]
 8009516:	e7db      	b.n	80094d0 <_malloc_r+0x64>
 8009518:	20000c88 	.word	0x20000c88
 800951c:	20000c8c 	.word	0x20000c8c

08009520 <_realloc_r>:
 8009520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009522:	4607      	mov	r7, r0
 8009524:	4614      	mov	r4, r2
 8009526:	460e      	mov	r6, r1
 8009528:	b921      	cbnz	r1, 8009534 <_realloc_r+0x14>
 800952a:	4611      	mov	r1, r2
 800952c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009530:	f7ff bf9c 	b.w	800946c <_malloc_r>
 8009534:	b922      	cbnz	r2, 8009540 <_realloc_r+0x20>
 8009536:	f000 f82b 	bl	8009590 <_free_r>
 800953a:	4625      	mov	r5, r4
 800953c:	4628      	mov	r0, r5
 800953e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009540:	f000 f874 	bl	800962c <_malloc_usable_size_r>
 8009544:	42a0      	cmp	r0, r4
 8009546:	d20f      	bcs.n	8009568 <_realloc_r+0x48>
 8009548:	4621      	mov	r1, r4
 800954a:	4638      	mov	r0, r7
 800954c:	f7ff ff8e 	bl	800946c <_malloc_r>
 8009550:	4605      	mov	r5, r0
 8009552:	2800      	cmp	r0, #0
 8009554:	d0f2      	beq.n	800953c <_realloc_r+0x1c>
 8009556:	4631      	mov	r1, r6
 8009558:	4622      	mov	r2, r4
 800955a:	f7ff ff27 	bl	80093ac <memcpy>
 800955e:	4631      	mov	r1, r6
 8009560:	4638      	mov	r0, r7
 8009562:	f000 f815 	bl	8009590 <_free_r>
 8009566:	e7e9      	b.n	800953c <_realloc_r+0x1c>
 8009568:	4635      	mov	r5, r6
 800956a:	e7e7      	b.n	800953c <_realloc_r+0x1c>

0800956c <_sbrk_r>:
 800956c:	b538      	push	{r3, r4, r5, lr}
 800956e:	4c06      	ldr	r4, [pc, #24]	; (8009588 <_sbrk_r+0x1c>)
 8009570:	2300      	movs	r3, #0
 8009572:	4605      	mov	r5, r0
 8009574:	4608      	mov	r0, r1
 8009576:	6023      	str	r3, [r4, #0]
 8009578:	f7f9 ffd8 	bl	800352c <_sbrk>
 800957c:	1c43      	adds	r3, r0, #1
 800957e:	d102      	bne.n	8009586 <_sbrk_r+0x1a>
 8009580:	6823      	ldr	r3, [r4, #0]
 8009582:	b103      	cbz	r3, 8009586 <_sbrk_r+0x1a>
 8009584:	602b      	str	r3, [r5, #0]
 8009586:	bd38      	pop	{r3, r4, r5, pc}
 8009588:	20000c94 	.word	0x20000c94

0800958c <__malloc_lock>:
 800958c:	4770      	bx	lr

0800958e <__malloc_unlock>:
 800958e:	4770      	bx	lr

08009590 <_free_r>:
 8009590:	b538      	push	{r3, r4, r5, lr}
 8009592:	4605      	mov	r5, r0
 8009594:	2900      	cmp	r1, #0
 8009596:	d045      	beq.n	8009624 <_free_r+0x94>
 8009598:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800959c:	1f0c      	subs	r4, r1, #4
 800959e:	2b00      	cmp	r3, #0
 80095a0:	bfb8      	it	lt
 80095a2:	18e4      	addlt	r4, r4, r3
 80095a4:	f7ff fff2 	bl	800958c <__malloc_lock>
 80095a8:	4a1f      	ldr	r2, [pc, #124]	; (8009628 <_free_r+0x98>)
 80095aa:	6813      	ldr	r3, [r2, #0]
 80095ac:	4610      	mov	r0, r2
 80095ae:	b933      	cbnz	r3, 80095be <_free_r+0x2e>
 80095b0:	6063      	str	r3, [r4, #4]
 80095b2:	6014      	str	r4, [r2, #0]
 80095b4:	4628      	mov	r0, r5
 80095b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095ba:	f7ff bfe8 	b.w	800958e <__malloc_unlock>
 80095be:	42a3      	cmp	r3, r4
 80095c0:	d90c      	bls.n	80095dc <_free_r+0x4c>
 80095c2:	6821      	ldr	r1, [r4, #0]
 80095c4:	1862      	adds	r2, r4, r1
 80095c6:	4293      	cmp	r3, r2
 80095c8:	bf04      	itt	eq
 80095ca:	681a      	ldreq	r2, [r3, #0]
 80095cc:	685b      	ldreq	r3, [r3, #4]
 80095ce:	6063      	str	r3, [r4, #4]
 80095d0:	bf04      	itt	eq
 80095d2:	1852      	addeq	r2, r2, r1
 80095d4:	6022      	streq	r2, [r4, #0]
 80095d6:	6004      	str	r4, [r0, #0]
 80095d8:	e7ec      	b.n	80095b4 <_free_r+0x24>
 80095da:	4613      	mov	r3, r2
 80095dc:	685a      	ldr	r2, [r3, #4]
 80095de:	b10a      	cbz	r2, 80095e4 <_free_r+0x54>
 80095e0:	42a2      	cmp	r2, r4
 80095e2:	d9fa      	bls.n	80095da <_free_r+0x4a>
 80095e4:	6819      	ldr	r1, [r3, #0]
 80095e6:	1858      	adds	r0, r3, r1
 80095e8:	42a0      	cmp	r0, r4
 80095ea:	d10b      	bne.n	8009604 <_free_r+0x74>
 80095ec:	6820      	ldr	r0, [r4, #0]
 80095ee:	4401      	add	r1, r0
 80095f0:	1858      	adds	r0, r3, r1
 80095f2:	4282      	cmp	r2, r0
 80095f4:	6019      	str	r1, [r3, #0]
 80095f6:	d1dd      	bne.n	80095b4 <_free_r+0x24>
 80095f8:	6810      	ldr	r0, [r2, #0]
 80095fa:	6852      	ldr	r2, [r2, #4]
 80095fc:	605a      	str	r2, [r3, #4]
 80095fe:	4401      	add	r1, r0
 8009600:	6019      	str	r1, [r3, #0]
 8009602:	e7d7      	b.n	80095b4 <_free_r+0x24>
 8009604:	d902      	bls.n	800960c <_free_r+0x7c>
 8009606:	230c      	movs	r3, #12
 8009608:	602b      	str	r3, [r5, #0]
 800960a:	e7d3      	b.n	80095b4 <_free_r+0x24>
 800960c:	6820      	ldr	r0, [r4, #0]
 800960e:	1821      	adds	r1, r4, r0
 8009610:	428a      	cmp	r2, r1
 8009612:	bf04      	itt	eq
 8009614:	6811      	ldreq	r1, [r2, #0]
 8009616:	6852      	ldreq	r2, [r2, #4]
 8009618:	6062      	str	r2, [r4, #4]
 800961a:	bf04      	itt	eq
 800961c:	1809      	addeq	r1, r1, r0
 800961e:	6021      	streq	r1, [r4, #0]
 8009620:	605c      	str	r4, [r3, #4]
 8009622:	e7c7      	b.n	80095b4 <_free_r+0x24>
 8009624:	bd38      	pop	{r3, r4, r5, pc}
 8009626:	bf00      	nop
 8009628:	20000c88 	.word	0x20000c88

0800962c <_malloc_usable_size_r>:
 800962c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009630:	1f18      	subs	r0, r3, #4
 8009632:	2b00      	cmp	r3, #0
 8009634:	bfbc      	itt	lt
 8009636:	580b      	ldrlt	r3, [r1, r0]
 8009638:	18c0      	addlt	r0, r0, r3
 800963a:	4770      	bx	lr

0800963c <_init>:
 800963c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800963e:	bf00      	nop
 8009640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009642:	bc08      	pop	{r3}
 8009644:	469e      	mov	lr, r3
 8009646:	4770      	bx	lr

08009648 <_fini>:
 8009648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800964a:	bf00      	nop
 800964c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800964e:	bc08      	pop	{r3}
 8009650:	469e      	mov	lr, r3
 8009652:	4770      	bx	lr
