Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec  9 11:59:55 2024
| Host         : Sam-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.449      -12.953                      3                 1355        0.094        0.000                      0                 1355        4.500        0.000                       0                   723  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.449      -12.953                      3                 1355        0.094        0.000                      0                 1355        4.500        0.000                       0                   723  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -4.449ns,  Total Violation      -12.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.449ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.408ns  (logic 6.184ns (42.919%)  route 8.224ns (57.081%))
  Logic Levels:           24  (CARRY4=12 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.545     5.066    vga/CLK
    SLICE_X11Y69         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  vga/v_count_reg_reg[9]/Q
                         net (fo=70, routed)          0.883     6.405    vga/y[9]
    SLICE_X11Y70         LUT4 (Prop_lut4_I1_O)        0.124     6.529 r  vga/rgb_reg[11]_i_5_comp/O
                         net (fo=1, routed)           0.786     7.315    vga/rgb_reg[11]_i_5_n_0_repN
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124     7.439 r  vga/rgb_reg[7]_i_320_comp/O
                         net (fo=6, routed)           0.724     8.163    vga/rgb_reg[7]_i_320_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.287 r  vga/rgb_reg[7]_i_324/O
                         net (fo=1, routed)           0.000     8.287    vga/rgb_reg[7]_i_324_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.819 r  vga/rgb_reg_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.819    vga/rgb_reg_reg[7]_i_260_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.153 r  vga/rgb_reg_reg[7]_i_200/O[1]
                         net (fo=4, routed)           0.498     9.651    vga/rgb_reg_reg[7]_i_200_n_6
    SLICE_X10Y74         LUT4 (Prop_lut4_I2_O)        0.303     9.954 r  vga/rgb_reg[7]_i_139/O
                         net (fo=1, routed)           0.764    10.718    vga/rgb_reg[7]_i_139_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.225 r  vga/rgb_reg_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.009    11.234    vga/rgb_reg_reg[7]_i_72_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.391 r  vga/rgb_reg_reg[11]_i_37/CO[1]
                         net (fo=5, routed)           0.719    12.110    vga_n_40
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.329    12.439 r  rgb_reg[7]_i_215/O
                         net (fo=1, routed)           0.000    12.439    rgb_reg[7]_i_215_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.815 r  rgb_reg_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.009    12.824    vga/rgb_reg[7]_i_441_0[0]
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.063 r  vga/rgb_reg_reg[7]_i_74/O[2]
                         net (fo=3, routed)           0.357    13.420    vga/rgb_reg_reg[7]_i_74_n_5
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.301    13.721 r  vga/rgb_reg[7]_i_434/O
                         net (fo=1, routed)           0.752    14.474    vga/rgb_reg[7]_i_434_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.870 r  vga/rgb_reg_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.009    14.879    vga/rgb_reg_reg[7]_i_382_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.996 r  vga/rgb_reg_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000    14.996    vga/rgb_reg_reg[7]_i_325_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.113 r  vga/rgb_reg_reg[7]_i_265/CO[3]
                         net (fo=1, routed)           0.000    15.113    vga/rgb_reg_reg[7]_i_265_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  vga/rgb_reg_reg[7]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.230    vga/rgb_reg_reg[7]_i_205_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.347 r  vga/rgb_reg_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000    15.347    vga/rgb_reg_reg[7]_i_145_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.576 r  vga/rgb_reg_reg[7]_i_73/CO[2]
                         net (fo=8, routed)           0.497    16.073    vga/rgb_reg_reg[7]_i_73_n_1
    SLICE_X7Y78          LUT5 (Prop_lut5_I1_O)        0.310    16.383 r  vga/rgb_reg[7]_i_157/O
                         net (fo=32, routed)          0.959    17.341    tetris_inst/rgb_reg_reg[7]_i_35_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I2_O)        0.124    17.465 r  tetris_inst/rgb_reg[7]_i_127/O
                         net (fo=1, routed)           0.000    17.465    tetris_inst/rgb_reg[7]_i_127_n_0
    SLICE_X9Y81          MUXF7 (Prop_muxf7_I1_O)      0.217    17.682 r  tetris_inst/rgb_reg_reg[7]_i_67/O
                         net (fo=1, routed)           0.000    17.682    tetris_inst/rgb_reg_reg[7]_i_67_n_0
    SLICE_X9Y81          MUXF8 (Prop_muxf8_I1_O)      0.094    17.776 r  tetris_inst/rgb_reg_reg[7]_i_26/O
                         net (fo=1, routed)           0.814    18.590    tetris_inst/rgb_reg_reg[7]_i_26_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.316    18.906 r  tetris_inst/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.444    19.350    vga/rgb_reg_reg[4]
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124    19.474 r  vga/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.474    rgb_next[4]
    SLICE_X9Y83          FDCE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X9Y83          FDCE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X9Y83          FDCE (Setup_fdce_C_D)        0.029    15.026    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -19.474    
  -------------------------------------------------------------------
                         slack                                 -4.449    

Slack (VIOLATED) :        -4.419ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.382ns  (logic 6.173ns (42.923%)  route 8.209ns (57.077%))
  Logic Levels:           24  (CARRY4=12 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.545     5.066    vga/CLK
    SLICE_X11Y69         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  vga/v_count_reg_reg[9]/Q
                         net (fo=70, routed)          0.883     6.405    vga/y[9]
    SLICE_X11Y70         LUT4 (Prop_lut4_I1_O)        0.124     6.529 r  vga/rgb_reg[11]_i_5_comp/O
                         net (fo=1, routed)           0.786     7.315    vga/rgb_reg[11]_i_5_n_0_repN
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124     7.439 r  vga/rgb_reg[7]_i_320_comp/O
                         net (fo=6, routed)           0.724     8.163    vga/rgb_reg[7]_i_320_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.287 r  vga/rgb_reg[7]_i_324/O
                         net (fo=1, routed)           0.000     8.287    vga/rgb_reg[7]_i_324_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.819 r  vga/rgb_reg_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.819    vga/rgb_reg_reg[7]_i_260_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.153 r  vga/rgb_reg_reg[7]_i_200/O[1]
                         net (fo=4, routed)           0.498     9.651    vga/rgb_reg_reg[7]_i_200_n_6
    SLICE_X10Y74         LUT4 (Prop_lut4_I2_O)        0.303     9.954 r  vga/rgb_reg[7]_i_139/O
                         net (fo=1, routed)           0.764    10.718    vga/rgb_reg[7]_i_139_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.225 r  vga/rgb_reg_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.009    11.234    vga/rgb_reg_reg[7]_i_72_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.391 r  vga/rgb_reg_reg[11]_i_37/CO[1]
                         net (fo=5, routed)           0.719    12.110    vga_n_40
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.329    12.439 r  rgb_reg[7]_i_215/O
                         net (fo=1, routed)           0.000    12.439    rgb_reg[7]_i_215_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.815 r  rgb_reg_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.009    12.824    vga/rgb_reg[7]_i_441_0[0]
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.063 r  vga/rgb_reg_reg[7]_i_74/O[2]
                         net (fo=3, routed)           0.357    13.420    vga/rgb_reg_reg[7]_i_74_n_5
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.301    13.721 r  vga/rgb_reg[7]_i_434/O
                         net (fo=1, routed)           0.752    14.474    vga/rgb_reg[7]_i_434_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.870 r  vga/rgb_reg_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.009    14.879    vga/rgb_reg_reg[7]_i_382_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.996 r  vga/rgb_reg_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000    14.996    vga/rgb_reg_reg[7]_i_325_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.113 r  vga/rgb_reg_reg[7]_i_265/CO[3]
                         net (fo=1, routed)           0.000    15.113    vga/rgb_reg_reg[7]_i_265_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  vga/rgb_reg_reg[7]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.230    vga/rgb_reg_reg[7]_i_205_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.347 r  vga/rgb_reg_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000    15.347    vga/rgb_reg_reg[7]_i_145_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.576 r  vga/rgb_reg_reg[7]_i_73/CO[2]
                         net (fo=8, routed)           0.497    16.073    vga/rgb_reg_reg[7]_i_73_n_1
    SLICE_X7Y78          LUT5 (Prop_lut5_I1_O)        0.310    16.383 r  vga/rgb_reg[7]_i_157/O
                         net (fo=32, routed)          0.972    17.355    tetris_inst/rgb_reg_reg[7]_i_35_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I2_O)        0.124    17.479 r  tetris_inst/rgb_reg[7]_i_87/O
                         net (fo=1, routed)           0.000    17.479    tetris_inst/rgb_reg[7]_i_87_n_0
    SLICE_X8Y81          MUXF7 (Prop_muxf7_I0_O)      0.209    17.688 r  tetris_inst/rgb_reg_reg[7]_i_35/O
                         net (fo=1, routed)           0.000    17.688    tetris_inst/rgb_reg_reg[7]_i_35_n_0
    SLICE_X8Y81          MUXF8 (Prop_muxf8_I1_O)      0.088    17.776 r  tetris_inst/rgb_reg_reg[7]_i_10/O
                         net (fo=1, routed)           0.645    18.421    tetris_inst/rgb_reg_reg[7]_i_10_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I3_O)        0.319    18.740 r  tetris_inst/rgb_reg[7]_i_2/O
                         net (fo=2, routed)           0.583    19.323    vga/rgb_reg_reg[4]_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124    19.447 r  vga/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    19.447    rgb_next[7]
    SLICE_X9Y83          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X9Y83          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X9Y83          FDCE (Setup_fdce_C_D)        0.032    15.029    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -19.447    
  -------------------------------------------------------------------
                         slack                                 -4.419    

Slack (VIOLATED) :        -4.085ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.975ns  (logic 6.465ns (46.262%)  route 7.510ns (53.738%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.545     5.066    vga/CLK
    SLICE_X11Y69         FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     5.522 f  vga/v_count_reg_reg[9]/Q
                         net (fo=70, routed)          0.883     6.405    vga/y[9]
    SLICE_X11Y70         LUT4 (Prop_lut4_I1_O)        0.124     6.529 r  vga/rgb_reg[11]_i_5_comp/O
                         net (fo=1, routed)           0.786     7.315    vga/rgb_reg[11]_i_5_n_0_repN
    SLICE_X9Y69          LUT6 (Prop_lut6_I5_O)        0.124     7.439 r  vga/rgb_reg[7]_i_320_comp/O
                         net (fo=6, routed)           0.724     8.163    vga/rgb_reg[7]_i_320_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.124     8.287 r  vga/rgb_reg[7]_i_324/O
                         net (fo=1, routed)           0.000     8.287    vga/rgb_reg[7]_i_324_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.819 r  vga/rgb_reg_reg[7]_i_260/CO[3]
                         net (fo=1, routed)           0.000     8.819    vga/rgb_reg_reg[7]_i_260_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.153 r  vga/rgb_reg_reg[7]_i_200/O[1]
                         net (fo=4, routed)           0.498     9.651    vga/rgb_reg_reg[7]_i_200_n_6
    SLICE_X10Y74         LUT4 (Prop_lut4_I2_O)        0.303     9.954 r  vga/rgb_reg[7]_i_139/O
                         net (fo=1, routed)           0.764    10.718    vga/rgb_reg[7]_i_139_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.225 r  vga/rgb_reg_reg[7]_i_72/CO[3]
                         net (fo=1, routed)           0.009    11.234    vga/rgb_reg_reg[7]_i_72_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.391 r  vga/rgb_reg_reg[11]_i_37/CO[1]
                         net (fo=5, routed)           0.719    12.110    vga_n_40
    SLICE_X8Y74          LUT2 (Prop_lut2_I1_O)        0.329    12.439 r  rgb_reg[7]_i_215/O
                         net (fo=1, routed)           0.000    12.439    rgb_reg[7]_i_215_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.815 r  rgb_reg_reg[7]_i_152/CO[3]
                         net (fo=1, routed)           0.009    12.824    vga/rgb_reg[7]_i_441_0[0]
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.063 r  vga/rgb_reg_reg[7]_i_74/O[2]
                         net (fo=3, routed)           0.357    13.420    vga/rgb_reg_reg[7]_i_74_n_5
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.301    13.721 r  vga/rgb_reg[7]_i_434/O
                         net (fo=1, routed)           0.752    14.474    vga/rgb_reg[7]_i_434_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.870 r  vga/rgb_reg_reg[7]_i_382/CO[3]
                         net (fo=1, routed)           0.009    14.879    vga/rgb_reg_reg[7]_i_382_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.996 r  vga/rgb_reg_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000    14.996    vga/rgb_reg_reg[7]_i_325_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.113 r  vga/rgb_reg_reg[7]_i_265/CO[3]
                         net (fo=1, routed)           0.000    15.113    vga/rgb_reg_reg[7]_i_265_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  vga/rgb_reg_reg[7]_i_205/CO[3]
                         net (fo=1, routed)           0.000    15.230    vga/rgb_reg_reg[7]_i_205_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.347 r  vga/rgb_reg_reg[7]_i_145/CO[3]
                         net (fo=1, routed)           0.000    15.347    vga/rgb_reg_reg[7]_i_145_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    15.576 r  vga/rgb_reg_reg[7]_i_73/CO[2]
                         net (fo=8, routed)           0.571    16.147    vga/rgb_reg_reg[7]_i_73_n_1
    SLICE_X8Y78          LUT6 (Prop_lut6_I4_O)        0.310    16.457 r  vga/rgb_reg[11]_i_24/O
                         net (fo=1, routed)           0.352    16.809    vga/rgb_reg[11]_i_24_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.359 r  vga/rgb_reg_reg[11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.359    vga/rgb_reg_reg[11]_i_14_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.476 r  vga/rgb_reg_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.476    vga/rgb_reg_reg[11]_i_6_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.633 r  vga/rgb_reg_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.559    18.192    vga/tetris_inst/rgb2
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.332    18.524 r  vga/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.516    19.041    rgb_next[11]
    SLICE_X9Y82          FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.432    14.773    clk_IBUF_BUFG
    SLICE_X9Y82          FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X9Y82          FDCE (Setup_fdce_C_D)       -0.040    14.956    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -19.041    
  -------------------------------------------------------------------
                         slack                                 -4.085    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 tetris_inst/N_refreshes_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[8][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 1.002ns (12.378%)  route 7.093ns (87.622%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.540     5.061    tetris_inst/clk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  tetris_inst/N_refreshes_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  tetris_inst/N_refreshes_reg/Q
                         net (fo=37, routed)          1.800     7.379    tetris_inst/N_refreshes
    SLICE_X14Y86         LUT4 (Prop_lut4_I3_O)        0.153     7.532 r  tetris_inst/player_board_next[15][7]_i_6/O
                         net (fo=31, routed)          1.215     8.747    tetris_inst/player_board_next[15][7]_i_6_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I3_O)        0.331     9.078 r  tetris_inst/player_board_next[13][7]_i_1/O
                         net (fo=114, routed)         4.077    13.156    tetris_inst/player_board_next[13][7]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  tetris_inst/player_board_next_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.508    14.849    tetris_inst/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  tetris_inst/player_board_next_reg[8][3]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X0Y92          FDCE (Setup_fdce_C_CE)      -0.205    14.867    tetris_inst/player_board_next_reg[8][3]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -13.156    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 tetris_inst/refresh_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 0.828ns (10.368%)  route 7.158ns (89.632%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.611     5.132    tetris_inst/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  tetris_inst/refresh_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  tetris_inst/refresh_tick_reg/Q
                         net (fo=58, routed)          2.004     7.592    tetris_inst/refresh_tick
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.716 r  tetris_inst/number_of_shifts[2]_i_2/O
                         net (fo=272, routed)         3.738    11.454    tetris_inst/number_of_shifts[2]_i_2_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124    11.578 r  tetris_inst/current_board_next[7][7]_i_3/O
                         net (fo=2, routed)           0.824    12.402    tetris_inst/current_board_next[7][7]_i_3_n_0
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    12.526 r  tetris_inst/current_board_next[7][7]_i_1/O
                         net (fo=8, routed)           0.592    13.118    tetris_inst/current_board_next[7][7]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  tetris_inst/current_board_next_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.509    14.850    tetris_inst/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  tetris_inst/current_board_next_reg[7][3]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y94          FDCE (Setup_fdce_C_CE)      -0.205    14.868    tetris_inst/current_board_next_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 tetris_inst/refresh_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[7][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 0.828ns (10.368%)  route 7.158ns (89.632%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.611     5.132    tetris_inst/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  tetris_inst/refresh_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  tetris_inst/refresh_tick_reg/Q
                         net (fo=58, routed)          2.004     7.592    tetris_inst/refresh_tick
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.716 r  tetris_inst/number_of_shifts[2]_i_2/O
                         net (fo=272, routed)         3.738    11.454    tetris_inst/number_of_shifts[2]_i_2_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124    11.578 r  tetris_inst/current_board_next[7][7]_i_3/O
                         net (fo=2, routed)           0.824    12.402    tetris_inst/current_board_next[7][7]_i_3_n_0
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    12.526 r  tetris_inst/current_board_next[7][7]_i_1/O
                         net (fo=8, routed)           0.592    13.118    tetris_inst/current_board_next[7][7]_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  tetris_inst/current_board_next_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.509    14.850    tetris_inst/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  tetris_inst/current_board_next_reg[7][5]/C
                         clock pessimism              0.258    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y94          FDCE (Setup_fdce_C_CE)      -0.205    14.868    tetris_inst/current_board_next_reg[7][5]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 tetris_inst/refresh_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 0.828ns (10.426%)  route 7.114ns (89.574%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.611     5.132    tetris_inst/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  tetris_inst/refresh_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  tetris_inst/refresh_tick_reg/Q
                         net (fo=58, routed)          2.004     7.592    tetris_inst/refresh_tick
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.716 r  tetris_inst/number_of_shifts[2]_i_2/O
                         net (fo=272, routed)         3.738    11.454    tetris_inst/number_of_shifts[2]_i_2_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124    11.578 r  tetris_inst/current_board_next[7][7]_i_3/O
                         net (fo=2, routed)           0.824    12.402    tetris_inst/current_board_next[7][7]_i_3_n_0
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    12.526 r  tetris_inst/current_board_next[7][7]_i_1/O
                         net (fo=8, routed)           0.548    13.073    tetris_inst/current_board_next[7][7]_i_1_n_0
    SLICE_X4Y94          FDCE                                         r  tetris_inst/current_board_next_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.507    14.848    tetris_inst/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  tetris_inst/current_board_next_reg[7][0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y94          FDCE (Setup_fdce_C_CE)      -0.205    14.866    tetris_inst/current_board_next_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 tetris_inst/refresh_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 0.828ns (10.478%)  route 7.074ns (89.522%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.611     5.132    tetris_inst/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  tetris_inst/refresh_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  tetris_inst/refresh_tick_reg/Q
                         net (fo=58, routed)          2.004     7.592    tetris_inst/refresh_tick
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.716 r  tetris_inst/number_of_shifts[2]_i_2/O
                         net (fo=272, routed)         3.738    11.454    tetris_inst/number_of_shifts[2]_i_2_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124    11.578 r  tetris_inst/current_board_next[7][7]_i_3/O
                         net (fo=2, routed)           0.824    12.402    tetris_inst/current_board_next[7][7]_i_3_n_0
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    12.526 r  tetris_inst/current_board_next[7][7]_i_1/O
                         net (fo=8, routed)           0.508    13.034    tetris_inst/current_board_next[7][7]_i_1_n_0
    SLICE_X5Y95          FDCE                                         r  tetris_inst/current_board_next_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.507    14.848    tetris_inst/clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  tetris_inst/current_board_next_reg[7][1]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y95          FDCE (Setup_fdce_C_CE)      -0.205    14.866    tetris_inst/current_board_next_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.034    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.832ns  (required time - arrival time)
  Source:                 tetris_inst/refresh_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[7][7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 0.828ns (10.478%)  route 7.074ns (89.522%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.611     5.132    tetris_inst/clk_IBUF_BUFG
    SLICE_X5Y69          FDRE                                         r  tetris_inst/refresh_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDRE (Prop_fdre_C_Q)         0.456     5.588 r  tetris_inst/refresh_tick_reg/Q
                         net (fo=58, routed)          2.004     7.592    tetris_inst/refresh_tick
    SLICE_X15Y84         LUT2 (Prop_lut2_I0_O)        0.124     7.716 r  tetris_inst/number_of_shifts[2]_i_2/O
                         net (fo=272, routed)         3.738    11.454    tetris_inst/number_of_shifts[2]_i_2_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124    11.578 r  tetris_inst/current_board_next[7][7]_i_3/O
                         net (fo=2, routed)           0.824    12.402    tetris_inst/current_board_next[7][7]_i_3_n_0
    SLICE_X2Y94          LUT3 (Prop_lut3_I2_O)        0.124    12.526 r  tetris_inst/current_board_next[7][7]_i_1/O
                         net (fo=8, routed)           0.508    13.034    tetris_inst/current_board_next[7][7]_i_1_n_0
    SLICE_X5Y95          FDCE                                         r  tetris_inst/current_board_next_reg[7][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.507    14.848    tetris_inst/clk_IBUF_BUFG
    SLICE_X5Y95          FDCE                                         r  tetris_inst/current_board_next_reg[7][7]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y95          FDCE (Setup_fdce_C_CE)      -0.205    14.866    tetris_inst/current_board_next_reg[7][7]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.034    
  -------------------------------------------------------------------
                         slack                                  1.832    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 tetris_inst/N_refreshes_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/player_board_next_reg[9][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.952ns  (logic 1.002ns (12.601%)  route 6.950ns (87.399%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.540     5.061    tetris_inst/clk_IBUF_BUFG
    SLICE_X12Y72         FDRE                                         r  tetris_inst/N_refreshes_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  tetris_inst/N_refreshes_reg/Q
                         net (fo=37, routed)          1.800     7.379    tetris_inst/N_refreshes
    SLICE_X14Y86         LUT4 (Prop_lut4_I3_O)        0.153     7.532 r  tetris_inst/player_board_next[15][7]_i_6/O
                         net (fo=31, routed)          1.215     8.747    tetris_inst/player_board_next[15][7]_i_6_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I3_O)        0.331     9.078 r  tetris_inst/player_board_next[13][7]_i_1/O
                         net (fo=114, routed)         3.934    13.013    tetris_inst/player_board_next[13][7]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  tetris_inst/player_board_next_reg[9][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         1.508    14.849    tetris_inst/clk_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  tetris_inst/player_board_next_reg[9][4]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X0Y91          FDCE (Setup_fdce_C_CE)      -0.205    14.867    tetris_inst/player_board_next_reg[9][4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                         -13.013    
  -------------------------------------------------------------------
                         slack                                  1.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[5][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.517%)  route 0.353ns (65.483%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.592     1.475    tetris_inst/clk_IBUF_BUFG
    SLICE_X7Y99          FDCE                                         r  tetris_inst/current_board_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  tetris_inst/current_board_reg[5][3]/Q
                         net (fo=3, routed)           0.353     1.969    tetris_inst/current_board[5][3]
    SLICE_X7Y100         LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  tetris_inst/display_board[5][3]_i_1/O
                         net (fo=1, routed)           0.000     2.014    tetris_inst/display_board[5][3]_i_1_n_0
    SLICE_X7Y100         FDCE                                         r  tetris_inst/display_board_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.949     2.077    tetris_inst/clk_IBUF_BUFG
    SLICE_X7Y100         FDCE                                         r  tetris_inst/display_board_reg[5][3]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X7Y100         FDCE (Hold_fdce_C_D)         0.092     1.920    tetris_inst/display_board_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.562     1.445    tetris_inst/clk_IBUF_BUFG
    SLICE_X13Y89         FDCE                                         r  tetris_inst/current_board_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y89         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  tetris_inst/current_board_reg[0][4]/Q
                         net (fo=2, routed)           0.066     1.652    tetris_inst/current_board[0][4]
    SLICE_X12Y89         LUT6 (Prop_lut6_I1_O)        0.045     1.697 r  tetris_inst/current_board_next[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.697    tetris_inst/current_board_next[0][4]_i_1_n_0
    SLICE_X12Y89         FDCE                                         r  tetris_inst/current_board_next_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.831     1.959    tetris_inst/clk_IBUF_BUFG
    SLICE_X12Y89         FDCE                                         r  tetris_inst/current_board_next_reg[0][4]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X12Y89         FDCE (Hold_fdce_C_D)         0.121     1.579    tetris_inst/current_board_next_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tetris_inst/player_board_reg[4][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.565     1.448    tetris_inst/clk_IBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  tetris_inst/player_board_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  tetris_inst/player_board_reg[4][2]/Q
                         net (fo=3, routed)           0.066     1.655    tetris_inst/player_board[4][2]
    SLICE_X10Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.700 r  tetris_inst/display_board[4][2]_i_1/O
                         net (fo=1, routed)           0.000     1.700    tetris_inst/display_board[4][2]_i_1_n_0
    SLICE_X10Y98         FDCE                                         r  tetris_inst/display_board_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.834     1.962    tetris_inst/clk_IBUF_BUFG
    SLICE_X10Y98         FDCE                                         r  tetris_inst/display_board_reg[4][2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y98         FDCE (Hold_fdce_C_D)         0.121     1.582    tetris_inst/display_board_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[15][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[15][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.559     1.442    tetris_inst/clk_IBUF_BUFG
    SLICE_X13Y83         FDCE                                         r  tetris_inst/current_board_reg[15][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  tetris_inst/current_board_reg[15][7]/Q
                         net (fo=2, routed)           0.066     1.649    tetris_inst/current_board[15][7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.045     1.694 r  tetris_inst/current_board_next[15][7]_i_2/O
                         net (fo=1, routed)           0.000     1.694    tetris_inst/current_board_next[15][7]_i_2_n_0
    SLICE_X12Y83         FDCE                                         r  tetris_inst/current_board_next_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.826     1.954    tetris_inst/clk_IBUF_BUFG
    SLICE_X12Y83         FDCE                                         r  tetris_inst/current_board_next_reg[15][7]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X12Y83         FDCE (Hold_fdce_C_D)         0.121     1.576    tetris_inst/current_board_next_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.565     1.448    tetris_inst/clk_IBUF_BUFG
    SLICE_X9Y97          FDCE                                         r  tetris_inst/current_board_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  tetris_inst/current_board_reg[4][0]/Q
                         net (fo=2, routed)           0.066     1.656    tetris_inst/current_board[4][0]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.045     1.701 r  tetris_inst/current_board_next[4][0]_i_1/O
                         net (fo=1, routed)           0.000     1.701    tetris_inst/current_board_next[4][0]_i_1_n_0
    SLICE_X8Y97          FDCE                                         r  tetris_inst/current_board_next_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.834     1.962    tetris_inst/clk_IBUF_BUFG
    SLICE_X8Y97          FDCE                                         r  tetris_inst/current_board_next_reg[4][0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y97          FDCE (Hold_fdce_C_D)         0.121     1.582    tetris_inst/current_board_next_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[15][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/current_board_next_reg[15][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.560     1.443    tetris_inst/clk_IBUF_BUFG
    SLICE_X13Y84         FDCE                                         r  tetris_inst/current_board_reg[15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  tetris_inst/current_board_reg[15][1]/Q
                         net (fo=2, routed)           0.068     1.652    tetris_inst/current_board[15][1]
    SLICE_X12Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.697 r  tetris_inst/current_board_next[15][1]_i_1/O
                         net (fo=1, routed)           0.000     1.697    tetris_inst/current_board_next[15][1]_i_1_n_0
    SLICE_X12Y84         FDCE                                         r  tetris_inst/current_board_next_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.827     1.955    tetris_inst/clk_IBUF_BUFG
    SLICE_X12Y84         FDCE                                         r  tetris_inst/current_board_next_reg[15][1]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X12Y84         FDCE (Hold_fdce_C_D)         0.120     1.576    tetris_inst/current_board_next_reg[15][1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[12][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[12][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.589     1.472    tetris_inst/clk_IBUF_BUFG
    SLICE_X0Y85          FDCE                                         r  tetris_inst/current_board_reg[12][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  tetris_inst/current_board_reg[12][7]/Q
                         net (fo=3, routed)           0.065     1.678    tetris_inst/current_board[12][7]
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.723 r  tetris_inst/display_board[12][7]_i_1/O
                         net (fo=1, routed)           0.000     1.723    tetris_inst/display_board[12][7]_i_1_n_0
    SLICE_X1Y85          FDCE                                         r  tetris_inst/display_board_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.858     1.986    tetris_inst/clk_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  tetris_inst/display_board_reg[12][7]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.092     1.577    tetris_inst/display_board_reg[12][7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tetris_inst/player_board_reg[13][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[13][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.586     1.469    tetris_inst/clk_IBUF_BUFG
    SLICE_X4Y83          FDCE                                         r  tetris_inst/player_board_reg[13][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  tetris_inst/player_board_reg[13][7]/Q
                         net (fo=2, routed)           0.065     1.675    tetris_inst/player_board[13][7]
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.720 r  tetris_inst/display_board[13][7]_i_1/O
                         net (fo=1, routed)           0.000     1.720    tetris_inst/display_board[13][7]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  tetris_inst/display_board_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.855     1.982    tetris_inst/clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  tetris_inst/display_board_reg[13][7]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X5Y83          FDCE (Hold_fdce_C_D)         0.092     1.574    tetris_inst/display_board_reg[13][7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tetris_inst/current_board_reg[15][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[15][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.555     1.438    tetris_inst/clk_IBUF_BUFG
    SLICE_X13Y79         FDCE                                         r  tetris_inst/current_board_reg[15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  tetris_inst/current_board_reg[15][5]/Q
                         net (fo=2, routed)           0.099     1.678    tetris_inst/current_board[15][5]
    SLICE_X12Y79         LUT2 (Prop_lut2_I1_O)        0.045     1.723 r  tetris_inst/display_board[15][5]_i_1/O
                         net (fo=1, routed)           0.000     1.723    tetris_inst/display_board[15][5]_i_1_n_0
    SLICE_X12Y79         FDCE                                         r  tetris_inst/display_board_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.822     1.950    tetris_inst/clk_IBUF_BUFG
    SLICE_X12Y79         FDCE                                         r  tetris_inst/display_board_reg[15][5]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X12Y79         FDCE (Hold_fdce_C_D)         0.120     1.571    tetris_inst/display_board_reg[15][5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tetris_inst/player_board_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_inst/display_board_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.564     1.447    tetris_inst/clk_IBUF_BUFG
    SLICE_X9Y93          FDCE                                         r  tetris_inst/player_board_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  tetris_inst/player_board_reg[4][7]/Q
                         net (fo=2, routed)           0.099     1.687    tetris_inst/player_board[4][7]
    SLICE_X8Y93          LUT2 (Prop_lut2_I0_O)        0.045     1.732 r  tetris_inst/display_board[4][7]_i_1/O
                         net (fo=1, routed)           0.000     1.732    tetris_inst/display_board[4][7]_i_1_n_0
    SLICE_X8Y93          FDCE                                         r  tetris_inst/display_board_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=722, routed)         0.833     1.961    tetris_inst/clk_IBUF_BUFG
    SLICE_X8Y93          FDCE                                         r  tetris_inst/display_board_reg[4][7]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y93          FDCE (Hold_fdce_C_D)         0.120     1.580    tetris_inst/display_board_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93    tetris_inst/current_board_next_reg[8][2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94    tetris_inst/current_board_next_reg[8][3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94    tetris_inst/current_board_next_reg[8][4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92    tetris_inst/current_board_next_reg[8][5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92    tetris_inst/current_board_next_reg[8][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92    tetris_inst/current_board_next_reg[8][7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89    tetris_inst/current_board_next_reg[9][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88    tetris_inst/current_board_next_reg[9][1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89    tetris_inst/current_board_next_reg[9][2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90    tetris_inst/current_board_next_reg[9][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89    tetris_inst/current_board_reg[9][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89    tetris_inst/current_board_reg[9][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y89    tetris_inst/current_board_reg[9][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    tetris_inst/current_board_reg[9][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89    tetris_inst/display_board_reg[5][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92    tetris_inst/display_board_reg[6][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91    tetris_inst/display_board_reg[6][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92    tetris_inst/player_board_next_reg[7][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92    tetris_inst/player_board_next_reg[8][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94    tetris_inst/current_board_next_reg[8][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94    tetris_inst/current_board_next_reg[8][4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y92    tetris_inst/current_board_next_reg[8][5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92    tetris_inst/current_board_next_reg[8][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92    tetris_inst/current_board_next_reg[8][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y89   tetris_inst/current_board_reg[0][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y89   tetris_inst/current_board_reg[0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y89   tetris_inst/current_board_reg[0][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y89   tetris_inst/current_board_reg[0][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y89   tetris_inst/current_board_reg[0][4]/C



