verilog xil_defaultlib  \
"../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_data_rx09_fifo_generator_0_0/sim/UFBmod_Decoder_data_rx09_fifo_generator_0_0.v" \
"../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0/sim/UFBmod_Decoder_signal_bins_rx09_ch00_blk_mem_gen_2clks_0.v" \
"../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val1_len1_0/sim/UFBmod_Decoder_xlconstant_val1_len1_0.v" \
"../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val256x32_len16_0/sim/UFBmod_Decoder_xlconstant_val256x32_len16_0.v" \
"../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val0_len1_0/sim/UFBmod_Decoder_xlconstant_val0_len1_0.v" \
"../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_xlconstant_val0_len16_0/sim/UFBmod_Decoder_xlconstant_val0_len16_0.v" \
"../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0/sim/UFBmod_Decoder_noise_rx09_ch00_xlslice_18to0_0.v" \
"../../../bd/UFBmod_Decoder/ip/UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0/sim/UFBmod_Decoder_decoder_artemis_blk_mem_gen_2clks_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
