$date
	Tue Jan 21 11:30:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_4X1_Test $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 4 $ c [3:0] $end
$var reg 4 % d [3:0] $end
$var reg 2 & sel [1:0] $end
$var integer 32 ' i [31:0] $end
$scope module uut $end
$var wire 4 ( a [3:0] $end
$var wire 4 ) b [3:0] $end
$var wire 4 * c [3:0] $end
$var wire 4 + d [3:0] $end
$var wire 2 , sel [1:0] $end
$var reg 4 - out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b11 +
b10 *
b1 )
b0 (
b1 '
b0 &
b11 %
b10 $
b1 #
b0 "
b0 !
$end
#100000
b1 !
b1 -
b1 &
b1 ,
b10 '
#200000
b10 !
b10 -
b10 &
b10 ,
b11 '
#300000
b11 !
b11 -
b11 &
b11 ,
b100 '
#400000
