vlib modelsim_lib/work
vlib modelsim_lib/msim

vlib modelsim_lib/msim/xilinx_vip
vlib modelsim_lib/msim/xpm
vlib modelsim_lib/msim/xil_defaultlib
vlib modelsim_lib/msim/lib_cdc_v1_0_2
vlib modelsim_lib/msim/lib_pkg_v1_0_2
vlib modelsim_lib/msim/fifo_generator_v13_2_7
vlib modelsim_lib/msim/lib_fifo_v1_0_16
vlib modelsim_lib/msim/blk_mem_gen_v8_4_5
vlib modelsim_lib/msim/lib_bmg_v1_0_14
vlib modelsim_lib/msim/lib_srl_fifo_v1_0_2
vlib modelsim_lib/msim/axi_datamover_v5_1_29
vlib modelsim_lib/msim/axi_vdma_v6_3_15
vlib modelsim_lib/msim/xlconstant_v1_1_7
vlib modelsim_lib/msim/proc_sys_reset_v5_0_13
vlib modelsim_lib/msim/smartconnect_v1_0
vlib modelsim_lib/msim/axi_infrastructure_v1_1_0
vlib modelsim_lib/msim/axi_register_slice_v2_1_27
vlib modelsim_lib/msim/axi_vip_v1_1_13
vlib modelsim_lib/msim/axi_lite_ipif_v3_0_4
vlib modelsim_lib/msim/v_tc_v6_1_13
vlib modelsim_lib/msim/v_vid_in_axi4s_v4_0_9
vlib modelsim_lib/msim/v_axi4s_vid_out_v4_0_15
vlib modelsim_lib/msim/xbip_utils_v3_0_10
vlib modelsim_lib/msim/axi_utils_v2_0_6
vlib modelsim_lib/msim/xbip_pipe_v3_0_6
vlib modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4
vlib modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6
vlib modelsim_lib/msim/xbip_bram18k_v3_0_6
vlib modelsim_lib/msim/mult_gen_v12_0_18
vlib modelsim_lib/msim/floating_point_v7_0_20
vlib modelsim_lib/msim/xbip_dsp48_mult_v3_0_6
vlib modelsim_lib/msim/xbip_dsp48_multadd_v3_0_6
vlib modelsim_lib/msim/div_gen_v5_1_19
vlib modelsim_lib/msim/v_tpg_v8_2_2
vlib modelsim_lib/msim/microblaze_v11_0_10
vlib modelsim_lib/msim/lmb_v10_v3_0_12
vlib modelsim_lib/msim/lmb_bram_if_cntlr_v4_0_21
vlib modelsim_lib/msim/mdm_v3_2_23
vlib modelsim_lib/msim/generic_baseblocks_v2_1_0
vlib modelsim_lib/msim/axi_data_fifo_v2_1_26
vlib modelsim_lib/msim/axi_crossbar_v2_1_28
vlib modelsim_lib/msim/v_tc_v6_2_5
vlib modelsim_lib/msim/axi_uartlite_v2_0_31

vmap xilinx_vip modelsim_lib/msim/xilinx_vip
vmap xpm modelsim_lib/msim/xpm
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib
vmap lib_cdc_v1_0_2 modelsim_lib/msim/lib_cdc_v1_0_2
vmap lib_pkg_v1_0_2 modelsim_lib/msim/lib_pkg_v1_0_2
vmap fifo_generator_v13_2_7 modelsim_lib/msim/fifo_generator_v13_2_7
vmap lib_fifo_v1_0_16 modelsim_lib/msim/lib_fifo_v1_0_16
vmap blk_mem_gen_v8_4_5 modelsim_lib/msim/blk_mem_gen_v8_4_5
vmap lib_bmg_v1_0_14 modelsim_lib/msim/lib_bmg_v1_0_14
vmap lib_srl_fifo_v1_0_2 modelsim_lib/msim/lib_srl_fifo_v1_0_2
vmap axi_datamover_v5_1_29 modelsim_lib/msim/axi_datamover_v5_1_29
vmap axi_vdma_v6_3_15 modelsim_lib/msim/axi_vdma_v6_3_15
vmap xlconstant_v1_1_7 modelsim_lib/msim/xlconstant_v1_1_7
vmap proc_sys_reset_v5_0_13 modelsim_lib/msim/proc_sys_reset_v5_0_13
vmap smartconnect_v1_0 modelsim_lib/msim/smartconnect_v1_0
vmap axi_infrastructure_v1_1_0 modelsim_lib/msim/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_27 modelsim_lib/msim/axi_register_slice_v2_1_27
vmap axi_vip_v1_1_13 modelsim_lib/msim/axi_vip_v1_1_13
vmap axi_lite_ipif_v3_0_4 modelsim_lib/msim/axi_lite_ipif_v3_0_4
vmap v_tc_v6_1_13 modelsim_lib/msim/v_tc_v6_1_13
vmap v_vid_in_axi4s_v4_0_9 modelsim_lib/msim/v_vid_in_axi4s_v4_0_9
vmap v_axi4s_vid_out_v4_0_15 modelsim_lib/msim/v_axi4s_vid_out_v4_0_15
vmap xbip_utils_v3_0_10 modelsim_lib/msim/xbip_utils_v3_0_10
vmap axi_utils_v2_0_6 modelsim_lib/msim/axi_utils_v2_0_6
vmap xbip_pipe_v3_0_6 modelsim_lib/msim/xbip_pipe_v3_0_6
vmap xbip_dsp48_wrapper_v3_0_4 modelsim_lib/msim/xbip_dsp48_wrapper_v3_0_4
vmap xbip_dsp48_addsub_v3_0_6 modelsim_lib/msim/xbip_dsp48_addsub_v3_0_6
vmap xbip_bram18k_v3_0_6 modelsim_lib/msim/xbip_bram18k_v3_0_6
vmap mult_gen_v12_0_18 modelsim_lib/msim/mult_gen_v12_0_18
vmap floating_point_v7_0_20 modelsim_lib/msim/floating_point_v7_0_20
vmap xbip_dsp48_mult_v3_0_6 modelsim_lib/msim/xbip_dsp48_mult_v3_0_6
vmap xbip_dsp48_multadd_v3_0_6 modelsim_lib/msim/xbip_dsp48_multadd_v3_0_6
vmap div_gen_v5_1_19 modelsim_lib/msim/div_gen_v5_1_19
vmap v_tpg_v8_2_2 modelsim_lib/msim/v_tpg_v8_2_2
vmap microblaze_v11_0_10 modelsim_lib/msim/microblaze_v11_0_10
vmap lmb_v10_v3_0_12 modelsim_lib/msim/lmb_v10_v3_0_12
vmap lmb_bram_if_cntlr_v4_0_21 modelsim_lib/msim/lmb_bram_if_cntlr_v4_0_21
vmap mdm_v3_2_23 modelsim_lib/msim/mdm_v3_2_23
vmap generic_baseblocks_v2_1_0 modelsim_lib/msim/generic_baseblocks_v2_1_0
vmap axi_data_fifo_v2_1_26 modelsim_lib/msim/axi_data_fifo_v2_1_26
vmap axi_crossbar_v2_1_28 modelsim_lib/msim/axi_crossbar_v2_1_28
vmap v_tc_v6_2_5 modelsim_lib/msim/v_tc_v6_2_5
vmap axi_uartlite_v2_0_31 modelsim_lib/msim/axi_uartlite_v2_0_31

vlog -work xilinx_vip -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -64 -93  \
"/alottadata/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/vid_oe1_mig_7series_0_0_mig_sim.v" \
"../../../bd/vid_oe1/ip/vid_oe1_mig_7series_0_0/vid_oe1_mig_7series_0_0/user_design/rtl/vid_oe1_mig_7series_0_0.v" \

vcom -work lib_cdc_v1_0_2 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work lib_pkg_v1_0_2 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vlog -work fifo_generator_v13_2_7 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_7 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_7 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_16 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd" \

vlog -work blk_mem_gen_v8_4_5 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \

vcom -work lib_bmg_v1_0_14 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/3a3e/hdl/lib_bmg_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_2 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_29 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vlog -work axi_vdma_v6_3_15 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl/axi_vdma_v6_3_rfs.v" \

vcom -work axi_vdma_v6_3_15 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl/axi_vdma_v6_3_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/vid_oe1/ip/vid_oe1_axi_vdma_0_0/sim/vid_oe1_axi_vdma_0_0.vhd" \

vlog -work xlconstant_v1_1_7 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_0/sim/bd_fa44_one_0.v" \

vcom -work proc_sys_reset_v5_0_13 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_1/sim/bd_fa44_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_2/sim/bd_fa44_arsw_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_3/sim/bd_fa44_rsw_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_4/sim/bd_fa44_awsw_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_5/sim/bd_fa44_wsw_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_6/sim/bd_fa44_bsw_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/be1f/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_7/sim/bd_fa44_s00mmu_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/4fd2/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_8/sim/bd_fa44_s00tr_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/637d/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_9/sim/bd_fa44_s00sic_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f38e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_10/sim/bd_fa44_s00a2s_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_11/sim/bd_fa44_sarn_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_12/sim/bd_fa44_srn_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_13/sim/bd_fa44_s01mmu_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_14/sim/bd_fa44_s01tr_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_15/sim/bd_fa44_s01sic_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_16/sim/bd_fa44_s01a2s_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_17/sim/bd_fa44_sawn_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_18/sim/bd_fa44_swn_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_19/sim/bd_fa44_sbn_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/9cc5/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_20/sim/bd_fa44_m00s2a_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_21/sim/bd_fa44_m00arn_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_22/sim/bd_fa44_m00rn_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_23/sim/bd_fa44_m00awn_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_24/sim/bd_fa44_m00wn_0.sv" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_25/sim/bd_fa44_m00bn_0.sv" \

vlog -work smartconnect_v1_0 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/6bba/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/ip/ip_26/sim/bd_fa44_m00e_0.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/bd_0/sim/bd_fa44.v" \

vlog -work axi_infrastructure_v1_1_0 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_27 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_13 -64 -incr -mfcu  -sv -L axi_vip_v1_1_13 -L smartconnect_v1_0 -L xilinx_vip "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_axi_smc_0/sim/vid_oe1_axi_smc_0.v" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/vid_oe1/ip/vid_oe1_rst_mig_7series_0_83M_0/sim/vid_oe1_rst_mig_7series_0_83M_0.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work v_tc_v6_1_13 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/b92e/hdl/v_tc_v6_1_vh_rfs.vhd" \

vlog -work v_vid_in_axi4s_v4_0_9 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/b2aa/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \

vlog -work v_axi4s_vid_out_v4_0_15 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/1b6c/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_v_axi4s_vid_out_0_0/sim/vid_oe1_v_axi4s_vid_out_0_0.v" \
"../../../bd/vid_oe1/ipshared/afa8/hdl/encode.v" \
"../../../bd/vid_oe1/ipshared/afa8/hdl/serdes_10_to_1.v" \
"../../../bd/vid_oe1/ipshared/afa8/hdl/srldelay.v" \
"../../../bd/vid_oe1/ipshared/afa8/hdl/hdmi_tx_v1_0.v" \
"../../../bd/vid_oe1/ip/vid_oe1_hdmi_tx_0_0/sim/vid_oe1_hdmi_tx_0_0.v" \
"../../../bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0.v" \

vcom -work xbip_utils_v3_0_10 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work axi_utils_v2_0_6 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_6 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_4 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_6 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_6 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_18 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vcom -work floating_point_v7_0_20 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/floating_point_v7_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_mult_v3_0_6 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/xbip_dsp48_mult_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_multadd_v3_0_6 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vcom -work div_gen_v5_1_19 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/div_gen_v5_1_vh_rfs.vhd" \

vlog -work v_tpg_v8_2_2 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/hdl/v_tpg_v8_2_rfs.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_v_tpg_0_0/sim/vid_oe1_v_tpg_0_0.v" \

vcom -work microblaze_v11_0_10 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/1f7b/hdl/microblaze_v11_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/vid_oe1/ip/vid_oe1_microblaze_0_1/sim/vid_oe1_microblaze_0_1.vhd" \

vcom -work lmb_v10_v3_0_12 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/vid_oe1/ip/vid_oe1_dlmb_v10_0/sim/vid_oe1_dlmb_v10_0.vhd" \
"../../../bd/vid_oe1/ip/vid_oe1_ilmb_v10_0/sim/vid_oe1_ilmb_v10_0.vhd" \

vcom -work lmb_bram_if_cntlr_v4_0_21 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/a177/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/vid_oe1/ip/vid_oe1_dlmb_bram_if_cntlr_0/sim/vid_oe1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/vid_oe1/ip/vid_oe1_ilmb_bram_if_cntlr_0/sim/vid_oe1_ilmb_bram_if_cntlr_0.vhd" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_lmb_bram_0/sim/vid_oe1_lmb_bram_0.v" \

vcom -work mdm_v3_2_23 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/b8f4/hdl/mdm_v3_2_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/vid_oe1/ip/vid_oe1_mdm_1_0/sim/vid_oe1_mdm_1_0.vhd" \

vlog -work generic_baseblocks_v2_1_0 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_26 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_28 -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_xbar_0/sim/vid_oe1_xbar_0.v" \

vcom -work v_tc_v6_2_5 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/399a/hdl/v_tc_v6_2_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/vid_oe1/ip/vid_oe1_v_tc_0_0/sim/vid_oe1_v_tc_0_0.vhd" \

vcom -work axi_uartlite_v2_0_31 -64 -93  \
"../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/67a1/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -64 -93  \
"../../../bd/vid_oe1/ip/vid_oe1_axi_uartlite_0_0/sim/vid_oe1_axi_uartlite_0_0.vhd" \

vlog -work xil_defaultlib -64 -incr -mfcu  "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/415b/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/66be/hdl/verilog" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/ec67/hdl" "+incdir+../../../../VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/7698" "+incdir+/alottadata/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../bd/vid_oe1/ip/vid_oe1_xlconstant_0_0/sim/vid_oe1_xlconstant_0_0.v" \
"../../../bd/vid_oe1/ip/vid_oe1_xlconstant_0_1/sim/vid_oe1_xlconstant_0_1.v" \
"../../../bd/vid_oe1/sim/vid_oe1.v" \

vlog -work xil_defaultlib \
"glbl.v"

