; BTOR description generated by Yosys 0.29+34 (git sha1 57c9eb70f, clang 10.0.0-4ubuntu1 -fPIC -Os) for module top.
1 sort bitvec 1
2 input 1 ap_clk ; top.v:1.18-1.24
3 input 1 ap_rst ; top.v:1.32-1.38
4 sort bitvec 4
5 input 4 out_V ; top.v:4.22-4.27
6 input 1 out_V_ap_vld ; top.v:5.16-5.28
7 sort bitvec 12
8 input 7 vars_V ; top.v:2.22-2.28
9 output 5 out_V ; top.v:4.22-4.27
10 output 6 out_V_ap_vld ; top.v:5.16-5.28
11 const 1 0
12 state 1 vu_1_buf
13 init 1 12 11
14 state 1 vu_2_buf
15 init 1 14 11
16 and 1 12 14
17 not 1 16
18 state 4 outputu_1_buf
19 state 4 outputu_2_buf
20 eq 1 18 19
21 or 1 17 20
22 state 1 vx_1_buf
23 init 1 22 11
24 state 1 vx_2_buf
25 init 1 24 11
26 and 1 22 24
27 not 1 26
28 state 4 outputx_1_buf
29 state 4 outputx_2_buf
30 eq 1 28 29
31 or 1 27 30
32 and 1 21 31
33 state 1 vy_1_buf
34 init 1 33 11
35 state 1 vy_2_buf
36 init 1 35 11
37 and 1 33 35
38 not 1 37
39 state 4 outputy_1_buf
40 state 4 outputy_2_buf
41 eq 1 39 40
42 or 1 38 41
43 and 1 32 42
44 const 1 1
45 not 1 43
46 and 1 44 45
47 state 4 u1.p_0423_0_reg_87
48 input 4
49 sort bitvec 2
50 const 49 00
51 state 4 u1.reg_78
52 slice 49 51 1 0
53 concat 4 52 50
54 const 4 0001
55 state 4 u1.ap_CS_fsm
56 init 4 55 54
57 slice 1 55 1 1
58 ite 4 57 53 48
59 state 4 u1.t1_V_reg_98
60 slice 1 55 2 2
61 ite 4 60 59 58
62 const 4 0000
63 slice 1 55 3 3
64 ite 4 63 62 61
65 input 4
66 ite 4 57 51 65
67 state 4 u1.t2_V_reg_118
68 mul 4 59 67
69 ite 4 60 68 66
70 slice 49 47 1 0
71 concat 4 70 50
72 ite 4 63 71 69
73 sub 4 64 72
74 add 4 47 73
75 add 4 74 51
76 add 4 47 75
77 uext 4 76 0 u1.y_var_V_1_fu_202_p2 ; top.v:33.17-41.30|diffeq3.v:56.14-56.33
78 slice 4 8 3 0
79 uext 4 78 0 u1.x_var_V_fu_133_p1 ; top.v:33.17-41.30|diffeq3.v:50.14-50.31
80 uext 7 8 0 u1.vars_V ; top.v:33.17-41.30|diffeq3.v:31.15-31.21
81 uext 4 75 0 u1.u_var_V_2_fu_196_p2 ; top.v:33.17-41.30|diffeq3.v:54.14-54.33
82 uext 4 68 0 u1.t4_V_fu_176_p2 ; top.v:33.17-41.30|diffeq3.v:62.14-62.28
83 uext 4 53 0 u1.shl_ln214_fu_163_p2 ; top.v:33.17-41.30|diffeq3.v:60.14-60.33
84 uext 4 71 0 u1.shl_ln214_1_fu_183_p2 ; top.v:33.17-41.30|diffeq3.v:63.14-63.35
85 const 4 1111
86 eq 1 51 85
87 ite 1 86 44 11
88 uext 1 87 0 u1.icmp_ln887_fu_157_p2 ; top.v:33.17-41.30|diffeq3.v:49.14-49.34
89 uext 4 73 0 u1.grp_fu_109_p2 ; top.v:33.17-41.30|diffeq3.v:43.20-43.33
90 uext 4 72 0 u1.grp_fu_109_p1 ; top.v:33.17-41.30|diffeq3.v:61.13-61.26
91 uext 4 64 0 u1.grp_fu_109_p0 ; top.v:33.17-41.30|diffeq3.v:59.13-59.26
92 uext 1 3 0 u1.ap_rst ; top.v:33.17-41.30|diffeq3.v:30.9-30.15
93 uext 1 2 0 u1.ap_clk ; top.v:33.17-41.30|diffeq3.v:29.9-29.15
94 input 4
95 const 4 0010
96 const 4 1000
97 eq 1 55 96
98 uext 4 44 3
99 eq 1 55 98
100 concat 49 99 97
101 redor 1 100
102 ite 4 101 95 94
103 sort bitvec 3
104 const 103 100
105 uext 4 104 1
106 eq 1 55 105
107 ite 4 106 96 102
108 const 103 001
109 and 1 87 57
110 ite 103 109 108 104
111 concat 4 11 110
112 const 49 10
113 uext 4 112 2
114 eq 1 55 113
115 ite 4 114 111 107
116 uext 4 115 0 u1.ap_NS_fsm ; top.v:33.17-41.30|diffeq3.v:66.13-66.22
117 uext 1 63 0 u1.ap_CS_fsm_state4 ; top.v:33.17-41.30|diffeq3.v:55.9-55.25
118 uext 1 60 0 u1.ap_CS_fsm_state3 ; top.v:33.17-41.30|diffeq3.v:46.9-46.25
119 uext 1 57 0 u1.ap_CS_fsm_state2 ; top.v:33.17-41.30|diffeq3.v:48.9-48.25
120 slice 1 55 0 0
121 uext 1 120 0 u1.ap_CS_fsm_state1 ; top.v:33.17-41.30|diffeq3.v:51.9-51.25
122 state 4 u1.add_ln214_reg_226
123 uext 4 44 3
124 add 4 51 123
125 uext 4 124 0 u1.add_ln214_fu_170_p2 ; top.v:33.17-41.30|diffeq3.v:52.14-52.33
126 uext 4 74 0 u1.add_ln214_1_fu_190_p2 ; top.v:33.17-41.30|diffeq3.v:65.14-65.35
127 uext 4 73 0 u1.add_ln214_1_fu_190_p1 ; top.v:33.17-41.30|diffeq3.v:64.14-64.35
128 ite 1 109 44 11
129 uext 1 128 0 u1.Youtport_V_ap_vld ; top.v:33.17-41.30|diffeq3.v:35.10-35.27
130 uext 4 47 0 u1.Youtport_V ; top.v:33.17-41.30|diffeq3.v:34.15-34.25
131 uext 1 128 0 u1.Xoutport_V_ap_vld ; top.v:33.17-41.30|diffeq3.v:33.10-33.27
132 uext 4 85 0 u1.Xoutport_V ; top.v:33.17-41.30|diffeq3.v:32.15-32.25
133 uext 1 128 0 u1.Uoutport_V_ap_vld ; top.v:33.17-41.30|diffeq3.v:37.10-37.27
134 uext 4 59 0 u1.Uoutport_V ; top.v:33.17-41.30|diffeq3.v:36.15-36.25
135 state 4 u2.y_var_V_1_reg_224
136 state 4 u2.p_0423_0_reg_91
137 uext 4 11 3
138 slice 49 136 1 0
139 concat 4 138 50
140 sub 4 137 139
141 add 4 136 140
142 state 4 u2.t1_V_reg_101
143 state 4 u2.p_0426_0_reg_82
144 slice 49 143 1 0
145 concat 4 144 50
146 sub 4 145 143
147 mul 4 142 146
148 sub 4 142 147
149 add 4 141 148
150 add 4 136 149
151 uext 4 150 0 u2.y_var_V_1_fu_189_p2 ; top.v:43.17-51.30|diffeq4.v:51.14-51.33
152 uext 4 78 0 u2.x_var_V_fu_111_p1 ; top.v:43.17-51.30|diffeq4.v:44.14-44.31
153 uext 7 8 0 u2.vars_V ; top.v:43.17-51.30|diffeq4.v:32.15-32.21
154 state 4 u2.u_var_V_2_reg_219
155 uext 4 149 0 u2.u_var_V_2_fu_183_p2 ; top.v:43.17-51.30|diffeq4.v:47.14-47.33
156 uext 4 148 0 u2.t6_V_fu_159_p2 ; top.v:43.17-51.30|diffeq4.v:65.14-65.28
157 uext 4 147 0 u2.t4_V_fu_153_p2 ; top.v:43.17-51.30|diffeq4.v:61.14-61.28
158 uext 4 146 0 u2.t2_V_fu_147_p2 ; top.v:43.17-51.30|diffeq4.v:60.20-60.34
159 uext 4 140 0 u2.sub_ln214_3_fu_171_p2 ; top.v:43.17-51.30|diffeq4.v:63.14-63.35
160 uext 4 145 0 u2.shl_ln214_fu_141_p2 ; top.v:43.17-51.30|diffeq4.v:59.14-59.33
161 uext 4 139 0 u2.shl_ln214_1_fu_165_p2 ; top.v:43.17-51.30|diffeq4.v:62.14-62.35
162 eq 1 143 85
163 ite 1 162 44 11
164 uext 1 163 0 u2.icmp_ln887_fu_135_p2 ; top.v:43.17-51.30|diffeq4.v:50.14-50.34
165 uext 1 3 0 u2.ap_rst ; top.v:43.17-51.30|diffeq4.v:31.9-31.15
166 uext 1 2 0 u2.ap_clk ; top.v:43.17-51.30|diffeq4.v:30.9-30.15
167 sort bitvec 5
168 input 167
169 const 167 00010
170 const 167 00001
171 state 167 u2.ap_CS_fsm
172 init 167 171 170
173 const 167 10000
174 eq 1 171 173
175 uext 167 44 4
176 eq 1 171 175
177 concat 49 176 174
178 redor 1 177
179 ite 167 178 169 168
180 uext 167 96 1
181 eq 1 171 180
182 ite 167 181 173 179
183 const 167 01000
184 uext 167 104 2
185 eq 1 171 184
186 ite 167 185 183 182
187 slice 1 171 1 1
188 and 1 163 187
189 ite 103 188 108 104
190 concat 167 50 189
191 uext 167 112 3
192 eq 1 171 191
193 ite 167 192 190 186
194 uext 167 193 0 u2.ap_NS_fsm ; top.v:43.17-51.30|diffeq4.v:66.13-66.22
195 slice 1 171 4 4
196 uext 1 195 0 u2.ap_CS_fsm_state5 ; top.v:43.17-51.30|diffeq4.v:56.9-56.25
197 uext 1 187 0 u2.ap_CS_fsm_state2 ; top.v:43.17-51.30|diffeq4.v:49.9-49.25
198 slice 1 171 0 0
199 uext 1 198 0 u2.ap_CS_fsm_state1 ; top.v:43.17-51.30|diffeq4.v:46.9-46.25
200 state 4 u2.add_ln214_reg_229
201 uext 4 44 3
202 add 4 143 201
203 uext 4 202 0 u2.add_ln214_fu_195_p2 ; top.v:43.17-51.30|diffeq4.v:53.14-53.33
204 uext 4 141 0 u2.add_ln214_1_fu_177_p2 ; top.v:43.17-51.30|diffeq4.v:64.14-64.35
205 ite 1 188 44 11
206 uext 1 205 0 u2.Youtport_V_ap_vld ; top.v:43.17-51.30|diffeq4.v:36.10-36.27
207 uext 4 136 0 u2.Youtport_V ; top.v:43.17-51.30|diffeq4.v:35.15-35.25
208 uext 1 205 0 u2.Xoutport_V_ap_vld ; top.v:43.17-51.30|diffeq4.v:34.10-34.27
209 uext 4 85 0 u2.Xoutport_V ; top.v:43.17-51.30|diffeq4.v:33.15-33.25
210 uext 1 205 0 u2.Uoutport_V_ap_vld ; top.v:43.17-51.30|diffeq4.v:38.10-38.27
211 uext 4 142 0 u2.Uoutport_V ; top.v:43.17-51.30|diffeq4.v:37.15-37.25
212 uext 4 59 0 outputu_1 ; top.v:15.15-15.24
213 uext 4 142 0 outputu_2 ; top.v:28.15-28.24
214 uext 4 85 0 outputx_1 ; top.v:13.15-13.24
215 uext 4 85 0 outputx_2 ; top.v:26.15-26.24
216 uext 4 47 0 outputy_1 ; top.v:14.15-14.24
217 uext 4 136 0 outputy_2 ; top.v:27.15-27.24
218 uext 1 128 0 vu_1 ; top.v:12.9-12.13
219 uext 1 205 0 vu_2 ; top.v:25.9-25.13
220 uext 1 128 0 vx_1 ; top.v:10.9-10.13
221 uext 1 205 0 vx_2 ; top.v:23.9-23.13
222 uext 1 128 0 vy_1 ; top.v:11.9-11.13
223 uext 1 205 0 vy_2 ; top.v:24.9-24.13
224 not 1 12
225 and 1 128 224
226 ite 1 225 44 12
227 ite 1 3 11 226
228 next 1 12 227
229 not 1 14
230 and 1 205 229
231 ite 1 230 44 14
232 ite 1 3 11 231
233 next 1 14 232
234 ite 4 225 59 18
235 ite 4 3 18 234
236 next 4 18 235
237 ite 4 230 142 19
238 ite 4 3 19 237
239 next 4 19 238
240 not 1 22
241 and 1 128 240
242 ite 1 241 44 22
243 ite 1 3 11 242
244 next 1 22 243
245 not 1 24
246 and 1 205 245
247 ite 1 246 44 24
248 ite 1 3 11 247
249 next 1 24 248
250 ite 4 241 85 28
251 ite 4 3 28 250
252 next 4 28 251
253 ite 4 246 85 29
254 ite 4 3 29 253
255 next 4 29 254
256 not 1 33
257 and 1 128 256
258 ite 1 257 44 33
259 ite 1 3 11 258
260 next 1 33 259
261 not 1 35
262 and 1 205 261
263 ite 1 262 44 35
264 ite 1 3 11 263
265 next 1 35 264
266 ite 4 257 47 39
267 ite 4 3 39 266
268 next 4 39 267
269 ite 4 262 136 40
270 ite 4 3 40 269
271 next 4 40 270
272 slice 4 8 7 4
273 ite 4 120 272 47
274 ite 4 63 76 273
275 next 4 47 274
276 ite 4 60 73 51
277 ite 4 120 78 276
278 ite 4 63 122 277
279 next 4 51 278
280 ite 4 3 54 115
281 next 4 55 280
282 slice 4 8 11 8
283 ite 4 120 282 59
284 ite 4 63 75 283
285 next 4 59 284
286 not 1 87
287 and 1 286 57
288 ite 4 287 73 67
289 next 4 67 288
290 ite 4 287 124 122
291 next 4 122 290
292 not 1 163
293 and 1 292 187
294 ite 4 293 150 135
295 next 4 135 294
296 ite 4 198 272 136
297 ite 4 195 135 296
298 next 4 136 297
299 ite 4 198 282 142
300 ite 4 195 154 299
301 next 4 142 300
302 ite 4 198 78 143
303 ite 4 195 200 302
304 next 4 143 303
305 ite 4 293 149 154
306 next 4 154 305
307 ite 167 3 170 193
308 next 167 171 307
309 ite 4 293 202 200
310 next 4 200 309
311 bad 46
; end of yosys output
