// Seed: 2644887107
module module_0 (
    output uwire id_0,
    output tri id_1,
    input tri id_2,
    output wire id_3,
    output tri1 id_4,
    input wor id_5,
    output supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    output supply1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input wand id_12,
    input wire id_13,
    input uwire id_14,
    input wire id_15,
    input wor id_16,
    input uwire id_17,
    input wor id_18,
    input uwire id_19,
    output tri0 id_20,
    output supply1 id_21,
    input tri id_22,
    input wor id_23,
    input supply0 id_24,
    input supply0 id_25,
    input supply0 id_26,
    input tri0 id_27,
    input tri0 id_28,
    input uwire id_29,
    input wire id_30,
    output uwire id_31,
    input uwire id_32,
    output wor id_33
);
  parameter id_35 = -1'b0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  supply1 id_0
    , id_5, id_6,
    input  uwire   id_1,
    output supply0 id_2,
    output logic   id_3
);
  wire id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2
  );
  always_ff id_3 = -1 + 1;
endmodule
