\hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status}{}\section{A\+P\+B2 Peripheral Clock Sleep Enable Disable Status}
\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status}\index{APB2 Peripheral Clock Sleep Enable Disable Status@{APB2 Peripheral Clock Sleep Enable Disable Status}}


Get the enable or disable status of the A\+P\+B2 peripheral clock during Low Power (Sleep) mode.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status_ga0e518b9a088d789d700d121db458403a}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status_ga0e518b9a088d789d700d121db458403a}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+L\+P\+EN)) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status_ga564fe78887dba5a7da7da1b9f2ffb372}\label{group___r_c_c___a_p_b2___clock___sleep___enable___disable___status_ga564fe78887dba5a7da7da1b9f2ffb372}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+L\+P\+EN)) == R\+E\+S\+ET)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Get the enable or disable status of the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wakeup from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}
