#ifndef AC176_P_1_A0017_FHD_VDO_H
#define AC176_P_1_A0017_FHD_VDO_H

#define REGFLAG_CMD				0xFFFA
#define REGFLAG_DELAY			0xFFFC
#define REGFLAG_UDELAY			0xFFFB
#define REGFLAG_END_OF_TABLE	0xFFFD
#define PHYSICAL_WIDTH (69552)
#define PHYSICAL_HEIGHT (154560)

#define MODE_NUM	2

#define ROUND_CORNER_H_TOP 180
#define ROUND_CORNER_H_BOT 180

enum PCB_ID {
	PCB_EVB = 0x1,
	PCB_T0 = 0x2,
};

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC120 = 1,
};

enum LCM_SEED {
	LCM_SEED_NATURAL = 101,
	LCM_SEED_VIVID = 102,
};

struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[256];
};

/* ------------------------- timming parameters ------------------------- */

/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120[] = {
	// /* INI CODE */
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 20, {}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	// Brightness Control Dimming Setting
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
	// DSC PPS Setting
	{REGFLAG_CMD, 2, {0x07,0x01}},
	{REGFLAG_CMD, 2, {0x9D,0x01}},
	{REGFLAG_CMD, 90,{0x9E,0x11, 0x00, 0x00, 0x89, 0x30, 0x80, 0x09, 0x60, 0x04, 0x38,\
			   0x00, 0x28, 0x02, 0x1C, 0x02, 0x1C, 0x02, 0x00, 0x02, 0x0E,\
			   0x00, 0x20, 0x03, 0xDD, 0x00, 0x07, 0x00, 0x0C, 0x02, 0x77,\
			   0x02, 0x8B, 0x18, 0x00, 0x10, 0xF0, 0x03, 0x0C, 0x20, 0x00,\
			   0x06, 0x0B, 0x0B, 0x33, 0x0E, 0x1C, 0x2A, 0x38, 0x46, 0x54,\
			   0x62, 0x69, 0x70, 0x77, 0x79, 0x7B, 0x7D, 0x7E, 0x01, 0x02,\
			   0x01, 0x00, 0x09, 0x40, 0x09, 0xBE, 0x19, 0xFC, 0x19, 0xFA,\
			   0x19, 0xF8, 0x1A, 0x38, 0x1A, 0x78, 0x1A, 0xB6, 0x2A, 0xF6,\
			   0x2B, 0x34, 0x2B, 0x74, 0x3B, 0x74, 0x6B, 0xF4, 0x00}},
	// Frequency Change Setting
	{REGFLAG_CMD, 3, {0xF0,0x5A, 0x5A}},
	{REGFLAG_CMD, 2, {0x60,0x01}},    //120hz
	{REGFLAG_CMD, 2, {0xF7,0x0B}},
	{REGFLAG_CMD, 3, {0xF0,0xA5, 0xA5}},

	// Flat Mode Control
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x89,0xB1}},
	{REGFLAG_CMD, 2, {0xB1,0x2F}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x03,0xB8}},
	{REGFLAG_CMD, 2, {0xB8,0xDF}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x06,0xB8}},
	{REGFLAG_CMD, 2, {0xB8,0xDF}},

	// ERR FG
	{REGFLAG_CMD, 3, {0xF0,0x5A, 0x5A}},
	{REGFLAG_CMD, 3, {0xFC,0x5A, 0x5A}},
	{REGFLAG_CMD, 4, {0xED,0x01,0xCF,0x00}},
	{REGFLAG_CMD, 2, {0xE1,0x9B}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x06,0xF4}},
	{REGFLAG_CMD, 2, {0xF4,0x1F}},
	{REGFLAG_CMD, 3, {0xF0,0xA5, 0xA5}},
	{REGFLAG_CMD, 3, {0xFC,0xA5, 0xA5}},

	/*100% mode on*/
	{REGFLAG_CMD, 2, {0x80,0x05}},
	{REGFLAG_CMD, 2, {0xB1,0x00}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x01,0xB5}},
	{REGFLAG_CMD, 17,{0xB5,0xE2,0x00,0x00, 0x00, 0xE1, 0x00, 0x00, 0x00, 0xE2, 0x00,\
			0xE2, 0xE2, 0xE2, 0x00, 0xE2, 0xE1, 0xE1, 0x00, 0xFF, 0xFF, 0xFF}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
	// FFC Setting
	{REGFLAG_CMD, 3, {0xF0,0x5A, 0x5A}},
	{REGFLAG_CMD, 3, {0xFC,0x5A, 0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00, 0x14, 0xDF}},
	{REGFLAG_CMD, 2, {0xDF,0x01}},
	{REGFLAG_CMD, 8, {0xDF,0x09, 0x30, 0x95, 0x4E, 0x29, 0x4E, 0x29}},    // OSC=96.3MHz@MIPI Speed=0.998Gbps
	{REGFLAG_CMD, 3, {0xF0,0xA5, 0xA5}},
	{REGFLAG_CMD, 3, {0xFC,0xA5, 0xA5}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 1, {0x29}}
};

struct LCM_setting_table dsi_on_cmd_sdc60[] = {
	// /* INI CODE */
	{REGFLAG_CMD, 1, {0x11}},
	{REGFLAG_DELAY, 20, {}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	// Brightness Control Dimming Setting
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
	// DSC PPS Setting
	{REGFLAG_CMD, 2, {0x07,0x01}},
	{REGFLAG_CMD, 2, {0x9D,0x01}},
	{REGFLAG_CMD, 90,{0x9E,0x11, 0x00, 0x00, 0x89, 0x30, 0x80, 0x09, 0x60, 0x04, 0x38,\
			   0x00, 0x28, 0x02, 0x1C, 0x02, 0x1C, 0x02, 0x00, 0x02, 0x0E,\
			   0x00, 0x20, 0x03, 0xDD, 0x00, 0x07, 0x00, 0x0C, 0x02, 0x77,\
			   0x02, 0x8B, 0x18, 0x00, 0x10, 0xF0, 0x03, 0x0C, 0x20, 0x00,\
			   0x06, 0x0B, 0x0B, 0x33, 0x0E, 0x1C, 0x2A, 0x38, 0x46, 0x54,\
			   0x62, 0x69, 0x70, 0x77, 0x79, 0x7B, 0x7D, 0x7E, 0x01, 0x02,\
			   0x01, 0x00, 0x09, 0x40, 0x09, 0xBE, 0x19, 0xFC, 0x19, 0xFA,\
			   0x19, 0xF8, 0x1A, 0x38, 0x1A, 0x78, 0x1A, 0xB6, 0x2A, 0xF6,\
			   0x2B, 0x34, 0x2B, 0x74, 0x3B, 0x74, 0x6B, 0xF4, 0x00}},
	// Frequency Change Setting
	{REGFLAG_CMD, 3, {0xF0,0x5A, 0x5A}},
	{REGFLAG_CMD, 2, {0x60,0x21}},    //60hz
	{REGFLAG_CMD, 2, {0xF7,0x0B}},
	{REGFLAG_CMD, 3, {0xF0,0xA5, 0xA5}},

	// Flat Mode Control
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x89,0xB1}},
	{REGFLAG_CMD, 2, {0xB1,0x2F}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x03,0xB8}},
	{REGFLAG_CMD, 2, {0xB8,0xDF}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x06,0xB8}},
	{REGFLAG_CMD, 2, {0xB8,0xDF}},

	// ERR FG
	{REGFLAG_CMD, 3, {0xF0,0x5A, 0x5A}},
	{REGFLAG_CMD, 3, {0xFC,0x5A, 0x5A}},
	{REGFLAG_CMD, 4, {0xED,0x01,0xCF,0x00}},
	{REGFLAG_CMD, 2, {0xE1,0x9B}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x06,0xF4}},
	{REGFLAG_CMD, 2, {0xF4,0x1F}},
	{REGFLAG_CMD, 3, {0xF0,0xA5, 0xA5}},
	{REGFLAG_CMD, 3, {0xFC,0xA5, 0xA5}},

	/*100% mode on*/
	{REGFLAG_CMD, 2, {0x80,0x05}},
	{REGFLAG_CMD, 2, {0xB1,0x00}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x01,0xB5}},
	{REGFLAG_CMD, 17,{0xB5,0xE2,0x00,0x00, 0x00, 0xE1, 0x00, 0x00, 0x00, 0xE2, 0x00,\
			0xE2, 0xE2, 0xE2, 0x00, 0xE2, 0xE1, 0xE1, 0x00, 0xFF, 0xFF, 0xFF}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
	// FFC Setting
	{REGFLAG_CMD, 3, {0xF0,0x5A, 0x5A}},
	{REGFLAG_CMD, 3, {0xFC,0x5A, 0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00, 0x14, 0xDF}},
	{REGFLAG_CMD, 2, {0xDF,0x01}},
	{REGFLAG_CMD, 8, {0xDF,0x09, 0x30, 0x95, 0x4E, 0x29, 0x4E, 0x29}},    // OSC=96.3MHz@MIPI Speed=0.998Gbps
	{REGFLAG_CMD, 3, {0xF0,0xA5, 0xA5}},
	{REGFLAG_CMD, 3, {0xFC,0xA5, 0xA5}},
	{REGFLAG_DELAY, 120, {}},
	{REGFLAG_CMD, 1, {0x29}}
};

/* -------------------------APL switch start------------------------- */
struct LCM_setting_table dsi_switch_hbm_apl_on[] = {
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x89,0xB1}},
	{REGFLAG_CMD, 2, {0xB1,0x0F}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x03,0xB8}},
	{REGFLAG_CMD, 2, {0xB8,0xDF}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x06,0xB8}},
	{REGFLAG_CMD, 2, {0xB8,0xDF}},
	{REGFLAG_CMD, 2, {0x80,0x05}},
	{REGFLAG_CMD, 2, {0xB1,0x00}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x01,0xB5}},
	{REGFLAG_CMD, 16, {0xB5,0xE2,0x00,0x00,0x00,0xE1,0x00,0x00,0x00,0xE2,0x00,0xE2,0xE2,0xE2,0x00,0xE2,0xE1,0xE1,0x00,0xFF,0xFF,0xFF}},
	{REGFLAG_CMD, 3, {0x51, 0x0F, 0xFF}},
	{REGFLAG_CMD, 3, {0xF0, 0xA5, 0xA5}},
};

struct LCM_setting_table dsi_switch_hbm_apl_off[] = {
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x89,0xB1}},
	{REGFLAG_CMD, 2, {0xB1,0x2F}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x03,0xB8}},
	{REGFLAG_CMD, 2, {0xB8,0xDF}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x06,0xB8}},
	{REGFLAG_CMD, 2, {0xB8,0xDF}},
	{REGFLAG_CMD, 2, {0x80,0x05}},
	{REGFLAG_CMD, 2, {0xB1,0x00}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x01,0xB5}},
	{REGFLAG_CMD, 16, {0xB5,0xE2,0x00,0x00,0x00,0xE1,0x00,0x00,0x00,0xE2,0x00,0xE2,0xE2,0xE2,0x00,0xE2,0xE1,0xE1,0x00,0xFF,0xFF,0xFF}},
	{REGFLAG_CMD, 3, {0x51, 0x0F, 0xFF}},
	{REGFLAG_CMD, 3, {0xF0, 0xA5, 0xA5}},
};
/* -------------------------APL switch end------------------------- */

struct LCM_setting_table lcm_seed_vivid[] ={};
struct LCM_setting_table lcm_seed_natural[] ={};

/* --------------- panel common --------------- */
/* #ifdef OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT */
/* aod/fod command */
struct LCM_setting_table aod_on_cmd[] = {
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 3, {0x51,0x02,0x9E}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table aod_off_cmd_60hz[] = {
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table aod_off_cmd_120hz[] = {
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table aod_off_cmd_90hz[] = {
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table aod_high_mode[] = {
	/* AOD High Mode, 50nit */
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 3, {0x51,0x02,0x9E}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table aod_low_mode[] = {
	/* AOD Low Mode 10nit */
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 3, {0x51,0x01,0x70}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table hbm_on_cmd_60hz[] = {
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x0C,0xB2}},
	{REGFLAG_CMD, 2, {0xB2,0x30}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0xE0}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0x55}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table hbm_on_cmd_90hz[] = {
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x0C,0xB2}},
	{REGFLAG_CMD, 2, {0xB2,0x30}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0xE0}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0x55}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table hbm_on_cmd_120hz[] = {
	/* HBM Mode ON */
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x0C,0xB2}},
	{REGFLAG_CMD, 2, {0xB2,0x30}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0xE0}},
	{REGFLAG_CMD, 3, {0x51,0x0D,0x55}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table hbm_off_cmd_60hz[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x0C,0xB2}},
	{REGFLAG_CMD, 2, {0xB2,0x30}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table hbm_off_cmd_90hz[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x0C,0xB2}},
	{REGFLAG_CMD, 2, {0xB2,0x30}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};

struct LCM_setting_table hbm_off_cmd_120hz[] = {
	/* HBM Mode OFF */
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 4, {0xB0,0x00,0x0C,0xB2}},
	{REGFLAG_CMD, 2, {0xB2,0x30}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
	{REGFLAG_CMD, 3, {0xF0,0x5A,0x5A}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 3, {0xF0,0xA5,0xA5}},
};
/* #endif  *//* OPLUS_FEATURE_DISPLAY_ONSCREENFINGERPRINT */
#endif
