
001GrowTent.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bcd0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  0800be60  0800be60  0001be60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c25c  0800c25c  0002043c  2**0
                  CONTENTS
  4 .ARM          00000008  0800c25c  0800c25c  0001c25c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c264  0800c264  0002043c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c264  0800c264  0001c264  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c268  0800c268  0001c268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000043c  20000000  0800c26c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a94  2000043c  0800c6a8  0002043c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ed0  0800c6a8  00020ed0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002066e  00000000  00000000  00020466  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004599  00000000  00000000  00040ad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b18  00000000  00000000  00045070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001910  00000000  00000000  00046b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028595  00000000  00000000  00048498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028acb  00000000  00000000  00070a2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8b0f  00000000  00000000  000994f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00172007  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007488  00000000  00000000  00172058  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000043c 	.word	0x2000043c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800be48 	.word	0x0800be48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000440 	.word	0x20000440
 80001cc:	0800be48 	.word	0x0800be48

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14d      	bne.n	800035c <__udivmoddi4+0xac>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d968      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b152      	cbz	r2, 80002e2 <__udivmoddi4+0x32>
 80002cc:	fa01 f302 	lsl.w	r3, r1, r2
 80002d0:	f1c2 0120 	rsb	r1, r2, #32
 80002d4:	fa20 f101 	lsr.w	r1, r0, r1
 80002d8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002dc:	ea41 0803 	orr.w	r8, r1, r3
 80002e0:	4094      	lsls	r4, r2
 80002e2:	ea4f 451c 	mov.w	r5, ip, lsr #16
 80002e6:	0c21      	lsrs	r1, r4, #16
 80002e8:	fbb8 fef5 	udiv	lr, r8, r5
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	fb05 831e 	mls	r3, r5, lr, r8
 80002f4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f8:	fb0e f107 	mul.w	r1, lr, r7
 80002fc:	4299      	cmp	r1, r3
 80002fe:	d90b      	bls.n	8000318 <__udivmoddi4+0x68>
 8000300:	eb1c 0303 	adds.w	r3, ip, r3
 8000304:	f10e 30ff 	add.w	r0, lr, #4294967295
 8000308:	f080 811e 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030c:	4299      	cmp	r1, r3
 800030e:	f240 811b 	bls.w	8000548 <__udivmoddi4+0x298>
 8000312:	f1ae 0e02 	sub.w	lr, lr, #2
 8000316:	4463      	add	r3, ip
 8000318:	1a5b      	subs	r3, r3, r1
 800031a:	b2a4      	uxth	r4, r4
 800031c:	fbb3 f0f5 	udiv	r0, r3, r5
 8000320:	fb05 3310 	mls	r3, r5, r0, r3
 8000324:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000328:	fb00 f707 	mul.w	r7, r0, r7
 800032c:	42a7      	cmp	r7, r4
 800032e:	d90a      	bls.n	8000346 <__udivmoddi4+0x96>
 8000330:	eb1c 0404 	adds.w	r4, ip, r4
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295
 8000338:	f080 8108 	bcs.w	800054c <__udivmoddi4+0x29c>
 800033c:	42a7      	cmp	r7, r4
 800033e:	f240 8105 	bls.w	800054c <__udivmoddi4+0x29c>
 8000342:	4464      	add	r4, ip
 8000344:	3802      	subs	r0, #2
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800034c:	2100      	movs	r1, #0
 800034e:	b11e      	cbz	r6, 8000358 <__udivmoddi4+0xa8>
 8000350:	40d4      	lsrs	r4, r2
 8000352:	2300      	movs	r3, #0
 8000354:	e9c6 4300 	strd	r4, r3, [r6]
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	428b      	cmp	r3, r1
 800035e:	d908      	bls.n	8000372 <__udivmoddi4+0xc2>
 8000360:	2e00      	cmp	r6, #0
 8000362:	f000 80ee 	beq.w	8000542 <__udivmoddi4+0x292>
 8000366:	2100      	movs	r1, #0
 8000368:	e9c6 0500 	strd	r0, r5, [r6]
 800036c:	4608      	mov	r0, r1
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f183 	clz	r1, r3
 8000376:	2900      	cmp	r1, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	42ab      	cmp	r3, r5
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb65 0303 	sbc.w	r3, r5, r3
 800038a:	2001      	movs	r0, #1
 800038c:	4698      	mov	r8, r3
 800038e:	2e00      	cmp	r6, #0
 8000390:	d0e2      	beq.n	8000358 <__udivmoddi4+0xa8>
 8000392:	e9c6 4800 	strd	r4, r8, [r6]
 8000396:	e7df      	b.n	8000358 <__udivmoddi4+0xa8>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8091 	bne.w	80004c8 <__udivmoddi4+0x218>
 80003a6:	eba1 050c 	sub.w	r5, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2101      	movs	r1, #1
 80003b4:	fbb5 f3f7 	udiv	r3, r5, r7
 80003b8:	fb07 5013 	mls	r0, r7, r3, r5
 80003bc:	0c25      	lsrs	r5, r4, #16
 80003be:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	42a8      	cmp	r0, r5
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0505 	adds.w	r5, ip, r5
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	42a8      	cmp	r0, r5
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a2d      	subs	r5, r5, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb5 f0f7 	udiv	r0, r5, r7
 80003e4:	fb07 5510 	mls	r5, r7, r0, r5
 80003e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 35ff 	add.w	r5, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4628      	mov	r0, r5
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79e      	b.n	800034e <__udivmoddi4+0x9e>
 8000410:	f1c1 0720 	rsb	r7, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa05 f301 	lsl.w	r3, r5, r1
 8000426:	431c      	orrs	r4, r3
 8000428:	40fd      	lsrs	r5, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f301 	lsl.w	r3, r0, r1
 8000432:	fbb5 f8f9 	udiv	r8, r5, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 5518 	mls	r5, r9, r8, r5
 8000440:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	42a8      	cmp	r0, r5
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0505 	adds.w	r5, ip, r5
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	42a8      	cmp	r0, r5
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4465      	add	r5, ip
 8000468:	1a2d      	subs	r5, r5, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000470:	fb09 5510 	mls	r5, r9, r0, r5
 8000474:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	45ae      	cmp	lr, r5
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0505 	adds.w	r5, ip, r5
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	45ae      	cmp	lr, r5
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4465      	add	r5, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba5 050e 	sub.w	r5, r5, lr
 800049e:	42a5      	cmp	r5, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15e      	cbz	r6, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb65 050e 	sbc.w	r5, r5, lr
 80004b2:	fa05 f707 	lsl.w	r7, r5, r7
 80004b6:	fa22 f301 	lsr.w	r3, r2, r1
 80004ba:	40cd      	lsrs	r5, r1
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c6 7500 	strd	r7, r5, [r6]
 80004c2:	2100      	movs	r1, #0
 80004c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c8:	f1c2 0320 	rsb	r3, r2, #32
 80004cc:	fa20 f103 	lsr.w	r1, r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa25 f303 	lsr.w	r3, r5, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	430d      	orrs	r5, r1
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f1f7 	udiv	r1, r3, r7
 80004e8:	fb07 3011 	mls	r0, r7, r1, r3
 80004ec:	0c2b      	lsrs	r3, r5, #16
 80004ee:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80004f2:	fb01 f00e 	mul.w	r0, r1, lr
 80004f6:	4298      	cmp	r0, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f101 38ff 	add.w	r8, r1, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	4298      	cmp	r0, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3902      	subs	r1, #2
 800050e:	4463      	add	r3, ip
 8000510:	1a1b      	subs	r3, r3, r0
 8000512:	b2ad      	uxth	r5, r5
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3310 	mls	r3, r7, r0, r3
 800051c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000520:	fb00 f30e 	mul.w	r3, r0, lr
 8000524:	42ab      	cmp	r3, r5
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0505 	adds.w	r5, ip, r5
 800052c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3802      	subs	r0, #2
 8000538:	4465      	add	r5, ip
 800053a:	1aed      	subs	r5, r5, r3
 800053c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	4631      	mov	r1, r6
 8000544:	4630      	mov	r0, r6
 8000546:	e707      	b.n	8000358 <__udivmoddi4+0xa8>
 8000548:	4686      	mov	lr, r0
 800054a:	e6e5      	b.n	8000318 <__udivmoddi4+0x68>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fa      	b.n	8000346 <__udivmoddi4+0x96>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4640      	mov	r0, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4641      	mov	r1, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4465      	add	r5, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4608      	mov	r0, r1
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8000588:	4904      	ldr	r1, [pc, #16]	; (800059c <MX_FATFS_Init+0x18>)
 800058a:	4805      	ldr	r0, [pc, #20]	; (80005a0 <MX_FATFS_Init+0x1c>)
 800058c:	f003 f85a 	bl	8003644 <FATFS_LinkDriver>
 8000590:	4603      	mov	r3, r0
 8000592:	461a      	mov	r2, r3
 8000594:	4b03      	ldr	r3, [pc, #12]	; (80005a4 <MX_FATFS_Init+0x20>)
 8000596:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}
 800059c:	2000045c 	.word	0x2000045c
 80005a0:	20000004 	.word	0x20000004
 80005a4:	20000458 	.word	0x20000458

080005a8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80005ac:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80005ae:	4618      	mov	r0, r3
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr
	...

080005b8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80005c2:	4b06      	ldr	r3, [pc, #24]	; (80005dc <USER_initialize+0x24>)
 80005c4:	2201      	movs	r2, #1
 80005c6:	701a      	strb	r2, [r3, #0]
    return USER_SPI_initialize(pdrv);;
 80005c8:	79fb      	ldrb	r3, [r7, #7]
 80005ca:	4618      	mov	r0, r3
 80005cc:	f000 f9e4 	bl	8000998 <USER_SPI_initialize>
 80005d0:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
 80005da:	bf00      	nop
 80005dc:	20000000 	.word	0x20000000

080005e0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 80005ea:	4b06      	ldr	r3, [pc, #24]	; (8000604 <USER_status+0x24>)
 80005ec:	2201      	movs	r2, #1
 80005ee:	701a      	strb	r2, [r3, #0]
    return USER_SPI_status(pdrv);
 80005f0:	79fb      	ldrb	r3, [r7, #7]
 80005f2:	4618      	mov	r0, r3
 80005f4:	f000 fabc 	bl	8000b70 <USER_SPI_status>
 80005f8:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000000 	.word	0x20000000

08000608 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0
 800060e:	60b9      	str	r1, [r7, #8]
 8000610:	607a      	str	r2, [r7, #4]
 8000612:	603b      	str	r3, [r7, #0]
 8000614:	4603      	mov	r3, r0
 8000616:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 8000618:	7bf8      	ldrb	r0, [r7, #15]
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	687a      	ldr	r2, [r7, #4]
 800061e:	68b9      	ldr	r1, [r7, #8]
 8000620:	f000 faba 	bl	8000b98 <USER_SPI_read>
 8000624:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8000626:	4618      	mov	r0, r3
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}

0800062e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	b084      	sub	sp, #16
 8000632:	af00      	add	r7, sp, #0
 8000634:	60b9      	str	r1, [r7, #8]
 8000636:	607a      	str	r2, [r7, #4]
 8000638:	603b      	str	r3, [r7, #0]
 800063a:	4603      	mov	r3, r0
 800063c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 800063e:	7bf8      	ldrb	r0, [r7, #15]
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	68b9      	ldr	r1, [r7, #8]
 8000646:	f000 fb0d 	bl	8000c64 <USER_SPI_write>
 800064a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800064c:	4618      	mov	r0, r3
 800064e:	3710      	adds	r7, #16
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}

08000654 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b084      	sub	sp, #16
 8000658:	af00      	add	r7, sp, #0
 800065a:	4603      	mov	r3, r0
 800065c:	603a      	str	r2, [r7, #0]
 800065e:	71fb      	strb	r3, [r7, #7]
 8000660:	460b      	mov	r3, r1
 8000662:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8000664:	2301      	movs	r3, #1
 8000666:	73fb      	strb	r3, [r7, #15]
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8000668:	79b9      	ldrb	r1, [r7, #6]
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	683a      	ldr	r2, [r7, #0]
 800066e:	4618      	mov	r0, r3
 8000670:	f000 fb74 	bl	8000d5c <USER_SPI_ioctl>
 8000674:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8000676:	4618      	mov	r0, r3
 8000678:	3710      	adds	r7, #16
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
	...

08000680 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8000688:	f005 faa2 	bl	8005bd0 <HAL_GetTick>
 800068c:	4603      	mov	r3, r0
 800068e:	4a04      	ldr	r2, [pc, #16]	; (80006a0 <SPI_Timer_On+0x20>)
 8000690:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8000692:	4a04      	ldr	r2, [pc, #16]	; (80006a4 <SPI_Timer_On+0x24>)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	6013      	str	r3, [r2, #0]
}
 8000698:	bf00      	nop
 800069a:	3708      	adds	r7, #8
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	20000464 	.word	0x20000464
 80006a4:	20000468 	.word	0x20000468

080006a8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80006ac:	f005 fa90 	bl	8005bd0 <HAL_GetTick>
 80006b0:	4602      	mov	r2, r0
 80006b2:	4b06      	ldr	r3, [pc, #24]	; (80006cc <SPI_Timer_Status+0x24>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	1ad2      	subs	r2, r2, r3
 80006b8:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <SPI_Timer_Status+0x28>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	429a      	cmp	r2, r3
 80006be:	bf34      	ite	cc
 80006c0:	2301      	movcc	r3, #1
 80006c2:	2300      	movcs	r3, #0
 80006c4:	b2db      	uxtb	r3, r3
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000464 	.word	0x20000464
 80006d0:	20000468 	.word	0x20000468

080006d4 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b086      	sub	sp, #24
 80006d8:	af02      	add	r7, sp, #8
 80006da:	4603      	mov	r3, r0
 80006dc:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80006de:	f107 020f 	add.w	r2, r7, #15
 80006e2:	1df9      	adds	r1, r7, #7
 80006e4:	2332      	movs	r3, #50	; 0x32
 80006e6:	9300      	str	r3, [sp, #0]
 80006e8:	2301      	movs	r3, #1
 80006ea:	4804      	ldr	r0, [pc, #16]	; (80006fc <xchg_spi+0x28>)
 80006ec:	f008 fb7c 	bl	8008de8 <HAL_SPI_TransmitReceive>
    return rxDat;
 80006f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	3710      	adds	r7, #16
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	20000e3c 	.word	0x20000e3c

08000700 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8000700:	b590      	push	{r4, r7, lr}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800070a:	2300      	movs	r3, #0
 800070c:	60fb      	str	r3, [r7, #12]
 800070e:	e00a      	b.n	8000726 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	18d4      	adds	r4, r2, r3
 8000716:	20ff      	movs	r0, #255	; 0xff
 8000718:	f7ff ffdc 	bl	80006d4 <xchg_spi>
 800071c:	4603      	mov	r3, r0
 800071e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	3301      	adds	r3, #1
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	68fa      	ldr	r2, [r7, #12]
 8000728:	683b      	ldr	r3, [r7, #0]
 800072a:	429a      	cmp	r2, r3
 800072c:	d3f0      	bcc.n	8000710 <rcvr_spi_multi+0x10>
	}
}
 800072e:	bf00      	nop
 8000730:	bf00      	nop
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	bd90      	pop	{r4, r7, pc}

08000738 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8000742:	2300      	movs	r3, #0
 8000744:	60fb      	str	r3, [r7, #12]
 8000746:	e009      	b.n	800075c <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	4413      	add	r3, r2
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff ffbf 	bl	80006d4 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	3301      	adds	r3, #1
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	68fa      	ldr	r2, [r7, #12]
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	429a      	cmp	r2, r3
 8000762:	d3f1      	bcc.n	8000748 <xmit_spi_multi+0x10>
	}
}
 8000764:	bf00      	nop
 8000766:	bf00      	nop
 8000768:	3710      	adds	r7, #16
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}

0800076e <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800076e:	b580      	push	{r7, lr}
 8000770:	b086      	sub	sp, #24
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8000776:	f005 fa2b 	bl	8005bd0 <HAL_GetTick>
 800077a:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8000780:	20ff      	movs	r0, #255	; 0xff
 8000782:	f7ff ffa7 	bl	80006d4 <xchg_spi>
 8000786:	4603      	mov	r3, r0
 8000788:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800078a:	7bfb      	ldrb	r3, [r7, #15]
 800078c:	2bff      	cmp	r3, #255	; 0xff
 800078e:	d007      	beq.n	80007a0 <wait_ready+0x32>
 8000790:	f005 fa1e 	bl	8005bd0 <HAL_GetTick>
 8000794:	4602      	mov	r2, r0
 8000796:	697b      	ldr	r3, [r7, #20]
 8000798:	1ad3      	subs	r3, r2, r3
 800079a:	693a      	ldr	r2, [r7, #16]
 800079c:	429a      	cmp	r2, r3
 800079e:	d8ef      	bhi.n	8000780 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80007a0:	7bfb      	ldrb	r3, [r7, #15]
 80007a2:	2bff      	cmp	r3, #255	; 0xff
 80007a4:	bf0c      	ite	eq
 80007a6:	2301      	moveq	r3, #1
 80007a8:	2300      	movne	r3, #0
 80007aa:	b2db      	uxtb	r3, r3
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3718      	adds	r7, #24
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80007b8:	2201      	movs	r2, #1
 80007ba:	2140      	movs	r1, #64	; 0x40
 80007bc:	4803      	ldr	r0, [pc, #12]	; (80007cc <despiselect+0x18>)
 80007be:	f005 fcdf 	bl	8006180 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80007c2:	20ff      	movs	r0, #255	; 0xff
 80007c4:	f7ff ff86 	bl	80006d4 <xchg_spi>

}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	48000400 	.word	0x48000400

080007d0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80007d4:	2200      	movs	r2, #0
 80007d6:	2140      	movs	r1, #64	; 0x40
 80007d8:	4809      	ldr	r0, [pc, #36]	; (8000800 <spiselect+0x30>)
 80007da:	f005 fcd1 	bl	8006180 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80007de:	20ff      	movs	r0, #255	; 0xff
 80007e0:	f7ff ff78 	bl	80006d4 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80007e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007e8:	f7ff ffc1 	bl	800076e <wait_ready>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <spiselect+0x26>
 80007f2:	2301      	movs	r3, #1
 80007f4:	e002      	b.n	80007fc <spiselect+0x2c>

	despiselect();
 80007f6:	f7ff ffdd 	bl	80007b4 <despiselect>
	return 0;	/* Timeout */
 80007fa:	2300      	movs	r3, #0
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	48000400 	.word	0x48000400

08000804 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800080e:	20c8      	movs	r0, #200	; 0xc8
 8000810:	f7ff ff36 	bl	8000680 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8000814:	20ff      	movs	r0, #255	; 0xff
 8000816:	f7ff ff5d 	bl	80006d4 <xchg_spi>
 800081a:	4603      	mov	r3, r0
 800081c:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800081e:	7bfb      	ldrb	r3, [r7, #15]
 8000820:	2bff      	cmp	r3, #255	; 0xff
 8000822:	d104      	bne.n	800082e <rcvr_datablock+0x2a>
 8000824:	f7ff ff40 	bl	80006a8 <SPI_Timer_Status>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d1f2      	bne.n	8000814 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	2bfe      	cmp	r3, #254	; 0xfe
 8000832:	d001      	beq.n	8000838 <rcvr_datablock+0x34>
 8000834:	2300      	movs	r3, #0
 8000836:	e00a      	b.n	800084e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8000838:	6839      	ldr	r1, [r7, #0]
 800083a:	6878      	ldr	r0, [r7, #4]
 800083c:	f7ff ff60 	bl	8000700 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8000840:	20ff      	movs	r0, #255	; 0xff
 8000842:	f7ff ff47 	bl	80006d4 <xchg_spi>
 8000846:	20ff      	movs	r0, #255	; 0xff
 8000848:	f7ff ff44 	bl	80006d4 <xchg_spi>

	return 1;						/* Function succeeded */
 800084c:	2301      	movs	r3, #1
}
 800084e:	4618      	mov	r0, r3
 8000850:	3710      	adds	r7, #16
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b084      	sub	sp, #16
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
 800085e:	460b      	mov	r3, r1
 8000860:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8000862:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000866:	f7ff ff82 	bl	800076e <wait_ready>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d101      	bne.n	8000874 <xmit_datablock+0x1e>
 8000870:	2300      	movs	r3, #0
 8000872:	e01e      	b.n	80008b2 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8000874:	78fb      	ldrb	r3, [r7, #3]
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff ff2c 	bl	80006d4 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800087c:	78fb      	ldrb	r3, [r7, #3]
 800087e:	2bfd      	cmp	r3, #253	; 0xfd
 8000880:	d016      	beq.n	80008b0 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8000882:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000886:	6878      	ldr	r0, [r7, #4]
 8000888:	f7ff ff56 	bl	8000738 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800088c:	20ff      	movs	r0, #255	; 0xff
 800088e:	f7ff ff21 	bl	80006d4 <xchg_spi>
 8000892:	20ff      	movs	r0, #255	; 0xff
 8000894:	f7ff ff1e 	bl	80006d4 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8000898:	20ff      	movs	r0, #255	; 0xff
 800089a:	f7ff ff1b 	bl	80006d4 <xchg_spi>
 800089e:	4603      	mov	r3, r0
 80008a0:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80008a2:	7bfb      	ldrb	r3, [r7, #15]
 80008a4:	f003 031f 	and.w	r3, r3, #31
 80008a8:	2b05      	cmp	r3, #5
 80008aa:	d001      	beq.n	80008b0 <xmit_datablock+0x5a>
 80008ac:	2300      	movs	r3, #0
 80008ae:	e000      	b.n	80008b2 <xmit_datablock+0x5c>
	}
	return 1;
 80008b0:	2301      	movs	r3, #1
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3710      	adds	r7, #16
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}

080008ba <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	b084      	sub	sp, #16
 80008be:	af00      	add	r7, sp, #0
 80008c0:	4603      	mov	r3, r0
 80008c2:	6039      	str	r1, [r7, #0]
 80008c4:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80008c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	da0e      	bge.n	80008ec <send_cmd+0x32>
		cmd &= 0x7F;
 80008ce:	79fb      	ldrb	r3, [r7, #7]
 80008d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80008d4:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80008d6:	2100      	movs	r1, #0
 80008d8:	2037      	movs	r0, #55	; 0x37
 80008da:	f7ff ffee 	bl	80008ba <send_cmd>
 80008de:	4603      	mov	r3, r0
 80008e0:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80008e2:	7bbb      	ldrb	r3, [r7, #14]
 80008e4:	2b01      	cmp	r3, #1
 80008e6:	d901      	bls.n	80008ec <send_cmd+0x32>
 80008e8:	7bbb      	ldrb	r3, [r7, #14]
 80008ea:	e051      	b.n	8000990 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80008ec:	79fb      	ldrb	r3, [r7, #7]
 80008ee:	2b0c      	cmp	r3, #12
 80008f0:	d008      	beq.n	8000904 <send_cmd+0x4a>
		despiselect();
 80008f2:	f7ff ff5f 	bl	80007b4 <despiselect>
		if (!spiselect()) return 0xFF;
 80008f6:	f7ff ff6b 	bl	80007d0 <spiselect>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d101      	bne.n	8000904 <send_cmd+0x4a>
 8000900:	23ff      	movs	r3, #255	; 0xff
 8000902:	e045      	b.n	8000990 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800090a:	b2db      	uxtb	r3, r3
 800090c:	4618      	mov	r0, r3
 800090e:	f7ff fee1 	bl	80006d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	0e1b      	lsrs	r3, r3, #24
 8000916:	b2db      	uxtb	r3, r3
 8000918:	4618      	mov	r0, r3
 800091a:	f7ff fedb 	bl	80006d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	0c1b      	lsrs	r3, r3, #16
 8000922:	b2db      	uxtb	r3, r3
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff fed5 	bl	80006d4 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	0a1b      	lsrs	r3, r3, #8
 800092e:	b2db      	uxtb	r3, r3
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff fecf 	bl	80006d4 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	4618      	mov	r0, r3
 800093c:	f7ff feca 	bl	80006d4 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8000940:	2301      	movs	r3, #1
 8000942:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8000944:	79fb      	ldrb	r3, [r7, #7]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d101      	bne.n	800094e <send_cmd+0x94>
 800094a:	2395      	movs	r3, #149	; 0x95
 800094c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800094e:	79fb      	ldrb	r3, [r7, #7]
 8000950:	2b08      	cmp	r3, #8
 8000952:	d101      	bne.n	8000958 <send_cmd+0x9e>
 8000954:	2387      	movs	r3, #135	; 0x87
 8000956:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8000958:	7bfb      	ldrb	r3, [r7, #15]
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff feba 	bl	80006d4 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8000960:	79fb      	ldrb	r3, [r7, #7]
 8000962:	2b0c      	cmp	r3, #12
 8000964:	d102      	bne.n	800096c <send_cmd+0xb2>
 8000966:	20ff      	movs	r0, #255	; 0xff
 8000968:	f7ff feb4 	bl	80006d4 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800096c:	230a      	movs	r3, #10
 800096e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8000970:	20ff      	movs	r0, #255	; 0xff
 8000972:	f7ff feaf 	bl	80006d4 <xchg_spi>
 8000976:	4603      	mov	r3, r0
 8000978:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800097a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800097e:	2b00      	cmp	r3, #0
 8000980:	da05      	bge.n	800098e <send_cmd+0xd4>
 8000982:	7bfb      	ldrb	r3, [r7, #15]
 8000984:	3b01      	subs	r3, #1
 8000986:	73fb      	strb	r3, [r7, #15]
 8000988:	7bfb      	ldrb	r3, [r7, #15]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d1f0      	bne.n	8000970 <send_cmd+0xb6>

	return res;							/* Return received response */
 800098e:	7bbb      	ldrb	r3, [r7, #14]
}
 8000990:	4618      	mov	r0, r3
 8000992:	3710      	adds	r7, #16
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}

08000998 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8000998:	b590      	push	{r4, r7, lr}
 800099a:	b085      	sub	sp, #20
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <USER_SPI_initialize+0x14>
 80009a8:	2301      	movs	r3, #1
 80009aa:	e0d6      	b.n	8000b5a <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80009ac:	4b6d      	ldr	r3, [pc, #436]	; (8000b64 <USER_SPI_initialize+0x1cc>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	f003 0302 	and.w	r3, r3, #2
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d003      	beq.n	80009c2 <USER_SPI_initialize+0x2a>
 80009ba:	4b6a      	ldr	r3, [pc, #424]	; (8000b64 <USER_SPI_initialize+0x1cc>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	e0cb      	b.n	8000b5a <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80009c2:	4b69      	ldr	r3, [pc, #420]	; (8000b68 <USER_SPI_initialize+0x1d0>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80009cc:	4b66      	ldr	r3, [pc, #408]	; (8000b68 <USER_SPI_initialize+0x1d0>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 80009d4:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80009d6:	230a      	movs	r3, #10
 80009d8:	73fb      	strb	r3, [r7, #15]
 80009da:	e005      	b.n	80009e8 <USER_SPI_initialize+0x50>
 80009dc:	20ff      	movs	r0, #255	; 0xff
 80009de:	f7ff fe79 	bl	80006d4 <xchg_spi>
 80009e2:	7bfb      	ldrb	r3, [r7, #15]
 80009e4:	3b01      	subs	r3, #1
 80009e6:	73fb      	strb	r3, [r7, #15]
 80009e8:	7bfb      	ldrb	r3, [r7, #15]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d1f6      	bne.n	80009dc <USER_SPI_initialize+0x44>

	ty = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80009f2:	2100      	movs	r1, #0
 80009f4:	2000      	movs	r0, #0
 80009f6:	f7ff ff60 	bl	80008ba <send_cmd>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	f040 808b 	bne.w	8000b18 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8000a02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a06:	f7ff fe3b 	bl	8000680 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8000a0a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000a0e:	2008      	movs	r0, #8
 8000a10:	f7ff ff53 	bl	80008ba <send_cmd>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d151      	bne.n	8000abe <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	73fb      	strb	r3, [r7, #15]
 8000a1e:	e00d      	b.n	8000a3c <USER_SPI_initialize+0xa4>
 8000a20:	7bfc      	ldrb	r4, [r7, #15]
 8000a22:	20ff      	movs	r0, #255	; 0xff
 8000a24:	f7ff fe56 	bl	80006d4 <xchg_spi>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	461a      	mov	r2, r3
 8000a2c:	f104 0310 	add.w	r3, r4, #16
 8000a30:	443b      	add	r3, r7
 8000a32:	f803 2c08 	strb.w	r2, [r3, #-8]
 8000a36:	7bfb      	ldrb	r3, [r7, #15]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	73fb      	strb	r3, [r7, #15]
 8000a3c:	7bfb      	ldrb	r3, [r7, #15]
 8000a3e:	2b03      	cmp	r3, #3
 8000a40:	d9ee      	bls.n	8000a20 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8000a42:	7abb      	ldrb	r3, [r7, #10]
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d167      	bne.n	8000b18 <USER_SPI_initialize+0x180>
 8000a48:	7afb      	ldrb	r3, [r7, #11]
 8000a4a:	2baa      	cmp	r3, #170	; 0xaa
 8000a4c:	d164      	bne.n	8000b18 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8000a4e:	bf00      	nop
 8000a50:	f7ff fe2a 	bl	80006a8 <SPI_Timer_Status>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d007      	beq.n	8000a6a <USER_SPI_initialize+0xd2>
 8000a5a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000a5e:	20a9      	movs	r0, #169	; 0xa9
 8000a60:	f7ff ff2b 	bl	80008ba <send_cmd>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d1f2      	bne.n	8000a50 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8000a6a:	f7ff fe1d 	bl	80006a8 <SPI_Timer_Status>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d051      	beq.n	8000b18 <USER_SPI_initialize+0x180>
 8000a74:	2100      	movs	r1, #0
 8000a76:	203a      	movs	r0, #58	; 0x3a
 8000a78:	f7ff ff1f 	bl	80008ba <send_cmd>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d14a      	bne.n	8000b18 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8000a82:	2300      	movs	r3, #0
 8000a84:	73fb      	strb	r3, [r7, #15]
 8000a86:	e00d      	b.n	8000aa4 <USER_SPI_initialize+0x10c>
 8000a88:	7bfc      	ldrb	r4, [r7, #15]
 8000a8a:	20ff      	movs	r0, #255	; 0xff
 8000a8c:	f7ff fe22 	bl	80006d4 <xchg_spi>
 8000a90:	4603      	mov	r3, r0
 8000a92:	461a      	mov	r2, r3
 8000a94:	f104 0310 	add.w	r3, r4, #16
 8000a98:	443b      	add	r3, r7
 8000a9a:	f803 2c08 	strb.w	r2, [r3, #-8]
 8000a9e:	7bfb      	ldrb	r3, [r7, #15]
 8000aa0:	3301      	adds	r3, #1
 8000aa2:	73fb      	strb	r3, [r7, #15]
 8000aa4:	7bfb      	ldrb	r3, [r7, #15]
 8000aa6:	2b03      	cmp	r3, #3
 8000aa8:	d9ee      	bls.n	8000a88 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8000aaa:	7a3b      	ldrb	r3, [r7, #8]
 8000aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <USER_SPI_initialize+0x120>
 8000ab4:	230c      	movs	r3, #12
 8000ab6:	e000      	b.n	8000aba <USER_SPI_initialize+0x122>
 8000ab8:	2304      	movs	r3, #4
 8000aba:	737b      	strb	r3, [r7, #13]
 8000abc:	e02c      	b.n	8000b18 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8000abe:	2100      	movs	r1, #0
 8000ac0:	20a9      	movs	r0, #169	; 0xa9
 8000ac2:	f7ff fefa 	bl	80008ba <send_cmd>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d804      	bhi.n	8000ad6 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8000acc:	2302      	movs	r3, #2
 8000ace:	737b      	strb	r3, [r7, #13]
 8000ad0:	23a9      	movs	r3, #169	; 0xa9
 8000ad2:	73bb      	strb	r3, [r7, #14]
 8000ad4:	e003      	b.n	8000ade <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	737b      	strb	r3, [r7, #13]
 8000ada:	2301      	movs	r3, #1
 8000adc:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8000ade:	bf00      	nop
 8000ae0:	f7ff fde2 	bl	80006a8 <SPI_Timer_Status>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d007      	beq.n	8000afa <USER_SPI_initialize+0x162>
 8000aea:	7bbb      	ldrb	r3, [r7, #14]
 8000aec:	2100      	movs	r1, #0
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff fee3 	bl	80008ba <send_cmd>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d1f2      	bne.n	8000ae0 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8000afa:	f7ff fdd5 	bl	80006a8 <SPI_Timer_Status>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d007      	beq.n	8000b14 <USER_SPI_initialize+0x17c>
 8000b04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b08:	2010      	movs	r0, #16
 8000b0a:	f7ff fed6 	bl	80008ba <send_cmd>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <USER_SPI_initialize+0x180>
				ty = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8000b18:	4a14      	ldr	r2, [pc, #80]	; (8000b6c <USER_SPI_initialize+0x1d4>)
 8000b1a:	7b7b      	ldrb	r3, [r7, #13]
 8000b1c:	7013      	strb	r3, [r2, #0]
	despiselect();
 8000b1e:	f7ff fe49 	bl	80007b4 <despiselect>

	if (ty) {			/* OK */
 8000b22:	7b7b      	ldrb	r3, [r7, #13]
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d012      	beq.n	8000b4e <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8000b28:	4b0f      	ldr	r3, [pc, #60]	; (8000b68 <USER_SPI_initialize+0x1d0>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8000b32:	4b0d      	ldr	r3, [pc, #52]	; (8000b68 <USER_SPI_initialize+0x1d0>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	f042 0210 	orr.w	r2, r2, #16
 8000b3a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8000b3c:	4b09      	ldr	r3, [pc, #36]	; (8000b64 <USER_SPI_initialize+0x1cc>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	b2db      	uxtb	r3, r3
 8000b42:	f023 0301 	bic.w	r3, r3, #1
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	4b06      	ldr	r3, [pc, #24]	; (8000b64 <USER_SPI_initialize+0x1cc>)
 8000b4a:	701a      	strb	r2, [r3, #0]
 8000b4c:	e002      	b.n	8000b54 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8000b4e:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <USER_SPI_initialize+0x1cc>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8000b54:	4b03      	ldr	r3, [pc, #12]	; (8000b64 <USER_SPI_initialize+0x1cc>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	b2db      	uxtb	r3, r3
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3714      	adds	r7, #20
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd90      	pop	{r4, r7, pc}
 8000b62:	bf00      	nop
 8000b64:	20000018 	.word	0x20000018
 8000b68:	20000e3c 	.word	0x20000e3c
 8000b6c:	20000460 	.word	0x20000460

08000b70 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	4603      	mov	r3, r0
 8000b78:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8000b7a:	79fb      	ldrb	r3, [r7, #7]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <USER_SPI_status+0x14>
 8000b80:	2301      	movs	r3, #1
 8000b82:	e002      	b.n	8000b8a <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8000b84:	4b03      	ldr	r3, [pc, #12]	; (8000b94 <USER_SPI_status+0x24>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	b2db      	uxtb	r3, r3
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bc80      	pop	{r7}
 8000b92:	4770      	bx	lr
 8000b94:	20000018 	.word	0x20000018

08000b98 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	60b9      	str	r1, [r7, #8]
 8000ba0:	607a      	str	r2, [r7, #4]
 8000ba2:	603b      	str	r3, [r7, #0]
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8000ba8:	7bfb      	ldrb	r3, [r7, #15]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d102      	bne.n	8000bb4 <USER_SPI_read+0x1c>
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d101      	bne.n	8000bb8 <USER_SPI_read+0x20>
 8000bb4:	2304      	movs	r3, #4
 8000bb6:	e04d      	b.n	8000c54 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8000bb8:	4b28      	ldr	r3, [pc, #160]	; (8000c5c <USER_SPI_read+0xc4>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	f003 0301 	and.w	r3, r3, #1
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <USER_SPI_read+0x32>
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	e044      	b.n	8000c54 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8000bca:	4b25      	ldr	r3, [pc, #148]	; (8000c60 <USER_SPI_read+0xc8>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	f003 0308 	and.w	r3, r3, #8
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d102      	bne.n	8000bdc <USER_SPI_read+0x44>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	025b      	lsls	r3, r3, #9
 8000bda:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d111      	bne.n	8000c06 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8000be2:	6879      	ldr	r1, [r7, #4]
 8000be4:	2011      	movs	r0, #17
 8000be6:	f7ff fe68 	bl	80008ba <send_cmd>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d129      	bne.n	8000c44 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8000bf0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bf4:	68b8      	ldr	r0, [r7, #8]
 8000bf6:	f7ff fe05 	bl	8000804 <rcvr_datablock>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d021      	beq.n	8000c44 <USER_SPI_read+0xac>
			count = 0;
 8000c00:	2300      	movs	r3, #0
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	e01e      	b.n	8000c44 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8000c06:	6879      	ldr	r1, [r7, #4]
 8000c08:	2012      	movs	r0, #18
 8000c0a:	f7ff fe56 	bl	80008ba <send_cmd>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d117      	bne.n	8000c44 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8000c14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c18:	68b8      	ldr	r0, [r7, #8]
 8000c1a:	f7ff fdf3 	bl	8000804 <rcvr_datablock>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d00a      	beq.n	8000c3a <USER_SPI_read+0xa2>
				buff += 512;
 8000c24:	68bb      	ldr	r3, [r7, #8]
 8000c26:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000c2a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	3b01      	subs	r3, #1
 8000c30:	603b      	str	r3, [r7, #0]
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d1ed      	bne.n	8000c14 <USER_SPI_read+0x7c>
 8000c38:	e000      	b.n	8000c3c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8000c3a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	200c      	movs	r0, #12
 8000c40:	f7ff fe3b 	bl	80008ba <send_cmd>
		}
	}
	despiselect();
 8000c44:	f7ff fdb6 	bl	80007b4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	bf14      	ite	ne
 8000c4e:	2301      	movne	r3, #1
 8000c50:	2300      	moveq	r3, #0
 8000c52:	b2db      	uxtb	r3, r3
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3710      	adds	r7, #16
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	20000018 	.word	0x20000018
 8000c60:	20000460 	.word	0x20000460

08000c64 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60b9      	str	r1, [r7, #8]
 8000c6c:	607a      	str	r2, [r7, #4]
 8000c6e:	603b      	str	r3, [r7, #0]
 8000c70:	4603      	mov	r3, r0
 8000c72:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8000c74:	7bfb      	ldrb	r3, [r7, #15]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d102      	bne.n	8000c80 <USER_SPI_write+0x1c>
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d101      	bne.n	8000c84 <USER_SPI_write+0x20>
 8000c80:	2304      	movs	r3, #4
 8000c82:	e063      	b.n	8000d4c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8000c84:	4b33      	ldr	r3, [pc, #204]	; (8000d54 <USER_SPI_write+0xf0>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	f003 0301 	and.w	r3, r3, #1
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <USER_SPI_write+0x32>
 8000c92:	2303      	movs	r3, #3
 8000c94:	e05a      	b.n	8000d4c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8000c96:	4b2f      	ldr	r3, [pc, #188]	; (8000d54 <USER_SPI_write+0xf0>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	f003 0304 	and.w	r3, r3, #4
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <USER_SPI_write+0x44>
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	e051      	b.n	8000d4c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8000ca8:	4b2b      	ldr	r3, [pc, #172]	; (8000d58 <USER_SPI_write+0xf4>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	f003 0308 	and.w	r3, r3, #8
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d102      	bne.n	8000cba <USER_SPI_write+0x56>
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	025b      	lsls	r3, r3, #9
 8000cb8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d110      	bne.n	8000ce2 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8000cc0:	6879      	ldr	r1, [r7, #4]
 8000cc2:	2018      	movs	r0, #24
 8000cc4:	f7ff fdf9 	bl	80008ba <send_cmd>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d136      	bne.n	8000d3c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8000cce:	21fe      	movs	r1, #254	; 0xfe
 8000cd0:	68b8      	ldr	r0, [r7, #8]
 8000cd2:	f7ff fdc0 	bl	8000856 <xmit_datablock>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d02f      	beq.n	8000d3c <USER_SPI_write+0xd8>
			count = 0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	603b      	str	r3, [r7, #0]
 8000ce0:	e02c      	b.n	8000d3c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8000ce2:	4b1d      	ldr	r3, [pc, #116]	; (8000d58 <USER_SPI_write+0xf4>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	f003 0306 	and.w	r3, r3, #6
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d003      	beq.n	8000cf6 <USER_SPI_write+0x92>
 8000cee:	6839      	ldr	r1, [r7, #0]
 8000cf0:	2097      	movs	r0, #151	; 0x97
 8000cf2:	f7ff fde2 	bl	80008ba <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8000cf6:	6879      	ldr	r1, [r7, #4]
 8000cf8:	2019      	movs	r0, #25
 8000cfa:	f7ff fdde 	bl	80008ba <send_cmd>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d11b      	bne.n	8000d3c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8000d04:	21fc      	movs	r1, #252	; 0xfc
 8000d06:	68b8      	ldr	r0, [r7, #8]
 8000d08:	f7ff fda5 	bl	8000856 <xmit_datablock>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d00a      	beq.n	8000d28 <USER_SPI_write+0xc4>
				buff += 512;
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000d18:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	3b01      	subs	r3, #1
 8000d1e:	603b      	str	r3, [r7, #0]
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d1ee      	bne.n	8000d04 <USER_SPI_write+0xa0>
 8000d26:	e000      	b.n	8000d2a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8000d28:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8000d2a:	21fd      	movs	r1, #253	; 0xfd
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	f7ff fd92 	bl	8000856 <xmit_datablock>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d101      	bne.n	8000d3c <USER_SPI_write+0xd8>
 8000d38:	2301      	movs	r3, #1
 8000d3a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8000d3c:	f7ff fd3a 	bl	80007b4 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	bf14      	ite	ne
 8000d46:	2301      	movne	r3, #1
 8000d48:	2300      	moveq	r3, #0
 8000d4a:	b2db      	uxtb	r3, r3
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000018 	.word	0x20000018
 8000d58:	20000460 	.word	0x20000460

08000d5c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b08c      	sub	sp, #48	; 0x30
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	603a      	str	r2, [r7, #0]
 8000d66:	71fb      	strb	r3, [r7, #7]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8000d6c:	79fb      	ldrb	r3, [r7, #7]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <USER_SPI_ioctl+0x1a>
 8000d72:	2304      	movs	r3, #4
 8000d74:	e15a      	b.n	800102c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8000d76:	4baf      	ldr	r3, [pc, #700]	; (8001034 <USER_SPI_ioctl+0x2d8>)
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	f003 0301 	and.w	r3, r3, #1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <USER_SPI_ioctl+0x2c>
 8000d84:	2303      	movs	r3, #3
 8000d86:	e151      	b.n	800102c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8000d8e:	79bb      	ldrb	r3, [r7, #6]
 8000d90:	2b04      	cmp	r3, #4
 8000d92:	f200 8136 	bhi.w	8001002 <USER_SPI_ioctl+0x2a6>
 8000d96:	a201      	add	r2, pc, #4	; (adr r2, 8000d9c <USER_SPI_ioctl+0x40>)
 8000d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d9c:	08000db1 	.word	0x08000db1
 8000da0:	08000dc5 	.word	0x08000dc5
 8000da4:	08001003 	.word	0x08001003
 8000da8:	08000e71 	.word	0x08000e71
 8000dac:	08000f67 	.word	0x08000f67
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8000db0:	f7ff fd0e 	bl	80007d0 <spiselect>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	f000 8127 	beq.w	800100a <USER_SPI_ioctl+0x2ae>
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8000dc2:	e122      	b.n	800100a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	2009      	movs	r0, #9
 8000dc8:	f7ff fd77 	bl	80008ba <send_cmd>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	f040 811d 	bne.w	800100e <USER_SPI_ioctl+0x2b2>
 8000dd4:	f107 030c 	add.w	r3, r7, #12
 8000dd8:	2110      	movs	r1, #16
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f7ff fd12 	bl	8000804 <rcvr_datablock>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f000 8113 	beq.w	800100e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8000de8:	7b3b      	ldrb	r3, [r7, #12]
 8000dea:	099b      	lsrs	r3, r3, #6
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d111      	bne.n	8000e16 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8000df2:	7d7b      	ldrb	r3, [r7, #21]
 8000df4:	461a      	mov	r2, r3
 8000df6:	7d3b      	ldrb	r3, [r7, #20]
 8000df8:	021b      	lsls	r3, r3, #8
 8000dfa:	4413      	add	r3, r2
 8000dfc:	461a      	mov	r2, r3
 8000dfe:	7cfb      	ldrb	r3, [r7, #19]
 8000e00:	041b      	lsls	r3, r3, #16
 8000e02:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8000e06:	4413      	add	r3, r2
 8000e08:	3301      	adds	r3, #1
 8000e0a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	029a      	lsls	r2, r3, #10
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	e028      	b.n	8000e68 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000e16:	7c7b      	ldrb	r3, [r7, #17]
 8000e18:	f003 030f 	and.w	r3, r3, #15
 8000e1c:	b2da      	uxtb	r2, r3
 8000e1e:	7dbb      	ldrb	r3, [r7, #22]
 8000e20:	09db      	lsrs	r3, r3, #7
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	4413      	add	r3, r2
 8000e26:	b2da      	uxtb	r2, r3
 8000e28:	7d7b      	ldrb	r3, [r7, #21]
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	f003 0306 	and.w	r3, r3, #6
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	4413      	add	r3, r2
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	3302      	adds	r3, #2
 8000e3a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8000e3e:	7d3b      	ldrb	r3, [r7, #20]
 8000e40:	099b      	lsrs	r3, r3, #6
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	461a      	mov	r2, r3
 8000e46:	7cfb      	ldrb	r3, [r7, #19]
 8000e48:	009b      	lsls	r3, r3, #2
 8000e4a:	441a      	add	r2, r3
 8000e4c:	7cbb      	ldrb	r3, [r7, #18]
 8000e4e:	029b      	lsls	r3, r3, #10
 8000e50:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000e54:	4413      	add	r3, r2
 8000e56:	3301      	adds	r3, #1
 8000e58:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8000e5a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000e5e:	3b09      	subs	r3, #9
 8000e60:	69fa      	ldr	r2, [r7, #28]
 8000e62:	409a      	lsls	r2, r3
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8000e6e:	e0ce      	b.n	800100e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8000e70:	4b71      	ldr	r3, [pc, #452]	; (8001038 <USER_SPI_ioctl+0x2dc>)
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	f003 0304 	and.w	r3, r3, #4
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d031      	beq.n	8000ee0 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	208d      	movs	r0, #141	; 0x8d
 8000e80:	f7ff fd1b 	bl	80008ba <send_cmd>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	f040 80c3 	bne.w	8001012 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8000e8c:	20ff      	movs	r0, #255	; 0xff
 8000e8e:	f7ff fc21 	bl	80006d4 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8000e92:	f107 030c 	add.w	r3, r7, #12
 8000e96:	2110      	movs	r1, #16
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff fcb3 	bl	8000804 <rcvr_datablock>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	f000 80b6 	beq.w	8001012 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8000ea6:	2330      	movs	r3, #48	; 0x30
 8000ea8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000eac:	e007      	b.n	8000ebe <USER_SPI_ioctl+0x162>
 8000eae:	20ff      	movs	r0, #255	; 0xff
 8000eb0:	f7ff fc10 	bl	80006d4 <xchg_spi>
 8000eb4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000eb8:	3b01      	subs	r3, #1
 8000eba:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000ebe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d1f3      	bne.n	8000eae <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8000ec6:	7dbb      	ldrb	r3, [r7, #22]
 8000ec8:	091b      	lsrs	r3, r3, #4
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	461a      	mov	r2, r3
 8000ece:	2310      	movs	r3, #16
 8000ed0:	fa03 f202 	lsl.w	r2, r3, r2
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8000ede:	e098      	b.n	8001012 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	2009      	movs	r0, #9
 8000ee4:	f7ff fce9 	bl	80008ba <send_cmd>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	f040 8091 	bne.w	8001012 <USER_SPI_ioctl+0x2b6>
 8000ef0:	f107 030c 	add.w	r3, r7, #12
 8000ef4:	2110      	movs	r1, #16
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff fc84 	bl	8000804 <rcvr_datablock>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	f000 8087 	beq.w	8001012 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8000f04:	4b4c      	ldr	r3, [pc, #304]	; (8001038 <USER_SPI_ioctl+0x2dc>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	f003 0302 	and.w	r3, r3, #2
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d012      	beq.n	8000f36 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8000f10:	7dbb      	ldrb	r3, [r7, #22]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8000f18:	7dfa      	ldrb	r2, [r7, #23]
 8000f1a:	09d2      	lsrs	r2, r2, #7
 8000f1c:	b2d2      	uxtb	r2, r2
 8000f1e:	4413      	add	r3, r2
 8000f20:	1c5a      	adds	r2, r3, #1
 8000f22:	7e7b      	ldrb	r3, [r7, #25]
 8000f24:	099b      	lsrs	r3, r3, #6
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2e:	461a      	mov	r2, r3
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	e013      	b.n	8000f5e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8000f36:	7dbb      	ldrb	r3, [r7, #22]
 8000f38:	109b      	asrs	r3, r3, #2
 8000f3a:	b29b      	uxth	r3, r3
 8000f3c:	f003 031f 	and.w	r3, r3, #31
 8000f40:	3301      	adds	r3, #1
 8000f42:	7dfa      	ldrb	r2, [r7, #23]
 8000f44:	00d2      	lsls	r2, r2, #3
 8000f46:	f002 0218 	and.w	r2, r2, #24
 8000f4a:	7df9      	ldrb	r1, [r7, #23]
 8000f4c:	0949      	lsrs	r1, r1, #5
 8000f4e:	b2c9      	uxtb	r1, r1
 8000f50:	440a      	add	r2, r1
 8000f52:	3201      	adds	r2, #1
 8000f54:	fb02 f303 	mul.w	r3, r2, r3
 8000f58:	461a      	mov	r2, r3
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8000f64:	e055      	b.n	8001012 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8000f66:	4b34      	ldr	r3, [pc, #208]	; (8001038 <USER_SPI_ioctl+0x2dc>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	f003 0306 	and.w	r3, r3, #6
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d051      	beq.n	8001016 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8000f72:	f107 020c 	add.w	r2, r7, #12
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	210b      	movs	r1, #11
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff feee 	bl	8000d5c <USER_SPI_ioctl>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d149      	bne.n	800101a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8000f86:	7b3b      	ldrb	r3, [r7, #12]
 8000f88:	099b      	lsrs	r3, r3, #6
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d104      	bne.n	8000f9a <USER_SPI_ioctl+0x23e>
 8000f90:	7dbb      	ldrb	r3, [r7, #22]
 8000f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d041      	beq.n	800101e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	623b      	str	r3, [r7, #32]
 8000f9e:	6a3b      	ldr	r3, [r7, #32]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fa4:	6a3b      	ldr	r3, [r7, #32]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8000faa:	4b23      	ldr	r3, [pc, #140]	; (8001038 <USER_SPI_ioctl+0x2dc>)
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	f003 0308 	and.w	r3, r3, #8
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d105      	bne.n	8000fc2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8000fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb8:	025b      	lsls	r3, r3, #9
 8000fba:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fbe:	025b      	lsls	r3, r3, #9
 8000fc0:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8000fc2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000fc4:	2020      	movs	r0, #32
 8000fc6:	f7ff fc78 	bl	80008ba <send_cmd>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d128      	bne.n	8001022 <USER_SPI_ioctl+0x2c6>
 8000fd0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000fd2:	2021      	movs	r0, #33	; 0x21
 8000fd4:	f7ff fc71 	bl	80008ba <send_cmd>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d121      	bne.n	8001022 <USER_SPI_ioctl+0x2c6>
 8000fde:	2100      	movs	r1, #0
 8000fe0:	2026      	movs	r0, #38	; 0x26
 8000fe2:	f7ff fc6a 	bl	80008ba <send_cmd>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d11a      	bne.n	8001022 <USER_SPI_ioctl+0x2c6>
 8000fec:	f247 5030 	movw	r0, #30000	; 0x7530
 8000ff0:	f7ff fbbd 	bl	800076e <wait_ready>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d013      	beq.n	8001022 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8001000:	e00f      	b.n	8001022 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8001002:	2304      	movs	r3, #4
 8001004:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001008:	e00c      	b.n	8001024 <USER_SPI_ioctl+0x2c8>
		break;
 800100a:	bf00      	nop
 800100c:	e00a      	b.n	8001024 <USER_SPI_ioctl+0x2c8>
		break;
 800100e:	bf00      	nop
 8001010:	e008      	b.n	8001024 <USER_SPI_ioctl+0x2c8>
		break;
 8001012:	bf00      	nop
 8001014:	e006      	b.n	8001024 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8001016:	bf00      	nop
 8001018:	e004      	b.n	8001024 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800101a:	bf00      	nop
 800101c:	e002      	b.n	8001024 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800101e:	bf00      	nop
 8001020:	e000      	b.n	8001024 <USER_SPI_ioctl+0x2c8>
		break;
 8001022:	bf00      	nop
	}

	despiselect();
 8001024:	f7ff fbc6 	bl	80007b4 <despiselect>

	return res;
 8001028:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800102c:	4618      	mov	r0, r3
 800102e:	3730      	adds	r7, #48	; 0x30
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000018 	.word	0x20000018
 8001038:	20000460 	.word	0x20000460

0800103c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	4a08      	ldr	r2, [pc, #32]	; (800106c <disk_status+0x30>)
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	4413      	add	r3, r2
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	79fa      	ldrb	r2, [r7, #7]
 8001054:	4905      	ldr	r1, [pc, #20]	; (800106c <disk_status+0x30>)
 8001056:	440a      	add	r2, r1
 8001058:	7a12      	ldrb	r2, [r2, #8]
 800105a:	4610      	mov	r0, r2
 800105c:	4798      	blx	r3
 800105e:	4603      	mov	r3, r0
 8001060:	73fb      	strb	r3, [r7, #15]
  return stat;
 8001062:	7bfb      	ldrb	r3, [r7, #15]
}
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000494 	.word	0x20000494

08001070 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800107a:	2300      	movs	r3, #0
 800107c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	4a0d      	ldr	r2, [pc, #52]	; (80010b8 <disk_initialize+0x48>)
 8001082:	5cd3      	ldrb	r3, [r2, r3]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d111      	bne.n	80010ac <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	4a0b      	ldr	r2, [pc, #44]	; (80010b8 <disk_initialize+0x48>)
 800108c:	2101      	movs	r1, #1
 800108e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	4a09      	ldr	r2, [pc, #36]	; (80010b8 <disk_initialize+0x48>)
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	4413      	add	r3, r2
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	79fa      	ldrb	r2, [r7, #7]
 800109e:	4906      	ldr	r1, [pc, #24]	; (80010b8 <disk_initialize+0x48>)
 80010a0:	440a      	add	r2, r1
 80010a2:	7a12      	ldrb	r2, [r2, #8]
 80010a4:	4610      	mov	r0, r2
 80010a6:	4798      	blx	r3
 80010a8:	4603      	mov	r3, r0
 80010aa:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80010ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3710      	adds	r7, #16
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	20000494 	.word	0x20000494

080010bc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80010bc:	b590      	push	{r4, r7, lr}
 80010be:	b087      	sub	sp, #28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60b9      	str	r1, [r7, #8]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	603b      	str	r3, [r7, #0]
 80010c8:	4603      	mov	r3, r0
 80010ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80010cc:	7bfb      	ldrb	r3, [r7, #15]
 80010ce:	4a0a      	ldr	r2, [pc, #40]	; (80010f8 <disk_read+0x3c>)
 80010d0:	009b      	lsls	r3, r3, #2
 80010d2:	4413      	add	r3, r2
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	689c      	ldr	r4, [r3, #8]
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
 80010da:	4a07      	ldr	r2, [pc, #28]	; (80010f8 <disk_read+0x3c>)
 80010dc:	4413      	add	r3, r2
 80010de:	7a18      	ldrb	r0, [r3, #8]
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	68b9      	ldr	r1, [r7, #8]
 80010e6:	47a0      	blx	r4
 80010e8:	4603      	mov	r3, r0
 80010ea:	75fb      	strb	r3, [r7, #23]
  return res;
 80010ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	371c      	adds	r7, #28
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd90      	pop	{r4, r7, pc}
 80010f6:	bf00      	nop
 80010f8:	20000494 	.word	0x20000494

080010fc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80010fc:	b590      	push	{r4, r7, lr}
 80010fe:	b087      	sub	sp, #28
 8001100:	af00      	add	r7, sp, #0
 8001102:	60b9      	str	r1, [r7, #8]
 8001104:	607a      	str	r2, [r7, #4]
 8001106:	603b      	str	r3, [r7, #0]
 8001108:	4603      	mov	r3, r0
 800110a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800110c:	7bfb      	ldrb	r3, [r7, #15]
 800110e:	4a0a      	ldr	r2, [pc, #40]	; (8001138 <disk_write+0x3c>)
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	4413      	add	r3, r2
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	68dc      	ldr	r4, [r3, #12]
 8001118:	7bfb      	ldrb	r3, [r7, #15]
 800111a:	4a07      	ldr	r2, [pc, #28]	; (8001138 <disk_write+0x3c>)
 800111c:	4413      	add	r3, r2
 800111e:	7a18      	ldrb	r0, [r3, #8]
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	68b9      	ldr	r1, [r7, #8]
 8001126:	47a0      	blx	r4
 8001128:	4603      	mov	r3, r0
 800112a:	75fb      	strb	r3, [r7, #23]
  return res;
 800112c:	7dfb      	ldrb	r3, [r7, #23]
}
 800112e:	4618      	mov	r0, r3
 8001130:	371c      	adds	r7, #28
 8001132:	46bd      	mov	sp, r7
 8001134:	bd90      	pop	{r4, r7, pc}
 8001136:	bf00      	nop
 8001138:	20000494 	.word	0x20000494

0800113c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	603a      	str	r2, [r7, #0]
 8001146:	71fb      	strb	r3, [r7, #7]
 8001148:	460b      	mov	r3, r1
 800114a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	4a09      	ldr	r2, [pc, #36]	; (8001174 <disk_ioctl+0x38>)
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	4413      	add	r3, r2
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	691b      	ldr	r3, [r3, #16]
 8001158:	79fa      	ldrb	r2, [r7, #7]
 800115a:	4906      	ldr	r1, [pc, #24]	; (8001174 <disk_ioctl+0x38>)
 800115c:	440a      	add	r2, r1
 800115e:	7a10      	ldrb	r0, [r2, #8]
 8001160:	79b9      	ldrb	r1, [r7, #6]
 8001162:	683a      	ldr	r2, [r7, #0]
 8001164:	4798      	blx	r3
 8001166:	4603      	mov	r3, r0
 8001168:	73fb      	strb	r3, [r7, #15]
  return res;
 800116a:	7bfb      	ldrb	r3, [r7, #15]
}
 800116c:	4618      	mov	r0, r3
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20000494 	.word	0x20000494

08001178 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8001178:	b480      	push	{r7}
 800117a:	b085      	sub	sp, #20
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	3301      	adds	r3, #1
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8001188:	89fb      	ldrh	r3, [r7, #14]
 800118a:	021b      	lsls	r3, r3, #8
 800118c:	b21a      	sxth	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	b21b      	sxth	r3, r3
 8001194:	4313      	orrs	r3, r2
 8001196:	b21b      	sxth	r3, r3
 8001198:	81fb      	strh	r3, [r7, #14]
	return rv;
 800119a:	89fb      	ldrh	r3, [r7, #14]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3714      	adds	r7, #20
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr

080011a6 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80011a6:	b480      	push	{r7}
 80011a8:	b085      	sub	sp, #20
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	3303      	adds	r3, #3
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	021b      	lsls	r3, r3, #8
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	3202      	adds	r2, #2
 80011be:	7812      	ldrb	r2, [r2, #0]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	021b      	lsls	r3, r3, #8
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	3201      	adds	r2, #1
 80011cc:	7812      	ldrb	r2, [r2, #0]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	021b      	lsls	r3, r3, #8
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	7812      	ldrb	r2, [r2, #0]
 80011da:	4313      	orrs	r3, r2
 80011dc:	60fb      	str	r3, [r7, #12]
	return rv;
 80011de:	68fb      	ldr	r3, [r7, #12]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3714      	adds	r7, #20
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr

080011ea <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80011ea:	b480      	push	{r7}
 80011ec:	b083      	sub	sp, #12
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]
 80011f2:	460b      	mov	r3, r1
 80011f4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	1c5a      	adds	r2, r3, #1
 80011fa:	607a      	str	r2, [r7, #4]
 80011fc:	887a      	ldrh	r2, [r7, #2]
 80011fe:	b2d2      	uxtb	r2, r2
 8001200:	701a      	strb	r2, [r3, #0]
 8001202:	887b      	ldrh	r3, [r7, #2]
 8001204:	0a1b      	lsrs	r3, r3, #8
 8001206:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	1c5a      	adds	r2, r3, #1
 800120c:	607a      	str	r2, [r7, #4]
 800120e:	887a      	ldrh	r2, [r7, #2]
 8001210:	b2d2      	uxtb	r2, r2
 8001212:	701a      	strb	r2, [r3, #0]
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr

0800121e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800121e:	b480      	push	{r7}
 8001220:	b083      	sub	sp, #12
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
 8001226:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	1c5a      	adds	r2, r3, #1
 800122c:	607a      	str	r2, [r7, #4]
 800122e:	683a      	ldr	r2, [r7, #0]
 8001230:	b2d2      	uxtb	r2, r2
 8001232:	701a      	strb	r2, [r3, #0]
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	0a1b      	lsrs	r3, r3, #8
 8001238:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	1c5a      	adds	r2, r3, #1
 800123e:	607a      	str	r2, [r7, #4]
 8001240:	683a      	ldr	r2, [r7, #0]
 8001242:	b2d2      	uxtb	r2, r2
 8001244:	701a      	strb	r2, [r3, #0]
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	0a1b      	lsrs	r3, r3, #8
 800124a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	1c5a      	adds	r2, r3, #1
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	683a      	ldr	r2, [r7, #0]
 8001254:	b2d2      	uxtb	r2, r2
 8001256:	701a      	strb	r2, [r3, #0]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	0a1b      	lsrs	r3, r3, #8
 800125c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	1c5a      	adds	r2, r3, #1
 8001262:	607a      	str	r2, [r7, #4]
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	701a      	strb	r2, [r3, #0]
}
 800126a:	bf00      	nop
 800126c:	370c      	adds	r7, #12
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8001274:	b480      	push	{r7}
 8001276:	b087      	sub	sp, #28
 8001278:	af00      	add	r7, sp, #0
 800127a:	60f8      	str	r0, [r7, #12]
 800127c:	60b9      	str	r1, [r7, #8]
 800127e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8001284:	68bb      	ldr	r3, [r7, #8]
 8001286:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d00d      	beq.n	80012aa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	1c53      	adds	r3, r2, #1
 8001292:	613b      	str	r3, [r7, #16]
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	1c59      	adds	r1, r3, #1
 8001298:	6179      	str	r1, [r7, #20]
 800129a:	7812      	ldrb	r2, [r2, #0]
 800129c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	3b01      	subs	r3, #1
 80012a2:	607b      	str	r3, [r7, #4]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d1f1      	bne.n	800128e <mem_cpy+0x1a>
	}
}
 80012aa:	bf00      	nop
 80012ac:	371c      	adds	r7, #28
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bc80      	pop	{r7}
 80012b2:	4770      	bx	lr

080012b4 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80012b4:	b480      	push	{r7}
 80012b6:	b087      	sub	sp, #28
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	1c5a      	adds	r2, r3, #1
 80012c8:	617a      	str	r2, [r7, #20]
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	b2d2      	uxtb	r2, r2
 80012ce:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	607b      	str	r3, [r7, #4]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1f3      	bne.n	80012c4 <mem_set+0x10>
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	371c      	adds	r7, #28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr

080012e8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80012e8:	b480      	push	{r7}
 80012ea:	b089      	sub	sp, #36	; 0x24
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	61fb      	str	r3, [r7, #28]
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	1c5a      	adds	r2, r3, #1
 8001304:	61fa      	str	r2, [r7, #28]
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	4619      	mov	r1, r3
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	1c5a      	adds	r2, r3, #1
 800130e:	61ba      	str	r2, [r7, #24]
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	1acb      	subs	r3, r1, r3
 8001314:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	3b01      	subs	r3, #1
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d002      	beq.n	8001328 <mem_cmp+0x40>
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d0eb      	beq.n	8001300 <mem_cmp+0x18>

	return r;
 8001328:	697b      	ldr	r3, [r7, #20]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3724      	adds	r7, #36	; 0x24
 800132e:	46bd      	mov	sp, r7
 8001330:	bc80      	pop	{r7}
 8001332:	4770      	bx	lr

08001334 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800133e:	e002      	b.n	8001346 <chk_chr+0x12>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	3301      	adds	r3, #1
 8001344:	607b      	str	r3, [r7, #4]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d005      	beq.n	800135a <chk_chr+0x26>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	461a      	mov	r2, r3
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	4293      	cmp	r3, r2
 8001358:	d1f2      	bne.n	8001340 <chk_chr+0xc>
	return *str;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	781b      	ldrb	r3, [r3, #0]
}
 800135e:	4618      	mov	r0, r3
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	bc80      	pop	{r7}
 8001366:	4770      	bx	lr

08001368 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8001372:	2300      	movs	r3, #0
 8001374:	60bb      	str	r3, [r7, #8]
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	e029      	b.n	80013d0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800137c:	4a26      	ldr	r2, [pc, #152]	; (8001418 <chk_lock+0xb0>)
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	011b      	lsls	r3, r3, #4
 8001382:	4413      	add	r3, r2
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d01d      	beq.n	80013c6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800138a:	4a23      	ldr	r2, [pc, #140]	; (8001418 <chk_lock+0xb0>)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	011b      	lsls	r3, r3, #4
 8001390:	4413      	add	r3, r2
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	429a      	cmp	r2, r3
 800139a:	d116      	bne.n	80013ca <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800139c:	4a1e      	ldr	r2, [pc, #120]	; (8001418 <chk_lock+0xb0>)
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	011b      	lsls	r3, r3, #4
 80013a2:	4413      	add	r3, r2
 80013a4:	3304      	adds	r3, #4
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d10c      	bne.n	80013ca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80013b0:	4a19      	ldr	r2, [pc, #100]	; (8001418 <chk_lock+0xb0>)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	011b      	lsls	r3, r3, #4
 80013b6:	4413      	add	r3, r2
 80013b8:	3308      	adds	r3, #8
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d102      	bne.n	80013ca <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80013c4:	e007      	b.n	80013d6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80013c6:	2301      	movs	r3, #1
 80013c8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	3301      	adds	r3, #1
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d9d2      	bls.n	800137c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d109      	bne.n	80013f0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d102      	bne.n	80013e8 <chk_lock+0x80>
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	2b02      	cmp	r3, #2
 80013e6:	d101      	bne.n	80013ec <chk_lock+0x84>
 80013e8:	2300      	movs	r3, #0
 80013ea:	e010      	b.n	800140e <chk_lock+0xa6>
 80013ec:	2312      	movs	r3, #18
 80013ee:	e00e      	b.n	800140e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d108      	bne.n	8001408 <chk_lock+0xa0>
 80013f6:	4a08      	ldr	r2, [pc, #32]	; (8001418 <chk_lock+0xb0>)
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	011b      	lsls	r3, r3, #4
 80013fc:	4413      	add	r3, r2
 80013fe:	330c      	adds	r3, #12
 8001400:	881b      	ldrh	r3, [r3, #0]
 8001402:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001406:	d101      	bne.n	800140c <chk_lock+0xa4>
 8001408:	2310      	movs	r3, #16
 800140a:	e000      	b.n	800140e <chk_lock+0xa6>
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	3714      	adds	r7, #20
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr
 8001418:	20000474 	.word	0x20000474

0800141c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8001422:	2300      	movs	r3, #0
 8001424:	607b      	str	r3, [r7, #4]
 8001426:	e002      	b.n	800142e <enq_lock+0x12>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3301      	adds	r3, #1
 800142c:	607b      	str	r3, [r7, #4]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2b01      	cmp	r3, #1
 8001432:	d806      	bhi.n	8001442 <enq_lock+0x26>
 8001434:	4a08      	ldr	r2, [pc, #32]	; (8001458 <enq_lock+0x3c>)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	4413      	add	r3, r2
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d1f2      	bne.n	8001428 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b02      	cmp	r3, #2
 8001446:	bf14      	ite	ne
 8001448:	2301      	movne	r3, #1
 800144a:	2300      	moveq	r3, #0
 800144c:	b2db      	uxtb	r3, r3
}
 800144e:	4618      	mov	r0, r3
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	bc80      	pop	{r7}
 8001456:	4770      	bx	lr
 8001458:	20000474 	.word	0x20000474

0800145c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	e01f      	b.n	80014ac <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800146c:	4a41      	ldr	r2, [pc, #260]	; (8001574 <inc_lock+0x118>)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	011b      	lsls	r3, r3, #4
 8001472:	4413      	add	r3, r2
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	429a      	cmp	r2, r3
 800147c:	d113      	bne.n	80014a6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800147e:	4a3d      	ldr	r2, [pc, #244]	; (8001574 <inc_lock+0x118>)
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	011b      	lsls	r3, r3, #4
 8001484:	4413      	add	r3, r2
 8001486:	3304      	adds	r3, #4
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800148e:	429a      	cmp	r2, r3
 8001490:	d109      	bne.n	80014a6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8001492:	4a38      	ldr	r2, [pc, #224]	; (8001574 <inc_lock+0x118>)
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	011b      	lsls	r3, r3, #4
 8001498:	4413      	add	r3, r2
 800149a:	3308      	adds	r3, #8
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d006      	beq.n	80014b4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	3301      	adds	r3, #1
 80014aa:	60fb      	str	r3, [r7, #12]
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d9dc      	bls.n	800146c <inc_lock+0x10>
 80014b2:	e000      	b.n	80014b6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80014b4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d132      	bne.n	8001522 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80014bc:	2300      	movs	r3, #0
 80014be:	60fb      	str	r3, [r7, #12]
 80014c0:	e002      	b.n	80014c8 <inc_lock+0x6c>
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	3301      	adds	r3, #1
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d806      	bhi.n	80014dc <inc_lock+0x80>
 80014ce:	4a29      	ldr	r2, [pc, #164]	; (8001574 <inc_lock+0x118>)
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	011b      	lsls	r3, r3, #4
 80014d4:	4413      	add	r3, r2
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d1f2      	bne.n	80014c2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d101      	bne.n	80014e6 <inc_lock+0x8a>
 80014e2:	2300      	movs	r3, #0
 80014e4:	e040      	b.n	8001568 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	4922      	ldr	r1, [pc, #136]	; (8001574 <inc_lock+0x118>)
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	011b      	lsls	r3, r3, #4
 80014f0:	440b      	add	r3, r1
 80014f2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689a      	ldr	r2, [r3, #8]
 80014f8:	491e      	ldr	r1, [pc, #120]	; (8001574 <inc_lock+0x118>)
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	011b      	lsls	r3, r3, #4
 80014fe:	440b      	add	r3, r1
 8001500:	3304      	adds	r3, #4
 8001502:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	695a      	ldr	r2, [r3, #20]
 8001508:	491a      	ldr	r1, [pc, #104]	; (8001574 <inc_lock+0x118>)
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	440b      	add	r3, r1
 8001510:	3308      	adds	r3, #8
 8001512:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8001514:	4a17      	ldr	r2, [pc, #92]	; (8001574 <inc_lock+0x118>)
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	011b      	lsls	r3, r3, #4
 800151a:	4413      	add	r3, r2
 800151c:	330c      	adds	r3, #12
 800151e:	2200      	movs	r2, #0
 8001520:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d009      	beq.n	800153c <inc_lock+0xe0>
 8001528:	4a12      	ldr	r2, [pc, #72]	; (8001574 <inc_lock+0x118>)
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	011b      	lsls	r3, r3, #4
 800152e:	4413      	add	r3, r2
 8001530:	330c      	adds	r3, #12
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <inc_lock+0xe0>
 8001538:	2300      	movs	r3, #0
 800153a:	e015      	b.n	8001568 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	2b00      	cmp	r3, #0
 8001540:	d108      	bne.n	8001554 <inc_lock+0xf8>
 8001542:	4a0c      	ldr	r2, [pc, #48]	; (8001574 <inc_lock+0x118>)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	011b      	lsls	r3, r3, #4
 8001548:	4413      	add	r3, r2
 800154a:	330c      	adds	r3, #12
 800154c:	881b      	ldrh	r3, [r3, #0]
 800154e:	3301      	adds	r3, #1
 8001550:	b29a      	uxth	r2, r3
 8001552:	e001      	b.n	8001558 <inc_lock+0xfc>
 8001554:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001558:	4906      	ldr	r1, [pc, #24]	; (8001574 <inc_lock+0x118>)
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	011b      	lsls	r3, r3, #4
 800155e:	440b      	add	r3, r1
 8001560:	330c      	adds	r3, #12
 8001562:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	3301      	adds	r3, #1
}
 8001568:	4618      	mov	r0, r3
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	bc80      	pop	{r7}
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	20000474 	.word	0x20000474

08001578 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8001578:	b480      	push	{r7}
 800157a:	b085      	sub	sp, #20
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3b01      	subs	r3, #1
 8001584:	607b      	str	r3, [r7, #4]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d825      	bhi.n	80015d8 <dec_lock+0x60>
		n = Files[i].ctr;
 800158c:	4a16      	ldr	r2, [pc, #88]	; (80015e8 <dec_lock+0x70>)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	011b      	lsls	r3, r3, #4
 8001592:	4413      	add	r3, r2
 8001594:	330c      	adds	r3, #12
 8001596:	881b      	ldrh	r3, [r3, #0]
 8001598:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800159a:	89fb      	ldrh	r3, [r7, #14]
 800159c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015a0:	d101      	bne.n	80015a6 <dec_lock+0x2e>
 80015a2:	2300      	movs	r3, #0
 80015a4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80015a6:	89fb      	ldrh	r3, [r7, #14]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d002      	beq.n	80015b2 <dec_lock+0x3a>
 80015ac:	89fb      	ldrh	r3, [r7, #14]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80015b2:	4a0d      	ldr	r2, [pc, #52]	; (80015e8 <dec_lock+0x70>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	011b      	lsls	r3, r3, #4
 80015b8:	4413      	add	r3, r2
 80015ba:	330c      	adds	r3, #12
 80015bc:	89fa      	ldrh	r2, [r7, #14]
 80015be:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80015c0:	89fb      	ldrh	r3, [r7, #14]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d105      	bne.n	80015d2 <dec_lock+0x5a>
 80015c6:	4a08      	ldr	r2, [pc, #32]	; (80015e8 <dec_lock+0x70>)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	011b      	lsls	r3, r3, #4
 80015cc:	4413      	add	r3, r2
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80015d2:	2300      	movs	r3, #0
 80015d4:	737b      	strb	r3, [r7, #13]
 80015d6:	e001      	b.n	80015dc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80015d8:	2302      	movs	r3, #2
 80015da:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80015dc:	7b7b      	ldrb	r3, [r7, #13]
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3714      	adds	r7, #20
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bc80      	pop	{r7}
 80015e6:	4770      	bx	lr
 80015e8:	20000474 	.word	0x20000474

080015ec <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80015f4:	2300      	movs	r3, #0
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	e010      	b.n	800161c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80015fa:	4a0d      	ldr	r2, [pc, #52]	; (8001630 <clear_lock+0x44>)
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	011b      	lsls	r3, r3, #4
 8001600:	4413      	add	r3, r2
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	429a      	cmp	r2, r3
 8001608:	d105      	bne.n	8001616 <clear_lock+0x2a>
 800160a:	4a09      	ldr	r2, [pc, #36]	; (8001630 <clear_lock+0x44>)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	011b      	lsls	r3, r3, #4
 8001610:	4413      	add	r3, r2
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	3301      	adds	r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d9eb      	bls.n	80015fa <clear_lock+0xe>
	}
}
 8001622:	bf00      	nop
 8001624:	bf00      	nop
 8001626:	3714      	adds	r7, #20
 8001628:	46bd      	mov	sp, r7
 800162a:	bc80      	pop	{r7}
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	20000474 	.word	0x20000474

08001634 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800163c:	2300      	movs	r3, #0
 800163e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	78db      	ldrb	r3, [r3, #3]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d034      	beq.n	80016b2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800164c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	7858      	ldrb	r0, [r3, #1]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001658:	2301      	movs	r3, #1
 800165a:	697a      	ldr	r2, [r7, #20]
 800165c:	f7ff fd4e 	bl	80010fc <disk_write>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d002      	beq.n	800166c <sync_window+0x38>
			res = FR_DISK_ERR;
 8001666:	2301      	movs	r3, #1
 8001668:	73fb      	strb	r3, [r7, #15]
 800166a:	e022      	b.n	80016b2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2200      	movs	r2, #0
 8001670:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a1b      	ldr	r3, [r3, #32]
 8001676:	697a      	ldr	r2, [r7, #20]
 8001678:	1ad2      	subs	r2, r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	699b      	ldr	r3, [r3, #24]
 800167e:	429a      	cmp	r2, r3
 8001680:	d217      	bcs.n	80016b2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	789b      	ldrb	r3, [r3, #2]
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	e010      	b.n	80016ac <sync_window+0x78>
					wsect += fs->fsize;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	699b      	ldr	r3, [r3, #24]
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	4413      	add	r3, r2
 8001692:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	7858      	ldrb	r0, [r3, #1]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800169e:	2301      	movs	r3, #1
 80016a0:	697a      	ldr	r2, [r7, #20]
 80016a2:	f7ff fd2b 	bl	80010fc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	3b01      	subs	r3, #1
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	2b01      	cmp	r3, #1
 80016b0:	d8eb      	bhi.n	800168a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80016b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3718      	adds	r7, #24
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}

080016bc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80016c6:	2300      	movs	r3, #0
 80016c8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d01b      	beq.n	800170c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f7ff ffad 	bl	8001634 <sync_window>
 80016da:	4603      	mov	r3, r0
 80016dc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80016de:	7bfb      	ldrb	r3, [r7, #15]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d113      	bne.n	800170c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	7858      	ldrb	r0, [r3, #1]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80016ee:	2301      	movs	r3, #1
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	f7ff fce3 	bl	80010bc <disk_read>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d004      	beq.n	8001706 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80016fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001700:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8001702:	2301      	movs	r3, #1
 8001704:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	683a      	ldr	r2, [r7, #0]
 800170a:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800170c:	7bfb      	ldrb	r3, [r7, #15]
}
 800170e:	4618      	mov	r0, r3
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
	...

08001718 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ff87 	bl	8001634 <sync_window>
 8001726:	4603      	mov	r3, r0
 8001728:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d158      	bne.n	80017e2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	2b03      	cmp	r3, #3
 8001736:	d148      	bne.n	80017ca <sync_fs+0xb2>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	791b      	ldrb	r3, [r3, #4]
 800173c:	2b01      	cmp	r3, #1
 800173e:	d144      	bne.n	80017ca <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	3330      	adds	r3, #48	; 0x30
 8001744:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001748:	2100      	movs	r1, #0
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff fdb2 	bl	80012b4 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	3330      	adds	r3, #48	; 0x30
 8001754:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8001758:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fd44 	bl	80011ea <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	3330      	adds	r3, #48	; 0x30
 8001766:	4921      	ldr	r1, [pc, #132]	; (80017ec <sync_fs+0xd4>)
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fd58 	bl	800121e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3330      	adds	r3, #48	; 0x30
 8001772:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8001776:	491e      	ldr	r1, [pc, #120]	; (80017f0 <sync_fs+0xd8>)
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff fd50 	bl	800121e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	3330      	adds	r3, #48	; 0x30
 8001782:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	691b      	ldr	r3, [r3, #16]
 800178a:	4619      	mov	r1, r3
 800178c:	4610      	mov	r0, r2
 800178e:	f7ff fd46 	bl	800121e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	3330      	adds	r3, #48	; 0x30
 8001796:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	4619      	mov	r1, r3
 80017a0:	4610      	mov	r0, r2
 80017a2:	f7ff fd3c 	bl	800121e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	69db      	ldr	r3, [r3, #28]
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	7858      	ldrb	r0, [r3, #1]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017be:	2301      	movs	r3, #1
 80017c0:	f7ff fc9c 	bl	80010fc <disk_write>
			fs->fsi_flag = 0;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2200      	movs	r2, #0
 80017c8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	785b      	ldrb	r3, [r3, #1]
 80017ce:	2200      	movs	r2, #0
 80017d0:	2100      	movs	r1, #0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fcb2 	bl	800113c <disk_ioctl>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <sync_fs+0xca>
 80017de:	2301      	movs	r3, #1
 80017e0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3710      	adds	r7, #16
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	41615252 	.word	0x41615252
 80017f0:	61417272 	.word	0x61417272

080017f4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	3b02      	subs	r3, #2
 8001802:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	695b      	ldr	r3, [r3, #20]
 8001808:	3b02      	subs	r3, #2
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	429a      	cmp	r2, r3
 800180e:	d301      	bcc.n	8001814 <clust2sect+0x20>
 8001810:	2300      	movs	r3, #0
 8001812:	e008      	b.n	8001826 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	895b      	ldrh	r3, [r3, #10]
 8001818:	461a      	mov	r2, r3
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	fb03 f202 	mul.w	r2, r3, r2
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001824:	4413      	add	r3, r2
}
 8001826:	4618      	mov	r0, r3
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	bc80      	pop	{r7}
 800182e:	4770      	bx	lr

08001830 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	2b01      	cmp	r3, #1
 8001844:	d904      	bls.n	8001850 <get_fat+0x20>
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	695b      	ldr	r3, [r3, #20]
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	429a      	cmp	r2, r3
 800184e:	d302      	bcc.n	8001856 <get_fat+0x26>
		val = 1;	/* Internal error */
 8001850:	2301      	movs	r3, #1
 8001852:	617b      	str	r3, [r7, #20]
 8001854:	e08f      	b.n	8001976 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8001856:	f04f 33ff 	mov.w	r3, #4294967295
 800185a:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b03      	cmp	r3, #3
 8001862:	d062      	beq.n	800192a <get_fat+0xfa>
 8001864:	2b03      	cmp	r3, #3
 8001866:	dc7c      	bgt.n	8001962 <get_fat+0x132>
 8001868:	2b01      	cmp	r3, #1
 800186a:	d002      	beq.n	8001872 <get_fat+0x42>
 800186c:	2b02      	cmp	r3, #2
 800186e:	d042      	beq.n	80018f6 <get_fat+0xc6>
 8001870:	e077      	b.n	8001962 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	60fb      	str	r3, [r7, #12]
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	085b      	lsrs	r3, r3, #1
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	4413      	add	r3, r2
 800187e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	6a1a      	ldr	r2, [r3, #32]
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	0a5b      	lsrs	r3, r3, #9
 8001888:	4413      	add	r3, r2
 800188a:	4619      	mov	r1, r3
 800188c:	6938      	ldr	r0, [r7, #16]
 800188e:	f7ff ff15 	bl	80016bc <move_window>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d167      	bne.n	8001968 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	1c5a      	adds	r2, r3, #1
 800189c:	60fa      	str	r2, [r7, #12]
 800189e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4413      	add	r3, r2
 80018a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80018aa:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	6a1a      	ldr	r2, [r3, #32]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	0a5b      	lsrs	r3, r3, #9
 80018b4:	4413      	add	r3, r2
 80018b6:	4619      	mov	r1, r3
 80018b8:	6938      	ldr	r0, [r7, #16]
 80018ba:	f7ff feff 	bl	80016bc <move_window>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d153      	bne.n	800196c <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	4413      	add	r3, r2
 80018ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80018d2:	021b      	lsls	r3, r3, #8
 80018d4:	461a      	mov	r2, r3
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	4313      	orrs	r3, r2
 80018da:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d002      	beq.n	80018ec <get_fat+0xbc>
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	091b      	lsrs	r3, r3, #4
 80018ea:	e002      	b.n	80018f2 <get_fat+0xc2>
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018f2:	617b      	str	r3, [r7, #20]
			break;
 80018f4:	e03f      	b.n	8001976 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	6a1a      	ldr	r2, [r3, #32]
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	0a1b      	lsrs	r3, r3, #8
 80018fe:	4413      	add	r3, r2
 8001900:	4619      	mov	r1, r3
 8001902:	6938      	ldr	r0, [r7, #16]
 8001904:	f7ff feda 	bl	80016bc <move_window>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d130      	bne.n	8001970 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800191c:	4413      	add	r3, r2
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff fc2a 	bl	8001178 <ld_word>
 8001924:	4603      	mov	r3, r0
 8001926:	617b      	str	r3, [r7, #20]
			break;
 8001928:	e025      	b.n	8001976 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	6a1a      	ldr	r2, [r3, #32]
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	09db      	lsrs	r3, r3, #7
 8001932:	4413      	add	r3, r2
 8001934:	4619      	mov	r1, r3
 8001936:	6938      	ldr	r0, [r7, #16]
 8001938:	f7ff fec0 	bl	80016bc <move_window>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d118      	bne.n	8001974 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001950:	4413      	add	r3, r2
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff fc27 	bl	80011a6 <ld_dword>
 8001958:	4603      	mov	r3, r0
 800195a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800195e:	617b      	str	r3, [r7, #20]
			break;
 8001960:	e009      	b.n	8001976 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8001962:	2301      	movs	r3, #1
 8001964:	617b      	str	r3, [r7, #20]
 8001966:	e006      	b.n	8001976 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001968:	bf00      	nop
 800196a:	e004      	b.n	8001976 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800196c:	bf00      	nop
 800196e:	e002      	b.n	8001976 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8001970:	bf00      	nop
 8001972:	e000      	b.n	8001976 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8001974:	bf00      	nop
		}
	}

	return val;
 8001976:	697b      	ldr	r3, [r7, #20]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3718      	adds	r7, #24
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}

08001980 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8001980:	b590      	push	{r4, r7, lr}
 8001982:	b089      	sub	sp, #36	; 0x24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800198c:	2302      	movs	r3, #2
 800198e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8001990:	68bb      	ldr	r3, [r7, #8]
 8001992:	2b01      	cmp	r3, #1
 8001994:	f240 80d2 	bls.w	8001b3c <put_fat+0x1bc>
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	695b      	ldr	r3, [r3, #20]
 800199c:	68ba      	ldr	r2, [r7, #8]
 800199e:	429a      	cmp	r2, r3
 80019a0:	f080 80cc 	bcs.w	8001b3c <put_fat+0x1bc>
		switch (fs->fs_type) {
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b03      	cmp	r3, #3
 80019aa:	f000 8096 	beq.w	8001ada <put_fat+0x15a>
 80019ae:	2b03      	cmp	r3, #3
 80019b0:	f300 80cd 	bgt.w	8001b4e <put_fat+0x1ce>
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d002      	beq.n	80019be <put_fat+0x3e>
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d06e      	beq.n	8001a9a <put_fat+0x11a>
 80019bc:	e0c7      	b.n	8001b4e <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	61bb      	str	r3, [r7, #24]
 80019c2:	69bb      	ldr	r3, [r7, #24]
 80019c4:	085b      	lsrs	r3, r3, #1
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	4413      	add	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	6a1a      	ldr	r2, [r3, #32]
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	0a5b      	lsrs	r3, r3, #9
 80019d4:	4413      	add	r3, r2
 80019d6:	4619      	mov	r1, r3
 80019d8:	68f8      	ldr	r0, [r7, #12]
 80019da:	f7ff fe6f 	bl	80016bc <move_window>
 80019de:	4603      	mov	r3, r0
 80019e0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80019e2:	7ffb      	ldrb	r3, [r7, #31]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f040 80ab 	bne.w	8001b40 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	1c59      	adds	r1, r3, #1
 80019f4:	61b9      	str	r1, [r7, #24]
 80019f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019fa:	4413      	add	r3, r2
 80019fc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	f003 0301 	and.w	r3, r3, #1
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d00d      	beq.n	8001a24 <put_fat+0xa4>
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	b25b      	sxtb	r3, r3
 8001a0e:	f003 030f 	and.w	r3, r3, #15
 8001a12:	b25a      	sxtb	r2, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	011b      	lsls	r3, r3, #4
 8001a1a:	b25b      	sxtb	r3, r3
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	b25b      	sxtb	r3, r3
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	e001      	b.n	8001a28 <put_fat+0xa8>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	697a      	ldr	r2, [r7, #20]
 8001a2a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	6a1a      	ldr	r2, [r3, #32]
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	0a5b      	lsrs	r3, r3, #9
 8001a3a:	4413      	add	r3, r2
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	68f8      	ldr	r0, [r7, #12]
 8001a40:	f7ff fe3c 	bl	80016bc <move_window>
 8001a44:	4603      	mov	r3, r0
 8001a46:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001a48:	7ffb      	ldrb	r3, [r7, #31]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d17a      	bne.n	8001b44 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a5a:	4413      	add	r3, r2
 8001a5c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d003      	beq.n	8001a70 <put_fat+0xf0>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	091b      	lsrs	r3, r3, #4
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	e00e      	b.n	8001a8e <put_fat+0x10e>
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	b25b      	sxtb	r3, r3
 8001a76:	f023 030f 	bic.w	r3, r3, #15
 8001a7a:	b25a      	sxtb	r2, r3
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	0a1b      	lsrs	r3, r3, #8
 8001a80:	b25b      	sxtb	r3, r3
 8001a82:	f003 030f 	and.w	r3, r3, #15
 8001a86:	b25b      	sxtb	r3, r3
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	b25b      	sxtb	r3, r3
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	697a      	ldr	r2, [r7, #20]
 8001a90:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2201      	movs	r2, #1
 8001a96:	70da      	strb	r2, [r3, #3]
			break;
 8001a98:	e059      	b.n	8001b4e <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	6a1a      	ldr	r2, [r3, #32]
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	0a1b      	lsrs	r3, r3, #8
 8001aa2:	4413      	add	r3, r2
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f7ff fe08 	bl	80016bc <move_window>
 8001aac:	4603      	mov	r3, r0
 8001aae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001ab0:	7ffb      	ldrb	r3, [r7, #31]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d148      	bne.n	8001b48 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001ac4:	4413      	add	r3, r2
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	b292      	uxth	r2, r2
 8001aca:	4611      	mov	r1, r2
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff fb8c 	bl	80011ea <st_word>
			fs->wflag = 1;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	70da      	strb	r2, [r3, #3]
			break;
 8001ad8:	e039      	b.n	8001b4e <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	6a1a      	ldr	r2, [r3, #32]
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	09db      	lsrs	r3, r3, #7
 8001ae2:	4413      	add	r3, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	f7ff fde8 	bl	80016bc <move_window>
 8001aec:	4603      	mov	r3, r0
 8001aee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001af0:	7ffb      	ldrb	r3, [r7, #31]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d12a      	bne.n	8001b4c <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001b02:	68bb      	ldr	r3, [r7, #8]
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff fb4a 	bl	80011a6 <ld_dword>
 8001b12:	4603      	mov	r3, r0
 8001b14:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001b18:	4323      	orrs	r3, r4
 8001b1a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001b2a:	4413      	add	r3, r2
 8001b2c:	6879      	ldr	r1, [r7, #4]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff fb75 	bl	800121e <st_dword>
			fs->wflag = 1;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2201      	movs	r2, #1
 8001b38:	70da      	strb	r2, [r3, #3]
			break;
 8001b3a:	e008      	b.n	8001b4e <put_fat+0x1ce>
		}
	}
 8001b3c:	bf00      	nop
 8001b3e:	e006      	b.n	8001b4e <put_fat+0x1ce>
			if (res != FR_OK) break;
 8001b40:	bf00      	nop
 8001b42:	e004      	b.n	8001b4e <put_fat+0x1ce>
			if (res != FR_OK) break;
 8001b44:	bf00      	nop
 8001b46:	e002      	b.n	8001b4e <put_fat+0x1ce>
			if (res != FR_OK) break;
 8001b48:	bf00      	nop
 8001b4a:	e000      	b.n	8001b4e <put_fat+0x1ce>
			if (res != FR_OK) break;
 8001b4c:	bf00      	nop
	return res;
 8001b4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3724      	adds	r7, #36	; 0x24
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd90      	pop	{r4, r7, pc}

08001b58 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b088      	sub	sp, #32
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8001b64:	2300      	movs	r3, #0
 8001b66:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d904      	bls.n	8001b7e <remove_chain+0x26>
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	695b      	ldr	r3, [r3, #20]
 8001b78:	68ba      	ldr	r2, [r7, #8]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d301      	bcc.n	8001b82 <remove_chain+0x2a>
 8001b7e:	2302      	movs	r3, #2
 8001b80:	e04b      	b.n	8001c1a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d00c      	beq.n	8001ba2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8001b88:	f04f 32ff 	mov.w	r2, #4294967295
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	69b8      	ldr	r0, [r7, #24]
 8001b90:	f7ff fef6 	bl	8001980 <put_fat>
 8001b94:	4603      	mov	r3, r0
 8001b96:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8001b98:	7ffb      	ldrb	r3, [r7, #31]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <remove_chain+0x4a>
 8001b9e:	7ffb      	ldrb	r3, [r7, #31]
 8001ba0:	e03b      	b.n	8001c1a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8001ba2:	68b9      	ldr	r1, [r7, #8]
 8001ba4:	68f8      	ldr	r0, [r7, #12]
 8001ba6:	f7ff fe43 	bl	8001830 <get_fat>
 8001baa:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d031      	beq.n	8001c16 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d101      	bne.n	8001bbc <remove_chain+0x64>
 8001bb8:	2302      	movs	r3, #2
 8001bba:	e02e      	b.n	8001c1a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bc2:	d101      	bne.n	8001bc8 <remove_chain+0x70>
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e028      	b.n	8001c1a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8001bc8:	2200      	movs	r2, #0
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	69b8      	ldr	r0, [r7, #24]
 8001bce:	f7ff fed7 	bl	8001980 <put_fat>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8001bd6:	7ffb      	ldrb	r3, [r7, #31]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d001      	beq.n	8001be0 <remove_chain+0x88>
 8001bdc:	7ffb      	ldrb	r3, [r7, #31]
 8001bde:	e01c      	b.n	8001c1a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	691a      	ldr	r2, [r3, #16]
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	695b      	ldr	r3, [r3, #20]
 8001be8:	3b02      	subs	r3, #2
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d20b      	bcs.n	8001c06 <remove_chain+0xae>
			fs->free_clst++;
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	691b      	ldr	r3, [r3, #16]
 8001bf2:	1c5a      	adds	r2, r3, #1
 8001bf4:	69bb      	ldr	r3, [r7, #24]
 8001bf6:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	791b      	ldrb	r3, [r3, #4]
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	b2da      	uxtb	r2, r3
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	695b      	ldr	r3, [r3, #20]
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d3c6      	bcc.n	8001ba2 <remove_chain+0x4a>
 8001c14:	e000      	b.n	8001c18 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8001c16:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3720      	adds	r7, #32
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b088      	sub	sp, #32
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
 8001c2a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d10d      	bne.n	8001c54 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8001c3e:	69bb      	ldr	r3, [r7, #24]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d004      	beq.n	8001c4e <create_chain+0x2c>
 8001c44:	693b      	ldr	r3, [r7, #16]
 8001c46:	695b      	ldr	r3, [r3, #20]
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	429a      	cmp	r2, r3
 8001c4c:	d31b      	bcc.n	8001c86 <create_chain+0x64>
 8001c4e:	2301      	movs	r3, #1
 8001c50:	61bb      	str	r3, [r7, #24]
 8001c52:	e018      	b.n	8001c86 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8001c54:	6839      	ldr	r1, [r7, #0]
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff fdea 	bl	8001830 <get_fat>
 8001c5c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d801      	bhi.n	8001c68 <create_chain+0x46>
 8001c64:	2301      	movs	r3, #1
 8001c66:	e070      	b.n	8001d4a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c6e:	d101      	bne.n	8001c74 <create_chain+0x52>
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	e06a      	b.n	8001d4a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	68fa      	ldr	r2, [r7, #12]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d201      	bcs.n	8001c82 <create_chain+0x60>
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	e063      	b.n	8001d4a <create_chain+0x128>
		scl = clst;
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	3301      	adds	r3, #1
 8001c8e:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	695b      	ldr	r3, [r3, #20]
 8001c94:	69fa      	ldr	r2, [r7, #28]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d307      	bcc.n	8001caa <create_chain+0x88>
				ncl = 2;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8001c9e:	69fa      	ldr	r2, [r7, #28]
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d901      	bls.n	8001caa <create_chain+0x88>
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	e04f      	b.n	8001d4a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8001caa:	69f9      	ldr	r1, [r7, #28]
 8001cac:	6878      	ldr	r0, [r7, #4]
 8001cae:	f7ff fdbf 	bl	8001830 <get_fat>
 8001cb2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d00e      	beq.n	8001cd8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d003      	beq.n	8001cc8 <create_chain+0xa6>
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc6:	d101      	bne.n	8001ccc <create_chain+0xaa>
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	e03e      	b.n	8001d4a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8001ccc:	69fa      	ldr	r2, [r7, #28]
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d1da      	bne.n	8001c8a <create_chain+0x68>
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e038      	b.n	8001d4a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8001cd8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8001cda:	f04f 32ff 	mov.w	r2, #4294967295
 8001cde:	69f9      	ldr	r1, [r7, #28]
 8001ce0:	6938      	ldr	r0, [r7, #16]
 8001ce2:	f7ff fe4d 	bl	8001980 <put_fat>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8001cea:	7dfb      	ldrb	r3, [r7, #23]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d109      	bne.n	8001d04 <create_chain+0xe2>
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d006      	beq.n	8001d04 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8001cf6:	69fa      	ldr	r2, [r7, #28]
 8001cf8:	6839      	ldr	r1, [r7, #0]
 8001cfa:	6938      	ldr	r0, [r7, #16]
 8001cfc:	f7ff fe40 	bl	8001980 <put_fat>
 8001d00:	4603      	mov	r3, r0
 8001d02:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8001d04:	7dfb      	ldrb	r3, [r7, #23]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d116      	bne.n	8001d38 <create_chain+0x116>
		fs->last_clst = ncl;
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	69fa      	ldr	r2, [r7, #28]
 8001d0e:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	691a      	ldr	r2, [r3, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	695b      	ldr	r3, [r3, #20]
 8001d18:	3b02      	subs	r3, #2
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d804      	bhi.n	8001d28 <create_chain+0x106>
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	691b      	ldr	r3, [r3, #16]
 8001d22:	1e5a      	subs	r2, r3, #1
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	791b      	ldrb	r3, [r3, #4]
 8001d2c:	f043 0301 	orr.w	r3, r3, #1
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	711a      	strb	r2, [r3, #4]
 8001d36:	e007      	b.n	8001d48 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8001d38:	7dfb      	ldrb	r3, [r7, #23]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d102      	bne.n	8001d44 <create_chain+0x122>
 8001d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d42:	e000      	b.n	8001d46 <create_chain+0x124>
 8001d44:	2301      	movs	r3, #1
 8001d46:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8001d48:	69fb      	ldr	r3, [r7, #28]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3720      	adds	r7, #32
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b087      	sub	sp, #28
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
 8001d5a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d66:	3304      	adds	r3, #4
 8001d68:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	0a5b      	lsrs	r3, r3, #9
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	8952      	ldrh	r2, [r2, #10]
 8001d72:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d76:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	1d1a      	adds	r2, r3, #4
 8001d7c:	613a      	str	r2, [r7, #16]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8001d82:	68bb      	ldr	r3, [r7, #8]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d101      	bne.n	8001d8c <clmt_clust+0x3a>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	e010      	b.n	8001dae <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8001d8c:	697a      	ldr	r2, [r7, #20]
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d307      	bcc.n	8001da4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	3304      	adds	r3, #4
 8001da0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8001da2:	e7e9      	b.n	8001d78 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8001da4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	4413      	add	r3, r2
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	371c      	adds	r7, #28
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr

08001db8 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001dce:	d204      	bcs.n	8001dda <dir_sdi+0x22>
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	f003 031f 	and.w	r3, r3, #31
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <dir_sdi+0x26>
		return FR_INT_ERR;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	e063      	b.n	8001ea6 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d106      	bne.n	8001dfe <dir_sdi+0x46>
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d902      	bls.n	8001dfe <dir_sdi+0x46>
		clst = fs->dirbase;
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfc:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d10c      	bne.n	8001e1e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	095b      	lsrs	r3, r3, #5
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	8912      	ldrh	r2, [r2, #8]
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d301      	bcc.n	8001e14 <dir_sdi+0x5c>
 8001e10:	2302      	movs	r3, #2
 8001e12:	e048      	b.n	8001ea6 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	61da      	str	r2, [r3, #28]
 8001e1c:	e029      	b.n	8001e72 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	895b      	ldrh	r3, [r3, #10]
 8001e22:	025b      	lsls	r3, r3, #9
 8001e24:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8001e26:	e019      	b.n	8001e5c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6979      	ldr	r1, [r7, #20]
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7ff fcff 	bl	8001830 <get_fat>
 8001e32:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3a:	d101      	bne.n	8001e40 <dir_sdi+0x88>
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e032      	b.n	8001ea6 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d904      	bls.n	8001e50 <dir_sdi+0x98>
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	695b      	ldr	r3, [r3, #20]
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d301      	bcc.n	8001e54 <dir_sdi+0x9c>
 8001e50:	2302      	movs	r3, #2
 8001e52:	e028      	b.n	8001ea6 <dir_sdi+0xee>
			ofs -= csz;
 8001e54:	683a      	ldr	r2, [r7, #0]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d2e1      	bcs.n	8001e28 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8001e64:	6979      	ldr	r1, [r7, #20]
 8001e66:	6938      	ldr	r0, [r7, #16]
 8001e68:	f7ff fcc4 	bl	80017f4 <clust2sect>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	697a      	ldr	r2, [r7, #20]
 8001e76:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	69db      	ldr	r3, [r3, #28]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d101      	bne.n	8001e84 <dir_sdi+0xcc>
 8001e80:	2302      	movs	r3, #2
 8001e82:	e010      	b.n	8001ea6 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	69da      	ldr	r2, [r3, #28]
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	0a5b      	lsrs	r3, r3, #9
 8001e8c:	441a      	add	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e9e:	441a      	add	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3718      	adds	r7, #24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b086      	sub	sp, #24
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
 8001eb6:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	695b      	ldr	r3, [r3, #20]
 8001ec2:	3320      	adds	r3, #32
 8001ec4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d003      	beq.n	8001ed6 <dir_next+0x28>
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001ed4:	d301      	bcc.n	8001eda <dir_next+0x2c>
 8001ed6:	2304      	movs	r3, #4
 8001ed8:	e0aa      	b.n	8002030 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	f040 8098 	bne.w	8002016 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	69db      	ldr	r3, [r3, #28]
 8001eea:	1c5a      	adds	r2, r3, #1
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d10b      	bne.n	8001f10 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	095b      	lsrs	r3, r3, #5
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	8912      	ldrh	r2, [r2, #8]
 8001f00:	4293      	cmp	r3, r2
 8001f02:	f0c0 8088 	bcc.w	8002016 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	61da      	str	r2, [r3, #28]
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	e08f      	b.n	8002030 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	0a5b      	lsrs	r3, r3, #9
 8001f14:	68fa      	ldr	r2, [r7, #12]
 8001f16:	8952      	ldrh	r2, [r2, #10]
 8001f18:	3a01      	subs	r2, #1
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d17a      	bne.n	8002016 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	4619      	mov	r1, r3
 8001f28:	4610      	mov	r0, r2
 8001f2a:	f7ff fc81 	bl	8001830 <get_fat>
 8001f2e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d801      	bhi.n	8001f3a <dir_next+0x8c>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e07a      	b.n	8002030 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f40:	d101      	bne.n	8001f46 <dir_next+0x98>
 8001f42:	2301      	movs	r3, #1
 8001f44:	e074      	b.n	8002030 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	695b      	ldr	r3, [r3, #20]
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d358      	bcc.n	8002002 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d104      	bne.n	8001f60 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	61da      	str	r2, [r3, #28]
 8001f5c:	2304      	movs	r3, #4
 8001f5e:	e067      	b.n	8002030 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	699b      	ldr	r3, [r3, #24]
 8001f66:	4619      	mov	r1, r3
 8001f68:	4610      	mov	r0, r2
 8001f6a:	f7ff fe5a 	bl	8001c22 <create_chain>
 8001f6e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <dir_next+0xcc>
 8001f76:	2307      	movs	r3, #7
 8001f78:	e05a      	b.n	8002030 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	2b01      	cmp	r3, #1
 8001f7e:	d101      	bne.n	8001f84 <dir_next+0xd6>
 8001f80:	2302      	movs	r3, #2
 8001f82:	e055      	b.n	8002030 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f8a:	d101      	bne.n	8001f90 <dir_next+0xe2>
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e04f      	b.n	8002030 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8001f90:	68f8      	ldr	r0, [r7, #12]
 8001f92:	f7ff fb4f 	bl	8001634 <sync_window>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <dir_next+0xf2>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e047      	b.n	8002030 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	3330      	adds	r3, #48	; 0x30
 8001fa4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fa8:	2100      	movs	r1, #0
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff f982 	bl	80012b4 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	6979      	ldr	r1, [r7, #20]
 8001fb6:	68f8      	ldr	r0, [r7, #12]
 8001fb8:	f7ff fc1c 	bl	80017f4 <clust2sect>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fc2:	e012      	b.n	8001fea <dir_next+0x13c>
						fs->wflag = 1;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f7ff fb32 	bl	8001634 <sync_window>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <dir_next+0x12c>
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e02a      	b.n	8002030 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe4:	1c5a      	adds	r2, r3, #1
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	62da      	str	r2, [r3, #44]	; 0x2c
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	895b      	ldrh	r3, [r3, #10]
 8001fee:	461a      	mov	r2, r3
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d3e6      	bcc.n	8001fc4 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad2      	subs	r2, r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	697a      	ldr	r2, [r7, #20]
 8002006:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8002008:	6979      	ldr	r1, [r7, #20]
 800200a:	68f8      	ldr	r0, [r7, #12]
 800200c:	f7ff fbf2 	bl	80017f4 <clust2sect>
 8002010:	4602      	mov	r2, r0
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	68ba      	ldr	r2, [r7, #8]
 800201a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002028:	441a      	add	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800202e:	2300      	movs	r3, #0
}
 8002030:	4618      	mov	r0, r3
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8002048:	2100      	movs	r1, #0
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7ff feb4 	bl	8001db8 <dir_sdi>
 8002050:	4603      	mov	r3, r0
 8002052:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8002054:	7dfb      	ldrb	r3, [r7, #23]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d12b      	bne.n	80020b2 <dir_alloc+0x7a>
		n = 0;
 800205a:	2300      	movs	r3, #0
 800205c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	69db      	ldr	r3, [r3, #28]
 8002062:	4619      	mov	r1, r3
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f7ff fb29 	bl	80016bc <move_window>
 800206a:	4603      	mov	r3, r0
 800206c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800206e:	7dfb      	ldrb	r3, [r7, #23]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d11d      	bne.n	80020b0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6a1b      	ldr	r3, [r3, #32]
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	2be5      	cmp	r3, #229	; 0xe5
 800207c:	d004      	beq.n	8002088 <dir_alloc+0x50>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a1b      	ldr	r3, [r3, #32]
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d107      	bne.n	8002098 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	3301      	adds	r3, #1
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	429a      	cmp	r2, r3
 8002094:	d102      	bne.n	800209c <dir_alloc+0x64>
 8002096:	e00c      	b.n	80020b2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8002098:	2300      	movs	r3, #0
 800209a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800209c:	2101      	movs	r1, #1
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7ff ff05 	bl	8001eae <dir_next>
 80020a4:	4603      	mov	r3, r0
 80020a6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80020a8:	7dfb      	ldrb	r3, [r7, #23]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d0d7      	beq.n	800205e <dir_alloc+0x26>
 80020ae:	e000      	b.n	80020b2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80020b0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80020b2:	7dfb      	ldrb	r3, [r7, #23]
 80020b4:	2b04      	cmp	r3, #4
 80020b6:	d101      	bne.n	80020bc <dir_alloc+0x84>
 80020b8:	2307      	movs	r3, #7
 80020ba:	75fb      	strb	r3, [r7, #23]
	return res;
 80020bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3718      	adds	r7, #24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b084      	sub	sp, #16
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
 80020ce:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	331a      	adds	r3, #26
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff f84f 	bl	8001178 <ld_word>
 80020da:	4603      	mov	r3, r0
 80020dc:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	d109      	bne.n	80020fa <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	3314      	adds	r3, #20
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff f844 	bl	8001178 <ld_word>
 80020f0:	4603      	mov	r3, r0
 80020f2:	041b      	lsls	r3, r3, #16
 80020f4:	68fa      	ldr	r2, [r7, #12]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80020fa:	68fb      	ldr	r3, [r7, #12]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3710      	adds	r7, #16
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	331a      	adds	r3, #26
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	b292      	uxth	r2, r2
 8002118:	4611      	mov	r1, r2
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff f865 	bl	80011ea <st_word>
	if (fs->fs_type == FS_FAT32) {
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	2b03      	cmp	r3, #3
 8002126:	d109      	bne.n	800213c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f103 0214 	add.w	r2, r3, #20
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	0c1b      	lsrs	r3, r3, #16
 8002132:	b29b      	uxth	r3, r3
 8002134:	4619      	mov	r1, r3
 8002136:	4610      	mov	r0, r2
 8002138:	f7ff f857 	bl	80011ea <st_word>
	}
}
 800213c:	bf00      	nop
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8002152:	2100      	movs	r1, #0
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f7ff fe2f 	bl	8001db8 <dir_sdi>
 800215a:	4603      	mov	r3, r0
 800215c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800215e:	7dfb      	ldrb	r3, [r7, #23]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <dir_find+0x24>
 8002164:	7dfb      	ldrb	r3, [r7, #23]
 8002166:	e03e      	b.n	80021e6 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	69db      	ldr	r3, [r3, #28]
 800216c:	4619      	mov	r1, r3
 800216e:	6938      	ldr	r0, [r7, #16]
 8002170:	f7ff faa4 	bl	80016bc <move_window>
 8002174:	4603      	mov	r3, r0
 8002176:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002178:	7dfb      	ldrb	r3, [r7, #23]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d12f      	bne.n	80021de <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a1b      	ldr	r3, [r3, #32]
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002186:	7bfb      	ldrb	r3, [r7, #15]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d102      	bne.n	8002192 <dir_find+0x4e>
 800218c:	2304      	movs	r3, #4
 800218e:	75fb      	strb	r3, [r7, #23]
 8002190:	e028      	b.n	80021e4 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a1b      	ldr	r3, [r3, #32]
 8002196:	330b      	adds	r3, #11
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800219e:	b2da      	uxtb	r2, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	330b      	adds	r3, #11
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	f003 0308 	and.w	r3, r3, #8
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d10a      	bne.n	80021ca <dir_find+0x86>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	6a18      	ldr	r0, [r3, #32]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3324      	adds	r3, #36	; 0x24
 80021bc:	220b      	movs	r2, #11
 80021be:	4619      	mov	r1, r3
 80021c0:	f7ff f892 	bl	80012e8 <mem_cmp>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00b      	beq.n	80021e2 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80021ca:	2100      	movs	r1, #0
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7ff fe6e 	bl	8001eae <dir_next>
 80021d2:	4603      	mov	r3, r0
 80021d4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80021d6:	7dfb      	ldrb	r3, [r7, #23]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d0c5      	beq.n	8002168 <dir_find+0x24>
 80021dc:	e002      	b.n	80021e4 <dir_find+0xa0>
		if (res != FR_OK) break;
 80021de:	bf00      	nop
 80021e0:	e000      	b.n	80021e4 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80021e2:	bf00      	nop

	return res;
 80021e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b084      	sub	sp, #16
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80021fc:	2101      	movs	r1, #1
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7ff ff1a 	bl	8002038 <dir_alloc>
 8002204:	4603      	mov	r3, r0
 8002206:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d11c      	bne.n	8002248 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	69db      	ldr	r3, [r3, #28]
 8002212:	4619      	mov	r1, r3
 8002214:	68b8      	ldr	r0, [r7, #8]
 8002216:	f7ff fa51 	bl	80016bc <move_window>
 800221a:	4603      	mov	r3, r0
 800221c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800221e:	7bfb      	ldrb	r3, [r7, #15]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d111      	bne.n	8002248 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	2220      	movs	r2, #32
 800222a:	2100      	movs	r1, #0
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff f841 	bl	80012b4 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6a18      	ldr	r0, [r3, #32]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	3324      	adds	r3, #36	; 0x24
 800223a:	220b      	movs	r2, #11
 800223c:	4619      	mov	r1, r3
 800223e:	f7ff f819 	bl	8001274 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	2201      	movs	r2, #1
 8002246:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8002248:	7bfb      	ldrb	r3, [r7, #15]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
	...

08002254 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b088      	sub	sp, #32
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	60fb      	str	r3, [r7, #12]
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3324      	adds	r3, #36	; 0x24
 8002268:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800226a:	220b      	movs	r2, #11
 800226c:	2120      	movs	r1, #32
 800226e:	68b8      	ldr	r0, [r7, #8]
 8002270:	f7ff f820 	bl	80012b4 <mem_set>
	si = i = 0; ni = 8;
 8002274:	2300      	movs	r3, #0
 8002276:	613b      	str	r3, [r7, #16]
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	61fb      	str	r3, [r7, #28]
 800227c:	2308      	movs	r3, #8
 800227e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	1c5a      	adds	r2, r3, #1
 8002284:	61fa      	str	r2, [r7, #28]
 8002286:	68fa      	ldr	r2, [r7, #12]
 8002288:	4413      	add	r3, r2
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800228e:	7efb      	ldrb	r3, [r7, #27]
 8002290:	2b20      	cmp	r3, #32
 8002292:	d94e      	bls.n	8002332 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8002294:	7efb      	ldrb	r3, [r7, #27]
 8002296:	2b2f      	cmp	r3, #47	; 0x2f
 8002298:	d006      	beq.n	80022a8 <create_name+0x54>
 800229a:	7efb      	ldrb	r3, [r7, #27]
 800229c:	2b5c      	cmp	r3, #92	; 0x5c
 800229e:	d110      	bne.n	80022c2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80022a0:	e002      	b.n	80022a8 <create_name+0x54>
 80022a2:	69fb      	ldr	r3, [r7, #28]
 80022a4:	3301      	adds	r3, #1
 80022a6:	61fb      	str	r3, [r7, #28]
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	4413      	add	r3, r2
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	2b2f      	cmp	r3, #47	; 0x2f
 80022b2:	d0f6      	beq.n	80022a2 <create_name+0x4e>
 80022b4:	68fa      	ldr	r2, [r7, #12]
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	4413      	add	r3, r2
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b5c      	cmp	r3, #92	; 0x5c
 80022be:	d0f0      	beq.n	80022a2 <create_name+0x4e>
			break;
 80022c0:	e038      	b.n	8002334 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80022c2:	7efb      	ldrb	r3, [r7, #27]
 80022c4:	2b2e      	cmp	r3, #46	; 0x2e
 80022c6:	d003      	beq.n	80022d0 <create_name+0x7c>
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d30c      	bcc.n	80022ea <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	2b0b      	cmp	r3, #11
 80022d4:	d002      	beq.n	80022dc <create_name+0x88>
 80022d6:	7efb      	ldrb	r3, [r7, #27]
 80022d8:	2b2e      	cmp	r3, #46	; 0x2e
 80022da:	d001      	beq.n	80022e0 <create_name+0x8c>
 80022dc:	2306      	movs	r3, #6
 80022de:	e044      	b.n	800236a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80022e0:	2308      	movs	r3, #8
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	230b      	movs	r3, #11
 80022e6:	617b      	str	r3, [r7, #20]
			continue;
 80022e8:	e022      	b.n	8002330 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80022ea:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	da04      	bge.n	80022fc <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80022f2:	7efb      	ldrb	r3, [r7, #27]
 80022f4:	3b80      	subs	r3, #128	; 0x80
 80022f6:	4a1f      	ldr	r2, [pc, #124]	; (8002374 <create_name+0x120>)
 80022f8:	5cd3      	ldrb	r3, [r2, r3]
 80022fa:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80022fc:	7efb      	ldrb	r3, [r7, #27]
 80022fe:	4619      	mov	r1, r3
 8002300:	481d      	ldr	r0, [pc, #116]	; (8002378 <create_name+0x124>)
 8002302:	f7ff f817 	bl	8001334 <chk_chr>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <create_name+0xbc>
 800230c:	2306      	movs	r3, #6
 800230e:	e02c      	b.n	800236a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8002310:	7efb      	ldrb	r3, [r7, #27]
 8002312:	2b60      	cmp	r3, #96	; 0x60
 8002314:	d905      	bls.n	8002322 <create_name+0xce>
 8002316:	7efb      	ldrb	r3, [r7, #27]
 8002318:	2b7a      	cmp	r3, #122	; 0x7a
 800231a:	d802      	bhi.n	8002322 <create_name+0xce>
 800231c:	7efb      	ldrb	r3, [r7, #27]
 800231e:	3b20      	subs	r3, #32
 8002320:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1c5a      	adds	r2, r3, #1
 8002326:	613a      	str	r2, [r7, #16]
 8002328:	68ba      	ldr	r2, [r7, #8]
 800232a:	4413      	add	r3, r2
 800232c:	7efa      	ldrb	r2, [r7, #27]
 800232e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8002330:	e7a6      	b.n	8002280 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8002332:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	441a      	add	r2, r3
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <create_name+0xf4>
 8002344:	2306      	movs	r3, #6
 8002346:	e010      	b.n	800236a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	2be5      	cmp	r3, #229	; 0xe5
 800234e:	d102      	bne.n	8002356 <create_name+0x102>
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	2205      	movs	r2, #5
 8002354:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8002356:	7efb      	ldrb	r3, [r7, #27]
 8002358:	2b20      	cmp	r3, #32
 800235a:	d801      	bhi.n	8002360 <create_name+0x10c>
 800235c:	2204      	movs	r2, #4
 800235e:	e000      	b.n	8002362 <create_name+0x10e>
 8002360:	2200      	movs	r2, #0
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	330b      	adds	r3, #11
 8002366:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8002368:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800236a:	4618      	mov	r0, r3
 800236c:	3720      	adds	r7, #32
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	0800c038 	.word	0x0800c038
 8002378:	0800be60 	.word	0x0800be60

0800237c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8002390:	e002      	b.n	8002398 <follow_path+0x1c>
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	3301      	adds	r3, #1
 8002396:	603b      	str	r3, [r7, #0]
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	2b2f      	cmp	r3, #47	; 0x2f
 800239e:	d0f8      	beq.n	8002392 <follow_path+0x16>
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	2b5c      	cmp	r3, #92	; 0x5c
 80023a6:	d0f4      	beq.n	8002392 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	2200      	movs	r2, #0
 80023ac:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	2b1f      	cmp	r3, #31
 80023b4:	d80a      	bhi.n	80023cc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2280      	movs	r2, #128	; 0x80
 80023ba:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80023be:	2100      	movs	r1, #0
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f7ff fcf9 	bl	8001db8 <dir_sdi>
 80023c6:	4603      	mov	r3, r0
 80023c8:	75fb      	strb	r3, [r7, #23]
 80023ca:	e043      	b.n	8002454 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80023cc:	463b      	mov	r3, r7
 80023ce:	4619      	mov	r1, r3
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f7ff ff3f 	bl	8002254 <create_name>
 80023d6:	4603      	mov	r3, r0
 80023d8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80023da:	7dfb      	ldrb	r3, [r7, #23]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d134      	bne.n	800244a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff feaf 	bl	8002144 <dir_find>
 80023e6:	4603      	mov	r3, r0
 80023e8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80023f0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80023f2:	7dfb      	ldrb	r3, [r7, #23]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00a      	beq.n	800240e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80023f8:	7dfb      	ldrb	r3, [r7, #23]
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d127      	bne.n	800244e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80023fe:	7afb      	ldrb	r3, [r7, #11]
 8002400:	f003 0304 	and.w	r3, r3, #4
 8002404:	2b00      	cmp	r3, #0
 8002406:	d122      	bne.n	800244e <follow_path+0xd2>
 8002408:	2305      	movs	r3, #5
 800240a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800240c:	e01f      	b.n	800244e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800240e:	7afb      	ldrb	r3, [r7, #11]
 8002410:	f003 0304 	and.w	r3, r3, #4
 8002414:	2b00      	cmp	r3, #0
 8002416:	d11c      	bne.n	8002452 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	799b      	ldrb	r3, [r3, #6]
 800241c:	f003 0310 	and.w	r3, r3, #16
 8002420:	2b00      	cmp	r3, #0
 8002422:	d102      	bne.n	800242a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8002424:	2305      	movs	r3, #5
 8002426:	75fb      	strb	r3, [r7, #23]
 8002428:	e014      	b.n	8002454 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	695b      	ldr	r3, [r3, #20]
 8002434:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002438:	4413      	add	r3, r2
 800243a:	4619      	mov	r1, r3
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f7ff fe42 	bl	80020c6 <ld_clust>
 8002442:	4602      	mov	r2, r0
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8002448:	e7c0      	b.n	80023cc <follow_path+0x50>
			if (res != FR_OK) break;
 800244a:	bf00      	nop
 800244c:	e002      	b.n	8002454 <follow_path+0xd8>
				break;
 800244e:	bf00      	nop
 8002450:	e000      	b.n	8002454 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002452:	bf00      	nop
			}
		}
	}

	return res;
 8002454:	7dfb      	ldrb	r3, [r7, #23]
}
 8002456:	4618      	mov	r0, r3
 8002458:	3718      	adds	r7, #24
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800245e:	b480      	push	{r7}
 8002460:	b087      	sub	sp, #28
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8002466:	f04f 33ff 	mov.w	r3, #4294967295
 800246a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d031      	beq.n	80024d8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	e002      	b.n	8002482 <get_ldnumber+0x24>
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	3301      	adds	r3, #1
 8002480:	617b      	str	r3, [r7, #20]
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	2b20      	cmp	r3, #32
 8002488:	d903      	bls.n	8002492 <get_ldnumber+0x34>
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	2b3a      	cmp	r3, #58	; 0x3a
 8002490:	d1f4      	bne.n	800247c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2b3a      	cmp	r3, #58	; 0x3a
 8002498:	d11c      	bne.n	80024d4 <get_ldnumber+0x76>
			tp = *path;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	1c5a      	adds	r2, r3, #1
 80024a4:	60fa      	str	r2, [r7, #12]
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	3b30      	subs	r3, #48	; 0x30
 80024aa:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	2b09      	cmp	r3, #9
 80024b0:	d80e      	bhi.n	80024d0 <get_ldnumber+0x72>
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d10a      	bne.n	80024d0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d107      	bne.n	80024d0 <get_ldnumber+0x72>
					vol = (int)i;
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	3301      	adds	r3, #1
 80024c8:	617b      	str	r3, [r7, #20]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	697a      	ldr	r2, [r7, #20]
 80024ce:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	e002      	b.n	80024da <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80024d4:	2300      	movs	r3, #0
 80024d6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80024d8:	693b      	ldr	r3, [r7, #16]
}
 80024da:	4618      	mov	r0, r3
 80024dc:	371c      	adds	r7, #28
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr

080024e4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	70da      	strb	r2, [r3, #3]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f04f 32ff 	mov.w	r2, #4294967295
 80024fa:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80024fc:	6839      	ldr	r1, [r7, #0]
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f7ff f8dc 	bl	80016bc <move_window>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <check_fs+0x2a>
 800250a:	2304      	movs	r3, #4
 800250c:	e038      	b.n	8002580 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3330      	adds	r3, #48	; 0x30
 8002512:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002516:	4618      	mov	r0, r3
 8002518:	f7fe fe2e 	bl	8001178 <ld_word>
 800251c:	4603      	mov	r3, r0
 800251e:	461a      	mov	r2, r3
 8002520:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002524:	429a      	cmp	r2, r3
 8002526:	d001      	beq.n	800252c <check_fs+0x48>
 8002528:	2303      	movs	r3, #3
 800252a:	e029      	b.n	8002580 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002532:	2be9      	cmp	r3, #233	; 0xe9
 8002534:	d009      	beq.n	800254a <check_fs+0x66>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800253c:	2beb      	cmp	r3, #235	; 0xeb
 800253e:	d11e      	bne.n	800257e <check_fs+0x9a>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002546:	2b90      	cmp	r3, #144	; 0x90
 8002548:	d119      	bne.n	800257e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	3330      	adds	r3, #48	; 0x30
 800254e:	3336      	adds	r3, #54	; 0x36
 8002550:	4618      	mov	r0, r3
 8002552:	f7fe fe28 	bl	80011a6 <ld_dword>
 8002556:	4603      	mov	r3, r0
 8002558:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800255c:	4a0a      	ldr	r2, [pc, #40]	; (8002588 <check_fs+0xa4>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d101      	bne.n	8002566 <check_fs+0x82>
 8002562:	2300      	movs	r3, #0
 8002564:	e00c      	b.n	8002580 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	3330      	adds	r3, #48	; 0x30
 800256a:	3352      	adds	r3, #82	; 0x52
 800256c:	4618      	mov	r0, r3
 800256e:	f7fe fe1a 	bl	80011a6 <ld_dword>
 8002572:	4603      	mov	r3, r0
 8002574:	4a05      	ldr	r2, [pc, #20]	; (800258c <check_fs+0xa8>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d101      	bne.n	800257e <check_fs+0x9a>
 800257a:	2300      	movs	r3, #0
 800257c:	e000      	b.n	8002580 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800257e:	2302      	movs	r3, #2
}
 8002580:	4618      	mov	r0, r3
 8002582:	3708      	adds	r7, #8
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	00544146 	.word	0x00544146
 800258c:	33544146 	.word	0x33544146

08002590 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b096      	sub	sp, #88	; 0x58
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	4613      	mov	r3, r2
 800259c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f7ff ff5a 	bl	800245e <get_ldnumber>
 80025aa:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80025ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	da01      	bge.n	80025b6 <find_volume+0x26>
 80025b2:	230b      	movs	r3, #11
 80025b4:	e22d      	b.n	8002a12 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80025b6:	4aa1      	ldr	r2, [pc, #644]	; (800283c <find_volume+0x2ac>)
 80025b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025be:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80025c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <find_volume+0x3a>
 80025c6:	230c      	movs	r3, #12
 80025c8:	e223      	b.n	8002a12 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025ce:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80025d0:	79fb      	ldrb	r3, [r7, #7]
 80025d2:	f023 0301 	bic.w	r3, r3, #1
 80025d6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80025d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d01a      	beq.n	8002616 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80025e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025e2:	785b      	ldrb	r3, [r3, #1]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fe fd29 	bl	800103c <disk_status>
 80025ea:	4603      	mov	r3, r0
 80025ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80025f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d10c      	bne.n	8002616 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d007      	beq.n	8002612 <find_volume+0x82>
 8002602:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002606:	f003 0304 	and.w	r3, r3, #4
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800260e:	230a      	movs	r3, #10
 8002610:	e1ff      	b.n	8002a12 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8002612:	2300      	movs	r3, #0
 8002614:	e1fd      	b.n	8002a12 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8002616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002618:	2200      	movs	r2, #0
 800261a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800261c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800261e:	b2da      	uxtb	r2, r3
 8002620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002622:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002626:	785b      	ldrb	r3, [r3, #1]
 8002628:	4618      	mov	r0, r3
 800262a:	f7fe fd21 	bl	8001070 <disk_initialize>
 800262e:	4603      	mov	r3, r0
 8002630:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8002634:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002640:	2303      	movs	r3, #3
 8002642:	e1e6      	b.n	8002a12 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d007      	beq.n	800265a <find_volume+0xca>
 800264a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800264e:	f003 0304 	and.w	r3, r3, #4
 8002652:	2b00      	cmp	r3, #0
 8002654:	d001      	beq.n	800265a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8002656:	230a      	movs	r3, #10
 8002658:	e1db      	b.n	8002a12 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800265a:	2300      	movs	r3, #0
 800265c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800265e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002660:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002662:	f7ff ff3f 	bl	80024e4 <check_fs>
 8002666:	4603      	mov	r3, r0
 8002668:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800266c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002670:	2b02      	cmp	r3, #2
 8002672:	d149      	bne.n	8002708 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002674:	2300      	movs	r3, #0
 8002676:	643b      	str	r3, [r7, #64]	; 0x40
 8002678:	e01e      	b.n	80026b8 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800267a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800267c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002680:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002682:	011b      	lsls	r3, r3, #4
 8002684:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002688:	4413      	add	r3, r2
 800268a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800268c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800268e:	3304      	adds	r3, #4
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d006      	beq.n	80026a4 <find_volume+0x114>
 8002696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002698:	3308      	adds	r3, #8
 800269a:	4618      	mov	r0, r3
 800269c:	f7fe fd83 	bl	80011a6 <ld_dword>
 80026a0:	4602      	mov	r2, r0
 80026a2:	e000      	b.n	80026a6 <find_volume+0x116>
 80026a4:	2200      	movs	r2, #0
 80026a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	3358      	adds	r3, #88	; 0x58
 80026ac:	443b      	add	r3, r7
 80026ae:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80026b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026b4:	3301      	adds	r3, #1
 80026b6:	643b      	str	r3, [r7, #64]	; 0x40
 80026b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026ba:	2b03      	cmp	r3, #3
 80026bc:	d9dd      	bls.n	800267a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80026be:	2300      	movs	r3, #0
 80026c0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80026c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d002      	beq.n	80026ce <find_volume+0x13e>
 80026c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026ca:	3b01      	subs	r3, #1
 80026cc:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80026ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	3358      	adds	r3, #88	; 0x58
 80026d4:	443b      	add	r3, r7
 80026d6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80026da:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80026dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d005      	beq.n	80026ee <find_volume+0x15e>
 80026e2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80026e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80026e6:	f7ff fefd 	bl	80024e4 <check_fs>
 80026ea:	4603      	mov	r3, r0
 80026ec:	e000      	b.n	80026f0 <find_volume+0x160>
 80026ee:	2303      	movs	r3, #3
 80026f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80026f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d905      	bls.n	8002708 <find_volume+0x178>
 80026fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026fe:	3301      	adds	r3, #1
 8002700:	643b      	str	r3, [r7, #64]	; 0x40
 8002702:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002704:	2b03      	cmp	r3, #3
 8002706:	d9e2      	bls.n	80026ce <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002708:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800270c:	2b04      	cmp	r3, #4
 800270e:	d101      	bne.n	8002714 <find_volume+0x184>
 8002710:	2301      	movs	r3, #1
 8002712:	e17e      	b.n	8002a12 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8002714:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002718:	2b01      	cmp	r3, #1
 800271a:	d901      	bls.n	8002720 <find_volume+0x190>
 800271c:	230d      	movs	r3, #13
 800271e:	e178      	b.n	8002a12 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002722:	3330      	adds	r3, #48	; 0x30
 8002724:	330b      	adds	r3, #11
 8002726:	4618      	mov	r0, r3
 8002728:	f7fe fd26 	bl	8001178 <ld_word>
 800272c:	4603      	mov	r3, r0
 800272e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002732:	d001      	beq.n	8002738 <find_volume+0x1a8>
 8002734:	230d      	movs	r3, #13
 8002736:	e16c      	b.n	8002a12 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8002738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800273a:	3330      	adds	r3, #48	; 0x30
 800273c:	3316      	adds	r3, #22
 800273e:	4618      	mov	r0, r3
 8002740:	f7fe fd1a 	bl	8001178 <ld_word>
 8002744:	4603      	mov	r3, r0
 8002746:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8002748:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800274a:	2b00      	cmp	r3, #0
 800274c:	d106      	bne.n	800275c <find_volume+0x1cc>
 800274e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002750:	3330      	adds	r3, #48	; 0x30
 8002752:	3324      	adds	r3, #36	; 0x24
 8002754:	4618      	mov	r0, r3
 8002756:	f7fe fd26 	bl	80011a6 <ld_dword>
 800275a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800275c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800275e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002760:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8002762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002764:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8002768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800276a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800276c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800276e:	789b      	ldrb	r3, [r3, #2]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d005      	beq.n	8002780 <find_volume+0x1f0>
 8002774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002776:	789b      	ldrb	r3, [r3, #2]
 8002778:	2b02      	cmp	r3, #2
 800277a:	d001      	beq.n	8002780 <find_volume+0x1f0>
 800277c:	230d      	movs	r3, #13
 800277e:	e148      	b.n	8002a12 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8002780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002782:	789b      	ldrb	r3, [r3, #2]
 8002784:	461a      	mov	r2, r3
 8002786:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002788:	fb02 f303 	mul.w	r3, r2, r3
 800278c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800278e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002794:	b29a      	uxth	r2, r3
 8002796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002798:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800279a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800279c:	895b      	ldrh	r3, [r3, #10]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d008      	beq.n	80027b4 <find_volume+0x224>
 80027a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a4:	895b      	ldrh	r3, [r3, #10]
 80027a6:	461a      	mov	r2, r3
 80027a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027aa:	895b      	ldrh	r3, [r3, #10]
 80027ac:	3b01      	subs	r3, #1
 80027ae:	4013      	ands	r3, r2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <find_volume+0x228>
 80027b4:	230d      	movs	r3, #13
 80027b6:	e12c      	b.n	8002a12 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80027b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ba:	3330      	adds	r3, #48	; 0x30
 80027bc:	3311      	adds	r3, #17
 80027be:	4618      	mov	r0, r3
 80027c0:	f7fe fcda 	bl	8001178 <ld_word>
 80027c4:	4603      	mov	r3, r0
 80027c6:	461a      	mov	r2, r3
 80027c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ca:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80027cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ce:	891b      	ldrh	r3, [r3, #8]
 80027d0:	f003 030f 	and.w	r3, r3, #15
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <find_volume+0x24e>
 80027da:	230d      	movs	r3, #13
 80027dc:	e119      	b.n	8002a12 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80027de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027e0:	3330      	adds	r3, #48	; 0x30
 80027e2:	3313      	adds	r3, #19
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fe fcc7 	bl	8001178 <ld_word>
 80027ea:	4603      	mov	r3, r0
 80027ec:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80027ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d106      	bne.n	8002802 <find_volume+0x272>
 80027f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f6:	3330      	adds	r3, #48	; 0x30
 80027f8:	3320      	adds	r3, #32
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7fe fcd3 	bl	80011a6 <ld_dword>
 8002800:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8002802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002804:	3330      	adds	r3, #48	; 0x30
 8002806:	330e      	adds	r3, #14
 8002808:	4618      	mov	r0, r3
 800280a:	f7fe fcb5 	bl	8001178 <ld_word>
 800280e:	4603      	mov	r3, r0
 8002810:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8002812:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002814:	2b00      	cmp	r3, #0
 8002816:	d101      	bne.n	800281c <find_volume+0x28c>
 8002818:	230d      	movs	r3, #13
 800281a:	e0fa      	b.n	8002a12 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800281c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800281e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002820:	4413      	add	r3, r2
 8002822:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002824:	8912      	ldrh	r2, [r2, #8]
 8002826:	0912      	lsrs	r2, r2, #4
 8002828:	b292      	uxth	r2, r2
 800282a:	4413      	add	r3, r2
 800282c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800282e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002832:	429a      	cmp	r2, r3
 8002834:	d204      	bcs.n	8002840 <find_volume+0x2b0>
 8002836:	230d      	movs	r3, #13
 8002838:	e0eb      	b.n	8002a12 <find_volume+0x482>
 800283a:	bf00      	nop
 800283c:	2000046c 	.word	0x2000046c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8002840:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002848:	8952      	ldrh	r2, [r2, #10]
 800284a:	fbb3 f3f2 	udiv	r3, r3, r2
 800284e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <find_volume+0x2ca>
 8002856:	230d      	movs	r3, #13
 8002858:	e0db      	b.n	8002a12 <find_volume+0x482>
		fmt = FS_FAT32;
 800285a:	2303      	movs	r3, #3
 800285c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8002860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002862:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8002866:	4293      	cmp	r3, r2
 8002868:	d802      	bhi.n	8002870 <find_volume+0x2e0>
 800286a:	2302      	movs	r3, #2
 800286c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8002870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002872:	f640 72f5 	movw	r2, #4085	; 0xff5
 8002876:	4293      	cmp	r3, r2
 8002878:	d802      	bhi.n	8002880 <find_volume+0x2f0>
 800287a:	2301      	movs	r3, #1
 800287c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8002880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002882:	1c9a      	adds	r2, r3, #2
 8002884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002886:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8002888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800288a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800288c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800288e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002890:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002892:	441a      	add	r2, r3
 8002894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002896:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8002898:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800289a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800289c:	441a      	add	r2, r3
 800289e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028a0:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 80028a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80028a6:	2b03      	cmp	r3, #3
 80028a8:	d11e      	bne.n	80028e8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80028aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ac:	3330      	adds	r3, #48	; 0x30
 80028ae:	332a      	adds	r3, #42	; 0x2a
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7fe fc61 	bl	8001178 <ld_word>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <find_volume+0x330>
 80028bc:	230d      	movs	r3, #13
 80028be:	e0a8      	b.n	8002a12 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80028c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028c2:	891b      	ldrh	r3, [r3, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <find_volume+0x33c>
 80028c8:	230d      	movs	r3, #13
 80028ca:	e0a2      	b.n	8002a12 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80028cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ce:	3330      	adds	r3, #48	; 0x30
 80028d0:	332c      	adds	r3, #44	; 0x2c
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7fe fc67 	bl	80011a6 <ld_dword>
 80028d8:	4602      	mov	r2, r0
 80028da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028dc:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80028de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028e0:	695b      	ldr	r3, [r3, #20]
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	647b      	str	r3, [r7, #68]	; 0x44
 80028e6:	e01f      	b.n	8002928 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80028e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028ea:	891b      	ldrh	r3, [r3, #8]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d101      	bne.n	80028f4 <find_volume+0x364>
 80028f0:	230d      	movs	r3, #13
 80028f2:	e08e      	b.n	8002a12 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80028f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028f6:	6a1a      	ldr	r2, [r3, #32]
 80028f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028fa:	441a      	add	r2, r3
 80028fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028fe:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002900:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002904:	2b02      	cmp	r3, #2
 8002906:	d103      	bne.n	8002910 <find_volume+0x380>
 8002908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800290a:	695b      	ldr	r3, [r3, #20]
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	e00a      	b.n	8002926 <find_volume+0x396>
 8002910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002912:	695a      	ldr	r2, [r3, #20]
 8002914:	4613      	mov	r3, r2
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	4413      	add	r3, r2
 800291a:	085a      	lsrs	r2, r3, #1
 800291c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800291e:	695b      	ldr	r3, [r3, #20]
 8002920:	f003 0301 	and.w	r3, r3, #1
 8002924:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8002926:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8002928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800292a:	699a      	ldr	r2, [r3, #24]
 800292c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800292e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002932:	0a5b      	lsrs	r3, r3, #9
 8002934:	429a      	cmp	r2, r3
 8002936:	d201      	bcs.n	800293c <find_volume+0x3ac>
 8002938:	230d      	movs	r3, #13
 800293a:	e06a      	b.n	8002a12 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800293c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800293e:	f04f 32ff 	mov.w	r2, #4294967295
 8002942:	611a      	str	r2, [r3, #16]
 8002944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002946:	691a      	ldr	r2, [r3, #16]
 8002948:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800294a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800294c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800294e:	2280      	movs	r2, #128	; 0x80
 8002950:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8002952:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002956:	2b03      	cmp	r3, #3
 8002958:	d149      	bne.n	80029ee <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800295a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800295c:	3330      	adds	r3, #48	; 0x30
 800295e:	3330      	adds	r3, #48	; 0x30
 8002960:	4618      	mov	r0, r3
 8002962:	f7fe fc09 	bl	8001178 <ld_word>
 8002966:	4603      	mov	r3, r0
 8002968:	2b01      	cmp	r3, #1
 800296a:	d140      	bne.n	80029ee <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800296c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800296e:	3301      	adds	r3, #1
 8002970:	4619      	mov	r1, r3
 8002972:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002974:	f7fe fea2 	bl	80016bc <move_window>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d137      	bne.n	80029ee <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800297e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002980:	2200      	movs	r2, #0
 8002982:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002984:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002986:	3330      	adds	r3, #48	; 0x30
 8002988:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800298c:	4618      	mov	r0, r3
 800298e:	f7fe fbf3 	bl	8001178 <ld_word>
 8002992:	4603      	mov	r3, r0
 8002994:	461a      	mov	r2, r3
 8002996:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800299a:	429a      	cmp	r2, r3
 800299c:	d127      	bne.n	80029ee <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800299e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029a0:	3330      	adds	r3, #48	; 0x30
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fe fbff 	bl	80011a6 <ld_dword>
 80029a8:	4603      	mov	r3, r0
 80029aa:	4a1c      	ldr	r2, [pc, #112]	; (8002a1c <find_volume+0x48c>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d11e      	bne.n	80029ee <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80029b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029b2:	3330      	adds	r3, #48	; 0x30
 80029b4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7fe fbf4 	bl	80011a6 <ld_dword>
 80029be:	4603      	mov	r3, r0
 80029c0:	4a17      	ldr	r2, [pc, #92]	; (8002a20 <find_volume+0x490>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d113      	bne.n	80029ee <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80029c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029c8:	3330      	adds	r3, #48	; 0x30
 80029ca:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7fe fbe9 	bl	80011a6 <ld_dword>
 80029d4:	4602      	mov	r2, r0
 80029d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029d8:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80029da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029dc:	3330      	adds	r3, #48	; 0x30
 80029de:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fe fbdf 	bl	80011a6 <ld_dword>
 80029e8:	4602      	mov	r2, r0
 80029ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ec:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80029ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029f0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80029f4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80029f6:	4b0b      	ldr	r3, [pc, #44]	; (8002a24 <find_volume+0x494>)
 80029f8:	881b      	ldrh	r3, [r3, #0]
 80029fa:	3301      	adds	r3, #1
 80029fc:	b29a      	uxth	r2, r3
 80029fe:	4b09      	ldr	r3, [pc, #36]	; (8002a24 <find_volume+0x494>)
 8002a00:	801a      	strh	r2, [r3, #0]
 8002a02:	4b08      	ldr	r3, [pc, #32]	; (8002a24 <find_volume+0x494>)
 8002a04:	881a      	ldrh	r2, [r3, #0]
 8002a06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a08:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8002a0a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a0c:	f7fe fdee 	bl	80015ec <clear_lock>
#endif
	return FR_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3758      	adds	r7, #88	; 0x58
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	41615252 	.word	0x41615252
 8002a20:	61417272 	.word	0x61417272
 8002a24:	20000470 	.word	0x20000470

08002a28 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8002a32:	2309      	movs	r3, #9
 8002a34:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d01c      	beq.n	8002a76 <validate+0x4e>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d018      	beq.n	8002a76 <validate+0x4e>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d013      	beq.n	8002a76 <validate+0x4e>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	889a      	ldrh	r2, [r3, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	88db      	ldrh	r3, [r3, #6]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d10c      	bne.n	8002a76 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	785b      	ldrb	r3, [r3, #1]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7fe faea 	bl	800103c <disk_status>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	f003 0301 	and.w	r3, r3, #1
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <validate+0x4e>
			res = FR_OK;
 8002a72:	2300      	movs	r3, #0
 8002a74:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d102      	bne.n	8002a82 <validate+0x5a>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	e000      	b.n	8002a84 <validate+0x5c>
 8002a82:	2300      	movs	r3, #0
 8002a84:	683a      	ldr	r2, [r7, #0]
 8002a86:	6013      	str	r3, [r2, #0]
	return res;
 8002a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3710      	adds	r7, #16
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
	...

08002a94 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b088      	sub	sp, #32
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8002aa6:	f107 0310 	add.w	r3, r7, #16
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7ff fcd7 	bl	800245e <get_ldnumber>
 8002ab0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	da01      	bge.n	8002abc <f_mount+0x28>
 8002ab8:	230b      	movs	r3, #11
 8002aba:	e02b      	b.n	8002b14 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8002abc:	4a17      	ldr	r2, [pc, #92]	; (8002b1c <f_mount+0x88>)
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d005      	beq.n	8002ad8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8002acc:	69b8      	ldr	r0, [r7, #24]
 8002ace:	f7fe fd8d 	bl	80015ec <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d002      	beq.n	8002ae4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	490d      	ldr	r1, [pc, #52]	; (8002b1c <f_mount+0x88>)
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d002      	beq.n	8002afa <f_mount+0x66>
 8002af4:	79fb      	ldrb	r3, [r7, #7]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d001      	beq.n	8002afe <f_mount+0x6a>
 8002afa:	2300      	movs	r3, #0
 8002afc:	e00a      	b.n	8002b14 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8002afe:	f107 010c 	add.w	r1, r7, #12
 8002b02:	f107 0308 	add.w	r3, r7, #8
 8002b06:	2200      	movs	r2, #0
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff fd41 	bl	8002590 <find_volume>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8002b12:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3720      	adds	r7, #32
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	2000046c 	.word	0x2000046c

08002b20 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b098      	sub	sp, #96	; 0x60
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	4613      	mov	r3, r2
 8002b2c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d101      	bne.n	8002b38 <f_open+0x18>
 8002b34:	2309      	movs	r3, #9
 8002b36:	e1ad      	b.n	8002e94 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b3e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8002b40:	79fa      	ldrb	r2, [r7, #7]
 8002b42:	f107 0110 	add.w	r1, r7, #16
 8002b46:	f107 0308 	add.w	r3, r7, #8
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff fd20 	bl	8002590 <find_volume>
 8002b50:	4603      	mov	r3, r0
 8002b52:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8002b56:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f040 8191 	bne.w	8002e82 <f_open+0x362>
		dj.obj.fs = fs;
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8002b64:	68ba      	ldr	r2, [r7, #8]
 8002b66:	f107 0314 	add.w	r3, r7, #20
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff fc05 	bl	800237c <follow_path>
 8002b72:	4603      	mov	r3, r0
 8002b74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8002b78:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d11a      	bne.n	8002bb6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8002b80:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8002b84:	b25b      	sxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	da03      	bge.n	8002b92 <f_open+0x72>
				res = FR_INVALID_NAME;
 8002b8a:	2306      	movs	r3, #6
 8002b8c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002b90:	e011      	b.n	8002bb6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8002b92:	79fb      	ldrb	r3, [r7, #7]
 8002b94:	f023 0301 	bic.w	r3, r3, #1
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	bf14      	ite	ne
 8002b9c:	2301      	movne	r3, #1
 8002b9e:	2300      	moveq	r3, #0
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	f107 0314 	add.w	r3, r7, #20
 8002ba8:	4611      	mov	r1, r2
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe fbdc 	bl	8001368 <chk_lock>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8002bb6:	79fb      	ldrb	r3, [r7, #7]
 8002bb8:	f003 031c 	and.w	r3, r3, #28
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d07f      	beq.n	8002cc0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8002bc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d017      	beq.n	8002bf8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8002bc8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002bcc:	2b04      	cmp	r3, #4
 8002bce:	d10e      	bne.n	8002bee <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8002bd0:	f7fe fc24 	bl	800141c <enq_lock>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d006      	beq.n	8002be8 <f_open+0xc8>
 8002bda:	f107 0314 	add.w	r3, r7, #20
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7ff fb05 	bl	80021ee <dir_register>
 8002be4:	4603      	mov	r3, r0
 8002be6:	e000      	b.n	8002bea <f_open+0xca>
 8002be8:	2312      	movs	r3, #18
 8002bea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8002bee:	79fb      	ldrb	r3, [r7, #7]
 8002bf0:	f043 0308 	orr.w	r3, r3, #8
 8002bf4:	71fb      	strb	r3, [r7, #7]
 8002bf6:	e010      	b.n	8002c1a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8002bf8:	7ebb      	ldrb	r3, [r7, #26]
 8002bfa:	f003 0311 	and.w	r3, r3, #17
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d003      	beq.n	8002c0a <f_open+0xea>
					res = FR_DENIED;
 8002c02:	2307      	movs	r3, #7
 8002c04:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002c08:	e007      	b.n	8002c1a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	f003 0304 	and.w	r3, r3, #4
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d002      	beq.n	8002c1a <f_open+0xfa>
 8002c14:	2308      	movs	r3, #8
 8002c16:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8002c1a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d168      	bne.n	8002cf4 <f_open+0x1d4>
 8002c22:	79fb      	ldrb	r3, [r7, #7]
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d063      	beq.n	8002cf4 <f_open+0x1d4>
				dw = GET_FATTIME();
 8002c2c:	f7fd fcbc 	bl	80005a8 <get_fattime>
 8002c30:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8002c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c34:	330e      	adds	r3, #14
 8002c36:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fe faf0 	bl	800121e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8002c3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c40:	3316      	adds	r3, #22
 8002c42:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7fe faea 	bl	800121e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8002c4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c4c:	330b      	adds	r3, #11
 8002c4e:	2220      	movs	r2, #32
 8002c50:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c56:	4611      	mov	r1, r2
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff fa34 	bl	80020c6 <ld_clust>
 8002c5e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002c64:	2200      	movs	r2, #0
 8002c66:	4618      	mov	r0, r3
 8002c68:	f7ff fa4c 	bl	8002104 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8002c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c6e:	331c      	adds	r3, #28
 8002c70:	2100      	movs	r1, #0
 8002c72:	4618      	mov	r0, r3
 8002c74:	f7fe fad3 	bl	800121e <st_dword>
					fs->wflag = 1;
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8002c7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d037      	beq.n	8002cf4 <f_open+0x1d4>
						dw = fs->winsect;
 8002c84:	693b      	ldr	r3, [r7, #16]
 8002c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c88:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8002c8a:	f107 0314 	add.w	r3, r7, #20
 8002c8e:	2200      	movs	r2, #0
 8002c90:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7fe ff60 	bl	8001b58 <remove_chain>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8002c9e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d126      	bne.n	8002cf4 <f_open+0x1d4>
							res = move_window(fs, dw);
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002caa:	4618      	mov	r0, r3
 8002cac:	f7fe fd06 	bl	80016bc <move_window>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cba:	3a01      	subs	r2, #1
 8002cbc:	60da      	str	r2, [r3, #12]
 8002cbe:	e019      	b.n	8002cf4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8002cc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d115      	bne.n	8002cf4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8002cc8:	7ebb      	ldrb	r3, [r7, #26]
 8002cca:	f003 0310 	and.w	r3, r3, #16
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d003      	beq.n	8002cda <f_open+0x1ba>
					res = FR_NO_FILE;
 8002cd2:	2304      	movs	r3, #4
 8002cd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002cd8:	e00c      	b.n	8002cf4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d007      	beq.n	8002cf4 <f_open+0x1d4>
 8002ce4:	7ebb      	ldrb	r3, [r7, #26]
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d002      	beq.n	8002cf4 <f_open+0x1d4>
						res = FR_DENIED;
 8002cee:	2307      	movs	r3, #7
 8002cf0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8002cf4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d128      	bne.n	8002d4e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8002cfc:	79fb      	ldrb	r3, [r7, #7]
 8002cfe:	f003 0308 	and.w	r3, r3, #8
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8002d06:	79fb      	ldrb	r3, [r7, #7]
 8002d08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d0c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8002d16:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8002d1c:	79fb      	ldrb	r3, [r7, #7]
 8002d1e:	f023 0301 	bic.w	r3, r3, #1
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	bf14      	ite	ne
 8002d26:	2301      	movne	r3, #1
 8002d28:	2300      	moveq	r3, #0
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	f107 0314 	add.w	r3, r7, #20
 8002d32:	4611      	mov	r1, r2
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7fe fb91 	bl	800145c <inc_lock>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d102      	bne.n	8002d4e <f_open+0x22e>
 8002d48:	2302      	movs	r3, #2
 8002d4a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8002d4e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	f040 8095 	bne.w	8002e82 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d5c:	4611      	mov	r1, r2
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff f9b1 	bl	80020c6 <ld_clust>
 8002d64:	4602      	mov	r2, r0
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8002d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d6c:	331c      	adds	r3, #28
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7fe fa19 	bl	80011a6 <ld_dword>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	88da      	ldrh	r2, [r3, #6]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	79fa      	ldrb	r2, [r7, #7]
 8002d92:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2200      	movs	r2, #0
 8002d98:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2200      	movs	r2, #0
 8002da4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	3330      	adds	r3, #48	; 0x30
 8002daa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dae:	2100      	movs	r1, #0
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fe fa7f 	bl	80012b4 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8002db6:	79fb      	ldrb	r3, [r7, #7]
 8002db8:	f003 0320 	and.w	r3, r3, #32
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d060      	beq.n	8002e82 <f_open+0x362>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d05c      	beq.n	8002e82 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	68da      	ldr	r2, [r3, #12]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	895b      	ldrh	r3, [r3, #10]
 8002dd4:	025b      	lsls	r3, r3, #9
 8002dd6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	657b      	str	r3, [r7, #84]	; 0x54
 8002de4:	e016      	b.n	8002e14 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fe fd20 	bl	8001830 <get_fat>
 8002df0:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8002df2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d802      	bhi.n	8002dfe <f_open+0x2de>
 8002df8:	2302      	movs	r3, #2
 8002dfa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8002dfe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e04:	d102      	bne.n	8002e0c <f_open+0x2ec>
 8002e06:	2301      	movs	r3, #1
 8002e08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8002e0c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002e0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	657b      	str	r3, [r7, #84]	; 0x54
 8002e14:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d103      	bne.n	8002e24 <f_open+0x304>
 8002e1c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002e1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d8e0      	bhi.n	8002de6 <f_open+0x2c6>
				}
				fp->clust = clst;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002e28:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8002e2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d127      	bne.n	8002e82 <f_open+0x362>
 8002e32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d022      	beq.n	8002e82 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7fe fcd7 	bl	80017f4 <clust2sect>
 8002e46:	6478      	str	r0, [r7, #68]	; 0x44
 8002e48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d103      	bne.n	8002e56 <f_open+0x336>
						res = FR_INT_ERR;
 8002e4e:	2302      	movs	r3, #2
 8002e50:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002e54:	e015      	b.n	8002e82 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8002e56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002e58:	0a5a      	lsrs	r2, r3, #9
 8002e5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e5c:	441a      	add	r2, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	7858      	ldrb	r0, [r3, #1]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6a1a      	ldr	r2, [r3, #32]
 8002e70:	2301      	movs	r3, #1
 8002e72:	f7fe f923 	bl	80010bc <disk_read>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d002      	beq.n	8002e82 <f_open+0x362>
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8002e82:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d002      	beq.n	8002e90 <f_open+0x370>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8002e90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3760      	adds	r7, #96	; 0x60
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b08c      	sub	sp, #48	; 0x30
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	60f8      	str	r0, [r7, #12]
 8002ea4:	60b9      	str	r1, [r7, #8]
 8002ea6:	607a      	str	r2, [r7, #4]
 8002ea8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f107 0210 	add.w	r2, r7, #16
 8002eba:	4611      	mov	r1, r2
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff fdb3 	bl	8002a28 <validate>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8002ec8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d107      	bne.n	8002ee0 <f_write+0x44>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	7d5b      	ldrb	r3, [r3, #21]
 8002ed4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002ed8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d002      	beq.n	8002ee6 <f_write+0x4a>
 8002ee0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002ee4:	e14b      	b.n	800317e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	7d1b      	ldrb	r3, [r3, #20]
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <f_write+0x5a>
 8002ef2:	2307      	movs	r3, #7
 8002ef4:	e143      	b.n	800317e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	699a      	ldr	r2, [r3, #24]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	441a      	add	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	f080 812d 	bcs.w	8003162 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8002f10:	e127      	b.n	8003162 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	699b      	ldr	r3, [r3, #24]
 8002f16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f040 80e3 	bne.w	80030e6 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	0a5b      	lsrs	r3, r3, #9
 8002f26:	693a      	ldr	r2, [r7, #16]
 8002f28:	8952      	ldrh	r2, [r2, #10]
 8002f2a:	3a01      	subs	r2, #1
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d143      	bne.n	8002fbe <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10c      	bne.n	8002f58 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8002f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d11a      	bne.n	8002f80 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fe fe67 	bl	8001c22 <create_chain>
 8002f54:	62b8      	str	r0, [r7, #40]	; 0x28
 8002f56:	e013      	b.n	8002f80 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d007      	beq.n	8002f70 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	4619      	mov	r1, r3
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f7fe fef3 	bl	8001d52 <clmt_clust>
 8002f6c:	62b8      	str	r0, [r7, #40]	; 0x28
 8002f6e:	e007      	b.n	8002f80 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	4619      	mov	r1, r3
 8002f78:	4610      	mov	r0, r2
 8002f7a:	f7fe fe52 	bl	8001c22 <create_chain>
 8002f7e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8002f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f000 80f2 	beq.w	800316c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8002f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f8a:	2b01      	cmp	r3, #1
 8002f8c:	d104      	bne.n	8002f98 <f_write+0xfc>
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2202      	movs	r2, #2
 8002f92:	755a      	strb	r2, [r3, #21]
 8002f94:	2302      	movs	r3, #2
 8002f96:	e0f2      	b.n	800317e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8002f98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f9e:	d104      	bne.n	8002faa <f_write+0x10e>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	755a      	strb	r2, [r3, #21]
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e0e9      	b.n	800317e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fae:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d102      	bne.n	8002fbe <f_write+0x122>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002fbc:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	7d1b      	ldrb	r3, [r3, #20]
 8002fc2:	b25b      	sxtb	r3, r3
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	da18      	bge.n	8002ffa <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	7858      	ldrb	r0, [r3, #1]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6a1a      	ldr	r2, [r3, #32]
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	f7fe f890 	bl	80010fc <disk_write>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d004      	beq.n	8002fec <f_write+0x150>
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	755a      	strb	r2, [r3, #21]
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e0c8      	b.n	800317e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	7d1b      	ldrb	r3, [r3, #20]
 8002ff0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ff4:	b2da      	uxtb	r2, r3
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	69db      	ldr	r3, [r3, #28]
 8003000:	4619      	mov	r1, r3
 8003002:	4610      	mov	r0, r2
 8003004:	f7fe fbf6 	bl	80017f4 <clust2sect>
 8003008:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d104      	bne.n	800301a <f_write+0x17e>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2202      	movs	r2, #2
 8003014:	755a      	strb	r2, [r3, #21]
 8003016:	2302      	movs	r3, #2
 8003018:	e0b1      	b.n	800317e <f_write+0x2e2>
			sect += csect;
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	4413      	add	r3, r2
 8003020:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	0a5b      	lsrs	r3, r3, #9
 8003026:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8003028:	6a3b      	ldr	r3, [r7, #32]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d03c      	beq.n	80030a8 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	6a3b      	ldr	r3, [r7, #32]
 8003032:	4413      	add	r3, r2
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	8952      	ldrh	r2, [r2, #10]
 8003038:	4293      	cmp	r3, r2
 800303a:	d905      	bls.n	8003048 <f_write+0x1ac>
					cc = fs->csize - csect;
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	895b      	ldrh	r3, [r3, #10]
 8003040:	461a      	mov	r2, r3
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	7858      	ldrb	r0, [r3, #1]
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	697a      	ldr	r2, [r7, #20]
 8003050:	69f9      	ldr	r1, [r7, #28]
 8003052:	f7fe f853 	bl	80010fc <disk_write>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d004      	beq.n	8003066 <f_write+0x1ca>
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2201      	movs	r2, #1
 8003060:	755a      	strb	r2, [r3, #21]
 8003062:	2301      	movs	r3, #1
 8003064:	e08b      	b.n	800317e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	6a1a      	ldr	r2, [r3, #32]
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	6a3a      	ldr	r2, [r7, #32]
 8003070:	429a      	cmp	r2, r3
 8003072:	d915      	bls.n	80030a0 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6a1a      	ldr	r2, [r3, #32]
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	025b      	lsls	r3, r3, #9
 8003084:	69fa      	ldr	r2, [r7, #28]
 8003086:	4413      	add	r3, r2
 8003088:	f44f 7200 	mov.w	r2, #512	; 0x200
 800308c:	4619      	mov	r1, r3
 800308e:	f7fe f8f1 	bl	8001274 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	7d1b      	ldrb	r3, [r3, #20]
 8003096:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800309a:	b2da      	uxtb	r2, r3
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80030a0:	6a3b      	ldr	r3, [r7, #32]
 80030a2:	025b      	lsls	r3, r3, #9
 80030a4:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80030a6:	e03f      	b.n	8003128 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	697a      	ldr	r2, [r7, #20]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d016      	beq.n	80030e0 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	699a      	ldr	r2, [r3, #24]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d210      	bcs.n	80030e0 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	7858      	ldrb	r0, [r3, #1]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80030c8:	2301      	movs	r3, #1
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	f7fd fff6 	bl	80010bc <disk_read>
 80030d0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d004      	beq.n	80030e0 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2201      	movs	r2, #1
 80030da:	755a      	strb	r2, [r3, #21]
 80030dc:	2301      	movs	r3, #1
 80030de:	e04e      	b.n	800317e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030ee:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80030f2:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80030f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d901      	bls.n	8003100 <f_write+0x264>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800310e:	4413      	add	r3, r2
 8003110:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003112:	69f9      	ldr	r1, [r7, #28]
 8003114:	4618      	mov	r0, r3
 8003116:	f7fe f8ad 	bl	8001274 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	7d1b      	ldrb	r3, [r3, #20]
 800311e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003122:	b2da      	uxtb	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8003128:	69fa      	ldr	r2, [r7, #28]
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312c:	4413      	add	r3, r2
 800312e:	61fb      	str	r3, [r7, #28]
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	699a      	ldr	r2, [r3, #24]
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	441a      	add	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	619a      	str	r2, [r3, #24]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	68da      	ldr	r2, [r3, #12]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	429a      	cmp	r2, r3
 8003146:	bf38      	it	cc
 8003148:	461a      	movcc	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	60da      	str	r2, [r3, #12]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681a      	ldr	r2, [r3, #0]
 8003152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003154:	441a      	add	r2, r3
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	f47f aed4 	bne.w	8002f12 <f_write+0x76>
 800316a:	e000      	b.n	800316e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800316c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	7d1b      	ldrb	r3, [r3, #20]
 8003172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003176:	b2da      	uxtb	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3730      	adds	r7, #48	; 0x30
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b086      	sub	sp, #24
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f107 0208 	add.w	r2, r7, #8
 8003194:	4611      	mov	r1, r2
 8003196:	4618      	mov	r0, r3
 8003198:	f7ff fc46 	bl	8002a28 <validate>
 800319c:	4603      	mov	r3, r0
 800319e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80031a0:	7dfb      	ldrb	r3, [r7, #23]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d168      	bne.n	8003278 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	7d1b      	ldrb	r3, [r3, #20]
 80031aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d062      	beq.n	8003278 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	7d1b      	ldrb	r3, [r3, #20]
 80031b6:	b25b      	sxtb	r3, r3
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	da15      	bge.n	80031e8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	7858      	ldrb	r0, [r3, #1]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a1a      	ldr	r2, [r3, #32]
 80031ca:	2301      	movs	r3, #1
 80031cc:	f7fd ff96 	bl	80010fc <disk_write>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <f_sync+0x54>
 80031d6:	2301      	movs	r3, #1
 80031d8:	e04f      	b.n	800327a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	7d1b      	ldrb	r3, [r3, #20]
 80031de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031e2:	b2da      	uxtb	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80031e8:	f7fd f9de 	bl	80005a8 <get_fattime>
 80031ec:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80031ee:	68ba      	ldr	r2, [r7, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	4619      	mov	r1, r3
 80031f6:	4610      	mov	r0, r2
 80031f8:	f7fe fa60 	bl	80016bc <move_window>
 80031fc:	4603      	mov	r3, r0
 80031fe:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8003200:	7dfb      	ldrb	r3, [r7, #23]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d138      	bne.n	8003278 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	330b      	adds	r3, #11
 8003210:	781a      	ldrb	r2, [r3, #0]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	330b      	adds	r3, #11
 8003216:	f042 0220 	orr.w	r2, r2, #32
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6818      	ldr	r0, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	461a      	mov	r2, r3
 8003228:	68f9      	ldr	r1, [r7, #12]
 800322a:	f7fe ff6b 	bl	8002104 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f103 021c 	add.w	r2, r3, #28
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	4619      	mov	r1, r3
 800323a:	4610      	mov	r0, r2
 800323c:	f7fd ffef 	bl	800121e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	3316      	adds	r3, #22
 8003244:	6939      	ldr	r1, [r7, #16]
 8003246:	4618      	mov	r0, r3
 8003248:	f7fd ffe9 	bl	800121e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	3312      	adds	r3, #18
 8003250:	2100      	movs	r1, #0
 8003252:	4618      	mov	r0, r3
 8003254:	f7fd ffc9 	bl	80011ea <st_word>
					fs->wflag = 1;
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	2201      	movs	r2, #1
 800325c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	4618      	mov	r0, r3
 8003262:	f7fe fa59 	bl	8001718 <sync_fs>
 8003266:	4603      	mov	r3, r0
 8003268:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	7d1b      	ldrb	r3, [r3, #20]
 800326e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003272:	b2da      	uxtb	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8003278:	7dfb      	ldrb	r3, [r7, #23]
}
 800327a:	4618      	mov	r0, r3
 800327c:	3718      	adds	r7, #24
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}

08003282 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8003282:	b580      	push	{r7, lr}
 8003284:	b084      	sub	sp, #16
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7ff ff7b 	bl	8003186 <f_sync>
 8003290:	4603      	mov	r3, r0
 8003292:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8003294:	7bfb      	ldrb	r3, [r7, #15]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d118      	bne.n	80032cc <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f107 0208 	add.w	r2, r7, #8
 80032a0:	4611      	mov	r1, r2
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7ff fbc0 	bl	8002a28 <validate>
 80032a8:	4603      	mov	r3, r0
 80032aa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80032ac:	7bfb      	ldrb	r3, [r7, #15]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d10c      	bne.n	80032cc <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7fe f95e 	bl	8001578 <dec_lock>
 80032bc:	4603      	mov	r3, r0
 80032be:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80032c0:	7bfb      	ldrb	r3, [r7, #15]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d102      	bne.n	80032cc <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80032cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b092      	sub	sp, #72	; 0x48
 80032da:	af00      	add	r7, sp, #0
 80032dc:	60f8      	str	r0, [r7, #12]
 80032de:	60b9      	str	r1, [r7, #8]
 80032e0:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 80032e2:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80032e6:	f107 030c 	add.w	r3, r7, #12
 80032ea:	2200      	movs	r2, #0
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7ff f94f 	bl	8002590 <find_volume>
 80032f2:	4603      	mov	r3, r0
 80032f4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 80032f8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	f040 8099 	bne.w	8003434 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8003302:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8003308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330a:	691a      	ldr	r2, [r3, #16]
 800330c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	3b02      	subs	r3, #2
 8003312:	429a      	cmp	r2, r3
 8003314:	d804      	bhi.n	8003320 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8003316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003318:	691a      	ldr	r2, [r3, #16]
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	e089      	b.n	8003434 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8003320:	2300      	movs	r3, #0
 8003322:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8003324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d128      	bne.n	800337e <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800332c:	2302      	movs	r3, #2
 800332e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003332:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8003334:	f107 0314 	add.w	r3, r7, #20
 8003338:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800333a:	4618      	mov	r0, r3
 800333c:	f7fe fa78 	bl	8001830 <get_fat>
 8003340:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8003342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003348:	d103      	bne.n	8003352 <f_getfree+0x7c>
 800334a:	2301      	movs	r3, #1
 800334c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8003350:	e063      	b.n	800341a <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8003352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003354:	2b01      	cmp	r3, #1
 8003356:	d103      	bne.n	8003360 <f_getfree+0x8a>
 8003358:	2302      	movs	r3, #2
 800335a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800335e:	e05c      	b.n	800341a <f_getfree+0x144>
					if (stat == 0) nfree++;
 8003360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003362:	2b00      	cmp	r3, #0
 8003364:	d102      	bne.n	800336c <f_getfree+0x96>
 8003366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003368:	3301      	adds	r3, #1
 800336a:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800336c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800336e:	3301      	adds	r3, #1
 8003370:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003374:	695b      	ldr	r3, [r3, #20]
 8003376:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003378:	429a      	cmp	r2, r3
 800337a:	d3db      	bcc.n	8003334 <f_getfree+0x5e>
 800337c:	e04d      	b.n	800341a <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800337e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003386:	6a1b      	ldr	r3, [r3, #32]
 8003388:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800338a:	2300      	movs	r3, #0
 800338c:	637b      	str	r3, [r7, #52]	; 0x34
 800338e:	2300      	movs	r3, #0
 8003390:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8003392:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003394:	2b00      	cmp	r3, #0
 8003396:	d113      	bne.n	80033c0 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8003398:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800339a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	63ba      	str	r2, [r7, #56]	; 0x38
 80033a0:	4619      	mov	r1, r3
 80033a2:	f7fe f98b 	bl	80016bc <move_window>
 80033a6:	4603      	mov	r3, r0
 80033a8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 80033ac:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d131      	bne.n	8003418 <f_getfree+0x142>
							p = fs->win;
 80033b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033b6:	3330      	adds	r3, #48	; 0x30
 80033b8:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 80033ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80033be:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 80033c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d10f      	bne.n	80033e8 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 80033c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033ca:	f7fd fed5 	bl	8001178 <ld_word>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d102      	bne.n	80033da <f_getfree+0x104>
 80033d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033d6:	3301      	adds	r3, #1
 80033d8:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 80033da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033dc:	3302      	adds	r3, #2
 80033de:	633b      	str	r3, [r7, #48]	; 0x30
 80033e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033e2:	3b02      	subs	r3, #2
 80033e4:	637b      	str	r3, [r7, #52]	; 0x34
 80033e6:	e010      	b.n	800340a <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 80033e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033ea:	f7fd fedc 	bl	80011a6 <ld_dword>
 80033ee:	4603      	mov	r3, r0
 80033f0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d102      	bne.n	80033fe <f_getfree+0x128>
 80033f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80033fa:	3301      	adds	r3, #1
 80033fc:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 80033fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003400:	3304      	adds	r3, #4
 8003402:	633b      	str	r3, [r7, #48]	; 0x30
 8003404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003406:	3b04      	subs	r3, #4
 8003408:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800340a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800340c:	3b01      	subs	r3, #1
 800340e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003410:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1bd      	bne.n	8003392 <f_getfree+0xbc>
 8003416:	e000      	b.n	800341a <f_getfree+0x144>
							if (res != FR_OK) break;
 8003418:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800341e:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8003420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003422:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003424:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8003426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003428:	791a      	ldrb	r2, [r3, #4]
 800342a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800342c:	f042 0201 	orr.w	r2, r2, #1
 8003430:	b2d2      	uxtb	r2, r2
 8003432:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8003434:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8003438:	4618      	mov	r0, r3
 800343a:	3748      	adds	r7, #72	; 0x48
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	460b      	mov	r3, r1
 800344a:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800344c:	78fb      	ldrb	r3, [r7, #3]
 800344e:	2b0a      	cmp	r3, #10
 8003450:	d103      	bne.n	800345a <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8003452:	210d      	movs	r1, #13
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f7ff fff3 	bl	8003440 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2b00      	cmp	r3, #0
 8003464:	db25      	blt.n	80034b2 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	1c5a      	adds	r2, r3, #1
 800346a:	60fa      	str	r2, [r7, #12]
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	4413      	add	r3, r2
 8003470:	78fa      	ldrb	r2, [r7, #3]
 8003472:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2b3c      	cmp	r3, #60	; 0x3c
 8003478:	dd12      	ble.n	80034a0 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6818      	ldr	r0, [r3, #0]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f103 010c 	add.w	r1, r3, #12
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	f107 0308 	add.w	r3, r7, #8
 800348a:	f7ff fd07 	bl	8002e9c <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	429a      	cmp	r2, r3
 8003494:	d101      	bne.n	800349a <putc_bfd+0x5a>
 8003496:	2300      	movs	r3, #0
 8003498:	e001      	b.n	800349e <putc_bfd+0x5e>
 800349a:	f04f 33ff 	mov.w	r3, #4294967295
 800349e:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	1c5a      	adds	r2, r3, #1
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	609a      	str	r2, [r3, #8]
 80034b0:	e000      	b.n	80034b4 <putc_bfd+0x74>
	if (i < 0) return;
 80034b2:	bf00      	nop
}
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b084      	sub	sp, #16
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	db16      	blt.n	80034f8 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6818      	ldr	r0, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f103 010c 	add.w	r1, r3, #12
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	461a      	mov	r2, r3
 80034da:	f107 030c 	add.w	r3, r7, #12
 80034de:	f7ff fcdd 	bl	8002e9c <f_write>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d107      	bne.n	80034f8 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	68fa      	ldr	r2, [r7, #12]
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d102      	bne.n	80034f8 <putc_flush+0x3e>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	e001      	b.n	80034fc <putc_flush+0x42>
	return EOF;
 80034f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	605a      	str	r2, [r3, #4]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	609a      	str	r2, [r3, #8]
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr

0800352c <f_putc>:

int f_putc (
	TCHAR c,	/* A character to be output */
	FIL* fp		/* Pointer to the file object */
)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b096      	sub	sp, #88	; 0x58
 8003530:	af00      	add	r7, sp, #0
 8003532:	4603      	mov	r3, r0
 8003534:	6039      	str	r1, [r7, #0]
 8003536:	71fb      	strb	r3, [r7, #7]
	putbuff pb;


	putc_init(&pb, fp);
 8003538:	f107 030c 	add.w	r3, r7, #12
 800353c:	6839      	ldr	r1, [r7, #0]
 800353e:	4618      	mov	r0, r3
 8003540:	f7ff ffe0 	bl	8003504 <putc_init>
	putc_bfd(&pb, c);	/* Put the character */
 8003544:	79fa      	ldrb	r2, [r7, #7]
 8003546:	f107 030c 	add.w	r3, r7, #12
 800354a:	4611      	mov	r1, r2
 800354c:	4618      	mov	r0, r3
 800354e:	f7ff ff77 	bl	8003440 <putc_bfd>
	return putc_flush(&pb);
 8003552:	f107 030c 	add.w	r3, r7, #12
 8003556:	4618      	mov	r0, r3
 8003558:	f7ff ffaf 	bl	80034ba <putc_flush>
 800355c:	4603      	mov	r3, r0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3758      	adds	r7, #88	; 0x58
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}

08003566 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b096      	sub	sp, #88	; 0x58
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
 800356e:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 8003570:	f107 030c 	add.w	r3, r7, #12
 8003574:	6839      	ldr	r1, [r7, #0]
 8003576:	4618      	mov	r0, r3
 8003578:	f7ff ffc4 	bl	8003504 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800357c:	e009      	b.n	8003592 <f_puts+0x2c>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	1c5a      	adds	r2, r3, #1
 8003582:	607a      	str	r2, [r7, #4]
 8003584:	781a      	ldrb	r2, [r3, #0]
 8003586:	f107 030c 	add.w	r3, r7, #12
 800358a:	4611      	mov	r1, r2
 800358c:	4618      	mov	r0, r3
 800358e:	f7ff ff57 	bl	8003440 <putc_bfd>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d1f1      	bne.n	800357e <f_puts+0x18>
	return putc_flush(&pb);
 800359a:	f107 030c 	add.w	r3, r7, #12
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff ff8b 	bl	80034ba <putc_flush>
 80035a4:	4603      	mov	r3, r0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3758      	adds	r7, #88	; 0x58
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
	...

080035b0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b087      	sub	sp, #28
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	4613      	mov	r3, r2
 80035bc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80035be:	2301      	movs	r3, #1
 80035c0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80035c2:	2300      	movs	r3, #0
 80035c4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80035c6:	4b1e      	ldr	r3, [pc, #120]	; (8003640 <FATFS_LinkDriverEx+0x90>)
 80035c8:	7a5b      	ldrb	r3, [r3, #9]
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d131      	bne.n	8003634 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80035d0:	4b1b      	ldr	r3, [pc, #108]	; (8003640 <FATFS_LinkDriverEx+0x90>)
 80035d2:	7a5b      	ldrb	r3, [r3, #9]
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	461a      	mov	r2, r3
 80035d8:	4b19      	ldr	r3, [pc, #100]	; (8003640 <FATFS_LinkDriverEx+0x90>)
 80035da:	2100      	movs	r1, #0
 80035dc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80035de:	4b18      	ldr	r3, [pc, #96]	; (8003640 <FATFS_LinkDriverEx+0x90>)
 80035e0:	7a5b      	ldrb	r3, [r3, #9]
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	4a16      	ldr	r2, [pc, #88]	; (8003640 <FATFS_LinkDriverEx+0x90>)
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	4413      	add	r3, r2
 80035ea:	68fa      	ldr	r2, [r7, #12]
 80035ec:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80035ee:	4b14      	ldr	r3, [pc, #80]	; (8003640 <FATFS_LinkDriverEx+0x90>)
 80035f0:	7a5b      	ldrb	r3, [r3, #9]
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	461a      	mov	r2, r3
 80035f6:	4b12      	ldr	r3, [pc, #72]	; (8003640 <FATFS_LinkDriverEx+0x90>)
 80035f8:	4413      	add	r3, r2
 80035fa:	79fa      	ldrb	r2, [r7, #7]
 80035fc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80035fe:	4b10      	ldr	r3, [pc, #64]	; (8003640 <FATFS_LinkDriverEx+0x90>)
 8003600:	7a5b      	ldrb	r3, [r3, #9]
 8003602:	b2db      	uxtb	r3, r3
 8003604:	1c5a      	adds	r2, r3, #1
 8003606:	b2d1      	uxtb	r1, r2
 8003608:	4a0d      	ldr	r2, [pc, #52]	; (8003640 <FATFS_LinkDriverEx+0x90>)
 800360a:	7251      	strb	r1, [r2, #9]
 800360c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800360e:	7dbb      	ldrb	r3, [r7, #22]
 8003610:	3330      	adds	r3, #48	; 0x30
 8003612:	b2da      	uxtb	r2, r3
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	3301      	adds	r3, #1
 800361c:	223a      	movs	r2, #58	; 0x3a
 800361e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	3302      	adds	r3, #2
 8003624:	222f      	movs	r2, #47	; 0x2f
 8003626:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	3303      	adds	r3, #3
 800362c:	2200      	movs	r2, #0
 800362e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8003630:	2300      	movs	r3, #0
 8003632:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8003634:	7dfb      	ldrb	r3, [r7, #23]
}
 8003636:	4618      	mov	r0, r3
 8003638:	371c      	adds	r7, #28
 800363a:	46bd      	mov	sp, r7
 800363c:	bc80      	pop	{r7}
 800363e:	4770      	bx	lr
 8003640:	20000494 	.word	0x20000494

08003644 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800364e:	2200      	movs	r2, #0
 8003650:	6839      	ldr	r1, [r7, #0]
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f7ff ffac 	bl	80035b0 <FATFS_LinkDriverEx>
 8003658:	4603      	mov	r3, r0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3708      	adds	r7, #8
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
	...

08003664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b096      	sub	sp, #88	; 0x58
 8003668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800366a:	f107 0314 	add.w	r3, r7, #20
 800366e:	2244      	movs	r2, #68	; 0x44
 8003670:	2100      	movs	r1, #0
 8003672:	4618      	mov	r0, r3
 8003674:	f007 ff18 	bl	800b4a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003678:	463b      	mov	r3, r7
 800367a:	2200      	movs	r2, #0
 800367c:	601a      	str	r2, [r3, #0]
 800367e:	605a      	str	r2, [r3, #4]
 8003680:	609a      	str	r2, [r3, #8]
 8003682:	60da      	str	r2, [r3, #12]
 8003684:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8003686:	f44f 7000 	mov.w	r0, #512	; 0x200
 800368a:	f003 fd09 	bl	80070a0 <HAL_PWREx_ControlVoltageScaling>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003694:	f001 ff66 	bl	8005564 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003698:	f003 fce8 	bl	800706c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800369c:	4b1a      	ldr	r3, [pc, #104]	; (8003708 <SystemClock_Config+0xa4>)
 800369e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a2:	4a19      	ldr	r2, [pc, #100]	; (8003708 <SystemClock_Config+0xa4>)
 80036a4:	f023 0318 	bic.w	r3, r3, #24
 80036a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80036ac:	2314      	movs	r3, #20
 80036ae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80036b0:	2301      	movs	r3, #1
 80036b2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80036b4:	2301      	movs	r3, #1
 80036b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80036b8:	2300      	movs	r3, #0
 80036ba:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11; //~48MHz
 80036bc:	23b0      	movs	r3, #176	; 0xb0
 80036be:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80036c0:	2300      	movs	r3, #0
 80036c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036c4:	f107 0314 	add.w	r3, r7, #20
 80036c8:	4618      	mov	r0, r3
 80036ca:	f003 fd3d 	bl	8007148 <HAL_RCC_OscConfig>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80036d4:	f001 ff46 	bl	8005564 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036d8:	230f      	movs	r3, #15
 80036da:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80036dc:	2300      	movs	r3, #0
 80036de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036e0:	2300      	movs	r3, #0
 80036e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80036e4:	2300      	movs	r3, #0
 80036e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036e8:	2300      	movs	r3, #0
 80036ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80036ec:	463b      	mov	r3, r7
 80036ee:	2101      	movs	r1, #1
 80036f0:	4618      	mov	r0, r3
 80036f2:	f004 f949 	bl	8007988 <HAL_RCC_ClockConfig>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80036fc:	f001 ff32 	bl	8005564 <Error_Handler>
  //HAL_RCCEx_EnableMSIPLLMode();

  /* Clock output on MCO pin */

  //HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_LSE, RCC_MCODIV_1);
}
 8003700:	bf00      	nop
 8003702:	3758      	adds	r7, #88	; 0x58
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40021000 	.word	0x40021000

0800370c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b088      	sub	sp, #32
 8003710:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003712:	f107 030c 	add.w	r3, r7, #12
 8003716:	2200      	movs	r2, #0
 8003718:	601a      	str	r2, [r3, #0]
 800371a:	605a      	str	r2, [r3, #4]
 800371c:	609a      	str	r2, [r3, #8]
 800371e:	60da      	str	r2, [r3, #12]
 8003720:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8003722:	4b31      	ldr	r3, [pc, #196]	; (80037e8 <MX_GPIO_Init+0xdc>)
 8003724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003726:	4a30      	ldr	r2, [pc, #192]	; (80037e8 <MX_GPIO_Init+0xdc>)
 8003728:	f043 0304 	orr.w	r3, r3, #4
 800372c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800372e:	4b2e      	ldr	r3, [pc, #184]	; (80037e8 <MX_GPIO_Init+0xdc>)
 8003730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003732:	f003 0304 	and.w	r3, r3, #4
 8003736:	60bb      	str	r3, [r7, #8]
 8003738:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800373a:	4b2b      	ldr	r3, [pc, #172]	; (80037e8 <MX_GPIO_Init+0xdc>)
 800373c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800373e:	4a2a      	ldr	r2, [pc, #168]	; (80037e8 <MX_GPIO_Init+0xdc>)
 8003740:	f043 0301 	orr.w	r3, r3, #1
 8003744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003746:	4b28      	ldr	r3, [pc, #160]	; (80037e8 <MX_GPIO_Init+0xdc>)
 8003748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	607b      	str	r3, [r7, #4]
 8003750:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8003752:	4b25      	ldr	r3, [pc, #148]	; (80037e8 <MX_GPIO_Init+0xdc>)
 8003754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003756:	4a24      	ldr	r2, [pc, #144]	; (80037e8 <MX_GPIO_Init+0xdc>)
 8003758:	f043 0302 	orr.w	r3, r3, #2
 800375c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800375e:	4b22      	ldr	r3, [pc, #136]	; (80037e8 <MX_GPIO_Init+0xdc>)
 8003760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003762:	f003 0302 	and.w	r3, r3, #2
 8003766:	603b      	str	r3, [r7, #0]
 8003768:	683b      	ldr	r3, [r7, #0]

	/* Configure GPIO pin : LD3_Pin */
	GPIO_InitStruct.Pin = LD3_Pin;
 800376a:	2308      	movs	r3, #8
 800376c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800376e:	2301      	movs	r3, #1
 8003770:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003772:	2300      	movs	r3, #0
 8003774:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003776:	2300      	movs	r3, #0
 8003778:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800377a:	f107 030c 	add.w	r3, r7, #12
 800377e:	4619      	mov	r1, r3
 8003780:	481a      	ldr	r0, [pc, #104]	; (80037ec <MX_GPIO_Init+0xe0>)
 8003782:	f002 fb93 	bl	8005eac <HAL_GPIO_Init>
	GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);*/

	/* Set up GPIO pins initial state for Temperature and Humidity Sensors */

	GPIO_InitStruct.Pin = TEMPHUMID_1_PIN;
 8003786:	2301      	movs	r3, #1
 8003788:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800378a:	2311      	movs	r3, #17
 800378c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800378e:	2301      	movs	r3, #1
 8003790:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003792:	2302      	movs	r3, #2
 8003794:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(TEMPHUMID_PORT, &GPIO_InitStruct);
 8003796:	f107 030c 	add.w	r3, r7, #12
 800379a:	4619      	mov	r1, r3
 800379c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037a0:	f002 fb84 	bl	8005eac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = TEMPHUMID_2_PIN;
 80037a4:	2302      	movs	r3, #2
 80037a6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80037a8:	2311      	movs	r3, #17
 80037aa:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037ac:	2301      	movs	r3, #1
 80037ae:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037b0:	2302      	movs	r3, #2
 80037b2:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(TEMPHUMID_PORT, &GPIO_InitStruct);
 80037b4:	f107 030c 	add.w	r3, r7, #12
 80037b8:	4619      	mov	r1, r3
 80037ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037be:	f002 fb75 	bl	8005eac <HAL_GPIO_Init>

	/*Configure GPIO pin : PB6 SPI */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 80037c2:	2340      	movs	r3, #64	; 0x40
 80037c4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037c6:	2301      	movs	r3, #1
 80037c8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ca:	2300      	movs	r3, #0
 80037cc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ce:	2300      	movs	r3, #0
 80037d0:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037d2:	f107 030c 	add.w	r3, r7, #12
 80037d6:	4619      	mov	r1, r3
 80037d8:	4804      	ldr	r0, [pc, #16]	; (80037ec <MX_GPIO_Init+0xe0>)
 80037da:	f002 fb67 	bl	8005eac <HAL_GPIO_Init>
}
 80037de:	bf00      	nop
 80037e0:	3720      	adds	r7, #32
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	40021000 	.word	0x40021000
 80037ec:	48000400 	.word	0x48000400

080037f0 <LCD_I2C_Init>:
  * @param None
  * @retval None
  */

void LCD_I2C_Init(void)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af04      	add	r7, sp, #16
	/* Device Setup */
	LCD_SetupBuffer[0] = LCD_FUNCTION_SET1;
 80037f6:	4b18      	ldr	r3, [pc, #96]	; (8003858 <LCD_I2C_Init+0x68>)
 80037f8:	2238      	movs	r2, #56	; 0x38
 80037fa:	701a      	strb	r2, [r3, #0]
	LCD_SetupBuffer[1] = LCD_DISPLAY_ON_BLINK;
 80037fc:	4b16      	ldr	r3, [pc, #88]	; (8003858 <LCD_I2C_Init+0x68>)
 80037fe:	220f      	movs	r2, #15
 8003800:	705a      	strb	r2, [r3, #1]
	LCD_SetupBuffer[2] = LCD_ENTRY_MODE1;
 8003802:	4b15      	ldr	r3, [pc, #84]	; (8003858 <LCD_I2C_Init+0x68>)
 8003804:	2238      	movs	r2, #56	; 0x38
 8003806:	709a      	strb	r2, [r3, #2]

	/* Write setup to memory */
	HAL_I2C_Mem_Write(&i2c1, LCD_I2C_ADDRESS, LCD_INSTRUCTION_COMMAND, sizeof(LCD_INSTRUCTION_COMMAND), LCD_SetupBuffer, sizeof(LCD_SetupBuffer), I2C_TIMEOUT_VALUE);
 8003808:	2364      	movs	r3, #100	; 0x64
 800380a:	9302      	str	r3, [sp, #8]
 800380c:	2303      	movs	r3, #3
 800380e:	9301      	str	r3, [sp, #4]
 8003810:	4b11      	ldr	r3, [pc, #68]	; (8003858 <LCD_I2C_Init+0x68>)
 8003812:	9300      	str	r3, [sp, #0]
 8003814:	2301      	movs	r3, #1
 8003816:	2200      	movs	r2, #0
 8003818:	2178      	movs	r1, #120	; 0x78
 800381a:	4810      	ldr	r0, [pc, #64]	; (800385c <LCD_I2C_Init+0x6c>)
 800381c:	f002 ff40 	bl	80066a0 <HAL_I2C_Mem_Write>

	/*Clear the display before writing */
	LCD_ClearDisplay();
 8003820:	f000 f8ca 	bl	80039b8 <LCD_ClearDisplay>

	/* Write data to LCD display */
	HAL_I2C_Mem_Write(&i2c1, LCD_I2C_ADDRESS, LCD_DATA_COMMAND, sizeof(LCD_DATA_COMMAND), LCD_InitData, sizeof(LCD_InitData)-1, I2C_TIMEOUT_VALUE);
 8003824:	2364      	movs	r3, #100	; 0x64
 8003826:	9302      	str	r3, [sp, #8]
 8003828:	230b      	movs	r3, #11
 800382a:	9301      	str	r3, [sp, #4]
 800382c:	4b0c      	ldr	r3, [pc, #48]	; (8003860 <LCD_I2C_Init+0x70>)
 800382e:	9300      	str	r3, [sp, #0]
 8003830:	2301      	movs	r3, #1
 8003832:	2240      	movs	r2, #64	; 0x40
 8003834:	2178      	movs	r1, #120	; 0x78
 8003836:	4809      	ldr	r0, [pc, #36]	; (800385c <LCD_I2C_Init+0x6c>)
 8003838:	f002 ff32 	bl	80066a0 <HAL_I2C_Mem_Write>

	HAL_Delay(500);
 800383c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003840:	f002 f9d0 	bl	8005be4 <HAL_Delay>

	/*Clear the display first */
	LCD_ClearDisplay();
 8003844:	f000 f8b8 	bl	80039b8 <LCD_ClearDisplay>

	HAL_Delay(3000);
 8003848:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800384c:	f002 f9ca 	bl	8005be4 <HAL_Delay>
}
 8003850:	bf00      	nop
 8003852:	46bd      	mov	sp, r7
 8003854:	bd80      	pop	{r7, pc}
 8003856:	bf00      	nop
 8003858:	200004a0 	.word	0x200004a0
 800385c:	20000df0 	.word	0x20000df0
 8003860:	2000001c 	.word	0x2000001c

08003864 <LCD_WriteAlphaLCD>:
  * @param sizeOfData: Size of the data to be sent.
  * @retval None
  */

void LCD_WriteAlphaLCD(uint8_t *pData, uint32_t sizeOfpData)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af04      	add	r7, sp, #16
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
	/* Delay for LCD instruction time */
	HAL_Delay(10);
 800386e:	200a      	movs	r0, #10
 8003870:	f002 f9b8 	bl	8005be4 <HAL_Delay>

	/* Check the type of data */
	for(uint8_t i = 0; i < sizeOfpData; i++)
 8003874:	2300      	movs	r3, #0
 8003876:	73fb      	strb	r3, [r7, #15]
 8003878:	e01c      	b.n	80038b4 <LCD_WriteAlphaLCD+0x50>
	{
		/* Is it a printable character */
		if(isprint(pData[i]))
 800387a:	7bfb      	ldrb	r3, [r7, #15]
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	4413      	add	r3, r2
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	3301      	adds	r3, #1
 8003884:	4a10      	ldr	r2, [pc, #64]	; (80038c8 <LCD_WriteAlphaLCD+0x64>)
 8003886:	4413      	add	r3, r2
 8003888:	781b      	ldrb	r3, [r3, #0]
 800388a:	f003 0397 	and.w	r3, r3, #151	; 0x97
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00d      	beq.n	80038ae <LCD_WriteAlphaLCD+0x4a>
		{
			HAL_I2C_Mem_Write(&i2c1, LCD_I2C_ADDRESS, LCD_DATA_COMMAND, sizeof(LCD_DATA_COMMAND), (uint8_t*)&pData[i], sizeof(pData[i]), I2C_TIMEOUT_VALUE);
 8003892:	7bfb      	ldrb	r3, [r7, #15]
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	4413      	add	r3, r2
 8003898:	2264      	movs	r2, #100	; 0x64
 800389a:	9202      	str	r2, [sp, #8]
 800389c:	2201      	movs	r2, #1
 800389e:	9201      	str	r2, [sp, #4]
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	2301      	movs	r3, #1
 80038a4:	2240      	movs	r2, #64	; 0x40
 80038a6:	2178      	movs	r1, #120	; 0x78
 80038a8:	4808      	ldr	r0, [pc, #32]	; (80038cc <LCD_WriteAlphaLCD+0x68>)
 80038aa:	f002 fef9 	bl	80066a0 <HAL_I2C_Mem_Write>
	for(uint8_t i = 0; i < sizeOfpData; i++)
 80038ae:	7bfb      	ldrb	r3, [r7, #15]
 80038b0:	3301      	adds	r3, #1
 80038b2:	73fb      	strb	r3, [r7, #15]
 80038b4:	7bfb      	ldrb	r3, [r7, #15]
 80038b6:	683a      	ldr	r2, [r7, #0]
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d8de      	bhi.n	800387a <LCD_WriteAlphaLCD+0x16>
		}
	}
}
 80038bc:	bf00      	nop
 80038be:	bf00      	nop
 80038c0:	3710      	adds	r7, #16
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	0800c100 	.word	0x0800c100
 80038cc:	20000df0 	.word	0x20000df0

080038d0 <LCD_WriteNumericLCD>:
  * @param sizeOfData: Size of the data to be sent.
  * @retval None
  */

void LCD_WriteNumericLCD(uint8_t *pData, uint32_t sizeOfpData)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b088      	sub	sp, #32
 80038d4:	af04      	add	r7, sp, #16
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
	char buff[2];

	/* Delay for LCD instruction time */
	HAL_Delay(10);
 80038da:	200a      	movs	r0, #10
 80038dc:	f002 f982 	bl	8005be4 <HAL_Delay>

	/* Check the type of data */
	for(uint8_t i = 0; i < sizeOfpData; i++)
 80038e0:	2300      	movs	r3, #0
 80038e2:	73fb      	strb	r3, [r7, #15]
 80038e4:	e032      	b.n	800394c <LCD_WriteNumericLCD+0x7c>
	{
		/* Is it a printable character */
		itoa(pData[i], buff, 10);
 80038e6:	7bfb      	ldrb	r3, [r7, #15]
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	4413      	add	r3, r2
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	4618      	mov	r0, r3
 80038f0:	f107 030c 	add.w	r3, r7, #12
 80038f4:	220a      	movs	r2, #10
 80038f6:	4619      	mov	r1, r3
 80038f8:	f007 fdd4 	bl	800b4a4 <itoa>

		for(uint8_t j = 0; j < sizeof(buff); j++)
 80038fc:	2300      	movs	r3, #0
 80038fe:	73bb      	strb	r3, [r7, #14]
 8003900:	e01e      	b.n	8003940 <LCD_WriteNumericLCD+0x70>
		{
			if(isprint((uint8_t)buff[j]))
 8003902:	7bbb      	ldrb	r3, [r7, #14]
 8003904:	3310      	adds	r3, #16
 8003906:	443b      	add	r3, r7
 8003908:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 800390c:	3301      	adds	r3, #1
 800390e:	4a14      	ldr	r2, [pc, #80]	; (8003960 <LCD_WriteNumericLCD+0x90>)
 8003910:	4413      	add	r3, r2
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	f003 0397 	and.w	r3, r3, #151	; 0x97
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00e      	beq.n	800393a <LCD_WriteNumericLCD+0x6a>
			{
				HAL_I2C_Mem_Write(&i2c1, LCD_I2C_ADDRESS, LCD_DATA_COMMAND, sizeof(LCD_DATA_COMMAND), (uint8_t*)&buff[j], sizeof(buff[j]), I2C_TIMEOUT_VALUE);
 800391c:	7bbb      	ldrb	r3, [r7, #14]
 800391e:	f107 020c 	add.w	r2, r7, #12
 8003922:	4413      	add	r3, r2
 8003924:	2264      	movs	r2, #100	; 0x64
 8003926:	9202      	str	r2, [sp, #8]
 8003928:	2201      	movs	r2, #1
 800392a:	9201      	str	r2, [sp, #4]
 800392c:	9300      	str	r3, [sp, #0]
 800392e:	2301      	movs	r3, #1
 8003930:	2240      	movs	r2, #64	; 0x40
 8003932:	2178      	movs	r1, #120	; 0x78
 8003934:	480b      	ldr	r0, [pc, #44]	; (8003964 <LCD_WriteNumericLCD+0x94>)
 8003936:	f002 feb3 	bl	80066a0 <HAL_I2C_Mem_Write>
		for(uint8_t j = 0; j < sizeof(buff); j++)
 800393a:	7bbb      	ldrb	r3, [r7, #14]
 800393c:	3301      	adds	r3, #1
 800393e:	73bb      	strb	r3, [r7, #14]
 8003940:	7bbb      	ldrb	r3, [r7, #14]
 8003942:	2b01      	cmp	r3, #1
 8003944:	d9dd      	bls.n	8003902 <LCD_WriteNumericLCD+0x32>
	for(uint8_t i = 0; i < sizeOfpData; i++)
 8003946:	7bfb      	ldrb	r3, [r7, #15]
 8003948:	3301      	adds	r3, #1
 800394a:	73fb      	strb	r3, [r7, #15]
 800394c:	7bfb      	ldrb	r3, [r7, #15]
 800394e:	683a      	ldr	r2, [r7, #0]
 8003950:	429a      	cmp	r2, r3
 8003952:	d8c8      	bhi.n	80038e6 <LCD_WriteNumericLCD+0x16>
			}
		}
	}
}
 8003954:	bf00      	nop
 8003956:	bf00      	nop
 8003958:	3710      	adds	r7, #16
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	0800c100 	.word	0x0800c100
 8003964:	20000df0 	.word	0x20000df0

08003968 <LCD_SetCursorPosition>:
  * @param sizeOfData: Size of the data to be sent.
  * @retval None
  */

void LCD_SetCursorPosition(uint8_t row, uint8_t column)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b088      	sub	sp, #32
 800396c:	af04      	add	r7, sp, #16
 800396e:	4603      	mov	r3, r0
 8003970:	460a      	mov	r2, r1
 8003972:	71fb      	strb	r3, [r7, #7]
 8003974:	4613      	mov	r3, r2
 8003976:	71bb      	strb	r3, [r7, #6]
	/* Check if the row is row 0 or row 1 and set off set if it is row 1 */
	if(row == 0x01)
 8003978:	79fb      	ldrb	r3, [r7, #7]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d101      	bne.n	8003982 <LCD_SetCursorPosition+0x1a>
	{
		row = LCD_SET_ROW1_OFFSET;
 800397e:	2340      	movs	r3, #64	; 0x40
 8003980:	71fb      	strb	r3, [r7, #7]
	}
	uint8_t cursorData = LCD_SET_CURSOR_COMMAND | row | column;
 8003982:	79fa      	ldrb	r2, [r7, #7]
 8003984:	79bb      	ldrb	r3, [r7, #6]
 8003986:	4313      	orrs	r3, r2
 8003988:	b2db      	uxtb	r3, r3
 800398a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800398e:	b2db      	uxtb	r3, r3
 8003990:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&i2c1, LCD_I2C_ADDRESS, LCD_INSTRUCTION_COMMAND, sizeof(LCD_INSTRUCTION_COMMAND), &cursorData, sizeof(cursorData), I2C_TIMEOUT_VALUE);
 8003992:	2364      	movs	r3, #100	; 0x64
 8003994:	9302      	str	r3, [sp, #8]
 8003996:	2301      	movs	r3, #1
 8003998:	9301      	str	r3, [sp, #4]
 800399a:	f107 030f 	add.w	r3, r7, #15
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	2301      	movs	r3, #1
 80039a2:	2200      	movs	r2, #0
 80039a4:	2178      	movs	r1, #120	; 0x78
 80039a6:	4803      	ldr	r0, [pc, #12]	; (80039b4 <LCD_SetCursorPosition+0x4c>)
 80039a8:	f002 fe7a 	bl	80066a0 <HAL_I2C_Mem_Write>
}
 80039ac:	bf00      	nop
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	20000df0 	.word	0x20000df0

080039b8 <LCD_ClearDisplay>:
  * @param None
  * @retval None
  */

void LCD_ClearDisplay()
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af04      	add	r7, sp, #16
	/* Write clear screen instruction to LCD */
	HAL_I2C_Mem_Write(&i2c1, LCD_I2C_ADDRESS, LCD_INSTRUCTION_COMMAND, sizeof(LCD_INSTRUCTION_COMMAND), LCD_CLEAR_DISPLAY, sizeof(LCD_CLEAR_DISPLAY), I2C_TIMEOUT_VALUE);
 80039be:	2364      	movs	r3, #100	; 0x64
 80039c0:	9302      	str	r3, [sp, #8]
 80039c2:	2304      	movs	r3, #4
 80039c4:	9301      	str	r3, [sp, #4]
 80039c6:	2301      	movs	r3, #1
 80039c8:	9300      	str	r3, [sp, #0]
 80039ca:	2301      	movs	r3, #1
 80039cc:	2200      	movs	r2, #0
 80039ce:	2178      	movs	r1, #120	; 0x78
 80039d0:	4804      	ldr	r0, [pc, #16]	; (80039e4 <LCD_ClearDisplay+0x2c>)
 80039d2:	f002 fe65 	bl	80066a0 <HAL_I2C_Mem_Write>

	/* Delay for LCD instruction time */
	HAL_Delay(10);
 80039d6:	200a      	movs	r0, #10
 80039d8:	f002 f904 	bl	8005be4 <HAL_Delay>
}
 80039dc:	bf00      	nop
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	20000df0 	.word	0x20000df0

080039e8 <GrowTent_Mode>:
  * @param None
  * @retval None
  */

void GrowTent_Mode(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
	/* If it is daytime, then normal mode (mode 1) is:
	 * Main Light		-> Running
	 * Extractor Fan	-> Running
	 * Heater			-> Running
	 * Humidity 		-> Running*/
	if(flags.dayNightFlag == DAY)
 80039ec:	4b43      	ldr	r3, [pc, #268]	; (8003afc <GrowTent_Mode+0x114>)
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b40      	cmp	r3, #64	; 0x40
 80039f8:	d141      	bne.n	8003a7e <GrowTent_Mode+0x96>
	{
		if((systemVariables.temperature_int > TEMPERATURE_LOW) && (systemVariables.temperature_int < TEMPERATURE_HIGH) &&
 80039fa:	4b41      	ldr	r3, [pc, #260]	; (8003b00 <GrowTent_Mode+0x118>)
 80039fc:	785b      	ldrb	r3, [r3, #1]
 80039fe:	2b16      	cmp	r3, #22
 8003a00:	d91c      	bls.n	8003a3c <GrowTent_Mode+0x54>
 8003a02:	4b3f      	ldr	r3, [pc, #252]	; (8003b00 <GrowTent_Mode+0x118>)
 8003a04:	785b      	ldrb	r3, [r3, #1]
 8003a06:	2b19      	cmp	r3, #25
 8003a08:	d818      	bhi.n	8003a3c <GrowTent_Mode+0x54>
				(systemVariables.humidity_int > HUMIDITY_LOW) && (systemVariables.humidity_int < HUMIDITY_HIGH))
 8003a0a:	4b3d      	ldr	r3, [pc, #244]	; (8003b00 <GrowTent_Mode+0x118>)
 8003a0c:	78db      	ldrb	r3, [r3, #3]
		if((systemVariables.temperature_int > TEMPERATURE_LOW) && (systemVariables.temperature_int < TEMPERATURE_HIGH) &&
 8003a0e:	2b37      	cmp	r3, #55	; 0x37
 8003a10:	d914      	bls.n	8003a3c <GrowTent_Mode+0x54>
				(systemVariables.humidity_int > HUMIDITY_LOW) && (systemVariables.humidity_int < HUMIDITY_HIGH))
 8003a12:	4b3b      	ldr	r3, [pc, #236]	; (8003b00 <GrowTent_Mode+0x118>)
 8003a14:	78db      	ldrb	r3, [r3, #3]
 8003a16:	2b45      	cmp	r3, #69	; 0x45
 8003a18:	d810      	bhi.n	8003a3c <GrowTent_Mode+0x54>
		{
			Power_Control_SetRelay(EXTRACTOR_FAN_RELAY_PIN, RELAY_ON);
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	2002      	movs	r0, #2
 8003a1e:	f000 f8bb 	bl	8003b98 <Power_Control_SetRelay>
			Power_Control_SetRelay(HUMIDITY_RELAY_PIN, RELAY_ON);
 8003a22:	2101      	movs	r1, #1
 8003a24:	2040      	movs	r0, #64	; 0x40
 8003a26:	f000 f8b7 	bl	8003b98 <Power_Control_SetRelay>
			Power_Control_SetRelay(HEATER_RELAY_PIN, RELAY_ON);
 8003a2a:	2101      	movs	r1, #1
 8003a2c:	2080      	movs	r0, #128	; 0x80
 8003a2e:	f000 f8b3 	bl	8003b98 <Power_Control_SetRelay>
			Power_Control_SetRelay(MAIN_LIGHT_RELAY_PIN, RELAY_ON);
 8003a32:	2101      	movs	r1, #1
 8003a34:	2001      	movs	r0, #1
 8003a36:	f000 f8af 	bl	8003b98 <Power_Control_SetRelay>
 8003a3a:	e020      	b.n	8003a7e <GrowTent_Mode+0x96>
		}
		else if((systemVariables.humidity_int < HUMIDITY_LOW) || (systemVariables.temperature_int < TEMPERATURE_LOW))
 8003a3c:	4b30      	ldr	r3, [pc, #192]	; (8003b00 <GrowTent_Mode+0x118>)
 8003a3e:	78db      	ldrb	r3, [r3, #3]
 8003a40:	2b36      	cmp	r3, #54	; 0x36
 8003a42:	d903      	bls.n	8003a4c <GrowTent_Mode+0x64>
 8003a44:	4b2e      	ldr	r3, [pc, #184]	; (8003b00 <GrowTent_Mode+0x118>)
 8003a46:	785b      	ldrb	r3, [r3, #1]
 8003a48:	2b15      	cmp	r3, #21
 8003a4a:	d808      	bhi.n	8003a5e <GrowTent_Mode+0x76>
		{
			Power_Control_SetRelay(EXTRACTOR_FAN_RELAY_PIN, RELAY_OFF);
 8003a4c:	2100      	movs	r1, #0
 8003a4e:	2002      	movs	r0, #2
 8003a50:	f000 f8a2 	bl	8003b98 <Power_Control_SetRelay>
			Power_Control_SetRelay(HEATER_RELAY_PIN, RELAY_ON);
 8003a54:	2101      	movs	r1, #1
 8003a56:	2080      	movs	r0, #128	; 0x80
 8003a58:	f000 f89e 	bl	8003b98 <Power_Control_SetRelay>
 8003a5c:	e00f      	b.n	8003a7e <GrowTent_Mode+0x96>
		}
		else if((systemVariables.humidity_int > HUMIDITY_HIGH) || (systemVariables.temperature_int > TEMPERATURE_HIGH))
 8003a5e:	4b28      	ldr	r3, [pc, #160]	; (8003b00 <GrowTent_Mode+0x118>)
 8003a60:	78db      	ldrb	r3, [r3, #3]
 8003a62:	2b46      	cmp	r3, #70	; 0x46
 8003a64:	d803      	bhi.n	8003a6e <GrowTent_Mode+0x86>
 8003a66:	4b26      	ldr	r3, [pc, #152]	; (8003b00 <GrowTent_Mode+0x118>)
 8003a68:	785b      	ldrb	r3, [r3, #1]
 8003a6a:	2b1a      	cmp	r3, #26
 8003a6c:	d907      	bls.n	8003a7e <GrowTent_Mode+0x96>
		{
			Power_Control_SetRelay(EXTRACTOR_FAN_RELAY_PIN, RELAY_ON);
 8003a6e:	2101      	movs	r1, #1
 8003a70:	2002      	movs	r0, #2
 8003a72:	f000 f891 	bl	8003b98 <Power_Control_SetRelay>
			Power_Control_SetRelay(HEATER_RELAY_PIN, RELAY_OFF);
 8003a76:	2100      	movs	r1, #0
 8003a78:	2080      	movs	r0, #128	; 0x80
 8003a7a:	f000 f88d 	bl	8003b98 <Power_Control_SetRelay>
		}
	}

	if(flags.dayNightFlag == NIGHT)
 8003a7e:	4b1f      	ldr	r3, [pc, #124]	; (8003afc <GrowTent_Mode+0x114>)
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d135      	bne.n	8003af8 <GrowTent_Mode+0x110>
	{
		if((systemVariables.temperature_int > TEMPERATURE_LOW) && (systemVariables.temperature_int < TEMPERATURE_HIGH) &&
 8003a8c:	4b1c      	ldr	r3, [pc, #112]	; (8003b00 <GrowTent_Mode+0x118>)
 8003a8e:	785b      	ldrb	r3, [r3, #1]
 8003a90:	2b16      	cmp	r3, #22
 8003a92:	d91c      	bls.n	8003ace <GrowTent_Mode+0xe6>
 8003a94:	4b1a      	ldr	r3, [pc, #104]	; (8003b00 <GrowTent_Mode+0x118>)
 8003a96:	785b      	ldrb	r3, [r3, #1]
 8003a98:	2b19      	cmp	r3, #25
 8003a9a:	d818      	bhi.n	8003ace <GrowTent_Mode+0xe6>
				(systemVariables.humidity_int > HUMIDITY_LOW) && (systemVariables.humidity_int < HUMIDITY_HIGH))
 8003a9c:	4b18      	ldr	r3, [pc, #96]	; (8003b00 <GrowTent_Mode+0x118>)
 8003a9e:	78db      	ldrb	r3, [r3, #3]
		if((systemVariables.temperature_int > TEMPERATURE_LOW) && (systemVariables.temperature_int < TEMPERATURE_HIGH) &&
 8003aa0:	2b37      	cmp	r3, #55	; 0x37
 8003aa2:	d914      	bls.n	8003ace <GrowTent_Mode+0xe6>
				(systemVariables.humidity_int > HUMIDITY_LOW) && (systemVariables.humidity_int < HUMIDITY_HIGH))
 8003aa4:	4b16      	ldr	r3, [pc, #88]	; (8003b00 <GrowTent_Mode+0x118>)
 8003aa6:	78db      	ldrb	r3, [r3, #3]
 8003aa8:	2b45      	cmp	r3, #69	; 0x45
 8003aaa:	d810      	bhi.n	8003ace <GrowTent_Mode+0xe6>
		{
			Power_Control_SetRelay(EXTRACTOR_FAN_RELAY_PIN, RELAY_OFF);
 8003aac:	2100      	movs	r1, #0
 8003aae:	2002      	movs	r0, #2
 8003ab0:	f000 f872 	bl	8003b98 <Power_Control_SetRelay>
			Power_Control_SetRelay(HUMIDITY_RELAY_PIN, RELAY_OFF);
 8003ab4:	2100      	movs	r1, #0
 8003ab6:	2040      	movs	r0, #64	; 0x40
 8003ab8:	f000 f86e 	bl	8003b98 <Power_Control_SetRelay>
			Power_Control_SetRelay(HEATER_RELAY_PIN, RELAY_OFF);
 8003abc:	2100      	movs	r1, #0
 8003abe:	2080      	movs	r0, #128	; 0x80
 8003ac0:	f000 f86a 	bl	8003b98 <Power_Control_SetRelay>
			Power_Control_SetRelay(MAIN_LIGHT_RELAY_PIN, RELAY_OFF);
 8003ac4:	2100      	movs	r1, #0
 8003ac6:	2001      	movs	r0, #1
 8003ac8:	f000 f866 	bl	8003b98 <Power_Control_SetRelay>
		else if((systemVariables.temperature_int > TEMPERATURE_HIGH))
		{
			Power_Control_SetRelay(EXTRACTOR_FAN_RELAY_PIN, RELAY_ON);
		}
	}
}
 8003acc:	e014      	b.n	8003af8 <GrowTent_Mode+0x110>
		else if((systemVariables.temperature_int < TEMPERATURE_LOW))
 8003ace:	4b0c      	ldr	r3, [pc, #48]	; (8003b00 <GrowTent_Mode+0x118>)
 8003ad0:	785b      	ldrb	r3, [r3, #1]
 8003ad2:	2b15      	cmp	r3, #21
 8003ad4:	d808      	bhi.n	8003ae8 <GrowTent_Mode+0x100>
			Power_Control_SetRelay(EXTRACTOR_FAN_RELAY_PIN, RELAY_OFF);
 8003ad6:	2100      	movs	r1, #0
 8003ad8:	2002      	movs	r0, #2
 8003ada:	f000 f85d 	bl	8003b98 <Power_Control_SetRelay>
			Power_Control_SetRelay(HEATER_RELAY_PIN, RELAY_ON);
 8003ade:	2101      	movs	r1, #1
 8003ae0:	2080      	movs	r0, #128	; 0x80
 8003ae2:	f000 f859 	bl	8003b98 <Power_Control_SetRelay>
}
 8003ae6:	e007      	b.n	8003af8 <GrowTent_Mode+0x110>
		else if((systemVariables.temperature_int > TEMPERATURE_HIGH))
 8003ae8:	4b05      	ldr	r3, [pc, #20]	; (8003b00 <GrowTent_Mode+0x118>)
 8003aea:	785b      	ldrb	r3, [r3, #1]
 8003aec:	2b1a      	cmp	r3, #26
 8003aee:	d903      	bls.n	8003af8 <GrowTent_Mode+0x110>
			Power_Control_SetRelay(EXTRACTOR_FAN_RELAY_PIN, RELAY_ON);
 8003af0:	2101      	movs	r1, #1
 8003af2:	2002      	movs	r0, #2
 8003af4:	f000 f850 	bl	8003b98 <Power_Control_SetRelay>
}
 8003af8:	bf00      	nop
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	20000ea0 	.word	0x20000ea0
 8003b00:	20000ea4 	.word	0x20000ea4

08003b04 <PowerControl_Init>:
extern GrowTent_FlagTypeDef flags;
extern GrowTent_SystemData	systemVariables;


void PowerControl_Init()
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b086      	sub	sp, #24
 8003b08:	af00      	add	r7, sp, #0
	/* Set up GPIOs for relay control. Set all to off */

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b0a:	1d3b      	adds	r3, r7, #4
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]
 8003b10:	605a      	str	r2, [r3, #4]
 8003b12:	609a      	str	r2, [r3, #8]
 8003b14:	60da      	str	r2, [r3, #12]
 8003b16:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = MAIN_LIGHT_RELAY_PIN;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b20:	2300      	movs	r3, #0
 8003b22:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b24:	2300      	movs	r3, #0
 8003b26:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8003b28:	1d3b      	adds	r3, r7, #4
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	4819      	ldr	r0, [pc, #100]	; (8003b94 <PowerControl_Init+0x90>)
 8003b2e:	f002 f9bd 	bl	8005eac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = EXTRACTOR_FAN_RELAY_PIN;
 8003b32:	2302      	movs	r3, #2
 8003b34:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b36:	2301      	movs	r3, #1
 8003b38:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8003b42:	1d3b      	adds	r3, r7, #4
 8003b44:	4619      	mov	r1, r3
 8003b46:	4813      	ldr	r0, [pc, #76]	; (8003b94 <PowerControl_Init+0x90>)
 8003b48:	f002 f9b0 	bl	8005eac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = HUMIDITY_RELAY_PIN;
 8003b4c:	2340      	movs	r3, #64	; 0x40
 8003b4e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b50:	2301      	movs	r3, #1
 8003b52:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b54:	2300      	movs	r3, #0
 8003b56:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b58:	2300      	movs	r3, #0
 8003b5a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8003b5c:	1d3b      	adds	r3, r7, #4
 8003b5e:	4619      	mov	r1, r3
 8003b60:	480c      	ldr	r0, [pc, #48]	; (8003b94 <PowerControl_Init+0x90>)
 8003b62:	f002 f9a3 	bl	8005eac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = HEATER_RELAY_PIN;
 8003b66:	2380      	movs	r3, #128	; 0x80
 8003b68:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b72:	2300      	movs	r3, #0
 8003b74:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8003b76:	1d3b      	adds	r3, r7, #4
 8003b78:	4619      	mov	r1, r3
 8003b7a:	4806      	ldr	r0, [pc, #24]	; (8003b94 <PowerControl_Init+0x90>)
 8003b7c:	f002 f996 	bl	8005eac <HAL_GPIO_Init>

	HAL_GPIO_WritePin(RELAY_PORT, (MAIN_LIGHT_RELAY_PIN || EXTRACTOR_FAN_RELAY_PIN || HUMIDITY_RELAY_PIN || HEATER_RELAY_PIN), GPIO_PIN_SET);
 8003b80:	2201      	movs	r2, #1
 8003b82:	2101      	movs	r1, #1
 8003b84:	4803      	ldr	r0, [pc, #12]	; (8003b94 <PowerControl_Init+0x90>)
 8003b86:	f002 fafb 	bl	8006180 <HAL_GPIO_WritePin>
}
 8003b8a:	bf00      	nop
 8003b8c:	3718      	adds	r7, #24
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	48000400 	.word	0x48000400

08003b98 <Power_Control_SetRelay>:

void Power_Control_SetRelay(uint8_t relay, uint8_t state)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	460a      	mov	r2, r1
 8003ba2:	71fb      	strb	r3, [r7, #7]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	71bb      	strb	r3, [r7, #6]
	/* Turn specific relay on or off */
	HAL_GPIO_WritePin(RELAY_PORT, relay, state);
 8003ba8:	79fb      	ldrb	r3, [r7, #7]
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	79ba      	ldrb	r2, [r7, #6]
 8003bae:	4619      	mov	r1, r3
 8003bb0:	4803      	ldr	r0, [pc, #12]	; (8003bc0 <Power_Control_SetRelay+0x28>)
 8003bb2:	f002 fae5 	bl	8006180 <HAL_GPIO_WritePin>
}
 8003bb6:	bf00      	nop
 8003bb8:	3708      	adds	r7, #8
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	48000400 	.word	0x48000400

08003bc4 <RTC_Setup>:
  * @param None
  * @retval None
  */

void RTC_Setup(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	af00      	add	r7, sp, #0
#ifdef setTime
	RTC_SetBackupTimeDate();
#endif

	/* Call RTC_Init function which will call low level msp setup. This will grant access to the Backup Domain */
	memset(&rtc1, 0, sizeof(rtc1));
 8003bc8:	2224      	movs	r2, #36	; 0x24
 8003bca:	2100      	movs	r1, #0
 8003bcc:	4813      	ldr	r0, [pc, #76]	; (8003c1c <RTC_Setup+0x58>)
 8003bce:	f007 fc6b 	bl	800b4a8 <memset>

	rtc1.Instance = RTC;
 8003bd2:	4b12      	ldr	r3, [pc, #72]	; (8003c1c <RTC_Setup+0x58>)
 8003bd4:	4a12      	ldr	r2, [pc, #72]	; (8003c20 <RTC_Setup+0x5c>)
 8003bd6:	601a      	str	r2, [r3, #0]
	rtc1.Init.HourFormat = RTC_HOURFORMAT_24;
 8003bd8:	4b10      	ldr	r3, [pc, #64]	; (8003c1c <RTC_Setup+0x58>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	605a      	str	r2, [r3, #4]
	rtc1.Init.AsynchPrediv = 127;				/* Standard values for using LSE as input source */
 8003bde:	4b0f      	ldr	r3, [pc, #60]	; (8003c1c <RTC_Setup+0x58>)
 8003be0:	227f      	movs	r2, #127	; 0x7f
 8003be2:	609a      	str	r2, [r3, #8]
	rtc1.Init.SynchPrediv = 255;				/* Standard values for using LSE as input source */
 8003be4:	4b0d      	ldr	r3, [pc, #52]	; (8003c1c <RTC_Setup+0x58>)
 8003be6:	22ff      	movs	r2, #255	; 0xff
 8003be8:	60da      	str	r2, [r3, #12]
	rtc1.Init.OutPut = RTC_OUTPUT_ALARMA;
 8003bea:	4b0c      	ldr	r3, [pc, #48]	; (8003c1c <RTC_Setup+0x58>)
 8003bec:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003bf0:	611a      	str	r2, [r3, #16]
	if(HAL_RTC_Init(&rtc1) != HAL_OK)
 8003bf2:	480a      	ldr	r0, [pc, #40]	; (8003c1c <RTC_Setup+0x58>)
 8003bf4:	f004 fbb2 	bl	800835c <HAL_RTC_Init>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <RTC_Setup+0x3e>
	{
		Error_Handler();
 8003bfe:	f001 fcb1 	bl	8005564 <Error_Handler>
	}

	flags.rtcBackupValidFlag = 0;				/* Set RTC valid flag to 0 before first call */
 8003c02:	4a08      	ldr	r2, [pc, #32]	; (8003c24 <RTC_Setup+0x60>)
 8003c04:	7893      	ldrb	r3, [r2, #2]
 8003c06:	f36f 0301 	bfc	r3, #0, #2
 8003c0a:	7093      	strb	r3, [r2, #2]

	/* Set time and date from Backup RTC */
	RTC_GetBackupTimeDate();
 8003c0c:	f000 f98e 	bl	8003f2c <RTC_GetBackupTimeDate>
	RTC_SetDate();
 8003c10:	f000 f80a 	bl	8003c28 <RTC_SetDate>
	RTC_SetTime();
 8003c14:	f000 f82c 	bl	8003c70 <RTC_SetTime>
}
 8003c18:	bf00      	nop
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	200004a4 	.word	0x200004a4
 8003c20:	40002800 	.word	0x40002800
 8003c24:	20000ea0 	.word	0x20000ea0

08003c28 <RTC_SetDate>:
  * @param None
  * @retval None
  */

static void RTC_SetDate()
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	af00      	add	r7, sp, #0
	rtcdateSet.WeekDay = RTCTimeDateNumbersBuffer[WEEKDAY];
 8003c2c:	4b0d      	ldr	r3, [pc, #52]	; (8003c64 <RTC_SetDate+0x3c>)
 8003c2e:	78da      	ldrb	r2, [r3, #3]
 8003c30:	4b0d      	ldr	r3, [pc, #52]	; (8003c68 <RTC_SetDate+0x40>)
 8003c32:	701a      	strb	r2, [r3, #0]
	rtcdateSet.Date = RTCTimeDateNumbersBuffer[DATE];
 8003c34:	4b0b      	ldr	r3, [pc, #44]	; (8003c64 <RTC_SetDate+0x3c>)
 8003c36:	791a      	ldrb	r2, [r3, #4]
 8003c38:	4b0b      	ldr	r3, [pc, #44]	; (8003c68 <RTC_SetDate+0x40>)
 8003c3a:	709a      	strb	r2, [r3, #2]
	rtcdateSet.Month = RTCTimeDateNumbersBuffer[MONTH];
 8003c3c:	4b09      	ldr	r3, [pc, #36]	; (8003c64 <RTC_SetDate+0x3c>)
 8003c3e:	795a      	ldrb	r2, [r3, #5]
 8003c40:	4b09      	ldr	r3, [pc, #36]	; (8003c68 <RTC_SetDate+0x40>)
 8003c42:	705a      	strb	r2, [r3, #1]
	rtcdateSet.Year = RTCTimeDateNumbersBuffer[YEAR];
 8003c44:	4b07      	ldr	r3, [pc, #28]	; (8003c64 <RTC_SetDate+0x3c>)
 8003c46:	799a      	ldrb	r2, [r3, #6]
 8003c48:	4b07      	ldr	r3, [pc, #28]	; (8003c68 <RTC_SetDate+0x40>)
 8003c4a:	70da      	strb	r2, [r3, #3]
	if(HAL_RTC_SetDate(&rtc1, &rtcdateSet, RTC_FORMAT_BIN) != HAL_OK)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	4906      	ldr	r1, [pc, #24]	; (8003c68 <RTC_SetDate+0x40>)
 8003c50:	4806      	ldr	r0, [pc, #24]	; (8003c6c <RTC_SetDate+0x44>)
 8003c52:	f004 fcf7 	bl	8008644 <HAL_RTC_SetDate>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d001      	beq.n	8003c60 <RTC_SetDate+0x38>
	{
		Error_Handler();
 8003c5c:	f001 fc82 	bl	8005564 <Error_Handler>
	}
}
 8003c60:	bf00      	nop
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	20000524 	.word	0x20000524
 8003c68:	200004c8 	.word	0x200004c8
 8003c6c:	200004a4 	.word	0x200004a4

08003c70 <RTC_SetTime>:
  * @param None
  * @retval None
  */

static void RTC_SetTime()
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
	rtctimeSet.Hours = RTCTimeDateNumbersBuffer[HOURS];
 8003c74:	4b0b      	ldr	r3, [pc, #44]	; (8003ca4 <RTC_SetTime+0x34>)
 8003c76:	789a      	ldrb	r2, [r3, #2]
 8003c78:	4b0b      	ldr	r3, [pc, #44]	; (8003ca8 <RTC_SetTime+0x38>)
 8003c7a:	701a      	strb	r2, [r3, #0]
	rtctimeSet.Minutes = RTCTimeDateNumbersBuffer[MINUTES];
 8003c7c:	4b09      	ldr	r3, [pc, #36]	; (8003ca4 <RTC_SetTime+0x34>)
 8003c7e:	785a      	ldrb	r2, [r3, #1]
 8003c80:	4b09      	ldr	r3, [pc, #36]	; (8003ca8 <RTC_SetTime+0x38>)
 8003c82:	705a      	strb	r2, [r3, #1]
	rtctimeSet.Seconds = RTCTimeDateNumbersBuffer[SECONDS];
 8003c84:	4b07      	ldr	r3, [pc, #28]	; (8003ca4 <RTC_SetTime+0x34>)
 8003c86:	781a      	ldrb	r2, [r3, #0]
 8003c88:	4b07      	ldr	r3, [pc, #28]	; (8003ca8 <RTC_SetTime+0x38>)
 8003c8a:	709a      	strb	r2, [r3, #2]
	if(HAL_RTC_SetTime(&rtc1, &rtctimeSet, RTC_FORMAT_BIN) != HAL_OK)
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	4906      	ldr	r1, [pc, #24]	; (8003ca8 <RTC_SetTime+0x38>)
 8003c90:	4806      	ldr	r0, [pc, #24]	; (8003cac <RTC_SetTime+0x3c>)
 8003c92:	f004 fbde 	bl	8008452 <HAL_RTC_SetTime>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <RTC_SetTime+0x30>
	{
		Error_Handler();
 8003c9c:	f001 fc62 	bl	8005564 <Error_Handler>
	}
}
 8003ca0:	bf00      	nop
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	20000524 	.word	0x20000524
 8003ca8:	200004cc 	.word	0x200004cc
 8003cac:	200004a4 	.word	0x200004a4

08003cb0 <RTC_GetTimeDate>:
  * @param None
  * @retval None
  */

void RTC_GetTimeDate()
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	af00      	add	r7, sp, #0
	if(HAL_RTC_GetTime(&rtc1, &rtctimeGet, RTC_FORMAT_BIN) != HAL_OK)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	492d      	ldr	r1, [pc, #180]	; (8003d6c <RTC_GetTimeDate+0xbc>)
 8003cb8:	482d      	ldr	r0, [pc, #180]	; (8003d70 <RTC_GetTimeDate+0xc0>)
 8003cba:	f004 fc67 	bl	800858c <HAL_RTC_GetTime>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <RTC_GetTimeDate+0x18>
	{
		Error_Handler();
 8003cc4:	f001 fc4e 	bl	8005564 <Error_Handler>
	}

	if (HAL_RTC_GetDate(&rtc1, &rtcdateGet, RTC_FORMAT_BIN) != HAL_OK)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	492a      	ldr	r1, [pc, #168]	; (8003d74 <RTC_GetTimeDate+0xc4>)
 8003ccc:	4828      	ldr	r0, [pc, #160]	; (8003d70 <RTC_GetTimeDate+0xc0>)
 8003cce:	f004 fd40 	bl	8008752 <HAL_RTC_GetDate>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d001      	beq.n	8003cdc <RTC_GetTimeDate+0x2c>
	{
		Error_Handler();
 8003cd8:	f001 fc44 	bl	8005564 <Error_Handler>
	}

	systemVariables.dateDate 	= rtcdateGet.Date;
 8003cdc:	4b25      	ldr	r3, [pc, #148]	; (8003d74 <RTC_GetTimeDate+0xc4>)
 8003cde:	789a      	ldrb	r2, [r3, #2]
 8003ce0:	4b25      	ldr	r3, [pc, #148]	; (8003d78 <RTC_GetTimeDate+0xc8>)
 8003ce2:	725a      	strb	r2, [r3, #9]
	systemVariables.dateMonth 	= rtcdateGet.Month;
 8003ce4:	4b23      	ldr	r3, [pc, #140]	; (8003d74 <RTC_GetTimeDate+0xc4>)
 8003ce6:	785a      	ldrb	r2, [r3, #1]
 8003ce8:	4b23      	ldr	r3, [pc, #140]	; (8003d78 <RTC_GetTimeDate+0xc8>)
 8003cea:	729a      	strb	r2, [r3, #10]
	systemVariables.dateYear 	= rtcdateGet.Year;
 8003cec:	4b21      	ldr	r3, [pc, #132]	; (8003d74 <RTC_GetTimeDate+0xc4>)
 8003cee:	78da      	ldrb	r2, [r3, #3]
 8003cf0:	4b21      	ldr	r3, [pc, #132]	; (8003d78 <RTC_GetTimeDate+0xc8>)
 8003cf2:	72da      	strb	r2, [r3, #11]
	systemVariables.timeHours 	= rtctimeGet.Hours;
 8003cf4:	4b1d      	ldr	r3, [pc, #116]	; (8003d6c <RTC_GetTimeDate+0xbc>)
 8003cf6:	781a      	ldrb	r2, [r3, #0]
 8003cf8:	4b1f      	ldr	r3, [pc, #124]	; (8003d78 <RTC_GetTimeDate+0xc8>)
 8003cfa:	715a      	strb	r2, [r3, #5]
	systemVariables.timeMinutes = rtctimeGet.Minutes;
 8003cfc:	4b1b      	ldr	r3, [pc, #108]	; (8003d6c <RTC_GetTimeDate+0xbc>)
 8003cfe:	785a      	ldrb	r2, [r3, #1]
 8003d00:	4b1d      	ldr	r3, [pc, #116]	; (8003d78 <RTC_GetTimeDate+0xc8>)
 8003d02:	719a      	strb	r2, [r3, #6]
	systemVariables.timeSeconds = rtctimeGet.Seconds;
 8003d04:	4b19      	ldr	r3, [pc, #100]	; (8003d6c <RTC_GetTimeDate+0xbc>)
 8003d06:	789a      	ldrb	r2, [r3, #2]
 8003d08:	4b1b      	ldr	r3, [pc, #108]	; (8003d78 <RTC_GetTimeDate+0xc8>)
 8003d0a:	71da      	strb	r2, [r3, #7]

#ifdef debugPrintBackupTimeDate
	RTC_GetBackupTimeDate();
#else
	RTCTimeDateNumbersBuffer[SECONDS] = rtctimeGet.Seconds;
 8003d0c:	4b17      	ldr	r3, [pc, #92]	; (8003d6c <RTC_GetTimeDate+0xbc>)
 8003d0e:	789a      	ldrb	r2, [r3, #2]
 8003d10:	4b1a      	ldr	r3, [pc, #104]	; (8003d7c <RTC_GetTimeDate+0xcc>)
 8003d12:	701a      	strb	r2, [r3, #0]
	RTCTimeDateNumbersBuffer[MINUTES] = rtctimeGet.Minutes;
 8003d14:	4b15      	ldr	r3, [pc, #84]	; (8003d6c <RTC_GetTimeDate+0xbc>)
 8003d16:	785a      	ldrb	r2, [r3, #1]
 8003d18:	4b18      	ldr	r3, [pc, #96]	; (8003d7c <RTC_GetTimeDate+0xcc>)
 8003d1a:	705a      	strb	r2, [r3, #1]
	RTCTimeDateNumbersBuffer[HOURS] = rtctimeGet.Hours;
 8003d1c:	4b13      	ldr	r3, [pc, #76]	; (8003d6c <RTC_GetTimeDate+0xbc>)
 8003d1e:	781a      	ldrb	r2, [r3, #0]
 8003d20:	4b16      	ldr	r3, [pc, #88]	; (8003d7c <RTC_GetTimeDate+0xcc>)
 8003d22:	709a      	strb	r2, [r3, #2]
	RTCTimeDateNumbersBuffer[DATE] = rtcdateGet.Date;
 8003d24:	4b13      	ldr	r3, [pc, #76]	; (8003d74 <RTC_GetTimeDate+0xc4>)
 8003d26:	789a      	ldrb	r2, [r3, #2]
 8003d28:	4b14      	ldr	r3, [pc, #80]	; (8003d7c <RTC_GetTimeDate+0xcc>)
 8003d2a:	711a      	strb	r2, [r3, #4]
	RTCTimeDateNumbersBuffer[MONTH] = rtcdateGet.Month;
 8003d2c:	4b11      	ldr	r3, [pc, #68]	; (8003d74 <RTC_GetTimeDate+0xc4>)
 8003d2e:	785a      	ldrb	r2, [r3, #1]
 8003d30:	4b12      	ldr	r3, [pc, #72]	; (8003d7c <RTC_GetTimeDate+0xcc>)
 8003d32:	715a      	strb	r2, [r3, #5]
	RTCTimeDateNumbersBuffer[YEAR] = rtcdateGet.Year;
 8003d34:	4b0f      	ldr	r3, [pc, #60]	; (8003d74 <RTC_GetTimeDate+0xc4>)
 8003d36:	78da      	ldrb	r2, [r3, #3]
 8003d38:	4b10      	ldr	r3, [pc, #64]	; (8003d7c <RTC_GetTimeDate+0xcc>)
 8003d3a:	719a      	strb	r2, [r3, #6]
#endif

	if((systemVariables.timeHours >= DAY_CYCLE_BEGIN) && (systemVariables.timeHours <= DAY_CYCLE_END))
 8003d3c:	4b0e      	ldr	r3, [pc, #56]	; (8003d78 <RTC_GetTimeDate+0xc8>)
 8003d3e:	795b      	ldrb	r3, [r3, #5]
 8003d40:	2b07      	cmp	r3, #7
 8003d42:	d90a      	bls.n	8003d5a <RTC_GetTimeDate+0xaa>
 8003d44:	4b0c      	ldr	r3, [pc, #48]	; (8003d78 <RTC_GetTimeDate+0xc8>)
 8003d46:	795b      	ldrb	r3, [r3, #5]
 8003d48:	2b17      	cmp	r3, #23
 8003d4a:	d806      	bhi.n	8003d5a <RTC_GetTimeDate+0xaa>
	{
		flags.dayNightFlag = DAY;
 8003d4c:	4a0c      	ldr	r2, [pc, #48]	; (8003d80 <RTC_GetTimeDate+0xd0>)
 8003d4e:	7813      	ldrb	r3, [r2, #0]
 8003d50:	2101      	movs	r1, #1
 8003d52:	f361 1387 	bfi	r3, r1, #6, #2
 8003d56:	7013      	strb	r3, [r2, #0]
 8003d58:	e004      	b.n	8003d64 <RTC_GetTimeDate+0xb4>
	}
	else
	{
		flags.dayNightFlag = NIGHT;
 8003d5a:	4a09      	ldr	r2, [pc, #36]	; (8003d80 <RTC_GetTimeDate+0xd0>)
 8003d5c:	7813      	ldrb	r3, [r2, #0]
 8003d5e:	f36f 1387 	bfc	r3, #6, #2
 8003d62:	7013      	strb	r3, [r2, #0]
	}

#ifdef debug1

	RTC_PrintTimeDate();
 8003d64:	f000 f858 	bl	8003e18 <RTC_PrintTimeDate>
#endif
}
 8003d68:	bf00      	nop
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	200004e4 	.word	0x200004e4
 8003d70:	200004a4 	.word	0x200004a4
 8003d74:	200004e0 	.word	0x200004e0
 8003d78:	20000ea4 	.word	0x20000ea4
 8003d7c:	20000524 	.word	0x20000524
 8003d80:	20000ea0 	.word	0x20000ea0

08003d84 <RTC_SetAlarm>:
  * @param None
  * @retval None
  */

void RTC_SetAlarm()
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	af00      	add	r7, sp, #0
	if(flags.dayNightFlag == DAY)
 8003d88:	4b20      	ldr	r3, [pc, #128]	; (8003e0c <RTC_SetAlarm+0x88>)
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	2b40      	cmp	r3, #64	; 0x40
 8003d94:	d118      	bne.n	8003dc8 <RTC_SetAlarm+0x44>
	{
		/* Set up the alarm to go off at night time hours*/
		rtcalarmset.AlarmTime.Hours = ALARM_NIGHT_HOURS;
 8003d96:	4b1e      	ldr	r3, [pc, #120]	; (8003e10 <RTC_SetAlarm+0x8c>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	701a      	strb	r2, [r3, #0]
		rtcalarmset.AlarmTime.Minutes = ALARM_NIGHT_MINUTES;
 8003d9c:	4b1c      	ldr	r3, [pc, #112]	; (8003e10 <RTC_SetAlarm+0x8c>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	705a      	strb	r2, [r3, #1]
		rtcalarmset.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8003da2:	4b1b      	ldr	r3, [pc, #108]	; (8003e10 <RTC_SetAlarm+0x8c>)
 8003da4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003da8:	615a      	str	r2, [r3, #20]
		rtcalarmset.Alarm = RTC_ALARM_A;
 8003daa:	4b19      	ldr	r3, [pc, #100]	; (8003e10 <RTC_SetAlarm+0x8c>)
 8003dac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003db0:	629a      	str	r2, [r3, #40]	; 0x28
		if(HAL_RTC_SetAlarm_IT(&rtc1, &rtcalarmset, RTC_FORMAT_BIN) != HAL_OK)
 8003db2:	2200      	movs	r2, #0
 8003db4:	4916      	ldr	r1, [pc, #88]	; (8003e10 <RTC_SetAlarm+0x8c>)
 8003db6:	4817      	ldr	r0, [pc, #92]	; (8003e14 <RTC_SetAlarm+0x90>)
 8003db8:	f004 fd18 	bl	80087ec <HAL_RTC_SetAlarm_IT>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d021      	beq.n	8003e06 <RTC_SetAlarm+0x82>
		{
			Error_Handler();
 8003dc2:	f001 fbcf 	bl	8005564 <Error_Handler>
		{
			Error_Handler();
		}
	}

}
 8003dc6:	e01e      	b.n	8003e06 <RTC_SetAlarm+0x82>
	else if (flags.dayNightFlag == NIGHT)
 8003dc8:	4b10      	ldr	r3, [pc, #64]	; (8003e0c <RTC_SetAlarm+0x88>)
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d117      	bne.n	8003e06 <RTC_SetAlarm+0x82>
		rtcalarmset.AlarmTime.Hours = ALARM_DAY_HOURS;
 8003dd6:	4b0e      	ldr	r3, [pc, #56]	; (8003e10 <RTC_SetAlarm+0x8c>)
 8003dd8:	2208      	movs	r2, #8
 8003dda:	701a      	strb	r2, [r3, #0]
		rtcalarmset.AlarmTime.Minutes = ALARM_DAY_MINUTES;
 8003ddc:	4b0c      	ldr	r3, [pc, #48]	; (8003e10 <RTC_SetAlarm+0x8c>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	705a      	strb	r2, [r3, #1]
		rtcalarmset.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8003de2:	4b0b      	ldr	r3, [pc, #44]	; (8003e10 <RTC_SetAlarm+0x8c>)
 8003de4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003de8:	615a      	str	r2, [r3, #20]
		rtcalarmset.Alarm = RTC_ALARM_A;
 8003dea:	4b09      	ldr	r3, [pc, #36]	; (8003e10 <RTC_SetAlarm+0x8c>)
 8003dec:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003df0:	629a      	str	r2, [r3, #40]	; 0x28
		if(HAL_RTC_SetAlarm_IT(&rtc1, &rtcalarmset, RTC_FORMAT_BIN) != HAL_OK)
 8003df2:	2200      	movs	r2, #0
 8003df4:	4906      	ldr	r1, [pc, #24]	; (8003e10 <RTC_SetAlarm+0x8c>)
 8003df6:	4807      	ldr	r0, [pc, #28]	; (8003e14 <RTC_SetAlarm+0x90>)
 8003df8:	f004 fcf8 	bl	80087ec <HAL_RTC_SetAlarm_IT>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <RTC_SetAlarm+0x82>
			Error_Handler();
 8003e02:	f001 fbaf 	bl	8005564 <Error_Handler>
}
 8003e06:	bf00      	nop
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	20000ea0 	.word	0x20000ea0
 8003e10:	200004f8 	.word	0x200004f8
 8003e14:	200004a4 	.word	0x200004a4

08003e18 <RTC_PrintTimeDate>:
  * @brief Print the date and time
  * @param None
  * @retval None
  */
static void RTC_PrintTimeDate()
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
	/* Convert to ASCI */
	char buff[3];

	/* Time then Date */
	HAL_UART_Transmit(&huart2,(uint8_t*)RTCTimeDateASCIIBuffer[TIME_ASCII], sizeof(RTCTimeDateASCIIBuffer[TIME_ASCII]), USART_TIMEOUT_VALUE);
 8003e1e:	2364      	movs	r3, #100	; 0x64
 8003e20:	221e      	movs	r2, #30
 8003e22:	493a      	ldr	r1, [pc, #232]	; (8003f0c <RTC_PrintTimeDate+0xf4>)
 8003e24:	483a      	ldr	r0, [pc, #232]	; (8003f10 <RTC_PrintTimeDate+0xf8>)
 8003e26:	f006 fe8d 	bl	800ab44 <HAL_UART_Transmit>

	for(int8_t i = 2; i > -1; i--)
 8003e2a:	2302      	movs	r3, #2
 8003e2c:	71fb      	strb	r3, [r7, #7]
 8003e2e:	e02b      	b.n	8003e88 <RTC_PrintTimeDate+0x70>
	{
		if(RTCTimeDateNumbersBuffer[i] < 10)
 8003e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e34:	4a37      	ldr	r2, [pc, #220]	; (8003f14 <RTC_PrintTimeDate+0xfc>)
 8003e36:	5cd3      	ldrb	r3, [r2, r3]
 8003e38:	2b09      	cmp	r3, #9
 8003e3a:	d805      	bhi.n	8003e48 <RTC_PrintTimeDate+0x30>
		{
			HAL_UART_Transmit(&huart2,(uint8_t*)"0", sizeof("0"), USART_TIMEOUT_VALUE);
 8003e3c:	2364      	movs	r3, #100	; 0x64
 8003e3e:	2202      	movs	r2, #2
 8003e40:	4935      	ldr	r1, [pc, #212]	; (8003f18 <RTC_PrintTimeDate+0x100>)
 8003e42:	4833      	ldr	r0, [pc, #204]	; (8003f10 <RTC_PrintTimeDate+0xf8>)
 8003e44:	f006 fe7e 	bl	800ab44 <HAL_UART_Transmit>
		}

		itoa(RTCTimeDateNumbersBuffer[i], buff, 10);
 8003e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e4c:	4a31      	ldr	r2, [pc, #196]	; (8003f14 <RTC_PrintTimeDate+0xfc>)
 8003e4e:	5cd3      	ldrb	r3, [r2, r3]
 8003e50:	4618      	mov	r0, r3
 8003e52:	463b      	mov	r3, r7
 8003e54:	220a      	movs	r2, #10
 8003e56:	4619      	mov	r1, r3
 8003e58:	f007 fb24 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8003e5c:	4639      	mov	r1, r7
 8003e5e:	2364      	movs	r3, #100	; 0x64
 8003e60:	2203      	movs	r2, #3
 8003e62:	482b      	ldr	r0, [pc, #172]	; (8003f10 <RTC_PrintTimeDate+0xf8>)
 8003e64:	f006 fe6e 	bl	800ab44 <HAL_UART_Transmit>

		if(i > 0)
 8003e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	dd05      	ble.n	8003e7c <RTC_PrintTimeDate+0x64>
		{
			HAL_UART_Transmit(&huart2,(uint8_t*)RTCTimeDateASCIIBuffer[SEMICOLON_ASCII], sizeof(RTCTimeDateASCIIBuffer[SEMICOLON_ASCII]), USART_TIMEOUT_VALUE);
 8003e70:	2364      	movs	r3, #100	; 0x64
 8003e72:	221e      	movs	r2, #30
 8003e74:	4929      	ldr	r1, [pc, #164]	; (8003f1c <RTC_PrintTimeDate+0x104>)
 8003e76:	4826      	ldr	r0, [pc, #152]	; (8003f10 <RTC_PrintTimeDate+0xf8>)
 8003e78:	f006 fe64 	bl	800ab44 <HAL_UART_Transmit>
	for(int8_t i = 2; i > -1; i--)
 8003e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	3b01      	subs	r3, #1
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	71fb      	strb	r3, [r7, #7]
 8003e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	dacf      	bge.n	8003e30 <RTC_PrintTimeDate+0x18>

		}
	}

	HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8003e90:	2364      	movs	r3, #100	; 0x64
 8003e92:	2202      	movs	r2, #2
 8003e94:	4922      	ldr	r1, [pc, #136]	; (8003f20 <RTC_PrintTimeDate+0x108>)
 8003e96:	481e      	ldr	r0, [pc, #120]	; (8003f10 <RTC_PrintTimeDate+0xf8>)
 8003e98:	f006 fe54 	bl	800ab44 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart2,(uint8_t*)RTCTimeDateASCIIBuffer[DATE_ASCII], sizeof(RTCTimeDateASCIIBuffer[DATE_ASCII]), USART_TIMEOUT_VALUE);
 8003e9c:	2364      	movs	r3, #100	; 0x64
 8003e9e:	221e      	movs	r2, #30
 8003ea0:	4920      	ldr	r1, [pc, #128]	; (8003f24 <RTC_PrintTimeDate+0x10c>)
 8003ea2:	481b      	ldr	r0, [pc, #108]	; (8003f10 <RTC_PrintTimeDate+0xf8>)
 8003ea4:	f006 fe4e 	bl	800ab44 <HAL_UART_Transmit>

	for(uint8_t i = 4; i < 7; i++)
 8003ea8:	2304      	movs	r3, #4
 8003eaa:	71bb      	strb	r3, [r7, #6]
 8003eac:	e01a      	b.n	8003ee4 <RTC_PrintTimeDate+0xcc>
	{
		itoa(RTCTimeDateNumbersBuffer[i], buff, 10);
 8003eae:	79bb      	ldrb	r3, [r7, #6]
 8003eb0:	4a18      	ldr	r2, [pc, #96]	; (8003f14 <RTC_PrintTimeDate+0xfc>)
 8003eb2:	5cd3      	ldrb	r3, [r2, r3]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	463b      	mov	r3, r7
 8003eb8:	220a      	movs	r2, #10
 8003eba:	4619      	mov	r1, r3
 8003ebc:	f007 faf2 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8003ec0:	4639      	mov	r1, r7
 8003ec2:	2364      	movs	r3, #100	; 0x64
 8003ec4:	2203      	movs	r2, #3
 8003ec6:	4812      	ldr	r0, [pc, #72]	; (8003f10 <RTC_PrintTimeDate+0xf8>)
 8003ec8:	f006 fe3c 	bl	800ab44 <HAL_UART_Transmit>

		if(i < 6)
 8003ecc:	79bb      	ldrb	r3, [r7, #6]
 8003ece:	2b05      	cmp	r3, #5
 8003ed0:	d805      	bhi.n	8003ede <RTC_PrintTimeDate+0xc6>
		{
			HAL_UART_Transmit(&huart2,(uint8_t*)RTCTimeDateASCIIBuffer[PERIOD_ASCII], sizeof(RTCTimeDateASCIIBuffer[PERIOD_ASCII]), USART_TIMEOUT_VALUE);
 8003ed2:	2364      	movs	r3, #100	; 0x64
 8003ed4:	221e      	movs	r2, #30
 8003ed6:	4914      	ldr	r1, [pc, #80]	; (8003f28 <RTC_PrintTimeDate+0x110>)
 8003ed8:	480d      	ldr	r0, [pc, #52]	; (8003f10 <RTC_PrintTimeDate+0xf8>)
 8003eda:	f006 fe33 	bl	800ab44 <HAL_UART_Transmit>
	for(uint8_t i = 4; i < 7; i++)
 8003ede:	79bb      	ldrb	r3, [r7, #6]
 8003ee0:	3301      	adds	r3, #1
 8003ee2:	71bb      	strb	r3, [r7, #6]
 8003ee4:	79bb      	ldrb	r3, [r7, #6]
 8003ee6:	2b06      	cmp	r3, #6
 8003ee8:	d9e1      	bls.n	8003eae <RTC_PrintTimeDate+0x96>

		}
	}

	HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8003eea:	2364      	movs	r3, #100	; 0x64
 8003eec:	2202      	movs	r2, #2
 8003eee:	490c      	ldr	r1, [pc, #48]	; (8003f20 <RTC_PrintTimeDate+0x108>)
 8003ef0:	4807      	ldr	r0, [pc, #28]	; (8003f10 <RTC_PrintTimeDate+0xf8>)
 8003ef2:	f006 fe27 	bl	800ab44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8003ef6:	2364      	movs	r3, #100	; 0x64
 8003ef8:	2202      	movs	r2, #2
 8003efa:	4909      	ldr	r1, [pc, #36]	; (8003f20 <RTC_PrintTimeDate+0x108>)
 8003efc:	4804      	ldr	r0, [pc, #16]	; (8003f10 <RTC_PrintTimeDate+0xf8>)
 8003efe:	f006 fe21 	bl	800ab44 <HAL_UART_Transmit>
}
 8003f02:	bf00      	nop
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20000046 	.word	0x20000046
 8003f10:	20000d6c 	.word	0x20000d6c
 8003f14:	20000524 	.word	0x20000524
 8003f18:	0800bea4 	.word	0x0800bea4
 8003f1c:	20000082 	.word	0x20000082
 8003f20:	0800bea8 	.word	0x0800bea8
 8003f24:	20000028 	.word	0x20000028
 8003f28:	20000064 	.word	0x20000064

08003f2c <RTC_GetBackupTimeDate>:
  * @param None
  * @retval None
  */

static void RTC_GetBackupTimeDate()
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af02      	add	r7, sp, #8
	/* Set the date at the RTC backup */

	HAL_I2C_IsDeviceReady(&i2c1, DS1307_I2C_ADDRESS,2, I2C_TIMEOUT_VALUE);
 8003f32:	2364      	movs	r3, #100	; 0x64
 8003f34:	2202      	movs	r2, #2
 8003f36:	21d0      	movs	r1, #208	; 0xd0
 8003f38:	4821      	ldr	r0, [pc, #132]	; (8003fc0 <RTC_GetBackupTimeDate+0x94>)
 8003f3a:	f002 fcc5 	bl	80068c8 <HAL_I2C_IsDeviceReady>

	if(i2c1.ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8003f3e:	4b20      	ldr	r3, [pc, #128]	; (8003fc0 <RTC_GetBackupTimeDate+0x94>)
 8003f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f42:	2b20      	cmp	r3, #32
 8003f44:	d111      	bne.n	8003f6a <RTC_GetBackupTimeDate+0x3e>
	{
		HAL_UART_Transmit(&huart2, (uint8_t*)RTCTimeDateASCIIBuffer[RTC_NOT_READY_ASCII], sizeof(RTCTimeDateASCIIBuffer[RTC_NOT_READY_ASCII]), USART_TIMEOUT_VALUE);
 8003f46:	2364      	movs	r3, #100	; 0x64
 8003f48:	221e      	movs	r2, #30
 8003f4a:	491e      	ldr	r1, [pc, #120]	; (8003fc4 <RTC_GetBackupTimeDate+0x98>)
 8003f4c:	481e      	ldr	r0, [pc, #120]	; (8003fc8 <RTC_GetBackupTimeDate+0x9c>)
 8003f4e:	f006 fdf9 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);\
 8003f52:	2364      	movs	r3, #100	; 0x64
 8003f54:	2202      	movs	r2, #2
 8003f56:	491d      	ldr	r1, [pc, #116]	; (8003fcc <RTC_GetBackupTimeDate+0xa0>)
 8003f58:	481b      	ldr	r0, [pc, #108]	; (8003fc8 <RTC_GetBackupTimeDate+0x9c>)
 8003f5a:	f006 fdf3 	bl	800ab44 <HAL_UART_Transmit>

		flags.rtcBackupValidFlag = 1;
 8003f5e:	4a1c      	ldr	r2, [pc, #112]	; (8003fd0 <RTC_GetBackupTimeDate+0xa4>)
 8003f60:	7893      	ldrb	r3, [r2, #2]
 8003f62:	2101      	movs	r1, #1
 8003f64:	f361 0301 	bfi	r3, r1, #0, #2
 8003f68:	7093      	strb	r3, [r2, #2]
	}

	HAL_I2C_Master_Transmit(&i2c1, DS1307_I2C_ADDRESS, DS1307_SEC_ADDRESS, sizeof(DS1307_SEC_ADDRESS), I2C_TIMEOUT_VALUE);
 8003f6a:	2364      	movs	r3, #100	; 0x64
 8003f6c:	9300      	str	r3, [sp, #0]
 8003f6e:	2301      	movs	r3, #1
 8003f70:	2200      	movs	r2, #0
 8003f72:	21d0      	movs	r1, #208	; 0xd0
 8003f74:	4812      	ldr	r0, [pc, #72]	; (8003fc0 <RTC_GetBackupTimeDate+0x94>)
 8003f76:	f002 f9a9 	bl	80062cc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2c1, DS1307_I2C_ADDRESS, rawRTCBackupValues, sizeof(rawRTCBackupValues), I2C_TIMEOUT_VALUE);
 8003f7a:	2364      	movs	r3, #100	; 0x64
 8003f7c:	9300      	str	r3, [sp, #0]
 8003f7e:	2307      	movs	r3, #7
 8003f80:	4a14      	ldr	r2, [pc, #80]	; (8003fd4 <RTC_GetBackupTimeDate+0xa8>)
 8003f82:	21d0      	movs	r1, #208	; 0xd0
 8003f84:	480e      	ldr	r0, [pc, #56]	; (8003fc0 <RTC_GetBackupTimeDate+0x94>)
 8003f86:	f002 fa95 	bl	80064b4 <HAL_I2C_Master_Receive>

	if(rawRTCBackupValues[WEEKDAY] == 0)
 8003f8a:	4b12      	ldr	r3, [pc, #72]	; (8003fd4 <RTC_GetBackupTimeDate+0xa8>)
 8003f8c:	78db      	ldrb	r3, [r3, #3]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d111      	bne.n	8003fb6 <RTC_GetBackupTimeDate+0x8a>
	{
		HAL_UART_Transmit(&huart2, (uint8_t*)RTCTimeDateASCIIBuffer[RTC_NOT_READY_ASCII], sizeof(RTCTimeDateASCIIBuffer[RTC_NOT_READY_ASCII]), USART_TIMEOUT_VALUE);
 8003f92:	2364      	movs	r3, #100	; 0x64
 8003f94:	221e      	movs	r2, #30
 8003f96:	490b      	ldr	r1, [pc, #44]	; (8003fc4 <RTC_GetBackupTimeDate+0x98>)
 8003f98:	480b      	ldr	r0, [pc, #44]	; (8003fc8 <RTC_GetBackupTimeDate+0x9c>)
 8003f9a:	f006 fdd3 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8003f9e:	2364      	movs	r3, #100	; 0x64
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	490a      	ldr	r1, [pc, #40]	; (8003fcc <RTC_GetBackupTimeDate+0xa0>)
 8003fa4:	4808      	ldr	r0, [pc, #32]	; (8003fc8 <RTC_GetBackupTimeDate+0x9c>)
 8003fa6:	f006 fdcd 	bl	800ab44 <HAL_UART_Transmit>

		flags.rtcBackupValidFlag = 2;
 8003faa:	4a09      	ldr	r2, [pc, #36]	; (8003fd0 <RTC_GetBackupTimeDate+0xa4>)
 8003fac:	7893      	ldrb	r3, [r2, #2]
 8003fae:	2102      	movs	r1, #2
 8003fb0:	f361 0301 	bfi	r3, r1, #0, #2
 8003fb4:	7093      	strb	r3, [r2, #2]
	}

	RTC_ConvertToInteger();
 8003fb6:	f000 f80f 	bl	8003fd8 <RTC_ConvertToInteger>
}
 8003fba:	bf00      	nop
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	20000df0 	.word	0x20000df0
 8003fc4:	200000dc 	.word	0x200000dc
 8003fc8:	20000d6c 	.word	0x20000d6c
 8003fcc:	0800bea8 	.word	0x0800bea8
 8003fd0:	20000ea0 	.word	0x20000ea0
 8003fd4:	2000052c 	.word	0x2000052c

08003fd8 <RTC_ConvertToInteger>:
  * @param None
  * @retval None
  */

static void RTC_ConvertToInteger()
{
 8003fd8:	b480      	push	{r7}
 8003fda:	af00      	add	r7, sp, #0
	/* Seconds */
	RTCTimeDateNumbersBuffer[SECONDS] = ((rawRTCBackupValues[0] >> 4) * 10) + (rawRTCBackupValues[0] & 0x0F);
 8003fdc:	4b3b      	ldr	r3, [pc, #236]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	091b      	lsrs	r3, r3, #4
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	0092      	lsls	r2, r2, #2
 8003fe8:	4413      	add	r3, r2
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	b2da      	uxtb	r2, r3
 8003fee:	4b37      	ldr	r3, [pc, #220]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	f003 030f 	and.w	r3, r3, #15
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	4413      	add	r3, r2
 8003ffa:	b2da      	uxtb	r2, r3
 8003ffc:	4b34      	ldr	r3, [pc, #208]	; (80040d0 <RTC_ConvertToInteger+0xf8>)
 8003ffe:	701a      	strb	r2, [r3, #0]

	/* Minutes */
	RTCTimeDateNumbersBuffer[MINUTES] = ((rawRTCBackupValues[1] >> 4) * 10) + (rawRTCBackupValues[1] & 0x0F);
 8004000:	4b32      	ldr	r3, [pc, #200]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 8004002:	785b      	ldrb	r3, [r3, #1]
 8004004:	091b      	lsrs	r3, r3, #4
 8004006:	b2db      	uxtb	r3, r3
 8004008:	461a      	mov	r2, r3
 800400a:	0092      	lsls	r2, r2, #2
 800400c:	4413      	add	r3, r2
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	b2da      	uxtb	r2, r3
 8004012:	4b2e      	ldr	r3, [pc, #184]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 8004014:	785b      	ldrb	r3, [r3, #1]
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	b2db      	uxtb	r3, r3
 800401c:	4413      	add	r3, r2
 800401e:	b2da      	uxtb	r2, r3
 8004020:	4b2b      	ldr	r3, [pc, #172]	; (80040d0 <RTC_ConvertToInteger+0xf8>)
 8004022:	705a      	strb	r2, [r3, #1]

	/* Hours */
	RTCTimeDateNumbersBuffer[HOURS] = (((rawRTCBackupValues[2] >> 4) & 0x03) * 10) + (rawRTCBackupValues[2] & 0x0F);
 8004024:	4b29      	ldr	r3, [pc, #164]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 8004026:	789b      	ldrb	r3, [r3, #2]
 8004028:	091b      	lsrs	r3, r3, #4
 800402a:	b2db      	uxtb	r3, r3
 800402c:	f003 0303 	and.w	r3, r3, #3
 8004030:	b2db      	uxtb	r3, r3
 8004032:	461a      	mov	r2, r3
 8004034:	0092      	lsls	r2, r2, #2
 8004036:	4413      	add	r3, r2
 8004038:	005b      	lsls	r3, r3, #1
 800403a:	b2da      	uxtb	r2, r3
 800403c:	4b23      	ldr	r3, [pc, #140]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 800403e:	789b      	ldrb	r3, [r3, #2]
 8004040:	f003 030f 	and.w	r3, r3, #15
 8004044:	b2db      	uxtb	r3, r3
 8004046:	4413      	add	r3, r2
 8004048:	b2da      	uxtb	r2, r3
 800404a:	4b21      	ldr	r3, [pc, #132]	; (80040d0 <RTC_ConvertToInteger+0xf8>)
 800404c:	709a      	strb	r2, [r3, #2]

	/* Day */
	RTCTimeDateNumbersBuffer[WEEKDAY] = rawRTCBackupValues[3];
 800404e:	4b1f      	ldr	r3, [pc, #124]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 8004050:	78da      	ldrb	r2, [r3, #3]
 8004052:	4b1f      	ldr	r3, [pc, #124]	; (80040d0 <RTC_ConvertToInteger+0xf8>)
 8004054:	70da      	strb	r2, [r3, #3]

	/* Date */
	RTCTimeDateNumbersBuffer[DATE] = ((rawRTCBackupValues[4] >> 4) * 10) + (rawRTCBackupValues[4] & 0x0F);
 8004056:	4b1d      	ldr	r3, [pc, #116]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 8004058:	791b      	ldrb	r3, [r3, #4]
 800405a:	091b      	lsrs	r3, r3, #4
 800405c:	b2db      	uxtb	r3, r3
 800405e:	461a      	mov	r2, r3
 8004060:	0092      	lsls	r2, r2, #2
 8004062:	4413      	add	r3, r2
 8004064:	005b      	lsls	r3, r3, #1
 8004066:	b2da      	uxtb	r2, r3
 8004068:	4b18      	ldr	r3, [pc, #96]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 800406a:	791b      	ldrb	r3, [r3, #4]
 800406c:	f003 030f 	and.w	r3, r3, #15
 8004070:	b2db      	uxtb	r3, r3
 8004072:	4413      	add	r3, r2
 8004074:	b2da      	uxtb	r2, r3
 8004076:	4b16      	ldr	r3, [pc, #88]	; (80040d0 <RTC_ConvertToInteger+0xf8>)
 8004078:	711a      	strb	r2, [r3, #4]

	/* Month */
	RTCTimeDateNumbersBuffer[MONTH] = ((rawRTCBackupValues[5]  >> 4) * 10) + (rawRTCBackupValues[5] & 0x0F);
 800407a:	4b14      	ldr	r3, [pc, #80]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 800407c:	795b      	ldrb	r3, [r3, #5]
 800407e:	091b      	lsrs	r3, r3, #4
 8004080:	b2db      	uxtb	r3, r3
 8004082:	461a      	mov	r2, r3
 8004084:	0092      	lsls	r2, r2, #2
 8004086:	4413      	add	r3, r2
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	b2da      	uxtb	r2, r3
 800408c:	4b0f      	ldr	r3, [pc, #60]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 800408e:	795b      	ldrb	r3, [r3, #5]
 8004090:	f003 030f 	and.w	r3, r3, #15
 8004094:	b2db      	uxtb	r3, r3
 8004096:	4413      	add	r3, r2
 8004098:	b2da      	uxtb	r2, r3
 800409a:	4b0d      	ldr	r3, [pc, #52]	; (80040d0 <RTC_ConvertToInteger+0xf8>)
 800409c:	715a      	strb	r2, [r3, #5]

	/* Year */
	RTCTimeDateNumbersBuffer[YEAR] = ((rawRTCBackupValues[6] >> 4) * 10) + (rawRTCBackupValues[6] & 0x0F);
 800409e:	4b0b      	ldr	r3, [pc, #44]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 80040a0:	799b      	ldrb	r3, [r3, #6]
 80040a2:	091b      	lsrs	r3, r3, #4
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	461a      	mov	r2, r3
 80040a8:	0092      	lsls	r2, r2, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	005b      	lsls	r3, r3, #1
 80040ae:	b2da      	uxtb	r2, r3
 80040b0:	4b06      	ldr	r3, [pc, #24]	; (80040cc <RTC_ConvertToInteger+0xf4>)
 80040b2:	799b      	ldrb	r3, [r3, #6]
 80040b4:	f003 030f 	and.w	r3, r3, #15
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	4413      	add	r3, r2
 80040bc:	b2da      	uxtb	r2, r3
 80040be:	4b04      	ldr	r3, [pc, #16]	; (80040d0 <RTC_ConvertToInteger+0xf8>)
 80040c0:	719a      	strb	r2, [r3, #6]
}
 80040c2:	bf00      	nop
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bc80      	pop	{r7}
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop
 80040cc:	2000052c 	.word	0x2000052c
 80040d0:	20000524 	.word	0x20000524

080040d4 <HAL_RTC_AlarmAEventCallback>:
  * @param None
  * @retval None
  */

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
	/* Alarm has occurred. Get time and check what mode we should be in */
	RTC_GetTimeDate();
 80040dc:	f7ff fde8 	bl	8003cb0 <RTC_GetTimeDate>

	if(systemVariables.timeHours == ALARM_DAY_HOURS)
 80040e0:	4b13      	ldr	r3, [pc, #76]	; (8004130 <HAL_RTC_AlarmAEventCallback+0x5c>)
 80040e2:	795b      	ldrb	r3, [r3, #5]
 80040e4:	2b08      	cmp	r3, #8
 80040e6:	d108      	bne.n	80040fa <HAL_RTC_AlarmAEventCallback+0x26>
	{
		flags.dayNightFlag = DAY;
 80040e8:	4a12      	ldr	r2, [pc, #72]	; (8004134 <HAL_RTC_AlarmAEventCallback+0x60>)
 80040ea:	7813      	ldrb	r3, [r2, #0]
 80040ec:	2101      	movs	r1, #1
 80040ee:	f361 1387 	bfi	r3, r1, #6, #2
 80040f2:	7013      	strb	r3, [r2, #0]
		RTC_SetAlarm();
 80040f4:	f7ff fe46 	bl	8003d84 <RTC_SetAlarm>
 80040f8:	e00a      	b.n	8004110 <HAL_RTC_AlarmAEventCallback+0x3c>
	}
	else if (systemVariables.timeHours == ALARM_NIGHT_HOURS)
 80040fa:	4b0d      	ldr	r3, [pc, #52]	; (8004130 <HAL_RTC_AlarmAEventCallback+0x5c>)
 80040fc:	795b      	ldrb	r3, [r3, #5]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d106      	bne.n	8004110 <HAL_RTC_AlarmAEventCallback+0x3c>
	{
		flags.dayNightFlag = NIGHT;
 8004102:	4a0c      	ldr	r2, [pc, #48]	; (8004134 <HAL_RTC_AlarmAEventCallback+0x60>)
 8004104:	7813      	ldrb	r3, [r2, #0]
 8004106:	f36f 1387 	bfc	r3, #6, #2
 800410a:	7013      	strb	r3, [r2, #0]
		RTC_SetAlarm();
 800410c:	f7ff fe3a 	bl	8003d84 <RTC_SetAlarm>
	}

#ifdef debug
	HAL_UART_Transmit(&huart2,(uint8_t*)RTCTimeDateASCIIBuffer[ALARM_ASCII], sizeof(RTCTimeDateASCIIBuffer[ALARM_ASCII]), USART_TIMEOUT_VALUE);
 8004110:	2364      	movs	r3, #100	; 0x64
 8004112:	221e      	movs	r2, #30
 8004114:	4908      	ldr	r1, [pc, #32]	; (8004138 <HAL_RTC_AlarmAEventCallback+0x64>)
 8004116:	4809      	ldr	r0, [pc, #36]	; (800413c <HAL_RTC_AlarmAEventCallback+0x68>)
 8004118:	f006 fd14 	bl	800ab44 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 800411c:	2364      	movs	r3, #100	; 0x64
 800411e:	2202      	movs	r2, #2
 8004120:	4907      	ldr	r1, [pc, #28]	; (8004140 <HAL_RTC_AlarmAEventCallback+0x6c>)
 8004122:	4806      	ldr	r0, [pc, #24]	; (800413c <HAL_RTC_AlarmAEventCallback+0x68>)
 8004124:	f006 fd0e 	bl	800ab44 <HAL_UART_Transmit>
#endif
}
 8004128:	bf00      	nop
 800412a:	3708      	adds	r7, #8
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	20000ea4 	.word	0x20000ea4
 8004134:	20000ea0 	.word	0x20000ea0
 8004138:	200000be 	.word	0x200000be
 800413c:	20000d6c 	.word	0x20000d6c
 8004140:	0800bea8 	.word	0x0800bea8

08004144 <myprintf>:

static void myprintf(const char *fmt, ...);


static void myprintf(const char *fmt, ...)
{
 8004144:	b40f      	push	{r0, r1, r2, r3}
 8004146:	b580      	push	{r7, lr}
 8004148:	b082      	sub	sp, #8
 800414a:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 800414c:	f107 0314 	add.w	r3, r7, #20
 8004150:	603b      	str	r3, [r7, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	f44f 7180 	mov.w	r1, #256	; 0x100
 800415a:	480b      	ldr	r0, [pc, #44]	; (8004188 <myprintf+0x44>)
 800415c:	f007 fa1a 	bl	800b594 <vsniprintf>
  va_end(args);

  int len = strlen(buffer);
 8004160:	4809      	ldr	r0, [pc, #36]	; (8004188 <myprintf+0x44>)
 8004162:	f7fc f835 	bl	80001d0 <strlen>
 8004166:	4603      	mov	r3, r0
 8004168:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	b29a      	uxth	r2, r3
 800416e:	f04f 33ff 	mov.w	r3, #4294967295
 8004172:	4905      	ldr	r1, [pc, #20]	; (8004188 <myprintf+0x44>)
 8004174:	4805      	ldr	r0, [pc, #20]	; (800418c <myprintf+0x48>)
 8004176:	f006 fce5 	bl	800ab44 <HAL_UART_Transmit>

}
 800417a:	bf00      	nop
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004184:	b004      	add	sp, #16
 8004186:	4770      	bx	lr
 8004188:	20000998 	.word	0x20000998
 800418c:	20000d6c 	.word	0x20000d6c

08004190 <SD_Control_Init>:

void SD_Control_Init(void)
{
 8004190:	b5b0      	push	{r4, r5, r7, lr}
 8004192:	b08e      	sub	sp, #56	; 0x38
 8004194:	af00      	add	r7, sp, #0
	myprintf("\r\n~ SD card initialisation ~\r\n\r\n");
 8004196:	4843      	ldr	r0, [pc, #268]	; (80042a4 <SD_Control_Init+0x114>)
 8004198:	f7ff ffd4 	bl	8004144 <myprintf>

	//Open the file system
	fres = f_mount(&FatFs, "", 1); //1=mount now
 800419c:	2201      	movs	r2, #1
 800419e:	4942      	ldr	r1, [pc, #264]	; (80042a8 <SD_Control_Init+0x118>)
 80041a0:	4842      	ldr	r0, [pc, #264]	; (80042ac <SD_Control_Init+0x11c>)
 80041a2:	f7fe fc77 	bl	8002a94 <f_mount>
 80041a6:	4603      	mov	r3, r0
 80041a8:	461a      	mov	r2, r3
 80041aa:	4b41      	ldr	r3, [pc, #260]	; (80042b0 <SD_Control_Init+0x120>)
 80041ac:	701a      	strb	r2, [r3, #0]

	if (fres != FR_OK)
 80041ae:	4b40      	ldr	r3, [pc, #256]	; (80042b0 <SD_Control_Init+0x120>)
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d005      	beq.n	80041c2 <SD_Control_Init+0x32>
	{
		myprintf("f_mount error (%i)\r\n", fres);
 80041b6:	4b3e      	ldr	r3, [pc, #248]	; (80042b0 <SD_Control_Init+0x120>)
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	4619      	mov	r1, r3
 80041bc:	483d      	ldr	r0, [pc, #244]	; (80042b4 <SD_Control_Init+0x124>)
 80041be:	f7ff ffc1 	bl	8004144 <myprintf>
	//Let's get some statistics from the SD card
	DWORD free_clusters, free_sectors, total_sectors;

	FATFS* getFreeFs;

	fres = f_getfree("", &free_clusters, &getFreeFs);
 80041c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80041c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80041ca:	4619      	mov	r1, r3
 80041cc:	4836      	ldr	r0, [pc, #216]	; (80042a8 <SD_Control_Init+0x118>)
 80041ce:	f7ff f882 	bl	80032d6 <f_getfree>
 80041d2:	4603      	mov	r3, r0
 80041d4:	461a      	mov	r2, r3
 80041d6:	4b36      	ldr	r3, [pc, #216]	; (80042b0 <SD_Control_Init+0x120>)
 80041d8:	701a      	strb	r2, [r3, #0]

	if (fres != FR_OK)
 80041da:	4b35      	ldr	r3, [pc, #212]	; (80042b0 <SD_Control_Init+0x120>)
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d006      	beq.n	80041f0 <SD_Control_Init+0x60>
	{
		myprintf("f_getfree error (%i)\r\n", fres);
 80041e2:	4b33      	ldr	r3, [pc, #204]	; (80042b0 <SD_Control_Init+0x120>)
 80041e4:	781b      	ldrb	r3, [r3, #0]
 80041e6:	4619      	mov	r1, r3
 80041e8:	4833      	ldr	r0, [pc, #204]	; (80042b8 <SD_Control_Init+0x128>)
 80041ea:	f7ff ffab 	bl	8004144 <myprintf>
		f_close(&fil);

		//We're done, so de-mount the drive
		//f_mount(NULL, "", 0);
	}
}
 80041ee:	e054      	b.n	800429a <SD_Control_Init+0x10a>
		total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 80041f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	3b02      	subs	r3, #2
 80041f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041f8:	8952      	ldrh	r2, [r2, #10]
 80041fa:	fb02 f303 	mul.w	r3, r2, r3
 80041fe:	637b      	str	r3, [r7, #52]	; 0x34
		free_sectors = free_clusters * getFreeFs->csize;
 8004200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004202:	895b      	ldrh	r3, [r3, #10]
 8004204:	461a      	mov	r2, r3
 8004206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004208:	fb02 f303 	mul.w	r3, r2, r3
 800420c:	633b      	str	r3, [r7, #48]	; 0x30
		myprintf("SD card stats:\r\n%10lu KiB total drive space.\r\n%10lu KiB available.\r\n", total_sectors / 2, free_sectors / 2);
 800420e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004210:	0859      	lsrs	r1, r3, #1
 8004212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004214:	085b      	lsrs	r3, r3, #1
 8004216:	461a      	mov	r2, r3
 8004218:	4828      	ldr	r0, [pc, #160]	; (80042bc <SD_Control_Init+0x12c>)
 800421a:	f7ff ff93 	bl	8004144 <myprintf>
		fres = f_open(&fil, "Log.txt", FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 800421e:	221a      	movs	r2, #26
 8004220:	4927      	ldr	r1, [pc, #156]	; (80042c0 <SD_Control_Init+0x130>)
 8004222:	4828      	ldr	r0, [pc, #160]	; (80042c4 <SD_Control_Init+0x134>)
 8004224:	f7fe fc7c 	bl	8002b20 <f_open>
 8004228:	4603      	mov	r3, r0
 800422a:	461a      	mov	r2, r3
 800422c:	4b20      	ldr	r3, [pc, #128]	; (80042b0 <SD_Control_Init+0x120>)
 800422e:	701a      	strb	r2, [r3, #0]
		if(fres == FR_OK)
 8004230:	4b1f      	ldr	r3, [pc, #124]	; (80042b0 <SD_Control_Init+0x120>)
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d103      	bne.n	8004240 <SD_Control_Init+0xb0>
			myprintf("I was able to open 'Log.txt' for writing\r\n");
 8004238:	4823      	ldr	r0, [pc, #140]	; (80042c8 <SD_Control_Init+0x138>)
 800423a:	f7ff ff83 	bl	8004144 <myprintf>
 800423e:	e005      	b.n	800424c <SD_Control_Init+0xbc>
			myprintf("f_open error (%i)\r\n", fres);
 8004240:	4b1b      	ldr	r3, [pc, #108]	; (80042b0 <SD_Control_Init+0x120>)
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	4619      	mov	r1, r3
 8004246:	4821      	ldr	r0, [pc, #132]	; (80042cc <SD_Control_Init+0x13c>)
 8004248:	f7ff ff7c 	bl	8004144 <myprintf>
		char buff[] = {"Time, Date, Temperature, Humidity"};
 800424c:	4b20      	ldr	r3, [pc, #128]	; (80042d0 <SD_Control_Init+0x140>)
 800424e:	463c      	mov	r4, r7
 8004250:	461d      	mov	r5, r3
 8004252:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004254:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004256:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004258:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800425a:	682b      	ldr	r3, [r5, #0]
 800425c:	8023      	strh	r3, [r4, #0]
		fres = f_write(&fil, buff, sizeof(buff), &bytesWrote);
 800425e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004262:	4639      	mov	r1, r7
 8004264:	2222      	movs	r2, #34	; 0x22
 8004266:	4817      	ldr	r0, [pc, #92]	; (80042c4 <SD_Control_Init+0x134>)
 8004268:	f7fe fe18 	bl	8002e9c <f_write>
 800426c:	4603      	mov	r3, r0
 800426e:	461a      	mov	r2, r3
 8004270:	4b0f      	ldr	r3, [pc, #60]	; (80042b0 <SD_Control_Init+0x120>)
 8004272:	701a      	strb	r2, [r3, #0]
		if(fres == FR_OK)
 8004274:	4b0e      	ldr	r3, [pc, #56]	; (80042b0 <SD_Control_Init+0x120>)
 8004276:	781b      	ldrb	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d105      	bne.n	8004288 <SD_Control_Init+0xf8>
			myprintf("Wrote %i bytes to 'Log.txt'!\r\n", bytesWrote);
 800427c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427e:	4619      	mov	r1, r3
 8004280:	4814      	ldr	r0, [pc, #80]	; (80042d4 <SD_Control_Init+0x144>)
 8004282:	f7ff ff5f 	bl	8004144 <myprintf>
 8004286:	e005      	b.n	8004294 <SD_Control_Init+0x104>
			myprintf("f_write error (%i)\r\n", fres);
 8004288:	4b09      	ldr	r3, [pc, #36]	; (80042b0 <SD_Control_Init+0x120>)
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	4619      	mov	r1, r3
 800428e:	4812      	ldr	r0, [pc, #72]	; (80042d8 <SD_Control_Init+0x148>)
 8004290:	f7ff ff58 	bl	8004144 <myprintf>
		f_close(&fil);
 8004294:	480b      	ldr	r0, [pc, #44]	; (80042c4 <SD_Control_Init+0x134>)
 8004296:	f7fe fff4 	bl	8003282 <f_close>
}
 800429a:	bf00      	nop
 800429c:	3738      	adds	r7, #56	; 0x38
 800429e:	46bd      	mov	sp, r7
 80042a0:	bdb0      	pop	{r4, r5, r7, pc}
 80042a2:	bf00      	nop
 80042a4:	0800beac 	.word	0x0800beac
 80042a8:	0800bed0 	.word	0x0800bed0
 80042ac:	20000534 	.word	0x20000534
 80042b0:	20000994 	.word	0x20000994
 80042b4:	0800bed4 	.word	0x0800bed4
 80042b8:	0800beec 	.word	0x0800beec
 80042bc:	0800bf04 	.word	0x0800bf04
 80042c0:	0800bf4c 	.word	0x0800bf4c
 80042c4:	20000764 	.word	0x20000764
 80042c8:	0800bf54 	.word	0x0800bf54
 80042cc:	0800bf80 	.word	0x0800bf80
 80042d0:	0800bfcc 	.word	0x0800bfcc
 80042d4:	0800bf94 	.word	0x0800bf94
 80042d8:	0800bfb4 	.word	0x0800bfb4

080042dc <SD_Control_Write>:

void SD_Control_Write(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
	/* Write all variables to file */

	fres = f_open(&fil, "Log.txt", FA_WRITE | FA_OPEN_APPEND);
 80042e2:	2232      	movs	r2, #50	; 0x32
 80042e4:	496d      	ldr	r1, [pc, #436]	; (800449c <SD_Control_Write+0x1c0>)
 80042e6:	486e      	ldr	r0, [pc, #440]	; (80044a0 <SD_Control_Write+0x1c4>)
 80042e8:	f7fe fc1a 	bl	8002b20 <f_open>
 80042ec:	4603      	mov	r3, r0
 80042ee:	461a      	mov	r2, r3
 80042f0:	4b6c      	ldr	r3, [pc, #432]	; (80044a4 <SD_Control_Write+0x1c8>)
 80042f2:	701a      	strb	r2, [r3, #0]

	char buff[3];
	unsigned char characterASCII[] = {":., \n, \r, "};
 80042f4:	4a6c      	ldr	r2, [pc, #432]	; (80044a8 <SD_Control_Write+0x1cc>)
 80042f6:	463b      	mov	r3, r7
 80042f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80042fa:	c303      	stmia	r3!, {r0, r1}
 80042fc:	801a      	strh	r2, [r3, #0]
 80042fe:	3302      	adds	r3, #2
 8004300:	0c12      	lsrs	r2, r2, #16
 8004302:	701a      	strb	r2, [r3, #0]

	fres = f_putc(characterASCII[4], &fil);
 8004304:	793b      	ldrb	r3, [r7, #4]
 8004306:	4966      	ldr	r1, [pc, #408]	; (80044a0 <SD_Control_Write+0x1c4>)
 8004308:	4618      	mov	r0, r3
 800430a:	f7ff f90f 	bl	800352c <f_putc>
 800430e:	4603      	mov	r3, r0
 8004310:	b2da      	uxtb	r2, r3
 8004312:	4b64      	ldr	r3, [pc, #400]	; (80044a4 <SD_Control_Write+0x1c8>)
 8004314:	701a      	strb	r2, [r3, #0]

	itoa(systemVariables.timeHours, buff, 10);
 8004316:	4b65      	ldr	r3, [pc, #404]	; (80044ac <SD_Control_Write+0x1d0>)
 8004318:	795b      	ldrb	r3, [r3, #5]
 800431a:	4618      	mov	r0, r3
 800431c:	f107 030c 	add.w	r3, r7, #12
 8004320:	220a      	movs	r2, #10
 8004322:	4619      	mov	r1, r3
 8004324:	f007 f8be 	bl	800b4a4 <itoa>
	fres = f_puts(buff, &fil);
 8004328:	f107 030c 	add.w	r3, r7, #12
 800432c:	495c      	ldr	r1, [pc, #368]	; (80044a0 <SD_Control_Write+0x1c4>)
 800432e:	4618      	mov	r0, r3
 8004330:	f7ff f919 	bl	8003566 <f_puts>
 8004334:	4603      	mov	r3, r0
 8004336:	b2da      	uxtb	r2, r3
 8004338:	4b5a      	ldr	r3, [pc, #360]	; (80044a4 <SD_Control_Write+0x1c8>)
 800433a:	701a      	strb	r2, [r3, #0]

	fres = f_putc(characterASCII[0], &fil);
 800433c:	783b      	ldrb	r3, [r7, #0]
 800433e:	4958      	ldr	r1, [pc, #352]	; (80044a0 <SD_Control_Write+0x1c4>)
 8004340:	4618      	mov	r0, r3
 8004342:	f7ff f8f3 	bl	800352c <f_putc>
 8004346:	4603      	mov	r3, r0
 8004348:	b2da      	uxtb	r2, r3
 800434a:	4b56      	ldr	r3, [pc, #344]	; (80044a4 <SD_Control_Write+0x1c8>)
 800434c:	701a      	strb	r2, [r3, #0]

	itoa(systemVariables.timeMinutes, buff, 10);
 800434e:	4b57      	ldr	r3, [pc, #348]	; (80044ac <SD_Control_Write+0x1d0>)
 8004350:	799b      	ldrb	r3, [r3, #6]
 8004352:	4618      	mov	r0, r3
 8004354:	f107 030c 	add.w	r3, r7, #12
 8004358:	220a      	movs	r2, #10
 800435a:	4619      	mov	r1, r3
 800435c:	f007 f8a2 	bl	800b4a4 <itoa>
	fres = f_puts(buff, &fil);
 8004360:	f107 030c 	add.w	r3, r7, #12
 8004364:	494e      	ldr	r1, [pc, #312]	; (80044a0 <SD_Control_Write+0x1c4>)
 8004366:	4618      	mov	r0, r3
 8004368:	f7ff f8fd 	bl	8003566 <f_puts>
 800436c:	4603      	mov	r3, r0
 800436e:	b2da      	uxtb	r2, r3
 8004370:	4b4c      	ldr	r3, [pc, #304]	; (80044a4 <SD_Control_Write+0x1c8>)
 8004372:	701a      	strb	r2, [r3, #0]

	/* Comma */
	fres = f_putc(characterASCII[2], &fil);
 8004374:	78bb      	ldrb	r3, [r7, #2]
 8004376:	494a      	ldr	r1, [pc, #296]	; (80044a0 <SD_Control_Write+0x1c4>)
 8004378:	4618      	mov	r0, r3
 800437a:	f7ff f8d7 	bl	800352c <f_putc>
 800437e:	4603      	mov	r3, r0
 8004380:	b2da      	uxtb	r2, r3
 8004382:	4b48      	ldr	r3, [pc, #288]	; (80044a4 <SD_Control_Write+0x1c8>)
 8004384:	701a      	strb	r2, [r3, #0]

	itoa(systemVariables.dateDate, buff, 10);
 8004386:	4b49      	ldr	r3, [pc, #292]	; (80044ac <SD_Control_Write+0x1d0>)
 8004388:	7a5b      	ldrb	r3, [r3, #9]
 800438a:	4618      	mov	r0, r3
 800438c:	f107 030c 	add.w	r3, r7, #12
 8004390:	220a      	movs	r2, #10
 8004392:	4619      	mov	r1, r3
 8004394:	f007 f886 	bl	800b4a4 <itoa>
	fres = f_puts(buff, &fil);
 8004398:	f107 030c 	add.w	r3, r7, #12
 800439c:	4940      	ldr	r1, [pc, #256]	; (80044a0 <SD_Control_Write+0x1c4>)
 800439e:	4618      	mov	r0, r3
 80043a0:	f7ff f8e1 	bl	8003566 <f_puts>
 80043a4:	4603      	mov	r3, r0
 80043a6:	b2da      	uxtb	r2, r3
 80043a8:	4b3e      	ldr	r3, [pc, #248]	; (80044a4 <SD_Control_Write+0x1c8>)
 80043aa:	701a      	strb	r2, [r3, #0]

	fres = f_putc(characterASCII[1], &fil);
 80043ac:	787b      	ldrb	r3, [r7, #1]
 80043ae:	493c      	ldr	r1, [pc, #240]	; (80044a0 <SD_Control_Write+0x1c4>)
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7ff f8bb 	bl	800352c <f_putc>
 80043b6:	4603      	mov	r3, r0
 80043b8:	b2da      	uxtb	r2, r3
 80043ba:	4b3a      	ldr	r3, [pc, #232]	; (80044a4 <SD_Control_Write+0x1c8>)
 80043bc:	701a      	strb	r2, [r3, #0]

	itoa(systemVariables.dateMonth, buff, 10);
 80043be:	4b3b      	ldr	r3, [pc, #236]	; (80044ac <SD_Control_Write+0x1d0>)
 80043c0:	7a9b      	ldrb	r3, [r3, #10]
 80043c2:	4618      	mov	r0, r3
 80043c4:	f107 030c 	add.w	r3, r7, #12
 80043c8:	220a      	movs	r2, #10
 80043ca:	4619      	mov	r1, r3
 80043cc:	f007 f86a 	bl	800b4a4 <itoa>
	fres = f_puts(buff, &fil);
 80043d0:	f107 030c 	add.w	r3, r7, #12
 80043d4:	4932      	ldr	r1, [pc, #200]	; (80044a0 <SD_Control_Write+0x1c4>)
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7ff f8c5 	bl	8003566 <f_puts>
 80043dc:	4603      	mov	r3, r0
 80043de:	b2da      	uxtb	r2, r3
 80043e0:	4b30      	ldr	r3, [pc, #192]	; (80044a4 <SD_Control_Write+0x1c8>)
 80043e2:	701a      	strb	r2, [r3, #0]

	fres = f_putc(characterASCII[1], &fil);
 80043e4:	787b      	ldrb	r3, [r7, #1]
 80043e6:	492e      	ldr	r1, [pc, #184]	; (80044a0 <SD_Control_Write+0x1c4>)
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7ff f89f 	bl	800352c <f_putc>
 80043ee:	4603      	mov	r3, r0
 80043f0:	b2da      	uxtb	r2, r3
 80043f2:	4b2c      	ldr	r3, [pc, #176]	; (80044a4 <SD_Control_Write+0x1c8>)
 80043f4:	701a      	strb	r2, [r3, #0]

	itoa(systemVariables.dateYear, buff, 10);
 80043f6:	4b2d      	ldr	r3, [pc, #180]	; (80044ac <SD_Control_Write+0x1d0>)
 80043f8:	7adb      	ldrb	r3, [r3, #11]
 80043fa:	4618      	mov	r0, r3
 80043fc:	f107 030c 	add.w	r3, r7, #12
 8004400:	220a      	movs	r2, #10
 8004402:	4619      	mov	r1, r3
 8004404:	f007 f84e 	bl	800b4a4 <itoa>
	fres = f_puts(buff, &fil);
 8004408:	f107 030c 	add.w	r3, r7, #12
 800440c:	4924      	ldr	r1, [pc, #144]	; (80044a0 <SD_Control_Write+0x1c4>)
 800440e:	4618      	mov	r0, r3
 8004410:	f7ff f8a9 	bl	8003566 <f_puts>
 8004414:	4603      	mov	r3, r0
 8004416:	b2da      	uxtb	r2, r3
 8004418:	4b22      	ldr	r3, [pc, #136]	; (80044a4 <SD_Control_Write+0x1c8>)
 800441a:	701a      	strb	r2, [r3, #0]

	/* Comma */
	fres = f_putc(characterASCII[2], &fil);
 800441c:	78bb      	ldrb	r3, [r7, #2]
 800441e:	4920      	ldr	r1, [pc, #128]	; (80044a0 <SD_Control_Write+0x1c4>)
 8004420:	4618      	mov	r0, r3
 8004422:	f7ff f883 	bl	800352c <f_putc>
 8004426:	4603      	mov	r3, r0
 8004428:	b2da      	uxtb	r2, r3
 800442a:	4b1e      	ldr	r3, [pc, #120]	; (80044a4 <SD_Control_Write+0x1c8>)
 800442c:	701a      	strb	r2, [r3, #0]

	itoa(systemVariables.temperature_int, buff, 10);
 800442e:	4b1f      	ldr	r3, [pc, #124]	; (80044ac <SD_Control_Write+0x1d0>)
 8004430:	785b      	ldrb	r3, [r3, #1]
 8004432:	4618      	mov	r0, r3
 8004434:	f107 030c 	add.w	r3, r7, #12
 8004438:	220a      	movs	r2, #10
 800443a:	4619      	mov	r1, r3
 800443c:	f007 f832 	bl	800b4a4 <itoa>
	fres = f_puts(buff, &fil);
 8004440:	f107 030c 	add.w	r3, r7, #12
 8004444:	4916      	ldr	r1, [pc, #88]	; (80044a0 <SD_Control_Write+0x1c4>)
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff f88d 	bl	8003566 <f_puts>
 800444c:	4603      	mov	r3, r0
 800444e:	b2da      	uxtb	r2, r3
 8004450:	4b14      	ldr	r3, [pc, #80]	; (80044a4 <SD_Control_Write+0x1c8>)
 8004452:	701a      	strb	r2, [r3, #0]

	/* Comma */
	fres = f_putc(characterASCII[2], &fil);
 8004454:	78bb      	ldrb	r3, [r7, #2]
 8004456:	4912      	ldr	r1, [pc, #72]	; (80044a0 <SD_Control_Write+0x1c4>)
 8004458:	4618      	mov	r0, r3
 800445a:	f7ff f867 	bl	800352c <f_putc>
 800445e:	4603      	mov	r3, r0
 8004460:	b2da      	uxtb	r2, r3
 8004462:	4b10      	ldr	r3, [pc, #64]	; (80044a4 <SD_Control_Write+0x1c8>)
 8004464:	701a      	strb	r2, [r3, #0]

	itoa(systemVariables.humidity_int, buff, 10);
 8004466:	4b11      	ldr	r3, [pc, #68]	; (80044ac <SD_Control_Write+0x1d0>)
 8004468:	78db      	ldrb	r3, [r3, #3]
 800446a:	4618      	mov	r0, r3
 800446c:	f107 030c 	add.w	r3, r7, #12
 8004470:	220a      	movs	r2, #10
 8004472:	4619      	mov	r1, r3
 8004474:	f007 f816 	bl	800b4a4 <itoa>
	fres = f_puts(buff, &fil);
 8004478:	f107 030c 	add.w	r3, r7, #12
 800447c:	4908      	ldr	r1, [pc, #32]	; (80044a0 <SD_Control_Write+0x1c4>)
 800447e:	4618      	mov	r0, r3
 8004480:	f7ff f871 	bl	8003566 <f_puts>
 8004484:	4603      	mov	r3, r0
 8004486:	b2da      	uxtb	r2, r3
 8004488:	4b06      	ldr	r3, [pc, #24]	; (80044a4 <SD_Control_Write+0x1c8>)
 800448a:	701a      	strb	r2, [r3, #0]

	f_close(&fil);
 800448c:	4804      	ldr	r0, [pc, #16]	; (80044a0 <SD_Control_Write+0x1c4>)
 800448e:	f7fe fef8 	bl	8003282 <f_close>
}
 8004492:	bf00      	nop
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	0800bf4c 	.word	0x0800bf4c
 80044a0:	20000764 	.word	0x20000764
 80044a4:	20000994 	.word	0x20000994
 80044a8:	0800bff0 	.word	0x0800bff0
 80044ac:	20000ea4 	.word	0x20000ea4

080044b0 <TempHumid_Init>:
  * @param None
  * @retval None
  */

void TempHumid_Init(void)
{
 80044b0:	b480      	push	{r7}
 80044b2:	af00      	add	r7, sp, #0
	/* Set used variables to default values.*/

	statusMessage 	= DHT11_INIT_READ;
 80044b4:	4b13      	ldr	r3, [pc, #76]	; (8004504 <TempHumid_Init+0x54>)
 80044b6:	2201      	movs	r2, #1
 80044b8:	701a      	strb	r2, [r3, #0]
	errorMessage	= DHT11_NOT_STARTED;
 80044ba:	4b13      	ldr	r3, [pc, #76]	; (8004508 <TempHumid_Init+0x58>)
 80044bc:	2200      	movs	r2, #0
 80044be:	701a      	strb	r2, [r3, #0]

	tempHumidDataValidFlag = 0;
 80044c0:	4b12      	ldr	r3, [pc, #72]	; (800450c <TempHumid_Init+0x5c>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	701a      	strb	r2, [r3, #0]
	flags.tempHumidICCompleteFlag = 0;
 80044c6:	4a12      	ldr	r2, [pc, #72]	; (8004510 <TempHumid_Init+0x60>)
 80044c8:	7813      	ldrb	r3, [r2, #0]
 80044ca:	f36f 0383 	bfc	r3, #2, #2
 80044ce:	7013      	strb	r3, [r2, #0]
	dataCount = 0;
 80044d0:	4b10      	ldr	r3, [pc, #64]	; (8004514 <TempHumid_Init+0x64>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	701a      	strb	r2, [r3, #0]
	icTimeOutValue = 0;
 80044d6:	4b10      	ldr	r3, [pc, #64]	; (8004518 <TempHumid_Init+0x68>)
 80044d8:	2200      	movs	r2, #0
 80044da:	801a      	strh	r2, [r3, #0]

	systemVariables.humidity_int 		= 0;
 80044dc:	4b0f      	ldr	r3, [pc, #60]	; (800451c <TempHumid_Init+0x6c>)
 80044de:	2200      	movs	r2, #0
 80044e0:	70da      	strb	r2, [r3, #3]
	systemVariables.humidity_frac 		= 0;
 80044e2:	4b0e      	ldr	r3, [pc, #56]	; (800451c <TempHumid_Init+0x6c>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	711a      	strb	r2, [r3, #4]
	systemVariables.temperature_int 	= 0;
 80044e8:	4b0c      	ldr	r3, [pc, #48]	; (800451c <TempHumid_Init+0x6c>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	705a      	strb	r2, [r3, #1]
	systemVariables.temperature_frac 	= 0;
 80044ee:	4b0b      	ldr	r3, [pc, #44]	; (800451c <TempHumid_Init+0x6c>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	709a      	strb	r2, [r3, #2]


	tempHumidityCheckSum = 0;
 80044f4:	4b0a      	ldr	r3, [pc, #40]	; (8004520 <TempHumid_Init+0x70>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	701a      	strb	r2, [r3, #0]
}
 80044fa:	bf00      	nop
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bc80      	pop	{r7}
 8004500:	4770      	bx	lr
 8004502:	bf00      	nop
 8004504:	200000fa 	.word	0x200000fa
 8004508:	20000a99 	.word	0x20000a99
 800450c:	20000aa0 	.word	0x20000aa0
 8004510:	20000ea0 	.word	0x20000ea0
 8004514:	20000a9a 	.word	0x20000a9a
 8004518:	20000a9e 	.word	0x20000a9e
 800451c:	20000ea4 	.word	0x20000ea4
 8004520:	20000aa1 	.word	0x20000aa1

08004524 <TempHumid_Read>:
  * @param None
  * @retval None
  */

int TempHumid_Read(uint8_t sensorNumber)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b082      	sub	sp, #8
 8004528:	af00      	add	r7, sp, #0
 800452a:	4603      	mov	r3, r0
 800452c:	71fb      	strb	r3, [r7, #7]
	/* Check state of read */
	switch(readSequenceStatus)
 800452e:	4b58      	ldr	r3, [pc, #352]	; (8004690 <TempHumid_Read+0x16c>)
 8004530:	781b      	ldrb	r3, [r3, #0]
 8004532:	2b05      	cmp	r3, #5
 8004534:	d04e      	beq.n	80045d4 <TempHumid_Read+0xb0>
 8004536:	2b05      	cmp	r3, #5
 8004538:	f300 80a4 	bgt.w	8004684 <TempHumid_Read+0x160>
 800453c:	2b00      	cmp	r3, #0
 800453e:	d002      	beq.n	8004546 <TempHumid_Read+0x22>
 8004540:	2b01      	cmp	r3, #1
 8004542:	d016      	beq.n	8004572 <TempHumid_Read+0x4e>
 8004544:	e09e      	b.n	8004684 <TempHumid_Read+0x160>
	{
		case DHT11_NOT_STARTED:

			/* Start data read sequence */
			TempHumid_Init();
 8004546:	f7ff ffb3 	bl	80044b0 <TempHumid_Init>

			tempHumid_StartDataReadSequence(sensorNumber);
 800454a:	79fb      	ldrb	r3, [r7, #7]
 800454c:	4618      	mov	r0, r3
 800454e:	f000 f8ad 	bl	80046ac <tempHumid_StartDataReadSequence>

			tempHumidity_Timer_Start(DHT11_START_COMM_TIME, sensorNumber);
 8004552:	79fb      	ldrb	r3, [r7, #7]
 8004554:	4619      	mov	r1, r3
 8004556:	f644 6020 	movw	r0, #20000	; 0x4e20
 800455a:	f000 fcbd 	bl	8004ed8 <tempHumidity_Timer_Start>

			readSequenceStatus = DHT11_INIT_READ;
 800455e:	4b4c      	ldr	r3, [pc, #304]	; (8004690 <TempHumid_Read+0x16c>)
 8004560:	2201      	movs	r2, #1
 8004562:	701a      	strb	r2, [r3, #0]

			systicCounter = HAL_GetTick();
 8004564:	f001 fb34 	bl	8005bd0 <HAL_GetTick>
 8004568:	4603      	mov	r3, r0
 800456a:	b29a      	uxth	r2, r3
 800456c:	4b49      	ldr	r3, [pc, #292]	; (8004694 <TempHumid_Read+0x170>)
 800456e:	801a      	strh	r2, [r3, #0]

			break;
 8004570:	e088      	b.n	8004684 <TempHumid_Read+0x160>

		case DHT11_INIT_READ:

			/* Use systic to figure out if response took too long */
			icTimeOutValue = HAL_GetTick() - systicCounter;
 8004572:	f001 fb2d 	bl	8005bd0 <HAL_GetTick>
 8004576:	4603      	mov	r3, r0
 8004578:	b29a      	uxth	r2, r3
 800457a:	4b46      	ldr	r3, [pc, #280]	; (8004694 <TempHumid_Read+0x170>)
 800457c:	881b      	ldrh	r3, [r3, #0]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	b29a      	uxth	r2, r3
 8004582:	4b45      	ldr	r3, [pc, #276]	; (8004698 <TempHumid_Read+0x174>)
 8004584:	801a      	strh	r2, [r3, #0]

			/* If last read yielded valid data */
			if(flags.tempHumidICCompleteFlag)
 8004586:	4b45      	ldr	r3, [pc, #276]	; (800469c <TempHumid_Read+0x178>)
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	f003 030c 	and.w	r3, r3, #12
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00a      	beq.n	80045aa <TempHumid_Read+0x86>
			{
				tempHumidity_ConvertRawData(sensorNumber);
 8004594:	79fb      	ldrb	r3, [r7, #7]
 8004596:	4618      	mov	r0, r3
 8004598:	f000 f8d2 	bl	8004740 <tempHumidity_ConvertRawData>
				tempHumid_ConvertDataToIntegers(sensorNumber);
 800459c:	79fb      	ldrb	r3, [r7, #7]
 800459e:	4618      	mov	r0, r3
 80045a0:	f000 f968 	bl	8004874 <tempHumid_ConvertDataToIntegers>
				readSequenceStatus = DHT11_READ_DATA;
 80045a4:	4b3a      	ldr	r3, [pc, #232]	; (8004690 <TempHumid_Read+0x16c>)
 80045a6:	2205      	movs	r2, #5
 80045a8:	701a      	strb	r2, [r3, #0]
			}

			if(icTimeOutValue >  DHT11_WAIT_FOR_RESPONSE_TIME)
 80045aa:	4b3b      	ldr	r3, [pc, #236]	; (8004698 <TempHumid_Read+0x174>)
 80045ac:	881b      	ldrh	r3, [r3, #0]
 80045ae:	2b1e      	cmp	r3, #30
 80045b0:	d967      	bls.n	8004682 <TempHumid_Read+0x15e>
			{
				tempHumidPrintErrorMessage(DHT11_WAIT_FOR_ACK_ERROR, sensorNumber);
 80045b2:	79fb      	ldrb	r3, [r7, #7]
 80045b4:	4619      	mov	r1, r3
 80045b6:	2001      	movs	r0, #1
 80045b8:	f000 fc3c 	bl	8004e34 <tempHumidPrintErrorMessage>
				tempHumidity_EndTimers();
 80045bc:	f000 fd3a 	bl	8005034 <tempHumidity_EndTimers>
				readSequenceStatus = DHT11_NOT_STARTED;
 80045c0:	4b33      	ldr	r3, [pc, #204]	; (8004690 <TempHumid_Read+0x16c>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	701a      	strb	r2, [r3, #0]
				flags.tempHumidDataReadyFlag = 2;
 80045c6:	4a35      	ldr	r2, [pc, #212]	; (800469c <TempHumid_Read+0x178>)
 80045c8:	7813      	ldrb	r3, [r2, #0]
 80045ca:	2102      	movs	r1, #2
 80045cc:	f361 0301 	bfi	r3, r1, #0, #2
 80045d0:	7013      	strb	r3, [r2, #0]
			}

			break;
 80045d2:	e056      	b.n	8004682 <TempHumid_Read+0x15e>

		case DHT11_READ_DATA:

			/* Validate checksum */
			if(tempHumidity_CheckSum_Validate(sensorNumber))
 80045d4:	79fb      	ldrb	r3, [r7, #7]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f000 fb9a 	bl	8004d10 <tempHumidity_CheckSum_Validate>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d045      	beq.n	800466e <TempHumid_Read+0x14a>
			{
				if(sensorNumber == DHT11_SENSOR_1)
 80045e2:	79fb      	ldrb	r3, [r7, #7]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10a      	bne.n	80045fe <TempHumid_Read+0xda>
				{
					#ifdef debug
						/* Print the data we have */
						tempHumidity_Printout(sensorNumber);
 80045e8:	79fb      	ldrb	r3, [r7, #7]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f000 fa22 	bl	8004a34 <tempHumidity_Printout>
					#endif

						sensorValidValueCount++;
 80045f0:	4b2b      	ldr	r3, [pc, #172]	; (80046a0 <TempHumid_Read+0x17c>)
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	3301      	adds	r3, #1
 80045f6:	b2da      	uxtb	r2, r3
 80045f8:	4b29      	ldr	r3, [pc, #164]	; (80046a0 <TempHumid_Read+0x17c>)
 80045fa:	701a      	strb	r2, [r3, #0]
 80045fc:	e037      	b.n	800466e <TempHumid_Read+0x14a>

				}
				else if(sensorNumber == DHT11_SENSOR_2)
 80045fe:	79fb      	ldrb	r3, [r7, #7]
 8004600:	2b04      	cmp	r3, #4
 8004602:	d134      	bne.n	800466e <TempHumid_Read+0x14a>
				{
					#ifdef debug
						/* Print the data we have */
						tempHumidity_Printout(sensorNumber);
 8004604:	79fb      	ldrb	r3, [r7, #7]
 8004606:	4618      	mov	r0, r3
 8004608:	f000 fa14 	bl	8004a34 <tempHumidity_Printout>
					#endif

						sensorValidValueCount++;
 800460c:	4b24      	ldr	r3, [pc, #144]	; (80046a0 <TempHumid_Read+0x17c>)
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	3301      	adds	r3, #1
 8004612:	b2da      	uxtb	r2, r3
 8004614:	4b22      	ldr	r3, [pc, #136]	; (80046a0 <TempHumid_Read+0x17c>)
 8004616:	701a      	strb	r2, [r3, #0]

					if(sensorValidValueCount == DHT11_NUMBER_OF_SENSORS)
 8004618:	4b21      	ldr	r3, [pc, #132]	; (80046a0 <TempHumid_Read+0x17c>)
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	2b02      	cmp	r3, #2
 800461e:	d117      	bne.n	8004650 <TempHumid_Read+0x12c>
					{
						tempHumidity_Average(sensorNumber);
 8004620:	79fb      	ldrb	r3, [r7, #7]
 8004622:	4618      	mov	r0, r3
 8004624:	f000 fbd0 	bl	8004dc8 <tempHumidity_Average>
						systemVariables.humidity_int = TempHumidityDataAverage[0];
 8004628:	4b1e      	ldr	r3, [pc, #120]	; (80046a4 <TempHumid_Read+0x180>)
 800462a:	781a      	ldrb	r2, [r3, #0]
 800462c:	4b1e      	ldr	r3, [pc, #120]	; (80046a8 <TempHumid_Read+0x184>)
 800462e:	70da      	strb	r2, [r3, #3]
						systemVariables.humidity_frac = TempHumidityDataAverage[1];
 8004630:	4b1c      	ldr	r3, [pc, #112]	; (80046a4 <TempHumid_Read+0x180>)
 8004632:	785a      	ldrb	r2, [r3, #1]
 8004634:	4b1c      	ldr	r3, [pc, #112]	; (80046a8 <TempHumid_Read+0x184>)
 8004636:	711a      	strb	r2, [r3, #4]
						systemVariables.temperature_int = TempHumidityDataAverage[2];
 8004638:	4b1a      	ldr	r3, [pc, #104]	; (80046a4 <TempHumid_Read+0x180>)
 800463a:	789a      	ldrb	r2, [r3, #2]
 800463c:	4b1a      	ldr	r3, [pc, #104]	; (80046a8 <TempHumid_Read+0x184>)
 800463e:	705a      	strb	r2, [r3, #1]
						systemVariables.temperature_frac = TempHumidityDataAverage[3];
 8004640:	4b18      	ldr	r3, [pc, #96]	; (80046a4 <TempHumid_Read+0x180>)
 8004642:	78da      	ldrb	r2, [r3, #3]
 8004644:	4b18      	ldr	r3, [pc, #96]	; (80046a8 <TempHumid_Read+0x184>)
 8004646:	709a      	strb	r2, [r3, #2]

						#ifdef debug
							/* Print the data we have */
							tempHumidity_Printout(DHT11_PRINT_AVERAGE);
 8004648:	20ff      	movs	r0, #255	; 0xff
 800464a:	f000 f9f3 	bl	8004a34 <tempHumidity_Printout>
 800464e:	e00b      	b.n	8004668 <TempHumid_Read+0x144>

					}
					else
					{

						systemVariables.humidity_int = 0;
 8004650:	4b15      	ldr	r3, [pc, #84]	; (80046a8 <TempHumid_Read+0x184>)
 8004652:	2200      	movs	r2, #0
 8004654:	70da      	strb	r2, [r3, #3]
						systemVariables.humidity_frac = 0;
 8004656:	4b14      	ldr	r3, [pc, #80]	; (80046a8 <TempHumid_Read+0x184>)
 8004658:	2200      	movs	r2, #0
 800465a:	711a      	strb	r2, [r3, #4]
						systemVariables.temperature_int = 0;
 800465c:	4b12      	ldr	r3, [pc, #72]	; (80046a8 <TempHumid_Read+0x184>)
 800465e:	2200      	movs	r2, #0
 8004660:	705a      	strb	r2, [r3, #1]
						systemVariables.temperature_frac = 0;
 8004662:	4b11      	ldr	r3, [pc, #68]	; (80046a8 <TempHumid_Read+0x184>)
 8004664:	2200      	movs	r2, #0
 8004666:	709a      	strb	r2, [r3, #2]
					}

					sensorValidValueCount = 0;
 8004668:	4b0d      	ldr	r3, [pc, #52]	; (80046a0 <TempHumid_Read+0x17c>)
 800466a:	2200      	movs	r2, #0
 800466c:	701a      	strb	r2, [r3, #0]
				}
			}

			flags.tempHumidDataReadyFlag = 1;
 800466e:	4a0b      	ldr	r2, [pc, #44]	; (800469c <TempHumid_Read+0x178>)
 8004670:	7813      	ldrb	r3, [r2, #0]
 8004672:	2101      	movs	r1, #1
 8004674:	f361 0301 	bfi	r3, r1, #0, #2
 8004678:	7013      	strb	r3, [r2, #0]
			readSequenceStatus = DHT11_NOT_STARTED;
 800467a:	4b05      	ldr	r3, [pc, #20]	; (8004690 <TempHumid_Read+0x16c>)
 800467c:	2200      	movs	r2, #0
 800467e:	701a      	strb	r2, [r3, #0]

			break;
 8004680:	e000      	b.n	8004684 <TempHumid_Read+0x160>
			break;
 8004682:	bf00      	nop
	}
	return 0;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3708      	adds	r7, #8
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	20000a98 	.word	0x20000a98
 8004694:	20000a9c 	.word	0x20000a9c
 8004698:	20000a9e 	.word	0x20000a9e
 800469c:	20000ea0 	.word	0x20000ea0
 80046a0:	20000aa2 	.word	0x20000aa2
 80046a4:	20000c9c 	.word	0x20000c9c
 80046a8:	20000ea4 	.word	0x20000ea4

080046ac <tempHumid_StartDataReadSequence>:
  * @param None
  * @retval None
  */

static void tempHumid_StartDataReadSequence(uint8_t sensorNumber)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b08c      	sub	sp, #48	; 0x30
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	4603      	mov	r3, r0
 80046b4:	71fb      	strb	r3, [r7, #7]
	/* Setup of Temperature and Humidity read sequence */

	if(sensorNumber == DHT11_SENSOR_1)
 80046b6:	79fb      	ldrb	r3, [r7, #7]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d11d      	bne.n	80046f8 <tempHumid_StartDataReadSequence+0x4c>
	{
		/*Configure GPIO pin PA11 as output for DHT11 Temperature and Humidity Sensor */
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046bc:	f107 031c 	add.w	r3, r7, #28
 80046c0:	2200      	movs	r2, #0
 80046c2:	601a      	str	r2, [r3, #0]
 80046c4:	605a      	str	r2, [r3, #4]
 80046c6:	609a      	str	r2, [r3, #8]
 80046c8:	60da      	str	r2, [r3, #12]
 80046ca:	611a      	str	r2, [r3, #16]

		GPIO_InitStruct.Pin = TEMPHUMID_1_PIN;
 80046cc:	2301      	movs	r3, #1
 80046ce:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80046d0:	2311      	movs	r3, #17
 80046d2:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 80046d4:	2301      	movs	r3, #1
 80046d6:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80046d8:	2302      	movs	r3, #2
 80046da:	62bb      	str	r3, [r7, #40]	; 0x28
		HAL_GPIO_Init(TEMPHUMID_PORT, &GPIO_InitStruct);
 80046dc:	f107 031c 	add.w	r3, r7, #28
 80046e0:	4619      	mov	r1, r3
 80046e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80046e6:	f001 fbe1 	bl	8005eac <HAL_GPIO_Init>

		/* Setting IO line to output automatically sets pin to 0. */
		/* Set data line to high and start timer for 20ms */
		HAL_GPIO_WritePin(TEMPHUMID_PORT, TEMPHUMID_1_PIN, GPIO_PIN_SET);
 80046ea:	2201      	movs	r2, #1
 80046ec:	2101      	movs	r1, #1
 80046ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80046f2:	f001 fd45 	bl	8006180 <HAL_GPIO_WritePin>
		/* Set data line to high and start timer for 20ms */
		HAL_GPIO_WritePin(TEMPHUMID_PORT, TEMPHUMID_2_PIN, GPIO_PIN_SET);
	}


}
 80046f6:	e01f      	b.n	8004738 <tempHumid_StartDataReadSequence+0x8c>
	else if (sensorNumber == DHT11_SENSOR_2)
 80046f8:	79fb      	ldrb	r3, [r7, #7]
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d11c      	bne.n	8004738 <tempHumid_StartDataReadSequence+0x8c>
		GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046fe:	f107 0308 	add.w	r3, r7, #8
 8004702:	2200      	movs	r2, #0
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	605a      	str	r2, [r3, #4]
 8004708:	609a      	str	r2, [r3, #8]
 800470a:	60da      	str	r2, [r3, #12]
 800470c:	611a      	str	r2, [r3, #16]
		GPIO_InitStruct.Pin = TEMPHUMID_2_PIN;
 800470e:	2302      	movs	r3, #2
 8004710:	60bb      	str	r3, [r7, #8]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004712:	2311      	movs	r3, #17
 8004714:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004716:	2301      	movs	r3, #1
 8004718:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800471a:	2302      	movs	r3, #2
 800471c:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(TEMPHUMID_PORT, &GPIO_InitStruct);
 800471e:	f107 0308 	add.w	r3, r7, #8
 8004722:	4619      	mov	r1, r3
 8004724:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004728:	f001 fbc0 	bl	8005eac <HAL_GPIO_Init>
		HAL_GPIO_WritePin(TEMPHUMID_PORT, TEMPHUMID_2_PIN, GPIO_PIN_SET);
 800472c:	2201      	movs	r2, #1
 800472e:	2102      	movs	r1, #2
 8004730:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004734:	f001 fd24 	bl	8006180 <HAL_GPIO_WritePin>
}
 8004738:	bf00      	nop
 800473a:	3730      	adds	r7, #48	; 0x30
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}

08004740 <tempHumidity_ConvertRawData>:
  * @param sensorNumber
  * @retval None
  */

static void tempHumidity_ConvertRawData(uint8_t sensorNumber)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	4603      	mov	r3, r0
 8004748:	71fb      	strb	r3, [r7, #7]
	/* Convert time values and check if bits are acknowledge or data bits. */
	for(uint8_t i = 0; i < DHT11_EXPECTED_TRANSITIONS; i++)
 800474a:	2300      	movs	r3, #0
 800474c:	73fb      	strb	r3, [r7, #15]
 800474e:	e07e      	b.n	800484e <tempHumidity_ConvertRawData+0x10e>
	{
		/* Calculate input captured time in nano seconds. Each input capture clock tick is approximately 333ns */
		uint32_t temp = ns_CAL_VALUE *  DHT11_DataBufferInputCapture[i];
 8004750:	7bfb      	ldrb	r3, [r7, #15]
 8004752:	4a42      	ldr	r2, [pc, #264]	; (800485c <tempHumidity_ConvertRawData+0x11c>)
 8004754:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004758:	f240 124d 	movw	r2, #333	; 0x14d
 800475c:	fb02 f303 	mul.w	r3, r2, r3
 8004760:	60bb      	str	r3, [r7, #8]

		/* If bit position is lower than 4, check acknowledgement bit */
		if(i < DHT11_DATA_START_BIT_POS)
 8004762:	7bfb      	ldrb	r3, [r7, #15]
 8004764:	2b02      	cmp	r3, #2
 8004766:	d82c      	bhi.n	80047c2 <tempHumidity_ConvertRawData+0x82>
		{

			/* Check if its acknowledgement or data */
			if(i == DHT11_ACK_LOW_POS)
 8004768:	7bfb      	ldrb	r3, [r7, #15]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d112      	bne.n	8004794 <tempHumidity_ConvertRawData+0x54>
			{
				if((temp > DHT11_ACK_LOW_L) && (temp < DHT11_ACK_LOW_H))
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	f64e 2260 	movw	r2, #60000	; 0xea60
 8004774:	4293      	cmp	r3, r2
 8004776:	d90a      	bls.n	800478e <tempHumidity_ConvertRawData+0x4e>
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	4a39      	ldr	r2, [pc, #228]	; (8004860 <tempHumidity_ConvertRawData+0x120>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d806      	bhi.n	800478e <tempHumidity_ConvertRawData+0x4e>
				{
					/* This is a preceding low before valid bit. Do nothing here */
					tempHumidDataValidFlag += 1;
 8004780:	4b38      	ldr	r3, [pc, #224]	; (8004864 <tempHumidity_ConvertRawData+0x124>)
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	3301      	adds	r3, #1
 8004786:	b2da      	uxtb	r2, r3
 8004788:	4b36      	ldr	r3, [pc, #216]	; (8004864 <tempHumidity_ConvertRawData+0x124>)
 800478a:	701a      	strb	r2, [r3, #0]
 800478c:	e002      	b.n	8004794 <tempHumidity_ConvertRawData+0x54>
				}
				else
				{
					/* Acknowledgement LOW bit not valid */
					tempHumidDataValidFlag = 0;
 800478e:	4b35      	ldr	r3, [pc, #212]	; (8004864 <tempHumidity_ConvertRawData+0x124>)
 8004790:	2200      	movs	r2, #0
 8004792:	701a      	strb	r2, [r3, #0]
				}
			}

			/* Check if its acknowledgement or data */
			if(i == DHT11_ACK_HIGH_POS)
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	2b02      	cmp	r3, #2
 8004798:	d156      	bne.n	8004848 <tempHumidity_ConvertRawData+0x108>
			{
				if((temp > DHT11_ACK_HIGH_L) && (temp < DHT11_ACK_HIGH_H))
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f64e 2260 	movw	r2, #60000	; 0xea60
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d90a      	bls.n	80047ba <tempHumidity_ConvertRawData+0x7a>
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	4a2e      	ldr	r2, [pc, #184]	; (8004860 <tempHumidity_ConvertRawData+0x120>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d806      	bhi.n	80047ba <tempHumidity_ConvertRawData+0x7a>
				{
					/* This is a preceding low before valid bit. Do nothing here */
					tempHumidDataValidFlag += 1;
 80047ac:	4b2d      	ldr	r3, [pc, #180]	; (8004864 <tempHumidity_ConvertRawData+0x124>)
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	3301      	adds	r3, #1
 80047b2:	b2da      	uxtb	r2, r3
 80047b4:	4b2b      	ldr	r3, [pc, #172]	; (8004864 <tempHumidity_ConvertRawData+0x124>)
 80047b6:	701a      	strb	r2, [r3, #0]
 80047b8:	e046      	b.n	8004848 <tempHumidity_ConvertRawData+0x108>
				}
				else
				{
					/* Acknowledgement LOW bit not valid */
					tempHumidDataValidFlag = 0;
 80047ba:	4b2a      	ldr	r3, [pc, #168]	; (8004864 <tempHumidity_ConvertRawData+0x124>)
 80047bc:	2200      	movs	r2, #0
 80047be:	701a      	strb	r2, [r3, #0]
 80047c0:	e042      	b.n	8004848 <tempHumidity_ConvertRawData+0x108>
			}
		}
		else
		{
			/* If the acknowledgement bit is valid, check whether data is 1 or 0 */
			if(tempHumidDataValidFlag == 2)
 80047c2:	4b28      	ldr	r3, [pc, #160]	; (8004864 <tempHumidity_ConvertRawData+0x124>)
 80047c4:	781b      	ldrb	r3, [r3, #0]
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d138      	bne.n	800483c <tempHumidity_ConvertRawData+0xfc>
			{
				if((temp > DHT11_PRE_L) && (temp < DHT11_PRE_H))
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	f649 4240 	movw	r2, #40000	; 0x9c40
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d904      	bls.n	80047de <tempHumidity_ConvertRawData+0x9e>
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	f64b 7267 	movw	r2, #48999	; 0xbf67
 80047da:	4293      	cmp	r3, r2
 80047dc:	d934      	bls.n	8004848 <tempHumidity_ConvertRawData+0x108>
				{
					/* This is a preceding low before valid bit. Do nothing here */
				}
				else if((temp > DHT11_DATA_LOW_L) && (temp < DHT11_DATA_LOW_H))
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	f242 7210 	movw	r2, #10000	; 0x2710
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d912      	bls.n	800480e <tempHumidity_ConvertRawData+0xce>
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	f247 522f 	movw	r2, #29999	; 0x752f
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d80d      	bhi.n	800480e <tempHumidity_ConvertRawData+0xce>
				{
					/* Data is a valid LOW */
					TempHumidityDataBuffer_Raw[dataCount] = 0;
 80047f2:	4b1d      	ldr	r3, [pc, #116]	; (8004868 <tempHumidity_ConvertRawData+0x128>)
 80047f4:	781b      	ldrb	r3, [r3, #0]
 80047f6:	4619      	mov	r1, r3
 80047f8:	4b1c      	ldr	r3, [pc, #112]	; (800486c <tempHumidity_ConvertRawData+0x12c>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

					dataCount++;
 8004800:	4b19      	ldr	r3, [pc, #100]	; (8004868 <tempHumidity_ConvertRawData+0x128>)
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	3301      	adds	r3, #1
 8004806:	b2da      	uxtb	r2, r3
 8004808:	4b17      	ldr	r3, [pc, #92]	; (8004868 <tempHumidity_ConvertRawData+0x128>)
 800480a:	701a      	strb	r2, [r3, #0]
 800480c:	e01c      	b.n	8004848 <tempHumidity_ConvertRawData+0x108>
				}
				else if((temp > DHT11_DATA_HIGH_L) && (temp < DHT11_DATA_HIGH_H))
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	f24c 3250 	movw	r2, #50000	; 0xc350
 8004814:	4293      	cmp	r3, r2
 8004816:	d917      	bls.n	8004848 <tempHumidity_ConvertRawData+0x108>
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	4a15      	ldr	r2, [pc, #84]	; (8004870 <tempHumidity_ConvertRawData+0x130>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d813      	bhi.n	8004848 <tempHumidity_ConvertRawData+0x108>
				{
					/* Data is a valid HIGH */
					TempHumidityDataBuffer_Raw[dataCount] = 1;
 8004820:	4b11      	ldr	r3, [pc, #68]	; (8004868 <tempHumidity_ConvertRawData+0x128>)
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	4619      	mov	r1, r3
 8004826:	4b11      	ldr	r3, [pc, #68]	; (800486c <tempHumidity_ConvertRawData+0x12c>)
 8004828:	2201      	movs	r2, #1
 800482a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
					dataCount++;
 800482e:	4b0e      	ldr	r3, [pc, #56]	; (8004868 <tempHumidity_ConvertRawData+0x128>)
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	3301      	adds	r3, #1
 8004834:	b2da      	uxtb	r2, r3
 8004836:	4b0c      	ldr	r3, [pc, #48]	; (8004868 <tempHumidity_ConvertRawData+0x128>)
 8004838:	701a      	strb	r2, [r3, #0]
 800483a:	e005      	b.n	8004848 <tempHumidity_ConvertRawData+0x108>
				}
			}
			else
			{
				#ifdef debug
					tempHumidPrintErrorMessage(DHT11_CHECK_ACK_ERROR, sensorNumber);
 800483c:	79fb      	ldrb	r3, [r7, #7]
 800483e:	4619      	mov	r1, r3
 8004840:	2002      	movs	r0, #2
 8004842:	f000 faf7 	bl	8004e34 <tempHumidPrintErrorMessage>
				#endif
				return;
 8004846:	e006      	b.n	8004856 <tempHumidity_ConvertRawData+0x116>
	for(uint8_t i = 0; i < DHT11_EXPECTED_TRANSITIONS; i++)
 8004848:	7bfb      	ldrb	r3, [r7, #15]
 800484a:	3301      	adds	r3, #1
 800484c:	73fb      	strb	r3, [r7, #15]
 800484e:	7bfb      	ldrb	r3, [r7, #15]
 8004850:	2b52      	cmp	r3, #82	; 0x52
 8004852:	f67f af7d 	bls.w	8004750 <tempHumidity_ConvertRawData+0x10>
			}
		}
	}
}
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	20000aa4 	.word	0x20000aa4
 8004860:	00015f8f 	.word	0x00015f8f
 8004864:	20000aa0 	.word	0x20000aa0
 8004868:	20000a9a 	.word	0x20000a9a
 800486c:	20000bf0 	.word	0x20000bf0
 8004870:	0001387f 	.word	0x0001387f

08004874 <tempHumid_ConvertDataToIntegers>:
  * @brief Convert data to human readable integers
  * @param sensorNumber
  * @retval None
  */
static void tempHumid_ConvertDataToIntegers(uint8_t sensorNumber)
{
 8004874:	b480      	push	{r7}
 8004876:	b085      	sub	sp, #20
 8004878:	af00      	add	r7, sp, #0
 800487a:	4603      	mov	r3, r0
 800487c:	71fb      	strb	r3, [r7, #7]
	uint8_t sensorBufferNumber = 0;
 800487e:	2300      	movs	r3, #0
 8004880:	73fb      	strb	r3, [r7, #15]

	if(sensorNumber == DHT11_SENSOR_1)
 8004882:	79fb      	ldrb	r3, [r7, #7]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d102      	bne.n	800488e <tempHumid_ConvertDataToIntegers+0x1a>
	{
		sensorBufferNumber = 0;
 8004888:	2300      	movs	r3, #0
 800488a:	73fb      	strb	r3, [r7, #15]
 800488c:	e004      	b.n	8004898 <tempHumid_ConvertDataToIntegers+0x24>
	}
	else if(sensorNumber == DHT11_SENSOR_2)
 800488e:	79fb      	ldrb	r3, [r7, #7]
 8004890:	2b04      	cmp	r3, #4
 8004892:	d101      	bne.n	8004898 <tempHumid_ConvertDataToIntegers+0x24>
	{
		sensorBufferNumber = 1;
 8004894:	2301      	movs	r3, #1
 8004896:	73fb      	strb	r3, [r7, #15]
	}

	for(uint8_t j = 0; j < DHT11_STORED_VALUE_NUMBER; j++)
 8004898:	2300      	movs	r3, #0
 800489a:	73bb      	strb	r3, [r7, #14]
 800489c:	e00c      	b.n	80048b8 <tempHumid_ConvertDataToIntegers+0x44>
	{
		TempHumidityDataBuffer[sensorBufferNumber][j] = 0;
 800489e:	7bfa      	ldrb	r2, [r7, #15]
 80048a0:	7bb9      	ldrb	r1, [r7, #14]
 80048a2:	4862      	ldr	r0, [pc, #392]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 80048a4:	4613      	mov	r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	4413      	add	r3, r2
 80048aa:	4403      	add	r3, r0
 80048ac:	440b      	add	r3, r1
 80048ae:	2200      	movs	r2, #0
 80048b0:	701a      	strb	r2, [r3, #0]
	for(uint8_t j = 0; j < DHT11_STORED_VALUE_NUMBER; j++)
 80048b2:	7bbb      	ldrb	r3, [r7, #14]
 80048b4:	3301      	adds	r3, #1
 80048b6:	73bb      	strb	r3, [r7, #14]
 80048b8:	7bbb      	ldrb	r3, [r7, #14]
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d9ef      	bls.n	800489e <tempHumid_ConvertDataToIntegers+0x2a>
	}

	/* Convert into integers */
	for(uint8_t i = 0; i < DHT11_EXPECTED_DATA; i++)
 80048be:	2300      	movs	r3, #0
 80048c0:	737b      	strb	r3, [r7, #13]
 80048c2:	e0a9      	b.n	8004a18 <tempHumid_ConvertDataToIntegers+0x1a4>
	{
		/* Relative Humidity Integral */
		if(i < DHT11_RH_FRACTIONAL_START)
 80048c4:	7b7b      	ldrb	r3, [r7, #13]
 80048c6:	2b07      	cmp	r3, #7
 80048c8:	d81a      	bhi.n	8004900 <tempHumid_ConvertDataToIntegers+0x8c>
		{
			TempHumidityDataBuffer[sensorBufferNumber][0] |= (TempHumidityDataBuffer_Raw[i] << (7-i));
 80048ca:	7bfa      	ldrb	r2, [r7, #15]
 80048cc:	4957      	ldr	r1, [pc, #348]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 80048ce:	4613      	mov	r3, r2
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	4413      	add	r3, r2
 80048d4:	440b      	add	r3, r1
 80048d6:	7819      	ldrb	r1, [r3, #0]
 80048d8:	7b7b      	ldrb	r3, [r7, #13]
 80048da:	4a55      	ldr	r2, [pc, #340]	; (8004a30 <tempHumid_ConvertDataToIntegers+0x1bc>)
 80048dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80048e0:	7b7b      	ldrb	r3, [r7, #13]
 80048e2:	f1c3 0307 	rsb	r3, r3, #7
 80048e6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	7bfa      	ldrb	r2, [r7, #15]
 80048ee:	430b      	orrs	r3, r1
 80048f0:	b2d8      	uxtb	r0, r3
 80048f2:	494e      	ldr	r1, [pc, #312]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 80048f4:	4613      	mov	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	4413      	add	r3, r2
 80048fa:	440b      	add	r3, r1
 80048fc:	4602      	mov	r2, r0
 80048fe:	701a      	strb	r2, [r3, #0]
		}

		/* Relative Humidity Fraction */
		if((i < DHT11_TEMP_INTEGRAL_START) && (i >= DHT11_RH_FRACTIONAL_START))
 8004900:	7b7b      	ldrb	r3, [r7, #13]
 8004902:	2b0f      	cmp	r3, #15
 8004904:	d81f      	bhi.n	8004946 <tempHumid_ConvertDataToIntegers+0xd2>
 8004906:	7b7b      	ldrb	r3, [r7, #13]
 8004908:	2b07      	cmp	r3, #7
 800490a:	d91c      	bls.n	8004946 <tempHumid_ConvertDataToIntegers+0xd2>
		{
			TempHumidityDataBuffer[sensorBufferNumber][1] |= (TempHumidityDataBuffer_Raw[i] << (15-i));
 800490c:	7bfa      	ldrb	r2, [r7, #15]
 800490e:	4947      	ldr	r1, [pc, #284]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 8004910:	4613      	mov	r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4413      	add	r3, r2
 8004916:	440b      	add	r3, r1
 8004918:	3301      	adds	r3, #1
 800491a:	7819      	ldrb	r1, [r3, #0]
 800491c:	7b7b      	ldrb	r3, [r7, #13]
 800491e:	4a44      	ldr	r2, [pc, #272]	; (8004a30 <tempHumid_ConvertDataToIntegers+0x1bc>)
 8004920:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004924:	7b7b      	ldrb	r3, [r7, #13]
 8004926:	f1c3 030f 	rsb	r3, r3, #15
 800492a:	fa02 f303 	lsl.w	r3, r2, r3
 800492e:	b2db      	uxtb	r3, r3
 8004930:	7bfa      	ldrb	r2, [r7, #15]
 8004932:	430b      	orrs	r3, r1
 8004934:	b2d8      	uxtb	r0, r3
 8004936:	493d      	ldr	r1, [pc, #244]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 8004938:	4613      	mov	r3, r2
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	440b      	add	r3, r1
 8004940:	3301      	adds	r3, #1
 8004942:	4602      	mov	r2, r0
 8004944:	701a      	strb	r2, [r3, #0]
		}

		/* Temperature Integral */
		if((i < DHT11_TEMP_FRACTIONAL_START) && (i >= DHT11_TEMP_INTEGRAL_START))
 8004946:	7b7b      	ldrb	r3, [r7, #13]
 8004948:	2b17      	cmp	r3, #23
 800494a:	d81f      	bhi.n	800498c <tempHumid_ConvertDataToIntegers+0x118>
 800494c:	7b7b      	ldrb	r3, [r7, #13]
 800494e:	2b0f      	cmp	r3, #15
 8004950:	d91c      	bls.n	800498c <tempHumid_ConvertDataToIntegers+0x118>
		{
			TempHumidityDataBuffer[sensorBufferNumber][2] |= (TempHumidityDataBuffer_Raw[i] << (23-i));
 8004952:	7bfa      	ldrb	r2, [r7, #15]
 8004954:	4935      	ldr	r1, [pc, #212]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 8004956:	4613      	mov	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	4413      	add	r3, r2
 800495c:	440b      	add	r3, r1
 800495e:	3302      	adds	r3, #2
 8004960:	7819      	ldrb	r1, [r3, #0]
 8004962:	7b7b      	ldrb	r3, [r7, #13]
 8004964:	4a32      	ldr	r2, [pc, #200]	; (8004a30 <tempHumid_ConvertDataToIntegers+0x1bc>)
 8004966:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800496a:	7b7b      	ldrb	r3, [r7, #13]
 800496c:	f1c3 0317 	rsb	r3, r3, #23
 8004970:	fa02 f303 	lsl.w	r3, r2, r3
 8004974:	b2db      	uxtb	r3, r3
 8004976:	7bfa      	ldrb	r2, [r7, #15]
 8004978:	430b      	orrs	r3, r1
 800497a:	b2d8      	uxtb	r0, r3
 800497c:	492b      	ldr	r1, [pc, #172]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 800497e:	4613      	mov	r3, r2
 8004980:	009b      	lsls	r3, r3, #2
 8004982:	4413      	add	r3, r2
 8004984:	440b      	add	r3, r1
 8004986:	3302      	adds	r3, #2
 8004988:	4602      	mov	r2, r0
 800498a:	701a      	strb	r2, [r3, #0]
		}

		/* Temperature Fraction */
		if((i < DHT11_CHSUM_START) && (i >= DHT11_TEMP_FRACTIONAL_START))
 800498c:	7b7b      	ldrb	r3, [r7, #13]
 800498e:	2b1f      	cmp	r3, #31
 8004990:	d81f      	bhi.n	80049d2 <tempHumid_ConvertDataToIntegers+0x15e>
 8004992:	7b7b      	ldrb	r3, [r7, #13]
 8004994:	2b17      	cmp	r3, #23
 8004996:	d91c      	bls.n	80049d2 <tempHumid_ConvertDataToIntegers+0x15e>
		{
			TempHumidityDataBuffer[sensorBufferNumber][3] |= (TempHumidityDataBuffer_Raw[i] << (31-i));
 8004998:	7bfa      	ldrb	r2, [r7, #15]
 800499a:	4924      	ldr	r1, [pc, #144]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 800499c:	4613      	mov	r3, r2
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	4413      	add	r3, r2
 80049a2:	440b      	add	r3, r1
 80049a4:	3303      	adds	r3, #3
 80049a6:	7819      	ldrb	r1, [r3, #0]
 80049a8:	7b7b      	ldrb	r3, [r7, #13]
 80049aa:	4a21      	ldr	r2, [pc, #132]	; (8004a30 <tempHumid_ConvertDataToIntegers+0x1bc>)
 80049ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80049b0:	7b7b      	ldrb	r3, [r7, #13]
 80049b2:	f1c3 031f 	rsb	r3, r3, #31
 80049b6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	7bfa      	ldrb	r2, [r7, #15]
 80049be:	430b      	orrs	r3, r1
 80049c0:	b2d8      	uxtb	r0, r3
 80049c2:	491a      	ldr	r1, [pc, #104]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 80049c4:	4613      	mov	r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4413      	add	r3, r2
 80049ca:	440b      	add	r3, r1
 80049cc:	3303      	adds	r3, #3
 80049ce:	4602      	mov	r2, r0
 80049d0:	701a      	strb	r2, [r3, #0]
		}

		/* Check Sum */
		if(i >= DHT11_CHSUM_START)
 80049d2:	7b7b      	ldrb	r3, [r7, #13]
 80049d4:	2b1f      	cmp	r3, #31
 80049d6:	d91c      	bls.n	8004a12 <tempHumid_ConvertDataToIntegers+0x19e>
		{
			TempHumidityDataBuffer[sensorBufferNumber][4] |= (TempHumidityDataBuffer_Raw[i] << (39-i));
 80049d8:	7bfa      	ldrb	r2, [r7, #15]
 80049da:	4914      	ldr	r1, [pc, #80]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 80049dc:	4613      	mov	r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	4413      	add	r3, r2
 80049e2:	440b      	add	r3, r1
 80049e4:	3304      	adds	r3, #4
 80049e6:	7819      	ldrb	r1, [r3, #0]
 80049e8:	7b7b      	ldrb	r3, [r7, #13]
 80049ea:	4a11      	ldr	r2, [pc, #68]	; (8004a30 <tempHumid_ConvertDataToIntegers+0x1bc>)
 80049ec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80049f0:	7b7b      	ldrb	r3, [r7, #13]
 80049f2:	f1c3 0327 	rsb	r3, r3, #39	; 0x27
 80049f6:	fa02 f303 	lsl.w	r3, r2, r3
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	7bfa      	ldrb	r2, [r7, #15]
 80049fe:	430b      	orrs	r3, r1
 8004a00:	b2d8      	uxtb	r0, r3
 8004a02:	490a      	ldr	r1, [pc, #40]	; (8004a2c <tempHumid_ConvertDataToIntegers+0x1b8>)
 8004a04:	4613      	mov	r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	4413      	add	r3, r2
 8004a0a:	440b      	add	r3, r1
 8004a0c:	3304      	adds	r3, #4
 8004a0e:	4602      	mov	r2, r0
 8004a10:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < DHT11_EXPECTED_DATA; i++)
 8004a12:	7b7b      	ldrb	r3, [r7, #13]
 8004a14:	3301      	adds	r3, #1
 8004a16:	737b      	strb	r3, [r7, #13]
 8004a18:	7b7b      	ldrb	r3, [r7, #13]
 8004a1a:	2b27      	cmp	r3, #39	; 0x27
 8004a1c:	f67f af52 	bls.w	80048c4 <tempHumid_ConvertDataToIntegers+0x50>
		}
	}
}
 8004a20:	bf00      	nop
 8004a22:	bf00      	nop
 8004a24:	3714      	adds	r7, #20
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bc80      	pop	{r7}
 8004a2a:	4770      	bx	lr
 8004a2c:	20000c90 	.word	0x20000c90
 8004a30:	20000bf0 	.word	0x20000bf0

08004a34 <tempHumidity_Printout>:
  * @param None
  * @retval None
  */

static void tempHumidity_Printout(uint8_t sensorNumber)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	71fb      	strb	r3, [r7, #7]
	char buff[2];

	/* Print individual sensors */

	/* Sensor 1 */
	if(sensorNumber == DHT11_SENSOR_1)
 8004a3e:	79fb      	ldrb	r3, [r7, #7]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d169      	bne.n	8004b18 <tempHumidity_Printout+0xe4>
	{
		/* Relative Humidity */
		HAL_UART_Transmit(&huart2,(uint8_t*)DHT11StatusBuffer[9], sizeof(DHT11StatusBuffer[9]), USART_TIMEOUT_VALUE);
 8004a44:	2364      	movs	r3, #100	; 0x64
 8004a46:	2228      	movs	r2, #40	; 0x28
 8004a48:	49a5      	ldr	r1, [pc, #660]	; (8004ce0 <tempHumidity_Printout+0x2ac>)
 8004a4a:	48a6      	ldr	r0, [pc, #664]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004a4c:	f006 f87a 	bl	800ab44 <HAL_UART_Transmit>

		itoa(TempHumidityDataBuffer[0][0], buff, 10);
 8004a50:	4ba5      	ldr	r3, [pc, #660]	; (8004ce8 <tempHumidity_Printout+0x2b4>)
 8004a52:	781b      	ldrb	r3, [r3, #0]
 8004a54:	4618      	mov	r0, r3
 8004a56:	f107 030c 	add.w	r3, r7, #12
 8004a5a:	220a      	movs	r2, #10
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	f006 fd21 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004a62:	f107 010c 	add.w	r1, r7, #12
 8004a66:	2364      	movs	r3, #100	; 0x64
 8004a68:	2202      	movs	r2, #2
 8004a6a:	489e      	ldr	r0, [pc, #632]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004a6c:	f006 f86a 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)".", sizeof("."), USART_TIMEOUT_VALUE);
 8004a70:	2364      	movs	r3, #100	; 0x64
 8004a72:	2202      	movs	r2, #2
 8004a74:	499d      	ldr	r1, [pc, #628]	; (8004cec <tempHumidity_Printout+0x2b8>)
 8004a76:	489b      	ldr	r0, [pc, #620]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004a78:	f006 f864 	bl	800ab44 <HAL_UART_Transmit>

		/* Convert to ASCI */
		itoa(TempHumidityDataBuffer[0][1], buff, 10);
 8004a7c:	4b9a      	ldr	r3, [pc, #616]	; (8004ce8 <tempHumidity_Printout+0x2b4>)
 8004a7e:	785b      	ldrb	r3, [r3, #1]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f107 030c 	add.w	r3, r7, #12
 8004a86:	220a      	movs	r2, #10
 8004a88:	4619      	mov	r1, r3
 8004a8a:	f006 fd0b 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004a8e:	f107 010c 	add.w	r1, r7, #12
 8004a92:	2364      	movs	r3, #100	; 0x64
 8004a94:	2202      	movs	r2, #2
 8004a96:	4893      	ldr	r0, [pc, #588]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004a98:	f006 f854 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8004a9c:	2364      	movs	r3, #100	; 0x64
 8004a9e:	2202      	movs	r2, #2
 8004aa0:	4993      	ldr	r1, [pc, #588]	; (8004cf0 <tempHumidity_Printout+0x2bc>)
 8004aa2:	4890      	ldr	r0, [pc, #576]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004aa4:	f006 f84e 	bl	800ab44 <HAL_UART_Transmit>

		/* Temperature */
		HAL_UART_Transmit(&huart2,(uint8_t*)DHT11StatusBuffer[8], sizeof(DHT11StatusBuffer[8]), USART_TIMEOUT_VALUE);
 8004aa8:	2364      	movs	r3, #100	; 0x64
 8004aaa:	2228      	movs	r2, #40	; 0x28
 8004aac:	4991      	ldr	r1, [pc, #580]	; (8004cf4 <tempHumidity_Printout+0x2c0>)
 8004aae:	488d      	ldr	r0, [pc, #564]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004ab0:	f006 f848 	bl	800ab44 <HAL_UART_Transmit>

		/* Convert to ASCI */
		itoa(TempHumidityDataBuffer[0][2], buff, 10);
 8004ab4:	4b8c      	ldr	r3, [pc, #560]	; (8004ce8 <tempHumidity_Printout+0x2b4>)
 8004ab6:	789b      	ldrb	r3, [r3, #2]
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f107 030c 	add.w	r3, r7, #12
 8004abe:	220a      	movs	r2, #10
 8004ac0:	4619      	mov	r1, r3
 8004ac2:	f006 fcef 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004ac6:	f107 010c 	add.w	r1, r7, #12
 8004aca:	2364      	movs	r3, #100	; 0x64
 8004acc:	2202      	movs	r2, #2
 8004ace:	4885      	ldr	r0, [pc, #532]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004ad0:	f006 f838 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)".", sizeof("."), USART_TIMEOUT_VALUE);
 8004ad4:	2364      	movs	r3, #100	; 0x64
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	4984      	ldr	r1, [pc, #528]	; (8004cec <tempHumidity_Printout+0x2b8>)
 8004ada:	4882      	ldr	r0, [pc, #520]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004adc:	f006 f832 	bl	800ab44 <HAL_UART_Transmit>

		/* Convert to ASCI */
		itoa(TempHumidityDataBuffer[0][3], buff, 10);
 8004ae0:	4b81      	ldr	r3, [pc, #516]	; (8004ce8 <tempHumidity_Printout+0x2b4>)
 8004ae2:	78db      	ldrb	r3, [r3, #3]
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f107 030c 	add.w	r3, r7, #12
 8004aea:	220a      	movs	r2, #10
 8004aec:	4619      	mov	r1, r3
 8004aee:	f006 fcd9 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004af2:	f107 010c 	add.w	r1, r7, #12
 8004af6:	2364      	movs	r3, #100	; 0x64
 8004af8:	2202      	movs	r2, #2
 8004afa:	487a      	ldr	r0, [pc, #488]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004afc:	f006 f822 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8004b00:	2364      	movs	r3, #100	; 0x64
 8004b02:	2202      	movs	r2, #2
 8004b04:	497a      	ldr	r1, [pc, #488]	; (8004cf0 <tempHumidity_Printout+0x2bc>)
 8004b06:	4877      	ldr	r0, [pc, #476]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004b08:	f006 f81c 	bl	800ab44 <HAL_UART_Transmit>

		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8004b0c:	2364      	movs	r3, #100	; 0x64
 8004b0e:	2202      	movs	r2, #2
 8004b10:	4977      	ldr	r1, [pc, #476]	; (8004cf0 <tempHumidity_Printout+0x2bc>)
 8004b12:	4874      	ldr	r0, [pc, #464]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004b14:	f006 f816 	bl	800ab44 <HAL_UART_Transmit>
	}

	if(sensorNumber == DHT11_SENSOR_2)
 8004b18:	79fb      	ldrb	r3, [r7, #7]
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	d169      	bne.n	8004bf2 <tempHumidity_Printout+0x1be>
	{
		/* Sensor 2 */

		/* Relative Humidity */
		HAL_UART_Transmit(&huart2,(uint8_t*)DHT11StatusBuffer[11], sizeof(DHT11StatusBuffer[11]), USART_TIMEOUT_VALUE);
 8004b1e:	2364      	movs	r3, #100	; 0x64
 8004b20:	2228      	movs	r2, #40	; 0x28
 8004b22:	4975      	ldr	r1, [pc, #468]	; (8004cf8 <tempHumidity_Printout+0x2c4>)
 8004b24:	486f      	ldr	r0, [pc, #444]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004b26:	f006 f80d 	bl	800ab44 <HAL_UART_Transmit>

		itoa(TempHumidityDataBuffer[1][0], buff, 10);
 8004b2a:	4b6f      	ldr	r3, [pc, #444]	; (8004ce8 <tempHumidity_Printout+0x2b4>)
 8004b2c:	795b      	ldrb	r3, [r3, #5]
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f107 030c 	add.w	r3, r7, #12
 8004b34:	220a      	movs	r2, #10
 8004b36:	4619      	mov	r1, r3
 8004b38:	f006 fcb4 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004b3c:	f107 010c 	add.w	r1, r7, #12
 8004b40:	2364      	movs	r3, #100	; 0x64
 8004b42:	2202      	movs	r2, #2
 8004b44:	4867      	ldr	r0, [pc, #412]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004b46:	f005 fffd 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)".", sizeof("."), USART_TIMEOUT_VALUE);
 8004b4a:	2364      	movs	r3, #100	; 0x64
 8004b4c:	2202      	movs	r2, #2
 8004b4e:	4967      	ldr	r1, [pc, #412]	; (8004cec <tempHumidity_Printout+0x2b8>)
 8004b50:	4864      	ldr	r0, [pc, #400]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004b52:	f005 fff7 	bl	800ab44 <HAL_UART_Transmit>

		/* Convert to ASCI */
		itoa(TempHumidityDataBuffer[1][1], buff, 10);
 8004b56:	4b64      	ldr	r3, [pc, #400]	; (8004ce8 <tempHumidity_Printout+0x2b4>)
 8004b58:	799b      	ldrb	r3, [r3, #6]
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f107 030c 	add.w	r3, r7, #12
 8004b60:	220a      	movs	r2, #10
 8004b62:	4619      	mov	r1, r3
 8004b64:	f006 fc9e 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004b68:	f107 010c 	add.w	r1, r7, #12
 8004b6c:	2364      	movs	r3, #100	; 0x64
 8004b6e:	2202      	movs	r2, #2
 8004b70:	485c      	ldr	r0, [pc, #368]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004b72:	f005 ffe7 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8004b76:	2364      	movs	r3, #100	; 0x64
 8004b78:	2202      	movs	r2, #2
 8004b7a:	495d      	ldr	r1, [pc, #372]	; (8004cf0 <tempHumidity_Printout+0x2bc>)
 8004b7c:	4859      	ldr	r0, [pc, #356]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004b7e:	f005 ffe1 	bl	800ab44 <HAL_UART_Transmit>

		/* Temperature */
		HAL_UART_Transmit(&huart2,(uint8_t*)DHT11StatusBuffer[10], sizeof(DHT11StatusBuffer[10]), USART_TIMEOUT_VALUE);
 8004b82:	2364      	movs	r3, #100	; 0x64
 8004b84:	2228      	movs	r2, #40	; 0x28
 8004b86:	495d      	ldr	r1, [pc, #372]	; (8004cfc <tempHumidity_Printout+0x2c8>)
 8004b88:	4856      	ldr	r0, [pc, #344]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004b8a:	f005 ffdb 	bl	800ab44 <HAL_UART_Transmit>

		/* Convert to ASCI */
		itoa(TempHumidityDataBuffer[1][2], buff, 10);
 8004b8e:	4b56      	ldr	r3, [pc, #344]	; (8004ce8 <tempHumidity_Printout+0x2b4>)
 8004b90:	79db      	ldrb	r3, [r3, #7]
 8004b92:	4618      	mov	r0, r3
 8004b94:	f107 030c 	add.w	r3, r7, #12
 8004b98:	220a      	movs	r2, #10
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	f006 fc82 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004ba0:	f107 010c 	add.w	r1, r7, #12
 8004ba4:	2364      	movs	r3, #100	; 0x64
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	484e      	ldr	r0, [pc, #312]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004baa:	f005 ffcb 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)".", sizeof("."), USART_TIMEOUT_VALUE);
 8004bae:	2364      	movs	r3, #100	; 0x64
 8004bb0:	2202      	movs	r2, #2
 8004bb2:	494e      	ldr	r1, [pc, #312]	; (8004cec <tempHumidity_Printout+0x2b8>)
 8004bb4:	484b      	ldr	r0, [pc, #300]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004bb6:	f005 ffc5 	bl	800ab44 <HAL_UART_Transmit>

		/* Convert to ASCI */
		itoa(TempHumidityDataBuffer[1][3], buff, 10);
 8004bba:	4b4b      	ldr	r3, [pc, #300]	; (8004ce8 <tempHumidity_Printout+0x2b4>)
 8004bbc:	7a1b      	ldrb	r3, [r3, #8]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f107 030c 	add.w	r3, r7, #12
 8004bc4:	220a      	movs	r2, #10
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	f006 fc6c 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004bcc:	f107 010c 	add.w	r1, r7, #12
 8004bd0:	2364      	movs	r3, #100	; 0x64
 8004bd2:	2202      	movs	r2, #2
 8004bd4:	4843      	ldr	r0, [pc, #268]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004bd6:	f005 ffb5 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8004bda:	2364      	movs	r3, #100	; 0x64
 8004bdc:	2202      	movs	r2, #2
 8004bde:	4944      	ldr	r1, [pc, #272]	; (8004cf0 <tempHumidity_Printout+0x2bc>)
 8004be0:	4840      	ldr	r0, [pc, #256]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004be2:	f005 ffaf 	bl	800ab44 <HAL_UART_Transmit>

		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8004be6:	2364      	movs	r3, #100	; 0x64
 8004be8:	2202      	movs	r2, #2
 8004bea:	4941      	ldr	r1, [pc, #260]	; (8004cf0 <tempHumidity_Printout+0x2bc>)
 8004bec:	483d      	ldr	r0, [pc, #244]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004bee:	f005 ffa9 	bl	800ab44 <HAL_UART_Transmit>
	}

	/* Print sensor average */
	if(sensorNumber == DHT11_PRINT_AVERAGE)
 8004bf2:	79fb      	ldrb	r3, [r7, #7]
 8004bf4:	2bff      	cmp	r3, #255	; 0xff
 8004bf6:	d16f      	bne.n	8004cd8 <tempHumidity_Printout+0x2a4>
	{
		/* Relative Humidity */
		HAL_UART_Transmit(&huart2,(uint8_t*)DHT11StatusBuffer[DHT11_RH_ASCII], sizeof(DHT11StatusBuffer[DHT11_RH_ASCII]), USART_TIMEOUT_VALUE);
 8004bf8:	2364      	movs	r3, #100	; 0x64
 8004bfa:	2228      	movs	r2, #40	; 0x28
 8004bfc:	4940      	ldr	r1, [pc, #256]	; (8004d00 <tempHumidity_Printout+0x2cc>)
 8004bfe:	4839      	ldr	r0, [pc, #228]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004c00:	f005 ffa0 	bl	800ab44 <HAL_UART_Transmit>

		itoa(systemVariables.humidity_int, buff, 10);
 8004c04:	4b3f      	ldr	r3, [pc, #252]	; (8004d04 <tempHumidity_Printout+0x2d0>)
 8004c06:	78db      	ldrb	r3, [r3, #3]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f107 030c 	add.w	r3, r7, #12
 8004c0e:	220a      	movs	r2, #10
 8004c10:	4619      	mov	r1, r3
 8004c12:	f006 fc47 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004c16:	f107 010c 	add.w	r1, r7, #12
 8004c1a:	2364      	movs	r3, #100	; 0x64
 8004c1c:	2202      	movs	r2, #2
 8004c1e:	4831      	ldr	r0, [pc, #196]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004c20:	f005 ff90 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)".", sizeof("."), USART_TIMEOUT_VALUE);
 8004c24:	2364      	movs	r3, #100	; 0x64
 8004c26:	2202      	movs	r2, #2
 8004c28:	4930      	ldr	r1, [pc, #192]	; (8004cec <tempHumidity_Printout+0x2b8>)
 8004c2a:	482e      	ldr	r0, [pc, #184]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004c2c:	f005 ff8a 	bl	800ab44 <HAL_UART_Transmit>

		/* Convert to ASCI */
		itoa(systemVariables.humidity_frac, buff, 10);
 8004c30:	4b34      	ldr	r3, [pc, #208]	; (8004d04 <tempHumidity_Printout+0x2d0>)
 8004c32:	791b      	ldrb	r3, [r3, #4]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f107 030c 	add.w	r3, r7, #12
 8004c3a:	220a      	movs	r2, #10
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	f006 fc31 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004c42:	f107 010c 	add.w	r1, r7, #12
 8004c46:	2364      	movs	r3, #100	; 0x64
 8004c48:	2202      	movs	r2, #2
 8004c4a:	4826      	ldr	r0, [pc, #152]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004c4c:	f005 ff7a 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8004c50:	2364      	movs	r3, #100	; 0x64
 8004c52:	2202      	movs	r2, #2
 8004c54:	4926      	ldr	r1, [pc, #152]	; (8004cf0 <tempHumidity_Printout+0x2bc>)
 8004c56:	4823      	ldr	r0, [pc, #140]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004c58:	f005 ff74 	bl	800ab44 <HAL_UART_Transmit>

		/* Temperature */
		HAL_UART_Transmit(&huart2,(uint8_t*)DHT11StatusBuffer[DHT11_TEMPERATURE_ASCII], sizeof(DHT11StatusBuffer[DHT11_TEMPERATURE_ASCII]), USART_TIMEOUT_VALUE);
 8004c5c:	2364      	movs	r3, #100	; 0x64
 8004c5e:	2228      	movs	r2, #40	; 0x28
 8004c60:	4929      	ldr	r1, [pc, #164]	; (8004d08 <tempHumidity_Printout+0x2d4>)
 8004c62:	4820      	ldr	r0, [pc, #128]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004c64:	f005 ff6e 	bl	800ab44 <HAL_UART_Transmit>

		/* Convert to ASCI */
		itoa(systemVariables.temperature_int, buff, 10);
 8004c68:	4b26      	ldr	r3, [pc, #152]	; (8004d04 <tempHumidity_Printout+0x2d0>)
 8004c6a:	785b      	ldrb	r3, [r3, #1]
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f107 030c 	add.w	r3, r7, #12
 8004c72:	220a      	movs	r2, #10
 8004c74:	4619      	mov	r1, r3
 8004c76:	f006 fc15 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004c7a:	f107 010c 	add.w	r1, r7, #12
 8004c7e:	2364      	movs	r3, #100	; 0x64
 8004c80:	2202      	movs	r2, #2
 8004c82:	4818      	ldr	r0, [pc, #96]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004c84:	f005 ff5e 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)".", sizeof("."), USART_TIMEOUT_VALUE);
 8004c88:	2364      	movs	r3, #100	; 0x64
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	4917      	ldr	r1, [pc, #92]	; (8004cec <tempHumidity_Printout+0x2b8>)
 8004c8e:	4815      	ldr	r0, [pc, #84]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004c90:	f005 ff58 	bl	800ab44 <HAL_UART_Transmit>

		/* Convert to ASCI */
		itoa(systemVariables.temperature_frac, buff, 10);
 8004c94:	4b1b      	ldr	r3, [pc, #108]	; (8004d04 <tempHumidity_Printout+0x2d0>)
 8004c96:	789b      	ldrb	r3, [r3, #2]
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f107 030c 	add.w	r3, r7, #12
 8004c9e:	220a      	movs	r2, #10
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	f006 fbff 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004ca6:	f107 010c 	add.w	r1, r7, #12
 8004caa:	2364      	movs	r3, #100	; 0x64
 8004cac:	2202      	movs	r2, #2
 8004cae:	480d      	ldr	r0, [pc, #52]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004cb0:	f005 ff48 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8004cb4:	2364      	movs	r3, #100	; 0x64
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	490d      	ldr	r1, [pc, #52]	; (8004cf0 <tempHumidity_Printout+0x2bc>)
 8004cba:	480a      	ldr	r0, [pc, #40]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004cbc:	f005 ff42 	bl	800ab44 <HAL_UART_Transmit>

		HAL_UART_Transmit(&huart2, (uint8_t*)"-----------------", sizeof("-----------------"), USART_TIMEOUT_VALUE);
 8004cc0:	2364      	movs	r3, #100	; 0x64
 8004cc2:	2212      	movs	r2, #18
 8004cc4:	4911      	ldr	r1, [pc, #68]	; (8004d0c <tempHumidity_Printout+0x2d8>)
 8004cc6:	4807      	ldr	r0, [pc, #28]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004cc8:	f005 ff3c 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8004ccc:	2364      	movs	r3, #100	; 0x64
 8004cce:	2202      	movs	r2, #2
 8004cd0:	4907      	ldr	r1, [pc, #28]	; (8004cf0 <tempHumidity_Printout+0x2bc>)
 8004cd2:	4804      	ldr	r0, [pc, #16]	; (8004ce4 <tempHumidity_Printout+0x2b0>)
 8004cd4:	f005 ff36 	bl	800ab44 <HAL_UART_Transmit>

	}

}
 8004cd8:	bf00      	nop
 8004cda:	3710      	adds	r7, #16
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	20000264 	.word	0x20000264
 8004ce4:	20000d6c 	.word	0x20000d6c
 8004ce8:	20000c90 	.word	0x20000c90
 8004cec:	0800bffc 	.word	0x0800bffc
 8004cf0:	0800c000 	.word	0x0800c000
 8004cf4:	2000023c 	.word	0x2000023c
 8004cf8:	200002b4 	.word	0x200002b4
 8004cfc:	2000028c 	.word	0x2000028c
 8004d00:	20000214 	.word	0x20000214
 8004d04:	20000ea4 	.word	0x20000ea4
 8004d08:	200001ec 	.word	0x200001ec
 8004d0c:	0800c004 	.word	0x0800c004

08004d10 <tempHumidity_CheckSum_Validate>:
  * @param sensorNumber
  * @retval None
  */

static int tempHumidity_CheckSum_Validate(uint8_t sensorNumber)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	4603      	mov	r3, r0
 8004d18:	71fb      	strb	r3, [r7, #7]
	uint8_t temp_CheckSum = 0;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	73bb      	strb	r3, [r7, #14]
	uint8_t sensorBufferNumber = 0;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	73fb      	strb	r3, [r7, #15]

	if(sensorNumber == DHT11_SENSOR_1)
 8004d22:	79fb      	ldrb	r3, [r7, #7]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d102      	bne.n	8004d2e <tempHumidity_CheckSum_Validate+0x1e>
	{
		sensorBufferNumber = 0;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	73fb      	strb	r3, [r7, #15]
 8004d2c:	e004      	b.n	8004d38 <tempHumidity_CheckSum_Validate+0x28>
	}
	else if(sensorNumber == DHT11_SENSOR_2)
 8004d2e:	79fb      	ldrb	r3, [r7, #7]
 8004d30:	2b04      	cmp	r3, #4
 8004d32:	d101      	bne.n	8004d38 <tempHumidity_CheckSum_Validate+0x28>
	{
		sensorBufferNumber = 1;
 8004d34:	2301      	movs	r3, #1
 8004d36:	73fb      	strb	r3, [r7, #15]
	}

	/* Check sum = RH_Integral+ RH_Fractional + Temp_Integral + Temp_Fractional */
	temp_CheckSum = TempHumidityDataBuffer[sensorBufferNumber][0] + TempHumidityDataBuffer[sensorBufferNumber][1] +
 8004d38:	7bfa      	ldrb	r2, [r7, #15]
 8004d3a:	4922      	ldr	r1, [pc, #136]	; (8004dc4 <tempHumidity_CheckSum_Validate+0xb4>)
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	4413      	add	r3, r2
 8004d42:	440b      	add	r3, r1
 8004d44:	7819      	ldrb	r1, [r3, #0]
 8004d46:	7bfa      	ldrb	r2, [r7, #15]
 8004d48:	481e      	ldr	r0, [pc, #120]	; (8004dc4 <tempHumidity_CheckSum_Validate+0xb4>)
 8004d4a:	4613      	mov	r3, r2
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4413      	add	r3, r2
 8004d50:	4403      	add	r3, r0
 8004d52:	3301      	adds	r3, #1
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	440b      	add	r3, r1
 8004d58:	b2d9      	uxtb	r1, r3
					TempHumidityDataBuffer[sensorBufferNumber][2] + TempHumidityDataBuffer[sensorBufferNumber][3];
 8004d5a:	7bfa      	ldrb	r2, [r7, #15]
 8004d5c:	4819      	ldr	r0, [pc, #100]	; (8004dc4 <tempHumidity_CheckSum_Validate+0xb4>)
 8004d5e:	4613      	mov	r3, r2
 8004d60:	009b      	lsls	r3, r3, #2
 8004d62:	4413      	add	r3, r2
 8004d64:	4403      	add	r3, r0
 8004d66:	3302      	adds	r3, #2
 8004d68:	781b      	ldrb	r3, [r3, #0]
	temp_CheckSum = TempHumidityDataBuffer[sensorBufferNumber][0] + TempHumidityDataBuffer[sensorBufferNumber][1] +
 8004d6a:	440b      	add	r3, r1
 8004d6c:	b2d9      	uxtb	r1, r3
					TempHumidityDataBuffer[sensorBufferNumber][2] + TempHumidityDataBuffer[sensorBufferNumber][3];
 8004d6e:	7bfa      	ldrb	r2, [r7, #15]
 8004d70:	4814      	ldr	r0, [pc, #80]	; (8004dc4 <tempHumidity_CheckSum_Validate+0xb4>)
 8004d72:	4613      	mov	r3, r2
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	4413      	add	r3, r2
 8004d78:	4403      	add	r3, r0
 8004d7a:	3303      	adds	r3, #3
 8004d7c:	781b      	ldrb	r3, [r3, #0]
	temp_CheckSum = TempHumidityDataBuffer[sensorBufferNumber][0] + TempHumidityDataBuffer[sensorBufferNumber][1] +
 8004d7e:	440b      	add	r3, r1
 8004d80:	73bb      	strb	r3, [r7, #14]


	if((temp_CheckSum == TempHumidityDataBuffer[sensorBufferNumber][4]) && (TempHumidityDataBuffer[sensorBufferNumber][4] != 0))
 8004d82:	7bfa      	ldrb	r2, [r7, #15]
 8004d84:	490f      	ldr	r1, [pc, #60]	; (8004dc4 <tempHumidity_CheckSum_Validate+0xb4>)
 8004d86:	4613      	mov	r3, r2
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	4413      	add	r3, r2
 8004d8c:	440b      	add	r3, r1
 8004d8e:	3304      	adds	r3, #4
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	7bba      	ldrb	r2, [r7, #14]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d10b      	bne.n	8004db0 <tempHumidity_CheckSum_Validate+0xa0>
 8004d98:	7bfa      	ldrb	r2, [r7, #15]
 8004d9a:	490a      	ldr	r1, [pc, #40]	; (8004dc4 <tempHumidity_CheckSum_Validate+0xb4>)
 8004d9c:	4613      	mov	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4413      	add	r3, r2
 8004da2:	440b      	add	r3, r1
 8004da4:	3304      	adds	r3, #4
 8004da6:	781b      	ldrb	r3, [r3, #0]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <tempHumidity_CheckSum_Validate+0xa0>
	{
		return 1;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e005      	b.n	8004dbc <tempHumidity_CheckSum_Validate+0xac>
	}
	else
	{
		#ifdef debug
			tempHumidPrintErrorMessage(DHT11_CHKSUM_ERROR, sensorNumber);
 8004db0:	79fb      	ldrb	r3, [r7, #7]
 8004db2:	4619      	mov	r1, r3
 8004db4:	2004      	movs	r0, #4
 8004db6:	f000 f83d 	bl	8004e34 <tempHumidPrintErrorMessage>
		#endif

		return 0;
 8004dba:	2300      	movs	r3, #0
	}

}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3710      	adds	r7, #16
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	20000c90 	.word	0x20000c90

08004dc8 <tempHumidity_Average>:
  * @brief Calculate average of sensors
  * @param sensorNumber
  * @retval None
  */
static void tempHumidity_Average(uint8_t sensorNumber)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	4603      	mov	r3, r0
 8004dd0:	71fb      	strb	r3, [r7, #7]
	/* Average each reading separately */

	TempHumidityDataAverage[0] = (TempHumidityDataBuffer[0][0] + TempHumidityDataBuffer[1][0])/DHT11_NUMBER_OF_SENSORS;
 8004dd2:	4b16      	ldr	r3, [pc, #88]	; (8004e2c <tempHumidity_Average+0x64>)
 8004dd4:	781b      	ldrb	r3, [r3, #0]
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	4b14      	ldr	r3, [pc, #80]	; (8004e2c <tempHumidity_Average+0x64>)
 8004dda:	795b      	ldrb	r3, [r3, #5]
 8004ddc:	4413      	add	r3, r2
 8004dde:	085b      	lsrs	r3, r3, #1
 8004de0:	b2da      	uxtb	r2, r3
 8004de2:	4b13      	ldr	r3, [pc, #76]	; (8004e30 <tempHumidity_Average+0x68>)
 8004de4:	701a      	strb	r2, [r3, #0]
	TempHumidityDataAverage[1] = (TempHumidityDataBuffer[0][1] + TempHumidityDataBuffer[1][1])/DHT11_NUMBER_OF_SENSORS;
 8004de6:	4b11      	ldr	r3, [pc, #68]	; (8004e2c <tempHumidity_Average+0x64>)
 8004de8:	785b      	ldrb	r3, [r3, #1]
 8004dea:	461a      	mov	r2, r3
 8004dec:	4b0f      	ldr	r3, [pc, #60]	; (8004e2c <tempHumidity_Average+0x64>)
 8004dee:	799b      	ldrb	r3, [r3, #6]
 8004df0:	4413      	add	r3, r2
 8004df2:	085b      	lsrs	r3, r3, #1
 8004df4:	b2da      	uxtb	r2, r3
 8004df6:	4b0e      	ldr	r3, [pc, #56]	; (8004e30 <tempHumidity_Average+0x68>)
 8004df8:	705a      	strb	r2, [r3, #1]
	TempHumidityDataAverage[2] = (TempHumidityDataBuffer[0][2] + TempHumidityDataBuffer[1][2])/DHT11_NUMBER_OF_SENSORS;
 8004dfa:	4b0c      	ldr	r3, [pc, #48]	; (8004e2c <tempHumidity_Average+0x64>)
 8004dfc:	789b      	ldrb	r3, [r3, #2]
 8004dfe:	461a      	mov	r2, r3
 8004e00:	4b0a      	ldr	r3, [pc, #40]	; (8004e2c <tempHumidity_Average+0x64>)
 8004e02:	79db      	ldrb	r3, [r3, #7]
 8004e04:	4413      	add	r3, r2
 8004e06:	085b      	lsrs	r3, r3, #1
 8004e08:	b2da      	uxtb	r2, r3
 8004e0a:	4b09      	ldr	r3, [pc, #36]	; (8004e30 <tempHumidity_Average+0x68>)
 8004e0c:	709a      	strb	r2, [r3, #2]
	TempHumidityDataAverage[3] = (TempHumidityDataBuffer[0][3] + TempHumidityDataBuffer[1][3])/DHT11_NUMBER_OF_SENSORS;
 8004e0e:	4b07      	ldr	r3, [pc, #28]	; (8004e2c <tempHumidity_Average+0x64>)
 8004e10:	78db      	ldrb	r3, [r3, #3]
 8004e12:	461a      	mov	r2, r3
 8004e14:	4b05      	ldr	r3, [pc, #20]	; (8004e2c <tempHumidity_Average+0x64>)
 8004e16:	7a1b      	ldrb	r3, [r3, #8]
 8004e18:	4413      	add	r3, r2
 8004e1a:	085b      	lsrs	r3, r3, #1
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	4b04      	ldr	r3, [pc, #16]	; (8004e30 <tempHumidity_Average+0x68>)
 8004e20:	70da      	strb	r2, [r3, #3]
}
 8004e22:	bf00      	nop
 8004e24:	370c      	adds	r7, #12
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bc80      	pop	{r7}
 8004e2a:	4770      	bx	lr
 8004e2c:	20000c90 	.word	0x20000c90
 8004e30:	20000c9c 	.word	0x20000c9c

08004e34 <tempHumidPrintErrorMessage>:
  * @param Current Message Flag.
  * @retval None
  */

static void tempHumidPrintErrorMessage(uint8_t newErrorMessage, uint8_t sensorNumber)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	460a      	mov	r2, r1
 8004e3e:	71fb      	strb	r3, [r7, #7]
 8004e40:	4613      	mov	r3, r2
 8004e42:	71bb      	strb	r3, [r7, #6]
	uint8_t sensorBufferNumber = 0;
 8004e44:	2300      	movs	r3, #0
 8004e46:	73fb      	strb	r3, [r7, #15]
	char buff[2];

	if(sensorNumber == DHT11_SENSOR_1)
 8004e48:	79bb      	ldrb	r3, [r7, #6]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d102      	bne.n	8004e54 <tempHumidPrintErrorMessage+0x20>
	{
		sensorBufferNumber = 0;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	73fb      	strb	r3, [r7, #15]
 8004e52:	e004      	b.n	8004e5e <tempHumidPrintErrorMessage+0x2a>
	}
	else if(sensorNumber == DHT11_SENSOR_2)
 8004e54:	79bb      	ldrb	r3, [r7, #6]
 8004e56:	2b04      	cmp	r3, #4
 8004e58:	d101      	bne.n	8004e5e <tempHumidPrintErrorMessage+0x2a>
	{
		sensorBufferNumber = 1;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	73fb      	strb	r3, [r7, #15]
	}

	if(errorMessage != newErrorMessage)
 8004e5e:	4b19      	ldr	r3, [pc, #100]	; (8004ec4 <tempHumidPrintErrorMessage+0x90>)
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	79fa      	ldrb	r2, [r7, #7]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d028      	beq.n	8004eba <tempHumidPrintErrorMessage+0x86>
	{
		HAL_UART_Transmit(&huart2, (uint8_t*)DHT11ErrorStatusBuffer[newErrorMessage], sizeof(DHT11ErrorStatusBuffer[newErrorMessage]), 200);
 8004e68:	79fa      	ldrb	r2, [r7, #7]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	009b      	lsls	r3, r3, #2
 8004e6e:	4413      	add	r3, r2
 8004e70:	00db      	lsls	r3, r3, #3
 8004e72:	4a15      	ldr	r2, [pc, #84]	; (8004ec8 <tempHumidPrintErrorMessage+0x94>)
 8004e74:	1899      	adds	r1, r3, r2
 8004e76:	23c8      	movs	r3, #200	; 0xc8
 8004e78:	2228      	movs	r2, #40	; 0x28
 8004e7a:	4814      	ldr	r0, [pc, #80]	; (8004ecc <tempHumidPrintErrorMessage+0x98>)
 8004e7c:	f005 fe62 	bl	800ab44 <HAL_UART_Transmit>

		/* Convert to ASCI */
		itoa(sensorBufferNumber, buff, 10);
 8004e80:	7bfb      	ldrb	r3, [r7, #15]
 8004e82:	f107 010c 	add.w	r1, r7, #12
 8004e86:	220a      	movs	r2, #10
 8004e88:	4618      	mov	r0, r3
 8004e8a:	f006 fb0b 	bl	800b4a4 <itoa>
		HAL_UART_Transmit(&huart2, (uint8_t*)"Sensor ", sizeof("Sensor "), USART_TIMEOUT_VALUE);
 8004e8e:	2364      	movs	r3, #100	; 0x64
 8004e90:	2208      	movs	r2, #8
 8004e92:	490f      	ldr	r1, [pc, #60]	; (8004ed0 <tempHumidPrintErrorMessage+0x9c>)
 8004e94:	480d      	ldr	r0, [pc, #52]	; (8004ecc <tempHumidPrintErrorMessage+0x98>)
 8004e96:	f005 fe55 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2,(uint8_t*)buff, sizeof(buff), USART_TIMEOUT_VALUE);
 8004e9a:	f107 010c 	add.w	r1, r7, #12
 8004e9e:	2364      	movs	r3, #100	; 0x64
 8004ea0:	2202      	movs	r2, #2
 8004ea2:	480a      	ldr	r0, [pc, #40]	; (8004ecc <tempHumidPrintErrorMessage+0x98>)
 8004ea4:	f005 fe4e 	bl	800ab44 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, (uint8_t*)"\n", sizeof("\n"), USART_TIMEOUT_VALUE);
 8004ea8:	2364      	movs	r3, #100	; 0x64
 8004eaa:	2202      	movs	r2, #2
 8004eac:	4909      	ldr	r1, [pc, #36]	; (8004ed4 <tempHumidPrintErrorMessage+0xa0>)
 8004eae:	4807      	ldr	r0, [pc, #28]	; (8004ecc <tempHumidPrintErrorMessage+0x98>)
 8004eb0:	f005 fe48 	bl	800ab44 <HAL_UART_Transmit>
		errorMessage = newErrorMessage;
 8004eb4:	4a03      	ldr	r2, [pc, #12]	; (8004ec4 <tempHumidPrintErrorMessage+0x90>)
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
 8004eb8:	7013      	strb	r3, [r2, #0]
	}
}
 8004eba:	bf00      	nop
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	20000a99 	.word	0x20000a99
 8004ec8:	20000304 	.word	0x20000304
 8004ecc:	20000d6c 	.word	0x20000d6c
 8004ed0:	0800c018 	.word	0x0800c018
 8004ed4:	0800c000 	.word	0x0800c000

08004ed8 <tempHumidity_Timer_Start>:
  * @brief Timer 2 initialisation
  * @param None
  * @retval None
  */
void tempHumidity_Timer_Start(uint16_t timerPeriod, uint8_t sensorNumber)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	4603      	mov	r3, r0
 8004ee0:	460a      	mov	r2, r1
 8004ee2:	80fb      	strh	r3, [r7, #6]
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	717b      	strb	r3, [r7, #5]

	/* Calculate ARR value using value for 1us */
	uint16_t arrValue = timerPeriod * ARR_1uS_VALUE;
 8004ee8:	88fb      	ldrh	r3, [r7, #6]
 8004eea:	461a      	mov	r2, r3
 8004eec:	0052      	lsls	r2, r2, #1
 8004eee:	4413      	add	r3, r2
 8004ef0:	81fb      	strh	r3, [r7, #14]

	/* Set global sensor value */
	sensorNumberConfig = sensorNumber;
 8004ef2:	4a24      	ldr	r2, [pc, #144]	; (8004f84 <tempHumidity_Timer_Start+0xac>)
 8004ef4:	797b      	ldrb	r3, [r7, #5]
 8004ef6:	7013      	strb	r3, [r2, #0]

	/* Initialise Timer2 for output capture */
	tim2OC.Instance = TIM2;
 8004ef8:	4b23      	ldr	r3, [pc, #140]	; (8004f88 <tempHumidity_Timer_Start+0xb0>)
 8004efa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004efe:	601a      	str	r2, [r3, #0]
	tim2OC.Init.Prescaler =	uS_TIMER_PRESCALER_VALUE;
 8004f00:	4b21      	ldr	r3, [pc, #132]	; (8004f88 <tempHumidity_Timer_Start+0xb0>)
 8004f02:	220f      	movs	r2, #15
 8004f04:	605a      	str	r2, [r3, #4]
	tim2OC.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f06:	4b20      	ldr	r3, [pc, #128]	; (8004f88 <tempHumidity_Timer_Start+0xb0>)
 8004f08:	2200      	movs	r2, #0
 8004f0a:	609a      	str	r2, [r3, #8]
	tim2OC.Init.Period = arrValue;
 8004f0c:	89fb      	ldrh	r3, [r7, #14]
 8004f0e:	4a1e      	ldr	r2, [pc, #120]	; (8004f88 <tempHumidity_Timer_Start+0xb0>)
 8004f10:	60d3      	str	r3, [r2, #12]
	tim2OC.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f12:	4b1d      	ldr	r3, [pc, #116]	; (8004f88 <tempHumidity_Timer_Start+0xb0>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	611a      	str	r2, [r3, #16]
	tim2OC.Init.RepetitionCounter = 0x00;
 8004f18:	4b1b      	ldr	r3, [pc, #108]	; (8004f88 <tempHumidity_Timer_Start+0xb0>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	615a      	str	r2, [r3, #20]
	tim2OC.Init.AutoReloadPreload =	TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f1e:	4b1a      	ldr	r3, [pc, #104]	; (8004f88 <tempHumidity_Timer_Start+0xb0>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	619a      	str	r2, [r3, #24]
	if(HAL_TIM_OC_Init(&tim2OC) != HAL_OK)
 8004f24:	4818      	ldr	r0, [pc, #96]	; (8004f88 <tempHumidity_Timer_Start+0xb0>)
 8004f26:	f004 fad7 	bl	80094d8 <HAL_TIM_OC_Init>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d001      	beq.n	8004f34 <tempHumidity_Timer_Start+0x5c>
	{
		Error_Handler();
 8004f30:	f000 fb18 	bl	8005564 <Error_Handler>
	}

	tim2OCinit.OCMode = TIM_OCMODE_INACTIVE;
 8004f34:	4b15      	ldr	r3, [pc, #84]	; (8004f8c <tempHumidity_Timer_Start+0xb4>)
 8004f36:	2220      	movs	r2, #32
 8004f38:	601a      	str	r2, [r3, #0]
	tim2OCinit.Pulse = 0;
 8004f3a:	4b14      	ldr	r3, [pc, #80]	; (8004f8c <tempHumidity_Timer_Start+0xb4>)
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	605a      	str	r2, [r3, #4]
	tim2OCinit.OCPolarity =  TIM_OCPOLARITY_HIGH;	//This bit must be cleared to enable capture compare in output mode.
 8004f40:	4b12      	ldr	r3, [pc, #72]	; (8004f8c <tempHumidity_Timer_Start+0xb4>)
 8004f42:	2200      	movs	r2, #0
 8004f44:	609a      	str	r2, [r3, #8]
	if(HAL_TIM_OC_ConfigChannel(&tim2OC, &tim2OCinit, sensorNumber) != HAL_OK)
 8004f46:	797b      	ldrb	r3, [r7, #5]
 8004f48:	461a      	mov	r2, r3
 8004f4a:	4910      	ldr	r1, [pc, #64]	; (8004f8c <tempHumidity_Timer_Start+0xb4>)
 8004f4c:	480e      	ldr	r0, [pc, #56]	; (8004f88 <tempHumidity_Timer_Start+0xb0>)
 8004f4e:	f005 f815 	bl	8009f7c <HAL_TIM_OC_ConfigChannel>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d001      	beq.n	8004f5c <tempHumidity_Timer_Start+0x84>
	{
		Error_Handler();
 8004f58:	f000 fb04 	bl	8005564 <Error_Handler>
	}

	/* Start Timer 2 with interrupt */

	if(HAL_TIM_OC_Start_IT(&tim2OC, sensorNumber) != HAL_OK)
 8004f5c:	797b      	ldrb	r3, [r7, #5]
 8004f5e:	4619      	mov	r1, r3
 8004f60:	4809      	ldr	r0, [pc, #36]	; (8004f88 <tempHumidity_Timer_Start+0xb0>)
 8004f62:	f004 fb6d 	bl	8009640 <HAL_TIM_OC_Start_IT>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <tempHumidity_Timer_Start+0x98>
	{
		Error_Handler();
 8004f6c:	f000 fafa 	bl	8005564 <Error_Handler>
	}

	/* Set flag after first interrupt */
	timerOCStartFlag = TRUE;
 8004f70:	4b07      	ldr	r3, [pc, #28]	; (8004f90 <tempHumidity_Timer_Start+0xb8>)
 8004f72:	2201      	movs	r2, #1
 8004f74:	701a      	strb	r2, [r3, #0]
	timerICStartFlag = FALSE;
 8004f76:	4b07      	ldr	r3, [pc, #28]	; (8004f94 <tempHumidity_Timer_Start+0xbc>)
 8004f78:	2200      	movs	r2, #0
 8004f7a:	701a      	strb	r2, [r3, #0]



}
 8004f7c:	bf00      	nop
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	20000d6b 	.word	0x20000d6b
 8004f88:	20000ca4 	.word	0x20000ca4
 8004f8c:	20000d3c 	.word	0x20000d3c
 8004f90:	20000d68 	.word	0x20000d68
 8004f94:	20000d69 	.word	0x20000d69

08004f98 <tempHumidity_Timer_Read_Setup>:
  * @param None
  * @retval None
  */

static void tempHumidity_Timer_Read_Setup(uint8_t sensorNumber)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	71fb      	strb	r3, [r7, #7]
	/* Setup Timer 2 for Input Capture */

	tim2IC.Instance = TIM2;
 8004fa2:	4b21      	ldr	r3, [pc, #132]	; (8005028 <tempHumidity_Timer_Read_Setup+0x90>)
 8004fa4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004fa8:	601a      	str	r2, [r3, #0]
	tim2IC.Init.Prescaler =	uS_TIMER_PRESCALER_VALUE;
 8004faa:	4b1f      	ldr	r3, [pc, #124]	; (8005028 <tempHumidity_Timer_Read_Setup+0x90>)
 8004fac:	220f      	movs	r2, #15
 8004fae:	605a      	str	r2, [r3, #4]
	tim2IC.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fb0:	4b1d      	ldr	r3, [pc, #116]	; (8005028 <tempHumidity_Timer_Read_Setup+0x90>)
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	609a      	str	r2, [r3, #8]
	tim2IC.Init.Period = 0xFFFF; //Full overflow
 8004fb6:	4b1c      	ldr	r3, [pc, #112]	; (8005028 <tempHumidity_Timer_Read_Setup+0x90>)
 8004fb8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004fbc:	60da      	str	r2, [r3, #12]
	tim2IC.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004fbe:	4b1a      	ldr	r3, [pc, #104]	; (8005028 <tempHumidity_Timer_Read_Setup+0x90>)
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	611a      	str	r2, [r3, #16]
	tim2IC.Init.RepetitionCounter = 0x00;
 8004fc4:	4b18      	ldr	r3, [pc, #96]	; (8005028 <tempHumidity_Timer_Read_Setup+0x90>)
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	615a      	str	r2, [r3, #20]
	tim2IC.Init.AutoReloadPreload =	TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004fca:	4b17      	ldr	r3, [pc, #92]	; (8005028 <tempHumidity_Timer_Read_Setup+0x90>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	619a      	str	r2, [r3, #24]
	if(HAL_TIM_IC_Init(&tim2IC) != HAL_OK)
 8004fd0:	4815      	ldr	r0, [pc, #84]	; (8005028 <tempHumidity_Timer_Read_Setup+0x90>)
 8004fd2:	f004 fc61 	bl	8009898 <HAL_TIM_IC_Init>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <tempHumidity_Timer_Read_Setup+0x48>
	{
		Error_Handler();
 8004fdc:	f000 fac2 	bl	8005564 <Error_Handler>
	}

	tim2ICinit.ICPolarity = TIM_ICPOLARITY_BOTHEDGE;
 8004fe0:	4b12      	ldr	r3, [pc, #72]	; (800502c <tempHumidity_Timer_Read_Setup+0x94>)
 8004fe2:	220a      	movs	r2, #10
 8004fe4:	601a      	str	r2, [r3, #0]
	tim2ICinit.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8004fe6:	4b11      	ldr	r3, [pc, #68]	; (800502c <tempHumidity_Timer_Read_Setup+0x94>)
 8004fe8:	2201      	movs	r2, #1
 8004fea:	605a      	str	r2, [r3, #4]
	tim2ICinit.ICPrescaler =  TIM_ICPSC_DIV1;
 8004fec:	4b0f      	ldr	r3, [pc, #60]	; (800502c <tempHumidity_Timer_Read_Setup+0x94>)
 8004fee:	2200      	movs	r2, #0
 8004ff0:	609a      	str	r2, [r3, #8]
	tim2ICinit.ICFilter =  0x00;
 8004ff2:	4b0e      	ldr	r3, [pc, #56]	; (800502c <tempHumidity_Timer_Read_Setup+0x94>)
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	60da      	str	r2, [r3, #12]
	if(HAL_TIM_IC_ConfigChannel(&tim2IC, &tim2ICinit, sensorNumber) != HAL_OK)
 8004ff8:	79fb      	ldrb	r3, [r7, #7]
 8004ffa:	461a      	mov	r2, r3
 8004ffc:	490b      	ldr	r1, [pc, #44]	; (800502c <tempHumidity_Timer_Read_Setup+0x94>)
 8004ffe:	480a      	ldr	r0, [pc, #40]	; (8005028 <tempHumidity_Timer_Read_Setup+0x90>)
 8005000:	f005 f836 	bl	800a070 <HAL_TIM_IC_ConfigChannel>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d001      	beq.n	800500e <tempHumidity_Timer_Read_Setup+0x76>
	{
		Error_Handler();
 800500a:	f000 faab 	bl	8005564 <Error_Handler>
	}

	/* Start the Input Compare Timer */
	HAL_TIM_IC_Start_IT(&tim2IC, sensorNumber);
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	4619      	mov	r1, r3
 8005012:	4805      	ldr	r0, [pc, #20]	; (8005028 <tempHumidity_Timer_Read_Setup+0x90>)
 8005014:	f004 fd64 	bl	8009ae0 <HAL_TIM_IC_Start_IT>

	/* Set flag after first interrupt */
	timerICStartFlag = TRUE;
 8005018:	4b05      	ldr	r3, [pc, #20]	; (8005030 <tempHumidity_Timer_Read_Setup+0x98>)
 800501a:	2201      	movs	r2, #1
 800501c:	701a      	strb	r2, [r3, #0]
}
 800501e:	bf00      	nop
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	20000cf0 	.word	0x20000cf0
 800502c:	20000d58 	.word	0x20000d58
 8005030:	20000d69 	.word	0x20000d69

08005034 <tempHumidity_EndTimers>:
  * @param None
  * @retval None
  */

void tempHumidity_EndTimers()
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
	/* De-initialise timers */
	HAL_TIM_OC_DeInit(&tim2OC);
 8005038:	480a      	ldr	r0, [pc, #40]	; (8005064 <tempHumidity_EndTimers+0x30>)
 800503a:	f004 faa4 	bl	8009586 <HAL_TIM_OC_DeInit>
	HAL_TIM_IC_DeInit(&tim2IC);
 800503e:	480a      	ldr	r0, [pc, #40]	; (8005068 <tempHumidity_EndTimers+0x34>)
 8005040:	f004 fc81 	bl	8009946 <HAL_TIM_IC_DeInit>

	/* Reset local flags */
	timerOCStartFlag = FALSE;
 8005044:	4b09      	ldr	r3, [pc, #36]	; (800506c <tempHumidity_EndTimers+0x38>)
 8005046:	2200      	movs	r2, #0
 8005048:	701a      	strb	r2, [r3, #0]
	timerICStartFlag = FALSE;
 800504a:	4b09      	ldr	r3, [pc, #36]	; (8005070 <tempHumidity_EndTimers+0x3c>)
 800504c:	2200      	movs	r2, #0
 800504e:	701a      	strb	r2, [r3, #0]
	inputCaptureCount = 0;
 8005050:	4b08      	ldr	r3, [pc, #32]	; (8005074 <tempHumidity_EndTimers+0x40>)
 8005052:	2200      	movs	r2, #0
 8005054:	701a      	strb	r2, [r3, #0]
	TIM2->CNT = 0x00;
 8005056:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800505a:	2200      	movs	r2, #0
 800505c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800505e:	bf00      	nop
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	20000ca4 	.word	0x20000ca4
 8005068:	20000cf0 	.word	0x20000cf0
 800506c:	20000d68 	.word	0x20000d68
 8005070:	20000d69 	.word	0x20000d69
 8005074:	20000d6a 	.word	0x20000d6a

08005078 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param None
  * @retval None
  */

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b082      	sub	sp, #8
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]

	/* This allows us to ignore the fist interrupt caused by enabling the interrupt */
	if(timerOCStartFlag)
 8005080:	4b09      	ldr	r3, [pc, #36]	; (80050a8 <HAL_TIM_OC_DelayElapsedCallback+0x30>)
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d00a      	beq.n	800509e <HAL_TIM_OC_DelayElapsedCallback+0x26>
	{
		/* Deactivate and De-initialise the timer */
		HAL_TIM_OC_DeInit(&tim2OC);
 8005088:	4808      	ldr	r0, [pc, #32]	; (80050ac <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 800508a:	f004 fa7c 	bl	8009586 <HAL_TIM_OC_DeInit>

		timerOCStartFlag = FALSE;
 800508e:	4b06      	ldr	r3, [pc, #24]	; (80050a8 <HAL_TIM_OC_DelayElapsedCallback+0x30>)
 8005090:	2200      	movs	r2, #0
 8005092:	701a      	strb	r2, [r3, #0]

		/* If status is now read, set up Timer 2 for Input Capture */
		tempHumidity_Timer_Read_Setup(sensorNumberConfig);
 8005094:	4b06      	ldr	r3, [pc, #24]	; (80050b0 <HAL_TIM_OC_DelayElapsedCallback+0x38>)
 8005096:	781b      	ldrb	r3, [r3, #0]
 8005098:	4618      	mov	r0, r3
 800509a:	f7ff ff7d 	bl	8004f98 <tempHumidity_Timer_Read_Setup>
	}
}
 800509e:	bf00      	nop
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	20000d68 	.word	0x20000d68
 80050ac:	20000ca4 	.word	0x20000ca4
 80050b0:	20000d6b 	.word	0x20000d6b

080050b4 <HAL_TIM_IC_CaptureCallback>:
  * @param None
  * @retval None
  */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050b4:	b590      	push	{r4, r7, lr}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
	/* This allows us to ignore the fist interrupt caused by enabling the interrupt */
	if(timerICStartFlag)
 80050bc:	4b1e      	ldr	r3, [pc, #120]	; (8005138 <HAL_TIM_IC_CaptureCallback+0x84>)
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d034      	beq.n	800512e <HAL_TIM_IC_CaptureCallback+0x7a>
	{
		/* Stop Input Compare Timer to avoid any more interrupts */
		HAL_TIM_IC_Stop(&tim2IC, sensorNumberConfig);
 80050c4:	4b1d      	ldr	r3, [pc, #116]	; (800513c <HAL_TIM_IC_CaptureCallback+0x88>)
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	4619      	mov	r1, r3
 80050ca:	481d      	ldr	r0, [pc, #116]	; (8005140 <HAL_TIM_IC_CaptureCallback+0x8c>)
 80050cc:	f004 fc97 	bl	80099fe <HAL_TIM_IC_Stop>

		/* Reset counter so that each value starts from 0*/
		TIM2->CNT = 0x00;
 80050d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80050d4:	2200      	movs	r2, #0
 80050d6:	625a      	str	r2, [r3, #36]	; 0x24


		/* Check if we have reached the expected number of transmissions */
		if(inputCaptureCount < DHT11_EXPECTED_TRANSITIONS)
 80050d8:	4b1a      	ldr	r3, [pc, #104]	; (8005144 <HAL_TIM_IC_CaptureCallback+0x90>)
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	2b52      	cmp	r3, #82	; 0x52
 80050de:	d81a      	bhi.n	8005116 <HAL_TIM_IC_CaptureCallback+0x62>
		{
			/* Get period of last pulse */
			DHT11_DataBufferInputCapture[inputCaptureCount] = HAL_TIM_ReadCapturedValue(&tim2IC, sensorNumberConfig);
 80050e0:	4b16      	ldr	r3, [pc, #88]	; (800513c <HAL_TIM_IC_CaptureCallback+0x88>)
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	461a      	mov	r2, r3
 80050e6:	4b17      	ldr	r3, [pc, #92]	; (8005144 <HAL_TIM_IC_CaptureCallback+0x90>)
 80050e8:	781b      	ldrb	r3, [r3, #0]
 80050ea:	461c      	mov	r4, r3
 80050ec:	4611      	mov	r1, r2
 80050ee:	4814      	ldr	r0, [pc, #80]	; (8005140 <HAL_TIM_IC_CaptureCallback+0x8c>)
 80050f0:	f005 f85a 	bl	800a1a8 <HAL_TIM_ReadCapturedValue>
 80050f4:	4603      	mov	r3, r0
 80050f6:	4a14      	ldr	r2, [pc, #80]	; (8005148 <HAL_TIM_IC_CaptureCallback+0x94>)
 80050f8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			inputCaptureCount++;
 80050fc:	4b11      	ldr	r3, [pc, #68]	; (8005144 <HAL_TIM_IC_CaptureCallback+0x90>)
 80050fe:	781b      	ldrb	r3, [r3, #0]
 8005100:	3301      	adds	r3, #1
 8005102:	b2da      	uxtb	r2, r3
 8005104:	4b0f      	ldr	r3, [pc, #60]	; (8005144 <HAL_TIM_IC_CaptureCallback+0x90>)
 8005106:	701a      	strb	r2, [r3, #0]

			/* Start the Input Compare Timer again */
			HAL_TIM_IC_Start_IT(&tim2IC, sensorNumberConfig);
 8005108:	4b0c      	ldr	r3, [pc, #48]	; (800513c <HAL_TIM_IC_CaptureCallback+0x88>)
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	4619      	mov	r1, r3
 800510e:	480c      	ldr	r0, [pc, #48]	; (8005140 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8005110:	f004 fce6 	bl	8009ae0 <HAL_TIM_IC_Start_IT>

			/* De-initialise timer for use again later */
			HAL_TIM_IC_DeInit(&tim2IC);
		}
	}
}
 8005114:	e00b      	b.n	800512e <HAL_TIM_IC_CaptureCallback+0x7a>
			flags.tempHumidICCompleteFlag = TRUE;
 8005116:	4a0d      	ldr	r2, [pc, #52]	; (800514c <HAL_TIM_IC_CaptureCallback+0x98>)
 8005118:	7813      	ldrb	r3, [r2, #0]
 800511a:	2101      	movs	r1, #1
 800511c:	f361 0383 	bfi	r3, r1, #2, #2
 8005120:	7013      	strb	r3, [r2, #0]
			inputCaptureCount = 0;
 8005122:	4b08      	ldr	r3, [pc, #32]	; (8005144 <HAL_TIM_IC_CaptureCallback+0x90>)
 8005124:	2200      	movs	r2, #0
 8005126:	701a      	strb	r2, [r3, #0]
			HAL_TIM_IC_DeInit(&tim2IC);
 8005128:	4805      	ldr	r0, [pc, #20]	; (8005140 <HAL_TIM_IC_CaptureCallback+0x8c>)
 800512a:	f004 fc0c 	bl	8009946 <HAL_TIM_IC_DeInit>
}
 800512e:	bf00      	nop
 8005130:	370c      	adds	r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	bd90      	pop	{r4, r7, pc}
 8005136:	bf00      	nop
 8005138:	20000d69 	.word	0x20000d69
 800513c:	20000d6b 	.word	0x20000d6b
 8005140:	20000cf0 	.word	0x20000cf0
 8005144:	20000d6a 	.word	0x20000d6a
 8005148:	20000aa4 	.word	0x20000aa4
 800514c:	20000ea0 	.word	0x20000ea0

08005150 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8005154:	4b14      	ldr	r3, [pc, #80]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 8005156:	4a15      	ldr	r2, [pc, #84]	; (80051ac <MX_USART2_UART_Init+0x5c>)
 8005158:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800515a:	4b13      	ldr	r3, [pc, #76]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 800515c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005160:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005162:	4b11      	ldr	r3, [pc, #68]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 8005164:	2200      	movs	r2, #0
 8005166:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005168:	4b0f      	ldr	r3, [pc, #60]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 800516a:	2200      	movs	r2, #0
 800516c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800516e:	4b0e      	ldr	r3, [pc, #56]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 8005170:	2200      	movs	r2, #0
 8005172:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005174:	4b0c      	ldr	r3, [pc, #48]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 8005176:	220c      	movs	r2, #12
 8005178:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800517a:	4b0b      	ldr	r3, [pc, #44]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 800517c:	2200      	movs	r2, #0
 800517e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005180:	4b09      	ldr	r3, [pc, #36]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 8005182:	2200      	movs	r2, #0
 8005184:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005186:	4b08      	ldr	r3, [pc, #32]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 8005188:	2200      	movs	r2, #0
 800518a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800518c:	4b06      	ldr	r3, [pc, #24]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 800518e:	2200      	movs	r2, #0
 8005190:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005192:	4805      	ldr	r0, [pc, #20]	; (80051a8 <MX_USART2_UART_Init+0x58>)
 8005194:	f005 fc88 	bl	800aaa8 <HAL_UART_Init>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800519e:	f000 f9e1 	bl	8005564 <Error_Handler>
  }

}
 80051a2:	bf00      	nop
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	20000d6c 	.word	0x20000d6c
 80051ac:	40004400 	.word	0x40004400

080051b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80051b4:	f000 fca5 	bl	8005b02 <HAL_Init>
  //HAL_SuspendTick();

  /* Configure the system clock */
  SystemClock_Config();
 80051b8:	f7fe fa54 	bl	8003664 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80051bc:	f7fe faa6 	bl	800370c <MX_GPIO_Init>
  I2C_Setup();
 80051c0:	f000 f96e 	bl	80054a0 <I2C_Setup>
  SPI_Setup();
 80051c4:	f000 f990 	bl	80054e8 <SPI_Setup>
  PowerControl_Init();
 80051c8:	f7fe fc9c 	bl	8003b04 <PowerControl_Init>
  MX_USART2_UART_Init();
 80051cc:	f7ff ffc0 	bl	8005150 <MX_USART2_UART_Init>
  TempHumid_Init();
 80051d0:	f7ff f96e 	bl	80044b0 <TempHumid_Init>
  RTC_Setup();
 80051d4:	f7fe fcf6 	bl	8003bc4 <RTC_Setup>
  LCD_I2C_Init();
 80051d8:	f7fe fb0a 	bl	80037f0 <LCD_I2C_Init>
  MX_FATFS_Init();
 80051dc:	f7fb f9d2 	bl	8000584 <MX_FATFS_Init>
  SD_Control_Init();
 80051e0:	f7fe ffd6 	bl	8004190 <SD_Control_Init>


  /* Initialise flags */
  flags.tempHumidDataReadyFlag = 0;
 80051e4:	4a1f      	ldr	r2, [pc, #124]	; (8005264 <main+0xb4>)
 80051e6:	7813      	ldrb	r3, [r2, #0]
 80051e8:	f36f 0301 	bfc	r3, #0, #2
 80051ec:	7013      	strb	r3, [r2, #0]
  flags.dateTimeAlarmFlag = 0;
 80051ee:	4a1d      	ldr	r2, [pc, #116]	; (8005264 <main+0xb4>)
 80051f0:	7813      	ldrb	r3, [r2, #0]
 80051f2:	f36f 1305 	bfc	r3, #4, #2
 80051f6:	7013      	strb	r3, [r2, #0]
  /* Infinite loop */
  while(1)
  {
	 /* Wait for elapsed sensor time */

	if(flags.LCDUpdateFlag)
 80051f8:	4b1a      	ldr	r3, [pc, #104]	; (8005264 <main+0xb4>)
 80051fa:	785b      	ldrb	r3, [r3, #1]
 80051fc:	f003 0303 	and.w	r3, r3, #3
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b00      	cmp	r3, #0
 8005204:	d00d      	beq.n	8005222 <main+0x72>
	{
		//HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
		RTC_GetTimeDate();
 8005206:	f7fe fd53 	bl	8003cb0 <RTC_GetTimeDate>
		update_LCD();
 800520a:	f000 f84f 	bl	80052ac <update_LCD>

		/* Reset flags */
		flags.tempHumidDataReadyFlag = 0;
 800520e:	4a15      	ldr	r2, [pc, #84]	; (8005264 <main+0xb4>)
 8005210:	7813      	ldrb	r3, [r2, #0]
 8005212:	f36f 0301 	bfc	r3, #0, #2
 8005216:	7013      	strb	r3, [r2, #0]
		flags.LCDUpdateFlag = 0;
 8005218:	4a12      	ldr	r2, [pc, #72]	; (8005264 <main+0xb4>)
 800521a:	7853      	ldrb	r3, [r2, #1]
 800521c:	f36f 0301 	bfc	r3, #0, #2
 8005220:	7053      	strb	r3, [r2, #1]
	}

	if(flags.sensorUpdateFlag)
 8005222:	4b10      	ldr	r3, [pc, #64]	; (8005264 <main+0xb4>)
 8005224:	785b      	ldrb	r3, [r3, #1]
 8005226:	f003 030c 	and.w	r3, r3, #12
 800522a:	b2db      	uxtb	r3, r3
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00a      	beq.n	8005246 <main+0x96>
	{
		update_Sensors();
 8005230:	f000 f81a 	bl	8005268 <update_Sensors>

		GrowTent_Mode();
 8005234:	f7fe fbd8 	bl	80039e8 <GrowTent_Mode>
		SD_Control_Write();
 8005238:	f7ff f850 	bl	80042dc <SD_Control_Write>

		/* Reset flags */
		flags.sensorUpdateFlag = 0;
 800523c:	4a09      	ldr	r2, [pc, #36]	; (8005264 <main+0xb4>)
 800523e:	7853      	ldrb	r3, [r2, #1]
 8005240:	f36f 0383 	bfc	r3, #2, #2
 8005244:	7053      	strb	r3, [r2, #1]
	}

	if(flags.modeUpdateFlag)
 8005246:	4b07      	ldr	r3, [pc, #28]	; (8005264 <main+0xb4>)
 8005248:	785b      	ldrb	r3, [r3, #1]
 800524a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b00      	cmp	r3, #0
 8005252:	d0d1      	beq.n	80051f8 <main+0x48>
	{
		GrowTent_Mode();
 8005254:	f7fe fbc8 	bl	80039e8 <GrowTent_Mode>

		/* Reset flags */
		flags.modeUpdateFlag = 0;
 8005258:	4a02      	ldr	r2, [pc, #8]	; (8005264 <main+0xb4>)
 800525a:	7853      	ldrb	r3, [r2, #1]
 800525c:	f36f 1305 	bfc	r3, #4, #2
 8005260:	7053      	strb	r3, [r2, #1]
	if(flags.LCDUpdateFlag)
 8005262:	e7c9      	b.n	80051f8 <main+0x48>
 8005264:	20000ea0 	.word	0x20000ea0

08005268 <update_Sensors>:
/**
  * @brief  This function is used to update all sensors
  * @retval None
  */
static void update_Sensors(void)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	af00      	add	r7, sp, #0
	while(flags.tempHumidDataReadyFlag == 0)
 800526c:	e002      	b.n	8005274 <update_Sensors+0xc>
	{
		 TempHumid_Read(DHT11_SENSOR_1);
 800526e:	2000      	movs	r0, #0
 8005270:	f7ff f958 	bl	8004524 <TempHumid_Read>
	while(flags.tempHumidDataReadyFlag == 0)
 8005274:	4b0c      	ldr	r3, [pc, #48]	; (80052a8 <update_Sensors+0x40>)
 8005276:	781b      	ldrb	r3, [r3, #0]
 8005278:	f003 0303 	and.w	r3, r3, #3
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d0f5      	beq.n	800526e <update_Sensors+0x6>
	}

	 /* Reset flags */
	 flags.tempHumidDataReadyFlag = 0;
 8005282:	4a09      	ldr	r2, [pc, #36]	; (80052a8 <update_Sensors+0x40>)
 8005284:	7813      	ldrb	r3, [r2, #0]
 8005286:	f36f 0301 	bfc	r3, #0, #2
 800528a:	7013      	strb	r3, [r2, #0]

	while(flags.tempHumidDataReadyFlag == 0)
 800528c:	e002      	b.n	8005294 <update_Sensors+0x2c>
	{
		 TempHumid_Read(DHT11_SENSOR_2);
 800528e:	2004      	movs	r0, #4
 8005290:	f7ff f948 	bl	8004524 <TempHumid_Read>
	while(flags.tempHumidDataReadyFlag == 0)
 8005294:	4b04      	ldr	r3, [pc, #16]	; (80052a8 <update_Sensors+0x40>)
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	f003 0303 	and.w	r3, r3, #3
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d0f5      	beq.n	800528e <update_Sensors+0x26>
	}
}
 80052a2:	bf00      	nop
 80052a4:	bf00      	nop
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	20000ea0 	.word	0x20000ea0

080052ac <update_LCD>:
/**
  * @brief  This function is used to format the values and print to the LCD display.
  * @retval None
  */
static void update_LCD(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b088      	sub	sp, #32
 80052b0:	af00      	add	r7, sp, #0
	/* Array of text to mix with integers */
	unsigned char characterASCII[6] = {"T:.H0 "};
 80052b2:	4a6e      	ldr	r2, [pc, #440]	; (800546c <update_LCD+0x1c0>)
 80052b4:	f107 0318 	add.w	r3, r7, #24
 80052b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80052bc:	6018      	str	r0, [r3, #0]
 80052be:	3304      	adds	r3, #4
 80052c0:	8019      	strh	r1, [r3, #0]
	unsigned char dayASCII[] = {"Day"};
 80052c2:	4b6b      	ldr	r3, [pc, #428]	; (8005470 <update_LCD+0x1c4>)
 80052c4:	617b      	str	r3, [r7, #20]
	unsigned char nightASCII[] = {"Night"};
 80052c6:	4a6b      	ldr	r2, [pc, #428]	; (8005474 <update_LCD+0x1c8>)
 80052c8:	f107 030c 	add.w	r3, r7, #12
 80052cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80052d0:	6018      	str	r0, [r3, #0]
 80052d2:	3304      	adds	r3, #4
 80052d4:	8019      	strh	r1, [r3, #0]
	unsigned char errorASCII[] = {"Error"};
 80052d6:	4a68      	ldr	r2, [pc, #416]	; (8005478 <update_LCD+0x1cc>)
 80052d8:	1d3b      	adds	r3, r7, #4
 80052da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80052de:	6018      	str	r0, [r3, #0]
 80052e0:	3304      	adds	r3, #4
 80052e2:	8019      	strh	r1, [r3, #0]

	/* First, clear the display. Cursor will return home */

	/* Temperature */
	LCD_SetCursorPosition(0x00, 0x00);
 80052e4:	2100      	movs	r1, #0
 80052e6:	2000      	movs	r0, #0
 80052e8:	f7fe fb3e 	bl	8003968 <LCD_SetCursorPosition>
	LCD_WriteAlphaLCD((uint8_t*)&characterASCII[0], sizeof(characterASCII[0]));
 80052ec:	f107 0318 	add.w	r3, r7, #24
 80052f0:	2101      	movs	r1, #1
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7fe fab6 	bl	8003864 <LCD_WriteAlphaLCD>
	LCD_WriteAlphaLCD((uint8_t*)&characterASCII[1], sizeof(characterASCII[1]));
 80052f8:	f107 0318 	add.w	r3, r7, #24
 80052fc:	3301      	adds	r3, #1
 80052fe:	2101      	movs	r1, #1
 8005300:	4618      	mov	r0, r3
 8005302:	f7fe faaf 	bl	8003864 <LCD_WriteAlphaLCD>
	LCD_WriteNumericLCD(&systemVariables.temperature_int, sizeof(systemVariables.temperature_int));
 8005306:	2101      	movs	r1, #1
 8005308:	485c      	ldr	r0, [pc, #368]	; (800547c <update_LCD+0x1d0>)
 800530a:	f7fe fae1 	bl	80038d0 <LCD_WriteNumericLCD>
	LCD_WriteAlphaLCD((uint8_t*)&characterASCII[2], sizeof(characterASCII[2]));
 800530e:	f107 0318 	add.w	r3, r7, #24
 8005312:	3302      	adds	r3, #2
 8005314:	2101      	movs	r1, #1
 8005316:	4618      	mov	r0, r3
 8005318:	f7fe faa4 	bl	8003864 <LCD_WriteAlphaLCD>
	LCD_WriteNumericLCD(&systemVariables.temperature_frac, sizeof(systemVariables.temperature_frac));
 800531c:	2101      	movs	r1, #1
 800531e:	4858      	ldr	r0, [pc, #352]	; (8005480 <update_LCD+0x1d4>)
 8005320:	f7fe fad6 	bl	80038d0 <LCD_WriteNumericLCD>

	/* Humidity */
	/* Move cursor to second row first column */
	LCD_SetCursorPosition(0x01, 0x00);
 8005324:	2100      	movs	r1, #0
 8005326:	2001      	movs	r0, #1
 8005328:	f7fe fb1e 	bl	8003968 <LCD_SetCursorPosition>
	LCD_WriteAlphaLCD((uint8_t*)&characterASCII[3], sizeof(characterASCII[3]));
 800532c:	f107 0318 	add.w	r3, r7, #24
 8005330:	3303      	adds	r3, #3
 8005332:	2101      	movs	r1, #1
 8005334:	4618      	mov	r0, r3
 8005336:	f7fe fa95 	bl	8003864 <LCD_WriteAlphaLCD>
	LCD_WriteAlphaLCD((uint8_t*)&characterASCII[1], sizeof(characterASCII[1]));
 800533a:	f107 0318 	add.w	r3, r7, #24
 800533e:	3301      	adds	r3, #1
 8005340:	2101      	movs	r1, #1
 8005342:	4618      	mov	r0, r3
 8005344:	f7fe fa8e 	bl	8003864 <LCD_WriteAlphaLCD>
	LCD_WriteNumericLCD(&systemVariables.humidity_int, sizeof(systemVariables.humidity_int));
 8005348:	2101      	movs	r1, #1
 800534a:	484e      	ldr	r0, [pc, #312]	; (8005484 <update_LCD+0x1d8>)
 800534c:	f7fe fac0 	bl	80038d0 <LCD_WriteNumericLCD>
	LCD_WriteAlphaLCD((uint8_t*)&characterASCII[2], sizeof(characterASCII[2]));
 8005350:	f107 0318 	add.w	r3, r7, #24
 8005354:	3302      	adds	r3, #2
 8005356:	2101      	movs	r1, #1
 8005358:	4618      	mov	r0, r3
 800535a:	f7fe fa83 	bl	8003864 <LCD_WriteAlphaLCD>
	LCD_WriteNumericLCD(&systemVariables.humidity_frac, sizeof(systemVariables.humidity_frac));
 800535e:	2101      	movs	r1, #1
 8005360:	4849      	ldr	r0, [pc, #292]	; (8005488 <update_LCD+0x1dc>)
 8005362:	f7fe fab5 	bl	80038d0 <LCD_WriteNumericLCD>

	/* Time */
	if(flags.rtcBackupValidFlag == 0)
 8005366:	4b49      	ldr	r3, [pc, #292]	; (800548c <update_LCD+0x1e0>)
 8005368:	789b      	ldrb	r3, [r3, #2]
 800536a:	f003 0303 	and.w	r3, r3, #3
 800536e:	b2db      	uxtb	r3, r3
 8005370:	2b00      	cmp	r3, #0
 8005372:	d16d      	bne.n	8005450 <update_LCD+0x1a4>
	{
		LCD_SetCursorPosition(0x00, 0x08);
 8005374:	2108      	movs	r1, #8
 8005376:	2000      	movs	r0, #0
 8005378:	f7fe faf6 	bl	8003968 <LCD_SetCursorPosition>
		if(systemVariables.timeHours < 10)
 800537c:	4b44      	ldr	r3, [pc, #272]	; (8005490 <update_LCD+0x1e4>)
 800537e:	795b      	ldrb	r3, [r3, #5]
 8005380:	2b09      	cmp	r3, #9
 8005382:	d806      	bhi.n	8005392 <update_LCD+0xe6>
		{
			LCD_WriteAlphaLCD((uint8_t*)&characterASCII[4], sizeof(characterASCII[4]));
 8005384:	f107 0318 	add.w	r3, r7, #24
 8005388:	3304      	adds	r3, #4
 800538a:	2101      	movs	r1, #1
 800538c:	4618      	mov	r0, r3
 800538e:	f7fe fa69 	bl	8003864 <LCD_WriteAlphaLCD>
		}
		LCD_WriteNumericLCD(&systemVariables.timeHours, sizeof(systemVariables.timeHours));
 8005392:	2101      	movs	r1, #1
 8005394:	483f      	ldr	r0, [pc, #252]	; (8005494 <update_LCD+0x1e8>)
 8005396:	f7fe fa9b 	bl	80038d0 <LCD_WriteNumericLCD>
		LCD_WriteAlphaLCD((uint8_t*)&characterASCII[1], sizeof(characterASCII[1]));
 800539a:	f107 0318 	add.w	r3, r7, #24
 800539e:	3301      	adds	r3, #1
 80053a0:	2101      	movs	r1, #1
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7fe fa5e 	bl	8003864 <LCD_WriteAlphaLCD>
		if(systemVariables.timeMinutes < 10)
 80053a8:	4b39      	ldr	r3, [pc, #228]	; (8005490 <update_LCD+0x1e4>)
 80053aa:	799b      	ldrb	r3, [r3, #6]
 80053ac:	2b09      	cmp	r3, #9
 80053ae:	d806      	bhi.n	80053be <update_LCD+0x112>
		{
			LCD_WriteAlphaLCD((uint8_t*)&characterASCII[4], sizeof(characterASCII[4]));
 80053b0:	f107 0318 	add.w	r3, r7, #24
 80053b4:	3304      	adds	r3, #4
 80053b6:	2101      	movs	r1, #1
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7fe fa53 	bl	8003864 <LCD_WriteAlphaLCD>
		}
		LCD_WriteNumericLCD(&systemVariables.timeMinutes, sizeof(systemVariables.timeMinutes));
 80053be:	2101      	movs	r1, #1
 80053c0:	4835      	ldr	r0, [pc, #212]	; (8005498 <update_LCD+0x1ec>)
 80053c2:	f7fe fa85 	bl	80038d0 <LCD_WriteNumericLCD>
		LCD_WriteAlphaLCD((uint8_t*)&characterASCII[1], sizeof(characterASCII[1]));
 80053c6:	f107 0318 	add.w	r3, r7, #24
 80053ca:	3301      	adds	r3, #1
 80053cc:	2101      	movs	r1, #1
 80053ce:	4618      	mov	r0, r3
 80053d0:	f7fe fa48 	bl	8003864 <LCD_WriteAlphaLCD>
		if(systemVariables.timeSeconds < 10)
 80053d4:	4b2e      	ldr	r3, [pc, #184]	; (8005490 <update_LCD+0x1e4>)
 80053d6:	79db      	ldrb	r3, [r3, #7]
 80053d8:	2b09      	cmp	r3, #9
 80053da:	d806      	bhi.n	80053ea <update_LCD+0x13e>
		{
			LCD_WriteAlphaLCD((uint8_t*)&characterASCII[4], sizeof(characterASCII[4]));
 80053dc:	f107 0318 	add.w	r3, r7, #24
 80053e0:	3304      	adds	r3, #4
 80053e2:	2101      	movs	r1, #1
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7fe fa3d 	bl	8003864 <LCD_WriteAlphaLCD>
		}
		LCD_WriteNumericLCD(&systemVariables.timeSeconds, sizeof(systemVariables.timeSeconds));
 80053ea:	2101      	movs	r1, #1
 80053ec:	482b      	ldr	r0, [pc, #172]	; (800549c <update_LCD+0x1f0>)
 80053ee:	f7fe fa6f 	bl	80038d0 <LCD_WriteNumericLCD>

		/* Day Or Night Flag */
		/* Move cursor to first row and to the right */
		if(flags.dayNightFlag == DAY)
 80053f2:	4b26      	ldr	r3, [pc, #152]	; (800548c <update_LCD+0x1e0>)
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	2b40      	cmp	r3, #64	; 0x40
 80053fe:	d11c      	bne.n	800543a <update_LCD+0x18e>
		{
			LCD_SetCursorPosition(0x01, 0x0B);
 8005400:	210b      	movs	r1, #11
 8005402:	2001      	movs	r0, #1
 8005404:	f7fe fab0 	bl	8003968 <LCD_SetCursorPosition>
			LCD_WriteAlphaLCD((uint8_t*)&characterASCII[5], sizeof(characterASCII[5]));
 8005408:	f107 0318 	add.w	r3, r7, #24
 800540c:	3305      	adds	r3, #5
 800540e:	2101      	movs	r1, #1
 8005410:	4618      	mov	r0, r3
 8005412:	f7fe fa27 	bl	8003864 <LCD_WriteAlphaLCD>
			LCD_WriteAlphaLCD((uint8_t*)&characterASCII[5], sizeof(characterASCII[5]));
 8005416:	f107 0318 	add.w	r3, r7, #24
 800541a:	3305      	adds	r3, #5
 800541c:	2101      	movs	r1, #1
 800541e:	4618      	mov	r0, r3
 8005420:	f7fe fa20 	bl	8003864 <LCD_WriteAlphaLCD>
			LCD_SetCursorPosition(0x01, 0x0D);
 8005424:	210d      	movs	r1, #13
 8005426:	2001      	movs	r0, #1
 8005428:	f7fe fa9e 	bl	8003968 <LCD_SetCursorPosition>
			LCD_WriteAlphaLCD((uint8_t*)dayASCII, sizeof(dayASCII));
 800542c:	f107 0314 	add.w	r3, r7, #20
 8005430:	2104      	movs	r1, #4
 8005432:	4618      	mov	r0, r3
 8005434:	f7fe fa16 	bl	8003864 <LCD_WriteAlphaLCD>
		LCD_SetCursorPosition(0x00, 0x08);
		LCD_WriteAlphaLCD((uint8_t*)&errorASCII[0], sizeof(errorASCII[0]));
	}


}
 8005438:	e013      	b.n	8005462 <update_LCD+0x1b6>
			LCD_SetCursorPosition(0x01, 0x0B);
 800543a:	210b      	movs	r1, #11
 800543c:	2001      	movs	r0, #1
 800543e:	f7fe fa93 	bl	8003968 <LCD_SetCursorPosition>
			LCD_WriteAlphaLCD((uint8_t*)nightASCII, sizeof(nightASCII));
 8005442:	f107 030c 	add.w	r3, r7, #12
 8005446:	2106      	movs	r1, #6
 8005448:	4618      	mov	r0, r3
 800544a:	f7fe fa0b 	bl	8003864 <LCD_WriteAlphaLCD>
}
 800544e:	e008      	b.n	8005462 <update_LCD+0x1b6>
		LCD_SetCursorPosition(0x00, 0x08);
 8005450:	2108      	movs	r1, #8
 8005452:	2000      	movs	r0, #0
 8005454:	f7fe fa88 	bl	8003968 <LCD_SetCursorPosition>
		LCD_WriteAlphaLCD((uint8_t*)&errorASCII[0], sizeof(errorASCII[0]));
 8005458:	1d3b      	adds	r3, r7, #4
 800545a:	2101      	movs	r1, #1
 800545c:	4618      	mov	r0, r3
 800545e:	f7fe fa01 	bl	8003864 <LCD_WriteAlphaLCD>
}
 8005462:	bf00      	nop
 8005464:	3720      	adds	r7, #32
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	0800c020 	.word	0x0800c020
 8005470:	00796144 	.word	0x00796144
 8005474:	0800c028 	.word	0x0800c028
 8005478:	0800c030 	.word	0x0800c030
 800547c:	20000ea5 	.word	0x20000ea5
 8005480:	20000ea6 	.word	0x20000ea6
 8005484:	20000ea7 	.word	0x20000ea7
 8005488:	20000ea8 	.word	0x20000ea8
 800548c:	20000ea0 	.word	0x20000ea0
 8005490:	20000ea4 	.word	0x20000ea4
 8005494:	20000ea9 	.word	0x20000ea9
 8005498:	20000eaa 	.word	0x20000eaa
 800549c:	20000eab 	.word	0x20000eab

080054a0 <I2C_Setup>:
/**
  * @brief  This function is used to setup the I2C handle
  * @retval None
  */
static void I2C_Setup(void)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	af00      	add	r7, sp, #0
	/* Setup I2C 1 for communication */
	i2c1.Instance = I2C1;
 80054a4:	4b0d      	ldr	r3, [pc, #52]	; (80054dc <I2C_Setup+0x3c>)
 80054a6:	4a0e      	ldr	r2, [pc, #56]	; (80054e0 <I2C_Setup+0x40>)
 80054a8:	601a      	str	r2, [r3, #0]
	i2c1.Init.Timing = ((0x0B << 28) | (0x04 << 20) | (0x02 << 16) | (0x0F << 8) | (0x13 << 0));		/* Taken from the reference manual. Order is PRESCL RES SCLDEL SDADEL SCLH SCLL */
 80054aa:	4b0c      	ldr	r3, [pc, #48]	; (80054dc <I2C_Setup+0x3c>)
 80054ac:	4a0d      	ldr	r2, [pc, #52]	; (80054e4 <I2C_Setup+0x44>)
 80054ae:	605a      	str	r2, [r3, #4]
	i2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80054b0:	4b0a      	ldr	r3, [pc, #40]	; (80054dc <I2C_Setup+0x3c>)
 80054b2:	2201      	movs	r2, #1
 80054b4:	60da      	str	r2, [r3, #12]
	i2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80054b6:	4b09      	ldr	r3, [pc, #36]	; (80054dc <I2C_Setup+0x3c>)
 80054b8:	2200      	movs	r2, #0
 80054ba:	611a      	str	r2, [r3, #16]
	i2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80054bc:	4b07      	ldr	r3, [pc, #28]	; (80054dc <I2C_Setup+0x3c>)
 80054be:	2200      	movs	r2, #0
 80054c0:	61da      	str	r2, [r3, #28]
	i2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80054c2:	4b06      	ldr	r3, [pc, #24]	; (80054dc <I2C_Setup+0x3c>)
 80054c4:	2200      	movs	r2, #0
 80054c6:	621a      	str	r2, [r3, #32]
	if(HAL_I2C_Init(&i2c1)  != HAL_OK)
 80054c8:	4804      	ldr	r0, [pc, #16]	; (80054dc <I2C_Setup+0x3c>)
 80054ca:	f000 fe70 	bl	80061ae <HAL_I2C_Init>
 80054ce:	4603      	mov	r3, r0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d001      	beq.n	80054d8 <I2C_Setup+0x38>
	{
		Error_Handler();
 80054d4:	f000 f846 	bl	8005564 <Error_Handler>
	}
}
 80054d8:	bf00      	nop
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	20000df0 	.word	0x20000df0
 80054e0:	40005400 	.word	0x40005400
 80054e4:	b0420f13 	.word	0xb0420f13

080054e8 <SPI_Setup>:
/**
  * @brief  This function is used to setup the SPI handle
  * @retval None
  */
static void SPI_Setup(void)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	af00      	add	r7, sp, #0
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80054ec:	4b1b      	ldr	r3, [pc, #108]	; (800555c <SPI_Setup+0x74>)
 80054ee:	4a1c      	ldr	r2, [pc, #112]	; (8005560 <SPI_Setup+0x78>)
 80054f0:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 80054f2:	4b1a      	ldr	r3, [pc, #104]	; (800555c <SPI_Setup+0x74>)
 80054f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80054f8:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80054fa:	4b18      	ldr	r3, [pc, #96]	; (800555c <SPI_Setup+0x74>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8005500:	4b16      	ldr	r3, [pc, #88]	; (800555c <SPI_Setup+0x74>)
 8005502:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8005506:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005508:	4b14      	ldr	r3, [pc, #80]	; (800555c <SPI_Setup+0x74>)
 800550a:	2200      	movs	r2, #0
 800550c:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800550e:	4b13      	ldr	r3, [pc, #76]	; (800555c <SPI_Setup+0x74>)
 8005510:	2200      	movs	r2, #0
 8005512:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8005514:	4b11      	ldr	r3, [pc, #68]	; (800555c <SPI_Setup+0x74>)
 8005516:	f44f 7200 	mov.w	r2, #512	; 0x200
 800551a:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800551c:	4b0f      	ldr	r3, [pc, #60]	; (800555c <SPI_Setup+0x74>)
 800551e:	2230      	movs	r2, #48	; 0x30
 8005520:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005522:	4b0e      	ldr	r3, [pc, #56]	; (800555c <SPI_Setup+0x74>)
 8005524:	2200      	movs	r2, #0
 8005526:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005528:	4b0c      	ldr	r3, [pc, #48]	; (800555c <SPI_Setup+0x74>)
 800552a:	2200      	movs	r2, #0
 800552c:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800552e:	4b0b      	ldr	r3, [pc, #44]	; (800555c <SPI_Setup+0x74>)
 8005530:	2200      	movs	r2, #0
 8005532:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 7;
 8005534:	4b09      	ldr	r3, [pc, #36]	; (800555c <SPI_Setup+0x74>)
 8005536:	2207      	movs	r2, #7
 8005538:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800553a:	4b08      	ldr	r3, [pc, #32]	; (800555c <SPI_Setup+0x74>)
 800553c:	2200      	movs	r2, #0
 800553e:	631a      	str	r2, [r3, #48]	; 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8005540:	4b06      	ldr	r3, [pc, #24]	; (800555c <SPI_Setup+0x74>)
 8005542:	2208      	movs	r2, #8
 8005544:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005546:	4805      	ldr	r0, [pc, #20]	; (800555c <SPI_Setup+0x74>)
 8005548:	f003 fbab 	bl	8008ca2 <HAL_SPI_Init>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <SPI_Setup+0x6e>
	{
		Error_Handler();
 8005552:	f000 f807 	bl	8005564 <Error_Handler>
	}
}
 8005556:	bf00      	nop
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	20000e3c 	.word	0x20000e3c
 8005560:	40013000 	.word	0x40013000

08005564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005564:	b480      	push	{r7}
 8005566:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005568:	b672      	cpsid	i
}
 800556a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800556c:	e7fe      	b.n	800556c <Error_Handler+0x8>
	...

08005570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005576:	4b0e      	ldr	r3, [pc, #56]	; (80055b0 <HAL_MspInit+0x40>)
 8005578:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800557a:	4a0d      	ldr	r2, [pc, #52]	; (80055b0 <HAL_MspInit+0x40>)
 800557c:	f043 0301 	orr.w	r3, r3, #1
 8005580:	6613      	str	r3, [r2, #96]	; 0x60
 8005582:	4b0b      	ldr	r3, [pc, #44]	; (80055b0 <HAL_MspInit+0x40>)
 8005584:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005586:	f003 0301 	and.w	r3, r3, #1
 800558a:	607b      	str	r3, [r7, #4]
 800558c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800558e:	4b08      	ldr	r3, [pc, #32]	; (80055b0 <HAL_MspInit+0x40>)
 8005590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005592:	4a07      	ldr	r2, [pc, #28]	; (80055b0 <HAL_MspInit+0x40>)
 8005594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005598:	6593      	str	r3, [r2, #88]	; 0x58
 800559a:	4b05      	ldr	r3, [pc, #20]	; (80055b0 <HAL_MspInit+0x40>)
 800559c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800559e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055a2:	603b      	str	r3, [r7, #0]
 80055a4:	683b      	ldr	r3, [r7, #0]

}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bc80      	pop	{r7}
 80055ae:	4770      	bx	lr
 80055b0:	40021000 	.word	0x40021000

080055b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b09e      	sub	sp, #120	; 0x78
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055bc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80055c0:	2200      	movs	r2, #0
 80055c2:	601a      	str	r2, [r3, #0]
 80055c4:	605a      	str	r2, [r3, #4]
 80055c6:	609a      	str	r2, [r3, #8]
 80055c8:	60da      	str	r2, [r3, #12]
 80055ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80055cc:	f107 0310 	add.w	r3, r7, #16
 80055d0:	2254      	movs	r2, #84	; 0x54
 80055d2:	2100      	movs	r1, #0
 80055d4:	4618      	mov	r0, r3
 80055d6:	f005 ff67 	bl	800b4a8 <memset>
  if(huart->Instance==USART2)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a28      	ldr	r2, [pc, #160]	; (8005680 <HAL_UART_MspInit+0xcc>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d148      	bne.n	8005676 <HAL_UART_MspInit+0xc2>
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80055e4:	2302      	movs	r3, #2
 80055e6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80055e8:	2300      	movs	r3, #0
 80055ea:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80055ec:	f107 0310 	add.w	r3, r7, #16
 80055f0:	4618      	mov	r0, r3
 80055f2:	f002 fbcb 	bl	8007d8c <HAL_RCCEx_PeriphCLKConfig>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d001      	beq.n	8005600 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80055fc:	f7ff ffb2 	bl	8005564 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005600:	4b20      	ldr	r3, [pc, #128]	; (8005684 <HAL_UART_MspInit+0xd0>)
 8005602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005604:	4a1f      	ldr	r2, [pc, #124]	; (8005684 <HAL_UART_MspInit+0xd0>)
 8005606:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800560a:	6593      	str	r3, [r2, #88]	; 0x58
 800560c:	4b1d      	ldr	r3, [pc, #116]	; (8005684 <HAL_UART_MspInit+0xd0>)
 800560e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005614:	60fb      	str	r3, [r7, #12]
 8005616:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005618:	4b1a      	ldr	r3, [pc, #104]	; (8005684 <HAL_UART_MspInit+0xd0>)
 800561a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800561c:	4a19      	ldr	r2, [pc, #100]	; (8005684 <HAL_UART_MspInit+0xd0>)
 800561e:	f043 0301 	orr.w	r3, r3, #1
 8005622:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005624:	4b17      	ldr	r3, [pc, #92]	; (8005684 <HAL_UART_MspInit+0xd0>)
 8005626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005628:	f003 0301 	and.w	r3, r3, #1
 800562c:	60bb      	str	r3, [r7, #8]
 800562e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8005630:	2304      	movs	r3, #4
 8005632:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005634:	2302      	movs	r3, #2
 8005636:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005638:	2300      	movs	r3, #0
 800563a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800563c:	2303      	movs	r3, #3
 800563e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005640:	2307      	movs	r3, #7
 8005642:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8005644:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005648:	4619      	mov	r1, r3
 800564a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800564e:	f000 fc2d 	bl	8005eac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8005652:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005656:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005658:	2302      	movs	r3, #2
 800565a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800565c:	2300      	movs	r3, #0
 800565e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005660:	2303      	movs	r3, #3
 8005662:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005664:	2307      	movs	r3, #7
 8005666:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8005668:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800566c:	4619      	mov	r1, r3
 800566e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005672:	f000 fc1b 	bl	8005eac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005676:	bf00      	nop
 8005678:	3778      	adds	r7, #120	; 0x78
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	40004400 	.word	0x40004400
 8005684:	40021000 	.word	0x40021000

08005688 <HAL_TIM_OC_MspInit>:
  * @param TIM_HandleTypeDef Handle
  * @retval None
  */

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b088      	sub	sp, #32
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
	/* Setup the clock */
	__HAL_RCC_TIM2_CLK_ENABLE();
 8005690:	4b1e      	ldr	r3, [pc, #120]	; (800570c <HAL_TIM_OC_MspInit+0x84>)
 8005692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005694:	4a1d      	ldr	r2, [pc, #116]	; (800570c <HAL_TIM_OC_MspInit+0x84>)
 8005696:	f043 0301 	orr.w	r3, r3, #1
 800569a:	6593      	str	r3, [r2, #88]	; 0x58
 800569c:	4b1b      	ldr	r3, [pc, #108]	; (800570c <HAL_TIM_OC_MspInit+0x84>)
 800569e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	60bb      	str	r3, [r7, #8]
 80056a6:	68bb      	ldr	r3, [r7, #8]

	/* Enable the IRQ of TIM2 */
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80056a8:	201c      	movs	r0, #28
 80056aa:	f000 fbd6 	bl	8005e5a <HAL_NVIC_EnableIRQ>

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056ae:	f107 030c 	add.w	r3, r7, #12
 80056b2:	2200      	movs	r2, #0
 80056b4:	601a      	str	r2, [r3, #0]
 80056b6:	605a      	str	r2, [r3, #4]
 80056b8:	609a      	str	r2, [r3, #8]
 80056ba:	60da      	str	r2, [r3, #12]
 80056bc:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = TEMPHUMID_1_PIN;
 80056be:	2301      	movs	r3, #1
 80056c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80056c2:	2312      	movs	r3, #18
 80056c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80056c6:	2301      	movs	r3, #1
 80056c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056ca:	2300      	movs	r3, #0
 80056cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80056ce:	2301      	movs	r3, #1
 80056d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TEMPHUMID_PORT, &GPIO_InitStruct);
 80056d2:	f107 030c 	add.w	r3, r7, #12
 80056d6:	4619      	mov	r1, r3
 80056d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056dc:	f000 fbe6 	bl	8005eac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TEMPHUMID_2_PIN;
 80056e0:	2302      	movs	r3, #2
 80056e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80056e4:	2312      	movs	r3, #18
 80056e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80056e8:	2301      	movs	r3, #1
 80056ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056ec:	2300      	movs	r3, #0
 80056ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80056f0:	2301      	movs	r3, #1
 80056f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TEMPHUMID_PORT, &GPIO_InitStruct);
 80056f4:	f107 030c 	add.w	r3, r7, #12
 80056f8:	4619      	mov	r1, r3
 80056fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056fe:	f000 fbd5 	bl	8005eac <HAL_GPIO_Init>
}
 8005702:	bf00      	nop
 8005704:	3720      	adds	r7, #32
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	40021000 	.word	0x40021000

08005710 <HAL_TIM_OC_MspDeInit>:

void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]

    __HAL_RCC_TIM2_CLK_DISABLE();
 8005718:	4b06      	ldr	r3, [pc, #24]	; (8005734 <HAL_TIM_OC_MspDeInit+0x24>)
 800571a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800571c:	4a05      	ldr	r2, [pc, #20]	; (8005734 <HAL_TIM_OC_MspDeInit+0x24>)
 800571e:	f023 0301 	bic.w	r3, r3, #1
 8005722:	6593      	str	r3, [r2, #88]	; 0x58

    HAL_NVIC_DisableIRQ(TIM2_IRQn);
 8005724:	201c      	movs	r0, #28
 8005726:	f000 fba6 	bl	8005e76 <HAL_NVIC_DisableIRQ>
}
 800572a:	bf00      	nop
 800572c:	3708      	adds	r7, #8
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	40021000 	.word	0x40021000

08005738 <HAL_TIM_IC_MspInit>:
  * @param TIM_HandleTypeDef Handle
  * @retval None
  */

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
	/* Setup the clock */
	__HAL_RCC_TIM2_CLK_ENABLE();
 8005740:	4b1e      	ldr	r3, [pc, #120]	; (80057bc <HAL_TIM_IC_MspInit+0x84>)
 8005742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005744:	4a1d      	ldr	r2, [pc, #116]	; (80057bc <HAL_TIM_IC_MspInit+0x84>)
 8005746:	f043 0301 	orr.w	r3, r3, #1
 800574a:	6593      	str	r3, [r2, #88]	; 0x58
 800574c:	4b1b      	ldr	r3, [pc, #108]	; (80057bc <HAL_TIM_IC_MspInit+0x84>)
 800574e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	60bb      	str	r3, [r7, #8]
 8005756:	68bb      	ldr	r3, [r7, #8]

	/* Enable the IRQ of TIM2 */
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005758:	201c      	movs	r0, #28
 800575a:	f000 fb7e 	bl	8005e5a <HAL_NVIC_EnableIRQ>

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800575e:	f107 030c 	add.w	r3, r7, #12
 8005762:	2200      	movs	r2, #0
 8005764:	601a      	str	r2, [r3, #0]
 8005766:	605a      	str	r2, [r3, #4]
 8005768:	609a      	str	r2, [r3, #8]
 800576a:	60da      	str	r2, [r3, #12]
 800576c:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = TEMPHUMID_1_PIN;
 800576e:	2301      	movs	r3, #1
 8005770:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005772:	2312      	movs	r3, #18
 8005774:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005776:	2301      	movs	r3, #1
 8005778:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800577a:	2300      	movs	r3, #0
 800577c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800577e:	2301      	movs	r3, #1
 8005780:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TEMPHUMID_PORT, &GPIO_InitStruct);
 8005782:	f107 030c 	add.w	r3, r7, #12
 8005786:	4619      	mov	r1, r3
 8005788:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800578c:	f000 fb8e 	bl	8005eac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TEMPHUMID_2_PIN;
 8005790:	2302      	movs	r3, #2
 8005792:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005794:	2312      	movs	r3, #18
 8005796:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005798:	2301      	movs	r3, #1
 800579a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800579c:	2300      	movs	r3, #0
 800579e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80057a0:	2301      	movs	r3, #1
 80057a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TEMPHUMID_PORT, &GPIO_InitStruct);
 80057a4:	f107 030c 	add.w	r3, r7, #12
 80057a8:	4619      	mov	r1, r3
 80057aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80057ae:	f000 fb7d 	bl	8005eac <HAL_GPIO_Init>
}
 80057b2:	bf00      	nop
 80057b4:	3720      	adds	r7, #32
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	40021000 	.word	0x40021000

080057c0 <HAL_TIM_IC_MspDeInit>:

void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b082      	sub	sp, #8
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]

    __HAL_RCC_TIM2_CLK_DISABLE();
 80057c8:	4b06      	ldr	r3, [pc, #24]	; (80057e4 <HAL_TIM_IC_MspDeInit+0x24>)
 80057ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057cc:	4a05      	ldr	r2, [pc, #20]	; (80057e4 <HAL_TIM_IC_MspDeInit+0x24>)
 80057ce:	f023 0301 	bic.w	r3, r3, #1
 80057d2:	6593      	str	r3, [r2, #88]	; 0x58

    HAL_NVIC_DisableIRQ(TIM2_IRQn);
 80057d4:	201c      	movs	r0, #28
 80057d6:	f000 fb4e 	bl	8005e76 <HAL_NVIC_DisableIRQ>
}
 80057da:	bf00      	nop
 80057dc:	3708      	adds	r7, #8
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	40021000 	.word	0x40021000

080057e8 <HAL_RTC_MspInit>:
  * @param TIM_HandleTypeDef Handle
  * @retval None
  */

void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b084      	sub	sp, #16
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();
 80057f0:	4b13      	ldr	r3, [pc, #76]	; (8005840 <HAL_RTC_MspInit+0x58>)
 80057f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057f4:	4a12      	ldr	r2, [pc, #72]	; (8005840 <HAL_RTC_MspInit+0x58>)
 80057f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057fa:	6593      	str	r3, [r2, #88]	; 0x58
 80057fc:	4b10      	ldr	r3, [pc, #64]	; (8005840 <HAL_RTC_MspInit+0x58>)
 80057fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005800:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	68fb      	ldr	r3, [r7, #12]
	HAL_PWR_EnableBkUpAccess();
 8005808:	f001 fc30 	bl	800706c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE);
 800580c:	4b0c      	ldr	r3, [pc, #48]	; (8005840 <HAL_RTC_MspInit+0x58>)
 800580e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005812:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005816:	4a0a      	ldr	r2, [pc, #40]	; (8005840 <HAL_RTC_MspInit+0x58>)
 8005818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800581c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	__HAL_RCC_RTC_ENABLE();
 8005820:	4b07      	ldr	r3, [pc, #28]	; (8005840 <HAL_RTC_MspInit+0x58>)
 8005822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005826:	4a06      	ldr	r2, [pc, #24]	; (8005840 <HAL_RTC_MspInit+0x58>)
 8005828:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800582c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8005830:	2029      	movs	r0, #41	; 0x29
 8005832:	f000 fb12 	bl	8005e5a <HAL_NVIC_EnableIRQ>
}
 8005836:	bf00      	nop
 8005838:	3710      	adds	r7, #16
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	40021000 	.word	0x40021000

08005844 <HAL_I2C_MspInit>:
  * @param TIM_HandleTypeDef Handle
  * @retval None
  */

void HAL_I2C_MspInit(I2C_HandleTypeDef *hrtc)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b088      	sub	sp, #32
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
	__HAL_RCC_I2C1_CLK_ENABLE();
 800584c:	4b1d      	ldr	r3, [pc, #116]	; (80058c4 <HAL_I2C_MspInit+0x80>)
 800584e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005850:	4a1c      	ldr	r2, [pc, #112]	; (80058c4 <HAL_I2C_MspInit+0x80>)
 8005852:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005856:	6593      	str	r3, [r2, #88]	; 0x58
 8005858:	4b1a      	ldr	r3, [pc, #104]	; (80058c4 <HAL_I2C_MspInit+0x80>)
 800585a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800585c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005860:	60bb      	str	r3, [r7, #8]
 8005862:	68bb      	ldr	r3, [r7, #8]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005864:	f107 030c 	add.w	r3, r7, #12
 8005868:	2200      	movs	r2, #0
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	605a      	str	r2, [r3, #4]
 800586e:	609a      	str	r2, [r3, #8]
 8005870:	60da      	str	r2, [r3, #12]
 8005872:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = LCD_SCL_PIN;
 8005874:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005878:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800587a:	2312      	movs	r3, #18
 800587c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800587e:	2301      	movs	r3, #1
 8005880:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005882:	2300      	movs	r3, #0
 8005884:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005886:	2304      	movs	r3, #4
 8005888:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LCD_PORT, &GPIO_InitStruct);
 800588a:	f107 030c 	add.w	r3, r7, #12
 800588e:	4619      	mov	r1, r3
 8005890:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005894:	f000 fb0a 	bl	8005eac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_SDA_PIN;
 8005898:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800589c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800589e:	2312      	movs	r3, #18
 80058a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80058a2:	2301      	movs	r3, #1
 80058a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058a6:	2300      	movs	r3, #0
 80058a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80058aa:	2304      	movs	r3, #4
 80058ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LCD_PORT, &GPIO_InitStruct);
 80058ae:	f107 030c 	add.w	r3, r7, #12
 80058b2:	4619      	mov	r1, r3
 80058b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80058b8:	f000 faf8 	bl	8005eac <HAL_GPIO_Init>
}
 80058bc:	bf00      	nop
 80058be:	3720      	adds	r7, #32
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}
 80058c4:	40021000 	.word	0x40021000

080058c8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b088      	sub	sp, #32
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_SPI1_CLK_ENABLE();
 80058d0:	4b0f      	ldr	r3, [pc, #60]	; (8005910 <HAL_SPI_MspInit+0x48>)
 80058d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058d4:	4a0e      	ldr	r2, [pc, #56]	; (8005910 <HAL_SPI_MspInit+0x48>)
 80058d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80058da:	6613      	str	r3, [r2, #96]	; 0x60
 80058dc:	4b0c      	ldr	r3, [pc, #48]	; (8005910 <HAL_SPI_MspInit+0x48>)
 80058de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80058e4:	60bb      	str	r3, [r7, #8]
 80058e6:	68bb      	ldr	r3, [r7, #8]
	/**SPI1 GPIO Configuration
	PA5     ------> SPI1_SCK
	PA6     ------> SPI1_MISO
	PA7     ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80058e8:	2338      	movs	r3, #56	; 0x38
 80058ea:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058ec:	2302      	movs	r3, #2
 80058ee:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058f0:	2300      	movs	r3, #0
 80058f2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80058f4:	2303      	movs	r3, #3
 80058f6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80058f8:	2305      	movs	r3, #5
 80058fa:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80058fc:	f107 030c 	add.w	r3, r7, #12
 8005900:	4619      	mov	r1, r3
 8005902:	4804      	ldr	r0, [pc, #16]	; (8005914 <HAL_SPI_MspInit+0x4c>)
 8005904:	f000 fad2 	bl	8005eac <HAL_GPIO_Init>


}
 8005908:	bf00      	nop
 800590a:	3720      	adds	r7, #32
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}
 8005910:	40021000 	.word	0x40021000
 8005914:	48000400 	.word	0x48000400

08005918 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005918:	b480      	push	{r7}
 800591a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800591c:	e7fe      	b.n	800591c <NMI_Handler+0x4>

0800591e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800591e:	b480      	push	{r7}
 8005920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005922:	e7fe      	b.n	8005922 <HardFault_Handler+0x4>

08005924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005924:	b480      	push	{r7}
 8005926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005928:	e7fe      	b.n	8005928 <MemManage_Handler+0x4>

0800592a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800592a:	b480      	push	{r7}
 800592c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800592e:	e7fe      	b.n	800592e <BusFault_Handler+0x4>

08005930 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005930:	b480      	push	{r7}
 8005932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005934:	e7fe      	b.n	8005934 <UsageFault_Handler+0x4>

08005936 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005936:	b480      	push	{r7}
 8005938:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800593a:	bf00      	nop
 800593c:	46bd      	mov	sp, r7
 800593e:	bc80      	pop	{r7}
 8005940:	4770      	bx	lr

08005942 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005942:	b480      	push	{r7}
 8005944:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005946:	bf00      	nop
 8005948:	46bd      	mov	sp, r7
 800594a:	bc80      	pop	{r7}
 800594c:	4770      	bx	lr

0800594e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800594e:	b480      	push	{r7}
 8005950:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005952:	bf00      	nop
 8005954:	46bd      	mov	sp, r7
 8005956:	bc80      	pop	{r7}
 8005958:	4770      	bx	lr
	...

0800595c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005960:	f000 f924 	bl	8005bac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* LCD time base count */
  if(LCDUpdateCount < LCD_UPDATE_VALUE)
 8005964:	4b21      	ldr	r3, [pc, #132]	; (80059ec <SysTick_Handler+0x90>)
 8005966:	881b      	ldrh	r3, [r3, #0]
 8005968:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800596c:	d206      	bcs.n	800597c <SysTick_Handler+0x20>
  {
	  LCDUpdateCount++;
 800596e:	4b1f      	ldr	r3, [pc, #124]	; (80059ec <SysTick_Handler+0x90>)
 8005970:	881b      	ldrh	r3, [r3, #0]
 8005972:	3301      	adds	r3, #1
 8005974:	b29a      	uxth	r2, r3
 8005976:	4b1d      	ldr	r3, [pc, #116]	; (80059ec <SysTick_Handler+0x90>)
 8005978:	801a      	strh	r2, [r3, #0]
 800597a:	e008      	b.n	800598e <SysTick_Handler+0x32>
  }
  else
  {
	  flags.LCDUpdateFlag = TRUE;
 800597c:	4a1c      	ldr	r2, [pc, #112]	; (80059f0 <SysTick_Handler+0x94>)
 800597e:	7853      	ldrb	r3, [r2, #1]
 8005980:	2101      	movs	r1, #1
 8005982:	f361 0301 	bfi	r3, r1, #0, #2
 8005986:	7053      	strb	r3, [r2, #1]
	  LCDUpdateCount = 0;
 8005988:	4b18      	ldr	r3, [pc, #96]	; (80059ec <SysTick_Handler+0x90>)
 800598a:	2200      	movs	r2, #0
 800598c:	801a      	strh	r2, [r3, #0]
  }

  /* Sensor time base count */
  if(sensorUpdateCount < SENSOR_UPDATE_VALUE)
 800598e:	4b19      	ldr	r3, [pc, #100]	; (80059f4 <SysTick_Handler+0x98>)
 8005990:	881b      	ldrh	r3, [r3, #0]
 8005992:	f241 3287 	movw	r2, #4999	; 0x1387
 8005996:	4293      	cmp	r3, r2
 8005998:	d806      	bhi.n	80059a8 <SysTick_Handler+0x4c>
  {
	  sensorUpdateCount++;
 800599a:	4b16      	ldr	r3, [pc, #88]	; (80059f4 <SysTick_Handler+0x98>)
 800599c:	881b      	ldrh	r3, [r3, #0]
 800599e:	3301      	adds	r3, #1
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	4b14      	ldr	r3, [pc, #80]	; (80059f4 <SysTick_Handler+0x98>)
 80059a4:	801a      	strh	r2, [r3, #0]
 80059a6:	e008      	b.n	80059ba <SysTick_Handler+0x5e>
  }
  else
  {
	  flags.sensorUpdateFlag = TRUE;
 80059a8:	4a11      	ldr	r2, [pc, #68]	; (80059f0 <SysTick_Handler+0x94>)
 80059aa:	7853      	ldrb	r3, [r2, #1]
 80059ac:	2101      	movs	r1, #1
 80059ae:	f361 0383 	bfi	r3, r1, #2, #2
 80059b2:	7053      	strb	r3, [r2, #1]
	  sensorUpdateCount = 0;
 80059b4:	4b0f      	ldr	r3, [pc, #60]	; (80059f4 <SysTick_Handler+0x98>)
 80059b6:	2200      	movs	r2, #0
 80059b8:	801a      	strh	r2, [r3, #0]
  }

  /* Grow tent mode time base count */
  if(modeUpdateCount < MODE_UPDATE_VALUE)
 80059ba:	4b0f      	ldr	r3, [pc, #60]	; (80059f8 <SysTick_Handler+0x9c>)
 80059bc:	881b      	ldrh	r3, [r3, #0]
 80059be:	f242 720f 	movw	r2, #9999	; 0x270f
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d806      	bhi.n	80059d4 <SysTick_Handler+0x78>
  {
	  modeUpdateCount++;
 80059c6:	4b0c      	ldr	r3, [pc, #48]	; (80059f8 <SysTick_Handler+0x9c>)
 80059c8:	881b      	ldrh	r3, [r3, #0]
 80059ca:	3301      	adds	r3, #1
 80059cc:	b29a      	uxth	r2, r3
 80059ce:	4b0a      	ldr	r3, [pc, #40]	; (80059f8 <SysTick_Handler+0x9c>)
 80059d0:	801a      	strh	r2, [r3, #0]
	  flags.modeUpdateFlag = TRUE;
	  modeUpdateCount = 0;
  }

  /* USER CODE END SysTick_IRQn 1 */
}
 80059d2:	e008      	b.n	80059e6 <SysTick_Handler+0x8a>
	  flags.modeUpdateFlag = TRUE;
 80059d4:	4a06      	ldr	r2, [pc, #24]	; (80059f0 <SysTick_Handler+0x94>)
 80059d6:	7853      	ldrb	r3, [r2, #1]
 80059d8:	2101      	movs	r1, #1
 80059da:	f361 1305 	bfi	r3, r1, #4, #2
 80059de:	7053      	strb	r3, [r2, #1]
	  modeUpdateCount = 0;
 80059e0:	4b05      	ldr	r3, [pc, #20]	; (80059f8 <SysTick_Handler+0x9c>)
 80059e2:	2200      	movs	r2, #0
 80059e4:	801a      	strh	r2, [r3, #0]
}
 80059e6:	bf00      	nop
 80059e8:	bd80      	pop	{r7, pc}
 80059ea:	bf00      	nop
 80059ec:	20000eb0 	.word	0x20000eb0
 80059f0:	20000ea0 	.word	0x20000ea0
 80059f4:	20000eb2 	.word	0x20000eb2
 80059f8:	20000eb4 	.word	0x20000eb4

080059fc <TIM6_DAC_IRQHandler>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32l4xx.s).                    */
/******************************************************************************/

void TIM6_DAC_IRQHandler(void)
{
 80059fc:	b480      	push	{r7}
 80059fe:	af00      	add	r7, sp, #0

}
 8005a00:	bf00      	nop
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bc80      	pop	{r7}
 8005a06:	4770      	bx	lr

08005a08 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&tim2OC);
 8005a0c:	4803      	ldr	r0, [pc, #12]	; (8005a1c <TIM2_IRQHandler+0x14>)
 8005a0e:	f004 f995 	bl	8009d3c <HAL_TIM_IRQHandler>
	HAL_TIM_IRQHandler(&tim2IC);
 8005a12:	4803      	ldr	r0, [pc, #12]	; (8005a20 <TIM2_IRQHandler+0x18>)
 8005a14:	f004 f992 	bl	8009d3c <HAL_TIM_IRQHandler>
}
 8005a18:	bf00      	nop
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	20000ca4 	.word	0x20000ca4
 8005a20:	20000cf0 	.word	0x20000cf0

08005a24 <RTC_Alarm_IRQHandler>:

void RTC_Alarm_IRQHandler()
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	af00      	add	r7, sp, #0
	HAL_RTC_AlarmIRQHandler(&rtc1);
 8005a28:	4802      	ldr	r0, [pc, #8]	; (8005a34 <RTC_Alarm_IRQHandler+0x10>)
 8005a2a:	f003 f81b 	bl	8008a64 <HAL_RTC_AlarmIRQHandler>
}
 8005a2e:	bf00      	nop
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop
 8005a34:	200004a4 	.word	0x200004a4

08005a38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b086      	sub	sp, #24
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005a40:	4a14      	ldr	r2, [pc, #80]	; (8005a94 <_sbrk+0x5c>)
 8005a42:	4b15      	ldr	r3, [pc, #84]	; (8005a98 <_sbrk+0x60>)
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005a4c:	4b13      	ldr	r3, [pc, #76]	; (8005a9c <_sbrk+0x64>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d102      	bne.n	8005a5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005a54:	4b11      	ldr	r3, [pc, #68]	; (8005a9c <_sbrk+0x64>)
 8005a56:	4a12      	ldr	r2, [pc, #72]	; (8005aa0 <_sbrk+0x68>)
 8005a58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005a5a:	4b10      	ldr	r3, [pc, #64]	; (8005a9c <_sbrk+0x64>)
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4413      	add	r3, r2
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d207      	bcs.n	8005a78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005a68:	f005 fcda 	bl	800b420 <__errno>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	220c      	movs	r2, #12
 8005a70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005a72:	f04f 33ff 	mov.w	r3, #4294967295
 8005a76:	e009      	b.n	8005a8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005a78:	4b08      	ldr	r3, [pc, #32]	; (8005a9c <_sbrk+0x64>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005a7e:	4b07      	ldr	r3, [pc, #28]	; (8005a9c <_sbrk+0x64>)
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4413      	add	r3, r2
 8005a86:	4a05      	ldr	r2, [pc, #20]	; (8005a9c <_sbrk+0x64>)
 8005a88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3718      	adds	r7, #24
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	20010000 	.word	0x20010000
 8005a98:	00000400 	.word	0x00000400
 8005a9c:	20000eb8 	.word	0x20000eb8
 8005aa0:	20000ed0 	.word	0x20000ed0

08005aa4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
#endif
}
 8005aa8:	bf00      	nop
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bc80      	pop	{r7}
 8005aae:	4770      	bx	lr

08005ab0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005ab0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005ae8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005ab4:	f7ff fff6 	bl	8005aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ab8:	480c      	ldr	r0, [pc, #48]	; (8005aec <LoopForever+0x6>)
  ldr r1, =_edata
 8005aba:	490d      	ldr	r1, [pc, #52]	; (8005af0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005abc:	4a0d      	ldr	r2, [pc, #52]	; (8005af4 <LoopForever+0xe>)
  movs r3, #0
 8005abe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005ac0:	e002      	b.n	8005ac8 <LoopCopyDataInit>

08005ac2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005ac2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005ac4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005ac6:	3304      	adds	r3, #4

08005ac8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005ac8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005aca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005acc:	d3f9      	bcc.n	8005ac2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005ace:	4a0a      	ldr	r2, [pc, #40]	; (8005af8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005ad0:	4c0a      	ldr	r4, [pc, #40]	; (8005afc <LoopForever+0x16>)
  movs r3, #0
 8005ad2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ad4:	e001      	b.n	8005ada <LoopFillZerobss>

08005ad6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005ad6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ad8:	3204      	adds	r2, #4

08005ada <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005ada:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005adc:	d3fb      	bcc.n	8005ad6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005ade:	f005 fca5 	bl	800b42c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005ae2:	f7ff fb65 	bl	80051b0 <main>

08005ae6 <LoopForever>:

LoopForever:
    b LoopForever
 8005ae6:	e7fe      	b.n	8005ae6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005ae8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8005aec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005af0:	2000043c 	.word	0x2000043c
  ldr r2, =_sidata
 8005af4:	0800c26c 	.word	0x0800c26c
  ldr r2, =_sbss
 8005af8:	2000043c 	.word	0x2000043c
  ldr r4, =_ebss
 8005afc:	20000ed0 	.word	0x20000ed0

08005b00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005b00:	e7fe      	b.n	8005b00 <ADC1_IRQHandler>

08005b02 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005b02:	b580      	push	{r7, lr}
 8005b04:	b082      	sub	sp, #8
 8005b06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005b0c:	2003      	movs	r0, #3
 8005b0e:	f000 f97d 	bl	8005e0c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005b12:	2000      	movs	r0, #0
 8005b14:	f000 f80e 	bl	8005b34 <HAL_InitTick>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d002      	beq.n	8005b24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	71fb      	strb	r3, [r7, #7]
 8005b22:	e001      	b.n	8005b28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005b24:	f7ff fd24 	bl	8005570 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005b28:	79fb      	ldrb	r3, [r7, #7]
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3708      	adds	r7, #8
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
	...

08005b34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005b40:	4b17      	ldr	r3, [pc, #92]	; (8005ba0 <HAL_InitTick+0x6c>)
 8005b42:	781b      	ldrb	r3, [r3, #0]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d023      	beq.n	8005b90 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005b48:	4b16      	ldr	r3, [pc, #88]	; (8005ba4 <HAL_InitTick+0x70>)
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	4b14      	ldr	r3, [pc, #80]	; (8005ba0 <HAL_InitTick+0x6c>)
 8005b4e:	781b      	ldrb	r3, [r3, #0]
 8005b50:	4619      	mov	r1, r3
 8005b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005b56:	fbb3 f3f1 	udiv	r3, r3, r1
 8005b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f000 f997 	bl	8005e92 <HAL_SYSTICK_Config>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d10f      	bne.n	8005b8a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2b0f      	cmp	r3, #15
 8005b6e:	d809      	bhi.n	8005b84 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005b70:	2200      	movs	r2, #0
 8005b72:	6879      	ldr	r1, [r7, #4]
 8005b74:	f04f 30ff 	mov.w	r0, #4294967295
 8005b78:	f000 f953 	bl	8005e22 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005b7c:	4a0a      	ldr	r2, [pc, #40]	; (8005ba8 <HAL_InitTick+0x74>)
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6013      	str	r3, [r2, #0]
 8005b82:	e007      	b.n	8005b94 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	73fb      	strb	r3, [r7, #15]
 8005b88:	e004      	b.n	8005b94 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	73fb      	strb	r3, [r7, #15]
 8005b8e:	e001      	b.n	8005b94 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3710      	adds	r7, #16
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	200003d4 	.word	0x200003d4
 8005ba4:	200003cc 	.word	0x200003cc
 8005ba8:	200003d0 	.word	0x200003d0

08005bac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005bac:	b480      	push	{r7}
 8005bae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005bb0:	4b05      	ldr	r3, [pc, #20]	; (8005bc8 <HAL_IncTick+0x1c>)
 8005bb2:	781b      	ldrb	r3, [r3, #0]
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	4b05      	ldr	r3, [pc, #20]	; (8005bcc <HAL_IncTick+0x20>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4413      	add	r3, r2
 8005bbc:	4a03      	ldr	r2, [pc, #12]	; (8005bcc <HAL_IncTick+0x20>)
 8005bbe:	6013      	str	r3, [r2, #0]
}
 8005bc0:	bf00      	nop
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bc80      	pop	{r7}
 8005bc6:	4770      	bx	lr
 8005bc8:	200003d4 	.word	0x200003d4
 8005bcc:	20000ebc 	.word	0x20000ebc

08005bd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	af00      	add	r7, sp, #0
  return uwTick;
 8005bd4:	4b02      	ldr	r3, [pc, #8]	; (8005be0 <HAL_GetTick+0x10>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bc80      	pop	{r7}
 8005bde:	4770      	bx	lr
 8005be0:	20000ebc 	.word	0x20000ebc

08005be4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005bec:	f7ff fff0 	bl	8005bd0 <HAL_GetTick>
 8005bf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bfc:	d005      	beq.n	8005c0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005bfe:	4b0a      	ldr	r3, [pc, #40]	; (8005c28 <HAL_Delay+0x44>)
 8005c00:	781b      	ldrb	r3, [r3, #0]
 8005c02:	461a      	mov	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	4413      	add	r3, r2
 8005c08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005c0a:	bf00      	nop
 8005c0c:	f7ff ffe0 	bl	8005bd0 <HAL_GetTick>
 8005c10:	4602      	mov	r2, r0
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	1ad3      	subs	r3, r2, r3
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d8f7      	bhi.n	8005c0c <HAL_Delay+0x28>
  {
  }
}
 8005c1c:	bf00      	nop
 8005c1e:	bf00      	nop
 8005c20:	3710      	adds	r7, #16
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	200003d4 	.word	0x200003d4

08005c2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b085      	sub	sp, #20
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f003 0307 	and.w	r3, r3, #7
 8005c3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005c3c:	4b0c      	ldr	r3, [pc, #48]	; (8005c70 <__NVIC_SetPriorityGrouping+0x44>)
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005c48:	4013      	ands	r3, r2
 8005c4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005c54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005c58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c5e:	4a04      	ldr	r2, [pc, #16]	; (8005c70 <__NVIC_SetPriorityGrouping+0x44>)
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	60d3      	str	r3, [r2, #12]
}
 8005c64:	bf00      	nop
 8005c66:	3714      	adds	r7, #20
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bc80      	pop	{r7}
 8005c6c:	4770      	bx	lr
 8005c6e:	bf00      	nop
 8005c70:	e000ed00 	.word	0xe000ed00

08005c74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c74:	b480      	push	{r7}
 8005c76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c78:	4b04      	ldr	r3, [pc, #16]	; (8005c8c <__NVIC_GetPriorityGrouping+0x18>)
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	0a1b      	lsrs	r3, r3, #8
 8005c7e:	f003 0307 	and.w	r3, r3, #7
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bc80      	pop	{r7}
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	e000ed00 	.word	0xe000ed00

08005c90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b083      	sub	sp, #12
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	4603      	mov	r3, r0
 8005c98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	db0b      	blt.n	8005cba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ca2:	79fb      	ldrb	r3, [r7, #7]
 8005ca4:	f003 021f 	and.w	r2, r3, #31
 8005ca8:	4906      	ldr	r1, [pc, #24]	; (8005cc4 <__NVIC_EnableIRQ+0x34>)
 8005caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cae:	095b      	lsrs	r3, r3, #5
 8005cb0:	2001      	movs	r0, #1
 8005cb2:	fa00 f202 	lsl.w	r2, r0, r2
 8005cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005cba:	bf00      	nop
 8005cbc:	370c      	adds	r7, #12
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bc80      	pop	{r7}
 8005cc2:	4770      	bx	lr
 8005cc4:	e000e100 	.word	0xe000e100

08005cc8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	4603      	mov	r3, r0
 8005cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	db12      	blt.n	8005d00 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005cda:	79fb      	ldrb	r3, [r7, #7]
 8005cdc:	f003 021f 	and.w	r2, r3, #31
 8005ce0:	490a      	ldr	r1, [pc, #40]	; (8005d0c <__NVIC_DisableIRQ+0x44>)
 8005ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ce6:	095b      	lsrs	r3, r3, #5
 8005ce8:	2001      	movs	r0, #1
 8005cea:	fa00 f202 	lsl.w	r2, r0, r2
 8005cee:	3320      	adds	r3, #32
 8005cf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005cf4:	f3bf 8f4f 	dsb	sy
}
 8005cf8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005cfa:	f3bf 8f6f 	isb	sy
}
 8005cfe:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005d00:	bf00      	nop
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bc80      	pop	{r7}
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	e000e100 	.word	0xe000e100

08005d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b083      	sub	sp, #12
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	4603      	mov	r3, r0
 8005d18:	6039      	str	r1, [r7, #0]
 8005d1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	db0a      	blt.n	8005d3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	b2da      	uxtb	r2, r3
 8005d28:	490c      	ldr	r1, [pc, #48]	; (8005d5c <__NVIC_SetPriority+0x4c>)
 8005d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d2e:	0112      	lsls	r2, r2, #4
 8005d30:	b2d2      	uxtb	r2, r2
 8005d32:	440b      	add	r3, r1
 8005d34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d38:	e00a      	b.n	8005d50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	b2da      	uxtb	r2, r3
 8005d3e:	4908      	ldr	r1, [pc, #32]	; (8005d60 <__NVIC_SetPriority+0x50>)
 8005d40:	79fb      	ldrb	r3, [r7, #7]
 8005d42:	f003 030f 	and.w	r3, r3, #15
 8005d46:	3b04      	subs	r3, #4
 8005d48:	0112      	lsls	r2, r2, #4
 8005d4a:	b2d2      	uxtb	r2, r2
 8005d4c:	440b      	add	r3, r1
 8005d4e:	761a      	strb	r2, [r3, #24]
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bc80      	pop	{r7}
 8005d58:	4770      	bx	lr
 8005d5a:	bf00      	nop
 8005d5c:	e000e100 	.word	0xe000e100
 8005d60:	e000ed00 	.word	0xe000ed00

08005d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b089      	sub	sp, #36	; 0x24
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f003 0307 	and.w	r3, r3, #7
 8005d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005d78:	69fb      	ldr	r3, [r7, #28]
 8005d7a:	f1c3 0307 	rsb	r3, r3, #7
 8005d7e:	2b04      	cmp	r3, #4
 8005d80:	bf28      	it	cs
 8005d82:	2304      	movcs	r3, #4
 8005d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	3304      	adds	r3, #4
 8005d8a:	2b06      	cmp	r3, #6
 8005d8c:	d902      	bls.n	8005d94 <NVIC_EncodePriority+0x30>
 8005d8e:	69fb      	ldr	r3, [r7, #28]
 8005d90:	3b03      	subs	r3, #3
 8005d92:	e000      	b.n	8005d96 <NVIC_EncodePriority+0x32>
 8005d94:	2300      	movs	r3, #0
 8005d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d98:	f04f 32ff 	mov.w	r2, #4294967295
 8005d9c:	69bb      	ldr	r3, [r7, #24]
 8005d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005da2:	43da      	mvns	r2, r3
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	401a      	ands	r2, r3
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005dac:	f04f 31ff 	mov.w	r1, #4294967295
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	fa01 f303 	lsl.w	r3, r1, r3
 8005db6:	43d9      	mvns	r1, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005dbc:	4313      	orrs	r3, r2
         );
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3724      	adds	r7, #36	; 0x24
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bc80      	pop	{r7}
 8005dc6:	4770      	bx	lr

08005dc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b082      	sub	sp, #8
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005dd8:	d301      	bcc.n	8005dde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e00f      	b.n	8005dfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005dde:	4a0a      	ldr	r2, [pc, #40]	; (8005e08 <SysTick_Config+0x40>)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	3b01      	subs	r3, #1
 8005de4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005de6:	210f      	movs	r1, #15
 8005de8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dec:	f7ff ff90 	bl	8005d10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005df0:	4b05      	ldr	r3, [pc, #20]	; (8005e08 <SysTick_Config+0x40>)
 8005df2:	2200      	movs	r2, #0
 8005df4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005df6:	4b04      	ldr	r3, [pc, #16]	; (8005e08 <SysTick_Config+0x40>)
 8005df8:	2207      	movs	r2, #7
 8005dfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	3708      	adds	r7, #8
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	e000e010 	.word	0xe000e010

08005e0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f7ff ff09 	bl	8005c2c <__NVIC_SetPriorityGrouping>
}
 8005e1a:	bf00      	nop
 8005e1c:	3708      	adds	r7, #8
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}

08005e22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005e22:	b580      	push	{r7, lr}
 8005e24:	b086      	sub	sp, #24
 8005e26:	af00      	add	r7, sp, #0
 8005e28:	4603      	mov	r3, r0
 8005e2a:	60b9      	str	r1, [r7, #8]
 8005e2c:	607a      	str	r2, [r7, #4]
 8005e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005e30:	2300      	movs	r3, #0
 8005e32:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005e34:	f7ff ff1e 	bl	8005c74 <__NVIC_GetPriorityGrouping>
 8005e38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	68b9      	ldr	r1, [r7, #8]
 8005e3e:	6978      	ldr	r0, [r7, #20]
 8005e40:	f7ff ff90 	bl	8005d64 <NVIC_EncodePriority>
 8005e44:	4602      	mov	r2, r0
 8005e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005e4a:	4611      	mov	r1, r2
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f7ff ff5f 	bl	8005d10 <__NVIC_SetPriority>
}
 8005e52:	bf00      	nop
 8005e54:	3718      	adds	r7, #24
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}

08005e5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	b082      	sub	sp, #8
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	4603      	mov	r3, r0
 8005e62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e68:	4618      	mov	r0, r3
 8005e6a:	f7ff ff11 	bl	8005c90 <__NVIC_EnableIRQ>
}
 8005e6e:	bf00      	nop
 8005e70:	3708      	adds	r7, #8
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd80      	pop	{r7, pc}

08005e76 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b082      	sub	sp, #8
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005e80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e84:	4618      	mov	r0, r3
 8005e86:	f7ff ff1f 	bl	8005cc8 <__NVIC_DisableIRQ>
}
 8005e8a:	bf00      	nop
 8005e8c:	3708      	adds	r7, #8
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}

08005e92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005e92:	b580      	push	{r7, lr}
 8005e94:	b082      	sub	sp, #8
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7ff ff94 	bl	8005dc8 <SysTick_Config>
 8005ea0:	4603      	mov	r3, r0
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3708      	adds	r7, #8
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}
	...

08005eac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b087      	sub	sp, #28
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005eba:	e148      	b.n	800614e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	681a      	ldr	r2, [r3, #0]
 8005ec0:	2101      	movs	r1, #1
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec8:	4013      	ands	r3, r2
 8005eca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	f000 813a 	beq.w	8006148 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f003 0303 	and.w	r3, r3, #3
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d005      	beq.n	8005eec <HAL_GPIO_Init+0x40>
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	685b      	ldr	r3, [r3, #4]
 8005ee4:	f003 0303 	and.w	r3, r3, #3
 8005ee8:	2b02      	cmp	r3, #2
 8005eea:	d130      	bne.n	8005f4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	005b      	lsls	r3, r3, #1
 8005ef6:	2203      	movs	r2, #3
 8005ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8005efc:	43db      	mvns	r3, r3
 8005efe:	693a      	ldr	r2, [r7, #16]
 8005f00:	4013      	ands	r3, r2
 8005f02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	68da      	ldr	r2, [r3, #12]
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	005b      	lsls	r3, r3, #1
 8005f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f22:	2201      	movs	r2, #1
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2a:	43db      	mvns	r3, r3
 8005f2c:	693a      	ldr	r2, [r7, #16]
 8005f2e:	4013      	ands	r3, r2
 8005f30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	091b      	lsrs	r3, r3, #4
 8005f38:	f003 0201 	and.w	r2, r3, #1
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f42:	693a      	ldr	r2, [r7, #16]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f003 0303 	and.w	r3, r3, #3
 8005f56:	2b03      	cmp	r3, #3
 8005f58:	d017      	beq.n	8005f8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	005b      	lsls	r3, r3, #1
 8005f64:	2203      	movs	r2, #3
 8005f66:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6a:	43db      	mvns	r3, r3
 8005f6c:	693a      	ldr	r2, [r7, #16]
 8005f6e:	4013      	ands	r3, r2
 8005f70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	689a      	ldr	r2, [r3, #8]
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	005b      	lsls	r3, r3, #1
 8005f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7e:	693a      	ldr	r2, [r7, #16]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	693a      	ldr	r2, [r7, #16]
 8005f88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f003 0303 	and.w	r3, r3, #3
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d123      	bne.n	8005fde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	08da      	lsrs	r2, r3, #3
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	3208      	adds	r2, #8
 8005f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005fa4:	697b      	ldr	r3, [r7, #20]
 8005fa6:	f003 0307 	and.w	r3, r3, #7
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	220f      	movs	r2, #15
 8005fae:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb2:	43db      	mvns	r3, r3
 8005fb4:	693a      	ldr	r2, [r7, #16]
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	691a      	ldr	r2, [r3, #16]
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	f003 0307 	and.w	r3, r3, #7
 8005fc4:	009b      	lsls	r3, r3, #2
 8005fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	08da      	lsrs	r2, r3, #3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	3208      	adds	r2, #8
 8005fd8:	6939      	ldr	r1, [r7, #16]
 8005fda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	005b      	lsls	r3, r3, #1
 8005fe8:	2203      	movs	r2, #3
 8005fea:	fa02 f303 	lsl.w	r3, r2, r3
 8005fee:	43db      	mvns	r3, r3
 8005ff0:	693a      	ldr	r2, [r7, #16]
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	f003 0203 	and.w	r2, r3, #3
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	005b      	lsls	r3, r3, #1
 8006002:	fa02 f303 	lsl.w	r3, r2, r3
 8006006:	693a      	ldr	r2, [r7, #16]
 8006008:	4313      	orrs	r3, r2
 800600a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	693a      	ldr	r2, [r7, #16]
 8006010:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800601a:	2b00      	cmp	r3, #0
 800601c:	f000 8094 	beq.w	8006148 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006020:	4b52      	ldr	r3, [pc, #328]	; (800616c <HAL_GPIO_Init+0x2c0>)
 8006022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006024:	4a51      	ldr	r2, [pc, #324]	; (800616c <HAL_GPIO_Init+0x2c0>)
 8006026:	f043 0301 	orr.w	r3, r3, #1
 800602a:	6613      	str	r3, [r2, #96]	; 0x60
 800602c:	4b4f      	ldr	r3, [pc, #316]	; (800616c <HAL_GPIO_Init+0x2c0>)
 800602e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006030:	f003 0301 	and.w	r3, r3, #1
 8006034:	60bb      	str	r3, [r7, #8]
 8006036:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006038:	4a4d      	ldr	r2, [pc, #308]	; (8006170 <HAL_GPIO_Init+0x2c4>)
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	089b      	lsrs	r3, r3, #2
 800603e:	3302      	adds	r3, #2
 8006040:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006044:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f003 0303 	and.w	r3, r3, #3
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	220f      	movs	r2, #15
 8006050:	fa02 f303 	lsl.w	r3, r2, r3
 8006054:	43db      	mvns	r3, r3
 8006056:	693a      	ldr	r2, [r7, #16]
 8006058:	4013      	ands	r3, r2
 800605a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006062:	d00d      	beq.n	8006080 <HAL_GPIO_Init+0x1d4>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a43      	ldr	r2, [pc, #268]	; (8006174 <HAL_GPIO_Init+0x2c8>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d007      	beq.n	800607c <HAL_GPIO_Init+0x1d0>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a42      	ldr	r2, [pc, #264]	; (8006178 <HAL_GPIO_Init+0x2cc>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d101      	bne.n	8006078 <HAL_GPIO_Init+0x1cc>
 8006074:	2302      	movs	r3, #2
 8006076:	e004      	b.n	8006082 <HAL_GPIO_Init+0x1d6>
 8006078:	2307      	movs	r3, #7
 800607a:	e002      	b.n	8006082 <HAL_GPIO_Init+0x1d6>
 800607c:	2301      	movs	r3, #1
 800607e:	e000      	b.n	8006082 <HAL_GPIO_Init+0x1d6>
 8006080:	2300      	movs	r3, #0
 8006082:	697a      	ldr	r2, [r7, #20]
 8006084:	f002 0203 	and.w	r2, r2, #3
 8006088:	0092      	lsls	r2, r2, #2
 800608a:	4093      	lsls	r3, r2
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	4313      	orrs	r3, r2
 8006090:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006092:	4937      	ldr	r1, [pc, #220]	; (8006170 <HAL_GPIO_Init+0x2c4>)
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	089b      	lsrs	r3, r3, #2
 8006098:	3302      	adds	r3, #2
 800609a:	693a      	ldr	r2, [r7, #16]
 800609c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80060a0:	4b36      	ldr	r3, [pc, #216]	; (800617c <HAL_GPIO_Init+0x2d0>)
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	43db      	mvns	r3, r3
 80060aa:	693a      	ldr	r2, [r7, #16]
 80060ac:	4013      	ands	r3, r2
 80060ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80060c4:	4a2d      	ldr	r2, [pc, #180]	; (800617c <HAL_GPIO_Init+0x2d0>)
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80060ca:	4b2c      	ldr	r3, [pc, #176]	; (800617c <HAL_GPIO_Init+0x2d0>)
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	43db      	mvns	r3, r3
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	4013      	ands	r3, r2
 80060d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d003      	beq.n	80060ee <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80060ee:	4a23      	ldr	r2, [pc, #140]	; (800617c <HAL_GPIO_Init+0x2d0>)
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80060f4:	4b21      	ldr	r3, [pc, #132]	; (800617c <HAL_GPIO_Init+0x2d0>)
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	43db      	mvns	r3, r3
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	4013      	ands	r3, r2
 8006102:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800610c:	2b00      	cmp	r3, #0
 800610e:	d003      	beq.n	8006118 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8006110:	693a      	ldr	r2, [r7, #16]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	4313      	orrs	r3, r2
 8006116:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006118:	4a18      	ldr	r2, [pc, #96]	; (800617c <HAL_GPIO_Init+0x2d0>)
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800611e:	4b17      	ldr	r3, [pc, #92]	; (800617c <HAL_GPIO_Init+0x2d0>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	43db      	mvns	r3, r3
 8006128:	693a      	ldr	r2, [r7, #16]
 800612a:	4013      	ands	r3, r2
 800612c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	4313      	orrs	r3, r2
 8006140:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006142:	4a0e      	ldr	r2, [pc, #56]	; (800617c <HAL_GPIO_Init+0x2d0>)
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	3301      	adds	r3, #1
 800614c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	fa22 f303 	lsr.w	r3, r2, r3
 8006158:	2b00      	cmp	r3, #0
 800615a:	f47f aeaf 	bne.w	8005ebc <HAL_GPIO_Init+0x10>
  }
}
 800615e:	bf00      	nop
 8006160:	bf00      	nop
 8006162:	371c      	adds	r7, #28
 8006164:	46bd      	mov	sp, r7
 8006166:	bc80      	pop	{r7}
 8006168:	4770      	bx	lr
 800616a:	bf00      	nop
 800616c:	40021000 	.word	0x40021000
 8006170:	40010000 	.word	0x40010000
 8006174:	48000400 	.word	0x48000400
 8006178:	48000800 	.word	0x48000800
 800617c:	40010400 	.word	0x40010400

08006180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	460b      	mov	r3, r1
 800618a:	807b      	strh	r3, [r7, #2]
 800618c:	4613      	mov	r3, r2
 800618e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006190:	787b      	ldrb	r3, [r7, #1]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d003      	beq.n	800619e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006196:	887a      	ldrh	r2, [r7, #2]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800619c:	e002      	b.n	80061a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800619e:	887a      	ldrh	r2, [r7, #2]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bc80      	pop	{r7}
 80061ac:	4770      	bx	lr

080061ae <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80061ae:	b580      	push	{r7, lr}
 80061b0:	b082      	sub	sp, #8
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d101      	bne.n	80061c0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e081      	b.n	80062c4 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d106      	bne.n	80061da <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f7ff fb35 	bl	8005844 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2224      	movs	r2, #36	; 0x24
 80061de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f022 0201 	bic.w	r2, r2, #1
 80061f0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	685a      	ldr	r2, [r3, #4]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80061fe:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	689a      	ldr	r2, [r3, #8]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800620e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d107      	bne.n	8006228 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	689a      	ldr	r2, [r3, #8]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006224:	609a      	str	r2, [r3, #8]
 8006226:	e006      	b.n	8006236 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689a      	ldr	r2, [r3, #8]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006234:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	2b02      	cmp	r3, #2
 800623c:	d104      	bne.n	8006248 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006246:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	6812      	ldr	r2, [r2, #0]
 8006252:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006256:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800625a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68da      	ldr	r2, [r3, #12]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800626a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	691a      	ldr	r2, [r3, #16]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	695b      	ldr	r3, [r3, #20]
 8006274:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	430a      	orrs	r2, r1
 8006284:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	69d9      	ldr	r1, [r3, #28]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6a1a      	ldr	r2, [r3, #32]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	430a      	orrs	r2, r1
 8006294:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f042 0201 	orr.w	r2, r2, #1
 80062a4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2220      	movs	r2, #32
 80062b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3708      	adds	r7, #8
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b088      	sub	sp, #32
 80062d0:	af02      	add	r7, sp, #8
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	607a      	str	r2, [r7, #4]
 80062d6:	461a      	mov	r2, r3
 80062d8:	460b      	mov	r3, r1
 80062da:	817b      	strh	r3, [r7, #10]
 80062dc:	4613      	mov	r3, r2
 80062de:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	2b20      	cmp	r3, #32
 80062ea:	f040 80da 	bne.w	80064a2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d101      	bne.n	80062fc <HAL_I2C_Master_Transmit+0x30>
 80062f8:	2302      	movs	r3, #2
 80062fa:	e0d3      	b.n	80064a4 <HAL_I2C_Master_Transmit+0x1d8>
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006304:	f7ff fc64 	bl	8005bd0 <HAL_GetTick>
 8006308:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	9300      	str	r3, [sp, #0]
 800630e:	2319      	movs	r3, #25
 8006310:	2201      	movs	r2, #1
 8006312:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f000 fc55 	bl	8006bc6 <I2C_WaitOnFlagUntilTimeout>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d001      	beq.n	8006326 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e0be      	b.n	80064a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2221      	movs	r2, #33	; 0x21
 800632a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2210      	movs	r2, #16
 8006332:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	2200      	movs	r2, #0
 800633a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	687a      	ldr	r2, [r7, #4]
 8006340:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	893a      	ldrh	r2, [r7, #8]
 8006346:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2200      	movs	r2, #0
 800634c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006352:	b29b      	uxth	r3, r3
 8006354:	2bff      	cmp	r3, #255	; 0xff
 8006356:	d90e      	bls.n	8006376 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	22ff      	movs	r2, #255	; 0xff
 800635c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006362:	b2da      	uxtb	r2, r3
 8006364:	8979      	ldrh	r1, [r7, #10]
 8006366:	4b51      	ldr	r3, [pc, #324]	; (80064ac <HAL_I2C_Master_Transmit+0x1e0>)
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800636e:	68f8      	ldr	r0, [r7, #12]
 8006370:	f000 fe4c 	bl	800700c <I2C_TransferConfig>
 8006374:	e06c      	b.n	8006450 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800637a:	b29a      	uxth	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006384:	b2da      	uxtb	r2, r3
 8006386:	8979      	ldrh	r1, [r7, #10]
 8006388:	4b48      	ldr	r3, [pc, #288]	; (80064ac <HAL_I2C_Master_Transmit+0x1e0>)
 800638a:	9300      	str	r3, [sp, #0]
 800638c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f000 fe3b 	bl	800700c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006396:	e05b      	b.n	8006450 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006398:	697a      	ldr	r2, [r7, #20]
 800639a:	6a39      	ldr	r1, [r7, #32]
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f000 fc52 	bl	8006c46 <I2C_WaitOnTXISFlagUntilTimeout>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d001      	beq.n	80063ac <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e07b      	b.n	80064a4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b0:	781a      	ldrb	r2, [r3, #0]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063bc:	1c5a      	adds	r2, r3, #1
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	3b01      	subs	r3, #1
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063d4:	3b01      	subs	r3, #1
 80063d6:	b29a      	uxth	r2, r3
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d034      	beq.n	8006450 <HAL_I2C_Master_Transmit+0x184>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d130      	bne.n	8006450 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	9300      	str	r3, [sp, #0]
 80063f2:	6a3b      	ldr	r3, [r7, #32]
 80063f4:	2200      	movs	r2, #0
 80063f6:	2180      	movs	r1, #128	; 0x80
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f000 fbe4 	bl	8006bc6 <I2C_WaitOnFlagUntilTimeout>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d001      	beq.n	8006408 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e04d      	b.n	80064a4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800640c:	b29b      	uxth	r3, r3
 800640e:	2bff      	cmp	r3, #255	; 0xff
 8006410:	d90e      	bls.n	8006430 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	22ff      	movs	r2, #255	; 0xff
 8006416:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800641c:	b2da      	uxtb	r2, r3
 800641e:	8979      	ldrh	r1, [r7, #10]
 8006420:	2300      	movs	r3, #0
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006428:	68f8      	ldr	r0, [r7, #12]
 800642a:	f000 fdef 	bl	800700c <I2C_TransferConfig>
 800642e:	e00f      	b.n	8006450 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006434:	b29a      	uxth	r2, r3
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800643e:	b2da      	uxtb	r2, r3
 8006440:	8979      	ldrh	r1, [r7, #10]
 8006442:	2300      	movs	r3, #0
 8006444:	9300      	str	r3, [sp, #0]
 8006446:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800644a:	68f8      	ldr	r0, [r7, #12]
 800644c:	f000 fdde 	bl	800700c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006454:	b29b      	uxth	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d19e      	bne.n	8006398 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800645a:	697a      	ldr	r2, [r7, #20]
 800645c:	6a39      	ldr	r1, [r7, #32]
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f000 fc31 	bl	8006cc6 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d001      	beq.n	800646e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e01a      	b.n	80064a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2220      	movs	r2, #32
 8006474:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	6859      	ldr	r1, [r3, #4]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	4b0b      	ldr	r3, [pc, #44]	; (80064b0 <HAL_I2C_Master_Transmit+0x1e4>)
 8006482:	400b      	ands	r3, r1
 8006484:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2220      	movs	r2, #32
 800648a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800649e:	2300      	movs	r3, #0
 80064a0:	e000      	b.n	80064a4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80064a2:	2302      	movs	r3, #2
  }
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3718      	adds	r7, #24
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}
 80064ac:	80002000 	.word	0x80002000
 80064b0:	fe00e800 	.word	0xfe00e800

080064b4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b088      	sub	sp, #32
 80064b8:	af02      	add	r7, sp, #8
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	607a      	str	r2, [r7, #4]
 80064be:	461a      	mov	r2, r3
 80064c0:	460b      	mov	r3, r1
 80064c2:	817b      	strh	r3, [r7, #10]
 80064c4:	4613      	mov	r3, r2
 80064c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	2b20      	cmp	r3, #32
 80064d2:	f040 80db 	bne.w	800668c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d101      	bne.n	80064e4 <HAL_I2C_Master_Receive+0x30>
 80064e0:	2302      	movs	r3, #2
 80064e2:	e0d4      	b.n	800668e <HAL_I2C_Master_Receive+0x1da>
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80064ec:	f7ff fb70 	bl	8005bd0 <HAL_GetTick>
 80064f0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	9300      	str	r3, [sp, #0]
 80064f6:	2319      	movs	r3, #25
 80064f8:	2201      	movs	r2, #1
 80064fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f000 fb61 	bl	8006bc6 <I2C_WaitOnFlagUntilTimeout>
 8006504:	4603      	mov	r3, r0
 8006506:	2b00      	cmp	r3, #0
 8006508:	d001      	beq.n	800650e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e0bf      	b.n	800668e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2222      	movs	r2, #34	; 0x22
 8006512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2210      	movs	r2, #16
 800651a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	893a      	ldrh	r2, [r7, #8]
 800652e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800653a:	b29b      	uxth	r3, r3
 800653c:	2bff      	cmp	r3, #255	; 0xff
 800653e:	d90e      	bls.n	800655e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	22ff      	movs	r2, #255	; 0xff
 8006544:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800654a:	b2da      	uxtb	r2, r3
 800654c:	8979      	ldrh	r1, [r7, #10]
 800654e:	4b52      	ldr	r3, [pc, #328]	; (8006698 <HAL_I2C_Master_Receive+0x1e4>)
 8006550:	9300      	str	r3, [sp, #0]
 8006552:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	f000 fd58 	bl	800700c <I2C_TransferConfig>
 800655c:	e06d      	b.n	800663a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006562:	b29a      	uxth	r2, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800656c:	b2da      	uxtb	r2, r3
 800656e:	8979      	ldrh	r1, [r7, #10]
 8006570:	4b49      	ldr	r3, [pc, #292]	; (8006698 <HAL_I2C_Master_Receive+0x1e4>)
 8006572:	9300      	str	r3, [sp, #0]
 8006574:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006578:	68f8      	ldr	r0, [r7, #12]
 800657a:	f000 fd47 	bl	800700c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800657e:	e05c      	b.n	800663a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006580:	697a      	ldr	r2, [r7, #20]
 8006582:	6a39      	ldr	r1, [r7, #32]
 8006584:	68f8      	ldr	r0, [r7, #12]
 8006586:	f000 fbdb 	bl	8006d40 <I2C_WaitOnRXNEFlagUntilTimeout>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d001      	beq.n	8006594 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e07c      	b.n	800668e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659e:	b2d2      	uxtb	r2, r2
 80065a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a6:	1c5a      	adds	r2, r3, #1
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065b0:	3b01      	subs	r3, #1
 80065b2:	b29a      	uxth	r2, r3
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065bc:	b29b      	uxth	r3, r3
 80065be:	3b01      	subs	r3, #1
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d034      	beq.n	800663a <HAL_I2C_Master_Receive+0x186>
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d130      	bne.n	800663a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	9300      	str	r3, [sp, #0]
 80065dc:	6a3b      	ldr	r3, [r7, #32]
 80065de:	2200      	movs	r2, #0
 80065e0:	2180      	movs	r1, #128	; 0x80
 80065e2:	68f8      	ldr	r0, [r7, #12]
 80065e4:	f000 faef 	bl	8006bc6 <I2C_WaitOnFlagUntilTimeout>
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d001      	beq.n	80065f2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e04d      	b.n	800668e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	2bff      	cmp	r3, #255	; 0xff
 80065fa:	d90e      	bls.n	800661a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	22ff      	movs	r2, #255	; 0xff
 8006600:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006606:	b2da      	uxtb	r2, r3
 8006608:	8979      	ldrh	r1, [r7, #10]
 800660a:	2300      	movs	r3, #0
 800660c:	9300      	str	r3, [sp, #0]
 800660e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f000 fcfa 	bl	800700c <I2C_TransferConfig>
 8006618:	e00f      	b.n	800663a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800661e:	b29a      	uxth	r2, r3
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006628:	b2da      	uxtb	r2, r3
 800662a:	8979      	ldrh	r1, [r7, #10]
 800662c:	2300      	movs	r3, #0
 800662e:	9300      	str	r3, [sp, #0]
 8006630:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006634:	68f8      	ldr	r0, [r7, #12]
 8006636:	f000 fce9 	bl	800700c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800663e:	b29b      	uxth	r3, r3
 8006640:	2b00      	cmp	r3, #0
 8006642:	d19d      	bne.n	8006580 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006644:	697a      	ldr	r2, [r7, #20]
 8006646:	6a39      	ldr	r1, [r7, #32]
 8006648:	68f8      	ldr	r0, [r7, #12]
 800664a:	f000 fb3c 	bl	8006cc6 <I2C_WaitOnSTOPFlagUntilTimeout>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d001      	beq.n	8006658 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e01a      	b.n	800668e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	2220      	movs	r2, #32
 800665e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	6859      	ldr	r1, [r3, #4]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	4b0c      	ldr	r3, [pc, #48]	; (800669c <HAL_I2C_Master_Receive+0x1e8>)
 800666c:	400b      	ands	r3, r1
 800666e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2220      	movs	r2, #32
 8006674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2200      	movs	r2, #0
 8006684:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006688:	2300      	movs	r3, #0
 800668a:	e000      	b.n	800668e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800668c:	2302      	movs	r3, #2
  }
}
 800668e:	4618      	mov	r0, r3
 8006690:	3718      	adds	r7, #24
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	80002400 	.word	0x80002400
 800669c:	fe00e800 	.word	0xfe00e800

080066a0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b088      	sub	sp, #32
 80066a4:	af02      	add	r7, sp, #8
 80066a6:	60f8      	str	r0, [r7, #12]
 80066a8:	4608      	mov	r0, r1
 80066aa:	4611      	mov	r1, r2
 80066ac:	461a      	mov	r2, r3
 80066ae:	4603      	mov	r3, r0
 80066b0:	817b      	strh	r3, [r7, #10]
 80066b2:	460b      	mov	r3, r1
 80066b4:	813b      	strh	r3, [r7, #8]
 80066b6:	4613      	mov	r3, r2
 80066b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2b20      	cmp	r3, #32
 80066c4:	f040 80f9 	bne.w	80068ba <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80066c8:	6a3b      	ldr	r3, [r7, #32]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d002      	beq.n	80066d4 <HAL_I2C_Mem_Write+0x34>
 80066ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d105      	bne.n	80066e0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066da:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e0ed      	b.n	80068bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d101      	bne.n	80066ee <HAL_I2C_Mem_Write+0x4e>
 80066ea:	2302      	movs	r3, #2
 80066ec:	e0e6      	b.n	80068bc <HAL_I2C_Mem_Write+0x21c>
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2201      	movs	r2, #1
 80066f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80066f6:	f7ff fa6b 	bl	8005bd0 <HAL_GetTick>
 80066fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	9300      	str	r3, [sp, #0]
 8006700:	2319      	movs	r3, #25
 8006702:	2201      	movs	r2, #1
 8006704:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006708:	68f8      	ldr	r0, [r7, #12]
 800670a:	f000 fa5c 	bl	8006bc6 <I2C_WaitOnFlagUntilTimeout>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d001      	beq.n	8006718 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e0d1      	b.n	80068bc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2221      	movs	r2, #33	; 0x21
 800671c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2240      	movs	r2, #64	; 0x40
 8006724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	2200      	movs	r2, #0
 800672c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6a3a      	ldr	r2, [r7, #32]
 8006732:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006738:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2200      	movs	r2, #0
 800673e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006740:	88f8      	ldrh	r0, [r7, #6]
 8006742:	893a      	ldrh	r2, [r7, #8]
 8006744:	8979      	ldrh	r1, [r7, #10]
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	9301      	str	r3, [sp, #4]
 800674a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	4603      	mov	r3, r0
 8006750:	68f8      	ldr	r0, [r7, #12]
 8006752:	f000 f9c1 	bl	8006ad8 <I2C_RequestMemoryWrite>
 8006756:	4603      	mov	r3, r0
 8006758:	2b00      	cmp	r3, #0
 800675a:	d005      	beq.n	8006768 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e0a9      	b.n	80068bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800676c:	b29b      	uxth	r3, r3
 800676e:	2bff      	cmp	r3, #255	; 0xff
 8006770:	d90e      	bls.n	8006790 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	22ff      	movs	r2, #255	; 0xff
 8006776:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800677c:	b2da      	uxtb	r2, r3
 800677e:	8979      	ldrh	r1, [r7, #10]
 8006780:	2300      	movs	r3, #0
 8006782:	9300      	str	r3, [sp, #0]
 8006784:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f000 fc3f 	bl	800700c <I2C_TransferConfig>
 800678e:	e00f      	b.n	80067b0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006794:	b29a      	uxth	r2, r3
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800679e:	b2da      	uxtb	r2, r3
 80067a0:	8979      	ldrh	r1, [r7, #10]
 80067a2:	2300      	movs	r3, #0
 80067a4:	9300      	str	r3, [sp, #0]
 80067a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80067aa:	68f8      	ldr	r0, [r7, #12]
 80067ac:	f000 fc2e 	bl	800700c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067b0:	697a      	ldr	r2, [r7, #20]
 80067b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80067b4:	68f8      	ldr	r0, [r7, #12]
 80067b6:	f000 fa46 	bl	8006c46 <I2C_WaitOnTXISFlagUntilTimeout>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d001      	beq.n	80067c4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80067c0:	2301      	movs	r3, #1
 80067c2:	e07b      	b.n	80068bc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c8:	781a      	ldrb	r2, [r3, #0]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d4:	1c5a      	adds	r2, r3, #1
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067de:	b29b      	uxth	r3, r3
 80067e0:	3b01      	subs	r3, #1
 80067e2:	b29a      	uxth	r2, r3
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067ec:	3b01      	subs	r3, #1
 80067ee:	b29a      	uxth	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d034      	beq.n	8006868 <HAL_I2C_Mem_Write+0x1c8>
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006802:	2b00      	cmp	r3, #0
 8006804:	d130      	bne.n	8006868 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	9300      	str	r3, [sp, #0]
 800680a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800680c:	2200      	movs	r2, #0
 800680e:	2180      	movs	r1, #128	; 0x80
 8006810:	68f8      	ldr	r0, [r7, #12]
 8006812:	f000 f9d8 	bl	8006bc6 <I2C_WaitOnFlagUntilTimeout>
 8006816:	4603      	mov	r3, r0
 8006818:	2b00      	cmp	r3, #0
 800681a:	d001      	beq.n	8006820 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800681c:	2301      	movs	r3, #1
 800681e:	e04d      	b.n	80068bc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006824:	b29b      	uxth	r3, r3
 8006826:	2bff      	cmp	r3, #255	; 0xff
 8006828:	d90e      	bls.n	8006848 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	22ff      	movs	r2, #255	; 0xff
 800682e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006834:	b2da      	uxtb	r2, r3
 8006836:	8979      	ldrh	r1, [r7, #10]
 8006838:	2300      	movs	r3, #0
 800683a:	9300      	str	r3, [sp, #0]
 800683c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006840:	68f8      	ldr	r0, [r7, #12]
 8006842:	f000 fbe3 	bl	800700c <I2C_TransferConfig>
 8006846:	e00f      	b.n	8006868 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800684c:	b29a      	uxth	r2, r3
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006856:	b2da      	uxtb	r2, r3
 8006858:	8979      	ldrh	r1, [r7, #10]
 800685a:	2300      	movs	r3, #0
 800685c:	9300      	str	r3, [sp, #0]
 800685e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	f000 fbd2 	bl	800700c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800686c:	b29b      	uxth	r3, r3
 800686e:	2b00      	cmp	r3, #0
 8006870:	d19e      	bne.n	80067b0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006872:	697a      	ldr	r2, [r7, #20]
 8006874:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006876:	68f8      	ldr	r0, [r7, #12]
 8006878:	f000 fa25 	bl	8006cc6 <I2C_WaitOnSTOPFlagUntilTimeout>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d001      	beq.n	8006886 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	e01a      	b.n	80068bc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2220      	movs	r2, #32
 800688c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	6859      	ldr	r1, [r3, #4]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	4b0a      	ldr	r3, [pc, #40]	; (80068c4 <HAL_I2C_Mem_Write+0x224>)
 800689a:	400b      	ands	r3, r1
 800689c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2220      	movs	r2, #32
 80068a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80068b6:	2300      	movs	r3, #0
 80068b8:	e000      	b.n	80068bc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80068ba:	2302      	movs	r3, #2
  }
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3718      	adds	r7, #24
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	fe00e800 	.word	0xfe00e800

080068c8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b08a      	sub	sp, #40	; 0x28
 80068cc:	af02      	add	r7, sp, #8
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	607a      	str	r2, [r7, #4]
 80068d2:	603b      	str	r3, [r7, #0]
 80068d4:	460b      	mov	r3, r1
 80068d6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80068d8:	2300      	movs	r3, #0
 80068da:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	2b20      	cmp	r3, #32
 80068e6:	f040 80f1 	bne.w	8006acc <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80068f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80068f8:	d101      	bne.n	80068fe <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80068fa:	2302      	movs	r3, #2
 80068fc:	e0e7      	b.n	8006ace <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006904:	2b01      	cmp	r3, #1
 8006906:	d101      	bne.n	800690c <HAL_I2C_IsDeviceReady+0x44>
 8006908:	2302      	movs	r3, #2
 800690a:	e0e0      	b.n	8006ace <HAL_I2C_IsDeviceReady+0x206>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2224      	movs	r2, #36	; 0x24
 8006918:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	2200      	movs	r2, #0
 8006920:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	2b01      	cmp	r3, #1
 8006928:	d107      	bne.n	800693a <HAL_I2C_IsDeviceReady+0x72>
 800692a:	897b      	ldrh	r3, [r7, #10]
 800692c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006930:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006934:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006938:	e004      	b.n	8006944 <HAL_I2C_IsDeviceReady+0x7c>
 800693a:	897b      	ldrh	r3, [r7, #10]
 800693c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006940:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8006944:	68fa      	ldr	r2, [r7, #12]
 8006946:	6812      	ldr	r2, [r2, #0]
 8006948:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800694a:	f7ff f941 	bl	8005bd0 <HAL_GetTick>
 800694e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	699b      	ldr	r3, [r3, #24]
 8006956:	f003 0320 	and.w	r3, r3, #32
 800695a:	2b20      	cmp	r3, #32
 800695c:	bf0c      	ite	eq
 800695e:	2301      	moveq	r3, #1
 8006960:	2300      	movne	r3, #0
 8006962:	b2db      	uxtb	r3, r3
 8006964:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	699b      	ldr	r3, [r3, #24]
 800696c:	f003 0310 	and.w	r3, r3, #16
 8006970:	2b10      	cmp	r3, #16
 8006972:	bf0c      	ite	eq
 8006974:	2301      	moveq	r3, #1
 8006976:	2300      	movne	r3, #0
 8006978:	b2db      	uxtb	r3, r3
 800697a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800697c:	e034      	b.n	80069e8 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006984:	d01a      	beq.n	80069bc <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006986:	f7ff f923 	bl	8005bd0 <HAL_GetTick>
 800698a:	4602      	mov	r2, r0
 800698c:	69bb      	ldr	r3, [r7, #24]
 800698e:	1ad3      	subs	r3, r2, r3
 8006990:	683a      	ldr	r2, [r7, #0]
 8006992:	429a      	cmp	r2, r3
 8006994:	d302      	bcc.n	800699c <HAL_I2C_IsDeviceReady+0xd4>
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d10f      	bne.n	80069bc <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	2220      	movs	r2, #32
 80069a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069a8:	f043 0220 	orr.w	r2, r3, #32
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2200      	movs	r2, #0
 80069b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e088      	b.n	8006ace <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	699b      	ldr	r3, [r3, #24]
 80069c2:	f003 0320 	and.w	r3, r3, #32
 80069c6:	2b20      	cmp	r3, #32
 80069c8:	bf0c      	ite	eq
 80069ca:	2301      	moveq	r3, #1
 80069cc:	2300      	movne	r3, #0
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	699b      	ldr	r3, [r3, #24]
 80069d8:	f003 0310 	and.w	r3, r3, #16
 80069dc:	2b10      	cmp	r3, #16
 80069de:	bf0c      	ite	eq
 80069e0:	2301      	moveq	r3, #1
 80069e2:	2300      	movne	r3, #0
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80069e8:	7ffb      	ldrb	r3, [r7, #31]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d102      	bne.n	80069f4 <HAL_I2C_IsDeviceReady+0x12c>
 80069ee:	7fbb      	ldrb	r3, [r7, #30]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d0c4      	beq.n	800697e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	f003 0310 	and.w	r3, r3, #16
 80069fe:	2b10      	cmp	r3, #16
 8006a00:	d01a      	beq.n	8006a38 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	9300      	str	r3, [sp, #0]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	2120      	movs	r1, #32
 8006a0c:	68f8      	ldr	r0, [r7, #12]
 8006a0e:	f000 f8da 	bl	8006bc6 <I2C_WaitOnFlagUntilTimeout>
 8006a12:	4603      	mov	r3, r0
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d001      	beq.n	8006a1c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8006a18:	2301      	movs	r3, #1
 8006a1a:	e058      	b.n	8006ace <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2220      	movs	r2, #32
 8006a22:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2220      	movs	r2, #32
 8006a28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8006a34:	2300      	movs	r3, #0
 8006a36:	e04a      	b.n	8006ace <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	9300      	str	r3, [sp, #0]
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	2120      	movs	r1, #32
 8006a42:	68f8      	ldr	r0, [r7, #12]
 8006a44:	f000 f8bf 	bl	8006bc6 <I2C_WaitOnFlagUntilTimeout>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d001      	beq.n	8006a52 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e03d      	b.n	8006ace <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2210      	movs	r2, #16
 8006a58:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	2220      	movs	r2, #32
 8006a60:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	687a      	ldr	r2, [r7, #4]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d118      	bne.n	8006a9c <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	685a      	ldr	r2, [r3, #4]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a78:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	9300      	str	r3, [sp, #0]
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	2200      	movs	r2, #0
 8006a82:	2120      	movs	r1, #32
 8006a84:	68f8      	ldr	r0, [r7, #12]
 8006a86:	f000 f89e 	bl	8006bc6 <I2C_WaitOnFlagUntilTimeout>
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d001      	beq.n	8006a94 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e01c      	b.n	8006ace <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2220      	movs	r2, #32
 8006a9a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	3301      	adds	r3, #1
 8006aa0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	687a      	ldr	r2, [r7, #4]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	f63f af3b 	bhi.w	8006922 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	2220      	movs	r2, #32
 8006ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ab8:	f043 0220 	orr.w	r2, r3, #32
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e000      	b.n	8006ace <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8006acc:	2302      	movs	r3, #2
  }
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3720      	adds	r7, #32
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
	...

08006ad8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af02      	add	r7, sp, #8
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	4608      	mov	r0, r1
 8006ae2:	4611      	mov	r1, r2
 8006ae4:	461a      	mov	r2, r3
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	817b      	strh	r3, [r7, #10]
 8006aea:	460b      	mov	r3, r1
 8006aec:	813b      	strh	r3, [r7, #8]
 8006aee:	4613      	mov	r3, r2
 8006af0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006af2:	88fb      	ldrh	r3, [r7, #6]
 8006af4:	b2da      	uxtb	r2, r3
 8006af6:	8979      	ldrh	r1, [r7, #10]
 8006af8:	4b20      	ldr	r3, [pc, #128]	; (8006b7c <I2C_RequestMemoryWrite+0xa4>)
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b00:	68f8      	ldr	r0, [r7, #12]
 8006b02:	f000 fa83 	bl	800700c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b06:	69fa      	ldr	r2, [r7, #28]
 8006b08:	69b9      	ldr	r1, [r7, #24]
 8006b0a:	68f8      	ldr	r0, [r7, #12]
 8006b0c:	f000 f89b 	bl	8006c46 <I2C_WaitOnTXISFlagUntilTimeout>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d001      	beq.n	8006b1a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006b16:	2301      	movs	r3, #1
 8006b18:	e02c      	b.n	8006b74 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006b1a:	88fb      	ldrh	r3, [r7, #6]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d105      	bne.n	8006b2c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006b20:	893b      	ldrh	r3, [r7, #8]
 8006b22:	b2da      	uxtb	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	629a      	str	r2, [r3, #40]	; 0x28
 8006b2a:	e015      	b.n	8006b58 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006b2c:	893b      	ldrh	r3, [r7, #8]
 8006b2e:	0a1b      	lsrs	r3, r3, #8
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	b2da      	uxtb	r2, r3
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b3a:	69fa      	ldr	r2, [r7, #28]
 8006b3c:	69b9      	ldr	r1, [r7, #24]
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f000 f881 	bl	8006c46 <I2C_WaitOnTXISFlagUntilTimeout>
 8006b44:	4603      	mov	r3, r0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d001      	beq.n	8006b4e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e012      	b.n	8006b74 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006b4e:	893b      	ldrh	r3, [r7, #8]
 8006b50:	b2da      	uxtb	r2, r3
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006b58:	69fb      	ldr	r3, [r7, #28]
 8006b5a:	9300      	str	r3, [sp, #0]
 8006b5c:	69bb      	ldr	r3, [r7, #24]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	2180      	movs	r1, #128	; 0x80
 8006b62:	68f8      	ldr	r0, [r7, #12]
 8006b64:	f000 f82f 	bl	8006bc6 <I2C_WaitOnFlagUntilTimeout>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d001      	beq.n	8006b72 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e000      	b.n	8006b74 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006b72:	2300      	movs	r3, #0
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3710      	adds	r7, #16
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	80002000 	.word	0x80002000

08006b80 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	699b      	ldr	r3, [r3, #24]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d103      	bne.n	8006b9e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	699b      	ldr	r3, [r3, #24]
 8006ba4:	f003 0301 	and.w	r3, r3, #1
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d007      	beq.n	8006bbc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	699a      	ldr	r2, [r3, #24]
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f042 0201 	orr.w	r2, r2, #1
 8006bba:	619a      	str	r2, [r3, #24]
  }
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bc80      	pop	{r7}
 8006bc4:	4770      	bx	lr

08006bc6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006bc6:	b580      	push	{r7, lr}
 8006bc8:	b084      	sub	sp, #16
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	60f8      	str	r0, [r7, #12]
 8006bce:	60b9      	str	r1, [r7, #8]
 8006bd0:	603b      	str	r3, [r7, #0]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006bd6:	e022      	b.n	8006c1e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bde:	d01e      	beq.n	8006c1e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006be0:	f7fe fff6 	bl	8005bd0 <HAL_GetTick>
 8006be4:	4602      	mov	r2, r0
 8006be6:	69bb      	ldr	r3, [r7, #24]
 8006be8:	1ad3      	subs	r3, r2, r3
 8006bea:	683a      	ldr	r2, [r7, #0]
 8006bec:	429a      	cmp	r2, r3
 8006bee:	d302      	bcc.n	8006bf6 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d113      	bne.n	8006c1e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bfa:	f043 0220 	orr.w	r2, r3, #32
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2220      	movs	r2, #32
 8006c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e00f      	b.n	8006c3e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	699a      	ldr	r2, [r3, #24]
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	4013      	ands	r3, r2
 8006c28:	68ba      	ldr	r2, [r7, #8]
 8006c2a:	429a      	cmp	r2, r3
 8006c2c:	bf0c      	ite	eq
 8006c2e:	2301      	moveq	r3, #1
 8006c30:	2300      	movne	r3, #0
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	461a      	mov	r2, r3
 8006c36:	79fb      	ldrb	r3, [r7, #7]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d0cd      	beq.n	8006bd8 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006c3c:	2300      	movs	r3, #0
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3710      	adds	r7, #16
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}

08006c46 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006c46:	b580      	push	{r7, lr}
 8006c48:	b084      	sub	sp, #16
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	60f8      	str	r0, [r7, #12]
 8006c4e:	60b9      	str	r1, [r7, #8]
 8006c50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006c52:	e02c      	b.n	8006cae <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	68b9      	ldr	r1, [r7, #8]
 8006c58:	68f8      	ldr	r0, [r7, #12]
 8006c5a:	f000 f8eb 	bl	8006e34 <I2C_IsErrorOccurred>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d001      	beq.n	8006c68 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e02a      	b.n	8006cbe <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c6e:	d01e      	beq.n	8006cae <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c70:	f7fe ffae 	bl	8005bd0 <HAL_GetTick>
 8006c74:	4602      	mov	r2, r0
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	1ad3      	subs	r3, r2, r3
 8006c7a:	68ba      	ldr	r2, [r7, #8]
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d302      	bcc.n	8006c86 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d113      	bne.n	8006cae <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c8a:	f043 0220 	orr.w	r2, r3, #32
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	2220      	movs	r2, #32
 8006c96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e007      	b.n	8006cbe <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	f003 0302 	and.w	r3, r3, #2
 8006cb8:	2b02      	cmp	r3, #2
 8006cba:	d1cb      	bne.n	8006c54 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3710      	adds	r7, #16
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006cc6:	b580      	push	{r7, lr}
 8006cc8:	b084      	sub	sp, #16
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	60f8      	str	r0, [r7, #12]
 8006cce:	60b9      	str	r1, [r7, #8]
 8006cd0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006cd2:	e028      	b.n	8006d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	68b9      	ldr	r1, [r7, #8]
 8006cd8:	68f8      	ldr	r0, [r7, #12]
 8006cda:	f000 f8ab 	bl	8006e34 <I2C_IsErrorOccurred>
 8006cde:	4603      	mov	r3, r0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d001      	beq.n	8006ce8 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e026      	b.n	8006d36 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ce8:	f7fe ff72 	bl	8005bd0 <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	429a      	cmp	r2, r3
 8006cf6:	d302      	bcc.n	8006cfe <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d113      	bne.n	8006d26 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d02:	f043 0220 	orr.w	r2, r3, #32
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2220      	movs	r2, #32
 8006d0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e007      	b.n	8006d36 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	699b      	ldr	r3, [r3, #24]
 8006d2c:	f003 0320 	and.w	r3, r3, #32
 8006d30:	2b20      	cmp	r3, #32
 8006d32:	d1cf      	bne.n	8006cd4 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006d34:	2300      	movs	r3, #0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3710      	adds	r7, #16
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
	...

08006d40 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d4c:	e064      	b.n	8006e18 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d4e:	687a      	ldr	r2, [r7, #4]
 8006d50:	68b9      	ldr	r1, [r7, #8]
 8006d52:	68f8      	ldr	r0, [r7, #12]
 8006d54:	f000 f86e 	bl	8006e34 <I2C_IsErrorOccurred>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d001      	beq.n	8006d62 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e062      	b.n	8006e28 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	699b      	ldr	r3, [r3, #24]
 8006d68:	f003 0320 	and.w	r3, r3, #32
 8006d6c:	2b20      	cmp	r3, #32
 8006d6e:	d138      	bne.n	8006de2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	f003 0304 	and.w	r3, r3, #4
 8006d7a:	2b04      	cmp	r3, #4
 8006d7c:	d105      	bne.n	8006d8a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d001      	beq.n	8006d8a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8006d86:	2300      	movs	r3, #0
 8006d88:	e04e      	b.n	8006e28 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	f003 0310 	and.w	r3, r3, #16
 8006d94:	2b10      	cmp	r3, #16
 8006d96:	d107      	bne.n	8006da8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2210      	movs	r2, #16
 8006d9e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2204      	movs	r2, #4
 8006da4:	645a      	str	r2, [r3, #68]	; 0x44
 8006da6:	e002      	b.n	8006dae <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2200      	movs	r2, #0
 8006dac:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2220      	movs	r2, #32
 8006db4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	6859      	ldr	r1, [r3, #4]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	4b1b      	ldr	r3, [pc, #108]	; (8006e30 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8006dc2:	400b      	ands	r3, r1
 8006dc4:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2220      	movs	r2, #32
 8006dca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e022      	b.n	8006e28 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006de2:	f7fe fef5 	bl	8005bd0 <HAL_GetTick>
 8006de6:	4602      	mov	r2, r0
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	1ad3      	subs	r3, r2, r3
 8006dec:	68ba      	ldr	r2, [r7, #8]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d302      	bcc.n	8006df8 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d10f      	bne.n	8006e18 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dfc:	f043 0220 	orr.w	r2, r3, #32
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2220      	movs	r2, #32
 8006e08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e007      	b.n	8006e28 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	699b      	ldr	r3, [r3, #24]
 8006e1e:	f003 0304 	and.w	r3, r3, #4
 8006e22:	2b04      	cmp	r3, #4
 8006e24:	d193      	bne.n	8006d4e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006e26:	2300      	movs	r3, #0
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3710      	adds	r7, #16
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	fe00e800 	.word	0xfe00e800

08006e34 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b08a      	sub	sp, #40	; 0x28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e40:	2300      	movs	r3, #0
 8006e42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	f003 0310 	and.w	r3, r3, #16
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d075      	beq.n	8006f4c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2210      	movs	r2, #16
 8006e66:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006e68:	e056      	b.n	8006f18 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e70:	d052      	beq.n	8006f18 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006e72:	f7fe fead 	bl	8005bd0 <HAL_GetTick>
 8006e76:	4602      	mov	r2, r0
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	1ad3      	subs	r3, r2, r3
 8006e7c:	68ba      	ldr	r2, [r7, #8]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d302      	bcc.n	8006e88 <I2C_IsErrorOccurred+0x54>
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d147      	bne.n	8006f18 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e92:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006e9a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ea6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eaa:	d12e      	bne.n	8006f0a <I2C_IsErrorOccurred+0xd6>
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006eb2:	d02a      	beq.n	8006f0a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8006eb4:	7cfb      	ldrb	r3, [r7, #19]
 8006eb6:	2b20      	cmp	r3, #32
 8006eb8:	d027      	beq.n	8006f0a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	685a      	ldr	r2, [r3, #4]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ec8:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006eca:	f7fe fe81 	bl	8005bd0 <HAL_GetTick>
 8006ece:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ed0:	e01b      	b.n	8006f0a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006ed2:	f7fe fe7d 	bl	8005bd0 <HAL_GetTick>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	1ad3      	subs	r3, r2, r3
 8006edc:	2b19      	cmp	r3, #25
 8006ede:	d914      	bls.n	8006f0a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ee4:	f043 0220 	orr.w	r2, r3, #32
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2220      	movs	r2, #32
 8006ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	699b      	ldr	r3, [r3, #24]
 8006f10:	f003 0320 	and.w	r3, r3, #32
 8006f14:	2b20      	cmp	r3, #32
 8006f16:	d1dc      	bne.n	8006ed2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	699b      	ldr	r3, [r3, #24]
 8006f1e:	f003 0320 	and.w	r3, r3, #32
 8006f22:	2b20      	cmp	r3, #32
 8006f24:	d003      	beq.n	8006f2e <I2C_IsErrorOccurred+0xfa>
 8006f26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d09d      	beq.n	8006e6a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006f2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d103      	bne.n	8006f3e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006f3e:	6a3b      	ldr	r3, [r7, #32]
 8006f40:	f043 0304 	orr.w	r3, r3, #4
 8006f44:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00b      	beq.n	8006f76 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006f5e:	6a3b      	ldr	r3, [r7, #32]
 8006f60:	f043 0301 	orr.w	r3, r3, #1
 8006f64:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006f6e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006f76:	69bb      	ldr	r3, [r7, #24]
 8006f78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00b      	beq.n	8006f98 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006f80:	6a3b      	ldr	r3, [r7, #32]
 8006f82:	f043 0308 	orr.w	r3, r3, #8
 8006f86:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006f90:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d00b      	beq.n	8006fba <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006fa2:	6a3b      	ldr	r3, [r7, #32]
 8006fa4:	f043 0302 	orr.w	r3, r3, #2
 8006fa8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fb2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006fba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d01c      	beq.n	8006ffc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006fc2:	68f8      	ldr	r0, [r7, #12]
 8006fc4:	f7ff fddc 	bl	8006b80 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	6859      	ldr	r1, [r3, #4]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	4b0d      	ldr	r3, [pc, #52]	; (8007008 <I2C_IsErrorOccurred+0x1d4>)
 8006fd4:	400b      	ands	r3, r1
 8006fd6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006fdc:	6a3b      	ldr	r3, [r7, #32]
 8006fde:	431a      	orrs	r2, r3
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006ffc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007000:	4618      	mov	r0, r3
 8007002:	3728      	adds	r7, #40	; 0x28
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	fe00e800 	.word	0xfe00e800

0800700c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800700c:	b480      	push	{r7}
 800700e:	b087      	sub	sp, #28
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	607b      	str	r3, [r7, #4]
 8007016:	460b      	mov	r3, r1
 8007018:	817b      	strh	r3, [r7, #10]
 800701a:	4613      	mov	r3, r2
 800701c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800701e:	897b      	ldrh	r3, [r7, #10]
 8007020:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007024:	7a7b      	ldrb	r3, [r7, #9]
 8007026:	041b      	lsls	r3, r3, #16
 8007028:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800702c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007032:	6a3b      	ldr	r3, [r7, #32]
 8007034:	4313      	orrs	r3, r2
 8007036:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800703a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	685a      	ldr	r2, [r3, #4]
 8007042:	6a3b      	ldr	r3, [r7, #32]
 8007044:	0d5b      	lsrs	r3, r3, #21
 8007046:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800704a:	4b07      	ldr	r3, [pc, #28]	; (8007068 <I2C_TransferConfig+0x5c>)
 800704c:	430b      	orrs	r3, r1
 800704e:	43db      	mvns	r3, r3
 8007050:	ea02 0103 	and.w	r1, r2, r3
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	697a      	ldr	r2, [r7, #20]
 800705a:	430a      	orrs	r2, r1
 800705c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800705e:	bf00      	nop
 8007060:	371c      	adds	r7, #28
 8007062:	46bd      	mov	sp, r7
 8007064:	bc80      	pop	{r7}
 8007066:	4770      	bx	lr
 8007068:	03ff63ff 	.word	0x03ff63ff

0800706c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800706c:	b480      	push	{r7}
 800706e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007070:	4b04      	ldr	r3, [pc, #16]	; (8007084 <HAL_PWR_EnableBkUpAccess+0x18>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a03      	ldr	r2, [pc, #12]	; (8007084 <HAL_PWR_EnableBkUpAccess+0x18>)
 8007076:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800707a:	6013      	str	r3, [r2, #0]
}
 800707c:	bf00      	nop
 800707e:	46bd      	mov	sp, r7
 8007080:	bc80      	pop	{r7}
 8007082:	4770      	bx	lr
 8007084:	40007000 	.word	0x40007000

08007088 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007088:	b480      	push	{r7}
 800708a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800708c:	4b03      	ldr	r3, [pc, #12]	; (800709c <HAL_PWREx_GetVoltageRange+0x14>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8007094:	4618      	mov	r0, r3
 8007096:	46bd      	mov	sp, r7
 8007098:	bc80      	pop	{r7}
 800709a:	4770      	bx	lr
 800709c:	40007000 	.word	0x40007000

080070a0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070ae:	d130      	bne.n	8007112 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80070b0:	4b22      	ldr	r3, [pc, #136]	; (800713c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80070b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070bc:	d038      	beq.n	8007130 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80070be:	4b1f      	ldr	r3, [pc, #124]	; (800713c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80070c6:	4a1d      	ldr	r2, [pc, #116]	; (800713c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80070c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80070cc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80070ce:	4b1c      	ldr	r3, [pc, #112]	; (8007140 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	2232      	movs	r2, #50	; 0x32
 80070d4:	fb02 f303 	mul.w	r3, r2, r3
 80070d8:	4a1a      	ldr	r2, [pc, #104]	; (8007144 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80070da:	fba2 2303 	umull	r2, r3, r2, r3
 80070de:	0c9b      	lsrs	r3, r3, #18
 80070e0:	3301      	adds	r3, #1
 80070e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070e4:	e002      	b.n	80070ec <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	3b01      	subs	r3, #1
 80070ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070ec:	4b13      	ldr	r3, [pc, #76]	; (800713c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80070ee:	695b      	ldr	r3, [r3, #20]
 80070f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070f8:	d102      	bne.n	8007100 <HAL_PWREx_ControlVoltageScaling+0x60>
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d1f2      	bne.n	80070e6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007100:	4b0e      	ldr	r3, [pc, #56]	; (800713c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8007102:	695b      	ldr	r3, [r3, #20]
 8007104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007108:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800710c:	d110      	bne.n	8007130 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800710e:	2303      	movs	r3, #3
 8007110:	e00f      	b.n	8007132 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007112:	4b0a      	ldr	r3, [pc, #40]	; (800713c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800711a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800711e:	d007      	beq.n	8007130 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007120:	4b06      	ldr	r3, [pc, #24]	; (800713c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007128:	4a04      	ldr	r2, [pc, #16]	; (800713c <HAL_PWREx_ControlVoltageScaling+0x9c>)
 800712a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800712e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3714      	adds	r7, #20
 8007136:	46bd      	mov	sp, r7
 8007138:	bc80      	pop	{r7}
 800713a:	4770      	bx	lr
 800713c:	40007000 	.word	0x40007000
 8007140:	200003cc 	.word	0x200003cc
 8007144:	431bde83 	.word	0x431bde83

08007148 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b088      	sub	sp, #32
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d102      	bne.n	800715c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	f000 bc10 	b.w	800797c <HAL_RCC_OscConfig+0x834>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800715c:	4b96      	ldr	r3, [pc, #600]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f003 030c 	and.w	r3, r3, #12
 8007164:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007166:	4b94      	ldr	r3, [pc, #592]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007168:	68db      	ldr	r3, [r3, #12]
 800716a:	f003 0303 	and.w	r3, r3, #3
 800716e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f003 0310 	and.w	r3, r3, #16
 8007178:	2b00      	cmp	r3, #0
 800717a:	f000 80e4 	beq.w	8007346 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	2b00      	cmp	r3, #0
 8007182:	d007      	beq.n	8007194 <HAL_RCC_OscConfig+0x4c>
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	2b0c      	cmp	r3, #12
 8007188:	f040 808b 	bne.w	80072a2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800718c:	697b      	ldr	r3, [r7, #20]
 800718e:	2b01      	cmp	r3, #1
 8007190:	f040 8087 	bne.w	80072a2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007194:	4b88      	ldr	r3, [pc, #544]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 0302 	and.w	r3, r3, #2
 800719c:	2b00      	cmp	r3, #0
 800719e:	d005      	beq.n	80071ac <HAL_RCC_OscConfig+0x64>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	699b      	ldr	r3, [r3, #24]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d101      	bne.n	80071ac <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e3e7      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a1a      	ldr	r2, [r3, #32]
 80071b0:	4b81      	ldr	r3, [pc, #516]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f003 0308 	and.w	r3, r3, #8
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d004      	beq.n	80071c6 <HAL_RCC_OscConfig+0x7e>
 80071bc:	4b7e      	ldr	r3, [pc, #504]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071c4:	e005      	b.n	80071d2 <HAL_RCC_OscConfig+0x8a>
 80071c6:	4b7c      	ldr	r3, [pc, #496]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80071c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80071cc:	091b      	lsrs	r3, r3, #4
 80071ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d223      	bcs.n	800721e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6a1b      	ldr	r3, [r3, #32]
 80071da:	4618      	mov	r0, r3
 80071dc:	f000 fd76 	bl	8007ccc <RCC_SetFlashLatencyFromMSIRange>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d001      	beq.n	80071ea <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e3c8      	b.n	800797c <HAL_RCC_OscConfig+0x834>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80071ea:	4b73      	ldr	r3, [pc, #460]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a72      	ldr	r2, [pc, #456]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80071f0:	f043 0308 	orr.w	r3, r3, #8
 80071f4:	6013      	str	r3, [r2, #0]
 80071f6:	4b70      	ldr	r3, [pc, #448]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6a1b      	ldr	r3, [r3, #32]
 8007202:	496d      	ldr	r1, [pc, #436]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007204:	4313      	orrs	r3, r2
 8007206:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007208:	4b6b      	ldr	r3, [pc, #428]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	69db      	ldr	r3, [r3, #28]
 8007214:	021b      	lsls	r3, r3, #8
 8007216:	4968      	ldr	r1, [pc, #416]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007218:	4313      	orrs	r3, r2
 800721a:	604b      	str	r3, [r1, #4]
 800721c:	e025      	b.n	800726a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800721e:	4b66      	ldr	r3, [pc, #408]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a65      	ldr	r2, [pc, #404]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007224:	f043 0308 	orr.w	r3, r3, #8
 8007228:	6013      	str	r3, [r2, #0]
 800722a:	4b63      	ldr	r3, [pc, #396]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a1b      	ldr	r3, [r3, #32]
 8007236:	4960      	ldr	r1, [pc, #384]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007238:	4313      	orrs	r3, r2
 800723a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800723c:	4b5e      	ldr	r3, [pc, #376]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	69db      	ldr	r3, [r3, #28]
 8007248:	021b      	lsls	r3, r3, #8
 800724a:	495b      	ldr	r1, [pc, #364]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 800724c:	4313      	orrs	r3, r2
 800724e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007250:	69bb      	ldr	r3, [r7, #24]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d109      	bne.n	800726a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	4618      	mov	r0, r3
 800725c:	f000 fd36 	bl	8007ccc <RCC_SetFlashLatencyFromMSIRange>
 8007260:	4603      	mov	r3, r0
 8007262:	2b00      	cmp	r3, #0
 8007264:	d001      	beq.n	800726a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e388      	b.n	800797c <HAL_RCC_OscConfig+0x834>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800726a:	f000 fc6f 	bl	8007b4c <HAL_RCC_GetSysClockFreq>
 800726e:	4602      	mov	r2, r0
 8007270:	4b51      	ldr	r3, [pc, #324]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	091b      	lsrs	r3, r3, #4
 8007276:	f003 030f 	and.w	r3, r3, #15
 800727a:	4950      	ldr	r1, [pc, #320]	; (80073bc <HAL_RCC_OscConfig+0x274>)
 800727c:	5ccb      	ldrb	r3, [r1, r3]
 800727e:	f003 031f 	and.w	r3, r3, #31
 8007282:	fa22 f303 	lsr.w	r3, r2, r3
 8007286:	4a4e      	ldr	r2, [pc, #312]	; (80073c0 <HAL_RCC_OscConfig+0x278>)
 8007288:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800728a:	4b4e      	ldr	r3, [pc, #312]	; (80073c4 <HAL_RCC_OscConfig+0x27c>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4618      	mov	r0, r3
 8007290:	f7fe fc50 	bl	8005b34 <HAL_InitTick>
 8007294:	4603      	mov	r3, r0
 8007296:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007298:	7bfb      	ldrb	r3, [r7, #15]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d052      	beq.n	8007344 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800729e:	7bfb      	ldrb	r3, [r7, #15]
 80072a0:	e36c      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d032      	beq.n	8007310 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80072aa:	4b43      	ldr	r3, [pc, #268]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a42      	ldr	r2, [pc, #264]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80072b0:	f043 0301 	orr.w	r3, r3, #1
 80072b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80072b6:	f7fe fc8b 	bl	8005bd0 <HAL_GetTick>
 80072ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072bc:	e008      	b.n	80072d0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80072be:	f7fe fc87 	bl	8005bd0 <HAL_GetTick>
 80072c2:	4602      	mov	r2, r0
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	1ad3      	subs	r3, r2, r3
 80072c8:	2b02      	cmp	r3, #2
 80072ca:	d901      	bls.n	80072d0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e355      	b.n	800797c <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80072d0:	4b39      	ldr	r3, [pc, #228]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f003 0302 	and.w	r3, r3, #2
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d0f0      	beq.n	80072be <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80072dc:	4b36      	ldr	r3, [pc, #216]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a35      	ldr	r2, [pc, #212]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80072e2:	f043 0308 	orr.w	r3, r3, #8
 80072e6:	6013      	str	r3, [r2, #0]
 80072e8:	4b33      	ldr	r3, [pc, #204]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a1b      	ldr	r3, [r3, #32]
 80072f4:	4930      	ldr	r1, [pc, #192]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80072f6:	4313      	orrs	r3, r2
 80072f8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80072fa:	4b2f      	ldr	r3, [pc, #188]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	69db      	ldr	r3, [r3, #28]
 8007306:	021b      	lsls	r3, r3, #8
 8007308:	492b      	ldr	r1, [pc, #172]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 800730a:	4313      	orrs	r3, r2
 800730c:	604b      	str	r3, [r1, #4]
 800730e:	e01a      	b.n	8007346 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007310:	4b29      	ldr	r3, [pc, #164]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a28      	ldr	r2, [pc, #160]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007316:	f023 0301 	bic.w	r3, r3, #1
 800731a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800731c:	f7fe fc58 	bl	8005bd0 <HAL_GetTick>
 8007320:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007322:	e008      	b.n	8007336 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007324:	f7fe fc54 	bl	8005bd0 <HAL_GetTick>
 8007328:	4602      	mov	r2, r0
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	2b02      	cmp	r3, #2
 8007330:	d901      	bls.n	8007336 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e322      	b.n	800797c <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007336:	4b20      	ldr	r3, [pc, #128]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0302 	and.w	r3, r3, #2
 800733e:	2b00      	cmp	r3, #0
 8007340:	d1f0      	bne.n	8007324 <HAL_RCC_OscConfig+0x1dc>
 8007342:	e000      	b.n	8007346 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007344:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 0301 	and.w	r3, r3, #1
 800734e:	2b00      	cmp	r3, #0
 8007350:	d073      	beq.n	800743a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007352:	69bb      	ldr	r3, [r7, #24]
 8007354:	2b08      	cmp	r3, #8
 8007356:	d005      	beq.n	8007364 <HAL_RCC_OscConfig+0x21c>
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	2b0c      	cmp	r3, #12
 800735c:	d10e      	bne.n	800737c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	2b03      	cmp	r3, #3
 8007362:	d10b      	bne.n	800737c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007364:	4b14      	ldr	r3, [pc, #80]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800736c:	2b00      	cmp	r3, #0
 800736e:	d063      	beq.n	8007438 <HAL_RCC_OscConfig+0x2f0>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d15f      	bne.n	8007438 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e2ff      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007384:	d106      	bne.n	8007394 <HAL_RCC_OscConfig+0x24c>
 8007386:	4b0c      	ldr	r3, [pc, #48]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a0b      	ldr	r2, [pc, #44]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 800738c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007390:	6013      	str	r3, [r2, #0]
 8007392:	e025      	b.n	80073e0 <HAL_RCC_OscConfig+0x298>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800739c:	d114      	bne.n	80073c8 <HAL_RCC_OscConfig+0x280>
 800739e:	4b06      	ldr	r3, [pc, #24]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a05      	ldr	r2, [pc, #20]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80073a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80073a8:	6013      	str	r3, [r2, #0]
 80073aa:	4b03      	ldr	r3, [pc, #12]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a02      	ldr	r2, [pc, #8]	; (80073b8 <HAL_RCC_OscConfig+0x270>)
 80073b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073b4:	6013      	str	r3, [r2, #0]
 80073b6:	e013      	b.n	80073e0 <HAL_RCC_OscConfig+0x298>
 80073b8:	40021000 	.word	0x40021000
 80073bc:	0800c0b8 	.word	0x0800c0b8
 80073c0:	200003cc 	.word	0x200003cc
 80073c4:	200003d0 	.word	0x200003d0
 80073c8:	4ba0      	ldr	r3, [pc, #640]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a9f      	ldr	r2, [pc, #636]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80073ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073d2:	6013      	str	r3, [r2, #0]
 80073d4:	4b9d      	ldr	r3, [pc, #628]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a9c      	ldr	r2, [pc, #624]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80073da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80073de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d013      	beq.n	8007410 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073e8:	f7fe fbf2 	bl	8005bd0 <HAL_GetTick>
 80073ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80073ee:	e008      	b.n	8007402 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073f0:	f7fe fbee 	bl	8005bd0 <HAL_GetTick>
 80073f4:	4602      	mov	r2, r0
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	2b64      	cmp	r3, #100	; 0x64
 80073fc:	d901      	bls.n	8007402 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80073fe:	2303      	movs	r3, #3
 8007400:	e2bc      	b.n	800797c <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007402:	4b92      	ldr	r3, [pc, #584]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800740a:	2b00      	cmp	r3, #0
 800740c:	d0f0      	beq.n	80073f0 <HAL_RCC_OscConfig+0x2a8>
 800740e:	e014      	b.n	800743a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007410:	f7fe fbde 	bl	8005bd0 <HAL_GetTick>
 8007414:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007416:	e008      	b.n	800742a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007418:	f7fe fbda 	bl	8005bd0 <HAL_GetTick>
 800741c:	4602      	mov	r2, r0
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	1ad3      	subs	r3, r2, r3
 8007422:	2b64      	cmp	r3, #100	; 0x64
 8007424:	d901      	bls.n	800742a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007426:	2303      	movs	r3, #3
 8007428:	e2a8      	b.n	800797c <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800742a:	4b88      	ldr	r3, [pc, #544]	; (800764c <HAL_RCC_OscConfig+0x504>)
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1f0      	bne.n	8007418 <HAL_RCC_OscConfig+0x2d0>
 8007436:	e000      	b.n	800743a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007438:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f003 0302 	and.w	r3, r3, #2
 8007442:	2b00      	cmp	r3, #0
 8007444:	d060      	beq.n	8007508 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007446:	69bb      	ldr	r3, [r7, #24]
 8007448:	2b04      	cmp	r3, #4
 800744a:	d005      	beq.n	8007458 <HAL_RCC_OscConfig+0x310>
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	2b0c      	cmp	r3, #12
 8007450:	d119      	bne.n	8007486 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	2b02      	cmp	r3, #2
 8007456:	d116      	bne.n	8007486 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007458:	4b7c      	ldr	r3, [pc, #496]	; (800764c <HAL_RCC_OscConfig+0x504>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007460:	2b00      	cmp	r3, #0
 8007462:	d005      	beq.n	8007470 <HAL_RCC_OscConfig+0x328>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d101      	bne.n	8007470 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e285      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007470:	4b76      	ldr	r3, [pc, #472]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	691b      	ldr	r3, [r3, #16]
 800747c:	061b      	lsls	r3, r3, #24
 800747e:	4973      	ldr	r1, [pc, #460]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007480:	4313      	orrs	r3, r2
 8007482:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007484:	e040      	b.n	8007508 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d023      	beq.n	80074d6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800748e:	4b6f      	ldr	r3, [pc, #444]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a6e      	ldr	r2, [pc, #440]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007494:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007498:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800749a:	f7fe fb99 	bl	8005bd0 <HAL_GetTick>
 800749e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074a0:	e008      	b.n	80074b4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074a2:	f7fe fb95 	bl	8005bd0 <HAL_GetTick>
 80074a6:	4602      	mov	r2, r0
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	1ad3      	subs	r3, r2, r3
 80074ac:	2b02      	cmp	r3, #2
 80074ae:	d901      	bls.n	80074b4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e263      	b.n	800797c <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074b4:	4b65      	ldr	r3, [pc, #404]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d0f0      	beq.n	80074a2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074c0:	4b62      	ldr	r3, [pc, #392]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	691b      	ldr	r3, [r3, #16]
 80074cc:	061b      	lsls	r3, r3, #24
 80074ce:	495f      	ldr	r1, [pc, #380]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80074d0:	4313      	orrs	r3, r2
 80074d2:	604b      	str	r3, [r1, #4]
 80074d4:	e018      	b.n	8007508 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80074d6:	4b5d      	ldr	r3, [pc, #372]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a5c      	ldr	r2, [pc, #368]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80074dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80074e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074e2:	f7fe fb75 	bl	8005bd0 <HAL_GetTick>
 80074e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074e8:	e008      	b.n	80074fc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074ea:	f7fe fb71 	bl	8005bd0 <HAL_GetTick>
 80074ee:	4602      	mov	r2, r0
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	1ad3      	subs	r3, r2, r3
 80074f4:	2b02      	cmp	r3, #2
 80074f6:	d901      	bls.n	80074fc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80074f8:	2303      	movs	r3, #3
 80074fa:	e23f      	b.n	800797c <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80074fc:	4b53      	ldr	r3, [pc, #332]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1f0      	bne.n	80074ea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 0308 	and.w	r3, r3, #8
 8007510:	2b00      	cmp	r3, #0
 8007512:	d03c      	beq.n	800758e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	695b      	ldr	r3, [r3, #20]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d01c      	beq.n	8007556 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800751c:	4b4b      	ldr	r3, [pc, #300]	; (800764c <HAL_RCC_OscConfig+0x504>)
 800751e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007522:	4a4a      	ldr	r2, [pc, #296]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007524:	f043 0301 	orr.w	r3, r3, #1
 8007528:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800752c:	f7fe fb50 	bl	8005bd0 <HAL_GetTick>
 8007530:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007532:	e008      	b.n	8007546 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007534:	f7fe fb4c 	bl	8005bd0 <HAL_GetTick>
 8007538:	4602      	mov	r2, r0
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	2b02      	cmp	r3, #2
 8007540:	d901      	bls.n	8007546 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007542:	2303      	movs	r3, #3
 8007544:	e21a      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007546:	4b41      	ldr	r3, [pc, #260]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007548:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800754c:	f003 0302 	and.w	r3, r3, #2
 8007550:	2b00      	cmp	r3, #0
 8007552:	d0ef      	beq.n	8007534 <HAL_RCC_OscConfig+0x3ec>
 8007554:	e01b      	b.n	800758e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007556:	4b3d      	ldr	r3, [pc, #244]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007558:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800755c:	4a3b      	ldr	r2, [pc, #236]	; (800764c <HAL_RCC_OscConfig+0x504>)
 800755e:	f023 0301 	bic.w	r3, r3, #1
 8007562:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007566:	f7fe fb33 	bl	8005bd0 <HAL_GetTick>
 800756a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800756c:	e008      	b.n	8007580 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800756e:	f7fe fb2f 	bl	8005bd0 <HAL_GetTick>
 8007572:	4602      	mov	r2, r0
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	2b02      	cmp	r3, #2
 800757a:	d901      	bls.n	8007580 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800757c:	2303      	movs	r3, #3
 800757e:	e1fd      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007580:	4b32      	ldr	r3, [pc, #200]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007582:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007586:	f003 0302 	and.w	r3, r3, #2
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1ef      	bne.n	800756e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f003 0304 	and.w	r3, r3, #4
 8007596:	2b00      	cmp	r3, #0
 8007598:	f000 80a6 	beq.w	80076e8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800759c:	2300      	movs	r3, #0
 800759e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80075a0:	4b2a      	ldr	r3, [pc, #168]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80075a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d10d      	bne.n	80075c8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075ac:	4b27      	ldr	r3, [pc, #156]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80075ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075b0:	4a26      	ldr	r2, [pc, #152]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80075b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075b6:	6593      	str	r3, [r2, #88]	; 0x58
 80075b8:	4b24      	ldr	r3, [pc, #144]	; (800764c <HAL_RCC_OscConfig+0x504>)
 80075ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075c0:	60bb      	str	r3, [r7, #8]
 80075c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075c4:	2301      	movs	r3, #1
 80075c6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075c8:	4b21      	ldr	r3, [pc, #132]	; (8007650 <HAL_RCC_OscConfig+0x508>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d118      	bne.n	8007606 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075d4:	4b1e      	ldr	r3, [pc, #120]	; (8007650 <HAL_RCC_OscConfig+0x508>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a1d      	ldr	r2, [pc, #116]	; (8007650 <HAL_RCC_OscConfig+0x508>)
 80075da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075e0:	f7fe faf6 	bl	8005bd0 <HAL_GetTick>
 80075e4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075e6:	e008      	b.n	80075fa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075e8:	f7fe faf2 	bl	8005bd0 <HAL_GetTick>
 80075ec:	4602      	mov	r2, r0
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	1ad3      	subs	r3, r2, r3
 80075f2:	2b02      	cmp	r3, #2
 80075f4:	d901      	bls.n	80075fa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80075f6:	2303      	movs	r3, #3
 80075f8:	e1c0      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075fa:	4b15      	ldr	r3, [pc, #84]	; (8007650 <HAL_RCC_OscConfig+0x508>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007602:	2b00      	cmp	r3, #0
 8007604:	d0f0      	beq.n	80075e8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	2b01      	cmp	r3, #1
 800760c:	d108      	bne.n	8007620 <HAL_RCC_OscConfig+0x4d8>
 800760e:	4b0f      	ldr	r3, [pc, #60]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007610:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007614:	4a0d      	ldr	r2, [pc, #52]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007616:	f043 0301 	orr.w	r3, r3, #1
 800761a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800761e:	e029      	b.n	8007674 <HAL_RCC_OscConfig+0x52c>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	689b      	ldr	r3, [r3, #8]
 8007624:	2b05      	cmp	r3, #5
 8007626:	d115      	bne.n	8007654 <HAL_RCC_OscConfig+0x50c>
 8007628:	4b08      	ldr	r3, [pc, #32]	; (800764c <HAL_RCC_OscConfig+0x504>)
 800762a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800762e:	4a07      	ldr	r2, [pc, #28]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007630:	f043 0304 	orr.w	r3, r3, #4
 8007634:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007638:	4b04      	ldr	r3, [pc, #16]	; (800764c <HAL_RCC_OscConfig+0x504>)
 800763a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800763e:	4a03      	ldr	r2, [pc, #12]	; (800764c <HAL_RCC_OscConfig+0x504>)
 8007640:	f043 0301 	orr.w	r3, r3, #1
 8007644:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007648:	e014      	b.n	8007674 <HAL_RCC_OscConfig+0x52c>
 800764a:	bf00      	nop
 800764c:	40021000 	.word	0x40021000
 8007650:	40007000 	.word	0x40007000
 8007654:	4b9a      	ldr	r3, [pc, #616]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 8007656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800765a:	4a99      	ldr	r2, [pc, #612]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 800765c:	f023 0301 	bic.w	r3, r3, #1
 8007660:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007664:	4b96      	ldr	r3, [pc, #600]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 8007666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800766a:	4a95      	ldr	r2, [pc, #596]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 800766c:	f023 0304 	bic.w	r3, r3, #4
 8007670:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d016      	beq.n	80076aa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800767c:	f7fe faa8 	bl	8005bd0 <HAL_GetTick>
 8007680:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007682:	e00a      	b.n	800769a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007684:	f7fe faa4 	bl	8005bd0 <HAL_GetTick>
 8007688:	4602      	mov	r2, r0
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007692:	4293      	cmp	r3, r2
 8007694:	d901      	bls.n	800769a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e170      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800769a:	4b89      	ldr	r3, [pc, #548]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 800769c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076a0:	f003 0302 	and.w	r3, r3, #2
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d0ed      	beq.n	8007684 <HAL_RCC_OscConfig+0x53c>
 80076a8:	e015      	b.n	80076d6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076aa:	f7fe fa91 	bl	8005bd0 <HAL_GetTick>
 80076ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076b0:	e00a      	b.n	80076c8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076b2:	f7fe fa8d 	bl	8005bd0 <HAL_GetTick>
 80076b6:	4602      	mov	r2, r0
 80076b8:	693b      	ldr	r3, [r7, #16]
 80076ba:	1ad3      	subs	r3, r2, r3
 80076bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d901      	bls.n	80076c8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80076c4:	2303      	movs	r3, #3
 80076c6:	e159      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80076c8:	4b7d      	ldr	r3, [pc, #500]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 80076ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076ce:	f003 0302 	and.w	r3, r3, #2
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d1ed      	bne.n	80076b2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076d6:	7ffb      	ldrb	r3, [r7, #31]
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d105      	bne.n	80076e8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076dc:	4b78      	ldr	r3, [pc, #480]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 80076de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076e0:	4a77      	ldr	r2, [pc, #476]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 80076e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076e6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0320 	and.w	r3, r3, #32
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d03c      	beq.n	800776e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d01c      	beq.n	8007736 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80076fc:	4b70      	ldr	r3, [pc, #448]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 80076fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007702:	4a6f      	ldr	r2, [pc, #444]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 8007704:	f043 0301 	orr.w	r3, r3, #1
 8007708:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800770c:	f7fe fa60 	bl	8005bd0 <HAL_GetTick>
 8007710:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007712:	e008      	b.n	8007726 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007714:	f7fe fa5c 	bl	8005bd0 <HAL_GetTick>
 8007718:	4602      	mov	r2, r0
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	1ad3      	subs	r3, r2, r3
 800771e:	2b02      	cmp	r3, #2
 8007720:	d901      	bls.n	8007726 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007722:	2303      	movs	r3, #3
 8007724:	e12a      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007726:	4b66      	ldr	r3, [pc, #408]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 8007728:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800772c:	f003 0302 	and.w	r3, r3, #2
 8007730:	2b00      	cmp	r3, #0
 8007732:	d0ef      	beq.n	8007714 <HAL_RCC_OscConfig+0x5cc>
 8007734:	e01b      	b.n	800776e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007736:	4b62      	ldr	r3, [pc, #392]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 8007738:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800773c:	4a60      	ldr	r2, [pc, #384]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 800773e:	f023 0301 	bic.w	r3, r3, #1
 8007742:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007746:	f7fe fa43 	bl	8005bd0 <HAL_GetTick>
 800774a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800774c:	e008      	b.n	8007760 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800774e:	f7fe fa3f 	bl	8005bd0 <HAL_GetTick>
 8007752:	4602      	mov	r2, r0
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	1ad3      	subs	r3, r2, r3
 8007758:	2b02      	cmp	r3, #2
 800775a:	d901      	bls.n	8007760 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800775c:	2303      	movs	r3, #3
 800775e:	e10d      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007760:	4b57      	ldr	r3, [pc, #348]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 8007762:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007766:	f003 0302 	and.w	r3, r3, #2
 800776a:	2b00      	cmp	r3, #0
 800776c:	d1ef      	bne.n	800774e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007772:	2b00      	cmp	r3, #0
 8007774:	f000 8101 	beq.w	800797a <HAL_RCC_OscConfig+0x832>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800777c:	2b02      	cmp	r3, #2
 800777e:	f040 80c9 	bne.w	8007914 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007782:	4b4f      	ldr	r3, [pc, #316]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 8007784:	68db      	ldr	r3, [r3, #12]
 8007786:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	f003 0203 	and.w	r2, r3, #3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007792:	429a      	cmp	r2, r3
 8007794:	d12c      	bne.n	80077f0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a0:	3b01      	subs	r3, #1
 80077a2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d123      	bne.n	80077f0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077b2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d11b      	bne.n	80077f0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80077b8:	697b      	ldr	r3, [r7, #20]
 80077ba:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077c2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d113      	bne.n	80077f0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077d2:	085b      	lsrs	r3, r3, #1
 80077d4:	3b01      	subs	r3, #1
 80077d6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80077d8:	429a      	cmp	r2, r3
 80077da:	d109      	bne.n	80077f0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e6:	085b      	lsrs	r3, r3, #1
 80077e8:	3b01      	subs	r3, #1
 80077ea:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d06b      	beq.n	80078c8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80077f0:	69bb      	ldr	r3, [r7, #24]
 80077f2:	2b0c      	cmp	r3, #12
 80077f4:	d062      	beq.n	80078bc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80077f6:	4b32      	ldr	r3, [pc, #200]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d001      	beq.n	8007806 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e0ba      	b.n	800797c <HAL_RCC_OscConfig+0x834>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007806:	4b2e      	ldr	r3, [pc, #184]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a2d      	ldr	r2, [pc, #180]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 800780c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007810:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007812:	f7fe f9dd 	bl	8005bd0 <HAL_GetTick>
 8007816:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007818:	e008      	b.n	800782c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800781a:	f7fe f9d9 	bl	8005bd0 <HAL_GetTick>
 800781e:	4602      	mov	r2, r0
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	2b02      	cmp	r3, #2
 8007826:	d901      	bls.n	800782c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007828:	2303      	movs	r3, #3
 800782a:	e0a7      	b.n	800797c <HAL_RCC_OscConfig+0x834>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800782c:	4b24      	ldr	r3, [pc, #144]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007834:	2b00      	cmp	r3, #0
 8007836:	d1f0      	bne.n	800781a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007838:	4b21      	ldr	r3, [pc, #132]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 800783a:	68da      	ldr	r2, [r3, #12]
 800783c:	4b21      	ldr	r3, [pc, #132]	; (80078c4 <HAL_RCC_OscConfig+0x77c>)
 800783e:	4013      	ands	r3, r2
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007848:	3a01      	subs	r2, #1
 800784a:	0112      	lsls	r2, r2, #4
 800784c:	4311      	orrs	r1, r2
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007852:	0212      	lsls	r2, r2, #8
 8007854:	4311      	orrs	r1, r2
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800785a:	0852      	lsrs	r2, r2, #1
 800785c:	3a01      	subs	r2, #1
 800785e:	0552      	lsls	r2, r2, #21
 8007860:	4311      	orrs	r1, r2
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007866:	0852      	lsrs	r2, r2, #1
 8007868:	3a01      	subs	r2, #1
 800786a:	0652      	lsls	r2, r2, #25
 800786c:	4311      	orrs	r1, r2
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007872:	06d2      	lsls	r2, r2, #27
 8007874:	430a      	orrs	r2, r1
 8007876:	4912      	ldr	r1, [pc, #72]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 8007878:	4313      	orrs	r3, r2
 800787a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800787c:	4b10      	ldr	r3, [pc, #64]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a0f      	ldr	r2, [pc, #60]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 8007882:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007886:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007888:	4b0d      	ldr	r3, [pc, #52]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 800788a:	68db      	ldr	r3, [r3, #12]
 800788c:	4a0c      	ldr	r2, [pc, #48]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 800788e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007892:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007894:	f7fe f99c 	bl	8005bd0 <HAL_GetTick>
 8007898:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800789a:	e008      	b.n	80078ae <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800789c:	f7fe f998 	bl	8005bd0 <HAL_GetTick>
 80078a0:	4602      	mov	r2, r0
 80078a2:	693b      	ldr	r3, [r7, #16]
 80078a4:	1ad3      	subs	r3, r2, r3
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d901      	bls.n	80078ae <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e066      	b.n	800797c <HAL_RCC_OscConfig+0x834>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078ae:	4b04      	ldr	r3, [pc, #16]	; (80078c0 <HAL_RCC_OscConfig+0x778>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d0f0      	beq.n	800789c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80078ba:	e05e      	b.n	800797a <HAL_RCC_OscConfig+0x832>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80078bc:	2301      	movs	r3, #1
 80078be:	e05d      	b.n	800797c <HAL_RCC_OscConfig+0x834>
 80078c0:	40021000 	.word	0x40021000
 80078c4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078c8:	4b2e      	ldr	r3, [pc, #184]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d152      	bne.n	800797a <HAL_RCC_OscConfig+0x832>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80078d4:	4b2b      	ldr	r3, [pc, #172]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a2a      	ldr	r2, [pc, #168]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 80078da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80078de:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80078e0:	4b28      	ldr	r3, [pc, #160]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 80078e2:	68db      	ldr	r3, [r3, #12]
 80078e4:	4a27      	ldr	r2, [pc, #156]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 80078e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80078ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80078ec:	f7fe f970 	bl	8005bd0 <HAL_GetTick>
 80078f0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80078f2:	e008      	b.n	8007906 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078f4:	f7fe f96c 	bl	8005bd0 <HAL_GetTick>
 80078f8:	4602      	mov	r2, r0
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	1ad3      	subs	r3, r2, r3
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d901      	bls.n	8007906 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8007902:	2303      	movs	r3, #3
 8007904:	e03a      	b.n	800797c <HAL_RCC_OscConfig+0x834>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007906:	4b1f      	ldr	r3, [pc, #124]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800790e:	2b00      	cmp	r3, #0
 8007910:	d0f0      	beq.n	80078f4 <HAL_RCC_OscConfig+0x7ac>
 8007912:	e032      	b.n	800797a <HAL_RCC_OscConfig+0x832>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007914:	69bb      	ldr	r3, [r7, #24]
 8007916:	2b0c      	cmp	r3, #12
 8007918:	d02d      	beq.n	8007976 <HAL_RCC_OscConfig+0x82e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800791a:	4b1a      	ldr	r3, [pc, #104]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a19      	ldr	r2, [pc, #100]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 8007920:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007924:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007926:	4b17      	ldr	r3, [pc, #92]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800792e:	2b00      	cmp	r3, #0
 8007930:	d105      	bne.n	800793e <HAL_RCC_OscConfig+0x7f6>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007932:	4b14      	ldr	r3, [pc, #80]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	4a13      	ldr	r2, [pc, #76]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 8007938:	f023 0303 	bic.w	r3, r3, #3
 800793c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800793e:	4b11      	ldr	r3, [pc, #68]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	4a10      	ldr	r2, [pc, #64]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 8007944:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007948:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800794c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800794e:	f7fe f93f 	bl	8005bd0 <HAL_GetTick>
 8007952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007954:	e008      	b.n	8007968 <HAL_RCC_OscConfig+0x820>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007956:	f7fe f93b 	bl	8005bd0 <HAL_GetTick>
 800795a:	4602      	mov	r2, r0
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	1ad3      	subs	r3, r2, r3
 8007960:	2b02      	cmp	r3, #2
 8007962:	d901      	bls.n	8007968 <HAL_RCC_OscConfig+0x820>
          {
            return HAL_TIMEOUT;
 8007964:	2303      	movs	r3, #3
 8007966:	e009      	b.n	800797c <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007968:	4b06      	ldr	r3, [pc, #24]	; (8007984 <HAL_RCC_OscConfig+0x83c>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d1f0      	bne.n	8007956 <HAL_RCC_OscConfig+0x80e>
 8007974:	e001      	b.n	800797a <HAL_RCC_OscConfig+0x832>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e000      	b.n	800797c <HAL_RCC_OscConfig+0x834>
      }
    }
  }
  return HAL_OK;
 800797a:	2300      	movs	r3, #0
}
 800797c:	4618      	mov	r0, r3
 800797e:	3720      	adds	r7, #32
 8007980:	46bd      	mov	sp, r7
 8007982:	bd80      	pop	{r7, pc}
 8007984:	40021000 	.word	0x40021000

08007988 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d101      	bne.n	800799c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007998:	2301      	movs	r3, #1
 800799a:	e0c8      	b.n	8007b2e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800799c:	4b66      	ldr	r3, [pc, #408]	; (8007b38 <HAL_RCC_ClockConfig+0x1b0>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 0307 	and.w	r3, r3, #7
 80079a4:	683a      	ldr	r2, [r7, #0]
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d910      	bls.n	80079cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079aa:	4b63      	ldr	r3, [pc, #396]	; (8007b38 <HAL_RCC_ClockConfig+0x1b0>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f023 0207 	bic.w	r2, r3, #7
 80079b2:	4961      	ldr	r1, [pc, #388]	; (8007b38 <HAL_RCC_ClockConfig+0x1b0>)
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079ba:	4b5f      	ldr	r3, [pc, #380]	; (8007b38 <HAL_RCC_ClockConfig+0x1b0>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f003 0307 	and.w	r3, r3, #7
 80079c2:	683a      	ldr	r2, [r7, #0]
 80079c4:	429a      	cmp	r2, r3
 80079c6:	d001      	beq.n	80079cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	e0b0      	b.n	8007b2e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f003 0301 	and.w	r3, r3, #1
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d04c      	beq.n	8007a72 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	2b03      	cmp	r3, #3
 80079de:	d107      	bne.n	80079f0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079e0:	4b56      	ldr	r3, [pc, #344]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d121      	bne.n	8007a30 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	e09e      	b.n	8007b2e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	2b02      	cmp	r3, #2
 80079f6:	d107      	bne.n	8007a08 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079f8:	4b50      	ldr	r3, [pc, #320]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d115      	bne.n	8007a30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	e092      	b.n	8007b2e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d107      	bne.n	8007a20 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007a10:	4b4a      	ldr	r3, [pc, #296]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f003 0302 	and.w	r3, r3, #2
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d109      	bne.n	8007a30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e086      	b.n	8007b2e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007a20:	4b46      	ldr	r3, [pc, #280]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d101      	bne.n	8007a30 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e07e      	b.n	8007b2e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007a30:	4b42      	ldr	r3, [pc, #264]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007a32:	689b      	ldr	r3, [r3, #8]
 8007a34:	f023 0203 	bic.w	r2, r3, #3
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	493f      	ldr	r1, [pc, #252]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a42:	f7fe f8c5 	bl	8005bd0 <HAL_GetTick>
 8007a46:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a48:	e00a      	b.n	8007a60 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a4a:	f7fe f8c1 	bl	8005bd0 <HAL_GetTick>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	1ad3      	subs	r3, r2, r3
 8007a54:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d901      	bls.n	8007a60 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	e066      	b.n	8007b2e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a60:	4b36      	ldr	r3, [pc, #216]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	f003 020c 	and.w	r2, r3, #12
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	009b      	lsls	r3, r3, #2
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d1eb      	bne.n	8007a4a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f003 0302 	and.w	r3, r3, #2
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d008      	beq.n	8007a90 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a7e:	4b2f      	ldr	r3, [pc, #188]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	492c      	ldr	r1, [pc, #176]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007a90:	4b29      	ldr	r3, [pc, #164]	; (8007b38 <HAL_RCC_ClockConfig+0x1b0>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f003 0307 	and.w	r3, r3, #7
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d210      	bcs.n	8007ac0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a9e:	4b26      	ldr	r3, [pc, #152]	; (8007b38 <HAL_RCC_ClockConfig+0x1b0>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f023 0207 	bic.w	r2, r3, #7
 8007aa6:	4924      	ldr	r1, [pc, #144]	; (8007b38 <HAL_RCC_ClockConfig+0x1b0>)
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007aae:	4b22      	ldr	r3, [pc, #136]	; (8007b38 <HAL_RCC_ClockConfig+0x1b0>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f003 0307 	and.w	r3, r3, #7
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d001      	beq.n	8007ac0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e036      	b.n	8007b2e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f003 0304 	and.w	r3, r3, #4
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d008      	beq.n	8007ade <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007acc:	4b1b      	ldr	r3, [pc, #108]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	68db      	ldr	r3, [r3, #12]
 8007ad8:	4918      	ldr	r1, [pc, #96]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007ada:	4313      	orrs	r3, r2
 8007adc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f003 0308 	and.w	r3, r3, #8
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d009      	beq.n	8007afe <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007aea:	4b14      	ldr	r3, [pc, #80]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	691b      	ldr	r3, [r3, #16]
 8007af6:	00db      	lsls	r3, r3, #3
 8007af8:	4910      	ldr	r1, [pc, #64]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007afa:	4313      	orrs	r3, r2
 8007afc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007afe:	f000 f825 	bl	8007b4c <HAL_RCC_GetSysClockFreq>
 8007b02:	4602      	mov	r2, r0
 8007b04:	4b0d      	ldr	r3, [pc, #52]	; (8007b3c <HAL_RCC_ClockConfig+0x1b4>)
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	091b      	lsrs	r3, r3, #4
 8007b0a:	f003 030f 	and.w	r3, r3, #15
 8007b0e:	490c      	ldr	r1, [pc, #48]	; (8007b40 <HAL_RCC_ClockConfig+0x1b8>)
 8007b10:	5ccb      	ldrb	r3, [r1, r3]
 8007b12:	f003 031f 	and.w	r3, r3, #31
 8007b16:	fa22 f303 	lsr.w	r3, r2, r3
 8007b1a:	4a0a      	ldr	r2, [pc, #40]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007b1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007b1e:	4b0a      	ldr	r3, [pc, #40]	; (8007b48 <HAL_RCC_ClockConfig+0x1c0>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7fe f806 	bl	8005b34 <HAL_InitTick>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	72fb      	strb	r3, [r7, #11]

  return status;
 8007b2c:	7afb      	ldrb	r3, [r7, #11]
}
 8007b2e:	4618      	mov	r0, r3
 8007b30:	3710      	adds	r7, #16
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	40022000 	.word	0x40022000
 8007b3c:	40021000 	.word	0x40021000
 8007b40:	0800c0b8 	.word	0x0800c0b8
 8007b44:	200003cc 	.word	0x200003cc
 8007b48:	200003d0 	.word	0x200003d0

08007b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b089      	sub	sp, #36	; 0x24
 8007b50:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007b52:	2300      	movs	r3, #0
 8007b54:	61fb      	str	r3, [r7, #28]
 8007b56:	2300      	movs	r3, #0
 8007b58:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007b5a:	4b3d      	ldr	r3, [pc, #244]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x104>)
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	f003 030c 	and.w	r3, r3, #12
 8007b62:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007b64:	4b3a      	ldr	r3, [pc, #232]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x104>)
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	f003 0303 	and.w	r3, r3, #3
 8007b6c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d005      	beq.n	8007b80 <HAL_RCC_GetSysClockFreq+0x34>
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	2b0c      	cmp	r3, #12
 8007b78:	d121      	bne.n	8007bbe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d11e      	bne.n	8007bbe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007b80:	4b33      	ldr	r3, [pc, #204]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x104>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f003 0308 	and.w	r3, r3, #8
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d107      	bne.n	8007b9c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007b8c:	4b30      	ldr	r3, [pc, #192]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x104>)
 8007b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007b92:	0a1b      	lsrs	r3, r3, #8
 8007b94:	f003 030f 	and.w	r3, r3, #15
 8007b98:	61fb      	str	r3, [r7, #28]
 8007b9a:	e005      	b.n	8007ba8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007b9c:	4b2c      	ldr	r3, [pc, #176]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x104>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	091b      	lsrs	r3, r3, #4
 8007ba2:	f003 030f 	and.w	r3, r3, #15
 8007ba6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007ba8:	4a2a      	ldr	r2, [pc, #168]	; (8007c54 <HAL_RCC_GetSysClockFreq+0x108>)
 8007baa:	69fb      	ldr	r3, [r7, #28]
 8007bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bb0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d10d      	bne.n	8007bd4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007bbc:	e00a      	b.n	8007bd4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	2b04      	cmp	r3, #4
 8007bc2:	d102      	bne.n	8007bca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007bc4:	4b24      	ldr	r3, [pc, #144]	; (8007c58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007bc6:	61bb      	str	r3, [r7, #24]
 8007bc8:	e004      	b.n	8007bd4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	2b08      	cmp	r3, #8
 8007bce:	d101      	bne.n	8007bd4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007bd0:	4b22      	ldr	r3, [pc, #136]	; (8007c5c <HAL_RCC_GetSysClockFreq+0x110>)
 8007bd2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	2b0c      	cmp	r3, #12
 8007bd8:	d134      	bne.n	8007c44 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007bda:	4b1d      	ldr	r3, [pc, #116]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x104>)
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	f003 0303 	and.w	r3, r3, #3
 8007be2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	2b02      	cmp	r3, #2
 8007be8:	d003      	beq.n	8007bf2 <HAL_RCC_GetSysClockFreq+0xa6>
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	2b03      	cmp	r3, #3
 8007bee:	d003      	beq.n	8007bf8 <HAL_RCC_GetSysClockFreq+0xac>
 8007bf0:	e005      	b.n	8007bfe <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007bf2:	4b19      	ldr	r3, [pc, #100]	; (8007c58 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007bf4:	617b      	str	r3, [r7, #20]
      break;
 8007bf6:	e005      	b.n	8007c04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007bf8:	4b18      	ldr	r3, [pc, #96]	; (8007c5c <HAL_RCC_GetSysClockFreq+0x110>)
 8007bfa:	617b      	str	r3, [r7, #20]
      break;
 8007bfc:	e002      	b.n	8007c04 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007bfe:	69fb      	ldr	r3, [r7, #28]
 8007c00:	617b      	str	r3, [r7, #20]
      break;
 8007c02:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007c04:	4b12      	ldr	r3, [pc, #72]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	091b      	lsrs	r3, r3, #4
 8007c0a:	f003 0307 	and.w	r3, r3, #7
 8007c0e:	3301      	adds	r3, #1
 8007c10:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007c12:	4b0f      	ldr	r3, [pc, #60]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	0a1b      	lsrs	r3, r3, #8
 8007c18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c1c:	697a      	ldr	r2, [r7, #20]
 8007c1e:	fb03 f202 	mul.w	r2, r3, r2
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c28:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007c2a:	4b09      	ldr	r3, [pc, #36]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	0e5b      	lsrs	r3, r3, #25
 8007c30:	f003 0303 	and.w	r3, r3, #3
 8007c34:	3301      	adds	r3, #1
 8007c36:	005b      	lsls	r3, r3, #1
 8007c38:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007c3a:	697a      	ldr	r2, [r7, #20]
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c42:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007c44:	69bb      	ldr	r3, [r7, #24]
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3724      	adds	r7, #36	; 0x24
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bc80      	pop	{r7}
 8007c4e:	4770      	bx	lr
 8007c50:	40021000 	.word	0x40021000
 8007c54:	0800c0d0 	.word	0x0800c0d0
 8007c58:	00f42400 	.word	0x00f42400
 8007c5c:	007a1200 	.word	0x007a1200

08007c60 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c60:	b480      	push	{r7}
 8007c62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c64:	4b02      	ldr	r3, [pc, #8]	; (8007c70 <HAL_RCC_GetHCLKFreq+0x10>)
 8007c66:	681b      	ldr	r3, [r3, #0]
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bc80      	pop	{r7}
 8007c6e:	4770      	bx	lr
 8007c70:	200003cc 	.word	0x200003cc

08007c74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007c78:	f7ff fff2 	bl	8007c60 <HAL_RCC_GetHCLKFreq>
 8007c7c:	4602      	mov	r2, r0
 8007c7e:	4b06      	ldr	r3, [pc, #24]	; (8007c98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	0a1b      	lsrs	r3, r3, #8
 8007c84:	f003 0307 	and.w	r3, r3, #7
 8007c88:	4904      	ldr	r1, [pc, #16]	; (8007c9c <HAL_RCC_GetPCLK1Freq+0x28>)
 8007c8a:	5ccb      	ldrb	r3, [r1, r3]
 8007c8c:	f003 031f 	and.w	r3, r3, #31
 8007c90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	bd80      	pop	{r7, pc}
 8007c98:	40021000 	.word	0x40021000
 8007c9c:	0800c0c8 	.word	0x0800c0c8

08007ca0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007ca4:	f7ff ffdc 	bl	8007c60 <HAL_RCC_GetHCLKFreq>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	4b06      	ldr	r3, [pc, #24]	; (8007cc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007cac:	689b      	ldr	r3, [r3, #8]
 8007cae:	0adb      	lsrs	r3, r3, #11
 8007cb0:	f003 0307 	and.w	r3, r3, #7
 8007cb4:	4904      	ldr	r1, [pc, #16]	; (8007cc8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007cb6:	5ccb      	ldrb	r3, [r1, r3]
 8007cb8:	f003 031f 	and.w	r3, r3, #31
 8007cbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	40021000 	.word	0x40021000
 8007cc8:	0800c0c8 	.word	0x0800c0c8

08007ccc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007cd8:	4b2a      	ldr	r3, [pc, #168]	; (8007d84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d003      	beq.n	8007cec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007ce4:	f7ff f9d0 	bl	8007088 <HAL_PWREx_GetVoltageRange>
 8007ce8:	6178      	str	r0, [r7, #20]
 8007cea:	e014      	b.n	8007d16 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007cec:	4b25      	ldr	r3, [pc, #148]	; (8007d84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cf0:	4a24      	ldr	r2, [pc, #144]	; (8007d84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cf6:	6593      	str	r3, [r2, #88]	; 0x58
 8007cf8:	4b22      	ldr	r3, [pc, #136]	; (8007d84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d00:	60fb      	str	r3, [r7, #12]
 8007d02:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007d04:	f7ff f9c0 	bl	8007088 <HAL_PWREx_GetVoltageRange>
 8007d08:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007d0a:	4b1e      	ldr	r3, [pc, #120]	; (8007d84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d0e:	4a1d      	ldr	r2, [pc, #116]	; (8007d84 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007d10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d14:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007d16:	697b      	ldr	r3, [r7, #20]
 8007d18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d1c:	d10b      	bne.n	8007d36 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2b80      	cmp	r3, #128	; 0x80
 8007d22:	d919      	bls.n	8007d58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2ba0      	cmp	r3, #160	; 0xa0
 8007d28:	d902      	bls.n	8007d30 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	613b      	str	r3, [r7, #16]
 8007d2e:	e013      	b.n	8007d58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007d30:	2301      	movs	r3, #1
 8007d32:	613b      	str	r3, [r7, #16]
 8007d34:	e010      	b.n	8007d58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b80      	cmp	r3, #128	; 0x80
 8007d3a:	d902      	bls.n	8007d42 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007d3c:	2303      	movs	r3, #3
 8007d3e:	613b      	str	r3, [r7, #16]
 8007d40:	e00a      	b.n	8007d58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2b80      	cmp	r3, #128	; 0x80
 8007d46:	d102      	bne.n	8007d4e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007d48:	2302      	movs	r3, #2
 8007d4a:	613b      	str	r3, [r7, #16]
 8007d4c:	e004      	b.n	8007d58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2b70      	cmp	r3, #112	; 0x70
 8007d52:	d101      	bne.n	8007d58 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007d54:	2301      	movs	r3, #1
 8007d56:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007d58:	4b0b      	ldr	r3, [pc, #44]	; (8007d88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f023 0207 	bic.w	r2, r3, #7
 8007d60:	4909      	ldr	r1, [pc, #36]	; (8007d88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007d68:	4b07      	ldr	r3, [pc, #28]	; (8007d88 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f003 0307 	and.w	r3, r3, #7
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	429a      	cmp	r2, r3
 8007d74:	d001      	beq.n	8007d7a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	e000      	b.n	8007d7c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007d7a:	2300      	movs	r3, #0
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3718      	adds	r7, #24
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}
 8007d84:	40021000 	.word	0x40021000
 8007d88:	40022000 	.word	0x40022000

08007d8c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b086      	sub	sp, #24
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007d94:	2300      	movs	r3, #0
 8007d96:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007d98:	2300      	movs	r3, #0
 8007d9a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d031      	beq.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dac:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007db0:	d01a      	beq.n	8007de8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8007db2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007db6:	d814      	bhi.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d009      	beq.n	8007dd0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007dbc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007dc0:	d10f      	bne.n	8007de2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8007dc2:	4b5d      	ldr	r3, [pc, #372]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007dc4:	68db      	ldr	r3, [r3, #12]
 8007dc6:	4a5c      	ldr	r2, [pc, #368]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007dc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007dcc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007dce:	e00c      	b.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	3304      	adds	r3, #4
 8007dd4:	2100      	movs	r1, #0
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f000 f9ce 	bl	8008178 <RCCEx_PLLSAI1_Config>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007de0:	e003      	b.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	74fb      	strb	r3, [r7, #19]
      break;
 8007de6:	e000      	b.n	8007dea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8007de8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007dea:	7cfb      	ldrb	r3, [r7, #19]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d10b      	bne.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007df0:	4b51      	ldr	r3, [pc, #324]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007df6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007dfe:	494e      	ldr	r1, [pc, #312]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e00:	4313      	orrs	r3, r2
 8007e02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007e06:	e001      	b.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e08:	7cfb      	ldrb	r3, [r7, #19]
 8007e0a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f000 809e 	beq.w	8007f56 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007e1e:	4b46      	ldr	r3, [pc, #280]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d101      	bne.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e000      	b.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8007e2e:	2300      	movs	r3, #0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00d      	beq.n	8007e50 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e34:	4b40      	ldr	r3, [pc, #256]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e38:	4a3f      	ldr	r2, [pc, #252]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e3e:	6593      	str	r3, [r2, #88]	; 0x58
 8007e40:	4b3d      	ldr	r3, [pc, #244]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e48:	60bb      	str	r3, [r7, #8]
 8007e4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007e50:	4b3a      	ldr	r3, [pc, #232]	; (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a39      	ldr	r2, [pc, #228]	; (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007e56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e5a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007e5c:	f7fd feb8 	bl	8005bd0 <HAL_GetTick>
 8007e60:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007e62:	e009      	b.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e64:	f7fd feb4 	bl	8005bd0 <HAL_GetTick>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	2b02      	cmp	r3, #2
 8007e70:	d902      	bls.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8007e72:	2303      	movs	r3, #3
 8007e74:	74fb      	strb	r3, [r7, #19]
        break;
 8007e76:	e005      	b.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007e78:	4b30      	ldr	r3, [pc, #192]	; (8007f3c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d0ef      	beq.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8007e84:	7cfb      	ldrb	r3, [r7, #19]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d15a      	bne.n	8007f40 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007e8a:	4b2b      	ldr	r3, [pc, #172]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e94:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d01e      	beq.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ea0:	697a      	ldr	r2, [r7, #20]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d019      	beq.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007ea6:	4b24      	ldr	r3, [pc, #144]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007eac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eb0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007eb2:	4b21      	ldr	r3, [pc, #132]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007eb8:	4a1f      	ldr	r2, [pc, #124]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007eba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ebe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007ec2:	4b1d      	ldr	r3, [pc, #116]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ec8:	4a1b      	ldr	r2, [pc, #108]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007eca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ece:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007ed2:	4a19      	ldr	r2, [pc, #100]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	f003 0301 	and.w	r3, r3, #1
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d016      	beq.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ee4:	f7fd fe74 	bl	8005bd0 <HAL_GetTick>
 8007ee8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007eea:	e00b      	b.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007eec:	f7fd fe70 	bl	8005bd0 <HAL_GetTick>
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	1ad3      	subs	r3, r2, r3
 8007ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d902      	bls.n	8007f04 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8007efe:	2303      	movs	r3, #3
 8007f00:	74fb      	strb	r3, [r7, #19]
            break;
 8007f02:	e006      	b.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007f04:	4b0c      	ldr	r3, [pc, #48]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f0a:	f003 0302 	and.w	r3, r3, #2
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d0ec      	beq.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8007f12:	7cfb      	ldrb	r3, [r7, #19]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d10b      	bne.n	8007f30 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f18:	4b07      	ldr	r3, [pc, #28]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f1e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f26:	4904      	ldr	r1, [pc, #16]	; (8007f38 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007f2e:	e009      	b.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007f30:	7cfb      	ldrb	r3, [r7, #19]
 8007f32:	74bb      	strb	r3, [r7, #18]
 8007f34:	e006      	b.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8007f36:	bf00      	nop
 8007f38:	40021000 	.word	0x40021000
 8007f3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f40:	7cfb      	ldrb	r3, [r7, #19]
 8007f42:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007f44:	7c7b      	ldrb	r3, [r7, #17]
 8007f46:	2b01      	cmp	r3, #1
 8007f48:	d105      	bne.n	8007f56 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007f4a:	4b8a      	ldr	r3, [pc, #552]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f4e:	4a89      	ldr	r2, [pc, #548]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007f50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f54:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f003 0301 	and.w	r3, r3, #1
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d00a      	beq.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007f62:	4b84      	ldr	r3, [pc, #528]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f68:	f023 0203 	bic.w	r2, r3, #3
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	6a1b      	ldr	r3, [r3, #32]
 8007f70:	4980      	ldr	r1, [pc, #512]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007f72:	4313      	orrs	r3, r2
 8007f74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f003 0302 	and.w	r3, r3, #2
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d00a      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007f84:	4b7b      	ldr	r3, [pc, #492]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f8a:	f023 020c 	bic.w	r2, r3, #12
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f92:	4978      	ldr	r1, [pc, #480]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007f94:	4313      	orrs	r3, r2
 8007f96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 0320 	and.w	r3, r3, #32
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00a      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007fa6:	4b73      	ldr	r3, [pc, #460]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fb4:	496f      	ldr	r1, [pc, #444]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d00a      	beq.n	8007fde <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007fc8:	4b6a      	ldr	r3, [pc, #424]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fce:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fd6:	4967      	ldr	r1, [pc, #412]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007fd8:	4313      	orrs	r3, r2
 8007fda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d00a      	beq.n	8008000 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007fea:	4b62      	ldr	r3, [pc, #392]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ff0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff8:	495e      	ldr	r1, [pc, #376]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008008:	2b00      	cmp	r3, #0
 800800a:	d00a      	beq.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800800c:	4b59      	ldr	r3, [pc, #356]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800800e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008012:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800801a:	4956      	ldr	r1, [pc, #344]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800801c:	4313      	orrs	r3, r2
 800801e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800802a:	2b00      	cmp	r3, #0
 800802c:	d00a      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800802e:	4b51      	ldr	r3, [pc, #324]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008034:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800803c:	494d      	ldr	r1, [pc, #308]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800803e:	4313      	orrs	r3, r2
 8008040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800804c:	2b00      	cmp	r3, #0
 800804e:	d028      	beq.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008050:	4b48      	ldr	r3, [pc, #288]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008056:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800805e:	4945      	ldr	r1, [pc, #276]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008060:	4313      	orrs	r3, r2
 8008062:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800806a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800806e:	d106      	bne.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008070:	4b40      	ldr	r3, [pc, #256]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008072:	68db      	ldr	r3, [r3, #12]
 8008074:	4a3f      	ldr	r2, [pc, #252]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008076:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800807a:	60d3      	str	r3, [r2, #12]
 800807c:	e011      	b.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008082:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008086:	d10c      	bne.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	3304      	adds	r3, #4
 800808c:	2101      	movs	r1, #1
 800808e:	4618      	mov	r0, r3
 8008090:	f000 f872 	bl	8008178 <RCCEx_PLLSAI1_Config>
 8008094:	4603      	mov	r3, r0
 8008096:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008098:	7cfb      	ldrb	r3, [r7, #19]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d001      	beq.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800809e:	7cfb      	ldrb	r3, [r7, #19]
 80080a0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d028      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80080ae:	4b31      	ldr	r3, [pc, #196]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80080b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080b4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080bc:	492d      	ldr	r1, [pc, #180]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80080be:	4313      	orrs	r3, r2
 80080c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80080cc:	d106      	bne.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80080ce:	4b29      	ldr	r3, [pc, #164]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80080d0:	68db      	ldr	r3, [r3, #12]
 80080d2:	4a28      	ldr	r2, [pc, #160]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80080d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080d8:	60d3      	str	r3, [r2, #12]
 80080da:	e011      	b.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80080e4:	d10c      	bne.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	3304      	adds	r3, #4
 80080ea:	2101      	movs	r1, #1
 80080ec:	4618      	mov	r0, r3
 80080ee:	f000 f843 	bl	8008178 <RCCEx_PLLSAI1_Config>
 80080f2:	4603      	mov	r3, r0
 80080f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80080f6:	7cfb      	ldrb	r3, [r7, #19]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d001      	beq.n	8008100 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80080fc:	7cfb      	ldrb	r3, [r7, #19]
 80080fe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008108:	2b00      	cmp	r3, #0
 800810a:	d01c      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800810c:	4b19      	ldr	r3, [pc, #100]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800810e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008112:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800811a:	4916      	ldr	r1, [pc, #88]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800811c:	4313      	orrs	r3, r2
 800811e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008126:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800812a:	d10c      	bne.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	3304      	adds	r3, #4
 8008130:	2102      	movs	r1, #2
 8008132:	4618      	mov	r0, r3
 8008134:	f000 f820 	bl	8008178 <RCCEx_PLLSAI1_Config>
 8008138:	4603      	mov	r3, r0
 800813a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800813c:	7cfb      	ldrb	r3, [r7, #19]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d001      	beq.n	8008146 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8008142:	7cfb      	ldrb	r3, [r7, #19]
 8008144:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800814e:	2b00      	cmp	r3, #0
 8008150:	d00a      	beq.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008152:	4b08      	ldr	r3, [pc, #32]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008158:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008160:	4904      	ldr	r1, [pc, #16]	; (8008174 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008162:	4313      	orrs	r3, r2
 8008164:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008168:	7cbb      	ldrb	r3, [r7, #18]
}
 800816a:	4618      	mov	r0, r3
 800816c:	3718      	adds	r7, #24
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	40021000 	.word	0x40021000

08008178 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008178:	b580      	push	{r7, lr}
 800817a:	b084      	sub	sp, #16
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008182:	2300      	movs	r3, #0
 8008184:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008186:	4b74      	ldr	r3, [pc, #464]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008188:	68db      	ldr	r3, [r3, #12]
 800818a:	f003 0303 	and.w	r3, r3, #3
 800818e:	2b00      	cmp	r3, #0
 8008190:	d018      	beq.n	80081c4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008192:	4b71      	ldr	r3, [pc, #452]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008194:	68db      	ldr	r3, [r3, #12]
 8008196:	f003 0203 	and.w	r2, r3, #3
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	429a      	cmp	r2, r3
 80081a0:	d10d      	bne.n	80081be <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
       ||
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d009      	beq.n	80081be <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80081aa:	4b6b      	ldr	r3, [pc, #428]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80081ac:	68db      	ldr	r3, [r3, #12]
 80081ae:	091b      	lsrs	r3, r3, #4
 80081b0:	f003 0307 	and.w	r3, r3, #7
 80081b4:	1c5a      	adds	r2, r3, #1
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	685b      	ldr	r3, [r3, #4]
       ||
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d047      	beq.n	800824e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	73fb      	strb	r3, [r7, #15]
 80081c2:	e044      	b.n	800824e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2b03      	cmp	r3, #3
 80081ca:	d018      	beq.n	80081fe <RCCEx_PLLSAI1_Config+0x86>
 80081cc:	2b03      	cmp	r3, #3
 80081ce:	d825      	bhi.n	800821c <RCCEx_PLLSAI1_Config+0xa4>
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d002      	beq.n	80081da <RCCEx_PLLSAI1_Config+0x62>
 80081d4:	2b02      	cmp	r3, #2
 80081d6:	d009      	beq.n	80081ec <RCCEx_PLLSAI1_Config+0x74>
 80081d8:	e020      	b.n	800821c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80081da:	4b5f      	ldr	r3, [pc, #380]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f003 0302 	and.w	r3, r3, #2
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d11d      	bne.n	8008222 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081ea:	e01a      	b.n	8008222 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80081ec:	4b5a      	ldr	r3, [pc, #360]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d116      	bne.n	8008226 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80081f8:	2301      	movs	r3, #1
 80081fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80081fc:	e013      	b.n	8008226 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80081fe:	4b56      	ldr	r3, [pc, #344]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10f      	bne.n	800822a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800820a:	4b53      	ldr	r3, [pc, #332]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d109      	bne.n	800822a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800821a:	e006      	b.n	800822a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800821c:	2301      	movs	r3, #1
 800821e:	73fb      	strb	r3, [r7, #15]
      break;
 8008220:	e004      	b.n	800822c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008222:	bf00      	nop
 8008224:	e002      	b.n	800822c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008226:	bf00      	nop
 8008228:	e000      	b.n	800822c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800822a:	bf00      	nop
    }

    if(status == HAL_OK)
 800822c:	7bfb      	ldrb	r3, [r7, #15]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d10d      	bne.n	800824e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008232:	4b49      	ldr	r3, [pc, #292]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6819      	ldr	r1, [r3, #0]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	685b      	ldr	r3, [r3, #4]
 8008242:	3b01      	subs	r3, #1
 8008244:	011b      	lsls	r3, r3, #4
 8008246:	430b      	orrs	r3, r1
 8008248:	4943      	ldr	r1, [pc, #268]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800824a:	4313      	orrs	r3, r2
 800824c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800824e:	7bfb      	ldrb	r3, [r7, #15]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d17c      	bne.n	800834e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008254:	4b40      	ldr	r3, [pc, #256]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4a3f      	ldr	r2, [pc, #252]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800825a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800825e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008260:	f7fd fcb6 	bl	8005bd0 <HAL_GetTick>
 8008264:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008266:	e009      	b.n	800827c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008268:	f7fd fcb2 	bl	8005bd0 <HAL_GetTick>
 800826c:	4602      	mov	r2, r0
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	1ad3      	subs	r3, r2, r3
 8008272:	2b02      	cmp	r3, #2
 8008274:	d902      	bls.n	800827c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008276:	2303      	movs	r3, #3
 8008278:	73fb      	strb	r3, [r7, #15]
        break;
 800827a:	e005      	b.n	8008288 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800827c:	4b36      	ldr	r3, [pc, #216]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008284:	2b00      	cmp	r3, #0
 8008286:	d1ef      	bne.n	8008268 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008288:	7bfb      	ldrb	r3, [r7, #15]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d15f      	bne.n	800834e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d110      	bne.n	80082b6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008294:	4b30      	ldr	r3, [pc, #192]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800829c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80082a0:	687a      	ldr	r2, [r7, #4]
 80082a2:	6892      	ldr	r2, [r2, #8]
 80082a4:	0211      	lsls	r1, r2, #8
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	68d2      	ldr	r2, [r2, #12]
 80082aa:	06d2      	lsls	r2, r2, #27
 80082ac:	430a      	orrs	r2, r1
 80082ae:	492a      	ldr	r1, [pc, #168]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80082b0:	4313      	orrs	r3, r2
 80082b2:	610b      	str	r3, [r1, #16]
 80082b4:	e027      	b.n	8008306 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	2b01      	cmp	r3, #1
 80082ba:	d112      	bne.n	80082e2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80082bc:	4b26      	ldr	r3, [pc, #152]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80082be:	691b      	ldr	r3, [r3, #16]
 80082c0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80082c4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	6892      	ldr	r2, [r2, #8]
 80082cc:	0211      	lsls	r1, r2, #8
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	6912      	ldr	r2, [r2, #16]
 80082d2:	0852      	lsrs	r2, r2, #1
 80082d4:	3a01      	subs	r2, #1
 80082d6:	0552      	lsls	r2, r2, #21
 80082d8:	430a      	orrs	r2, r1
 80082da:	491f      	ldr	r1, [pc, #124]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80082dc:	4313      	orrs	r3, r2
 80082de:	610b      	str	r3, [r1, #16]
 80082e0:	e011      	b.n	8008306 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80082e2:	4b1d      	ldr	r3, [pc, #116]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 80082e4:	691b      	ldr	r3, [r3, #16]
 80082e6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80082ea:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	6892      	ldr	r2, [r2, #8]
 80082f2:	0211      	lsls	r1, r2, #8
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	6952      	ldr	r2, [r2, #20]
 80082f8:	0852      	lsrs	r2, r2, #1
 80082fa:	3a01      	subs	r2, #1
 80082fc:	0652      	lsls	r2, r2, #25
 80082fe:	430a      	orrs	r2, r1
 8008300:	4915      	ldr	r1, [pc, #84]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008302:	4313      	orrs	r3, r2
 8008304:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008306:	4b14      	ldr	r3, [pc, #80]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	4a13      	ldr	r2, [pc, #76]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800830c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008310:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008312:	f7fd fc5d 	bl	8005bd0 <HAL_GetTick>
 8008316:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008318:	e009      	b.n	800832e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800831a:	f7fd fc59 	bl	8005bd0 <HAL_GetTick>
 800831e:	4602      	mov	r2, r0
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	1ad3      	subs	r3, r2, r3
 8008324:	2b02      	cmp	r3, #2
 8008326:	d902      	bls.n	800832e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008328:	2303      	movs	r3, #3
 800832a:	73fb      	strb	r3, [r7, #15]
          break;
 800832c:	e005      	b.n	800833a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800832e:	4b0a      	ldr	r3, [pc, #40]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008336:	2b00      	cmp	r3, #0
 8008338:	d0ef      	beq.n	800831a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800833a:	7bfb      	ldrb	r3, [r7, #15]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d106      	bne.n	800834e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008340:	4b05      	ldr	r3, [pc, #20]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008342:	691a      	ldr	r2, [r3, #16]
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	699b      	ldr	r3, [r3, #24]
 8008348:	4903      	ldr	r1, [pc, #12]	; (8008358 <RCCEx_PLLSAI1_Config+0x1e0>)
 800834a:	4313      	orrs	r3, r2
 800834c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800834e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008350:	4618      	mov	r0, r3
 8008352:	3710      	adds	r7, #16
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}
 8008358:	40021000 	.word	0x40021000

0800835c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b084      	sub	sp, #16
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008364:	2301      	movs	r3, #1
 8008366:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d06c      	beq.n	8008448 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8008374:	b2db      	uxtb	r3, r3
 8008376:	2b00      	cmp	r3, #0
 8008378:	d106      	bne.n	8008388 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2200      	movs	r2, #0
 800837e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f7fd fa30 	bl	80057e8 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2202      	movs	r2, #2
 800838c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	22ca      	movs	r2, #202	; 0xca
 8008396:	625a      	str	r2, [r3, #36]	; 0x24
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	2253      	movs	r2, #83	; 0x53
 800839e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 fbcb 	bl	8008b3c <RTC_EnterInitMode>
 80083a6:	4603      	mov	r3, r0
 80083a8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80083aa:	7bfb      	ldrb	r3, [r7, #15]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d14b      	bne.n	8008448 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	689b      	ldr	r3, [r3, #8]
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	6812      	ldr	r2, [r2, #0]
 80083ba:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80083be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083c2:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	6899      	ldr	r1, [r3, #8]
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	685a      	ldr	r2, [r3, #4]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	691b      	ldr	r3, [r3, #16]
 80083d2:	431a      	orrs	r2, r3
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	699b      	ldr	r3, [r3, #24]
 80083d8:	431a      	orrs	r2, r3
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	430a      	orrs	r2, r1
 80083e0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	68d2      	ldr	r2, [r2, #12]
 80083ea:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	6919      	ldr	r1, [r3, #16]
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	689b      	ldr	r3, [r3, #8]
 80083f6:	041a      	lsls	r2, r3, #16
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	430a      	orrs	r2, r1
 80083fe:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f000 fbcf 	bl	8008ba4 <RTC_ExitInitMode>
 8008406:	4603      	mov	r3, r0
 8008408:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800840a:	7bfb      	ldrb	r3, [r7, #15]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d11b      	bne.n	8008448 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f022 0203 	bic.w	r2, r2, #3
 800841e:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	69da      	ldr	r2, [r3, #28]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	695b      	ldr	r3, [r3, #20]
 800842e:	431a      	orrs	r2, r3
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	430a      	orrs	r2, r1
 8008436:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	22ff      	movs	r2, #255	; 0xff
 800843e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8008448:	7bfb      	ldrb	r3, [r7, #15]
}
 800844a:	4618      	mov	r0, r3
 800844c:	3710      	adds	r7, #16
 800844e:	46bd      	mov	sp, r7
 8008450:	bd80      	pop	{r7, pc}

08008452 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008452:	b590      	push	{r4, r7, lr}
 8008454:	b087      	sub	sp, #28
 8008456:	af00      	add	r7, sp, #0
 8008458:	60f8      	str	r0, [r7, #12]
 800845a:	60b9      	str	r1, [r7, #8]
 800845c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d101      	bne.n	800846c <HAL_RTC_SetTime+0x1a>
 8008468:	2302      	movs	r3, #2
 800846a:	e08b      	b.n	8008584 <HAL_RTC_SetTime+0x132>
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2202      	movs	r2, #2
 8008478:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	22ca      	movs	r2, #202	; 0xca
 8008482:	625a      	str	r2, [r3, #36]	; 0x24
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2253      	movs	r2, #83	; 0x53
 800848a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800848c:	68f8      	ldr	r0, [r7, #12]
 800848e:	f000 fb55 	bl	8008b3c <RTC_EnterInitMode>
 8008492:	4603      	mov	r3, r0
 8008494:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8008496:	7cfb      	ldrb	r3, [r7, #19]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d163      	bne.n	8008564 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d126      	bne.n	80084f0 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d102      	bne.n	80084b6 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	2200      	movs	r2, #0
 80084b4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	781b      	ldrb	r3, [r3, #0]
 80084ba:	4618      	mov	r0, r3
 80084bc:	f000 fbb0 	bl	8008c20 <RTC_ByteToBcd2>
 80084c0:	4603      	mov	r3, r0
 80084c2:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	785b      	ldrb	r3, [r3, #1]
 80084c8:	4618      	mov	r0, r3
 80084ca:	f000 fba9 	bl	8008c20 <RTC_ByteToBcd2>
 80084ce:	4603      	mov	r3, r0
 80084d0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80084d2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	789b      	ldrb	r3, [r3, #2]
 80084d8:	4618      	mov	r0, r3
 80084da:	f000 fba1 	bl	8008c20 <RTC_ByteToBcd2>
 80084de:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80084e0:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	78db      	ldrb	r3, [r3, #3]
 80084e8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80084ea:	4313      	orrs	r3, r2
 80084ec:	617b      	str	r3, [r7, #20]
 80084ee:	e018      	b.n	8008522 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d102      	bne.n	8008504 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	2200      	movs	r2, #0
 8008502:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	781b      	ldrb	r3, [r3, #0]
 8008508:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	785b      	ldrb	r3, [r3, #1]
 800850e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8008510:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8008512:	68ba      	ldr	r2, [r7, #8]
 8008514:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008516:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	78db      	ldrb	r3, [r3, #3]
 800851c:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800851e:	4313      	orrs	r3, r2
 8008520:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681a      	ldr	r2, [r3, #0]
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800852c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8008530:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	689a      	ldr	r2, [r3, #8]
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008540:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	6899      	ldr	r1, [r3, #8]
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	68da      	ldr	r2, [r3, #12]
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	691b      	ldr	r3, [r3, #16]
 8008550:	431a      	orrs	r2, r3
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	430a      	orrs	r2, r1
 8008558:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800855a:	68f8      	ldr	r0, [r7, #12]
 800855c:	f000 fb22 	bl	8008ba4 <RTC_ExitInitMode>
 8008560:	4603      	mov	r3, r0
 8008562:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	22ff      	movs	r2, #255	; 0xff
 800856a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800856c:	7cfb      	ldrb	r3, [r7, #19]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d103      	bne.n	800857a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2201      	movs	r2, #1
 8008576:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2200      	movs	r2, #0
 800857e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008582:	7cfb      	ldrb	r3, [r7, #19]
}
 8008584:	4618      	mov	r0, r3
 8008586:	371c      	adds	r7, #28
 8008588:	46bd      	mov	sp, r7
 800858a:	bd90      	pop	{r4, r7, pc}

0800858c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b086      	sub	sp, #24
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	691b      	ldr	r3, [r3, #16]
 80085a8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80085ba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80085be:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	0c1b      	lsrs	r3, r3, #16
 80085c4:	b2db      	uxtb	r3, r3
 80085c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80085ca:	b2da      	uxtb	r2, r3
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	0a1b      	lsrs	r3, r3, #8
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085da:	b2da      	uxtb	r2, r3
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085e8:	b2da      	uxtb	r2, r3
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	0d9b      	lsrs	r3, r3, #22
 80085f2:	b2db      	uxtb	r3, r3
 80085f4:	f003 0301 	and.w	r3, r3, #1
 80085f8:	b2da      	uxtb	r2, r3
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d11a      	bne.n	800863a <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008604:	68bb      	ldr	r3, [r7, #8]
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	4618      	mov	r0, r3
 800860a:	f000 fb28 	bl	8008c5e <RTC_Bcd2ToByte>
 800860e:	4603      	mov	r3, r0
 8008610:	461a      	mov	r2, r3
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	785b      	ldrb	r3, [r3, #1]
 800861a:	4618      	mov	r0, r3
 800861c:	f000 fb1f 	bl	8008c5e <RTC_Bcd2ToByte>
 8008620:	4603      	mov	r3, r0
 8008622:	461a      	mov	r2, r3
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	789b      	ldrb	r3, [r3, #2]
 800862c:	4618      	mov	r0, r3
 800862e:	f000 fb16 	bl	8008c5e <RTC_Bcd2ToByte>
 8008632:	4603      	mov	r3, r0
 8008634:	461a      	mov	r2, r3
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	3718      	adds	r7, #24
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008644:	b590      	push	{r4, r7, lr}
 8008646:	b087      	sub	sp, #28
 8008648:	af00      	add	r7, sp, #0
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	60b9      	str	r1, [r7, #8]
 800864e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008656:	2b01      	cmp	r3, #1
 8008658:	d101      	bne.n	800865e <HAL_RTC_SetDate+0x1a>
 800865a:	2302      	movs	r3, #2
 800865c:	e075      	b.n	800874a <HAL_RTC_SetDate+0x106>
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	2201      	movs	r2, #1
 8008662:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2202      	movs	r2, #2
 800866a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d10e      	bne.n	8008692 <HAL_RTC_SetDate+0x4e>
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	785b      	ldrb	r3, [r3, #1]
 8008678:	f003 0310 	and.w	r3, r3, #16
 800867c:	2b00      	cmp	r3, #0
 800867e:	d008      	beq.n	8008692 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	785b      	ldrb	r3, [r3, #1]
 8008684:	f023 0310 	bic.w	r3, r3, #16
 8008688:	b2db      	uxtb	r3, r3
 800868a:	330a      	adds	r3, #10
 800868c:	b2da      	uxtb	r2, r3
 800868e:	68bb      	ldr	r3, [r7, #8]
 8008690:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d11c      	bne.n	80086d2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	78db      	ldrb	r3, [r3, #3]
 800869c:	4618      	mov	r0, r3
 800869e:	f000 fabf 	bl	8008c20 <RTC_ByteToBcd2>
 80086a2:	4603      	mov	r3, r0
 80086a4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	785b      	ldrb	r3, [r3, #1]
 80086aa:	4618      	mov	r0, r3
 80086ac:	f000 fab8 	bl	8008c20 <RTC_ByteToBcd2>
 80086b0:	4603      	mov	r3, r0
 80086b2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80086b4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	789b      	ldrb	r3, [r3, #2]
 80086ba:	4618      	mov	r0, r3
 80086bc:	f000 fab0 	bl	8008c20 <RTC_ByteToBcd2>
 80086c0:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80086c2:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	781b      	ldrb	r3, [r3, #0]
 80086ca:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80086cc:	4313      	orrs	r3, r2
 80086ce:	617b      	str	r3, [r7, #20]
 80086d0:	e00e      	b.n	80086f0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	78db      	ldrb	r3, [r3, #3]
 80086d6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	785b      	ldrb	r3, [r3, #1]
 80086dc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80086de:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80086e0:	68ba      	ldr	r2, [r7, #8]
 80086e2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80086e4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	781b      	ldrb	r3, [r3, #0]
 80086ea:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80086ec:	4313      	orrs	r3, r2
 80086ee:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	22ca      	movs	r2, #202	; 0xca
 80086f6:	625a      	str	r2, [r3, #36]	; 0x24
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	2253      	movs	r2, #83	; 0x53
 80086fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f000 fa1b 	bl	8008b3c <RTC_EnterInitMode>
 8008706:	4603      	mov	r3, r0
 8008708:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800870a:	7cfb      	ldrb	r3, [r7, #19]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d10c      	bne.n	800872a <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800871a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800871e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008720:	68f8      	ldr	r0, [r7, #12]
 8008722:	f000 fa3f 	bl	8008ba4 <RTC_ExitInitMode>
 8008726:	4603      	mov	r3, r0
 8008728:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	22ff      	movs	r2, #255	; 0xff
 8008730:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8008732:	7cfb      	ldrb	r3, [r7, #19]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d103      	bne.n	8008740 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2201      	movs	r2, #1
 800873c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2200      	movs	r2, #0
 8008744:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8008748:	7cfb      	ldrb	r3, [r7, #19]
}
 800874a:	4618      	mov	r0, r3
 800874c:	371c      	adds	r7, #28
 800874e:	46bd      	mov	sp, r7
 8008750:	bd90      	pop	{r4, r7, pc}

08008752 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b086      	sub	sp, #24
 8008756:	af00      	add	r7, sp, #0
 8008758:	60f8      	str	r0, [r7, #12]
 800875a:	60b9      	str	r1, [r7, #8]
 800875c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008768:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800876c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	0c1b      	lsrs	r3, r3, #16
 8008772:	b2da      	uxtb	r2, r3
 8008774:	68bb      	ldr	r3, [r7, #8]
 8008776:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	0a1b      	lsrs	r3, r3, #8
 800877c:	b2db      	uxtb	r3, r3
 800877e:	f003 031f 	and.w	r3, r3, #31
 8008782:	b2da      	uxtb	r2, r3
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	b2db      	uxtb	r3, r3
 800878c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008790:	b2da      	uxtb	r2, r3
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	0b5b      	lsrs	r3, r3, #13
 800879a:	b2db      	uxtb	r3, r3
 800879c:	f003 0307 	and.w	r3, r3, #7
 80087a0:	b2da      	uxtb	r2, r3
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d11a      	bne.n	80087e2 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	78db      	ldrb	r3, [r3, #3]
 80087b0:	4618      	mov	r0, r3
 80087b2:	f000 fa54 	bl	8008c5e <RTC_Bcd2ToByte>
 80087b6:	4603      	mov	r3, r0
 80087b8:	461a      	mov	r2, r3
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	785b      	ldrb	r3, [r3, #1]
 80087c2:	4618      	mov	r0, r3
 80087c4:	f000 fa4b 	bl	8008c5e <RTC_Bcd2ToByte>
 80087c8:	4603      	mov	r3, r0
 80087ca:	461a      	mov	r2, r3
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80087d0:	68bb      	ldr	r3, [r7, #8]
 80087d2:	789b      	ldrb	r3, [r3, #2]
 80087d4:	4618      	mov	r0, r3
 80087d6:	f000 fa42 	bl	8008c5e <RTC_Bcd2ToByte>
 80087da:	4603      	mov	r3, r0
 80087dc:	461a      	mov	r2, r3
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3718      	adds	r7, #24
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80087ec:	b590      	push	{r4, r7, lr}
 80087ee:	b089      	sub	sp, #36	; 0x24
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d101      	bne.n	8008806 <HAL_RTC_SetAlarm_IT+0x1a>
 8008802:	2302      	movs	r3, #2
 8008804:	e127      	b.n	8008a56 <HAL_RTC_SetAlarm_IT+0x26a>
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2201      	movs	r2, #1
 800880a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2202      	movs	r2, #2
 8008812:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if (Format == RTC_FORMAT_BIN)
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d137      	bne.n	800888c <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008826:	2b00      	cmp	r3, #0
 8008828:	d102      	bne.n	8008830 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	2200      	movs	r2, #0
 800882e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	781b      	ldrb	r3, [r3, #0]
 8008834:	4618      	mov	r0, r3
 8008836:	f000 f9f3 	bl	8008c20 <RTC_ByteToBcd2>
 800883a:	4603      	mov	r3, r0
 800883c:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	785b      	ldrb	r3, [r3, #1]
 8008842:	4618      	mov	r0, r3
 8008844:	f000 f9ec 	bl	8008c20 <RTC_ByteToBcd2>
 8008848:	4603      	mov	r3, r0
 800884a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800884c:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	789b      	ldrb	r3, [r3, #2]
 8008852:	4618      	mov	r0, r3
 8008854:	f000 f9e4 	bl	8008c20 <RTC_ByteToBcd2>
 8008858:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800885a:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	78db      	ldrb	r3, [r3, #3]
 8008862:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8008864:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800886e:	4618      	mov	r0, r3
 8008870:	f000 f9d6 	bl	8008c20 <RTC_ByteToBcd2>
 8008874:	4603      	mov	r3, r0
 8008876:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8008878:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8008880:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8008886:	4313      	orrs	r3, r2
 8008888:	61fb      	str	r3, [r7, #28]
 800888a:	e023      	b.n	80088d4 <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	689b      	ldr	r3, [r3, #8]
 8008892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008896:	2b00      	cmp	r3, #0
 8008898:	d102      	bne.n	80088a0 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	2200      	movs	r2, #0
 800889e:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	781b      	ldrb	r3, [r3, #0]
 80088a4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	785b      	ldrb	r3, [r3, #1]
 80088aa:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80088ac:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80088ae:	68ba      	ldr	r2, [r7, #8]
 80088b0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80088b2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	78db      	ldrb	r3, [r3, #3]
 80088b8:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80088ba:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80088c2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80088c4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80088ca:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80088d0:	4313      	orrs	r3, r2
 80088d2:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	685a      	ldr	r2, [r3, #4]
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	69db      	ldr	r3, [r3, #28]
 80088dc:	4313      	orrs	r3, r2
 80088de:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	22ca      	movs	r2, #202	; 0xca
 80088e6:	625a      	str	r2, [r3, #36]	; 0x24
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2253      	movs	r2, #83	; 0x53
 80088ee:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088f8:	d14a      	bne.n	8008990 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	689a      	ldr	r2, [r3, #8]
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008908:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	b2da      	uxtb	r2, r3
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800891a:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 800891c:	f7fd f958 	bl	8005bd0 <HAL_GetTick>
 8008920:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008922:	e015      	b.n	8008950 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008924:	f7fd f954 	bl	8005bd0 <HAL_GetTick>
 8008928:	4602      	mov	r2, r0
 800892a:	693b      	ldr	r3, [r7, #16]
 800892c:	1ad3      	subs	r3, r2, r3
 800892e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008932:	d90d      	bls.n	8008950 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	22ff      	movs	r2, #255	; 0xff
 800893a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2203      	movs	r2, #3
 8008940:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	2200      	movs	r2, #0
 8008948:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800894c:	2303      	movs	r3, #3
 800894e:	e082      	b.n	8008a56 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68db      	ldr	r3, [r3, #12]
 8008956:	f003 0301 	and.w	r3, r3, #1
 800895a:	2b00      	cmp	r3, #0
 800895c:	d0e2      	beq.n	8008924 <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	69fa      	ldr	r2, [r7, #28]
 8008964:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	69ba      	ldr	r2, [r7, #24]
 800896c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	689a      	ldr	r2, [r3, #8]
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800897c:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	689a      	ldr	r2, [r3, #8]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800898c:	609a      	str	r2, [r3, #8]
 800898e:	e049      	b.n	8008a24 <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	689a      	ldr	r2, [r3, #8]
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800899e:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	68db      	ldr	r3, [r3, #12]
 80089a6:	b2da      	uxtb	r2, r3
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f462 7220 	orn	r2, r2, #640	; 0x280
 80089b0:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 80089b2:	f7fd f90d 	bl	8005bd0 <HAL_GetTick>
 80089b6:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80089b8:	e015      	b.n	80089e6 <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80089ba:	f7fd f909 	bl	8005bd0 <HAL_GetTick>
 80089be:	4602      	mov	r2, r0
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	1ad3      	subs	r3, r2, r3
 80089c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089c8:	d90d      	bls.n	80089e6 <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	22ff      	movs	r2, #255	; 0xff
 80089d0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2203      	movs	r2, #3
 80089d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80089e2:	2303      	movs	r3, #3
 80089e4:	e037      	b.n	8008a56 <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	68db      	ldr	r3, [r3, #12]
 80089ec:	f003 0302 	and.w	r3, r3, #2
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d0e2      	beq.n	80089ba <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	69fa      	ldr	r2, [r7, #28]
 80089fa:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	69ba      	ldr	r2, [r7, #24]
 8008a02:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	689a      	ldr	r2, [r3, #8]
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a12:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	689a      	ldr	r2, [r3, #8]
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008a22:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8008a24:	4b0e      	ldr	r3, [pc, #56]	; (8008a60 <HAL_RTC_SetAlarm_IT+0x274>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a0d      	ldr	r2, [pc, #52]	; (8008a60 <HAL_RTC_SetAlarm_IT+0x274>)
 8008a2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008a2e:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8008a30:	4b0b      	ldr	r3, [pc, #44]	; (8008a60 <HAL_RTC_SetAlarm_IT+0x274>)
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	4a0a      	ldr	r2, [pc, #40]	; (8008a60 <HAL_RTC_SetAlarm_IT+0x274>)
 8008a36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008a3a:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	22ff      	movs	r2, #255	; 0xff
 8008a42:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8008a54:	2300      	movs	r3, #0
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3724      	adds	r7, #36	; 0x24
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd90      	pop	{r4, r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	40010400 	.word	0x40010400

08008a64 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b082      	sub	sp, #8
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8008a6c:	4b1f      	ldr	r3, [pc, #124]	; (8008aec <HAL_RTC_AlarmIRQHandler+0x88>)
 8008a6e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8008a72:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d012      	beq.n	8008aa8 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d00b      	beq.n	8008aa8 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	68db      	ldr	r3, [r3, #12]
 8008a96:	b2da      	uxtb	r2, r3
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8008aa0:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f7fb fb16 	bl	80040d4 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	689b      	ldr	r3, [r3, #8]
 8008aae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d012      	beq.n	8008adc <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d00b      	beq.n	8008adc <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	68db      	ldr	r3, [r3, #12]
 8008aca:	b2da      	uxtb	r2, r3
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f462 7220 	orn	r2, r2, #640	; 0x280
 8008ad4:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 f8da 	bl	8008c90 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8008ae4:	bf00      	nop
 8008ae6:	3708      	adds	r7, #8
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}
 8008aec:	40010400 	.word	0x40010400

08008af0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b084      	sub	sp, #16
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	68da      	ldr	r2, [r3, #12]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008b06:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8008b08:	f7fd f862 	bl	8005bd0 <HAL_GetTick>
 8008b0c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008b0e:	e009      	b.n	8008b24 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008b10:	f7fd f85e 	bl	8005bd0 <HAL_GetTick>
 8008b14:	4602      	mov	r2, r0
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	1ad3      	subs	r3, r2, r3
 8008b1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b1e:	d901      	bls.n	8008b24 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8008b20:	2303      	movs	r3, #3
 8008b22:	e007      	b.n	8008b34 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	68db      	ldr	r3, [r3, #12]
 8008b2a:	f003 0320 	and.w	r3, r3, #32
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d0ee      	beq.n	8008b10 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8008b32:	2300      	movs	r3, #0
}
 8008b34:	4618      	mov	r0, r3
 8008b36:	3710      	adds	r7, #16
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}

08008b3c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b084      	sub	sp, #16
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008b44:	2300      	movs	r3, #0
 8008b46:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d120      	bne.n	8008b98 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8008b5e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8008b60:	f7fd f836 	bl	8005bd0 <HAL_GetTick>
 8008b64:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008b66:	e00d      	b.n	8008b84 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8008b68:	f7fd f832 	bl	8005bd0 <HAL_GetTick>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	1ad3      	subs	r3, r2, r3
 8008b72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b76:	d905      	bls.n	8008b84 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8008b78:	2303      	movs	r3, #3
 8008b7a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2203      	movs	r2, #3
 8008b80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68db      	ldr	r3, [r3, #12]
 8008b8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d102      	bne.n	8008b98 <RTC_EnterInitMode+0x5c>
 8008b92:	7bfb      	ldrb	r3, [r7, #15]
 8008b94:	2b03      	cmp	r3, #3
 8008b96:	d1e7      	bne.n	8008b68 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8008b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	3710      	adds	r7, #16
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	bd80      	pop	{r7, pc}
	...

08008ba4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008bac:	2300      	movs	r3, #0
 8008bae:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8008bb0:	4b1a      	ldr	r3, [pc, #104]	; (8008c1c <RTC_ExitInitMode+0x78>)
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	4a19      	ldr	r2, [pc, #100]	; (8008c1c <RTC_ExitInitMode+0x78>)
 8008bb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008bba:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8008bbc:	4b17      	ldr	r3, [pc, #92]	; (8008c1c <RTC_ExitInitMode+0x78>)
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	f003 0320 	and.w	r3, r3, #32
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d10c      	bne.n	8008be2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f7ff ff91 	bl	8008af0 <HAL_RTC_WaitForSynchro>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d01e      	beq.n	8008c12 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2203      	movs	r2, #3
 8008bd8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8008bdc:	2303      	movs	r3, #3
 8008bde:	73fb      	strb	r3, [r7, #15]
 8008be0:	e017      	b.n	8008c12 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008be2:	4b0e      	ldr	r3, [pc, #56]	; (8008c1c <RTC_ExitInitMode+0x78>)
 8008be4:	689b      	ldr	r3, [r3, #8]
 8008be6:	4a0d      	ldr	r2, [pc, #52]	; (8008c1c <RTC_ExitInitMode+0x78>)
 8008be8:	f023 0320 	bic.w	r3, r3, #32
 8008bec:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f7ff ff7e 	bl	8008af0 <HAL_RTC_WaitForSynchro>
 8008bf4:	4603      	mov	r3, r0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d005      	beq.n	8008c06 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2203      	movs	r2, #3
 8008bfe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8008c02:	2303      	movs	r3, #3
 8008c04:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8008c06:	4b05      	ldr	r3, [pc, #20]	; (8008c1c <RTC_ExitInitMode+0x78>)
 8008c08:	689b      	ldr	r3, [r3, #8]
 8008c0a:	4a04      	ldr	r2, [pc, #16]	; (8008c1c <RTC_ExitInitMode+0x78>)
 8008c0c:	f043 0320 	orr.w	r3, r3, #32
 8008c10:	6093      	str	r3, [r2, #8]
  }

  return status;
 8008c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c14:	4618      	mov	r0, r3
 8008c16:	3710      	adds	r7, #16
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	40002800 	.word	0x40002800

08008c20 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b085      	sub	sp, #20
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	4603      	mov	r3, r0
 8008c28:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8008c2e:	79fb      	ldrb	r3, [r7, #7]
 8008c30:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8008c32:	e005      	b.n	8008c40 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	3301      	adds	r3, #1
 8008c38:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8008c3a:	7afb      	ldrb	r3, [r7, #11]
 8008c3c:	3b0a      	subs	r3, #10
 8008c3e:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8008c40:	7afb      	ldrb	r3, [r7, #11]
 8008c42:	2b09      	cmp	r3, #9
 8008c44:	d8f6      	bhi.n	8008c34 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	b2db      	uxtb	r3, r3
 8008c4a:	011b      	lsls	r3, r3, #4
 8008c4c:	b2da      	uxtb	r2, r3
 8008c4e:	7afb      	ldrb	r3, [r7, #11]
 8008c50:	4313      	orrs	r3, r2
 8008c52:	b2db      	uxtb	r3, r3
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3714      	adds	r7, #20
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bc80      	pop	{r7}
 8008c5c:	4770      	bx	lr

08008c5e <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008c5e:	b480      	push	{r7}
 8008c60:	b085      	sub	sp, #20
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	4603      	mov	r3, r0
 8008c66:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8008c68:	79fb      	ldrb	r3, [r7, #7]
 8008c6a:	091b      	lsrs	r3, r3, #4
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	461a      	mov	r2, r3
 8008c70:	0092      	lsls	r2, r2, #2
 8008c72:	4413      	add	r3, r2
 8008c74:	005b      	lsls	r3, r3, #1
 8008c76:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8008c78:	79fb      	ldrb	r3, [r7, #7]
 8008c7a:	f003 030f 	and.w	r3, r3, #15
 8008c7e:	b2da      	uxtb	r2, r3
 8008c80:	7bfb      	ldrb	r3, [r7, #15]
 8008c82:	4413      	add	r3, r2
 8008c84:	b2db      	uxtb	r3, r3
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3714      	adds	r7, #20
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bc80      	pop	{r7}
 8008c8e:	4770      	bx	lr

08008c90 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8008c98:	bf00      	nop
 8008c9a:	370c      	adds	r7, #12
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bc80      	pop	{r7}
 8008ca0:	4770      	bx	lr

08008ca2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b084      	sub	sp, #16
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d101      	bne.n	8008cb4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	e095      	b.n	8008de0 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d108      	bne.n	8008cce <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008cc4:	d009      	beq.n	8008cda <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	61da      	str	r2, [r3, #28]
 8008ccc:	e005      	b.n	8008cda <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d106      	bne.n	8008cfa <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f7fc fde7 	bl	80058c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	2202      	movs	r2, #2
 8008cfe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	681a      	ldr	r2, [r3, #0]
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d10:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008d1a:	d902      	bls.n	8008d22 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	60fb      	str	r3, [r7, #12]
 8008d20:	e002      	b.n	8008d28 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008d22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d26:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	68db      	ldr	r3, [r3, #12]
 8008d2c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008d30:	d007      	beq.n	8008d42 <HAL_SPI_Init+0xa0>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	68db      	ldr	r3, [r3, #12]
 8008d36:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008d3a:	d002      	beq.n	8008d42 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	685b      	ldr	r3, [r3, #4]
 8008d46:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008d52:	431a      	orrs	r2, r3
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	691b      	ldr	r3, [r3, #16]
 8008d58:	f003 0302 	and.w	r3, r3, #2
 8008d5c:	431a      	orrs	r2, r3
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	695b      	ldr	r3, [r3, #20]
 8008d62:	f003 0301 	and.w	r3, r3, #1
 8008d66:	431a      	orrs	r2, r3
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	699b      	ldr	r3, [r3, #24]
 8008d6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008d70:	431a      	orrs	r2, r3
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	69db      	ldr	r3, [r3, #28]
 8008d76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008d7a:	431a      	orrs	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6a1b      	ldr	r3, [r3, #32]
 8008d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d84:	ea42 0103 	orr.w	r1, r2, r3
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d8c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	430a      	orrs	r2, r1
 8008d96:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	699b      	ldr	r3, [r3, #24]
 8008d9c:	0c1b      	lsrs	r3, r3, #16
 8008d9e:	f003 0204 	and.w	r2, r3, #4
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008da6:	f003 0310 	and.w	r3, r3, #16
 8008daa:	431a      	orrs	r2, r3
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008db0:	f003 0308 	and.w	r3, r3, #8
 8008db4:	431a      	orrs	r2, r3
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	68db      	ldr	r3, [r3, #12]
 8008dba:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008dbe:	ea42 0103 	orr.w	r1, r2, r3
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	430a      	orrs	r2, r1
 8008dce:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2201      	movs	r2, #1
 8008dda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008dde:	2300      	movs	r3, #0
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3710      	adds	r7, #16
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b08a      	sub	sp, #40	; 0x28
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	60b9      	str	r1, [r7, #8]
 8008df2:	607a      	str	r2, [r7, #4]
 8008df4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008df6:	2301      	movs	r3, #1
 8008df8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d101      	bne.n	8008e0e <HAL_SPI_TransmitReceive+0x26>
 8008e0a:	2302      	movs	r3, #2
 8008e0c:	e1fb      	b.n	8009206 <HAL_SPI_TransmitReceive+0x41e>
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2201      	movs	r2, #1
 8008e12:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e16:	f7fc fedb 	bl	8005bd0 <HAL_GetTick>
 8008e1a:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008e22:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008e2a:	887b      	ldrh	r3, [r7, #2]
 8008e2c:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008e2e:	887b      	ldrh	r3, [r7, #2]
 8008e30:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008e32:	7efb      	ldrb	r3, [r7, #27]
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d00e      	beq.n	8008e56 <HAL_SPI_TransmitReceive+0x6e>
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e3e:	d106      	bne.n	8008e4e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d102      	bne.n	8008e4e <HAL_SPI_TransmitReceive+0x66>
 8008e48:	7efb      	ldrb	r3, [r7, #27]
 8008e4a:	2b04      	cmp	r3, #4
 8008e4c:	d003      	beq.n	8008e56 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008e4e:	2302      	movs	r3, #2
 8008e50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008e54:	e1cd      	b.n	80091f2 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d005      	beq.n	8008e68 <HAL_SPI_TransmitReceive+0x80>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d002      	beq.n	8008e68 <HAL_SPI_TransmitReceive+0x80>
 8008e62:	887b      	ldrh	r3, [r7, #2]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d103      	bne.n	8008e70 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008e68:	2301      	movs	r3, #1
 8008e6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008e6e:	e1c0      	b.n	80091f2 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008e76:	b2db      	uxtb	r3, r3
 8008e78:	2b04      	cmp	r3, #4
 8008e7a:	d003      	beq.n	8008e84 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2205      	movs	r2, #5
 8008e80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2200      	movs	r2, #0
 8008e88:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	687a      	ldr	r2, [r7, #4]
 8008e8e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	887a      	ldrh	r2, [r7, #2]
 8008e94:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	887a      	ldrh	r2, [r7, #2]
 8008e9c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	68ba      	ldr	r2, [r7, #8]
 8008ea4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	887a      	ldrh	r2, [r7, #2]
 8008eaa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	887a      	ldrh	r2, [r7, #2]
 8008eb0:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	68db      	ldr	r3, [r3, #12]
 8008ec2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008ec6:	d802      	bhi.n	8008ece <HAL_SPI_TransmitReceive+0xe6>
 8008ec8:	8a3b      	ldrh	r3, [r7, #16]
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d908      	bls.n	8008ee0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	685a      	ldr	r2, [r3, #4]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008edc:	605a      	str	r2, [r3, #4]
 8008ede:	e007      	b.n	8008ef0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	685a      	ldr	r2, [r3, #4]
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008eee:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008efa:	2b40      	cmp	r3, #64	; 0x40
 8008efc:	d007      	beq.n	8008f0e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	681a      	ldr	r2, [r3, #0]
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f0c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	68db      	ldr	r3, [r3, #12]
 8008f12:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008f16:	d97c      	bls.n	8009012 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	685b      	ldr	r3, [r3, #4]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d002      	beq.n	8008f26 <HAL_SPI_TransmitReceive+0x13e>
 8008f20:	8a7b      	ldrh	r3, [r7, #18]
 8008f22:	2b01      	cmp	r3, #1
 8008f24:	d169      	bne.n	8008ffa <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f2a:	881a      	ldrh	r2, [r3, #0]
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f36:	1c9a      	adds	r2, r3, #2
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f40:	b29b      	uxth	r3, r3
 8008f42:	3b01      	subs	r3, #1
 8008f44:	b29a      	uxth	r2, r3
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f4a:	e056      	b.n	8008ffa <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	f003 0302 	and.w	r3, r3, #2
 8008f56:	2b02      	cmp	r3, #2
 8008f58:	d11b      	bne.n	8008f92 <HAL_SPI_TransmitReceive+0x1aa>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d016      	beq.n	8008f92 <HAL_SPI_TransmitReceive+0x1aa>
 8008f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f66:	2b01      	cmp	r3, #1
 8008f68:	d113      	bne.n	8008f92 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f6e:	881a      	ldrh	r2, [r3, #0]
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f7a:	1c9a      	adds	r2, r3, #2
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	3b01      	subs	r3, #1
 8008f88:	b29a      	uxth	r2, r3
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	f003 0301 	and.w	r3, r3, #1
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d11c      	bne.n	8008fda <HAL_SPI_TransmitReceive+0x1f2>
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d016      	beq.n	8008fda <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	68da      	ldr	r2, [r3, #12]
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb6:	b292      	uxth	r2, r2
 8008fb8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fbe:	1c9a      	adds	r2, r3, #2
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008fca:	b29b      	uxth	r3, r3
 8008fcc:	3b01      	subs	r3, #1
 8008fce:	b29a      	uxth	r2, r3
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008fda:	f7fc fdf9 	bl	8005bd0 <HAL_GetTick>
 8008fde:	4602      	mov	r2, r0
 8008fe0:	69fb      	ldr	r3, [r7, #28]
 8008fe2:	1ad3      	subs	r3, r2, r3
 8008fe4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d807      	bhi.n	8008ffa <HAL_SPI_TransmitReceive+0x212>
 8008fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ff0:	d003      	beq.n	8008ffa <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008ff8:	e0fb      	b.n	80091f2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1a3      	bne.n	8008f4c <HAL_SPI_TransmitReceive+0x164>
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800900a:	b29b      	uxth	r3, r3
 800900c:	2b00      	cmp	r3, #0
 800900e:	d19d      	bne.n	8008f4c <HAL_SPI_TransmitReceive+0x164>
 8009010:	e0df      	b.n	80091d2 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	685b      	ldr	r3, [r3, #4]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d003      	beq.n	8009022 <HAL_SPI_TransmitReceive+0x23a>
 800901a:	8a7b      	ldrh	r3, [r7, #18]
 800901c:	2b01      	cmp	r3, #1
 800901e:	f040 80cb 	bne.w	80091b8 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009026:	b29b      	uxth	r3, r3
 8009028:	2b01      	cmp	r3, #1
 800902a:	d912      	bls.n	8009052 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009030:	881a      	ldrh	r2, [r3, #0]
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800903c:	1c9a      	adds	r2, r3, #2
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009046:	b29b      	uxth	r3, r3
 8009048:	3b02      	subs	r3, #2
 800904a:	b29a      	uxth	r2, r3
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009050:	e0b2      	b.n	80091b8 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	330c      	adds	r3, #12
 800905c:	7812      	ldrb	r2, [r2, #0]
 800905e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009064:	1c5a      	adds	r2, r3, #1
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800906e:	b29b      	uxth	r3, r3
 8009070:	3b01      	subs	r3, #1
 8009072:	b29a      	uxth	r2, r3
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009078:	e09e      	b.n	80091b8 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	f003 0302 	and.w	r3, r3, #2
 8009084:	2b02      	cmp	r3, #2
 8009086:	d134      	bne.n	80090f2 <HAL_SPI_TransmitReceive+0x30a>
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800908c:	b29b      	uxth	r3, r3
 800908e:	2b00      	cmp	r3, #0
 8009090:	d02f      	beq.n	80090f2 <HAL_SPI_TransmitReceive+0x30a>
 8009092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009094:	2b01      	cmp	r3, #1
 8009096:	d12c      	bne.n	80090f2 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800909c:	b29b      	uxth	r3, r3
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d912      	bls.n	80090c8 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a6:	881a      	ldrh	r2, [r3, #0]
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090b2:	1c9a      	adds	r2, r3, #2
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090bc:	b29b      	uxth	r3, r3
 80090be:	3b02      	subs	r3, #2
 80090c0:	b29a      	uxth	r2, r3
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80090c6:	e012      	b.n	80090ee <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	330c      	adds	r3, #12
 80090d2:	7812      	ldrb	r2, [r2, #0]
 80090d4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090da:	1c5a      	adds	r2, r3, #1
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090e4:	b29b      	uxth	r3, r3
 80090e6:	3b01      	subs	r3, #1
 80090e8:	b29a      	uxth	r2, r3
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80090ee:	2300      	movs	r3, #0
 80090f0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	f003 0301 	and.w	r3, r3, #1
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d148      	bne.n	8009192 <HAL_SPI_TransmitReceive+0x3aa>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009106:	b29b      	uxth	r3, r3
 8009108:	2b00      	cmp	r3, #0
 800910a:	d042      	beq.n	8009192 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009112:	b29b      	uxth	r3, r3
 8009114:	2b01      	cmp	r3, #1
 8009116:	d923      	bls.n	8009160 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	68da      	ldr	r2, [r3, #12]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009122:	b292      	uxth	r2, r2
 8009124:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800912a:	1c9a      	adds	r2, r3, #2
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009136:	b29b      	uxth	r3, r3
 8009138:	3b02      	subs	r3, #2
 800913a:	b29a      	uxth	r2, r3
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009148:	b29b      	uxth	r3, r3
 800914a:	2b01      	cmp	r3, #1
 800914c:	d81f      	bhi.n	800918e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	685a      	ldr	r2, [r3, #4]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800915c:	605a      	str	r2, [r3, #4]
 800915e:	e016      	b.n	800918e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f103 020c 	add.w	r2, r3, #12
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800916c:	7812      	ldrb	r2, [r2, #0]
 800916e:	b2d2      	uxtb	r2, r2
 8009170:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009176:	1c5a      	adds	r2, r3, #1
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009182:	b29b      	uxth	r3, r3
 8009184:	3b01      	subs	r3, #1
 8009186:	b29a      	uxth	r2, r3
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800918e:	2301      	movs	r3, #1
 8009190:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009192:	f7fc fd1d 	bl	8005bd0 <HAL_GetTick>
 8009196:	4602      	mov	r2, r0
 8009198:	69fb      	ldr	r3, [r7, #28]
 800919a:	1ad3      	subs	r3, r2, r3
 800919c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800919e:	429a      	cmp	r2, r3
 80091a0:	d803      	bhi.n	80091aa <HAL_SPI_TransmitReceive+0x3c2>
 80091a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091a8:	d102      	bne.n	80091b0 <HAL_SPI_TransmitReceive+0x3c8>
 80091aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d103      	bne.n	80091b8 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80091b0:	2303      	movs	r3, #3
 80091b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80091b6:	e01c      	b.n	80091f2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091bc:	b29b      	uxth	r3, r3
 80091be:	2b00      	cmp	r3, #0
 80091c0:	f47f af5b 	bne.w	800907a <HAL_SPI_TransmitReceive+0x292>
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	f47f af54 	bne.w	800907a <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80091d2:	69fa      	ldr	r2, [r7, #28]
 80091d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80091d6:	68f8      	ldr	r0, [r7, #12]
 80091d8:	f000 f938 	bl	800944c <SPI_EndRxTxTransaction>
 80091dc:	4603      	mov	r3, r0
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d006      	beq.n	80091f0 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80091e2:	2301      	movs	r3, #1
 80091e4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2220      	movs	r2, #32
 80091ec:	661a      	str	r2, [r3, #96]	; 0x60
 80091ee:	e000      	b.n	80091f2 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80091f0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2201      	movs	r2, #1
 80091f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2200      	movs	r2, #0
 80091fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009202:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8009206:	4618      	mov	r0, r3
 8009208:	3728      	adds	r7, #40	; 0x28
 800920a:	46bd      	mov	sp, r7
 800920c:	bd80      	pop	{r7, pc}
	...

08009210 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b088      	sub	sp, #32
 8009214:	af00      	add	r7, sp, #0
 8009216:	60f8      	str	r0, [r7, #12]
 8009218:	60b9      	str	r1, [r7, #8]
 800921a:	603b      	str	r3, [r7, #0]
 800921c:	4613      	mov	r3, r2
 800921e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009220:	f7fc fcd6 	bl	8005bd0 <HAL_GetTick>
 8009224:	4602      	mov	r2, r0
 8009226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009228:	1a9b      	subs	r3, r3, r2
 800922a:	683a      	ldr	r2, [r7, #0]
 800922c:	4413      	add	r3, r2
 800922e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009230:	f7fc fcce 	bl	8005bd0 <HAL_GetTick>
 8009234:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009236:	4b39      	ldr	r3, [pc, #228]	; (800931c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	015b      	lsls	r3, r3, #5
 800923c:	0d1b      	lsrs	r3, r3, #20
 800923e:	69fa      	ldr	r2, [r7, #28]
 8009240:	fb02 f303 	mul.w	r3, r2, r3
 8009244:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009246:	e054      	b.n	80092f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800924e:	d050      	beq.n	80092f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009250:	f7fc fcbe 	bl	8005bd0 <HAL_GetTick>
 8009254:	4602      	mov	r2, r0
 8009256:	69bb      	ldr	r3, [r7, #24]
 8009258:	1ad3      	subs	r3, r2, r3
 800925a:	69fa      	ldr	r2, [r7, #28]
 800925c:	429a      	cmp	r2, r3
 800925e:	d902      	bls.n	8009266 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009260:	69fb      	ldr	r3, [r7, #28]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d13d      	bne.n	80092e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	685a      	ldr	r2, [r3, #4]
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009274:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800927e:	d111      	bne.n	80092a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	689b      	ldr	r3, [r3, #8]
 8009284:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009288:	d004      	beq.n	8009294 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009292:	d107      	bne.n	80092a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092ac:	d10f      	bne.n	80092ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	681a      	ldr	r2, [r3, #0]
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80092bc:	601a      	str	r2, [r3, #0]
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80092cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	2201      	movs	r2, #1
 80092d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2200      	movs	r2, #0
 80092da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80092de:	2303      	movs	r3, #3
 80092e0:	e017      	b.n	8009312 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d101      	bne.n	80092ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80092e8:	2300      	movs	r3, #0
 80092ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	3b01      	subs	r3, #1
 80092f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	689a      	ldr	r2, [r3, #8]
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	4013      	ands	r3, r2
 80092fc:	68ba      	ldr	r2, [r7, #8]
 80092fe:	429a      	cmp	r2, r3
 8009300:	bf0c      	ite	eq
 8009302:	2301      	moveq	r3, #1
 8009304:	2300      	movne	r3, #0
 8009306:	b2db      	uxtb	r3, r3
 8009308:	461a      	mov	r2, r3
 800930a:	79fb      	ldrb	r3, [r7, #7]
 800930c:	429a      	cmp	r2, r3
 800930e:	d19b      	bne.n	8009248 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009310:	2300      	movs	r3, #0
}
 8009312:	4618      	mov	r0, r3
 8009314:	3720      	adds	r7, #32
 8009316:	46bd      	mov	sp, r7
 8009318:	bd80      	pop	{r7, pc}
 800931a:	bf00      	nop
 800931c:	200003cc 	.word	0x200003cc

08009320 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b08a      	sub	sp, #40	; 0x28
 8009324:	af00      	add	r7, sp, #0
 8009326:	60f8      	str	r0, [r7, #12]
 8009328:	60b9      	str	r1, [r7, #8]
 800932a:	607a      	str	r2, [r7, #4]
 800932c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800932e:	2300      	movs	r3, #0
 8009330:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009332:	f7fc fc4d 	bl	8005bd0 <HAL_GetTick>
 8009336:	4602      	mov	r2, r0
 8009338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800933a:	1a9b      	subs	r3, r3, r2
 800933c:	683a      	ldr	r2, [r7, #0]
 800933e:	4413      	add	r3, r2
 8009340:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009342:	f7fc fc45 	bl	8005bd0 <HAL_GetTick>
 8009346:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	330c      	adds	r3, #12
 800934e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009350:	4b3d      	ldr	r3, [pc, #244]	; (8009448 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009352:	681a      	ldr	r2, [r3, #0]
 8009354:	4613      	mov	r3, r2
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	4413      	add	r3, r2
 800935a:	00da      	lsls	r2, r3, #3
 800935c:	1ad3      	subs	r3, r2, r3
 800935e:	0d1b      	lsrs	r3, r3, #20
 8009360:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009362:	fb02 f303 	mul.w	r3, r2, r3
 8009366:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009368:	e060      	b.n	800942c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009370:	d107      	bne.n	8009382 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d104      	bne.n	8009382 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009378:	69fb      	ldr	r3, [r7, #28]
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	b2db      	uxtb	r3, r3
 800937e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009380:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009388:	d050      	beq.n	800942c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800938a:	f7fc fc21 	bl	8005bd0 <HAL_GetTick>
 800938e:	4602      	mov	r2, r0
 8009390:	6a3b      	ldr	r3, [r7, #32]
 8009392:	1ad3      	subs	r3, r2, r3
 8009394:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009396:	429a      	cmp	r2, r3
 8009398:	d902      	bls.n	80093a0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800939a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800939c:	2b00      	cmp	r3, #0
 800939e:	d13d      	bne.n	800941c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	685a      	ldr	r2, [r3, #4]
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80093ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80093b8:	d111      	bne.n	80093de <SPI_WaitFifoStateUntilTimeout+0xbe>
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	689b      	ldr	r3, [r3, #8]
 80093be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093c2:	d004      	beq.n	80093ce <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093cc:	d107      	bne.n	80093de <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093dc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093e6:	d10f      	bne.n	8009408 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	681a      	ldr	r2, [r3, #0]
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80093f6:	601a      	str	r2, [r3, #0]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	681a      	ldr	r2, [r3, #0]
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009406:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2201      	movs	r2, #1
 800940c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2200      	movs	r2, #0
 8009414:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009418:	2303      	movs	r3, #3
 800941a:	e010      	b.n	800943e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800941c:	69bb      	ldr	r3, [r7, #24]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d101      	bne.n	8009426 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009422:	2300      	movs	r3, #0
 8009424:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	3b01      	subs	r3, #1
 800942a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	689a      	ldr	r2, [r3, #8]
 8009432:	68bb      	ldr	r3, [r7, #8]
 8009434:	4013      	ands	r3, r2
 8009436:	687a      	ldr	r2, [r7, #4]
 8009438:	429a      	cmp	r2, r3
 800943a:	d196      	bne.n	800936a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800943c:	2300      	movs	r3, #0
}
 800943e:	4618      	mov	r0, r3
 8009440:	3728      	adds	r7, #40	; 0x28
 8009442:	46bd      	mov	sp, r7
 8009444:	bd80      	pop	{r7, pc}
 8009446:	bf00      	nop
 8009448:	200003cc 	.word	0x200003cc

0800944c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b086      	sub	sp, #24
 8009450:	af02      	add	r7, sp, #8
 8009452:	60f8      	str	r0, [r7, #12]
 8009454:	60b9      	str	r1, [r7, #8]
 8009456:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	9300      	str	r3, [sp, #0]
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	2200      	movs	r2, #0
 8009460:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009464:	68f8      	ldr	r0, [r7, #12]
 8009466:	f7ff ff5b 	bl	8009320 <SPI_WaitFifoStateUntilTimeout>
 800946a:	4603      	mov	r3, r0
 800946c:	2b00      	cmp	r3, #0
 800946e:	d007      	beq.n	8009480 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009474:	f043 0220 	orr.w	r2, r3, #32
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800947c:	2303      	movs	r3, #3
 800947e:	e027      	b.n	80094d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	9300      	str	r3, [sp, #0]
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	2200      	movs	r2, #0
 8009488:	2180      	movs	r1, #128	; 0x80
 800948a:	68f8      	ldr	r0, [r7, #12]
 800948c:	f7ff fec0 	bl	8009210 <SPI_WaitFlagStateUntilTimeout>
 8009490:	4603      	mov	r3, r0
 8009492:	2b00      	cmp	r3, #0
 8009494:	d007      	beq.n	80094a6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800949a:	f043 0220 	orr.w	r2, r3, #32
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80094a2:	2303      	movs	r3, #3
 80094a4:	e014      	b.n	80094d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	9300      	str	r3, [sp, #0]
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	2200      	movs	r2, #0
 80094ae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80094b2:	68f8      	ldr	r0, [r7, #12]
 80094b4:	f7ff ff34 	bl	8009320 <SPI_WaitFifoStateUntilTimeout>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d007      	beq.n	80094ce <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094c2:	f043 0220 	orr.w	r2, r3, #32
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80094ca:	2303      	movs	r3, #3
 80094cc:	e000      	b.n	80094d0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80094ce:	2300      	movs	r3, #0
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3710      	adds	r7, #16
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b082      	sub	sp, #8
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d101      	bne.n	80094ea <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80094e6:	2301      	movs	r3, #1
 80094e8:	e049      	b.n	800957e <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094f0:	b2db      	uxtb	r3, r3
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d106      	bne.n	8009504 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2200      	movs	r2, #0
 80094fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f7fc f8c2 	bl	8005688 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2202      	movs	r2, #2
 8009508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681a      	ldr	r2, [r3, #0]
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	3304      	adds	r3, #4
 8009514:	4619      	mov	r1, r3
 8009516:	4610      	mov	r0, r2
 8009518:	f000 fea6 	bl	800a268 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2201      	movs	r2, #1
 8009520:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2201      	movs	r2, #1
 8009528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2201      	movs	r2, #1
 8009530:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2201      	movs	r2, #1
 8009538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2201      	movs	r2, #1
 8009548:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2201      	movs	r2, #1
 8009550:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2201      	movs	r2, #1
 8009558:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	2201      	movs	r2, #1
 8009560:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2201      	movs	r2, #1
 8009578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3708      	adds	r7, #8
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}

08009586 <HAL_TIM_OC_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
{
 8009586:	b580      	push	{r7, lr}
 8009588:	b082      	sub	sp, #8
 800958a:	af00      	add	r7, sp, #0
 800958c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2202      	movs	r2, #2
 8009592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	6a1a      	ldr	r2, [r3, #32]
 800959c:	f241 1311 	movw	r3, #4369	; 0x1111
 80095a0:	4013      	ands	r3, r2
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d10f      	bne.n	80095c6 <HAL_TIM_OC_DeInit+0x40>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	6a1a      	ldr	r2, [r3, #32]
 80095ac:	f240 4344 	movw	r3, #1092	; 0x444
 80095b0:	4013      	ands	r3, r2
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d107      	bne.n	80095c6 <HAL_TIM_OC_DeInit+0x40>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f022 0201 	bic.w	r2, r2, #1
 80095c4:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->OC_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_OC_MspDeInit(htim);
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	f7fc f8a2 	bl	8005710 <HAL_TIM_OC_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2200      	movs	r2, #0
 80095d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2200      	movs	r2, #0
 80095e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2200      	movs	r2, #0
 80095e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2200      	movs	r2, #0
 80095f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2200      	movs	r2, #0
 8009608:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2200      	movs	r2, #0
 8009610:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2200      	movs	r2, #0
 8009618:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2200      	movs	r2, #0
 8009628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2200      	movs	r2, #0
 8009630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009634:	2300      	movs	r3, #0
}
 8009636:	4618      	mov	r0, r3
 8009638:	3708      	adds	r7, #8
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
	...

08009640 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800964a:	2300      	movs	r3, #0
 800964c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d109      	bne.n	8009668 <HAL_TIM_OC_Start_IT+0x28>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800965a:	b2db      	uxtb	r3, r3
 800965c:	2b01      	cmp	r3, #1
 800965e:	bf14      	ite	ne
 8009660:	2301      	movne	r3, #1
 8009662:	2300      	moveq	r3, #0
 8009664:	b2db      	uxtb	r3, r3
 8009666:	e03c      	b.n	80096e2 <HAL_TIM_OC_Start_IT+0xa2>
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	2b04      	cmp	r3, #4
 800966c:	d109      	bne.n	8009682 <HAL_TIM_OC_Start_IT+0x42>
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009674:	b2db      	uxtb	r3, r3
 8009676:	2b01      	cmp	r3, #1
 8009678:	bf14      	ite	ne
 800967a:	2301      	movne	r3, #1
 800967c:	2300      	moveq	r3, #0
 800967e:	b2db      	uxtb	r3, r3
 8009680:	e02f      	b.n	80096e2 <HAL_TIM_OC_Start_IT+0xa2>
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	2b08      	cmp	r3, #8
 8009686:	d109      	bne.n	800969c <HAL_TIM_OC_Start_IT+0x5c>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800968e:	b2db      	uxtb	r3, r3
 8009690:	2b01      	cmp	r3, #1
 8009692:	bf14      	ite	ne
 8009694:	2301      	movne	r3, #1
 8009696:	2300      	moveq	r3, #0
 8009698:	b2db      	uxtb	r3, r3
 800969a:	e022      	b.n	80096e2 <HAL_TIM_OC_Start_IT+0xa2>
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	2b0c      	cmp	r3, #12
 80096a0:	d109      	bne.n	80096b6 <HAL_TIM_OC_Start_IT+0x76>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096a8:	b2db      	uxtb	r3, r3
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	bf14      	ite	ne
 80096ae:	2301      	movne	r3, #1
 80096b0:	2300      	moveq	r3, #0
 80096b2:	b2db      	uxtb	r3, r3
 80096b4:	e015      	b.n	80096e2 <HAL_TIM_OC_Start_IT+0xa2>
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	2b10      	cmp	r3, #16
 80096ba:	d109      	bne.n	80096d0 <HAL_TIM_OC_Start_IT+0x90>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80096c2:	b2db      	uxtb	r3, r3
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	bf14      	ite	ne
 80096c8:	2301      	movne	r3, #1
 80096ca:	2300      	moveq	r3, #0
 80096cc:	b2db      	uxtb	r3, r3
 80096ce:	e008      	b.n	80096e2 <HAL_TIM_OC_Start_IT+0xa2>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80096d6:	b2db      	uxtb	r3, r3
 80096d8:	2b01      	cmp	r3, #1
 80096da:	bf14      	ite	ne
 80096dc:	2301      	movne	r3, #1
 80096de:	2300      	moveq	r3, #0
 80096e0:	b2db      	uxtb	r3, r3
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d001      	beq.n	80096ea <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 80096e6:	2301      	movs	r3, #1
 80096e8:	e0c9      	b.n	800987e <HAL_TIM_OC_Start_IT+0x23e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d104      	bne.n	80096fa <HAL_TIM_OC_Start_IT+0xba>
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	2202      	movs	r2, #2
 80096f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80096f8:	e023      	b.n	8009742 <HAL_TIM_OC_Start_IT+0x102>
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	2b04      	cmp	r3, #4
 80096fe:	d104      	bne.n	800970a <HAL_TIM_OC_Start_IT+0xca>
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2202      	movs	r2, #2
 8009704:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009708:	e01b      	b.n	8009742 <HAL_TIM_OC_Start_IT+0x102>
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	2b08      	cmp	r3, #8
 800970e:	d104      	bne.n	800971a <HAL_TIM_OC_Start_IT+0xda>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	2202      	movs	r2, #2
 8009714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009718:	e013      	b.n	8009742 <HAL_TIM_OC_Start_IT+0x102>
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	2b0c      	cmp	r3, #12
 800971e:	d104      	bne.n	800972a <HAL_TIM_OC_Start_IT+0xea>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	2202      	movs	r2, #2
 8009724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009728:	e00b      	b.n	8009742 <HAL_TIM_OC_Start_IT+0x102>
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	2b10      	cmp	r3, #16
 800972e:	d104      	bne.n	800973a <HAL_TIM_OC_Start_IT+0xfa>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2202      	movs	r2, #2
 8009734:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009738:	e003      	b.n	8009742 <HAL_TIM_OC_Start_IT+0x102>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2202      	movs	r2, #2
 800973e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  switch (Channel)
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	2b0c      	cmp	r3, #12
 8009746:	d841      	bhi.n	80097cc <HAL_TIM_OC_Start_IT+0x18c>
 8009748:	a201      	add	r2, pc, #4	; (adr r2, 8009750 <HAL_TIM_OC_Start_IT+0x110>)
 800974a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800974e:	bf00      	nop
 8009750:	08009785 	.word	0x08009785
 8009754:	080097cd 	.word	0x080097cd
 8009758:	080097cd 	.word	0x080097cd
 800975c:	080097cd 	.word	0x080097cd
 8009760:	08009797 	.word	0x08009797
 8009764:	080097cd 	.word	0x080097cd
 8009768:	080097cd 	.word	0x080097cd
 800976c:	080097cd 	.word	0x080097cd
 8009770:	080097a9 	.word	0x080097a9
 8009774:	080097cd 	.word	0x080097cd
 8009778:	080097cd 	.word	0x080097cd
 800977c:	080097cd 	.word	0x080097cd
 8009780:	080097bb 	.word	0x080097bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	68da      	ldr	r2, [r3, #12]
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f042 0202 	orr.w	r2, r2, #2
 8009792:	60da      	str	r2, [r3, #12]
      break;
 8009794:	e01d      	b.n	80097d2 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	68da      	ldr	r2, [r3, #12]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f042 0204 	orr.w	r2, r2, #4
 80097a4:	60da      	str	r2, [r3, #12]
      break;
 80097a6:	e014      	b.n	80097d2 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	68da      	ldr	r2, [r3, #12]
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	f042 0208 	orr.w	r2, r2, #8
 80097b6:	60da      	str	r2, [r3, #12]
      break;
 80097b8:	e00b      	b.n	80097d2 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	68da      	ldr	r2, [r3, #12]
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	f042 0210 	orr.w	r2, r2, #16
 80097c8:	60da      	str	r2, [r3, #12]
      break;
 80097ca:	e002      	b.n	80097d2 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80097cc:	2301      	movs	r3, #1
 80097ce:	73fb      	strb	r3, [r7, #15]
      break;
 80097d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80097d2:	7bfb      	ldrb	r3, [r7, #15]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d151      	bne.n	800987c <HAL_TIM_OC_Start_IT+0x23c>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	2201      	movs	r2, #1
 80097de:	6839      	ldr	r1, [r7, #0]
 80097e0:	4618      	mov	r0, r3
 80097e2:	f001 f922 	bl	800aa2a <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a27      	ldr	r2, [pc, #156]	; (8009888 <HAL_TIM_OC_Start_IT+0x248>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d009      	beq.n	8009804 <HAL_TIM_OC_Start_IT+0x1c4>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	4a25      	ldr	r2, [pc, #148]	; (800988c <HAL_TIM_OC_Start_IT+0x24c>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d004      	beq.n	8009804 <HAL_TIM_OC_Start_IT+0x1c4>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	4a24      	ldr	r2, [pc, #144]	; (8009890 <HAL_TIM_OC_Start_IT+0x250>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d101      	bne.n	8009808 <HAL_TIM_OC_Start_IT+0x1c8>
 8009804:	2301      	movs	r3, #1
 8009806:	e000      	b.n	800980a <HAL_TIM_OC_Start_IT+0x1ca>
 8009808:	2300      	movs	r3, #0
 800980a:	2b00      	cmp	r3, #0
 800980c:	d007      	beq.n	800981e <HAL_TIM_OC_Start_IT+0x1de>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800981c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4a19      	ldr	r2, [pc, #100]	; (8009888 <HAL_TIM_OC_Start_IT+0x248>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d009      	beq.n	800983c <HAL_TIM_OC_Start_IT+0x1fc>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009830:	d004      	beq.n	800983c <HAL_TIM_OC_Start_IT+0x1fc>
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	4a15      	ldr	r2, [pc, #84]	; (800988c <HAL_TIM_OC_Start_IT+0x24c>)
 8009838:	4293      	cmp	r3, r2
 800983a:	d115      	bne.n	8009868 <HAL_TIM_OC_Start_IT+0x228>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	689a      	ldr	r2, [r3, #8]
 8009842:	4b14      	ldr	r3, [pc, #80]	; (8009894 <HAL_TIM_OC_Start_IT+0x254>)
 8009844:	4013      	ands	r3, r2
 8009846:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	2b06      	cmp	r3, #6
 800984c:	d015      	beq.n	800987a <HAL_TIM_OC_Start_IT+0x23a>
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009854:	d011      	beq.n	800987a <HAL_TIM_OC_Start_IT+0x23a>
      {
        __HAL_TIM_ENABLE(htim);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	681a      	ldr	r2, [r3, #0]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	f042 0201 	orr.w	r2, r2, #1
 8009864:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009866:	e008      	b.n	800987a <HAL_TIM_OC_Start_IT+0x23a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	681a      	ldr	r2, [r3, #0]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f042 0201 	orr.w	r2, r2, #1
 8009876:	601a      	str	r2, [r3, #0]
 8009878:	e000      	b.n	800987c <HAL_TIM_OC_Start_IT+0x23c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800987a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800987c:	7bfb      	ldrb	r3, [r7, #15]
}
 800987e:	4618      	mov	r0, r3
 8009880:	3710      	adds	r7, #16
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
 8009886:	bf00      	nop
 8009888:	40012c00 	.word	0x40012c00
 800988c:	40014000 	.word	0x40014000
 8009890:	40014400 	.word	0x40014400
 8009894:	00010007 	.word	0x00010007

08009898 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b082      	sub	sp, #8
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d101      	bne.n	80098aa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80098a6:	2301      	movs	r3, #1
 80098a8:	e049      	b.n	800993e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098b0:	b2db      	uxtb	r3, r3
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d106      	bne.n	80098c4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2200      	movs	r2, #0
 80098ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f7fb ff3a 	bl	8005738 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2202      	movs	r2, #2
 80098c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	3304      	adds	r3, #4
 80098d4:	4619      	mov	r1, r3
 80098d6:	4610      	mov	r0, r2
 80098d8:	f000 fcc6 	bl	800a268 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2201      	movs	r2, #1
 80098e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2201      	movs	r2, #1
 80098e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2201      	movs	r2, #1
 80098f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2201      	movs	r2, #1
 80098f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2201      	movs	r2, #1
 8009900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2201      	movs	r2, #1
 8009908:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2201      	movs	r2, #1
 8009910:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2201      	movs	r2, #1
 8009918:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2201      	movs	r2, #1
 8009920:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2201      	movs	r2, #1
 8009928:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2201      	movs	r2, #1
 8009930:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2201      	movs	r2, #1
 8009938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800993c:	2300      	movs	r3, #0
}
 800993e:	4618      	mov	r0, r3
 8009940:	3708      	adds	r7, #8
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}

08009946 <HAL_TIM_IC_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
{
 8009946:	b580      	push	{r7, lr}
 8009948:	b082      	sub	sp, #8
 800994a:	af00      	add	r7, sp, #0
 800994c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2202      	movs	r2, #2
 8009952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	6a1a      	ldr	r2, [r3, #32]
 800995c:	f241 1311 	movw	r3, #4369	; 0x1111
 8009960:	4013      	ands	r3, r2
 8009962:	2b00      	cmp	r3, #0
 8009964:	d10f      	bne.n	8009986 <HAL_TIM_IC_DeInit+0x40>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	6a1a      	ldr	r2, [r3, #32]
 800996c:	f240 4344 	movw	r3, #1092	; 0x444
 8009970:	4013      	ands	r3, r2
 8009972:	2b00      	cmp	r3, #0
 8009974:	d107      	bne.n	8009986 <HAL_TIM_IC_DeInit+0x40>
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f022 0201 	bic.w	r2, r2, #1
 8009984:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->IC_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_IC_MspDeInit(htim);
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f7fb ff1a 	bl	80057c0 <HAL_TIM_IC_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2200      	movs	r2, #0
 8009990:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2200      	movs	r2, #0
 8009998:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2200      	movs	r2, #0
 80099c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2200      	movs	r2, #0
 80099c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2200      	movs	r2, #0
 80099d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2200      	movs	r2, #0
 80099d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	2200      	movs	r2, #0
 80099e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2200      	movs	r2, #0
 80099e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2200      	movs	r2, #0
 80099f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80099f4:	2300      	movs	r3, #0
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3708      	adds	r7, #8
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}

080099fe <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099fe:	b580      	push	{r7, lr}
 8009a00:	b082      	sub	sp, #8
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
 8009a06:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	6839      	ldr	r1, [r7, #0]
 8009a10:	4618      	mov	r0, r3
 8009a12:	f001 f80a 	bl	800aa2a <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	6a1a      	ldr	r2, [r3, #32]
 8009a1c:	f241 1311 	movw	r3, #4369	; 0x1111
 8009a20:	4013      	ands	r3, r2
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d10f      	bne.n	8009a46 <HAL_TIM_IC_Stop+0x48>
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	6a1a      	ldr	r2, [r3, #32]
 8009a2c:	f240 4344 	movw	r3, #1092	; 0x444
 8009a30:	4013      	ands	r3, r2
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d107      	bne.n	8009a46 <HAL_TIM_IC_Stop+0x48>
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	681a      	ldr	r2, [r3, #0]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f022 0201 	bic.w	r2, r2, #1
 8009a44:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d104      	bne.n	8009a56 <HAL_TIM_IC_Stop+0x58>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a54:	e023      	b.n	8009a9e <HAL_TIM_IC_Stop+0xa0>
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	2b04      	cmp	r3, #4
 8009a5a:	d104      	bne.n	8009a66 <HAL_TIM_IC_Stop+0x68>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2201      	movs	r2, #1
 8009a60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a64:	e01b      	b.n	8009a9e <HAL_TIM_IC_Stop+0xa0>
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	2b08      	cmp	r3, #8
 8009a6a:	d104      	bne.n	8009a76 <HAL_TIM_IC_Stop+0x78>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2201      	movs	r2, #1
 8009a70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009a74:	e013      	b.n	8009a9e <HAL_TIM_IC_Stop+0xa0>
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	2b0c      	cmp	r3, #12
 8009a7a:	d104      	bne.n	8009a86 <HAL_TIM_IC_Stop+0x88>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2201      	movs	r2, #1
 8009a80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009a84:	e00b      	b.n	8009a9e <HAL_TIM_IC_Stop+0xa0>
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	2b10      	cmp	r3, #16
 8009a8a:	d104      	bne.n	8009a96 <HAL_TIM_IC_Stop+0x98>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009a94:	e003      	b.n	8009a9e <HAL_TIM_IC_Stop+0xa0>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2201      	movs	r2, #1
 8009a9a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d104      	bne.n	8009aae <HAL_TIM_IC_Stop+0xb0>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2201      	movs	r2, #1
 8009aa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009aac:	e013      	b.n	8009ad6 <HAL_TIM_IC_Stop+0xd8>
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	2b04      	cmp	r3, #4
 8009ab2:	d104      	bne.n	8009abe <HAL_TIM_IC_Stop+0xc0>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009abc:	e00b      	b.n	8009ad6 <HAL_TIM_IC_Stop+0xd8>
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	2b08      	cmp	r3, #8
 8009ac2:	d104      	bne.n	8009ace <HAL_TIM_IC_Stop+0xd0>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009acc:	e003      	b.n	8009ad6 <HAL_TIM_IC_Stop+0xd8>
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2201      	movs	r2, #1
 8009ad2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 8009ad6:	2300      	movs	r3, #0
}
 8009ad8:	4618      	mov	r0, r3
 8009ada:	3708      	adds	r7, #8
 8009adc:	46bd      	mov	sp, r7
 8009ade:	bd80      	pop	{r7, pc}

08009ae0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b084      	sub	sp, #16
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009aea:	2300      	movs	r3, #0
 8009aec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d104      	bne.n	8009afe <HAL_TIM_IC_Start_IT+0x1e>
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009afa:	b2db      	uxtb	r3, r3
 8009afc:	e023      	b.n	8009b46 <HAL_TIM_IC_Start_IT+0x66>
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	2b04      	cmp	r3, #4
 8009b02:	d104      	bne.n	8009b0e <HAL_TIM_IC_Start_IT+0x2e>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009b0a:	b2db      	uxtb	r3, r3
 8009b0c:	e01b      	b.n	8009b46 <HAL_TIM_IC_Start_IT+0x66>
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	2b08      	cmp	r3, #8
 8009b12:	d104      	bne.n	8009b1e <HAL_TIM_IC_Start_IT+0x3e>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	e013      	b.n	8009b46 <HAL_TIM_IC_Start_IT+0x66>
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	2b0c      	cmp	r3, #12
 8009b22:	d104      	bne.n	8009b2e <HAL_TIM_IC_Start_IT+0x4e>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	e00b      	b.n	8009b46 <HAL_TIM_IC_Start_IT+0x66>
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	2b10      	cmp	r3, #16
 8009b32:	d104      	bne.n	8009b3e <HAL_TIM_IC_Start_IT+0x5e>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	e003      	b.n	8009b46 <HAL_TIM_IC_Start_IT+0x66>
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009b44:	b2db      	uxtb	r3, r3
 8009b46:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d104      	bne.n	8009b58 <HAL_TIM_IC_Start_IT+0x78>
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009b54:	b2db      	uxtb	r3, r3
 8009b56:	e013      	b.n	8009b80 <HAL_TIM_IC_Start_IT+0xa0>
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	2b04      	cmp	r3, #4
 8009b5c:	d104      	bne.n	8009b68 <HAL_TIM_IC_Start_IT+0x88>
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009b64:	b2db      	uxtb	r3, r3
 8009b66:	e00b      	b.n	8009b80 <HAL_TIM_IC_Start_IT+0xa0>
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	2b08      	cmp	r3, #8
 8009b6c:	d104      	bne.n	8009b78 <HAL_TIM_IC_Start_IT+0x98>
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009b74:	b2db      	uxtb	r3, r3
 8009b76:	e003      	b.n	8009b80 <HAL_TIM_IC_Start_IT+0xa0>
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8009b82:	7bbb      	ldrb	r3, [r7, #14]
 8009b84:	2b01      	cmp	r3, #1
 8009b86:	d102      	bne.n	8009b8e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009b88:	7b7b      	ldrb	r3, [r7, #13]
 8009b8a:	2b01      	cmp	r3, #1
 8009b8c:	d001      	beq.n	8009b92 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8009b8e:	2301      	movs	r3, #1
 8009b90:	e0c9      	b.n	8009d26 <HAL_TIM_IC_Start_IT+0x246>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d104      	bne.n	8009ba2 <HAL_TIM_IC_Start_IT+0xc2>
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2202      	movs	r2, #2
 8009b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009ba0:	e023      	b.n	8009bea <HAL_TIM_IC_Start_IT+0x10a>
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	2b04      	cmp	r3, #4
 8009ba6:	d104      	bne.n	8009bb2 <HAL_TIM_IC_Start_IT+0xd2>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2202      	movs	r2, #2
 8009bac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009bb0:	e01b      	b.n	8009bea <HAL_TIM_IC_Start_IT+0x10a>
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	2b08      	cmp	r3, #8
 8009bb6:	d104      	bne.n	8009bc2 <HAL_TIM_IC_Start_IT+0xe2>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2202      	movs	r2, #2
 8009bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009bc0:	e013      	b.n	8009bea <HAL_TIM_IC_Start_IT+0x10a>
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	2b0c      	cmp	r3, #12
 8009bc6:	d104      	bne.n	8009bd2 <HAL_TIM_IC_Start_IT+0xf2>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2202      	movs	r2, #2
 8009bcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009bd0:	e00b      	b.n	8009bea <HAL_TIM_IC_Start_IT+0x10a>
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	2b10      	cmp	r3, #16
 8009bd6:	d104      	bne.n	8009be2 <HAL_TIM_IC_Start_IT+0x102>
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2202      	movs	r2, #2
 8009bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009be0:	e003      	b.n	8009bea <HAL_TIM_IC_Start_IT+0x10a>
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2202      	movs	r2, #2
 8009be6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d104      	bne.n	8009bfa <HAL_TIM_IC_Start_IT+0x11a>
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2202      	movs	r2, #2
 8009bf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009bf8:	e013      	b.n	8009c22 <HAL_TIM_IC_Start_IT+0x142>
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	2b04      	cmp	r3, #4
 8009bfe:	d104      	bne.n	8009c0a <HAL_TIM_IC_Start_IT+0x12a>
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2202      	movs	r2, #2
 8009c04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009c08:	e00b      	b.n	8009c22 <HAL_TIM_IC_Start_IT+0x142>
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	2b08      	cmp	r3, #8
 8009c0e:	d104      	bne.n	8009c1a <HAL_TIM_IC_Start_IT+0x13a>
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2202      	movs	r2, #2
 8009c14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009c18:	e003      	b.n	8009c22 <HAL_TIM_IC_Start_IT+0x142>
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2202      	movs	r2, #2
 8009c1e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	2b0c      	cmp	r3, #12
 8009c26:	d841      	bhi.n	8009cac <HAL_TIM_IC_Start_IT+0x1cc>
 8009c28:	a201      	add	r2, pc, #4	; (adr r2, 8009c30 <HAL_TIM_IC_Start_IT+0x150>)
 8009c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c2e:	bf00      	nop
 8009c30:	08009c65 	.word	0x08009c65
 8009c34:	08009cad 	.word	0x08009cad
 8009c38:	08009cad 	.word	0x08009cad
 8009c3c:	08009cad 	.word	0x08009cad
 8009c40:	08009c77 	.word	0x08009c77
 8009c44:	08009cad 	.word	0x08009cad
 8009c48:	08009cad 	.word	0x08009cad
 8009c4c:	08009cad 	.word	0x08009cad
 8009c50:	08009c89 	.word	0x08009c89
 8009c54:	08009cad 	.word	0x08009cad
 8009c58:	08009cad 	.word	0x08009cad
 8009c5c:	08009cad 	.word	0x08009cad
 8009c60:	08009c9b 	.word	0x08009c9b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	68da      	ldr	r2, [r3, #12]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	f042 0202 	orr.w	r2, r2, #2
 8009c72:	60da      	str	r2, [r3, #12]
      break;
 8009c74:	e01d      	b.n	8009cb2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	68da      	ldr	r2, [r3, #12]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f042 0204 	orr.w	r2, r2, #4
 8009c84:	60da      	str	r2, [r3, #12]
      break;
 8009c86:	e014      	b.n	8009cb2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	68da      	ldr	r2, [r3, #12]
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f042 0208 	orr.w	r2, r2, #8
 8009c96:	60da      	str	r2, [r3, #12]
      break;
 8009c98:	e00b      	b.n	8009cb2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	68da      	ldr	r2, [r3, #12]
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	f042 0210 	orr.w	r2, r2, #16
 8009ca8:	60da      	str	r2, [r3, #12]
      break;
 8009caa:	e002      	b.n	8009cb2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8009cac:	2301      	movs	r3, #1
 8009cae:	73fb      	strb	r3, [r7, #15]
      break;
 8009cb0:	bf00      	nop
  }

  if (status == HAL_OK)
 8009cb2:	7bfb      	ldrb	r3, [r7, #15]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d135      	bne.n	8009d24 <HAL_TIM_IC_Start_IT+0x244>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	6839      	ldr	r1, [r7, #0]
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f000 feb2 	bl	800aa2a <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4a19      	ldr	r2, [pc, #100]	; (8009d30 <HAL_TIM_IC_Start_IT+0x250>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d009      	beq.n	8009ce4 <HAL_TIM_IC_Start_IT+0x204>
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cd8:	d004      	beq.n	8009ce4 <HAL_TIM_IC_Start_IT+0x204>
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a15      	ldr	r2, [pc, #84]	; (8009d34 <HAL_TIM_IC_Start_IT+0x254>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d115      	bne.n	8009d10 <HAL_TIM_IC_Start_IT+0x230>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	689a      	ldr	r2, [r3, #8]
 8009cea:	4b13      	ldr	r3, [pc, #76]	; (8009d38 <HAL_TIM_IC_Start_IT+0x258>)
 8009cec:	4013      	ands	r3, r2
 8009cee:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	2b06      	cmp	r3, #6
 8009cf4:	d015      	beq.n	8009d22 <HAL_TIM_IC_Start_IT+0x242>
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009cfc:	d011      	beq.n	8009d22 <HAL_TIM_IC_Start_IT+0x242>
      {
        __HAL_TIM_ENABLE(htim);
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	681a      	ldr	r2, [r3, #0]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f042 0201 	orr.w	r2, r2, #1
 8009d0c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d0e:	e008      	b.n	8009d22 <HAL_TIM_IC_Start_IT+0x242>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	681a      	ldr	r2, [r3, #0]
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f042 0201 	orr.w	r2, r2, #1
 8009d1e:	601a      	str	r2, [r3, #0]
 8009d20:	e000      	b.n	8009d24 <HAL_TIM_IC_Start_IT+0x244>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d22:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8009d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3710      	adds	r7, #16
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
 8009d2e:	bf00      	nop
 8009d30:	40012c00 	.word	0x40012c00
 8009d34:	40014000 	.word	0x40014000
 8009d38:	00010007 	.word	0x00010007

08009d3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b082      	sub	sp, #8
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	691b      	ldr	r3, [r3, #16]
 8009d4a:	f003 0302 	and.w	r3, r3, #2
 8009d4e:	2b02      	cmp	r3, #2
 8009d50:	d122      	bne.n	8009d98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	68db      	ldr	r3, [r3, #12]
 8009d58:	f003 0302 	and.w	r3, r3, #2
 8009d5c:	2b02      	cmp	r3, #2
 8009d5e:	d11b      	bne.n	8009d98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f06f 0202 	mvn.w	r2, #2
 8009d68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	699b      	ldr	r3, [r3, #24]
 8009d76:	f003 0303 	and.w	r3, r3, #3
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d003      	beq.n	8009d86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f7fb f998 	bl	80050b4 <HAL_TIM_IC_CaptureCallback>
 8009d84:	e005      	b.n	8009d92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d86:	6878      	ldr	r0, [r7, #4]
 8009d88:	f7fb f976 	bl	8005078 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f000 fa58 	bl	800a242 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2200      	movs	r2, #0
 8009d96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	691b      	ldr	r3, [r3, #16]
 8009d9e:	f003 0304 	and.w	r3, r3, #4
 8009da2:	2b04      	cmp	r3, #4
 8009da4:	d122      	bne.n	8009dec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	68db      	ldr	r3, [r3, #12]
 8009dac:	f003 0304 	and.w	r3, r3, #4
 8009db0:	2b04      	cmp	r3, #4
 8009db2:	d11b      	bne.n	8009dec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f06f 0204 	mvn.w	r2, #4
 8009dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2202      	movs	r2, #2
 8009dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	699b      	ldr	r3, [r3, #24]
 8009dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d003      	beq.n	8009dda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	f7fb f96e 	bl	80050b4 <HAL_TIM_IC_CaptureCallback>
 8009dd8:	e005      	b.n	8009de6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f7fb f94c 	bl	8005078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f000 fa2e 	bl	800a242 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2200      	movs	r2, #0
 8009dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	691b      	ldr	r3, [r3, #16]
 8009df2:	f003 0308 	and.w	r3, r3, #8
 8009df6:	2b08      	cmp	r3, #8
 8009df8:	d122      	bne.n	8009e40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	68db      	ldr	r3, [r3, #12]
 8009e00:	f003 0308 	and.w	r3, r3, #8
 8009e04:	2b08      	cmp	r3, #8
 8009e06:	d11b      	bne.n	8009e40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	f06f 0208 	mvn.w	r2, #8
 8009e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2204      	movs	r2, #4
 8009e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	69db      	ldr	r3, [r3, #28]
 8009e1e:	f003 0303 	and.w	r3, r3, #3
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d003      	beq.n	8009e2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f7fb f944 	bl	80050b4 <HAL_TIM_IC_CaptureCallback>
 8009e2c:	e005      	b.n	8009e3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e2e:	6878      	ldr	r0, [r7, #4]
 8009e30:	f7fb f922 	bl	8005078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 fa04 	bl	800a242 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	691b      	ldr	r3, [r3, #16]
 8009e46:	f003 0310 	and.w	r3, r3, #16
 8009e4a:	2b10      	cmp	r3, #16
 8009e4c:	d122      	bne.n	8009e94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	68db      	ldr	r3, [r3, #12]
 8009e54:	f003 0310 	and.w	r3, r3, #16
 8009e58:	2b10      	cmp	r3, #16
 8009e5a:	d11b      	bne.n	8009e94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f06f 0210 	mvn.w	r2, #16
 8009e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	2208      	movs	r2, #8
 8009e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	69db      	ldr	r3, [r3, #28]
 8009e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d003      	beq.n	8009e82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f7fb f91a 	bl	80050b4 <HAL_TIM_IC_CaptureCallback>
 8009e80:	e005      	b.n	8009e8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f7fb f8f8 	bl	8005078 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 f9da 	bl	800a242 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2200      	movs	r2, #0
 8009e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	691b      	ldr	r3, [r3, #16]
 8009e9a:	f003 0301 	and.w	r3, r3, #1
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d10e      	bne.n	8009ec0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	68db      	ldr	r3, [r3, #12]
 8009ea8:	f003 0301 	and.w	r3, r3, #1
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d107      	bne.n	8009ec0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f06f 0201 	mvn.w	r2, #1
 8009eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 f9b8 	bl	800a230 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	691b      	ldr	r3, [r3, #16]
 8009ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009eca:	2b80      	cmp	r3, #128	; 0x80
 8009ecc:	d10e      	bne.n	8009eec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	68db      	ldr	r3, [r3, #12]
 8009ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ed8:	2b80      	cmp	r3, #128	; 0x80
 8009eda:	d107      	bne.n	8009eec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f000 fdcc 	bl	800aa84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	691b      	ldr	r3, [r3, #16]
 8009ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ef6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009efa:	d10e      	bne.n	8009f1a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f06:	2b80      	cmp	r3, #128	; 0x80
 8009f08:	d107      	bne.n	8009f1a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009f14:	6878      	ldr	r0, [r7, #4]
 8009f16:	f000 fdbe 	bl	800aa96 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	691b      	ldr	r3, [r3, #16]
 8009f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f24:	2b40      	cmp	r3, #64	; 0x40
 8009f26:	d10e      	bne.n	8009f46 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	68db      	ldr	r3, [r3, #12]
 8009f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f32:	2b40      	cmp	r3, #64	; 0x40
 8009f34:	d107      	bne.n	8009f46 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 f987 	bl	800a254 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	691b      	ldr	r3, [r3, #16]
 8009f4c:	f003 0320 	and.w	r3, r3, #32
 8009f50:	2b20      	cmp	r3, #32
 8009f52:	d10e      	bne.n	8009f72 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	68db      	ldr	r3, [r3, #12]
 8009f5a:	f003 0320 	and.w	r3, r3, #32
 8009f5e:	2b20      	cmp	r3, #32
 8009f60:	d107      	bne.n	8009f72 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f06f 0220 	mvn.w	r2, #32
 8009f6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 fd80 	bl	800aa72 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009f72:	bf00      	nop
 8009f74:	3708      	adds	r7, #8
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}
	...

08009f7c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b086      	sub	sp, #24
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	60f8      	str	r0, [r7, #12]
 8009f84:	60b9      	str	r1, [r7, #8]
 8009f86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f88:	2300      	movs	r3, #0
 8009f8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f92:	2b01      	cmp	r3, #1
 8009f94:	d101      	bne.n	8009f9a <HAL_TIM_OC_ConfigChannel+0x1e>
 8009f96:	2302      	movs	r3, #2
 8009f98:	e066      	b.n	800a068 <HAL_TIM_OC_ConfigChannel+0xec>
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2b14      	cmp	r3, #20
 8009fa6:	d857      	bhi.n	800a058 <HAL_TIM_OC_ConfigChannel+0xdc>
 8009fa8:	a201      	add	r2, pc, #4	; (adr r2, 8009fb0 <HAL_TIM_OC_ConfigChannel+0x34>)
 8009faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fae:	bf00      	nop
 8009fb0:	0800a005 	.word	0x0800a005
 8009fb4:	0800a059 	.word	0x0800a059
 8009fb8:	0800a059 	.word	0x0800a059
 8009fbc:	0800a059 	.word	0x0800a059
 8009fc0:	0800a013 	.word	0x0800a013
 8009fc4:	0800a059 	.word	0x0800a059
 8009fc8:	0800a059 	.word	0x0800a059
 8009fcc:	0800a059 	.word	0x0800a059
 8009fd0:	0800a021 	.word	0x0800a021
 8009fd4:	0800a059 	.word	0x0800a059
 8009fd8:	0800a059 	.word	0x0800a059
 8009fdc:	0800a059 	.word	0x0800a059
 8009fe0:	0800a02f 	.word	0x0800a02f
 8009fe4:	0800a059 	.word	0x0800a059
 8009fe8:	0800a059 	.word	0x0800a059
 8009fec:	0800a059 	.word	0x0800a059
 8009ff0:	0800a03d 	.word	0x0800a03d
 8009ff4:	0800a059 	.word	0x0800a059
 8009ff8:	0800a059 	.word	0x0800a059
 8009ffc:	0800a059 	.word	0x0800a059
 800a000:	0800a04b 	.word	0x0800a04b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	68b9      	ldr	r1, [r7, #8]
 800a00a:	4618      	mov	r0, r3
 800a00c:	f000 f98e 	bl	800a32c <TIM_OC1_SetConfig>
      break;
 800a010:	e025      	b.n	800a05e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	68b9      	ldr	r1, [r7, #8]
 800a018:	4618      	mov	r0, r3
 800a01a:	f000 fa03 	bl	800a424 <TIM_OC2_SetConfig>
      break;
 800a01e:	e01e      	b.n	800a05e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	68b9      	ldr	r1, [r7, #8]
 800a026:	4618      	mov	r0, r3
 800a028:	f000 fa74 	bl	800a514 <TIM_OC3_SetConfig>
      break;
 800a02c:	e017      	b.n	800a05e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	68b9      	ldr	r1, [r7, #8]
 800a034:	4618      	mov	r0, r3
 800a036:	f000 fae5 	bl	800a604 <TIM_OC4_SetConfig>
      break;
 800a03a:	e010      	b.n	800a05e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	68b9      	ldr	r1, [r7, #8]
 800a042:	4618      	mov	r0, r3
 800a044:	f000 fb3a 	bl	800a6bc <TIM_OC5_SetConfig>
      break;
 800a048:	e009      	b.n	800a05e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	68b9      	ldr	r1, [r7, #8]
 800a050:	4618      	mov	r0, r3
 800a052:	f000 fb8b 	bl	800a76c <TIM_OC6_SetConfig>
      break;
 800a056:	e002      	b.n	800a05e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800a058:	2301      	movs	r3, #1
 800a05a:	75fb      	strb	r3, [r7, #23]
      break;
 800a05c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	2200      	movs	r2, #0
 800a062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a066:	7dfb      	ldrb	r3, [r7, #23]
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3718      	adds	r7, #24
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b086      	sub	sp, #24
 800a074:	af00      	add	r7, sp, #0
 800a076:	60f8      	str	r0, [r7, #12]
 800a078:	60b9      	str	r1, [r7, #8]
 800a07a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a07c:	2300      	movs	r3, #0
 800a07e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a086:	2b01      	cmp	r3, #1
 800a088:	d101      	bne.n	800a08e <HAL_TIM_IC_ConfigChannel+0x1e>
 800a08a:	2302      	movs	r3, #2
 800a08c:	e088      	b.n	800a1a0 <HAL_TIM_IC_ConfigChannel+0x130>
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2201      	movs	r2, #1
 800a092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d11b      	bne.n	800a0d4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	6818      	ldr	r0, [r3, #0]
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	6819      	ldr	r1, [r3, #0]
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	685a      	ldr	r2, [r3, #4]
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	68db      	ldr	r3, [r3, #12]
 800a0ac:	f000 fbb6 	bl	800a81c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	699a      	ldr	r2, [r3, #24]
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f022 020c 	bic.w	r2, r2, #12
 800a0be:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	6999      	ldr	r1, [r3, #24]
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	689a      	ldr	r2, [r3, #8]
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	430a      	orrs	r2, r1
 800a0d0:	619a      	str	r2, [r3, #24]
 800a0d2:	e060      	b.n	800a196 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2b04      	cmp	r3, #4
 800a0d8:	d11c      	bne.n	800a114 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	6818      	ldr	r0, [r3, #0]
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	6819      	ldr	r1, [r3, #0]
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	685a      	ldr	r2, [r3, #4]
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	68db      	ldr	r3, [r3, #12]
 800a0ea:	f000 fbeb 	bl	800a8c4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	699a      	ldr	r2, [r3, #24]
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a0fc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	6999      	ldr	r1, [r3, #24]
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	689b      	ldr	r3, [r3, #8]
 800a108:	021a      	lsls	r2, r3, #8
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	430a      	orrs	r2, r1
 800a110:	619a      	str	r2, [r3, #24]
 800a112:	e040      	b.n	800a196 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b08      	cmp	r3, #8
 800a118:	d11b      	bne.n	800a152 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	6818      	ldr	r0, [r3, #0]
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	6819      	ldr	r1, [r3, #0]
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	685a      	ldr	r2, [r3, #4]
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	68db      	ldr	r3, [r3, #12]
 800a12a:	f000 fc07 	bl	800a93c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	69da      	ldr	r2, [r3, #28]
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f022 020c 	bic.w	r2, r2, #12
 800a13c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	69d9      	ldr	r1, [r3, #28]
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	689a      	ldr	r2, [r3, #8]
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	430a      	orrs	r2, r1
 800a14e:	61da      	str	r2, [r3, #28]
 800a150:	e021      	b.n	800a196 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2b0c      	cmp	r3, #12
 800a156:	d11c      	bne.n	800a192 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	6818      	ldr	r0, [r3, #0]
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	6819      	ldr	r1, [r3, #0]
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	685a      	ldr	r2, [r3, #4]
 800a164:	68bb      	ldr	r3, [r7, #8]
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	f000 fc23 	bl	800a9b2 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	69da      	ldr	r2, [r3, #28]
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a17a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	69d9      	ldr	r1, [r3, #28]
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	689b      	ldr	r3, [r3, #8]
 800a186:	021a      	lsls	r2, r3, #8
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	430a      	orrs	r2, r1
 800a18e:	61da      	str	r2, [r3, #28]
 800a190:	e001      	b.n	800a196 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800a192:	2301      	movs	r3, #1
 800a194:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2200      	movs	r2, #0
 800a19a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a19e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3718      	adds	r7, #24
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}

0800a1a8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b085      	sub	sp, #20
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
 800a1b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	2b0c      	cmp	r3, #12
 800a1ba:	d831      	bhi.n	800a220 <HAL_TIM_ReadCapturedValue+0x78>
 800a1bc:	a201      	add	r2, pc, #4	; (adr r2, 800a1c4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800a1be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1c2:	bf00      	nop
 800a1c4:	0800a1f9 	.word	0x0800a1f9
 800a1c8:	0800a221 	.word	0x0800a221
 800a1cc:	0800a221 	.word	0x0800a221
 800a1d0:	0800a221 	.word	0x0800a221
 800a1d4:	0800a203 	.word	0x0800a203
 800a1d8:	0800a221 	.word	0x0800a221
 800a1dc:	0800a221 	.word	0x0800a221
 800a1e0:	0800a221 	.word	0x0800a221
 800a1e4:	0800a20d 	.word	0x0800a20d
 800a1e8:	0800a221 	.word	0x0800a221
 800a1ec:	0800a221 	.word	0x0800a221
 800a1f0:	0800a221 	.word	0x0800a221
 800a1f4:	0800a217 	.word	0x0800a217
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1fe:	60fb      	str	r3, [r7, #12]

      break;
 800a200:	e00f      	b.n	800a222 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a208:	60fb      	str	r3, [r7, #12]

      break;
 800a20a:	e00a      	b.n	800a222 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a212:	60fb      	str	r3, [r7, #12]

      break;
 800a214:	e005      	b.n	800a222 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a21c:	60fb      	str	r3, [r7, #12]

      break;
 800a21e:	e000      	b.n	800a222 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800a220:	bf00      	nop
  }

  return tmpreg;
 800a222:	68fb      	ldr	r3, [r7, #12]
}
 800a224:	4618      	mov	r0, r3
 800a226:	3714      	adds	r7, #20
 800a228:	46bd      	mov	sp, r7
 800a22a:	bc80      	pop	{r7}
 800a22c:	4770      	bx	lr
 800a22e:	bf00      	nop

0800a230 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a230:	b480      	push	{r7}
 800a232:	b083      	sub	sp, #12
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a238:	bf00      	nop
 800a23a:	370c      	adds	r7, #12
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bc80      	pop	{r7}
 800a240:	4770      	bx	lr

0800a242 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a242:	b480      	push	{r7}
 800a244:	b083      	sub	sp, #12
 800a246:	af00      	add	r7, sp, #0
 800a248:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a24a:	bf00      	nop
 800a24c:	370c      	adds	r7, #12
 800a24e:	46bd      	mov	sp, r7
 800a250:	bc80      	pop	{r7}
 800a252:	4770      	bx	lr

0800a254 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a254:	b480      	push	{r7}
 800a256:	b083      	sub	sp, #12
 800a258:	af00      	add	r7, sp, #0
 800a25a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a25c:	bf00      	nop
 800a25e:	370c      	adds	r7, #12
 800a260:	46bd      	mov	sp, r7
 800a262:	bc80      	pop	{r7}
 800a264:	4770      	bx	lr
	...

0800a268 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a268:	b480      	push	{r7}
 800a26a:	b085      	sub	sp, #20
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
 800a270:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	4a29      	ldr	r2, [pc, #164]	; (800a320 <TIM_Base_SetConfig+0xb8>)
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d003      	beq.n	800a288 <TIM_Base_SetConfig+0x20>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a286:	d108      	bne.n	800a29a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a28e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	68fa      	ldr	r2, [r7, #12]
 800a296:	4313      	orrs	r3, r2
 800a298:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	4a20      	ldr	r2, [pc, #128]	; (800a320 <TIM_Base_SetConfig+0xb8>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d00b      	beq.n	800a2ba <TIM_Base_SetConfig+0x52>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2a8:	d007      	beq.n	800a2ba <TIM_Base_SetConfig+0x52>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	4a1d      	ldr	r2, [pc, #116]	; (800a324 <TIM_Base_SetConfig+0xbc>)
 800a2ae:	4293      	cmp	r3, r2
 800a2b0:	d003      	beq.n	800a2ba <TIM_Base_SetConfig+0x52>
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	4a1c      	ldr	r2, [pc, #112]	; (800a328 <TIM_Base_SetConfig+0xc0>)
 800a2b6:	4293      	cmp	r3, r2
 800a2b8:	d108      	bne.n	800a2cc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	68db      	ldr	r3, [r3, #12]
 800a2c6:	68fa      	ldr	r2, [r7, #12]
 800a2c8:	4313      	orrs	r3, r2
 800a2ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	695b      	ldr	r3, [r3, #20]
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	68fa      	ldr	r2, [r7, #12]
 800a2de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	689a      	ldr	r2, [r3, #8]
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	681a      	ldr	r2, [r3, #0]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	4a0b      	ldr	r2, [pc, #44]	; (800a320 <TIM_Base_SetConfig+0xb8>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d007      	beq.n	800a308 <TIM_Base_SetConfig+0xa0>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	4a0a      	ldr	r2, [pc, #40]	; (800a324 <TIM_Base_SetConfig+0xbc>)
 800a2fc:	4293      	cmp	r3, r2
 800a2fe:	d003      	beq.n	800a308 <TIM_Base_SetConfig+0xa0>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	4a09      	ldr	r2, [pc, #36]	; (800a328 <TIM_Base_SetConfig+0xc0>)
 800a304:	4293      	cmp	r3, r2
 800a306:	d103      	bne.n	800a310 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	691a      	ldr	r2, [r3, #16]
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2201      	movs	r2, #1
 800a314:	615a      	str	r2, [r3, #20]
}
 800a316:	bf00      	nop
 800a318:	3714      	adds	r7, #20
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bc80      	pop	{r7}
 800a31e:	4770      	bx	lr
 800a320:	40012c00 	.word	0x40012c00
 800a324:	40014000 	.word	0x40014000
 800a328:	40014400 	.word	0x40014400

0800a32c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a32c:	b480      	push	{r7}
 800a32e:	b087      	sub	sp, #28
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6a1b      	ldr	r3, [r3, #32]
 800a33a:	f023 0201 	bic.w	r2, r3, #1
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	6a1b      	ldr	r3, [r3, #32]
 800a346:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	685b      	ldr	r3, [r3, #4]
 800a34c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	699b      	ldr	r3, [r3, #24]
 800a352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a35a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a35e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f023 0303 	bic.w	r3, r3, #3
 800a366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	68fa      	ldr	r2, [r7, #12]
 800a36e:	4313      	orrs	r3, r2
 800a370:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	f023 0302 	bic.w	r3, r3, #2
 800a378:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	689b      	ldr	r3, [r3, #8]
 800a37e:	697a      	ldr	r2, [r7, #20]
 800a380:	4313      	orrs	r3, r2
 800a382:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	4a24      	ldr	r2, [pc, #144]	; (800a418 <TIM_OC1_SetConfig+0xec>)
 800a388:	4293      	cmp	r3, r2
 800a38a:	d007      	beq.n	800a39c <TIM_OC1_SetConfig+0x70>
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	4a23      	ldr	r2, [pc, #140]	; (800a41c <TIM_OC1_SetConfig+0xf0>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d003      	beq.n	800a39c <TIM_OC1_SetConfig+0x70>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	4a22      	ldr	r2, [pc, #136]	; (800a420 <TIM_OC1_SetConfig+0xf4>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	d10c      	bne.n	800a3b6 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a39c:	697b      	ldr	r3, [r7, #20]
 800a39e:	f023 0308 	bic.w	r3, r3, #8
 800a3a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	68db      	ldr	r3, [r3, #12]
 800a3a8:	697a      	ldr	r2, [r7, #20]
 800a3aa:	4313      	orrs	r3, r2
 800a3ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a3ae:	697b      	ldr	r3, [r7, #20]
 800a3b0:	f023 0304 	bic.w	r3, r3, #4
 800a3b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	4a17      	ldr	r2, [pc, #92]	; (800a418 <TIM_OC1_SetConfig+0xec>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d007      	beq.n	800a3ce <TIM_OC1_SetConfig+0xa2>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	4a16      	ldr	r2, [pc, #88]	; (800a41c <TIM_OC1_SetConfig+0xf0>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d003      	beq.n	800a3ce <TIM_OC1_SetConfig+0xa2>
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	4a15      	ldr	r2, [pc, #84]	; (800a420 <TIM_OC1_SetConfig+0xf4>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d111      	bne.n	800a3f2 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a3d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a3dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	695b      	ldr	r3, [r3, #20]
 800a3e2:	693a      	ldr	r2, [r7, #16]
 800a3e4:	4313      	orrs	r3, r2
 800a3e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	699b      	ldr	r3, [r3, #24]
 800a3ec:	693a      	ldr	r2, [r7, #16]
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	693a      	ldr	r2, [r7, #16]
 800a3f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	68fa      	ldr	r2, [r7, #12]
 800a3fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	685a      	ldr	r2, [r3, #4]
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	697a      	ldr	r2, [r7, #20]
 800a40a:	621a      	str	r2, [r3, #32]
}
 800a40c:	bf00      	nop
 800a40e:	371c      	adds	r7, #28
 800a410:	46bd      	mov	sp, r7
 800a412:	bc80      	pop	{r7}
 800a414:	4770      	bx	lr
 800a416:	bf00      	nop
 800a418:	40012c00 	.word	0x40012c00
 800a41c:	40014000 	.word	0x40014000
 800a420:	40014400 	.word	0x40014400

0800a424 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a424:	b480      	push	{r7}
 800a426:	b087      	sub	sp, #28
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6a1b      	ldr	r3, [r3, #32]
 800a432:	f023 0210 	bic.w	r2, r3, #16
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6a1b      	ldr	r3, [r3, #32]
 800a43e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	685b      	ldr	r3, [r3, #4]
 800a444:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	699b      	ldr	r3, [r3, #24]
 800a44a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a452:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a45e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	021b      	lsls	r3, r3, #8
 800a466:	68fa      	ldr	r2, [r7, #12]
 800a468:	4313      	orrs	r3, r2
 800a46a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	f023 0320 	bic.w	r3, r3, #32
 800a472:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	689b      	ldr	r3, [r3, #8]
 800a478:	011b      	lsls	r3, r3, #4
 800a47a:	697a      	ldr	r2, [r7, #20]
 800a47c:	4313      	orrs	r3, r2
 800a47e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4a21      	ldr	r2, [pc, #132]	; (800a508 <TIM_OC2_SetConfig+0xe4>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d10d      	bne.n	800a4a4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a48e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	68db      	ldr	r3, [r3, #12]
 800a494:	011b      	lsls	r3, r3, #4
 800a496:	697a      	ldr	r2, [r7, #20]
 800a498:	4313      	orrs	r3, r2
 800a49a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a4a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	4a18      	ldr	r2, [pc, #96]	; (800a508 <TIM_OC2_SetConfig+0xe4>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d007      	beq.n	800a4bc <TIM_OC2_SetConfig+0x98>
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	4a17      	ldr	r2, [pc, #92]	; (800a50c <TIM_OC2_SetConfig+0xe8>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d003      	beq.n	800a4bc <TIM_OC2_SetConfig+0x98>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	4a16      	ldr	r2, [pc, #88]	; (800a510 <TIM_OC2_SetConfig+0xec>)
 800a4b8:	4293      	cmp	r3, r2
 800a4ba:	d113      	bne.n	800a4e4 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a4c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a4ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	695b      	ldr	r3, [r3, #20]
 800a4d0:	009b      	lsls	r3, r3, #2
 800a4d2:	693a      	ldr	r2, [r7, #16]
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	699b      	ldr	r3, [r3, #24]
 800a4dc:	009b      	lsls	r3, r3, #2
 800a4de:	693a      	ldr	r2, [r7, #16]
 800a4e0:	4313      	orrs	r3, r2
 800a4e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	693a      	ldr	r2, [r7, #16]
 800a4e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	68fa      	ldr	r2, [r7, #12]
 800a4ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	685a      	ldr	r2, [r3, #4]
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	697a      	ldr	r2, [r7, #20]
 800a4fc:	621a      	str	r2, [r3, #32]
}
 800a4fe:	bf00      	nop
 800a500:	371c      	adds	r7, #28
 800a502:	46bd      	mov	sp, r7
 800a504:	bc80      	pop	{r7}
 800a506:	4770      	bx	lr
 800a508:	40012c00 	.word	0x40012c00
 800a50c:	40014000 	.word	0x40014000
 800a510:	40014400 	.word	0x40014400

0800a514 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a514:	b480      	push	{r7}
 800a516:	b087      	sub	sp, #28
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
 800a51c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6a1b      	ldr	r3, [r3, #32]
 800a522:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6a1b      	ldr	r3, [r3, #32]
 800a52e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	685b      	ldr	r3, [r3, #4]
 800a534:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	69db      	ldr	r3, [r3, #28]
 800a53a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	f023 0303 	bic.w	r3, r3, #3
 800a54e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	68fa      	ldr	r2, [r7, #12]
 800a556:	4313      	orrs	r3, r2
 800a558:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a560:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	021b      	lsls	r3, r3, #8
 800a568:	697a      	ldr	r2, [r7, #20]
 800a56a:	4313      	orrs	r3, r2
 800a56c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	4a21      	ldr	r2, [pc, #132]	; (800a5f8 <TIM_OC3_SetConfig+0xe4>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d10d      	bne.n	800a592 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a57c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	68db      	ldr	r3, [r3, #12]
 800a582:	021b      	lsls	r3, r3, #8
 800a584:	697a      	ldr	r2, [r7, #20]
 800a586:	4313      	orrs	r3, r2
 800a588:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a590:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	4a18      	ldr	r2, [pc, #96]	; (800a5f8 <TIM_OC3_SetConfig+0xe4>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d007      	beq.n	800a5aa <TIM_OC3_SetConfig+0x96>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	4a17      	ldr	r2, [pc, #92]	; (800a5fc <TIM_OC3_SetConfig+0xe8>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d003      	beq.n	800a5aa <TIM_OC3_SetConfig+0x96>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	4a16      	ldr	r2, [pc, #88]	; (800a600 <TIM_OC3_SetConfig+0xec>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d113      	bne.n	800a5d2 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a5b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a5b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	695b      	ldr	r3, [r3, #20]
 800a5be:	011b      	lsls	r3, r3, #4
 800a5c0:	693a      	ldr	r2, [r7, #16]
 800a5c2:	4313      	orrs	r3, r2
 800a5c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	699b      	ldr	r3, [r3, #24]
 800a5ca:	011b      	lsls	r3, r3, #4
 800a5cc:	693a      	ldr	r2, [r7, #16]
 800a5ce:	4313      	orrs	r3, r2
 800a5d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	693a      	ldr	r2, [r7, #16]
 800a5d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	68fa      	ldr	r2, [r7, #12]
 800a5dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a5de:	683b      	ldr	r3, [r7, #0]
 800a5e0:	685a      	ldr	r2, [r3, #4]
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	697a      	ldr	r2, [r7, #20]
 800a5ea:	621a      	str	r2, [r3, #32]
}
 800a5ec:	bf00      	nop
 800a5ee:	371c      	adds	r7, #28
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bc80      	pop	{r7}
 800a5f4:	4770      	bx	lr
 800a5f6:	bf00      	nop
 800a5f8:	40012c00 	.word	0x40012c00
 800a5fc:	40014000 	.word	0x40014000
 800a600:	40014400 	.word	0x40014400

0800a604 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a604:	b480      	push	{r7}
 800a606:	b087      	sub	sp, #28
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
 800a60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	6a1b      	ldr	r3, [r3, #32]
 800a612:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	6a1b      	ldr	r3, [r3, #32]
 800a61e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	685b      	ldr	r3, [r3, #4]
 800a624:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	69db      	ldr	r3, [r3, #28]
 800a62a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a632:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a636:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a63e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	021b      	lsls	r3, r3, #8
 800a646:	68fa      	ldr	r2, [r7, #12]
 800a648:	4313      	orrs	r3, r2
 800a64a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a652:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	689b      	ldr	r3, [r3, #8]
 800a658:	031b      	lsls	r3, r3, #12
 800a65a:	693a      	ldr	r2, [r7, #16]
 800a65c:	4313      	orrs	r3, r2
 800a65e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	4a13      	ldr	r2, [pc, #76]	; (800a6b0 <TIM_OC4_SetConfig+0xac>)
 800a664:	4293      	cmp	r3, r2
 800a666:	d007      	beq.n	800a678 <TIM_OC4_SetConfig+0x74>
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	4a12      	ldr	r2, [pc, #72]	; (800a6b4 <TIM_OC4_SetConfig+0xb0>)
 800a66c:	4293      	cmp	r3, r2
 800a66e:	d003      	beq.n	800a678 <TIM_OC4_SetConfig+0x74>
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	4a11      	ldr	r2, [pc, #68]	; (800a6b8 <TIM_OC4_SetConfig+0xb4>)
 800a674:	4293      	cmp	r3, r2
 800a676:	d109      	bne.n	800a68c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a678:	697b      	ldr	r3, [r7, #20]
 800a67a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a67e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	695b      	ldr	r3, [r3, #20]
 800a684:	019b      	lsls	r3, r3, #6
 800a686:	697a      	ldr	r2, [r7, #20]
 800a688:	4313      	orrs	r3, r2
 800a68a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	697a      	ldr	r2, [r7, #20]
 800a690:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	68fa      	ldr	r2, [r7, #12]
 800a696:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	685a      	ldr	r2, [r3, #4]
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	693a      	ldr	r2, [r7, #16]
 800a6a4:	621a      	str	r2, [r3, #32]
}
 800a6a6:	bf00      	nop
 800a6a8:	371c      	adds	r7, #28
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bc80      	pop	{r7}
 800a6ae:	4770      	bx	lr
 800a6b0:	40012c00 	.word	0x40012c00
 800a6b4:	40014000 	.word	0x40014000
 800a6b8:	40014400 	.word	0x40014400

0800a6bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b087      	sub	sp, #28
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
 800a6c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6a1b      	ldr	r3, [r3, #32]
 800a6ca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6a1b      	ldr	r3, [r3, #32]
 800a6d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a6ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	4313      	orrs	r3, r2
 800a6f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a6fa:	693b      	ldr	r3, [r7, #16]
 800a6fc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a700:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	689b      	ldr	r3, [r3, #8]
 800a706:	041b      	lsls	r3, r3, #16
 800a708:	693a      	ldr	r2, [r7, #16]
 800a70a:	4313      	orrs	r3, r2
 800a70c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	4a13      	ldr	r2, [pc, #76]	; (800a760 <TIM_OC5_SetConfig+0xa4>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d007      	beq.n	800a726 <TIM_OC5_SetConfig+0x6a>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	4a12      	ldr	r2, [pc, #72]	; (800a764 <TIM_OC5_SetConfig+0xa8>)
 800a71a:	4293      	cmp	r3, r2
 800a71c:	d003      	beq.n	800a726 <TIM_OC5_SetConfig+0x6a>
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	4a11      	ldr	r2, [pc, #68]	; (800a768 <TIM_OC5_SetConfig+0xac>)
 800a722:	4293      	cmp	r3, r2
 800a724:	d109      	bne.n	800a73a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a72c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	695b      	ldr	r3, [r3, #20]
 800a732:	021b      	lsls	r3, r3, #8
 800a734:	697a      	ldr	r2, [r7, #20]
 800a736:	4313      	orrs	r3, r2
 800a738:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	697a      	ldr	r2, [r7, #20]
 800a73e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	68fa      	ldr	r2, [r7, #12]
 800a744:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	685a      	ldr	r2, [r3, #4]
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	693a      	ldr	r2, [r7, #16]
 800a752:	621a      	str	r2, [r3, #32]
}
 800a754:	bf00      	nop
 800a756:	371c      	adds	r7, #28
 800a758:	46bd      	mov	sp, r7
 800a75a:	bc80      	pop	{r7}
 800a75c:	4770      	bx	lr
 800a75e:	bf00      	nop
 800a760:	40012c00 	.word	0x40012c00
 800a764:	40014000 	.word	0x40014000
 800a768:	40014400 	.word	0x40014400

0800a76c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b087      	sub	sp, #28
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6a1b      	ldr	r3, [r3, #32]
 800a77a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6a1b      	ldr	r3, [r3, #32]
 800a786:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	685b      	ldr	r3, [r3, #4]
 800a78c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a79a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a79e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	021b      	lsls	r3, r3, #8
 800a7a6:	68fa      	ldr	r2, [r7, #12]
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a7b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	689b      	ldr	r3, [r3, #8]
 800a7b8:	051b      	lsls	r3, r3, #20
 800a7ba:	693a      	ldr	r2, [r7, #16]
 800a7bc:	4313      	orrs	r3, r2
 800a7be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	4a13      	ldr	r2, [pc, #76]	; (800a810 <TIM_OC6_SetConfig+0xa4>)
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d007      	beq.n	800a7d8 <TIM_OC6_SetConfig+0x6c>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	4a12      	ldr	r2, [pc, #72]	; (800a814 <TIM_OC6_SetConfig+0xa8>)
 800a7cc:	4293      	cmp	r3, r2
 800a7ce:	d003      	beq.n	800a7d8 <TIM_OC6_SetConfig+0x6c>
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	4a11      	ldr	r2, [pc, #68]	; (800a818 <TIM_OC6_SetConfig+0xac>)
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d109      	bne.n	800a7ec <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a7de:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	695b      	ldr	r3, [r3, #20]
 800a7e4:	029b      	lsls	r3, r3, #10
 800a7e6:	697a      	ldr	r2, [r7, #20]
 800a7e8:	4313      	orrs	r3, r2
 800a7ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	697a      	ldr	r2, [r7, #20]
 800a7f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	68fa      	ldr	r2, [r7, #12]
 800a7f6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	685a      	ldr	r2, [r3, #4]
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	693a      	ldr	r2, [r7, #16]
 800a804:	621a      	str	r2, [r3, #32]
}
 800a806:	bf00      	nop
 800a808:	371c      	adds	r7, #28
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bc80      	pop	{r7}
 800a80e:	4770      	bx	lr
 800a810:	40012c00 	.word	0x40012c00
 800a814:	40014000 	.word	0x40014000
 800a818:	40014400 	.word	0x40014400

0800a81c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a81c:	b480      	push	{r7}
 800a81e:	b087      	sub	sp, #28
 800a820:	af00      	add	r7, sp, #0
 800a822:	60f8      	str	r0, [r7, #12]
 800a824:	60b9      	str	r1, [r7, #8]
 800a826:	607a      	str	r2, [r7, #4]
 800a828:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6a1b      	ldr	r3, [r3, #32]
 800a82e:	f023 0201 	bic.w	r2, r3, #1
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	699b      	ldr	r3, [r3, #24]
 800a83a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	6a1b      	ldr	r3, [r3, #32]
 800a840:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	4a1d      	ldr	r2, [pc, #116]	; (800a8bc <TIM_TI1_SetConfig+0xa0>)
 800a846:	4293      	cmp	r3, r2
 800a848:	d007      	beq.n	800a85a <TIM_TI1_SetConfig+0x3e>
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a850:	d003      	beq.n	800a85a <TIM_TI1_SetConfig+0x3e>
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	4a1a      	ldr	r2, [pc, #104]	; (800a8c0 <TIM_TI1_SetConfig+0xa4>)
 800a856:	4293      	cmp	r3, r2
 800a858:	d101      	bne.n	800a85e <TIM_TI1_SetConfig+0x42>
 800a85a:	2301      	movs	r3, #1
 800a85c:	e000      	b.n	800a860 <TIM_TI1_SetConfig+0x44>
 800a85e:	2300      	movs	r3, #0
 800a860:	2b00      	cmp	r3, #0
 800a862:	d008      	beq.n	800a876 <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	f023 0303 	bic.w	r3, r3, #3
 800a86a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a86c:	697a      	ldr	r2, [r7, #20]
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	4313      	orrs	r3, r2
 800a872:	617b      	str	r3, [r7, #20]
 800a874:	e003      	b.n	800a87e <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	f043 0301 	orr.w	r3, r3, #1
 800a87c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a884:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	011b      	lsls	r3, r3, #4
 800a88a:	b2db      	uxtb	r3, r3
 800a88c:	697a      	ldr	r2, [r7, #20]
 800a88e:	4313      	orrs	r3, r2
 800a890:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a892:	693b      	ldr	r3, [r7, #16]
 800a894:	f023 030a 	bic.w	r3, r3, #10
 800a898:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	f003 030a 	and.w	r3, r3, #10
 800a8a0:	693a      	ldr	r2, [r7, #16]
 800a8a2:	4313      	orrs	r3, r2
 800a8a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	697a      	ldr	r2, [r7, #20]
 800a8aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	693a      	ldr	r2, [r7, #16]
 800a8b0:	621a      	str	r2, [r3, #32]
}
 800a8b2:	bf00      	nop
 800a8b4:	371c      	adds	r7, #28
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bc80      	pop	{r7}
 800a8ba:	4770      	bx	lr
 800a8bc:	40012c00 	.word	0x40012c00
 800a8c0:	40014000 	.word	0x40014000

0800a8c4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b087      	sub	sp, #28
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	60f8      	str	r0, [r7, #12]
 800a8cc:	60b9      	str	r1, [r7, #8]
 800a8ce:	607a      	str	r2, [r7, #4]
 800a8d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	6a1b      	ldr	r3, [r3, #32]
 800a8d6:	f023 0210 	bic.w	r2, r3, #16
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	699b      	ldr	r3, [r3, #24]
 800a8e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	6a1b      	ldr	r3, [r3, #32]
 800a8e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a8ea:	697b      	ldr	r3, [r7, #20]
 800a8ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a8f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	021b      	lsls	r3, r3, #8
 800a8f6:	697a      	ldr	r2, [r7, #20]
 800a8f8:	4313      	orrs	r3, r2
 800a8fa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a902:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	031b      	lsls	r3, r3, #12
 800a908:	b29b      	uxth	r3, r3
 800a90a:	697a      	ldr	r2, [r7, #20]
 800a90c:	4313      	orrs	r3, r2
 800a90e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a916:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	011b      	lsls	r3, r3, #4
 800a91c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a920:	693a      	ldr	r2, [r7, #16]
 800a922:	4313      	orrs	r3, r2
 800a924:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	697a      	ldr	r2, [r7, #20]
 800a92a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	693a      	ldr	r2, [r7, #16]
 800a930:	621a      	str	r2, [r3, #32]
}
 800a932:	bf00      	nop
 800a934:	371c      	adds	r7, #28
 800a936:	46bd      	mov	sp, r7
 800a938:	bc80      	pop	{r7}
 800a93a:	4770      	bx	lr

0800a93c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b087      	sub	sp, #28
 800a940:	af00      	add	r7, sp, #0
 800a942:	60f8      	str	r0, [r7, #12]
 800a944:	60b9      	str	r1, [r7, #8]
 800a946:	607a      	str	r2, [r7, #4]
 800a948:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	6a1b      	ldr	r3, [r3, #32]
 800a94e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	69db      	ldr	r3, [r3, #28]
 800a95a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	6a1b      	ldr	r3, [r3, #32]
 800a960:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a962:	697b      	ldr	r3, [r7, #20]
 800a964:	f023 0303 	bic.w	r3, r3, #3
 800a968:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a96a:	697a      	ldr	r2, [r7, #20]
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	4313      	orrs	r3, r2
 800a970:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a972:	697b      	ldr	r3, [r7, #20]
 800a974:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a978:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	011b      	lsls	r3, r3, #4
 800a97e:	b2db      	uxtb	r3, r3
 800a980:	697a      	ldr	r2, [r7, #20]
 800a982:	4313      	orrs	r3, r2
 800a984:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a986:	693b      	ldr	r3, [r7, #16]
 800a988:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800a98c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a98e:	68bb      	ldr	r3, [r7, #8]
 800a990:	021b      	lsls	r3, r3, #8
 800a992:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800a996:	693a      	ldr	r2, [r7, #16]
 800a998:	4313      	orrs	r3, r2
 800a99a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	697a      	ldr	r2, [r7, #20]
 800a9a0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	693a      	ldr	r2, [r7, #16]
 800a9a6:	621a      	str	r2, [r3, #32]
}
 800a9a8:	bf00      	nop
 800a9aa:	371c      	adds	r7, #28
 800a9ac:	46bd      	mov	sp, r7
 800a9ae:	bc80      	pop	{r7}
 800a9b0:	4770      	bx	lr

0800a9b2 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a9b2:	b480      	push	{r7}
 800a9b4:	b087      	sub	sp, #28
 800a9b6:	af00      	add	r7, sp, #0
 800a9b8:	60f8      	str	r0, [r7, #12]
 800a9ba:	60b9      	str	r1, [r7, #8]
 800a9bc:	607a      	str	r2, [r7, #4]
 800a9be:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	6a1b      	ldr	r3, [r3, #32]
 800a9c4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	69db      	ldr	r3, [r3, #28]
 800a9d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	6a1b      	ldr	r3, [r3, #32]
 800a9d6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a9de:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	021b      	lsls	r3, r3, #8
 800a9e4:	697a      	ldr	r2, [r7, #20]
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a9ea:	697b      	ldr	r3, [r7, #20]
 800a9ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a9f0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	031b      	lsls	r3, r3, #12
 800a9f6:	b29b      	uxth	r3, r3
 800a9f8:	697a      	ldr	r2, [r7, #20]
 800a9fa:	4313      	orrs	r3, r2
 800a9fc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800aa04:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	031b      	lsls	r3, r3, #12
 800aa0a:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800aa0e:	693a      	ldr	r2, [r7, #16]
 800aa10:	4313      	orrs	r3, r2
 800aa12:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	697a      	ldr	r2, [r7, #20]
 800aa18:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	693a      	ldr	r2, [r7, #16]
 800aa1e:	621a      	str	r2, [r3, #32]
}
 800aa20:	bf00      	nop
 800aa22:	371c      	adds	r7, #28
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bc80      	pop	{r7}
 800aa28:	4770      	bx	lr

0800aa2a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800aa2a:	b480      	push	{r7}
 800aa2c:	b087      	sub	sp, #28
 800aa2e:	af00      	add	r7, sp, #0
 800aa30:	60f8      	str	r0, [r7, #12]
 800aa32:	60b9      	str	r1, [r7, #8]
 800aa34:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	f003 031f 	and.w	r3, r3, #31
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	fa02 f303 	lsl.w	r3, r2, r3
 800aa42:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	6a1a      	ldr	r2, [r3, #32]
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	43db      	mvns	r3, r3
 800aa4c:	401a      	ands	r2, r3
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	6a1a      	ldr	r2, [r3, #32]
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	f003 031f 	and.w	r3, r3, #31
 800aa5c:	6879      	ldr	r1, [r7, #4]
 800aa5e:	fa01 f303 	lsl.w	r3, r1, r3
 800aa62:	431a      	orrs	r2, r3
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	621a      	str	r2, [r3, #32]
}
 800aa68:	bf00      	nop
 800aa6a:	371c      	adds	r7, #28
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bc80      	pop	{r7}
 800aa70:	4770      	bx	lr

0800aa72 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aa72:	b480      	push	{r7}
 800aa74:	b083      	sub	sp, #12
 800aa76:	af00      	add	r7, sp, #0
 800aa78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aa7a:	bf00      	nop
 800aa7c:	370c      	adds	r7, #12
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	bc80      	pop	{r7}
 800aa82:	4770      	bx	lr

0800aa84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aa84:	b480      	push	{r7}
 800aa86:	b083      	sub	sp, #12
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aa8c:	bf00      	nop
 800aa8e:	370c      	adds	r7, #12
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bc80      	pop	{r7}
 800aa94:	4770      	bx	lr

0800aa96 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800aa96:	b480      	push	{r7}
 800aa98:	b083      	sub	sp, #12
 800aa9a:	af00      	add	r7, sp, #0
 800aa9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800aa9e:	bf00      	nop
 800aaa0:	370c      	adds	r7, #12
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bc80      	pop	{r7}
 800aaa6:	4770      	bx	lr

0800aaa8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b082      	sub	sp, #8
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d101      	bne.n	800aaba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aab6:	2301      	movs	r3, #1
 800aab8:	e040      	b.n	800ab3c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d106      	bne.n	800aad0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2200      	movs	r2, #0
 800aac6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f7fa fd72 	bl	80055b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2224      	movs	r2, #36	; 0x24
 800aad4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	681a      	ldr	r2, [r3, #0]
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	f022 0201 	bic.w	r2, r2, #1
 800aae4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f000 f8c0 	bl	800ac6c <UART_SetConfig>
 800aaec:	4603      	mov	r3, r0
 800aaee:	2b01      	cmp	r3, #1
 800aaf0:	d101      	bne.n	800aaf6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	e022      	b.n	800ab3c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d002      	beq.n	800ab04 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f000 fae0 	bl	800b0c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	685a      	ldr	r2, [r3, #4]
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	689a      	ldr	r2, [r3, #8]
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	681a      	ldr	r2, [r3, #0]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f042 0201 	orr.w	r2, r2, #1
 800ab32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ab34:	6878      	ldr	r0, [r7, #4]
 800ab36:	f000 fb66 	bl	800b206 <UART_CheckIdleState>
 800ab3a:	4603      	mov	r3, r0
}
 800ab3c:	4618      	mov	r0, r3
 800ab3e:	3708      	adds	r7, #8
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}

0800ab44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b08a      	sub	sp, #40	; 0x28
 800ab48:	af02      	add	r7, sp, #8
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	60b9      	str	r1, [r7, #8]
 800ab4e:	603b      	str	r3, [r7, #0]
 800ab50:	4613      	mov	r3, r2
 800ab52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ab58:	2b20      	cmp	r3, #32
 800ab5a:	f040 8082 	bne.w	800ac62 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab5e:	68bb      	ldr	r3, [r7, #8]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d002      	beq.n	800ab6a <HAL_UART_Transmit+0x26>
 800ab64:	88fb      	ldrh	r3, [r7, #6]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d101      	bne.n	800ab6e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	e07a      	b.n	800ac64 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800ab74:	2b01      	cmp	r3, #1
 800ab76:	d101      	bne.n	800ab7c <HAL_UART_Transmit+0x38>
 800ab78:	2302      	movs	r3, #2
 800ab7a:	e073      	b.n	800ac64 <HAL_UART_Transmit+0x120>
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2201      	movs	r2, #1
 800ab80:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	2200      	movs	r2, #0
 800ab88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2221      	movs	r2, #33	; 0x21
 800ab90:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ab92:	f7fb f81d 	bl	8005bd0 <HAL_GetTick>
 800ab96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	88fa      	ldrh	r2, [r7, #6]
 800ab9c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	88fa      	ldrh	r2, [r7, #6]
 800aba4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	689b      	ldr	r3, [r3, #8]
 800abac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abb0:	d108      	bne.n	800abc4 <HAL_UART_Transmit+0x80>
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	691b      	ldr	r3, [r3, #16]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d104      	bne.n	800abc4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800abba:	2300      	movs	r3, #0
 800abbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	61bb      	str	r3, [r7, #24]
 800abc2:	e003      	b.n	800abcc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800abc8:	2300      	movs	r3, #0
 800abca:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2200      	movs	r2, #0
 800abd0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800abd4:	e02d      	b.n	800ac32 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	9300      	str	r3, [sp, #0]
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	2200      	movs	r2, #0
 800abde:	2180      	movs	r1, #128	; 0x80
 800abe0:	68f8      	ldr	r0, [r7, #12]
 800abe2:	f000 fb59 	bl	800b298 <UART_WaitOnFlagUntilTimeout>
 800abe6:	4603      	mov	r3, r0
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d001      	beq.n	800abf0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800abec:	2303      	movs	r3, #3
 800abee:	e039      	b.n	800ac64 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800abf0:	69fb      	ldr	r3, [r7, #28]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d10b      	bne.n	800ac0e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	881a      	ldrh	r2, [r3, #0]
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac02:	b292      	uxth	r2, r2
 800ac04:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	3302      	adds	r3, #2
 800ac0a:	61bb      	str	r3, [r7, #24]
 800ac0c:	e008      	b.n	800ac20 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ac0e:	69fb      	ldr	r3, [r7, #28]
 800ac10:	781a      	ldrb	r2, [r3, #0]
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	b292      	uxth	r2, r2
 800ac18:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800ac1a:	69fb      	ldr	r3, [r7, #28]
 800ac1c:	3301      	adds	r3, #1
 800ac1e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ac26:	b29b      	uxth	r3, r3
 800ac28:	3b01      	subs	r3, #1
 800ac2a:	b29a      	uxth	r2, r3
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ac38:	b29b      	uxth	r3, r3
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d1cb      	bne.n	800abd6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	9300      	str	r3, [sp, #0]
 800ac42:	697b      	ldr	r3, [r7, #20]
 800ac44:	2200      	movs	r2, #0
 800ac46:	2140      	movs	r1, #64	; 0x40
 800ac48:	68f8      	ldr	r0, [r7, #12]
 800ac4a:	f000 fb25 	bl	800b298 <UART_WaitOnFlagUntilTimeout>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d001      	beq.n	800ac58 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800ac54:	2303      	movs	r3, #3
 800ac56:	e005      	b.n	800ac64 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	2220      	movs	r2, #32
 800ac5c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	e000      	b.n	800ac64 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800ac62:	2302      	movs	r3, #2
  }
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3720      	adds	r7, #32
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}

0800ac6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ac6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ac70:	b08a      	sub	sp, #40	; 0x28
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ac76:	2300      	movs	r3, #0
 800ac78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	689a      	ldr	r2, [r3, #8]
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	691b      	ldr	r3, [r3, #16]
 800ac84:	431a      	orrs	r2, r3
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	695b      	ldr	r3, [r3, #20]
 800ac8a:	431a      	orrs	r2, r3
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	69db      	ldr	r3, [r3, #28]
 800ac90:	4313      	orrs	r3, r2
 800ac92:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	681a      	ldr	r2, [r3, #0]
 800ac9a:	4bb4      	ldr	r3, [pc, #720]	; (800af6c <UART_SetConfig+0x300>)
 800ac9c:	4013      	ands	r3, r2
 800ac9e:	68fa      	ldr	r2, [r7, #12]
 800aca0:	6812      	ldr	r2, [r2, #0]
 800aca2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aca4:	430b      	orrs	r3, r1
 800aca6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	685b      	ldr	r3, [r3, #4]
 800acae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	68da      	ldr	r2, [r3, #12]
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	430a      	orrs	r2, r1
 800acbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	699b      	ldr	r3, [r3, #24]
 800acc2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	4aa9      	ldr	r2, [pc, #676]	; (800af70 <UART_SetConfig+0x304>)
 800acca:	4293      	cmp	r3, r2
 800accc:	d004      	beq.n	800acd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	6a1b      	ldr	r3, [r3, #32]
 800acd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acd4:	4313      	orrs	r3, r2
 800acd6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	689b      	ldr	r3, [r3, #8]
 800acde:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ace8:	430a      	orrs	r2, r1
 800acea:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	4aa0      	ldr	r2, [pc, #640]	; (800af74 <UART_SetConfig+0x308>)
 800acf2:	4293      	cmp	r3, r2
 800acf4:	d126      	bne.n	800ad44 <UART_SetConfig+0xd8>
 800acf6:	4ba0      	ldr	r3, [pc, #640]	; (800af78 <UART_SetConfig+0x30c>)
 800acf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acfc:	f003 0303 	and.w	r3, r3, #3
 800ad00:	2b03      	cmp	r3, #3
 800ad02:	d81b      	bhi.n	800ad3c <UART_SetConfig+0xd0>
 800ad04:	a201      	add	r2, pc, #4	; (adr r2, 800ad0c <UART_SetConfig+0xa0>)
 800ad06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad0a:	bf00      	nop
 800ad0c:	0800ad1d 	.word	0x0800ad1d
 800ad10:	0800ad2d 	.word	0x0800ad2d
 800ad14:	0800ad25 	.word	0x0800ad25
 800ad18:	0800ad35 	.word	0x0800ad35
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ad22:	e080      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ad24:	2302      	movs	r3, #2
 800ad26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ad2a:	e07c      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ad2c:	2304      	movs	r3, #4
 800ad2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ad32:	e078      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ad34:	2308      	movs	r3, #8
 800ad36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ad3a:	e074      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ad3c:	2310      	movs	r3, #16
 800ad3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ad42:	e070      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4a8c      	ldr	r2, [pc, #560]	; (800af7c <UART_SetConfig+0x310>)
 800ad4a:	4293      	cmp	r3, r2
 800ad4c:	d138      	bne.n	800adc0 <UART_SetConfig+0x154>
 800ad4e:	4b8a      	ldr	r3, [pc, #552]	; (800af78 <UART_SetConfig+0x30c>)
 800ad50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad54:	f003 030c 	and.w	r3, r3, #12
 800ad58:	2b0c      	cmp	r3, #12
 800ad5a:	d82d      	bhi.n	800adb8 <UART_SetConfig+0x14c>
 800ad5c:	a201      	add	r2, pc, #4	; (adr r2, 800ad64 <UART_SetConfig+0xf8>)
 800ad5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad62:	bf00      	nop
 800ad64:	0800ad99 	.word	0x0800ad99
 800ad68:	0800adb9 	.word	0x0800adb9
 800ad6c:	0800adb9 	.word	0x0800adb9
 800ad70:	0800adb9 	.word	0x0800adb9
 800ad74:	0800ada9 	.word	0x0800ada9
 800ad78:	0800adb9 	.word	0x0800adb9
 800ad7c:	0800adb9 	.word	0x0800adb9
 800ad80:	0800adb9 	.word	0x0800adb9
 800ad84:	0800ada1 	.word	0x0800ada1
 800ad88:	0800adb9 	.word	0x0800adb9
 800ad8c:	0800adb9 	.word	0x0800adb9
 800ad90:	0800adb9 	.word	0x0800adb9
 800ad94:	0800adb1 	.word	0x0800adb1
 800ad98:	2300      	movs	r3, #0
 800ad9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ad9e:	e042      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ada0:	2302      	movs	r3, #2
 800ada2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ada6:	e03e      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ada8:	2304      	movs	r3, #4
 800adaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800adae:	e03a      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800adb0:	2308      	movs	r3, #8
 800adb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800adb6:	e036      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800adb8:	2310      	movs	r3, #16
 800adba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800adbe:	e032      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	4a6a      	ldr	r2, [pc, #424]	; (800af70 <UART_SetConfig+0x304>)
 800adc6:	4293      	cmp	r3, r2
 800adc8:	d12a      	bne.n	800ae20 <UART_SetConfig+0x1b4>
 800adca:	4b6b      	ldr	r3, [pc, #428]	; (800af78 <UART_SetConfig+0x30c>)
 800adcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800add0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800add4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800add8:	d01a      	beq.n	800ae10 <UART_SetConfig+0x1a4>
 800adda:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800adde:	d81b      	bhi.n	800ae18 <UART_SetConfig+0x1ac>
 800ade0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ade4:	d00c      	beq.n	800ae00 <UART_SetConfig+0x194>
 800ade6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800adea:	d815      	bhi.n	800ae18 <UART_SetConfig+0x1ac>
 800adec:	2b00      	cmp	r3, #0
 800adee:	d003      	beq.n	800adf8 <UART_SetConfig+0x18c>
 800adf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800adf4:	d008      	beq.n	800ae08 <UART_SetConfig+0x19c>
 800adf6:	e00f      	b.n	800ae18 <UART_SetConfig+0x1ac>
 800adf8:	2300      	movs	r3, #0
 800adfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800adfe:	e012      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ae00:	2302      	movs	r3, #2
 800ae02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ae06:	e00e      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ae08:	2304      	movs	r3, #4
 800ae0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ae0e:	e00a      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ae10:	2308      	movs	r3, #8
 800ae12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ae16:	e006      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ae18:	2310      	movs	r3, #16
 800ae1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ae1e:	e002      	b.n	800ae26 <UART_SetConfig+0x1ba>
 800ae20:	2310      	movs	r3, #16
 800ae22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	4a51      	ldr	r2, [pc, #324]	; (800af70 <UART_SetConfig+0x304>)
 800ae2c:	4293      	cmp	r3, r2
 800ae2e:	d17a      	bne.n	800af26 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ae30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ae34:	2b08      	cmp	r3, #8
 800ae36:	d824      	bhi.n	800ae82 <UART_SetConfig+0x216>
 800ae38:	a201      	add	r2, pc, #4	; (adr r2, 800ae40 <UART_SetConfig+0x1d4>)
 800ae3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae3e:	bf00      	nop
 800ae40:	0800ae65 	.word	0x0800ae65
 800ae44:	0800ae83 	.word	0x0800ae83
 800ae48:	0800ae6d 	.word	0x0800ae6d
 800ae4c:	0800ae83 	.word	0x0800ae83
 800ae50:	0800ae73 	.word	0x0800ae73
 800ae54:	0800ae83 	.word	0x0800ae83
 800ae58:	0800ae83 	.word	0x0800ae83
 800ae5c:	0800ae83 	.word	0x0800ae83
 800ae60:	0800ae7b 	.word	0x0800ae7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae64:	f7fc ff06 	bl	8007c74 <HAL_RCC_GetPCLK1Freq>
 800ae68:	61f8      	str	r0, [r7, #28]
        break;
 800ae6a:	e010      	b.n	800ae8e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ae6c:	4b44      	ldr	r3, [pc, #272]	; (800af80 <UART_SetConfig+0x314>)
 800ae6e:	61fb      	str	r3, [r7, #28]
        break;
 800ae70:	e00d      	b.n	800ae8e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ae72:	f7fc fe6b 	bl	8007b4c <HAL_RCC_GetSysClockFreq>
 800ae76:	61f8      	str	r0, [r7, #28]
        break;
 800ae78:	e009      	b.n	800ae8e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ae7e:	61fb      	str	r3, [r7, #28]
        break;
 800ae80:	e005      	b.n	800ae8e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800ae82:	2300      	movs	r3, #0
 800ae84:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ae86:	2301      	movs	r3, #1
 800ae88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ae8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	f000 8107 	beq.w	800b0a4 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	685a      	ldr	r2, [r3, #4]
 800ae9a:	4613      	mov	r3, r2
 800ae9c:	005b      	lsls	r3, r3, #1
 800ae9e:	4413      	add	r3, r2
 800aea0:	69fa      	ldr	r2, [r7, #28]
 800aea2:	429a      	cmp	r2, r3
 800aea4:	d305      	bcc.n	800aeb2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800aeac:	69fa      	ldr	r2, [r7, #28]
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	d903      	bls.n	800aeba <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800aeb8:	e0f4      	b.n	800b0a4 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800aeba:	69fb      	ldr	r3, [r7, #28]
 800aebc:	2200      	movs	r2, #0
 800aebe:	461c      	mov	r4, r3
 800aec0:	4615      	mov	r5, r2
 800aec2:	f04f 0200 	mov.w	r2, #0
 800aec6:	f04f 0300 	mov.w	r3, #0
 800aeca:	022b      	lsls	r3, r5, #8
 800aecc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800aed0:	0222      	lsls	r2, r4, #8
 800aed2:	68f9      	ldr	r1, [r7, #12]
 800aed4:	6849      	ldr	r1, [r1, #4]
 800aed6:	0849      	lsrs	r1, r1, #1
 800aed8:	2000      	movs	r0, #0
 800aeda:	4688      	mov	r8, r1
 800aedc:	4681      	mov	r9, r0
 800aede:	eb12 0a08 	adds.w	sl, r2, r8
 800aee2:	eb43 0b09 	adc.w	fp, r3, r9
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	685b      	ldr	r3, [r3, #4]
 800aeea:	2200      	movs	r2, #0
 800aeec:	603b      	str	r3, [r7, #0]
 800aeee:	607a      	str	r2, [r7, #4]
 800aef0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aef4:	4650      	mov	r0, sl
 800aef6:	4659      	mov	r1, fp
 800aef8:	f7f5 f9c2 	bl	8000280 <__aeabi_uldivmod>
 800aefc:	4602      	mov	r2, r0
 800aefe:	460b      	mov	r3, r1
 800af00:	4613      	mov	r3, r2
 800af02:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800af04:	69bb      	ldr	r3, [r7, #24]
 800af06:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800af0a:	d308      	bcc.n	800af1e <UART_SetConfig+0x2b2>
 800af0c:	69bb      	ldr	r3, [r7, #24]
 800af0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800af12:	d204      	bcs.n	800af1e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	69ba      	ldr	r2, [r7, #24]
 800af1a:	60da      	str	r2, [r3, #12]
 800af1c:	e0c2      	b.n	800b0a4 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800af1e:	2301      	movs	r3, #1
 800af20:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800af24:	e0be      	b.n	800b0a4 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	69db      	ldr	r3, [r3, #28]
 800af2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af2e:	d16a      	bne.n	800b006 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800af30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800af34:	2b08      	cmp	r3, #8
 800af36:	d834      	bhi.n	800afa2 <UART_SetConfig+0x336>
 800af38:	a201      	add	r2, pc, #4	; (adr r2, 800af40 <UART_SetConfig+0x2d4>)
 800af3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af3e:	bf00      	nop
 800af40:	0800af65 	.word	0x0800af65
 800af44:	0800af85 	.word	0x0800af85
 800af48:	0800af8d 	.word	0x0800af8d
 800af4c:	0800afa3 	.word	0x0800afa3
 800af50:	0800af93 	.word	0x0800af93
 800af54:	0800afa3 	.word	0x0800afa3
 800af58:	0800afa3 	.word	0x0800afa3
 800af5c:	0800afa3 	.word	0x0800afa3
 800af60:	0800af9b 	.word	0x0800af9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af64:	f7fc fe86 	bl	8007c74 <HAL_RCC_GetPCLK1Freq>
 800af68:	61f8      	str	r0, [r7, #28]
        break;
 800af6a:	e020      	b.n	800afae <UART_SetConfig+0x342>
 800af6c:	efff69f3 	.word	0xefff69f3
 800af70:	40008000 	.word	0x40008000
 800af74:	40013800 	.word	0x40013800
 800af78:	40021000 	.word	0x40021000
 800af7c:	40004400 	.word	0x40004400
 800af80:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800af84:	f7fc fe8c 	bl	8007ca0 <HAL_RCC_GetPCLK2Freq>
 800af88:	61f8      	str	r0, [r7, #28]
        break;
 800af8a:	e010      	b.n	800afae <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800af8c:	4b4c      	ldr	r3, [pc, #304]	; (800b0c0 <UART_SetConfig+0x454>)
 800af8e:	61fb      	str	r3, [r7, #28]
        break;
 800af90:	e00d      	b.n	800afae <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800af92:	f7fc fddb 	bl	8007b4c <HAL_RCC_GetSysClockFreq>
 800af96:	61f8      	str	r0, [r7, #28]
        break;
 800af98:	e009      	b.n	800afae <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800af9e:	61fb      	str	r3, [r7, #28]
        break;
 800afa0:	e005      	b.n	800afae <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800afa2:	2300      	movs	r3, #0
 800afa4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800afa6:	2301      	movs	r3, #1
 800afa8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800afac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800afae:	69fb      	ldr	r3, [r7, #28]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d077      	beq.n	800b0a4 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800afb4:	69fb      	ldr	r3, [r7, #28]
 800afb6:	005a      	lsls	r2, r3, #1
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	685b      	ldr	r3, [r3, #4]
 800afbc:	085b      	lsrs	r3, r3, #1
 800afbe:	441a      	add	r2, r3
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	685b      	ldr	r3, [r3, #4]
 800afc4:	fbb2 f3f3 	udiv	r3, r2, r3
 800afc8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800afca:	69bb      	ldr	r3, [r7, #24]
 800afcc:	2b0f      	cmp	r3, #15
 800afce:	d916      	bls.n	800affe <UART_SetConfig+0x392>
 800afd0:	69bb      	ldr	r3, [r7, #24]
 800afd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800afd6:	d212      	bcs.n	800affe <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800afd8:	69bb      	ldr	r3, [r7, #24]
 800afda:	b29b      	uxth	r3, r3
 800afdc:	f023 030f 	bic.w	r3, r3, #15
 800afe0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800afe2:	69bb      	ldr	r3, [r7, #24]
 800afe4:	085b      	lsrs	r3, r3, #1
 800afe6:	b29b      	uxth	r3, r3
 800afe8:	f003 0307 	and.w	r3, r3, #7
 800afec:	b29a      	uxth	r2, r3
 800afee:	8afb      	ldrh	r3, [r7, #22]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	8afa      	ldrh	r2, [r7, #22]
 800affa:	60da      	str	r2, [r3, #12]
 800affc:	e052      	b.n	800b0a4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800affe:	2301      	movs	r3, #1
 800b000:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800b004:	e04e      	b.n	800b0a4 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b006:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b00a:	2b08      	cmp	r3, #8
 800b00c:	d827      	bhi.n	800b05e <UART_SetConfig+0x3f2>
 800b00e:	a201      	add	r2, pc, #4	; (adr r2, 800b014 <UART_SetConfig+0x3a8>)
 800b010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b014:	0800b039 	.word	0x0800b039
 800b018:	0800b041 	.word	0x0800b041
 800b01c:	0800b049 	.word	0x0800b049
 800b020:	0800b05f 	.word	0x0800b05f
 800b024:	0800b04f 	.word	0x0800b04f
 800b028:	0800b05f 	.word	0x0800b05f
 800b02c:	0800b05f 	.word	0x0800b05f
 800b030:	0800b05f 	.word	0x0800b05f
 800b034:	0800b057 	.word	0x0800b057
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b038:	f7fc fe1c 	bl	8007c74 <HAL_RCC_GetPCLK1Freq>
 800b03c:	61f8      	str	r0, [r7, #28]
        break;
 800b03e:	e014      	b.n	800b06a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b040:	f7fc fe2e 	bl	8007ca0 <HAL_RCC_GetPCLK2Freq>
 800b044:	61f8      	str	r0, [r7, #28]
        break;
 800b046:	e010      	b.n	800b06a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b048:	4b1d      	ldr	r3, [pc, #116]	; (800b0c0 <UART_SetConfig+0x454>)
 800b04a:	61fb      	str	r3, [r7, #28]
        break;
 800b04c:	e00d      	b.n	800b06a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b04e:	f7fc fd7d 	bl	8007b4c <HAL_RCC_GetSysClockFreq>
 800b052:	61f8      	str	r0, [r7, #28]
        break;
 800b054:	e009      	b.n	800b06a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b056:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b05a:	61fb      	str	r3, [r7, #28]
        break;
 800b05c:	e005      	b.n	800b06a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800b05e:	2300      	movs	r3, #0
 800b060:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800b062:	2301      	movs	r3, #1
 800b064:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800b068:	bf00      	nop
    }

    if (pclk != 0U)
 800b06a:	69fb      	ldr	r3, [r7, #28]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d019      	beq.n	800b0a4 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	685b      	ldr	r3, [r3, #4]
 800b074:	085a      	lsrs	r2, r3, #1
 800b076:	69fb      	ldr	r3, [r7, #28]
 800b078:	441a      	add	r2, r3
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	685b      	ldr	r3, [r3, #4]
 800b07e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b082:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b084:	69bb      	ldr	r3, [r7, #24]
 800b086:	2b0f      	cmp	r3, #15
 800b088:	d909      	bls.n	800b09e <UART_SetConfig+0x432>
 800b08a:	69bb      	ldr	r3, [r7, #24]
 800b08c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b090:	d205      	bcs.n	800b09e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b092:	69bb      	ldr	r3, [r7, #24]
 800b094:	b29a      	uxth	r2, r3
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	60da      	str	r2, [r3, #12]
 800b09c:	e002      	b.n	800b0a4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800b09e:	2301      	movs	r3, #1
 800b0a0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800b0b0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3728      	adds	r7, #40	; 0x28
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b0be:	bf00      	nop
 800b0c0:	00f42400 	.word	0x00f42400

0800b0c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b083      	sub	sp, #12
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0d0:	f003 0301 	and.w	r3, r3, #1
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d00a      	beq.n	800b0ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	685b      	ldr	r3, [r3, #4]
 800b0de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	430a      	orrs	r2, r1
 800b0ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0f2:	f003 0302 	and.w	r3, r3, #2
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d00a      	beq.n	800b110 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	685b      	ldr	r3, [r3, #4]
 800b100:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	430a      	orrs	r2, r1
 800b10e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b114:	f003 0304 	and.w	r3, r3, #4
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d00a      	beq.n	800b132 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	685b      	ldr	r3, [r3, #4]
 800b122:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	430a      	orrs	r2, r1
 800b130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b136:	f003 0308 	and.w	r3, r3, #8
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d00a      	beq.n	800b154 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	685b      	ldr	r3, [r3, #4]
 800b144:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	430a      	orrs	r2, r1
 800b152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b158:	f003 0310 	and.w	r3, r3, #16
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d00a      	beq.n	800b176 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	689b      	ldr	r3, [r3, #8]
 800b166:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	430a      	orrs	r2, r1
 800b174:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b17a:	f003 0320 	and.w	r3, r3, #32
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d00a      	beq.n	800b198 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	689b      	ldr	r3, [r3, #8]
 800b188:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	430a      	orrs	r2, r1
 800b196:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b19c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d01a      	beq.n	800b1da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	685b      	ldr	r3, [r3, #4]
 800b1aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	430a      	orrs	r2, r1
 800b1b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b1c2:	d10a      	bne.n	800b1da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	430a      	orrs	r2, r1
 800b1d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d00a      	beq.n	800b1fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	685b      	ldr	r3, [r3, #4]
 800b1ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	430a      	orrs	r2, r1
 800b1fa:	605a      	str	r2, [r3, #4]
  }
}
 800b1fc:	bf00      	nop
 800b1fe:	370c      	adds	r7, #12
 800b200:	46bd      	mov	sp, r7
 800b202:	bc80      	pop	{r7}
 800b204:	4770      	bx	lr

0800b206 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b206:	b580      	push	{r7, lr}
 800b208:	b086      	sub	sp, #24
 800b20a:	af02      	add	r7, sp, #8
 800b20c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2200      	movs	r2, #0
 800b212:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b216:	f7fa fcdb 	bl	8005bd0 <HAL_GetTick>
 800b21a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f003 0308 	and.w	r3, r3, #8
 800b226:	2b08      	cmp	r3, #8
 800b228:	d10e      	bne.n	800b248 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b22a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b22e:	9300      	str	r3, [sp, #0]
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2200      	movs	r2, #0
 800b234:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b238:	6878      	ldr	r0, [r7, #4]
 800b23a:	f000 f82d 	bl	800b298 <UART_WaitOnFlagUntilTimeout>
 800b23e:	4603      	mov	r3, r0
 800b240:	2b00      	cmp	r3, #0
 800b242:	d001      	beq.n	800b248 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b244:	2303      	movs	r3, #3
 800b246:	e023      	b.n	800b290 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f003 0304 	and.w	r3, r3, #4
 800b252:	2b04      	cmp	r3, #4
 800b254:	d10e      	bne.n	800b274 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b256:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b25a:	9300      	str	r3, [sp, #0]
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	2200      	movs	r2, #0
 800b260:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f000 f817 	bl	800b298 <UART_WaitOnFlagUntilTimeout>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d001      	beq.n	800b274 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b270:	2303      	movs	r3, #3
 800b272:	e00d      	b.n	800b290 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2220      	movs	r2, #32
 800b278:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2220      	movs	r2, #32
 800b27e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2200      	movs	r2, #0
 800b284:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2200      	movs	r2, #0
 800b28a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800b28e:	2300      	movs	r3, #0
}
 800b290:	4618      	mov	r0, r3
 800b292:	3710      	adds	r7, #16
 800b294:	46bd      	mov	sp, r7
 800b296:	bd80      	pop	{r7, pc}

0800b298 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b09c      	sub	sp, #112	; 0x70
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	60f8      	str	r0, [r7, #12]
 800b2a0:	60b9      	str	r1, [r7, #8]
 800b2a2:	603b      	str	r3, [r7, #0]
 800b2a4:	4613      	mov	r3, r2
 800b2a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b2a8:	e0a5      	b.n	800b3f6 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b2aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2b0:	f000 80a1 	beq.w	800b3f6 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b2b4:	f7fa fc8c 	bl	8005bd0 <HAL_GetTick>
 800b2b8:	4602      	mov	r2, r0
 800b2ba:	683b      	ldr	r3, [r7, #0]
 800b2bc:	1ad3      	subs	r3, r2, r3
 800b2be:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b2c0:	429a      	cmp	r2, r3
 800b2c2:	d302      	bcc.n	800b2ca <UART_WaitOnFlagUntilTimeout+0x32>
 800b2c4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d13e      	bne.n	800b348 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b2d2:	e853 3f00 	ldrex	r3, [r3]
 800b2d6:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b2d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b2da:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b2de:	667b      	str	r3, [r7, #100]	; 0x64
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	461a      	mov	r2, r3
 800b2e6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b2e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b2ea:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2ec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b2ee:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b2f0:	e841 2300 	strex	r3, r2, [r1]
 800b2f4:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b2f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d1e6      	bne.n	800b2ca <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	3308      	adds	r3, #8
 800b302:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b304:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b306:	e853 3f00 	ldrex	r3, [r3]
 800b30a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b30c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b30e:	f023 0301 	bic.w	r3, r3, #1
 800b312:	663b      	str	r3, [r7, #96]	; 0x60
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	3308      	adds	r3, #8
 800b31a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b31c:	64ba      	str	r2, [r7, #72]	; 0x48
 800b31e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b320:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b322:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b324:	e841 2300 	strex	r3, r2, [r1]
 800b328:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b32a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d1e5      	bne.n	800b2fc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	2220      	movs	r2, #32
 800b334:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	2220      	movs	r2, #32
 800b33a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	2200      	movs	r2, #0
 800b340:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800b344:	2303      	movs	r3, #3
 800b346:	e067      	b.n	800b418 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	f003 0304 	and.w	r3, r3, #4
 800b352:	2b00      	cmp	r3, #0
 800b354:	d04f      	beq.n	800b3f6 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	69db      	ldr	r3, [r3, #28]
 800b35c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b360:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b364:	d147      	bne.n	800b3f6 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b36e:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b378:	e853 3f00 	ldrex	r3, [r3]
 800b37c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b37e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b380:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b384:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	461a      	mov	r2, r3
 800b38c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b38e:	637b      	str	r3, [r7, #52]	; 0x34
 800b390:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b392:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b394:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b396:	e841 2300 	strex	r3, r2, [r1]
 800b39a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b39c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d1e6      	bne.n	800b370 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	3308      	adds	r3, #8
 800b3a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3aa:	697b      	ldr	r3, [r7, #20]
 800b3ac:	e853 3f00 	ldrex	r3, [r3]
 800b3b0:	613b      	str	r3, [r7, #16]
   return(result);
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	f023 0301 	bic.w	r3, r3, #1
 800b3b8:	66bb      	str	r3, [r7, #104]	; 0x68
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	3308      	adds	r3, #8
 800b3c0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b3c2:	623a      	str	r2, [r7, #32]
 800b3c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3c6:	69f9      	ldr	r1, [r7, #28]
 800b3c8:	6a3a      	ldr	r2, [r7, #32]
 800b3ca:	e841 2300 	strex	r3, r2, [r1]
 800b3ce:	61bb      	str	r3, [r7, #24]
   return(result);
 800b3d0:	69bb      	ldr	r3, [r7, #24]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d1e5      	bne.n	800b3a2 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	2220      	movs	r2, #32
 800b3da:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	2220      	movs	r2, #32
 800b3e0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	2220      	movs	r2, #32
 800b3e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800b3f2:	2303      	movs	r3, #3
 800b3f4:	e010      	b.n	800b418 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	69da      	ldr	r2, [r3, #28]
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	4013      	ands	r3, r2
 800b400:	68ba      	ldr	r2, [r7, #8]
 800b402:	429a      	cmp	r2, r3
 800b404:	bf0c      	ite	eq
 800b406:	2301      	moveq	r3, #1
 800b408:	2300      	movne	r3, #0
 800b40a:	b2db      	uxtb	r3, r3
 800b40c:	461a      	mov	r2, r3
 800b40e:	79fb      	ldrb	r3, [r7, #7]
 800b410:	429a      	cmp	r2, r3
 800b412:	f43f af4a 	beq.w	800b2aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b416:	2300      	movs	r3, #0
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3770      	adds	r7, #112	; 0x70
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bd80      	pop	{r7, pc}

0800b420 <__errno>:
 800b420:	4b01      	ldr	r3, [pc, #4]	; (800b428 <__errno+0x8>)
 800b422:	6818      	ldr	r0, [r3, #0]
 800b424:	4770      	bx	lr
 800b426:	bf00      	nop
 800b428:	200003d8 	.word	0x200003d8

0800b42c <__libc_init_array>:
 800b42c:	b570      	push	{r4, r5, r6, lr}
 800b42e:	4d0d      	ldr	r5, [pc, #52]	; (800b464 <__libc_init_array+0x38>)
 800b430:	4c0d      	ldr	r4, [pc, #52]	; (800b468 <__libc_init_array+0x3c>)
 800b432:	1b64      	subs	r4, r4, r5
 800b434:	10a4      	asrs	r4, r4, #2
 800b436:	2600      	movs	r6, #0
 800b438:	42a6      	cmp	r6, r4
 800b43a:	d109      	bne.n	800b450 <__libc_init_array+0x24>
 800b43c:	4d0b      	ldr	r5, [pc, #44]	; (800b46c <__libc_init_array+0x40>)
 800b43e:	4c0c      	ldr	r4, [pc, #48]	; (800b470 <__libc_init_array+0x44>)
 800b440:	f000 fd02 	bl	800be48 <_init>
 800b444:	1b64      	subs	r4, r4, r5
 800b446:	10a4      	asrs	r4, r4, #2
 800b448:	2600      	movs	r6, #0
 800b44a:	42a6      	cmp	r6, r4
 800b44c:	d105      	bne.n	800b45a <__libc_init_array+0x2e>
 800b44e:	bd70      	pop	{r4, r5, r6, pc}
 800b450:	f855 3b04 	ldr.w	r3, [r5], #4
 800b454:	4798      	blx	r3
 800b456:	3601      	adds	r6, #1
 800b458:	e7ee      	b.n	800b438 <__libc_init_array+0xc>
 800b45a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b45e:	4798      	blx	r3
 800b460:	3601      	adds	r6, #1
 800b462:	e7f2      	b.n	800b44a <__libc_init_array+0x1e>
 800b464:	0800c264 	.word	0x0800c264
 800b468:	0800c264 	.word	0x0800c264
 800b46c:	0800c264 	.word	0x0800c264
 800b470:	0800c268 	.word	0x0800c268

0800b474 <__itoa>:
 800b474:	1e93      	subs	r3, r2, #2
 800b476:	2b22      	cmp	r3, #34	; 0x22
 800b478:	b510      	push	{r4, lr}
 800b47a:	460c      	mov	r4, r1
 800b47c:	d904      	bls.n	800b488 <__itoa+0x14>
 800b47e:	2300      	movs	r3, #0
 800b480:	700b      	strb	r3, [r1, #0]
 800b482:	461c      	mov	r4, r3
 800b484:	4620      	mov	r0, r4
 800b486:	bd10      	pop	{r4, pc}
 800b488:	2a0a      	cmp	r2, #10
 800b48a:	d109      	bne.n	800b4a0 <__itoa+0x2c>
 800b48c:	2800      	cmp	r0, #0
 800b48e:	da07      	bge.n	800b4a0 <__itoa+0x2c>
 800b490:	232d      	movs	r3, #45	; 0x2d
 800b492:	700b      	strb	r3, [r1, #0]
 800b494:	4240      	negs	r0, r0
 800b496:	2101      	movs	r1, #1
 800b498:	4421      	add	r1, r4
 800b49a:	f000 f80d 	bl	800b4b8 <__utoa>
 800b49e:	e7f1      	b.n	800b484 <__itoa+0x10>
 800b4a0:	2100      	movs	r1, #0
 800b4a2:	e7f9      	b.n	800b498 <__itoa+0x24>

0800b4a4 <itoa>:
 800b4a4:	f7ff bfe6 	b.w	800b474 <__itoa>

0800b4a8 <memset>:
 800b4a8:	4402      	add	r2, r0
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	4293      	cmp	r3, r2
 800b4ae:	d100      	bne.n	800b4b2 <memset+0xa>
 800b4b0:	4770      	bx	lr
 800b4b2:	f803 1b01 	strb.w	r1, [r3], #1
 800b4b6:	e7f9      	b.n	800b4ac <memset+0x4>

0800b4b8 <__utoa>:
 800b4b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4ba:	4c1f      	ldr	r4, [pc, #124]	; (800b538 <__utoa+0x80>)
 800b4bc:	b08b      	sub	sp, #44	; 0x2c
 800b4be:	4605      	mov	r5, r0
 800b4c0:	460b      	mov	r3, r1
 800b4c2:	466e      	mov	r6, sp
 800b4c4:	f104 0c20 	add.w	ip, r4, #32
 800b4c8:	6820      	ldr	r0, [r4, #0]
 800b4ca:	6861      	ldr	r1, [r4, #4]
 800b4cc:	4637      	mov	r7, r6
 800b4ce:	c703      	stmia	r7!, {r0, r1}
 800b4d0:	3408      	adds	r4, #8
 800b4d2:	4564      	cmp	r4, ip
 800b4d4:	463e      	mov	r6, r7
 800b4d6:	d1f7      	bne.n	800b4c8 <__utoa+0x10>
 800b4d8:	7921      	ldrb	r1, [r4, #4]
 800b4da:	7139      	strb	r1, [r7, #4]
 800b4dc:	1e91      	subs	r1, r2, #2
 800b4de:	6820      	ldr	r0, [r4, #0]
 800b4e0:	6038      	str	r0, [r7, #0]
 800b4e2:	2922      	cmp	r1, #34	; 0x22
 800b4e4:	f04f 0100 	mov.w	r1, #0
 800b4e8:	d904      	bls.n	800b4f4 <__utoa+0x3c>
 800b4ea:	7019      	strb	r1, [r3, #0]
 800b4ec:	460b      	mov	r3, r1
 800b4ee:	4618      	mov	r0, r3
 800b4f0:	b00b      	add	sp, #44	; 0x2c
 800b4f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b4f4:	1e58      	subs	r0, r3, #1
 800b4f6:	4684      	mov	ip, r0
 800b4f8:	fbb5 f7f2 	udiv	r7, r5, r2
 800b4fc:	fb02 5617 	mls	r6, r2, r7, r5
 800b500:	3628      	adds	r6, #40	; 0x28
 800b502:	446e      	add	r6, sp
 800b504:	460c      	mov	r4, r1
 800b506:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800b50a:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800b50e:	462e      	mov	r6, r5
 800b510:	42b2      	cmp	r2, r6
 800b512:	f101 0101 	add.w	r1, r1, #1
 800b516:	463d      	mov	r5, r7
 800b518:	d9ee      	bls.n	800b4f8 <__utoa+0x40>
 800b51a:	2200      	movs	r2, #0
 800b51c:	545a      	strb	r2, [r3, r1]
 800b51e:	1919      	adds	r1, r3, r4
 800b520:	1aa5      	subs	r5, r4, r2
 800b522:	42aa      	cmp	r2, r5
 800b524:	dae3      	bge.n	800b4ee <__utoa+0x36>
 800b526:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800b52a:	780e      	ldrb	r6, [r1, #0]
 800b52c:	7006      	strb	r6, [r0, #0]
 800b52e:	3201      	adds	r2, #1
 800b530:	f801 5901 	strb.w	r5, [r1], #-1
 800b534:	e7f4      	b.n	800b520 <__utoa+0x68>
 800b536:	bf00      	nop
 800b538:	0800c201 	.word	0x0800c201

0800b53c <_vsniprintf_r>:
 800b53c:	b530      	push	{r4, r5, lr}
 800b53e:	4614      	mov	r4, r2
 800b540:	2c00      	cmp	r4, #0
 800b542:	b09b      	sub	sp, #108	; 0x6c
 800b544:	4605      	mov	r5, r0
 800b546:	461a      	mov	r2, r3
 800b548:	da05      	bge.n	800b556 <_vsniprintf_r+0x1a>
 800b54a:	238b      	movs	r3, #139	; 0x8b
 800b54c:	6003      	str	r3, [r0, #0]
 800b54e:	f04f 30ff 	mov.w	r0, #4294967295
 800b552:	b01b      	add	sp, #108	; 0x6c
 800b554:	bd30      	pop	{r4, r5, pc}
 800b556:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b55a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b55e:	bf14      	ite	ne
 800b560:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b564:	4623      	moveq	r3, r4
 800b566:	9302      	str	r3, [sp, #8]
 800b568:	9305      	str	r3, [sp, #20]
 800b56a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b56e:	9100      	str	r1, [sp, #0]
 800b570:	9104      	str	r1, [sp, #16]
 800b572:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b576:	4669      	mov	r1, sp
 800b578:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b57a:	f000 f875 	bl	800b668 <_svfiprintf_r>
 800b57e:	1c43      	adds	r3, r0, #1
 800b580:	bfbc      	itt	lt
 800b582:	238b      	movlt	r3, #139	; 0x8b
 800b584:	602b      	strlt	r3, [r5, #0]
 800b586:	2c00      	cmp	r4, #0
 800b588:	d0e3      	beq.n	800b552 <_vsniprintf_r+0x16>
 800b58a:	9b00      	ldr	r3, [sp, #0]
 800b58c:	2200      	movs	r2, #0
 800b58e:	701a      	strb	r2, [r3, #0]
 800b590:	e7df      	b.n	800b552 <_vsniprintf_r+0x16>
	...

0800b594 <vsniprintf>:
 800b594:	b507      	push	{r0, r1, r2, lr}
 800b596:	9300      	str	r3, [sp, #0]
 800b598:	4613      	mov	r3, r2
 800b59a:	460a      	mov	r2, r1
 800b59c:	4601      	mov	r1, r0
 800b59e:	4803      	ldr	r0, [pc, #12]	; (800b5ac <vsniprintf+0x18>)
 800b5a0:	6800      	ldr	r0, [r0, #0]
 800b5a2:	f7ff ffcb 	bl	800b53c <_vsniprintf_r>
 800b5a6:	b003      	add	sp, #12
 800b5a8:	f85d fb04 	ldr.w	pc, [sp], #4
 800b5ac:	200003d8 	.word	0x200003d8

0800b5b0 <__ssputs_r>:
 800b5b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5b4:	688e      	ldr	r6, [r1, #8]
 800b5b6:	429e      	cmp	r6, r3
 800b5b8:	4682      	mov	sl, r0
 800b5ba:	460c      	mov	r4, r1
 800b5bc:	4690      	mov	r8, r2
 800b5be:	461f      	mov	r7, r3
 800b5c0:	d838      	bhi.n	800b634 <__ssputs_r+0x84>
 800b5c2:	898a      	ldrh	r2, [r1, #12]
 800b5c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b5c8:	d032      	beq.n	800b630 <__ssputs_r+0x80>
 800b5ca:	6825      	ldr	r5, [r4, #0]
 800b5cc:	6909      	ldr	r1, [r1, #16]
 800b5ce:	eba5 0901 	sub.w	r9, r5, r1
 800b5d2:	6965      	ldr	r5, [r4, #20]
 800b5d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b5d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5dc:	3301      	adds	r3, #1
 800b5de:	444b      	add	r3, r9
 800b5e0:	106d      	asrs	r5, r5, #1
 800b5e2:	429d      	cmp	r5, r3
 800b5e4:	bf38      	it	cc
 800b5e6:	461d      	movcc	r5, r3
 800b5e8:	0553      	lsls	r3, r2, #21
 800b5ea:	d531      	bpl.n	800b650 <__ssputs_r+0xa0>
 800b5ec:	4629      	mov	r1, r5
 800b5ee:	f000 fb61 	bl	800bcb4 <_malloc_r>
 800b5f2:	4606      	mov	r6, r0
 800b5f4:	b950      	cbnz	r0, 800b60c <__ssputs_r+0x5c>
 800b5f6:	230c      	movs	r3, #12
 800b5f8:	f8ca 3000 	str.w	r3, [sl]
 800b5fc:	89a3      	ldrh	r3, [r4, #12]
 800b5fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b602:	81a3      	strh	r3, [r4, #12]
 800b604:	f04f 30ff 	mov.w	r0, #4294967295
 800b608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b60c:	6921      	ldr	r1, [r4, #16]
 800b60e:	464a      	mov	r2, r9
 800b610:	f000 fabe 	bl	800bb90 <memcpy>
 800b614:	89a3      	ldrh	r3, [r4, #12]
 800b616:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b61a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b61e:	81a3      	strh	r3, [r4, #12]
 800b620:	6126      	str	r6, [r4, #16]
 800b622:	6165      	str	r5, [r4, #20]
 800b624:	444e      	add	r6, r9
 800b626:	eba5 0509 	sub.w	r5, r5, r9
 800b62a:	6026      	str	r6, [r4, #0]
 800b62c:	60a5      	str	r5, [r4, #8]
 800b62e:	463e      	mov	r6, r7
 800b630:	42be      	cmp	r6, r7
 800b632:	d900      	bls.n	800b636 <__ssputs_r+0x86>
 800b634:	463e      	mov	r6, r7
 800b636:	6820      	ldr	r0, [r4, #0]
 800b638:	4632      	mov	r2, r6
 800b63a:	4641      	mov	r1, r8
 800b63c:	f000 fab6 	bl	800bbac <memmove>
 800b640:	68a3      	ldr	r3, [r4, #8]
 800b642:	1b9b      	subs	r3, r3, r6
 800b644:	60a3      	str	r3, [r4, #8]
 800b646:	6823      	ldr	r3, [r4, #0]
 800b648:	4433      	add	r3, r6
 800b64a:	6023      	str	r3, [r4, #0]
 800b64c:	2000      	movs	r0, #0
 800b64e:	e7db      	b.n	800b608 <__ssputs_r+0x58>
 800b650:	462a      	mov	r2, r5
 800b652:	f000 fba3 	bl	800bd9c <_realloc_r>
 800b656:	4606      	mov	r6, r0
 800b658:	2800      	cmp	r0, #0
 800b65a:	d1e1      	bne.n	800b620 <__ssputs_r+0x70>
 800b65c:	6921      	ldr	r1, [r4, #16]
 800b65e:	4650      	mov	r0, sl
 800b660:	f000 fabe 	bl	800bbe0 <_free_r>
 800b664:	e7c7      	b.n	800b5f6 <__ssputs_r+0x46>
	...

0800b668 <_svfiprintf_r>:
 800b668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b66c:	4698      	mov	r8, r3
 800b66e:	898b      	ldrh	r3, [r1, #12]
 800b670:	061b      	lsls	r3, r3, #24
 800b672:	b09d      	sub	sp, #116	; 0x74
 800b674:	4607      	mov	r7, r0
 800b676:	460d      	mov	r5, r1
 800b678:	4614      	mov	r4, r2
 800b67a:	d50e      	bpl.n	800b69a <_svfiprintf_r+0x32>
 800b67c:	690b      	ldr	r3, [r1, #16]
 800b67e:	b963      	cbnz	r3, 800b69a <_svfiprintf_r+0x32>
 800b680:	2140      	movs	r1, #64	; 0x40
 800b682:	f000 fb17 	bl	800bcb4 <_malloc_r>
 800b686:	6028      	str	r0, [r5, #0]
 800b688:	6128      	str	r0, [r5, #16]
 800b68a:	b920      	cbnz	r0, 800b696 <_svfiprintf_r+0x2e>
 800b68c:	230c      	movs	r3, #12
 800b68e:	603b      	str	r3, [r7, #0]
 800b690:	f04f 30ff 	mov.w	r0, #4294967295
 800b694:	e0d1      	b.n	800b83a <_svfiprintf_r+0x1d2>
 800b696:	2340      	movs	r3, #64	; 0x40
 800b698:	616b      	str	r3, [r5, #20]
 800b69a:	2300      	movs	r3, #0
 800b69c:	9309      	str	r3, [sp, #36]	; 0x24
 800b69e:	2320      	movs	r3, #32
 800b6a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b6a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800b6a8:	2330      	movs	r3, #48	; 0x30
 800b6aa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b854 <_svfiprintf_r+0x1ec>
 800b6ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b6b2:	f04f 0901 	mov.w	r9, #1
 800b6b6:	4623      	mov	r3, r4
 800b6b8:	469a      	mov	sl, r3
 800b6ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6be:	b10a      	cbz	r2, 800b6c4 <_svfiprintf_r+0x5c>
 800b6c0:	2a25      	cmp	r2, #37	; 0x25
 800b6c2:	d1f9      	bne.n	800b6b8 <_svfiprintf_r+0x50>
 800b6c4:	ebba 0b04 	subs.w	fp, sl, r4
 800b6c8:	d00b      	beq.n	800b6e2 <_svfiprintf_r+0x7a>
 800b6ca:	465b      	mov	r3, fp
 800b6cc:	4622      	mov	r2, r4
 800b6ce:	4629      	mov	r1, r5
 800b6d0:	4638      	mov	r0, r7
 800b6d2:	f7ff ff6d 	bl	800b5b0 <__ssputs_r>
 800b6d6:	3001      	adds	r0, #1
 800b6d8:	f000 80aa 	beq.w	800b830 <_svfiprintf_r+0x1c8>
 800b6dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6de:	445a      	add	r2, fp
 800b6e0:	9209      	str	r2, [sp, #36]	; 0x24
 800b6e2:	f89a 3000 	ldrb.w	r3, [sl]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	f000 80a2 	beq.w	800b830 <_svfiprintf_r+0x1c8>
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	f04f 32ff 	mov.w	r2, #4294967295
 800b6f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6f6:	f10a 0a01 	add.w	sl, sl, #1
 800b6fa:	9304      	str	r3, [sp, #16]
 800b6fc:	9307      	str	r3, [sp, #28]
 800b6fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b702:	931a      	str	r3, [sp, #104]	; 0x68
 800b704:	4654      	mov	r4, sl
 800b706:	2205      	movs	r2, #5
 800b708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b70c:	4851      	ldr	r0, [pc, #324]	; (800b854 <_svfiprintf_r+0x1ec>)
 800b70e:	f7f4 fd67 	bl	80001e0 <memchr>
 800b712:	9a04      	ldr	r2, [sp, #16]
 800b714:	b9d8      	cbnz	r0, 800b74e <_svfiprintf_r+0xe6>
 800b716:	06d0      	lsls	r0, r2, #27
 800b718:	bf44      	itt	mi
 800b71a:	2320      	movmi	r3, #32
 800b71c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b720:	0711      	lsls	r1, r2, #28
 800b722:	bf44      	itt	mi
 800b724:	232b      	movmi	r3, #43	; 0x2b
 800b726:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b72a:	f89a 3000 	ldrb.w	r3, [sl]
 800b72e:	2b2a      	cmp	r3, #42	; 0x2a
 800b730:	d015      	beq.n	800b75e <_svfiprintf_r+0xf6>
 800b732:	9a07      	ldr	r2, [sp, #28]
 800b734:	4654      	mov	r4, sl
 800b736:	2000      	movs	r0, #0
 800b738:	f04f 0c0a 	mov.w	ip, #10
 800b73c:	4621      	mov	r1, r4
 800b73e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b742:	3b30      	subs	r3, #48	; 0x30
 800b744:	2b09      	cmp	r3, #9
 800b746:	d94e      	bls.n	800b7e6 <_svfiprintf_r+0x17e>
 800b748:	b1b0      	cbz	r0, 800b778 <_svfiprintf_r+0x110>
 800b74a:	9207      	str	r2, [sp, #28]
 800b74c:	e014      	b.n	800b778 <_svfiprintf_r+0x110>
 800b74e:	eba0 0308 	sub.w	r3, r0, r8
 800b752:	fa09 f303 	lsl.w	r3, r9, r3
 800b756:	4313      	orrs	r3, r2
 800b758:	9304      	str	r3, [sp, #16]
 800b75a:	46a2      	mov	sl, r4
 800b75c:	e7d2      	b.n	800b704 <_svfiprintf_r+0x9c>
 800b75e:	9b03      	ldr	r3, [sp, #12]
 800b760:	1d19      	adds	r1, r3, #4
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	9103      	str	r1, [sp, #12]
 800b766:	2b00      	cmp	r3, #0
 800b768:	bfbb      	ittet	lt
 800b76a:	425b      	neglt	r3, r3
 800b76c:	f042 0202 	orrlt.w	r2, r2, #2
 800b770:	9307      	strge	r3, [sp, #28]
 800b772:	9307      	strlt	r3, [sp, #28]
 800b774:	bfb8      	it	lt
 800b776:	9204      	strlt	r2, [sp, #16]
 800b778:	7823      	ldrb	r3, [r4, #0]
 800b77a:	2b2e      	cmp	r3, #46	; 0x2e
 800b77c:	d10c      	bne.n	800b798 <_svfiprintf_r+0x130>
 800b77e:	7863      	ldrb	r3, [r4, #1]
 800b780:	2b2a      	cmp	r3, #42	; 0x2a
 800b782:	d135      	bne.n	800b7f0 <_svfiprintf_r+0x188>
 800b784:	9b03      	ldr	r3, [sp, #12]
 800b786:	1d1a      	adds	r2, r3, #4
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	9203      	str	r2, [sp, #12]
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	bfb8      	it	lt
 800b790:	f04f 33ff 	movlt.w	r3, #4294967295
 800b794:	3402      	adds	r4, #2
 800b796:	9305      	str	r3, [sp, #20]
 800b798:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800b858 <_svfiprintf_r+0x1f0>
 800b79c:	7821      	ldrb	r1, [r4, #0]
 800b79e:	2203      	movs	r2, #3
 800b7a0:	4650      	mov	r0, sl
 800b7a2:	f7f4 fd1d 	bl	80001e0 <memchr>
 800b7a6:	b140      	cbz	r0, 800b7ba <_svfiprintf_r+0x152>
 800b7a8:	2340      	movs	r3, #64	; 0x40
 800b7aa:	eba0 000a 	sub.w	r0, r0, sl
 800b7ae:	fa03 f000 	lsl.w	r0, r3, r0
 800b7b2:	9b04      	ldr	r3, [sp, #16]
 800b7b4:	4303      	orrs	r3, r0
 800b7b6:	3401      	adds	r4, #1
 800b7b8:	9304      	str	r3, [sp, #16]
 800b7ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7be:	4827      	ldr	r0, [pc, #156]	; (800b85c <_svfiprintf_r+0x1f4>)
 800b7c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7c4:	2206      	movs	r2, #6
 800b7c6:	f7f4 fd0b 	bl	80001e0 <memchr>
 800b7ca:	2800      	cmp	r0, #0
 800b7cc:	d038      	beq.n	800b840 <_svfiprintf_r+0x1d8>
 800b7ce:	4b24      	ldr	r3, [pc, #144]	; (800b860 <_svfiprintf_r+0x1f8>)
 800b7d0:	bb1b      	cbnz	r3, 800b81a <_svfiprintf_r+0x1b2>
 800b7d2:	9b03      	ldr	r3, [sp, #12]
 800b7d4:	3307      	adds	r3, #7
 800b7d6:	f023 0307 	bic.w	r3, r3, #7
 800b7da:	3308      	adds	r3, #8
 800b7dc:	9303      	str	r3, [sp, #12]
 800b7de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7e0:	4433      	add	r3, r6
 800b7e2:	9309      	str	r3, [sp, #36]	; 0x24
 800b7e4:	e767      	b.n	800b6b6 <_svfiprintf_r+0x4e>
 800b7e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7ea:	460c      	mov	r4, r1
 800b7ec:	2001      	movs	r0, #1
 800b7ee:	e7a5      	b.n	800b73c <_svfiprintf_r+0xd4>
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	3401      	adds	r4, #1
 800b7f4:	9305      	str	r3, [sp, #20]
 800b7f6:	4619      	mov	r1, r3
 800b7f8:	f04f 0c0a 	mov.w	ip, #10
 800b7fc:	4620      	mov	r0, r4
 800b7fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b802:	3a30      	subs	r2, #48	; 0x30
 800b804:	2a09      	cmp	r2, #9
 800b806:	d903      	bls.n	800b810 <_svfiprintf_r+0x1a8>
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d0c5      	beq.n	800b798 <_svfiprintf_r+0x130>
 800b80c:	9105      	str	r1, [sp, #20]
 800b80e:	e7c3      	b.n	800b798 <_svfiprintf_r+0x130>
 800b810:	fb0c 2101 	mla	r1, ip, r1, r2
 800b814:	4604      	mov	r4, r0
 800b816:	2301      	movs	r3, #1
 800b818:	e7f0      	b.n	800b7fc <_svfiprintf_r+0x194>
 800b81a:	ab03      	add	r3, sp, #12
 800b81c:	9300      	str	r3, [sp, #0]
 800b81e:	462a      	mov	r2, r5
 800b820:	4b10      	ldr	r3, [pc, #64]	; (800b864 <_svfiprintf_r+0x1fc>)
 800b822:	a904      	add	r1, sp, #16
 800b824:	4638      	mov	r0, r7
 800b826:	f3af 8000 	nop.w
 800b82a:	1c42      	adds	r2, r0, #1
 800b82c:	4606      	mov	r6, r0
 800b82e:	d1d6      	bne.n	800b7de <_svfiprintf_r+0x176>
 800b830:	89ab      	ldrh	r3, [r5, #12]
 800b832:	065b      	lsls	r3, r3, #25
 800b834:	f53f af2c 	bmi.w	800b690 <_svfiprintf_r+0x28>
 800b838:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b83a:	b01d      	add	sp, #116	; 0x74
 800b83c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b840:	ab03      	add	r3, sp, #12
 800b842:	9300      	str	r3, [sp, #0]
 800b844:	462a      	mov	r2, r5
 800b846:	4b07      	ldr	r3, [pc, #28]	; (800b864 <_svfiprintf_r+0x1fc>)
 800b848:	a904      	add	r1, sp, #16
 800b84a:	4638      	mov	r0, r7
 800b84c:	f000 f87a 	bl	800b944 <_printf_i>
 800b850:	e7eb      	b.n	800b82a <_svfiprintf_r+0x1c2>
 800b852:	bf00      	nop
 800b854:	0800c226 	.word	0x0800c226
 800b858:	0800c22c 	.word	0x0800c22c
 800b85c:	0800c230 	.word	0x0800c230
 800b860:	00000000 	.word	0x00000000
 800b864:	0800b5b1 	.word	0x0800b5b1

0800b868 <_printf_common>:
 800b868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b86c:	4616      	mov	r6, r2
 800b86e:	4699      	mov	r9, r3
 800b870:	688a      	ldr	r2, [r1, #8]
 800b872:	690b      	ldr	r3, [r1, #16]
 800b874:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b878:	4293      	cmp	r3, r2
 800b87a:	bfb8      	it	lt
 800b87c:	4613      	movlt	r3, r2
 800b87e:	6033      	str	r3, [r6, #0]
 800b880:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b884:	4607      	mov	r7, r0
 800b886:	460c      	mov	r4, r1
 800b888:	b10a      	cbz	r2, 800b88e <_printf_common+0x26>
 800b88a:	3301      	adds	r3, #1
 800b88c:	6033      	str	r3, [r6, #0]
 800b88e:	6823      	ldr	r3, [r4, #0]
 800b890:	0699      	lsls	r1, r3, #26
 800b892:	bf42      	ittt	mi
 800b894:	6833      	ldrmi	r3, [r6, #0]
 800b896:	3302      	addmi	r3, #2
 800b898:	6033      	strmi	r3, [r6, #0]
 800b89a:	6825      	ldr	r5, [r4, #0]
 800b89c:	f015 0506 	ands.w	r5, r5, #6
 800b8a0:	d106      	bne.n	800b8b0 <_printf_common+0x48>
 800b8a2:	f104 0a19 	add.w	sl, r4, #25
 800b8a6:	68e3      	ldr	r3, [r4, #12]
 800b8a8:	6832      	ldr	r2, [r6, #0]
 800b8aa:	1a9b      	subs	r3, r3, r2
 800b8ac:	42ab      	cmp	r3, r5
 800b8ae:	dc26      	bgt.n	800b8fe <_printf_common+0x96>
 800b8b0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b8b4:	1e13      	subs	r3, r2, #0
 800b8b6:	6822      	ldr	r2, [r4, #0]
 800b8b8:	bf18      	it	ne
 800b8ba:	2301      	movne	r3, #1
 800b8bc:	0692      	lsls	r2, r2, #26
 800b8be:	d42b      	bmi.n	800b918 <_printf_common+0xb0>
 800b8c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b8c4:	4649      	mov	r1, r9
 800b8c6:	4638      	mov	r0, r7
 800b8c8:	47c0      	blx	r8
 800b8ca:	3001      	adds	r0, #1
 800b8cc:	d01e      	beq.n	800b90c <_printf_common+0xa4>
 800b8ce:	6823      	ldr	r3, [r4, #0]
 800b8d0:	68e5      	ldr	r5, [r4, #12]
 800b8d2:	6832      	ldr	r2, [r6, #0]
 800b8d4:	f003 0306 	and.w	r3, r3, #6
 800b8d8:	2b04      	cmp	r3, #4
 800b8da:	bf08      	it	eq
 800b8dc:	1aad      	subeq	r5, r5, r2
 800b8de:	68a3      	ldr	r3, [r4, #8]
 800b8e0:	6922      	ldr	r2, [r4, #16]
 800b8e2:	bf0c      	ite	eq
 800b8e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8e8:	2500      	movne	r5, #0
 800b8ea:	4293      	cmp	r3, r2
 800b8ec:	bfc4      	itt	gt
 800b8ee:	1a9b      	subgt	r3, r3, r2
 800b8f0:	18ed      	addgt	r5, r5, r3
 800b8f2:	2600      	movs	r6, #0
 800b8f4:	341a      	adds	r4, #26
 800b8f6:	42b5      	cmp	r5, r6
 800b8f8:	d11a      	bne.n	800b930 <_printf_common+0xc8>
 800b8fa:	2000      	movs	r0, #0
 800b8fc:	e008      	b.n	800b910 <_printf_common+0xa8>
 800b8fe:	2301      	movs	r3, #1
 800b900:	4652      	mov	r2, sl
 800b902:	4649      	mov	r1, r9
 800b904:	4638      	mov	r0, r7
 800b906:	47c0      	blx	r8
 800b908:	3001      	adds	r0, #1
 800b90a:	d103      	bne.n	800b914 <_printf_common+0xac>
 800b90c:	f04f 30ff 	mov.w	r0, #4294967295
 800b910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b914:	3501      	adds	r5, #1
 800b916:	e7c6      	b.n	800b8a6 <_printf_common+0x3e>
 800b918:	18e1      	adds	r1, r4, r3
 800b91a:	1c5a      	adds	r2, r3, #1
 800b91c:	2030      	movs	r0, #48	; 0x30
 800b91e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b922:	4422      	add	r2, r4
 800b924:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b928:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b92c:	3302      	adds	r3, #2
 800b92e:	e7c7      	b.n	800b8c0 <_printf_common+0x58>
 800b930:	2301      	movs	r3, #1
 800b932:	4622      	mov	r2, r4
 800b934:	4649      	mov	r1, r9
 800b936:	4638      	mov	r0, r7
 800b938:	47c0      	blx	r8
 800b93a:	3001      	adds	r0, #1
 800b93c:	d0e6      	beq.n	800b90c <_printf_common+0xa4>
 800b93e:	3601      	adds	r6, #1
 800b940:	e7d9      	b.n	800b8f6 <_printf_common+0x8e>
	...

0800b944 <_printf_i>:
 800b944:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b948:	7e0f      	ldrb	r7, [r1, #24]
 800b94a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b94c:	2f78      	cmp	r7, #120	; 0x78
 800b94e:	4691      	mov	r9, r2
 800b950:	4680      	mov	r8, r0
 800b952:	460c      	mov	r4, r1
 800b954:	469a      	mov	sl, r3
 800b956:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b95a:	d807      	bhi.n	800b96c <_printf_i+0x28>
 800b95c:	2f62      	cmp	r7, #98	; 0x62
 800b95e:	d80a      	bhi.n	800b976 <_printf_i+0x32>
 800b960:	2f00      	cmp	r7, #0
 800b962:	f000 80d8 	beq.w	800bb16 <_printf_i+0x1d2>
 800b966:	2f58      	cmp	r7, #88	; 0x58
 800b968:	f000 80a3 	beq.w	800bab2 <_printf_i+0x16e>
 800b96c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b970:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b974:	e03a      	b.n	800b9ec <_printf_i+0xa8>
 800b976:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b97a:	2b15      	cmp	r3, #21
 800b97c:	d8f6      	bhi.n	800b96c <_printf_i+0x28>
 800b97e:	a101      	add	r1, pc, #4	; (adr r1, 800b984 <_printf_i+0x40>)
 800b980:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b984:	0800b9dd 	.word	0x0800b9dd
 800b988:	0800b9f1 	.word	0x0800b9f1
 800b98c:	0800b96d 	.word	0x0800b96d
 800b990:	0800b96d 	.word	0x0800b96d
 800b994:	0800b96d 	.word	0x0800b96d
 800b998:	0800b96d 	.word	0x0800b96d
 800b99c:	0800b9f1 	.word	0x0800b9f1
 800b9a0:	0800b96d 	.word	0x0800b96d
 800b9a4:	0800b96d 	.word	0x0800b96d
 800b9a8:	0800b96d 	.word	0x0800b96d
 800b9ac:	0800b96d 	.word	0x0800b96d
 800b9b0:	0800bafd 	.word	0x0800bafd
 800b9b4:	0800ba21 	.word	0x0800ba21
 800b9b8:	0800badf 	.word	0x0800badf
 800b9bc:	0800b96d 	.word	0x0800b96d
 800b9c0:	0800b96d 	.word	0x0800b96d
 800b9c4:	0800bb1f 	.word	0x0800bb1f
 800b9c8:	0800b96d 	.word	0x0800b96d
 800b9cc:	0800ba21 	.word	0x0800ba21
 800b9d0:	0800b96d 	.word	0x0800b96d
 800b9d4:	0800b96d 	.word	0x0800b96d
 800b9d8:	0800bae7 	.word	0x0800bae7
 800b9dc:	682b      	ldr	r3, [r5, #0]
 800b9de:	1d1a      	adds	r2, r3, #4
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	602a      	str	r2, [r5, #0]
 800b9e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b9ec:	2301      	movs	r3, #1
 800b9ee:	e0a3      	b.n	800bb38 <_printf_i+0x1f4>
 800b9f0:	6820      	ldr	r0, [r4, #0]
 800b9f2:	6829      	ldr	r1, [r5, #0]
 800b9f4:	0606      	lsls	r6, r0, #24
 800b9f6:	f101 0304 	add.w	r3, r1, #4
 800b9fa:	d50a      	bpl.n	800ba12 <_printf_i+0xce>
 800b9fc:	680e      	ldr	r6, [r1, #0]
 800b9fe:	602b      	str	r3, [r5, #0]
 800ba00:	2e00      	cmp	r6, #0
 800ba02:	da03      	bge.n	800ba0c <_printf_i+0xc8>
 800ba04:	232d      	movs	r3, #45	; 0x2d
 800ba06:	4276      	negs	r6, r6
 800ba08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba0c:	485e      	ldr	r0, [pc, #376]	; (800bb88 <_printf_i+0x244>)
 800ba0e:	230a      	movs	r3, #10
 800ba10:	e019      	b.n	800ba46 <_printf_i+0x102>
 800ba12:	680e      	ldr	r6, [r1, #0]
 800ba14:	602b      	str	r3, [r5, #0]
 800ba16:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ba1a:	bf18      	it	ne
 800ba1c:	b236      	sxthne	r6, r6
 800ba1e:	e7ef      	b.n	800ba00 <_printf_i+0xbc>
 800ba20:	682b      	ldr	r3, [r5, #0]
 800ba22:	6820      	ldr	r0, [r4, #0]
 800ba24:	1d19      	adds	r1, r3, #4
 800ba26:	6029      	str	r1, [r5, #0]
 800ba28:	0601      	lsls	r1, r0, #24
 800ba2a:	d501      	bpl.n	800ba30 <_printf_i+0xec>
 800ba2c:	681e      	ldr	r6, [r3, #0]
 800ba2e:	e002      	b.n	800ba36 <_printf_i+0xf2>
 800ba30:	0646      	lsls	r6, r0, #25
 800ba32:	d5fb      	bpl.n	800ba2c <_printf_i+0xe8>
 800ba34:	881e      	ldrh	r6, [r3, #0]
 800ba36:	4854      	ldr	r0, [pc, #336]	; (800bb88 <_printf_i+0x244>)
 800ba38:	2f6f      	cmp	r7, #111	; 0x6f
 800ba3a:	bf0c      	ite	eq
 800ba3c:	2308      	moveq	r3, #8
 800ba3e:	230a      	movne	r3, #10
 800ba40:	2100      	movs	r1, #0
 800ba42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ba46:	6865      	ldr	r5, [r4, #4]
 800ba48:	60a5      	str	r5, [r4, #8]
 800ba4a:	2d00      	cmp	r5, #0
 800ba4c:	bfa2      	ittt	ge
 800ba4e:	6821      	ldrge	r1, [r4, #0]
 800ba50:	f021 0104 	bicge.w	r1, r1, #4
 800ba54:	6021      	strge	r1, [r4, #0]
 800ba56:	b90e      	cbnz	r6, 800ba5c <_printf_i+0x118>
 800ba58:	2d00      	cmp	r5, #0
 800ba5a:	d04d      	beq.n	800baf8 <_printf_i+0x1b4>
 800ba5c:	4615      	mov	r5, r2
 800ba5e:	fbb6 f1f3 	udiv	r1, r6, r3
 800ba62:	fb03 6711 	mls	r7, r3, r1, r6
 800ba66:	5dc7      	ldrb	r7, [r0, r7]
 800ba68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ba6c:	4637      	mov	r7, r6
 800ba6e:	42bb      	cmp	r3, r7
 800ba70:	460e      	mov	r6, r1
 800ba72:	d9f4      	bls.n	800ba5e <_printf_i+0x11a>
 800ba74:	2b08      	cmp	r3, #8
 800ba76:	d10b      	bne.n	800ba90 <_printf_i+0x14c>
 800ba78:	6823      	ldr	r3, [r4, #0]
 800ba7a:	07de      	lsls	r6, r3, #31
 800ba7c:	d508      	bpl.n	800ba90 <_printf_i+0x14c>
 800ba7e:	6923      	ldr	r3, [r4, #16]
 800ba80:	6861      	ldr	r1, [r4, #4]
 800ba82:	4299      	cmp	r1, r3
 800ba84:	bfde      	ittt	le
 800ba86:	2330      	movle	r3, #48	; 0x30
 800ba88:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ba8c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ba90:	1b52      	subs	r2, r2, r5
 800ba92:	6122      	str	r2, [r4, #16]
 800ba94:	f8cd a000 	str.w	sl, [sp]
 800ba98:	464b      	mov	r3, r9
 800ba9a:	aa03      	add	r2, sp, #12
 800ba9c:	4621      	mov	r1, r4
 800ba9e:	4640      	mov	r0, r8
 800baa0:	f7ff fee2 	bl	800b868 <_printf_common>
 800baa4:	3001      	adds	r0, #1
 800baa6:	d14c      	bne.n	800bb42 <_printf_i+0x1fe>
 800baa8:	f04f 30ff 	mov.w	r0, #4294967295
 800baac:	b004      	add	sp, #16
 800baae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bab2:	4835      	ldr	r0, [pc, #212]	; (800bb88 <_printf_i+0x244>)
 800bab4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bab8:	6829      	ldr	r1, [r5, #0]
 800baba:	6823      	ldr	r3, [r4, #0]
 800babc:	f851 6b04 	ldr.w	r6, [r1], #4
 800bac0:	6029      	str	r1, [r5, #0]
 800bac2:	061d      	lsls	r5, r3, #24
 800bac4:	d514      	bpl.n	800baf0 <_printf_i+0x1ac>
 800bac6:	07df      	lsls	r7, r3, #31
 800bac8:	bf44      	itt	mi
 800baca:	f043 0320 	orrmi.w	r3, r3, #32
 800bace:	6023      	strmi	r3, [r4, #0]
 800bad0:	b91e      	cbnz	r6, 800bada <_printf_i+0x196>
 800bad2:	6823      	ldr	r3, [r4, #0]
 800bad4:	f023 0320 	bic.w	r3, r3, #32
 800bad8:	6023      	str	r3, [r4, #0]
 800bada:	2310      	movs	r3, #16
 800badc:	e7b0      	b.n	800ba40 <_printf_i+0xfc>
 800bade:	6823      	ldr	r3, [r4, #0]
 800bae0:	f043 0320 	orr.w	r3, r3, #32
 800bae4:	6023      	str	r3, [r4, #0]
 800bae6:	2378      	movs	r3, #120	; 0x78
 800bae8:	4828      	ldr	r0, [pc, #160]	; (800bb8c <_printf_i+0x248>)
 800baea:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800baee:	e7e3      	b.n	800bab8 <_printf_i+0x174>
 800baf0:	0659      	lsls	r1, r3, #25
 800baf2:	bf48      	it	mi
 800baf4:	b2b6      	uxthmi	r6, r6
 800baf6:	e7e6      	b.n	800bac6 <_printf_i+0x182>
 800baf8:	4615      	mov	r5, r2
 800bafa:	e7bb      	b.n	800ba74 <_printf_i+0x130>
 800bafc:	682b      	ldr	r3, [r5, #0]
 800bafe:	6826      	ldr	r6, [r4, #0]
 800bb00:	6961      	ldr	r1, [r4, #20]
 800bb02:	1d18      	adds	r0, r3, #4
 800bb04:	6028      	str	r0, [r5, #0]
 800bb06:	0635      	lsls	r5, r6, #24
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	d501      	bpl.n	800bb10 <_printf_i+0x1cc>
 800bb0c:	6019      	str	r1, [r3, #0]
 800bb0e:	e002      	b.n	800bb16 <_printf_i+0x1d2>
 800bb10:	0670      	lsls	r0, r6, #25
 800bb12:	d5fb      	bpl.n	800bb0c <_printf_i+0x1c8>
 800bb14:	8019      	strh	r1, [r3, #0]
 800bb16:	2300      	movs	r3, #0
 800bb18:	6123      	str	r3, [r4, #16]
 800bb1a:	4615      	mov	r5, r2
 800bb1c:	e7ba      	b.n	800ba94 <_printf_i+0x150>
 800bb1e:	682b      	ldr	r3, [r5, #0]
 800bb20:	1d1a      	adds	r2, r3, #4
 800bb22:	602a      	str	r2, [r5, #0]
 800bb24:	681d      	ldr	r5, [r3, #0]
 800bb26:	6862      	ldr	r2, [r4, #4]
 800bb28:	2100      	movs	r1, #0
 800bb2a:	4628      	mov	r0, r5
 800bb2c:	f7f4 fb58 	bl	80001e0 <memchr>
 800bb30:	b108      	cbz	r0, 800bb36 <_printf_i+0x1f2>
 800bb32:	1b40      	subs	r0, r0, r5
 800bb34:	6060      	str	r0, [r4, #4]
 800bb36:	6863      	ldr	r3, [r4, #4]
 800bb38:	6123      	str	r3, [r4, #16]
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb40:	e7a8      	b.n	800ba94 <_printf_i+0x150>
 800bb42:	6923      	ldr	r3, [r4, #16]
 800bb44:	462a      	mov	r2, r5
 800bb46:	4649      	mov	r1, r9
 800bb48:	4640      	mov	r0, r8
 800bb4a:	47d0      	blx	sl
 800bb4c:	3001      	adds	r0, #1
 800bb4e:	d0ab      	beq.n	800baa8 <_printf_i+0x164>
 800bb50:	6823      	ldr	r3, [r4, #0]
 800bb52:	079b      	lsls	r3, r3, #30
 800bb54:	d413      	bmi.n	800bb7e <_printf_i+0x23a>
 800bb56:	68e0      	ldr	r0, [r4, #12]
 800bb58:	9b03      	ldr	r3, [sp, #12]
 800bb5a:	4298      	cmp	r0, r3
 800bb5c:	bfb8      	it	lt
 800bb5e:	4618      	movlt	r0, r3
 800bb60:	e7a4      	b.n	800baac <_printf_i+0x168>
 800bb62:	2301      	movs	r3, #1
 800bb64:	4632      	mov	r2, r6
 800bb66:	4649      	mov	r1, r9
 800bb68:	4640      	mov	r0, r8
 800bb6a:	47d0      	blx	sl
 800bb6c:	3001      	adds	r0, #1
 800bb6e:	d09b      	beq.n	800baa8 <_printf_i+0x164>
 800bb70:	3501      	adds	r5, #1
 800bb72:	68e3      	ldr	r3, [r4, #12]
 800bb74:	9903      	ldr	r1, [sp, #12]
 800bb76:	1a5b      	subs	r3, r3, r1
 800bb78:	42ab      	cmp	r3, r5
 800bb7a:	dcf2      	bgt.n	800bb62 <_printf_i+0x21e>
 800bb7c:	e7eb      	b.n	800bb56 <_printf_i+0x212>
 800bb7e:	2500      	movs	r5, #0
 800bb80:	f104 0619 	add.w	r6, r4, #25
 800bb84:	e7f5      	b.n	800bb72 <_printf_i+0x22e>
 800bb86:	bf00      	nop
 800bb88:	0800c237 	.word	0x0800c237
 800bb8c:	0800c248 	.word	0x0800c248

0800bb90 <memcpy>:
 800bb90:	440a      	add	r2, r1
 800bb92:	4291      	cmp	r1, r2
 800bb94:	f100 33ff 	add.w	r3, r0, #4294967295
 800bb98:	d100      	bne.n	800bb9c <memcpy+0xc>
 800bb9a:	4770      	bx	lr
 800bb9c:	b510      	push	{r4, lr}
 800bb9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bba2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bba6:	4291      	cmp	r1, r2
 800bba8:	d1f9      	bne.n	800bb9e <memcpy+0xe>
 800bbaa:	bd10      	pop	{r4, pc}

0800bbac <memmove>:
 800bbac:	4288      	cmp	r0, r1
 800bbae:	b510      	push	{r4, lr}
 800bbb0:	eb01 0402 	add.w	r4, r1, r2
 800bbb4:	d902      	bls.n	800bbbc <memmove+0x10>
 800bbb6:	4284      	cmp	r4, r0
 800bbb8:	4623      	mov	r3, r4
 800bbba:	d807      	bhi.n	800bbcc <memmove+0x20>
 800bbbc:	1e43      	subs	r3, r0, #1
 800bbbe:	42a1      	cmp	r1, r4
 800bbc0:	d008      	beq.n	800bbd4 <memmove+0x28>
 800bbc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bbc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bbca:	e7f8      	b.n	800bbbe <memmove+0x12>
 800bbcc:	4402      	add	r2, r0
 800bbce:	4601      	mov	r1, r0
 800bbd0:	428a      	cmp	r2, r1
 800bbd2:	d100      	bne.n	800bbd6 <memmove+0x2a>
 800bbd4:	bd10      	pop	{r4, pc}
 800bbd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bbda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bbde:	e7f7      	b.n	800bbd0 <memmove+0x24>

0800bbe0 <_free_r>:
 800bbe0:	b538      	push	{r3, r4, r5, lr}
 800bbe2:	4605      	mov	r5, r0
 800bbe4:	2900      	cmp	r1, #0
 800bbe6:	d041      	beq.n	800bc6c <_free_r+0x8c>
 800bbe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbec:	1f0c      	subs	r4, r1, #4
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	bfb8      	it	lt
 800bbf2:	18e4      	addlt	r4, r4, r3
 800bbf4:	f000 f912 	bl	800be1c <__malloc_lock>
 800bbf8:	4a1d      	ldr	r2, [pc, #116]	; (800bc70 <_free_r+0x90>)
 800bbfa:	6813      	ldr	r3, [r2, #0]
 800bbfc:	b933      	cbnz	r3, 800bc0c <_free_r+0x2c>
 800bbfe:	6063      	str	r3, [r4, #4]
 800bc00:	6014      	str	r4, [r2, #0]
 800bc02:	4628      	mov	r0, r5
 800bc04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc08:	f000 b90e 	b.w	800be28 <__malloc_unlock>
 800bc0c:	42a3      	cmp	r3, r4
 800bc0e:	d908      	bls.n	800bc22 <_free_r+0x42>
 800bc10:	6820      	ldr	r0, [r4, #0]
 800bc12:	1821      	adds	r1, r4, r0
 800bc14:	428b      	cmp	r3, r1
 800bc16:	bf01      	itttt	eq
 800bc18:	6819      	ldreq	r1, [r3, #0]
 800bc1a:	685b      	ldreq	r3, [r3, #4]
 800bc1c:	1809      	addeq	r1, r1, r0
 800bc1e:	6021      	streq	r1, [r4, #0]
 800bc20:	e7ed      	b.n	800bbfe <_free_r+0x1e>
 800bc22:	461a      	mov	r2, r3
 800bc24:	685b      	ldr	r3, [r3, #4]
 800bc26:	b10b      	cbz	r3, 800bc2c <_free_r+0x4c>
 800bc28:	42a3      	cmp	r3, r4
 800bc2a:	d9fa      	bls.n	800bc22 <_free_r+0x42>
 800bc2c:	6811      	ldr	r1, [r2, #0]
 800bc2e:	1850      	adds	r0, r2, r1
 800bc30:	42a0      	cmp	r0, r4
 800bc32:	d10b      	bne.n	800bc4c <_free_r+0x6c>
 800bc34:	6820      	ldr	r0, [r4, #0]
 800bc36:	4401      	add	r1, r0
 800bc38:	1850      	adds	r0, r2, r1
 800bc3a:	4283      	cmp	r3, r0
 800bc3c:	6011      	str	r1, [r2, #0]
 800bc3e:	d1e0      	bne.n	800bc02 <_free_r+0x22>
 800bc40:	6818      	ldr	r0, [r3, #0]
 800bc42:	685b      	ldr	r3, [r3, #4]
 800bc44:	6053      	str	r3, [r2, #4]
 800bc46:	4401      	add	r1, r0
 800bc48:	6011      	str	r1, [r2, #0]
 800bc4a:	e7da      	b.n	800bc02 <_free_r+0x22>
 800bc4c:	d902      	bls.n	800bc54 <_free_r+0x74>
 800bc4e:	230c      	movs	r3, #12
 800bc50:	602b      	str	r3, [r5, #0]
 800bc52:	e7d6      	b.n	800bc02 <_free_r+0x22>
 800bc54:	6820      	ldr	r0, [r4, #0]
 800bc56:	1821      	adds	r1, r4, r0
 800bc58:	428b      	cmp	r3, r1
 800bc5a:	bf04      	itt	eq
 800bc5c:	6819      	ldreq	r1, [r3, #0]
 800bc5e:	685b      	ldreq	r3, [r3, #4]
 800bc60:	6063      	str	r3, [r4, #4]
 800bc62:	bf04      	itt	eq
 800bc64:	1809      	addeq	r1, r1, r0
 800bc66:	6021      	streq	r1, [r4, #0]
 800bc68:	6054      	str	r4, [r2, #4]
 800bc6a:	e7ca      	b.n	800bc02 <_free_r+0x22>
 800bc6c:	bd38      	pop	{r3, r4, r5, pc}
 800bc6e:	bf00      	nop
 800bc70:	20000ec0 	.word	0x20000ec0

0800bc74 <sbrk_aligned>:
 800bc74:	b570      	push	{r4, r5, r6, lr}
 800bc76:	4e0e      	ldr	r6, [pc, #56]	; (800bcb0 <sbrk_aligned+0x3c>)
 800bc78:	460c      	mov	r4, r1
 800bc7a:	6831      	ldr	r1, [r6, #0]
 800bc7c:	4605      	mov	r5, r0
 800bc7e:	b911      	cbnz	r1, 800bc86 <sbrk_aligned+0x12>
 800bc80:	f000 f8bc 	bl	800bdfc <_sbrk_r>
 800bc84:	6030      	str	r0, [r6, #0]
 800bc86:	4621      	mov	r1, r4
 800bc88:	4628      	mov	r0, r5
 800bc8a:	f000 f8b7 	bl	800bdfc <_sbrk_r>
 800bc8e:	1c43      	adds	r3, r0, #1
 800bc90:	d00a      	beq.n	800bca8 <sbrk_aligned+0x34>
 800bc92:	1cc4      	adds	r4, r0, #3
 800bc94:	f024 0403 	bic.w	r4, r4, #3
 800bc98:	42a0      	cmp	r0, r4
 800bc9a:	d007      	beq.n	800bcac <sbrk_aligned+0x38>
 800bc9c:	1a21      	subs	r1, r4, r0
 800bc9e:	4628      	mov	r0, r5
 800bca0:	f000 f8ac 	bl	800bdfc <_sbrk_r>
 800bca4:	3001      	adds	r0, #1
 800bca6:	d101      	bne.n	800bcac <sbrk_aligned+0x38>
 800bca8:	f04f 34ff 	mov.w	r4, #4294967295
 800bcac:	4620      	mov	r0, r4
 800bcae:	bd70      	pop	{r4, r5, r6, pc}
 800bcb0:	20000ec4 	.word	0x20000ec4

0800bcb4 <_malloc_r>:
 800bcb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcb8:	1ccd      	adds	r5, r1, #3
 800bcba:	f025 0503 	bic.w	r5, r5, #3
 800bcbe:	3508      	adds	r5, #8
 800bcc0:	2d0c      	cmp	r5, #12
 800bcc2:	bf38      	it	cc
 800bcc4:	250c      	movcc	r5, #12
 800bcc6:	2d00      	cmp	r5, #0
 800bcc8:	4607      	mov	r7, r0
 800bcca:	db01      	blt.n	800bcd0 <_malloc_r+0x1c>
 800bccc:	42a9      	cmp	r1, r5
 800bcce:	d905      	bls.n	800bcdc <_malloc_r+0x28>
 800bcd0:	230c      	movs	r3, #12
 800bcd2:	603b      	str	r3, [r7, #0]
 800bcd4:	2600      	movs	r6, #0
 800bcd6:	4630      	mov	r0, r6
 800bcd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcdc:	4e2e      	ldr	r6, [pc, #184]	; (800bd98 <_malloc_r+0xe4>)
 800bcde:	f000 f89d 	bl	800be1c <__malloc_lock>
 800bce2:	6833      	ldr	r3, [r6, #0]
 800bce4:	461c      	mov	r4, r3
 800bce6:	bb34      	cbnz	r4, 800bd36 <_malloc_r+0x82>
 800bce8:	4629      	mov	r1, r5
 800bcea:	4638      	mov	r0, r7
 800bcec:	f7ff ffc2 	bl	800bc74 <sbrk_aligned>
 800bcf0:	1c43      	adds	r3, r0, #1
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	d14d      	bne.n	800bd92 <_malloc_r+0xde>
 800bcf6:	6834      	ldr	r4, [r6, #0]
 800bcf8:	4626      	mov	r6, r4
 800bcfa:	2e00      	cmp	r6, #0
 800bcfc:	d140      	bne.n	800bd80 <_malloc_r+0xcc>
 800bcfe:	6823      	ldr	r3, [r4, #0]
 800bd00:	4631      	mov	r1, r6
 800bd02:	4638      	mov	r0, r7
 800bd04:	eb04 0803 	add.w	r8, r4, r3
 800bd08:	f000 f878 	bl	800bdfc <_sbrk_r>
 800bd0c:	4580      	cmp	r8, r0
 800bd0e:	d13a      	bne.n	800bd86 <_malloc_r+0xd2>
 800bd10:	6821      	ldr	r1, [r4, #0]
 800bd12:	3503      	adds	r5, #3
 800bd14:	1a6d      	subs	r5, r5, r1
 800bd16:	f025 0503 	bic.w	r5, r5, #3
 800bd1a:	3508      	adds	r5, #8
 800bd1c:	2d0c      	cmp	r5, #12
 800bd1e:	bf38      	it	cc
 800bd20:	250c      	movcc	r5, #12
 800bd22:	4629      	mov	r1, r5
 800bd24:	4638      	mov	r0, r7
 800bd26:	f7ff ffa5 	bl	800bc74 <sbrk_aligned>
 800bd2a:	3001      	adds	r0, #1
 800bd2c:	d02b      	beq.n	800bd86 <_malloc_r+0xd2>
 800bd2e:	6823      	ldr	r3, [r4, #0]
 800bd30:	442b      	add	r3, r5
 800bd32:	6023      	str	r3, [r4, #0]
 800bd34:	e00e      	b.n	800bd54 <_malloc_r+0xa0>
 800bd36:	6822      	ldr	r2, [r4, #0]
 800bd38:	1b52      	subs	r2, r2, r5
 800bd3a:	d41e      	bmi.n	800bd7a <_malloc_r+0xc6>
 800bd3c:	2a0b      	cmp	r2, #11
 800bd3e:	d916      	bls.n	800bd6e <_malloc_r+0xba>
 800bd40:	1961      	adds	r1, r4, r5
 800bd42:	42a3      	cmp	r3, r4
 800bd44:	6025      	str	r5, [r4, #0]
 800bd46:	bf18      	it	ne
 800bd48:	6059      	strne	r1, [r3, #4]
 800bd4a:	6863      	ldr	r3, [r4, #4]
 800bd4c:	bf08      	it	eq
 800bd4e:	6031      	streq	r1, [r6, #0]
 800bd50:	5162      	str	r2, [r4, r5]
 800bd52:	604b      	str	r3, [r1, #4]
 800bd54:	4638      	mov	r0, r7
 800bd56:	f104 060b 	add.w	r6, r4, #11
 800bd5a:	f000 f865 	bl	800be28 <__malloc_unlock>
 800bd5e:	f026 0607 	bic.w	r6, r6, #7
 800bd62:	1d23      	adds	r3, r4, #4
 800bd64:	1af2      	subs	r2, r6, r3
 800bd66:	d0b6      	beq.n	800bcd6 <_malloc_r+0x22>
 800bd68:	1b9b      	subs	r3, r3, r6
 800bd6a:	50a3      	str	r3, [r4, r2]
 800bd6c:	e7b3      	b.n	800bcd6 <_malloc_r+0x22>
 800bd6e:	6862      	ldr	r2, [r4, #4]
 800bd70:	42a3      	cmp	r3, r4
 800bd72:	bf0c      	ite	eq
 800bd74:	6032      	streq	r2, [r6, #0]
 800bd76:	605a      	strne	r2, [r3, #4]
 800bd78:	e7ec      	b.n	800bd54 <_malloc_r+0xa0>
 800bd7a:	4623      	mov	r3, r4
 800bd7c:	6864      	ldr	r4, [r4, #4]
 800bd7e:	e7b2      	b.n	800bce6 <_malloc_r+0x32>
 800bd80:	4634      	mov	r4, r6
 800bd82:	6876      	ldr	r6, [r6, #4]
 800bd84:	e7b9      	b.n	800bcfa <_malloc_r+0x46>
 800bd86:	230c      	movs	r3, #12
 800bd88:	603b      	str	r3, [r7, #0]
 800bd8a:	4638      	mov	r0, r7
 800bd8c:	f000 f84c 	bl	800be28 <__malloc_unlock>
 800bd90:	e7a1      	b.n	800bcd6 <_malloc_r+0x22>
 800bd92:	6025      	str	r5, [r4, #0]
 800bd94:	e7de      	b.n	800bd54 <_malloc_r+0xa0>
 800bd96:	bf00      	nop
 800bd98:	20000ec0 	.word	0x20000ec0

0800bd9c <_realloc_r>:
 800bd9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bda0:	4680      	mov	r8, r0
 800bda2:	4614      	mov	r4, r2
 800bda4:	460e      	mov	r6, r1
 800bda6:	b921      	cbnz	r1, 800bdb2 <_realloc_r+0x16>
 800bda8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bdac:	4611      	mov	r1, r2
 800bdae:	f7ff bf81 	b.w	800bcb4 <_malloc_r>
 800bdb2:	b92a      	cbnz	r2, 800bdc0 <_realloc_r+0x24>
 800bdb4:	f7ff ff14 	bl	800bbe0 <_free_r>
 800bdb8:	4625      	mov	r5, r4
 800bdba:	4628      	mov	r0, r5
 800bdbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdc0:	f000 f838 	bl	800be34 <_malloc_usable_size_r>
 800bdc4:	4284      	cmp	r4, r0
 800bdc6:	4607      	mov	r7, r0
 800bdc8:	d802      	bhi.n	800bdd0 <_realloc_r+0x34>
 800bdca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bdce:	d812      	bhi.n	800bdf6 <_realloc_r+0x5a>
 800bdd0:	4621      	mov	r1, r4
 800bdd2:	4640      	mov	r0, r8
 800bdd4:	f7ff ff6e 	bl	800bcb4 <_malloc_r>
 800bdd8:	4605      	mov	r5, r0
 800bdda:	2800      	cmp	r0, #0
 800bddc:	d0ed      	beq.n	800bdba <_realloc_r+0x1e>
 800bdde:	42bc      	cmp	r4, r7
 800bde0:	4622      	mov	r2, r4
 800bde2:	4631      	mov	r1, r6
 800bde4:	bf28      	it	cs
 800bde6:	463a      	movcs	r2, r7
 800bde8:	f7ff fed2 	bl	800bb90 <memcpy>
 800bdec:	4631      	mov	r1, r6
 800bdee:	4640      	mov	r0, r8
 800bdf0:	f7ff fef6 	bl	800bbe0 <_free_r>
 800bdf4:	e7e1      	b.n	800bdba <_realloc_r+0x1e>
 800bdf6:	4635      	mov	r5, r6
 800bdf8:	e7df      	b.n	800bdba <_realloc_r+0x1e>
	...

0800bdfc <_sbrk_r>:
 800bdfc:	b538      	push	{r3, r4, r5, lr}
 800bdfe:	4d06      	ldr	r5, [pc, #24]	; (800be18 <_sbrk_r+0x1c>)
 800be00:	2300      	movs	r3, #0
 800be02:	4604      	mov	r4, r0
 800be04:	4608      	mov	r0, r1
 800be06:	602b      	str	r3, [r5, #0]
 800be08:	f7f9 fe16 	bl	8005a38 <_sbrk>
 800be0c:	1c43      	adds	r3, r0, #1
 800be0e:	d102      	bne.n	800be16 <_sbrk_r+0x1a>
 800be10:	682b      	ldr	r3, [r5, #0]
 800be12:	b103      	cbz	r3, 800be16 <_sbrk_r+0x1a>
 800be14:	6023      	str	r3, [r4, #0]
 800be16:	bd38      	pop	{r3, r4, r5, pc}
 800be18:	20000ec8 	.word	0x20000ec8

0800be1c <__malloc_lock>:
 800be1c:	4801      	ldr	r0, [pc, #4]	; (800be24 <__malloc_lock+0x8>)
 800be1e:	f000 b811 	b.w	800be44 <__retarget_lock_acquire_recursive>
 800be22:	bf00      	nop
 800be24:	20000ecc 	.word	0x20000ecc

0800be28 <__malloc_unlock>:
 800be28:	4801      	ldr	r0, [pc, #4]	; (800be30 <__malloc_unlock+0x8>)
 800be2a:	f000 b80c 	b.w	800be46 <__retarget_lock_release_recursive>
 800be2e:	bf00      	nop
 800be30:	20000ecc 	.word	0x20000ecc

0800be34 <_malloc_usable_size_r>:
 800be34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be38:	1f18      	subs	r0, r3, #4
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	bfbc      	itt	lt
 800be3e:	580b      	ldrlt	r3, [r1, r0]
 800be40:	18c0      	addlt	r0, r0, r3
 800be42:	4770      	bx	lr

0800be44 <__retarget_lock_acquire_recursive>:
 800be44:	4770      	bx	lr

0800be46 <__retarget_lock_release_recursive>:
 800be46:	4770      	bx	lr

0800be48 <_init>:
 800be48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be4a:	bf00      	nop
 800be4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be4e:	bc08      	pop	{r3}
 800be50:	469e      	mov	lr, r3
 800be52:	4770      	bx	lr

0800be54 <_fini>:
 800be54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be56:	bf00      	nop
 800be58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be5a:	bc08      	pop	{r3}
 800be5c:	469e      	mov	lr, r3
 800be5e:	4770      	bx	lr
