

================================================================
== Vivado HLS Report for 'ntt_2'
================================================================
* Date:           Wed Mar 27 17:23:10 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.724|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      9|       0|     527|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     131|
|Register         |        -|      -|     543|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      9|     543|     658|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+-------------+---------+---+----+------+-----+------+-------------+
    |  Memory |    Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------+---------+---+----+------+-----+------+-------------+
    |zetas_U  |ntt_1_zetas  |        1|  0|   0|   256|   23|     1|         5888|
    +---------+-------------+---------+---+----+------+-----+------+-------------+
    |Total    |             |        1|  0|   0|   256|   23|     1|         5888|
    +---------+-------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |a_assign_fu_247_p2  |     *    |      3|  0|  21|          32|          23|
    |t_19_fu_264_p2      |     *    |      3|  0|  21|          23|          32|
    |t_fu_256_p2         |     *    |      3|  0|  21|          27|          32|
    |j_5_fu_230_p2       |     +    |      0|  0|  37|           1|          30|
    |k_3_fu_171_p2       |     +    |      0|  0|  39|           1|          32|
    |t_20_fu_276_p2      |     +    |      0|  0|  63|          56|          56|
    |tmp_62_fu_176_p2    |     +    |      0|  0|  38|          31|          31|
    |tmp_65_fu_215_p2    |     +    |      0|  0|  38|          31|          31|
    |tmp_69_fu_301_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_70_fu_311_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_71_fu_236_p2    |     +    |      0|  0|  38|          31|          31|
    |tmp_68_fu_292_p2    |     -    |      0|  0|  31|          15|          24|
    |icmp_fu_143_p2      |   icmp   |      0|  0|  18|          23|           1|
    |tmp_63_fu_185_p2    |   icmp   |      0|  0|  18|          31|          31|
    |tmp_64_fu_210_p2    |   icmp   |      0|  0|  18|          30|          30|
    |tmp_fu_123_p2       |   icmp   |      0|  0|  18|          29|           1|
    |start_fu_191_p3     |  select  |      0|  0|  30|           1|          30|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      9|  0| 527|         426|         479|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  59|         14|    1|         14|
    |j5_reg_105  |   9|          2|   30|         60|
    |j_reg_93    |   9|          2|   31|         62|
    |k_fu_44     |   9|          2|   32|         64|
    |len_reg_81  |   9|          2|    8|         16|
    |p_address0  |  21|          4|    8|         32|
    |p_d0        |  15|          3|   32|         96|
    +------------+----+-----------+-----+-----------+
    |Total       | 131|         29|  142|        344|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_assign_reg_407        |  55|   0|   55|          0|
    |ap_CS_fsm               |  13|   0|   13|          0|
    |j5_reg_105              |  30|   0|   30|          0|
    |j_5_reg_392             |  30|   0|   30|          0|
    |j_reg_93                |  31|   0|   31|          0|
    |k_3_reg_359             |  32|   0|   32|          0|
    |k_fu_44                 |  32|   0|   32|          0|
    |len_cast_cast7_reg_325  |   8|   0|   31|         23|
    |len_reg_81              |   8|   0|   29|         21|
    |p_addr_1_reg_387        |   8|   0|    8|          0|
    |p_addr_reg_382          |   8|   0|    8|          0|
    |p_load_reg_402          |  32|   0|   32|          0|
    |start_cast_reg_369      |  30|   0|   31|          1|
    |t_19_reg_422            |  55|   0|   55|          0|
    |t_reg_417               |  32|   0|   32|          0|
    |tmp_102_reg_335         |  30|   0|   30|          0|
    |tmp_104_reg_364         |  30|   0|   30|          0|
    |tmp_106_reg_412         |  32|   0|   32|          0|
    |tmp_122_cast_reg_374    |  23|   0|   55|         32|
    |tmp_s_reg_427           |  24|   0|   24|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 543|   0|  620|         77|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     ntt.2    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     ntt.2    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     ntt.2    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     ntt.2    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     ntt.2    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     ntt.2    | return value |
|p_address0  | out |    8|  ap_memory |       p      |     array    |
|p_ce0       | out |    1|  ap_memory |       p      |     array    |
|p_we0       | out |    1|  ap_memory |       p      |     array    |
|p_d0        | out |   32|  ap_memory |       p      |     array    |
|p_q0        |  in |   32|  ap_memory |       p      |     array    |
+------------+-----+-----+------------+--------------+--------------+

