// Seed: 1198345782
module module_0;
  uwire id_1;
  assign id_1 = 1;
  assign module_1.id_2 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    output tri0 id_4
);
  assign id_0 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd36
) (
    output supply0 id_0,
    input wand _id_1
);
  assign id_0 = 1;
  logic [1 : id_1] id_3;
  wire id_4;
  wire id_5, id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
