Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bcf1fa3b271474a9b33bc5a8a690975 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fifo_async_tb_behav xil_defaultlib.fifo_async_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stag...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_a...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_p...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(...
Compiling module fifo_generator_v13_2_3.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_3.fifo_generator_v13_2_3(C_EN_SAFE...
Compiling module xil_defaultlib.fifo_async
Compiling module xil_defaultlib.fifo_async_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fifo_async_tb_behav
