Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top_level_spi.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level_spi.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level_spi"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level_spi
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/spi_ctrl.vhd" into library work
Parsing entity <spi_ctrl>.
INFO:HDLCompiler:1676 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/spi_ctrl.vhd" Line 10. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <rtl> of entity <spi_ctrl>.
Parsing VHDL file "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" into library work
Parsing entity <top_level_spi>.
INFO:HDLCompiler:1676 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 8. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
INFO:HDLCompiler:1676 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 10. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <rtl> of entity <top_level_spi>.
INFO:HDLCompiler:1676 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 23. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level_spi> (architecture <rtl>) from library <work>.

Elaborating entity <spi_ctrl> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 135: d_out should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 167: d_out should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 194: spi_clk_cnt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 203: start_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 204: spi_clk_cnt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 213: start_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 214: spi_clk_cnt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 223: start_address should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 224: spi_clk_cnt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 231: spi_clk_cnt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 242: d_out should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" Line 265: locations_cnt should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level_spi>.
    Related source file is "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd".
INFO:Xst:3210 - "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/top_level_spi.vhd" line 87: Output port <clk_enable> of the instance <dut_spi_ctrl> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <locations_cnt>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <leds>.
    Found 1-bit register for signal <spi_clk_cnt<5>>.
    Found 1-bit register for signal <spi_clk_cnt<4>>.
    Found 1-bit register for signal <spi_clk_cnt<3>>.
    Found 1-bit register for signal <spi_clk_cnt<2>>.
    Found 1-bit register for signal <spi_clk_cnt<1>>.
    Found 1-bit register for signal <spi_clk_cnt<0>>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 15                                             |
    | Clock              | clk_100MHz (rising_edge)                       |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <spi_clk_cnt_next> created at line 125.
    Found 4-bit adder for signal <locations_cnt_next> created at line 139.
    Found 6-bit comparator greater for signal <spi_clk_cnt[5]_GND_5_o_LessThan_14_o> created at line 194
    Found 6-bit comparator greater for signal <spi_clk_cnt[5]_GND_5_o_LessThan_16_o> created at line 204
    Found 6-bit comparator greater for signal <spi_clk_cnt[5]_GND_5_o_LessThan_18_o> created at line 214
    Found 6-bit comparator greater for signal <spi_clk_cnt[5]_PWR_5_o_LessThan_20_o> created at line 224
    Found 6-bit comparator greater for signal <spi_clk_cnt[5]_PWR_5_o_LessThan_22_o> created at line 231
    Found 4-bit comparator greater for signal <locations_cnt[3]_howmany_locations_to_read[3]_LessThan_25_o> created at line 265
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top_level_spi> synthesized.

Synthesizing Unit <spi_ctrl>.
    Related source file is "/home/cccitron/mastersThesis/lab6_files/lab6_files_aldec_read_from_mem/aldec/spi_ctrl.vhd".
    Found 1-bit register for signal <rx_empty>.
    Found 1-bit register for signal <spi_clk_int>.
    Found 8-bit register for signal <add_h>.
    Found 8-bit register for signal <add_m>.
    Found 8-bit register for signal <add_l>.
    Found 8-bit register for signal <tx_data>.
    Found 5-bit register for signal <state>.
    Found 8-bit register for signal <rx_data>.
    Found 2-bit register for signal <clk_cnt>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <tx_enable_d>.
    Found 1-bit register for signal <rd_data1>.
    Found 1-bit register for signal <rd_data2>.
    Found 1-bit register for signal <rx_ready>.
    Found 8-bit register for signal <cmd>.
    Found 1-bit register for signal <tx_new_data>.
    Found 4-bit register for signal <tx_bit_cnt>.
    Found 1-bit register for signal <tx_empty_set>.
    Found 4-bit register for signal <rx_bit_cnt>.
    Found 1-bit register for signal <rx_ready_set>.
    Found 1-bit register for signal <rx_empty_clr>.
    Found 1-bit register for signal <tx_empty>.
    Found 1-bit register for signal <rx_sreg<7>>.
    Found 1-bit register for signal <rx_sreg<6>>.
    Found 1-bit register for signal <rx_sreg<5>>.
    Found 1-bit register for signal <rx_sreg<4>>.
    Found 1-bit register for signal <rx_sreg<3>>.
    Found 1-bit register for signal <rx_sreg<2>>.
    Found 1-bit register for signal <rx_sreg<1>>.
    Found 1-bit register for signal <rx_sreg<0>>.
    Found 1-bit register for signal <tx_sreg<7>>.
    Found 1-bit register for signal <tx_sreg<6>>.
    Found 1-bit register for signal <tx_sreg<5>>.
    Found 1-bit register for signal <tx_sreg<4>>.
    Found 1-bit register for signal <tx_sreg<3>>.
    Found 1-bit register for signal <tx_sreg<2>>.
    Found 1-bit register for signal <tx_sreg<1>>.
    Found 1-bit register for signal <tx_sreg<0>>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 71                                             |
    | Inputs             | 23                                             |
    | Outputs            | 12                                             |
    | Clock              | clk_in (rising_edge)                           |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <clk_cnt[1]_GND_6_o_add_4_OUT> created at line 107.
    Found 4-bit adder for signal <tx_bit_cnt[3]_GND_6_o_add_110_OUT> created at line 501.
    Found 4-bit adder for signal <rx_bit_cnt[3]_GND_6_o_add_118_OUT> created at line 590.
    Found 32x10-bit Read Only RAM for signal <_n0423>
    Found 4-bit comparator greater for signal <rx_bit_cnt[3]_GND_6_o_LessThan_87_o> created at line 366
    Found 4-bit comparator greater for signal <tx_bit_cnt[3]_GND_6_o_LessThan_95_o> created at line 377
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  86 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  63 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spi_ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x10-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 5
 2-bit adder                                           : 1
 4-bit adder                                           : 3
 6-bit adder                                           : 1
# Registers                                            : 45
 1-bit register                                        : 34
 2-bit register                                        : 1
 4-bit register                                        : 3
 8-bit register                                        : 7
# Comparators                                          : 8
 4-bit comparator greater                              : 3
 6-bit comparator greater                              : 5
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 55
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <spi_ctrl>.
The following registers are absorbed into counter <tx_bit_cnt>: 1 register on signal <tx_bit_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0423> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <("1",addr,wr)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <spi_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <top_level_spi>.
The following registers are absorbed into counter <locations_cnt>: 1 register on signal <locations_cnt>.
Unit <top_level_spi> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x10-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 1
# Counters                                             : 2
 4-bit up counter                                      : 2
# Registers                                            : 96
 Flip-Flops                                            : 96
# Comparators                                          : 8
 4-bit comparator greater                              : 3
 6-bit comparator greater                              : 5
# Multiplexers                                         : 63
 1-bit 2-to-1 multiplexer                              : 54
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 s0    | 000000001
 s1    | 000000010
 s2    | 000000100
 s3    | 000001000
 s4    | 000010000
 s5    | 000100000
 s6    | 001000000
 s7    | 010000000
 s8    | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dut_spi_ctrl/FSM_1> on signal <state[1:5]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00000
 txcmd   | 00001
 txadd_h | 00010
 txadd_m | 00011
 txadd_l | 00100
 txdummy | 00101
 txdata  | 00110
 rxdata  | 00111
 wait1   | 01000
 wait2   | 01001
 wait3   | 01010
 wait4   | 01011
 wait6   | 01100
 wait5   | 01101
 wait7   | 01110
 wait8   | 01111
 clr_cmd | 10000
---------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    spi_clk_cnt_5 in unit <top_level_spi>
    tx_empty in unit <spi_ctrl>
    tx_sreg_7 in unit <spi_ctrl>
    tx_sreg_0 in unit <spi_ctrl>
    tx_sreg_1 in unit <spi_ctrl>
    tx_sreg_3 in unit <spi_ctrl>
    tx_sreg_4 in unit <spi_ctrl>
    tx_sreg_2 in unit <spi_ctrl>
    tx_sreg_6 in unit <spi_ctrl>
    tx_sreg_5 in unit <spi_ctrl>


Optimizing unit <top_level_spi> ...

Optimizing unit <spi_ctrl> ...
WARNING:Xst:1710 - FF/Latch <dut_spi_ctrl/add_h_0> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/add_h_1> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/add_h_2> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/add_h_5> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/add_h_7> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/add_m_1> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/add_m_3> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/add_l_0> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/add_l_1> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/add_l_3> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/add_l_5> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/tx_data_0> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/tx_data_1> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/tx_data_2> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/tx_data_3> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/tx_data_4> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/tx_data_5> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/tx_data_6> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/tx_data_7> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/cmd_0> (without init value) has a constant value of 1 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/cmd_1> (without init value) has a constant value of 1 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dut_spi_ctrl/tx_new_data> (without init value) has a constant value of 0 in block <top_level_spi>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dut_spi_ctrl/add_l_2> in Unit <top_level_spi> is equivalent to the following 2 FFs/Latches, which will be removed : <dut_spi_ctrl/add_l_7> <dut_spi_ctrl/add_l_4> 
INFO:Xst:2261 - The FF/Latch <dut_spi_ctrl/rx_bit_cnt_3> in Unit <top_level_spi> is equivalent to the following FF/Latch, which will be removed : <dut_spi_ctrl/rx_ready_set> 
INFO:Xst:2261 - The FF/Latch <dut_spi_ctrl/add_m_2> in Unit <top_level_spi> is equivalent to the following FF/Latch, which will be removed : <dut_spi_ctrl/add_m_4> 
INFO:Xst:2261 - The FF/Latch <dut_spi_ctrl/cmd_4> in Unit <top_level_spi> is equivalent to the following 4 FFs/Latches, which will be removed : <dut_spi_ctrl/cmd_7> <dut_spi_ctrl/cmd_5> <dut_spi_ctrl/cmd_3> <dut_spi_ctrl/cmd_2> 
INFO:Xst:2261 - The FF/Latch <dut_spi_ctrl/add_h_3> in Unit <top_level_spi> is equivalent to the following FF/Latch, which will be removed : <dut_spi_ctrl/add_h_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level_spi, actual ratio is 0.
FlipFlop state_FSM_FFd5 has been replicated 1 time(s)
FlipFlop state_FSM_FFd6 has been replicated 1 time(s)
FlipFlop state_FSM_FFd7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level_spi.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 165
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 15
#      LUT3                        : 36
#      LUT4                        : 15
#      LUT5                        : 42
#      LUT6                        : 48
#      MUXF7                       : 4
#      VCC                         : 1
# FlipFlops/Latches                : 109
#      FDC                         : 30
#      FDC_1                       : 11
#      FDCE                        : 30
#      FDP                         : 14
#      FDP_1                       : 2
#      FDPE                        : 12
#      LDC                         : 10
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             109  out of  54576     0%  
 Number of Slice LUTs:                  159  out of  27288     0%  
    Number used as Logic:               159  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    191
   Number with an unused Flip Flop:      82  out of    191    42%  
   Number with an unused LUT:            32  out of    191    16%  
   Number of fully used LUT-FF pairs:    77  out of    191    40%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    218     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------+------------------------------------+-------+
Clock Signal                                                                                 | Clock buffer(FF name)              | Load  |
---------------------------------------------------------------------------------------------+------------------------------------+-------+
dut_spi_ctrl/spi_clk_int                                                                     | NONE(spi_clk_cnt_4)                | 7     |
clk_100MHz                                                                                   | BUFGP                              | 92    |
reset_spi_clk_cnt_to_32_reset_AND_109_o(reset_spi_clk_cnt_to_32_reset_AND_109_o1:O)          | NONE(*)(spi_clk_cnt_5_LDC)         | 1     |
reset                                                                                        | IBUF+BUFG                          | 1     |
dut_spi_ctrl/tx_enable_d_tx_reg[7]_AND_88_o(dut_spi_ctrl/tx_enable_d_tx_reg[7]_AND_88_o1:O)  | NONE(*)(dut_spi_ctrl/tx_sreg_7_LDC)| 1     |
dut_spi_ctrl/tx_enable_d_tx_reg[0]_AND_102_o(dut_spi_ctrl/tx_enable_d_tx_reg[0]_AND_102_o1:O)| NONE(*)(dut_spi_ctrl/tx_sreg_0_LDC)| 1     |
dut_spi_ctrl/tx_enable_d_tx_reg[1]_AND_100_o(dut_spi_ctrl/tx_enable_d_tx_reg[1]_AND_100_o1:O)| NONE(*)(dut_spi_ctrl/tx_sreg_1_LDC)| 1     |
dut_spi_ctrl/tx_enable_d_tx_reg[3]_AND_96_o(dut_spi_ctrl/tx_enable_d_tx_reg[3]_AND_96_o1:O)  | NONE(*)(dut_spi_ctrl/tx_sreg_3_LDC)| 1     |
dut_spi_ctrl/tx_enable_d_tx_reg[4]_AND_94_o(dut_spi_ctrl/tx_enable_d_tx_reg[4]_AND_94_o1:O)  | NONE(*)(dut_spi_ctrl/tx_sreg_4_LDC)| 1     |
dut_spi_ctrl/tx_enable_d_tx_reg[2]_AND_98_o(dut_spi_ctrl/tx_enable_d_tx_reg[2]_AND_98_o1:O)  | NONE(*)(dut_spi_ctrl/tx_sreg_2_LDC)| 1     |
dut_spi_ctrl/tx_enable_d_tx_reg[6]_AND_90_o(dut_spi_ctrl/tx_enable_d_tx_reg[6]_AND_90_o1:O)  | NONE(*)(dut_spi_ctrl/tx_sreg_6_LDC)| 1     |
dut_spi_ctrl/tx_enable_d_tx_reg[5]_AND_92_o(dut_spi_ctrl/tx_enable_d_tx_reg[5]_AND_92_o1:O)  | NONE(*)(dut_spi_ctrl/tx_sreg_5_LDC)| 1     |
---------------------------------------------------------------------------------------------+------------------------------------+-------+
(*) These 9 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.300ns (Maximum Frequency: 158.733MHz)
   Minimum input arrival time before clock: 5.417ns
   Maximum output required time after clock: 5.311ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'dut_spi_ctrl/spi_clk_int'
  Clock period: 2.777ns (frequency: 360.166MHz)
  Total number of paths / destination ports: 29 / 7
-------------------------------------------------------------------------
Delay:               2.777ns (Levels of Logic = 2)
  Source:            spi_clk_cnt_5_C_5 (FF)
  Destination:       spi_clk_cnt_5_C_5 (FF)
  Source Clock:      dut_spi_ctrl/spi_clk_int falling
  Destination Clock: dut_spi_ctrl/spi_clk_int falling

  Data Path: spi_clk_cnt_5_C_5 to spi_clk_cnt_5_C_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            1   0.447   0.684  spi_clk_cnt_5_C_5 (spi_clk_cnt_5_C_5)
     LUT3:I1->O            7   0.203   1.138  spi_clk_cnt_51 (spi_clk_cnt_5)
     LUT6:I0->O            2   0.203   0.000  Madd_spi_clk_cnt_next_xor<5>11 (spi_clk_cnt_next<5>)
     FDC_1:D                   0.102          spi_clk_cnt_5_C_5
    ----------------------------------------
    Total                      2.777ns (0.955ns logic, 1.822ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100MHz'
  Clock period: 6.300ns (frequency: 158.733MHz)
  Total number of paths / destination ports: 1213 / 170
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 2)
  Source:            state_FSM_FFd8 (FF)
  Destination:       dut_spi_ctrl/rd_data2 (FF)
  Source Clock:      clk_100MHz rising
  Destination Clock: clk_100MHz falling

  Data Path: state_FSM_FFd8 to dut_spi_ctrl/rd_data2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.005  state_FSM_FFd8 (state_FSM_FFd8)
     LUT4:I3->O           14   0.205   1.186  state__n0093<0>1 (_n0093<0>)
     LUT6:I3->O            1   0.205   0.000  dut_spi_ctrl/rd_data2_rstpot (dut_spi_ctrl/rd_data2_rstpot)
     FDC_1:D                   0.102          dut_spi_ctrl/rd_data2
    ----------------------------------------
    Total                      3.150ns (0.959ns logic, 2.191ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dut_spi_ctrl/spi_clk_int'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.477ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       spi_clk_cnt_5_P_5 (FF)
  Destination Clock: dut_spi_ctrl/spi_clk_int falling

  Data Path: reset to spi_clk_cnt_5_P_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   2.006  reset_IBUF (reset_IBUF)
     LUT6:I2->O            2   0.203   0.616  reset_spi_clk_cnt_to_32_reset_AND_109_o1 (reset_spi_clk_cnt_to_32_reset_AND_109_o)
     FDP_1:PRE                 0.430          spi_clk_cnt_5_P_5
    ----------------------------------------
    Total                      4.477ns (1.855ns logic, 2.622ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100MHz'
  Total number of paths / destination ports: 97 / 95
-------------------------------------------------------------------------
Offset:              5.417ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       dut_spi_ctrl/tx_sreg_0_C_0 (FF)
  Destination Clock: clk_100MHz rising

  Data Path: reset to dut_spi_ctrl/tx_sreg_0_C_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   2.123  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.203   0.617  dut_spi_ctrl/Mmux_tx_reg[0]_PWR_6_o_MUX_82_o21 (dut_spi_ctrl/tx_reg[0]_PWR_6_o_MUX_82_o)
     LUT3:I2->O            2   0.205   0.616  dut_spi_ctrl/tx_enable_d_tx_reg[0]_AND_103_o1 (dut_spi_ctrl/tx_enable_d_tx_reg[0]_AND_103_o)
     FDC:CLR                   0.430          dut_spi_ctrl/tx_sreg_0_C_0
    ----------------------------------------
    Total                      5.417ns (2.060ns logic, 3.357ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset_spi_clk_cnt_to_32_reset_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.410ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       spi_clk_cnt_5_LDC (LATCH)
  Destination Clock: reset_spi_clk_cnt_to_32_reset_AND_109_o falling

  Data Path: reset to spi_clk_cnt_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   1.758  reset_IBUF (reset_IBUF)
     LDC:CLR                   0.430          spi_clk_cnt_5_LDC
    ----------------------------------------
    Total                      3.410ns (1.652ns logic, 1.758ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'reset'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.594ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dut_spi_ctrl/tx_empty_LDC (LATCH)
  Destination Clock: reset falling

  Data Path: reset to dut_spi_ctrl/tx_empty_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   2.123  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.203   0.616  dut_spi_ctrl/wr_data_rst_AND_87_o1 (dut_spi_ctrl/wr_data_rst_AND_87_o)
     LDC:CLR                   0.430          dut_spi_ctrl/tx_empty_LDC
    ----------------------------------------
    Total                      4.594ns (1.855ns logic, 2.739ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dut_spi_ctrl/tx_enable_d_tx_reg[7]_AND_88_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.594ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dut_spi_ctrl/tx_sreg_7_LDC (LATCH)
  Destination Clock: dut_spi_ctrl/tx_enable_d_tx_reg[7]_AND_88_o falling

  Data Path: reset to dut_spi_ctrl/tx_sreg_7_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   2.123  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.203   0.616  dut_spi_ctrl/tx_enable_d_tx_reg[7]_AND_89_o1 (dut_spi_ctrl/tx_enable_d_tx_reg[7]_AND_89_o)
     LDC:CLR                   0.430          dut_spi_ctrl/tx_sreg_7_LDC
    ----------------------------------------
    Total                      4.594ns (1.855ns logic, 2.739ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dut_spi_ctrl/tx_enable_d_tx_reg[0]_AND_102_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.417ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       dut_spi_ctrl/tx_sreg_0_LDC (LATCH)
  Destination Clock: dut_spi_ctrl/tx_enable_d_tx_reg[0]_AND_102_o falling

  Data Path: reset to dut_spi_ctrl/tx_sreg_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   2.123  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.203   0.617  dut_spi_ctrl/Mmux_tx_reg[0]_PWR_6_o_MUX_82_o21 (dut_spi_ctrl/tx_reg[0]_PWR_6_o_MUX_82_o)
     LUT3:I2->O            2   0.205   0.616  dut_spi_ctrl/tx_enable_d_tx_reg[0]_AND_103_o1 (dut_spi_ctrl/tx_enable_d_tx_reg[0]_AND_103_o)
     LDC:CLR                   0.430          dut_spi_ctrl/tx_sreg_0_LDC
    ----------------------------------------
    Total                      5.417ns (2.060ns logic, 3.357ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dut_spi_ctrl/tx_enable_d_tx_reg[1]_AND_100_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.574ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dut_spi_ctrl/tx_sreg_1_LDC (LATCH)
  Destination Clock: dut_spi_ctrl/tx_enable_d_tx_reg[1]_AND_100_o falling

  Data Path: reset to dut_spi_ctrl/tx_sreg_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   2.103  reset_IBUF (reset_IBUF)
     LUT5:I0->O            2   0.203   0.616  dut_spi_ctrl/tx_enable_d_tx_reg[1]_AND_101_o1 (dut_spi_ctrl/tx_enable_d_tx_reg[1]_AND_101_o)
     LDC:CLR                   0.430          dut_spi_ctrl/tx_sreg_1_LDC
    ----------------------------------------
    Total                      4.574ns (1.855ns logic, 2.719ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dut_spi_ctrl/tx_enable_d_tx_reg[3]_AND_96_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.460ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dut_spi_ctrl/tx_sreg_3_LDC (LATCH)
  Destination Clock: dut_spi_ctrl/tx_enable_d_tx_reg[3]_AND_96_o falling

  Data Path: reset to dut_spi_ctrl/tx_sreg_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   1.987  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  dut_spi_ctrl/tx_enable_d_tx_reg[3]_AND_97_o1 (dut_spi_ctrl/tx_enable_d_tx_reg[3]_AND_97_o)
     LDC:CLR                   0.430          dut_spi_ctrl/tx_sreg_3_LDC
    ----------------------------------------
    Total                      4.460ns (1.857ns logic, 2.603ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dut_spi_ctrl/tx_enable_d_tx_reg[4]_AND_94_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.460ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dut_spi_ctrl/tx_sreg_4_LDC (LATCH)
  Destination Clock: dut_spi_ctrl/tx_enable_d_tx_reg[4]_AND_94_o falling

  Data Path: reset to dut_spi_ctrl/tx_sreg_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   1.987  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  dut_spi_ctrl/tx_enable_d_tx_reg[4]_AND_95_o1 (dut_spi_ctrl/tx_enable_d_tx_reg[4]_AND_95_o)
     LDC:CLR                   0.430          dut_spi_ctrl/tx_sreg_4_LDC
    ----------------------------------------
    Total                      4.460ns (1.857ns logic, 2.603ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dut_spi_ctrl/tx_enable_d_tx_reg[2]_AND_98_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.594ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dut_spi_ctrl/tx_sreg_2_LDC (LATCH)
  Destination Clock: dut_spi_ctrl/tx_enable_d_tx_reg[2]_AND_98_o falling

  Data Path: reset to dut_spi_ctrl/tx_sreg_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   2.123  reset_IBUF (reset_IBUF)
     LUT6:I0->O            2   0.203   0.616  dut_spi_ctrl/tx_enable_d_tx_reg[2]_AND_99_o1 (dut_spi_ctrl/tx_enable_d_tx_reg[2]_AND_99_o)
     LDC:CLR                   0.430          dut_spi_ctrl/tx_sreg_2_LDC
    ----------------------------------------
    Total                      4.594ns (1.855ns logic, 2.739ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dut_spi_ctrl/tx_enable_d_tx_reg[6]_AND_90_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.460ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dut_spi_ctrl/tx_sreg_6_LDC (LATCH)
  Destination Clock: dut_spi_ctrl/tx_enable_d_tx_reg[6]_AND_90_o falling

  Data Path: reset to dut_spi_ctrl/tx_sreg_6_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   1.987  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  dut_spi_ctrl/tx_enable_d_tx_reg[6]_AND_91_o1 (dut_spi_ctrl/tx_enable_d_tx_reg[6]_AND_91_o)
     LDC:CLR                   0.430          dut_spi_ctrl/tx_sreg_6_LDC
    ----------------------------------------
    Total                      4.460ns (1.857ns logic, 2.603ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dut_spi_ctrl/tx_enable_d_tx_reg[5]_AND_92_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.460ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       dut_spi_ctrl/tx_sreg_5_LDC (LATCH)
  Destination Clock: dut_spi_ctrl/tx_enable_d_tx_reg[5]_AND_92_o falling

  Data Path: reset to dut_spi_ctrl/tx_sreg_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   1.987  reset_IBUF (reset_IBUF)
     LUT3:I0->O            2   0.205   0.616  dut_spi_ctrl/tx_enable_d_tx_reg[5]_AND_93_o1 (dut_spi_ctrl/tx_enable_d_tx_reg[5]_AND_93_o)
     LDC:CLR                   0.430          dut_spi_ctrl/tx_sreg_5_LDC
    ----------------------------------------
    Total                      4.460ns (1.857ns logic, 2.603ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100MHz'
  Total number of paths / destination ports: 16 / 11
-------------------------------------------------------------------------
Offset:              5.311ns (Levels of Logic = 2)
  Source:            dut_spi_ctrl/state_FSM_FFd2 (FF)
  Destination:       spi_cs (PAD)
  Source Clock:      clk_100MHz rising

  Data Path: dut_spi_ctrl/state_FSM_FFd2 to spi_cs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             30   0.447   1.511  dut_spi_ctrl/state_FSM_FFd2 (dut_spi_ctrl/state_FSM_FFd2)
     LUT5:I1->O            1   0.203   0.579  dut_spi_ctrl/state__n0508<1>1 (spi_cs_OBUF)
     OBUF:I->O                 2.571          spi_cs_OBUF (spi_cs)
    ----------------------------------------
    Total                      5.311ns (3.221ns logic, 2.090ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dut_spi_ctrl/tx_enable_d_tx_reg[7]_AND_88_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.698ns (Levels of Logic = 2)
  Source:            dut_spi_ctrl/tx_sreg_7_LDC (LATCH)
  Destination:       spi_dout (PAD)
  Source Clock:      dut_spi_ctrl/tx_enable_d_tx_reg[7]_AND_88_o falling

  Data Path: dut_spi_ctrl/tx_sreg_7_LDC to spi_dout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              2   0.498   0.845  dut_spi_ctrl/tx_sreg_7_LDC (dut_spi_ctrl/tx_sreg_7_LDC)
     LUT3:I0->O            1   0.205   0.579  dut_spi_ctrl/tx_sreg_71 (dut_spi_ctrl/tx_sreg_7)
     OBUF:I->O                 2.571          spi_dout_OBUF (spi_dout)
    ----------------------------------------
    Total                      4.698ns (3.274ns logic, 1.424ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100MHz
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk_100MHz                                  |    5.331|    2.408|    3.150|         |
dut_spi_ctrl/spi_clk_int                    |         |    2.757|         |         |
dut_spi_ctrl/tx_enable_d_tx_reg[0]_AND_102_o|         |    2.435|         |         |
dut_spi_ctrl/tx_enable_d_tx_reg[1]_AND_100_o|         |    2.435|         |         |
dut_spi_ctrl/tx_enable_d_tx_reg[2]_AND_98_o |         |    2.435|         |         |
dut_spi_ctrl/tx_enable_d_tx_reg[3]_AND_96_o |         |    2.435|         |         |
dut_spi_ctrl/tx_enable_d_tx_reg[4]_AND_94_o |         |    2.435|         |         |
dut_spi_ctrl/tx_enable_d_tx_reg[5]_AND_92_o |         |    2.435|         |         |
dut_spi_ctrl/tx_enable_d_tx_reg[6]_AND_90_o |         |    2.435|         |         |
dut_spi_ctrl/tx_enable_d_tx_reg[7]_AND_88_o |         |    1.667|         |         |
reset                                       |         |    1.613|         |         |
reset_spi_clk_cnt_to_32_reset_AND_109_o     |         |    2.934|         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dut_spi_ctrl/spi_clk_int
---------------------------------------+---------+---------+---------+---------+
                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------+---------+---------+---------+---------+
clk_100MHz                             |         |         |    2.974|         |
dut_spi_ctrl/spi_clk_int               |         |         |    2.777|         |
reset_spi_clk_cnt_to_32_reset_AND_109_o|         |         |    2.954|         |
---------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dut_spi_ctrl/tx_enable_d_tx_reg[0]_AND_102_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |         |         |    5.205|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dut_spi_ctrl/tx_enable_d_tx_reg[1]_AND_100_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |         |         |    4.509|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dut_spi_ctrl/tx_enable_d_tx_reg[2]_AND_98_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |         |         |    4.526|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dut_spi_ctrl/tx_enable_d_tx_reg[3]_AND_96_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |         |         |    5.205|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dut_spi_ctrl/tx_enable_d_tx_reg[4]_AND_94_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |         |         |    5.331|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dut_spi_ctrl/tx_enable_d_tx_reg[5]_AND_92_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |         |         |    5.205|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dut_spi_ctrl/tx_enable_d_tx_reg[6]_AND_90_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |         |         |    5.331|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dut_spi_ctrl/tx_enable_d_tx_reg[7]_AND_88_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |         |         |    5.042|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |         |         |    4.208|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 7.28 secs
 
--> 


Total memory usage is 390004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    8 (   0 filtered)

