// Seed: 2719165251
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  wire id_8;
  id_9(
      id_2, id_8, id_1
  );
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    input wor id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input uwire id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_11, id_11, id_11, id_12, id_12, id_12, id_12
  );
endmodule
