INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_2/lab3_2.srcs/sources_1/new/lab3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_2/lab3_2.srcs/sim_1/new/lab3_2_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_2_test
