Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:25:01 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.458        0.000                      0                 1723        0.145        0.000                      0                 1723        3.000        0.000                       0                   559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.458        0.000                      0                 1723        0.145        0.000                      0                 1723        3.000        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_tmp_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.008ns  (logic 1.151ns (19.157%)  route 4.857ns (80.843%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.973     0.973    fsm6/clk
    SLICE_X50Y43         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  fsm6/out_reg[1]/Q
                         net (fo=14, routed)          1.050     2.501    fsm6/fsm6_out[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I2_O)        0.301     2.802 f  fsm6/done_buf[0]_i_5/O
                         net (fo=3, routed)           0.427     3.229    fsm5/out_reg[0]_10
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.353 f  fsm5/done_buf[0]_i_3/O
                         net (fo=4, routed)           1.072     4.425    cond_computed0/done_buf_reg[0]_1
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.549 r  cond_computed0/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.622     6.171    cond_computed0/multp2_go
    SLICE_X12Y41         LUT3 (Prop_lut3_I0_O)        0.124     6.295 r  cond_computed0/out_tmp_reg_i_10__0/O
                         net (fo=1, routed)           0.687     6.981    multp2/I2[23]
    DSP48_X0Y16          DSP48E1                                      r  multp2/out_tmp_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=563, unset)          0.924     7.924    multp2/clk
    DSP48_X0Y16          DSP48E1                                      r  multp2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     7.439    multp2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_tmp_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 1.151ns (19.321%)  route 4.806ns (80.679%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.973     0.973    fsm6/clk
    SLICE_X50Y43         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  fsm6/out_reg[1]/Q
                         net (fo=14, routed)          1.050     2.501    fsm6/fsm6_out[1]
    SLICE_X46Y43         LUT4 (Prop_lut4_I2_O)        0.301     2.802 f  fsm6/done_buf[0]_i_5/O
                         net (fo=3, routed)           0.427     3.229    fsm5/out_reg[0]_10
    SLICE_X46Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.353 f  fsm5/done_buf[0]_i_3/O
                         net (fo=4, routed)           1.072     4.425    cond_computed0/done_buf_reg[0]_1
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.124     4.549 r  cond_computed0/done_buf[0]_i_1__1/O
                         net (fo=66, routed)          1.713     6.262    cond_computed0/multp2_go
    SLICE_X12Y40         LUT3 (Prop_lut3_I0_O)        0.124     6.386 r  cond_computed0/out_tmp_reg_i_14__0/O
                         net (fo=1, routed)           0.544     6.930    multp2/I2[19]
    DSP48_X0Y16          DSP48E1                                      r  multp2/out_tmp_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=563, unset)          0.924     7.924    multp2/clk
    DSP48_X0Y16          DSP48E1                                      r  multp2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.439    multp2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 1.379ns (23.341%)  route 4.529ns (76.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.973     0.973    fsm6/clk
    SLICE_X50Y43         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  fsm6/out_reg[1]/Q
                         net (fo=14, routed)          0.867     2.318    fsm6/fsm6_out[1]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.301     2.619 f  fsm6/C_write_en_INST_0_i_9/O
                         net (fo=1, routed)           1.084     3.703    fsm0/out_tmp_reg__0
    SLICE_X71Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  fsm0/C_write_en_INST_0_i_2/O
                         net (fo=68, routed)          0.638     4.465    fsm5/done_buf_reg[0]_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.150     4.615 r  fsm5/out_tmp_reg_i_34__0/O
                         net (fo=66, routed)          1.384     5.999    fsm1/out_tmp_reg__0_0
    SLICE_X94Y42         LUT6 (Prop_lut6_I4_O)        0.326     6.325 r  fsm1/out_tmp_reg_i_6__3/O
                         net (fo=1, routed)           0.556     6.881    multp0/I2[27]
    DSP48_X3Y16          DSP48E1                                      r  multp0/out_tmp_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=563, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y16          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 1.379ns (23.371%)  route 4.522ns (76.629%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.973     0.973    fsm6/clk
    SLICE_X50Y43         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  fsm6/out_reg[1]/Q
                         net (fo=14, routed)          0.867     2.318    fsm6/fsm6_out[1]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.301     2.619 f  fsm6/C_write_en_INST_0_i_9/O
                         net (fo=1, routed)           1.084     3.703    fsm0/out_tmp_reg__0
    SLICE_X71Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  fsm0/C_write_en_INST_0_i_2/O
                         net (fo=68, routed)          0.638     4.465    fsm5/done_buf_reg[0]_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.150     4.615 r  fsm5/out_tmp_reg_i_34__0/O
                         net (fo=66, routed)          1.388     6.003    fsm1/out_tmp_reg__0_0
    SLICE_X94Y42         LUT6 (Prop_lut6_I4_O)        0.326     6.329 r  fsm1/out_tmp_reg_i_7__3/O
                         net (fo=1, routed)           0.545     6.874    multp0/I2[26]
    DSP48_X3Y16          DSP48E1                                      r  multp0/out_tmp_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=563, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y16          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.379ns (23.413%)  route 4.511ns (76.587%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.973     0.973    fsm6/clk
    SLICE_X50Y43         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  fsm6/out_reg[1]/Q
                         net (fo=14, routed)          0.867     2.318    fsm6/fsm6_out[1]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.301     2.619 f  fsm6/C_write_en_INST_0_i_9/O
                         net (fo=1, routed)           1.084     3.703    fsm0/out_tmp_reg__0
    SLICE_X71Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  fsm0/C_write_en_INST_0_i_2/O
                         net (fo=68, routed)          0.638     4.465    fsm5/done_buf_reg[0]_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.150     4.615 r  fsm5/out_tmp_reg_i_34__0/O
                         net (fo=66, routed)          1.520     6.135    fsm1/out_tmp_reg__0_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I4_O)        0.326     6.461 r  fsm1/out_tmp_reg_i_14__3/O
                         net (fo=1, routed)           0.402     6.863    multp0/I2[19]
    DSP48_X3Y16          DSP48E1                                      r  multp0/out_tmp_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=563, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y16          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 fsm2/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_tmp_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 1.138ns (19.356%)  route 4.741ns (80.644%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.973     0.973    fsm2/clk
    SLICE_X32Y51         FDRE                                         r  fsm2/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[20]/Q
                         net (fo=2, routed)           0.815     2.306    fsm2/fsm2_out[20]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.430 f  fsm2/C_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.845     3.276    fsm2/C_addr0[3]_INST_0_i_13_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.400 f  fsm2/C_addr0[3]_INST_0_i_8/O
                         net (fo=6, routed)           0.497     3.896    fsm2/C_addr0[3]_INST_0_i_8_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.124     4.020 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.631     4.652    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  fsm2/out_tmp_reg_i_34__2/O
                         net (fo=64, routed)          1.362     6.138    cond_computed0/out_tmp_reg
    SLICE_X12Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.262 r  cond_computed0/out_tmp_reg_i_7__0/O
                         net (fo=1, routed)           0.591     6.852    multp2/I2[26]
    DSP48_X0Y16          DSP48E1                                      r  multp2/out_tmp_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=563, unset)          0.924     7.924    multp2/clk
    DSP48_X0Y16          DSP48E1                                      r  multp2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     7.439    multp2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 fsm2/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_tmp_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 1.138ns (19.085%)  route 4.825ns (80.915%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.973     0.973    fsm2/clk
    SLICE_X32Y51         FDRE                                         r  fsm2/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  fsm2/out_reg[20]/Q
                         net (fo=2, routed)           0.815     2.306    fsm2/fsm2_out[20]
    SLICE_X33Y51         LUT4 (Prop_lut4_I1_O)        0.124     2.430 f  fsm2/C_addr0[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.845     3.276    fsm2/C_addr0[3]_INST_0_i_13_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.400 f  fsm2/C_addr0[3]_INST_0_i_8/O
                         net (fo=6, routed)           0.497     3.896    fsm2/C_addr0[3]_INST_0_i_8_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.124     4.020 r  fsm2/B_addr0[3]_INST_0_i_1/O
                         net (fo=8, routed)           0.631     4.652    fsm2/B_addr0[3]_INST_0_i_1_n_0
    SLICE_X32Y42         LUT3 (Prop_lut3_I0_O)        0.124     4.776 r  fsm2/out_tmp_reg_i_34__2/O
                         net (fo=64, routed)          1.134     5.910    cond_computed0/out_tmp_reg
    SLICE_X20Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.034 r  cond_computed0/out_tmp_reg_i_25__0/O
                         net (fo=2, routed)           0.902     6.936    multp2/I1_0[8]
    DSP48_X0Y16          DSP48E1                                      r  multp2/out_tmp_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=563, unset)          0.924     7.924    multp2/clk
    DSP48_X0Y16          DSP48E1                                      r  multp2/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X0Y16          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     7.527    multp2/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.527    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 1.379ns (23.486%)  route 4.493ns (76.514%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.973     0.973    fsm6/clk
    SLICE_X50Y43         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  fsm6/out_reg[1]/Q
                         net (fo=14, routed)          0.867     2.318    fsm6/fsm6_out[1]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.301     2.619 f  fsm6/C_write_en_INST_0_i_9/O
                         net (fo=1, routed)           1.084     3.703    fsm0/out_tmp_reg__0
    SLICE_X71Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  fsm0/C_write_en_INST_0_i_2/O
                         net (fo=68, routed)          0.638     4.465    fsm5/done_buf_reg[0]_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.150     4.615 r  fsm5/out_tmp_reg_i_34__0/O
                         net (fo=66, routed)          1.501     6.116    fsm1/out_tmp_reg__0_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I4_O)        0.326     6.442 r  fsm1/out_tmp_reg_i_16__3/O
                         net (fo=1, routed)           0.402     6.845    multp0/I2[17]
    DSP48_X3Y16          DSP48E1                                      r  multp0/out_tmp_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=563, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y16          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.379ns (23.507%)  route 4.487ns (76.493%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.973     0.973    fsm6/clk
    SLICE_X50Y43         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  fsm6/out_reg[1]/Q
                         net (fo=14, routed)          0.867     2.318    fsm6/fsm6_out[1]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.301     2.619 f  fsm6/C_write_en_INST_0_i_9/O
                         net (fo=1, routed)           1.084     3.703    fsm0/out_tmp_reg__0
    SLICE_X71Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  fsm0/C_write_en_INST_0_i_2/O
                         net (fo=68, routed)          0.638     4.465    fsm5/done_buf_reg[0]_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.150     4.615 r  fsm5/out_tmp_reg_i_34__0/O
                         net (fo=66, routed)          1.497     6.112    fsm1/out_tmp_reg__0_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I4_O)        0.326     6.438 r  fsm1/out_tmp_reg_i_15__3/O
                         net (fo=1, routed)           0.401     6.839    multp0/I2[18]
    DSP48_X3Y16          DSP48E1                                      r  multp0/out_tmp_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=563, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y16          DSP48E1                                      r  multp0/out_tmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y16          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450     7.439    multp0/out_tmp_reg
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_tmp0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.379ns (23.530%)  route 4.482ns (76.470%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.973     0.973    fsm6/clk
    SLICE_X50Y43         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  fsm6/out_reg[1]/Q
                         net (fo=14, routed)          0.867     2.318    fsm6/fsm6_out[1]
    SLICE_X52Y43         LUT4 (Prop_lut4_I1_O)        0.301     2.619 f  fsm6/C_write_en_INST_0_i_9/O
                         net (fo=1, routed)           1.084     3.703    fsm0/out_tmp_reg__0
    SLICE_X71Y43         LUT6 (Prop_lut6_I1_O)        0.124     3.827 f  fsm0/C_write_en_INST_0_i_2/O
                         net (fo=68, routed)          0.638     4.465    fsm5/done_buf_reg[0]_0
    SLICE_X72Y43         LUT5 (Prop_lut5_I4_O)        0.150     4.615 r  fsm5/out_tmp_reg_i_34__0/O
                         net (fo=66, routed)          1.278     5.894    fsm1/out_tmp_reg__0_0
    SLICE_X94Y41         LUT6 (Prop_lut6_I4_O)        0.326     6.220 r  fsm1/out_tmp_reg_i_32__2/O
                         net (fo=2, routed)           0.614     6.834    multp0/I1[1]
    DSP48_X3Y17          DSP48E1                                      r  multp0/out_tmp0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=563, unset)          0.924     7.924    multp0/clk
    DSP48_X3Y17          DSP48E1                                      r  multp0/out_tmp0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X3Y17          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450     7.439    multp0/out_tmp0
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  0.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.410     0.410    multp0/clk
    SLICE_X89Y42         FDRE                                         r  multp0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.100     0.651    multp0/p_1_in[10]
    SLICE_X86Y42         FDRE                                         r  multp0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.432     0.432    multp0/clk
    SLICE_X86Y42         FDRE                                         r  multp0/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y42         FDRE (Hold_fdre_C_D)         0.075     0.507    multp0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 multp3/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp3/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.410     0.410    multp3/clk
    SLICE_X37Y48         FDRE                                         r  multp3/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp3/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.110     0.661    multp3/p_1_in[12]
    SLICE_X37Y47         FDRE                                         r  multp3/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.432     0.432    multp3/clk
    SLICE_X37Y47         FDRE                                         r  multp3/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.070     0.502    multp3/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 multp4/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp4/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.410     0.410    multp4/clk
    SLICE_X34Y49         FDRE                                         r  multp4/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  multp4/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.059     0.617    multp4/p_1_in[15]
    SLICE_X34Y49         FDRE                                         r  multp4/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.432     0.432    multp4/clk
    SLICE_X34Y49         FDRE                                         r  multp4/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.022     0.454    multp4/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 multp3/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp3/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.410     0.410    multp3/clk
    SLICE_X35Y47         FDRE                                         r  multp3/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp3/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.116     0.667    multp3/p_1_in[10]
    SLICE_X35Y47         FDRE                                         r  multp3/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.432     0.432    multp3/clk
    SLICE_X35Y47         FDRE                                         r  multp3/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.070     0.502    multp3/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.410     0.410    multp0/clk
    SLICE_X88Y42         FDRE                                         r  multp0/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.118     0.669    multp0/p_1_in[13]
    SLICE_X89Y42         FDRE                                         r  multp0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.432     0.432    multp0/clk
    SLICE_X89Y42         FDRE                                         r  multp0/out_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X89Y42         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 multp0/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.410     0.410    multp0/clk
    SLICE_X88Y40         FDRE                                         r  multp0/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  multp0/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.118     0.669    multp0/p_1_in[1]
    SLICE_X89Y40         FDRE                                         r  multp0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.432     0.432    multp0/clk
    SLICE_X89Y40         FDRE                                         r  multp0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X89Y40         FDRE (Hold_fdre_C_D)         0.070     0.502    multp0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.410     0.410    multp1/clk
    SLICE_X35Y39         FDRE                                         r  multp1/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp1/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.055     0.593    multp1/p_1_in[15]
    SLICE_X35Y39         FDRE                                         r  multp1/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.432     0.432    multp1/clk
    SLICE_X35Y39         FDRE                                         r  multp1/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)        -0.006     0.426    multp1/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 multp2/out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp2/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.410     0.410    multp2/clk
    SLICE_X25Y38         FDRE                                         r  multp2/out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp2/out_tmp_reg[15]/Q
                         net (fo=1, routed)           0.055     0.593    multp2/p_1_in[15]
    SLICE_X25Y38         FDRE                                         r  multp2/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.432     0.432    multp2/clk
    SLICE_X25Y38         FDRE                                         r  multp2/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y38         FDRE (Hold_fdre_C_D)        -0.006     0.426    multp2/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 multp4/out_tmp_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp4/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.410     0.410    multp4/clk
    SLICE_X35Y49         FDRE                                         r  multp4/out_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp4/out_tmp_reg[9]/Q
                         net (fo=1, routed)           0.055     0.593    multp4/p_1_in[9]
    SLICE_X35Y49         FDRE                                         r  multp4/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.432     0.432    multp4/clk
    SLICE_X35Y49         FDRE                                         r  multp4/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)        -0.006     0.426    multp4/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 multp1/out_tmp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            multp1/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.410     0.410    multp1/clk
    SLICE_X35Y39         FDRE                                         r  multp1/out_tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  multp1/out_tmp_reg[12]/Q
                         net (fo=1, routed)           0.054     0.593    multp1/p_1_in[12]
    SLICE_X35Y39         FDRE                                         r  multp1/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=563, unset)          0.432     0.432    multp1/clk
    SLICE_X35Y39         FDRE                                         r  multp1/out_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)        -0.008     0.424    multp1/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y16   multp0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y14   multp1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X0Y16   multp2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y17   multp3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   multp4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y18   multp0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y16   multp1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X1Y15   multp2/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y19   multp3/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y21   multp4/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y39  A_j2_k0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y41  A_j2_k0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X25Y40  A_j2_k0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y39  A_j2_k0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y40  A_j2_k0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y43  A_j2_k0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y41  A_j2_k0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y41  A_j2_k0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X22Y38  A_j2_k0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y37  A_j2_k0/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y39  A_j2_k0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y41  A_j2_k0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X25Y40  A_j2_k0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X20Y39  A_j2_k0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y40  A_j2_k0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y43  A_j2_k0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y41  A_j2_k0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X21Y41  A_j2_k0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X22Y38  A_j2_k0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X24Y37  A_j2_k0/out_reg[18]/C



