C:\lscc\iCEcube2.2017.08\synpbase\bin64\c_hdl.exe  -osyn  C:\git\FPGA\And_Gate\And_Gate_Implmnt\synwork\And_Gate_comp.srs  -hdllog  C:\git\FPGA\And_Gate\And_Gate_Implmnt\synlog\And_Gate_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -primux -fixsmult -infer_seqShift -ice -sdff_counter -nram -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\git\FPGA\And_Gate\And_Gate_Implmnt\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\git\FPGA\And_Gate.vhd 
rc:0 success:1 runtime:2
file:C:\git\FPGA\And_Gate\And_Gate_Implmnt\synwork\And_Gate_comp.srs|io:o|time:1534304825|size:1452|exec:0
file:C:\git\FPGA\And_Gate\And_Gate_Implmnt\synlog\And_Gate_compiler.srr|io:o|time:1534304825|size:2695|exec:0
file:C:\git\FPGA\And_Gate.vhd|io:i|time:1534304079|size:315|exec:0
file:C:\lscc\iCEcube2.2017.08\synpbase\bin\c_hdl.exe|io:i|time:1534283721|size:1338368|exec:1
file:C:\lscc\iCEcube2.2017.08\synpbase\bin64\c_hdl.exe|io:i|time:1534283726|size:1754112|exec:1
