/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell SVT periphery */
/*# Library Name   : ts1n28hpcpsvtb32768x36m16swso (user specify : TS1N28HPCPSVTB32768X36M16SWSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/13, 17:41:17										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcpsvtb32768x36m16swso_ffg1p05v125c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 1.050000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 125.000000 ;
    nom_voltage : 1.050000 ;
    operating_conditions ( "ffg1p05v125c" ) {
        process : 1 ;
        temperature : 125 ;
        voltage : 1.050000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg1p05v125c ;
    default_max_transition : 0.255000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
        index_2 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_14_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 15 ;
    bit_from : 14 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_35_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 36 ;
    bit_from : 35 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPSVTB32768X36M16SWSO ) {
    memory () {
        type : ram ;
        address_width : 15 ;
        word_width : 36 ;
    }
    area : 231389.896350 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002620 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "7.442179" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "737.753100" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "11.891910, 11.895910, 11.894110, 11.897310, 11.892210" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.671388, 0.673872, 0.676032, 0.677544, 0.796875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "11.891910, 11.895910, 11.894110, 11.897310, 11.892210" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000934 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.863078" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "20.004075" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.920783, 0.923283, 0.925783, 0.929283, 0.940983" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.671388, 0.673872, 0.676032, 0.677544, 0.796875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.920783, 0.923283, 0.925783, 0.929283, 0.940983" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_35_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.012600, 0.012600, 0.012600, 0.012600, 0.012600" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.009030, 0.009030, 0.009030, 0.009030, 0.009030" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "2.455422, 2.472822, 2.497522, 2.598122, 2.856122",\
              "2.458622, 2.476022, 2.500722, 2.601322, 2.859322",\
              "2.463722, 2.481122, 2.505822, 2.606422, 2.864422",\
              "2.473222, 2.490622, 2.515322, 2.615922, 2.873922",\
              "2.501022, 2.518422, 2.543122, 2.643722, 2.901722"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.005500, 0.011500, 0.021400, 0.061800, 0.163500" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "2.455422, 2.472822, 2.497522, 2.598122, 2.856122",\
              "2.458622, 2.476022, 2.500722, 2.601322, 2.859322",\
              "2.463722, 2.481122, 2.505822, 2.606422, 2.864422",\
              "2.473222, 2.490622, 2.515322, 2.615922, 2.873922",\
              "2.501022, 2.518422, 2.543122, 2.643722, 2.901722"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.005800, 0.011500, 0.021400, 0.061800, 0.163400" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.424280, 0.432290, 0.441470, 0.475670, 0.562160",\
              "0.426620, 0.434630, 0.443810, 0.478010, 0.564500",\
              "0.427880, 0.435890, 0.445070, 0.479270, 0.565760",\
              "0.428510, 0.436520, 0.445700, 0.479900, 0.566390",\
              "0.425180, 0.433190, 0.442370, 0.476570, 0.563060"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.424280, 0.432290, 0.441470, 0.475670, 0.562160",\
              "0.426620, 0.434630, 0.443810, 0.478010, 0.564500",\
              "0.427880, 0.435890, 0.445070, 0.479270, 0.565760",\
              "0.428510, 0.436520, 0.445700, 0.479900, 0.566390",\
              "0.425180, 0.433190, 0.442370, 0.476570, 0.563060"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.008500, 0.023200, 0.043700, 0.125900, 0.336700" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.008500, 0.023200, 0.043700, 0.125900, 0.336700" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.671388, 0.680892, 0.697200, 0.768156, 0.942792",\
              "0.673872, 0.683376, 0.699684, 0.770640, 0.945276",\
              "0.676032, 0.685536, 0.701844, 0.772800, 0.947436",\
              "0.677544, 0.687048, 0.703356, 0.774312, 0.948948",\
              "0.672792, 0.682296, 0.698604, 0.769560, 0.944196"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.010200, 0.036900, 0.073500, 0.218800, 0.585000" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.671388, 0.680892, 0.697200, 0.768156, 0.942792",\
              "0.673872, 0.683376, 0.699684, 0.770640, 0.945276",\
              "0.676032, 0.685536, 0.701844, 0.772800, 0.947436",\
              "0.677544, 0.687048, 0.703356, 0.774312, 0.948948",\
              "0.672792, 0.682296, 0.698604, 0.769560, 0.944196"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.010200, 0.036900, 0.073500, 0.218800, 0.585000" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.255000 ;
        capacitance : 0.045456 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.081653, 0.084269, 0.085904, 0.106250, 0.318750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.095714, 0.099529, 0.104325, 0.111955, 0.318750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.671388, 0.673872, 0.676032, 0.677544, 0.796875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.671388, 0.673872, 0.676032, 0.677544, 0.796875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "24.990945" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "27.328875" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.140490" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000880 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.077700" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.063525" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087572, 0.090617, 0.093242, 0.097652, 0.107837",\
              "0.087677, 0.090722, 0.093347, 0.097757, 0.107942",\
              "0.087572, 0.090617, 0.093242, 0.097652, 0.107837",\
              "0.087572, 0.090617, 0.093242, 0.097652, 0.107837",\
              "0.087677, 0.090722, 0.093347, 0.097757, 0.107942"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.087572, 0.090617, 0.093242, 0.097652, 0.107837",\
              "0.087677, 0.090722, 0.093347, 0.097757, 0.107942",\
              "0.087572, 0.090617, 0.093242, 0.097652, 0.107837",\
              "0.087572, 0.090617, 0.093242, 0.097652, 0.107837",\
              "0.087677, 0.090722, 0.093347, 0.097757, 0.107942"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.063547, 0.060577, 0.058707, 0.056507, 0.052657",\
              "0.066297, 0.063327, 0.061457, 0.059257, 0.055407",\
              "0.068057, 0.065087, 0.063217, 0.061017, 0.057167",\
              "0.069377, 0.066407, 0.064537, 0.062337, 0.058487",\
              "0.065967, 0.062997, 0.061127, 0.058927, 0.055077"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.063547, 0.060577, 0.058707, 0.056507, 0.052657",\
              "0.066297, 0.063327, 0.061457, 0.059257, 0.055407",\
              "0.068057, 0.065087, 0.063217, 0.061017, 0.057167",\
              "0.069377, 0.066407, 0.064537, 0.062337, 0.058487",\
              "0.065967, 0.062997, 0.061127, 0.058927, 0.055077"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001073 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.026355" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.031080" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.047823, 0.050553, 0.052968, 0.056013, 0.063888",\
              "0.047718, 0.050448, 0.052863, 0.055908, 0.063783",\
              "0.047928, 0.050658, 0.053073, 0.056118, 0.063993",\
              "0.047718, 0.050448, 0.052863, 0.055908, 0.063783",\
              "0.047823, 0.050553, 0.052968, 0.056013, 0.063888"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.047823, 0.050553, 0.052968, 0.056013, 0.063888",\
              "0.047718, 0.050448, 0.052863, 0.055908, 0.063783",\
              "0.047928, 0.050658, 0.053073, 0.056118, 0.063993",\
              "0.047718, 0.050448, 0.052863, 0.055908, 0.063783",\
              "0.047823, 0.050553, 0.052968, 0.056013, 0.063888"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065747, 0.063437, 0.062007, 0.060467, 0.057717",\
              "0.068387, 0.066077, 0.064647, 0.063107, 0.060357",\
              "0.070257, 0.067947, 0.066517, 0.064977, 0.062227",\
              "0.071577, 0.069267, 0.067837, 0.066297, 0.063547",\
              "0.068167, 0.065857, 0.064427, 0.062887, 0.060137"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065747, 0.063437, 0.062007, 0.060467, 0.057717",\
              "0.068387, 0.066077, 0.064647, 0.063107, 0.060357",\
              "0.070257, 0.067947, 0.066517, 0.064977, 0.062227",\
              "0.071577, 0.069267, 0.067837, 0.066297, 0.063547",\
              "0.068167, 0.065857, 0.064427, 0.062887, 0.060137"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_14_to_0 ;
        direction : input ;
        capacitance : 0.000814 ;
        pin ( A[14:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.012600" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.014805" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.062967, 0.065382, 0.067377, 0.070002, 0.077562",\
              "0.062967, 0.065382, 0.067377, 0.070002, 0.077562",\
              "0.062862, 0.065277, 0.067272, 0.069897, 0.077457",\
              "0.062967, 0.065382, 0.067377, 0.070002, 0.077562",\
              "0.062967, 0.065382, 0.067377, 0.070002, 0.077562"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.062967, 0.065382, 0.067377, 0.070002, 0.077562",\
              "0.062967, 0.065382, 0.067377, 0.070002, 0.077562",\
              "0.062862, 0.065277, 0.067272, 0.069897, 0.077457",\
              "0.062967, 0.065382, 0.067377, 0.070002, 0.077562",\
              "0.062967, 0.065382, 0.067377, 0.070002, 0.077562"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067067, 0.066077, 0.065967, 0.067067, 0.073007",\
              "0.069817, 0.068827, 0.068717, 0.069817, 0.075757",\
              "0.071577, 0.070587, 0.070477, 0.071577, 0.077517",\
              "0.072897, 0.071907, 0.071797, 0.072897, 0.078837",\
              "0.069487, 0.068497, 0.068387, 0.069487, 0.075427"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.067067, 0.066077, 0.065967, 0.067067, 0.073007",\
              "0.069817, 0.068827, 0.068717, 0.069817, 0.075757",\
              "0.071577, 0.070587, 0.070477, 0.071577, 0.077517",\
              "0.072897, 0.071907, 0.071797, 0.072897, 0.078837",\
              "0.069487, 0.068497, 0.068387, 0.069487, 0.075427"\
               ) ;
            }
        }
    }
    bus ( BWEB ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000891 ;
        pin ( BWEB[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.012705" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.017850" ) ;
                }
            }
           internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
           internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.044674, 0.046629, 0.048814, 0.051344, 0.056864",\
              "0.042259, 0.044214, 0.046399, 0.048929, 0.054449",\
              "0.039039, 0.040994, 0.043179, 0.045709, 0.051229",\
              "0.036164, 0.038119, 0.040304, 0.042834, 0.048354",\
              "0.038349, 0.040304, 0.042489, 0.045019, 0.050539"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.044674, 0.046629, 0.048814, 0.051344, 0.056864",\
              "0.042259, 0.044214, 0.046399, 0.048929, 0.054449",\
              "0.039039, 0.040994, 0.043179, 0.045709, 0.051229",\
              "0.036164, 0.038119, 0.040304, 0.042834, 0.048354",\
              "0.038349, 0.040304, 0.042489, 0.045019, 0.050539"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065859, 0.063214, 0.060799, 0.058269, 0.052749",\
              "0.068274, 0.065629, 0.063214, 0.060684, 0.055164",\
              "0.071724, 0.069079, 0.066664, 0.064134, 0.058614",\
              "0.074829, 0.072184, 0.069769, 0.067239, 0.061719",\
              "0.072759, 0.070114, 0.067699, 0.065169, 0.059649"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065859, 0.063214, 0.060799, 0.058269, 0.052749",\
              "0.068274, 0.065629, 0.063214, 0.060684, 0.055164",\
              "0.071724, 0.069079, 0.066664, 0.064134, 0.058614",\
              "0.074829, 0.072184, 0.069769, 0.067239, 0.061719",\
              "0.072759, 0.070114, 0.067699, 0.065169, 0.059649"\
               ) ;
            }      
        }
    }
    bus ( D ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000905 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.014385" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.016170" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.036790, 0.038745, 0.040815, 0.043460, 0.049555",\
              "0.034260, 0.036215, 0.038285, 0.040930, 0.047025",\
              "0.031500, 0.032880, 0.034950, 0.037595, 0.043690",\
              "0.031500, 0.031500, 0.032190, 0.034835, 0.040930",\
              "0.031500, 0.032420, 0.034490, 0.037135, 0.043230"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.036790, 0.038745, 0.040815, 0.043460, 0.049555",\
              "0.034260, 0.036215, 0.038285, 0.040930, 0.047025",\
              "0.031500, 0.032880, 0.034950, 0.037595, 0.043690",\
              "0.031500, 0.031500, 0.032190, 0.034835, 0.040930",\
              "0.031500, 0.032420, 0.034490, 0.037135, 0.043230"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.065412, 0.063112, 0.060697, 0.057937, 0.052647",\
              "0.067942, 0.065642, 0.063227, 0.060467, 0.055177",\
              "0.071507, 0.069207, 0.066792, 0.064032, 0.058742",\
              "0.074612, 0.072312, 0.069897, 0.067137, 0.061847",\
              "0.072427, 0.070127, 0.067712, 0.064952, 0.059662"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065412, 0.063112, 0.060697, 0.057937, 0.052647",\
              "0.067942, 0.065642, 0.063227, 0.060467, 0.055177",\
              "0.071507, 0.069207, 0.066792, 0.064032, 0.058742",\
              "0.074612, 0.072312, 0.069897, 0.067137, 0.061847",\
              "0.072427, 0.070127, 0.067712, 0.064952, 0.059662"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 1848.367500 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 14175.630000 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 18595.290000 ;
    }
}
}
