<stg><name>sao_top</name>


<trans_list>

<trans id="457" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="p_read_65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="p_read_65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="7" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="1"/>
<literal name="sao_merge_left_flag_021" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="7" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="1"/>
<literal name="sao_merge_left_flag_021" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="8" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="9" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="9" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="!0"/>
<literal name="clIdx_1" val="!1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="9" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="binVal_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="binVal_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="11" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="14" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="14" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="binVal" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="binVal" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="16" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="18" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="19" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="21" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="23" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="29" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="sao_merge_up_flag_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="32" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="sao_merge_up_flag_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:54 %out_sao_band_position38_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_sao_band_position38_6_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:55 %out_sao_band_position37_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_sao_band_position37_6_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:56 %out_SaoEOClass_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoEOClass_6_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:57 %out_sao_band_position_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_sao_band_position_6_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:58 %out_SaoEOClass36_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoEOClass36_6_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:59 %out_SaoEOClass35_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoEOClass35_6_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:60 %out_SaoTypeIdx34_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx34_6_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:61 %out_SaoTypeIdx33_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx33_6_loc"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:62 %out_SaoTypeIdx_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx_6_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:63 %out_sao_band_position38_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_sao_band_position38_3_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:64 %out_sao_band_position37_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_sao_band_position37_3_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:65 %out_SaoEOClass_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoEOClass_3_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:66 %out_sao_band_position_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_sao_band_position_3_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:67 %out_SaoEOClass36_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoEOClass36_3_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:68 %out_SaoEOClass35_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoEOClass35_3_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:69 %out_SaoTypeIdx34_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx34_3_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:70 %out_SaoTypeIdx33_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx33_3_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:71 %out_SaoTypeIdx_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx_3_loc"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:72 %symbolVal_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="symbolVal_4_loc"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:73 %state_ivlOffset_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_ivlOffset_8_loc"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:74 %state_bstate_held_aligned_word_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_11_loc"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:75 %state_bstate_n_bits_held_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_11_loc"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:76 %state_bstate_currIdx_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_11_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="31" op_0_bw="64">
<![CDATA[
codeRepl:77 %p_loc6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:78 %p_loc5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:79 %p_loc4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:80 %state_ivlOffset_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_ivlOffset_6_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:81 %state_bstate_held_aligned_word_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_8_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:82 %state_bstate_n_bits_held_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_8_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:83 %state_bstate_currIdx_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_8_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:84 %ret_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="ret_1_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:85 %state_bstate_held_aligned_word_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_7_loc"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:86 %state_bstate_n_bits_held_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_7_loc"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:87 %state_bstate_currIdx_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_7_loc"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:88 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="64">
<![CDATA[
codeRepl:91 %sao_offset_abs = alloca i64 1

]]></Node>
<StgValue><ssdm name="sao_offset_abs"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="64">
<![CDATA[
codeRepl:92 %sao_offset_sign = alloca i64 1

]]></Node>
<StgValue><ssdm name="sao_offset_sign"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:93 %call_ln0 = call void @sao_top_Pipeline_1, i8 %sao_offset_abs

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:94 %call_ln0 = call void @sao_top_Pipeline_2, i1 %sao_offset_sign

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:0 %p_read_39 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read612

]]></Node>
<StgValue><ssdm name="p_read_39"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
codeRepl:1 %p_read_40 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read410

]]></Node>
<StgValue><ssdm name="p_read_40"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:2 %p_read_41 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read351

]]></Node>
<StgValue><ssdm name="p_read_41"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:3 %p_read_42 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read50

]]></Node>
<StgValue><ssdm name="p_read_42"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:4 %p_read_43 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read49

]]></Node>
<StgValue><ssdm name="p_read_43"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:5 %p_read_44 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read48

]]></Node>
<StgValue><ssdm name="p_read_44"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:6 %p_read_45 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read47

]]></Node>
<StgValue><ssdm name="p_read_45"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:7 %p_read_46 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read46

]]></Node>
<StgValue><ssdm name="p_read_46"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:8 %p_read_47 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read45

]]></Node>
<StgValue><ssdm name="p_read_47"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:9 %p_read_48 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read44

]]></Node>
<StgValue><ssdm name="p_read_48"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:10 %p_read_49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read43

]]></Node>
<StgValue><ssdm name="p_read_49"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:11 %p_read_50 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read42

]]></Node>
<StgValue><ssdm name="p_read_50"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:12 %p_read_51 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read41

]]></Node>
<StgValue><ssdm name="p_read_51"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:13 %p_read_52 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read40

]]></Node>
<StgValue><ssdm name="p_read_52"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:14 %p_read_53 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read39

]]></Node>
<StgValue><ssdm name="p_read_53"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:15 %p_read_54 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read38

]]></Node>
<StgValue><ssdm name="p_read_54"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:16 %p_read_55 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37

]]></Node>
<StgValue><ssdm name="p_read_55"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:17 %p_read_56 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36

]]></Node>
<StgValue><ssdm name="p_read_56"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:18 %p_read_57 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35

]]></Node>
<StgValue><ssdm name="p_read_57"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:19 %p_read_58 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34

]]></Node>
<StgValue><ssdm name="p_read_58"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:20 %p_read_59 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33

]]></Node>
<StgValue><ssdm name="p_read_59"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:21 %p_read_60 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32

]]></Node>
<StgValue><ssdm name="p_read_60"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:22 %p_read_61 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31

]]></Node>
<StgValue><ssdm name="p_read_61"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:23 %p_read3056 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30

]]></Node>
<StgValue><ssdm name="p_read3056"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:24 %p_read_62 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read29

]]></Node>
<StgValue><ssdm name="p_read_62"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:25 %p_read_63 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read28

]]></Node>
<StgValue><ssdm name="p_read_63"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:26 %p_read_64 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read27

]]></Node>
<StgValue><ssdm name="p_read_64"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:27 %p_read_65 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read226

]]></Node>
<StgValue><ssdm name="p_read_65"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:28 %p_read_66 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read25

]]></Node>
<StgValue><ssdm name="p_read_66"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:29 %p_read_67 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_67"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:30 %p_read_68 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_68"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:31 %p_read_69 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read22

]]></Node>
<StgValue><ssdm name="p_read_69"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:32 %p_read_70 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read21

]]></Node>
<StgValue><ssdm name="p_read_70"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:33 %p_read2046 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read20

]]></Node>
<StgValue><ssdm name="p_read2046"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:34 %p_read_71 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_71"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:35 %p_read_72 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_72"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:36 %p_read_73 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_73"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:37 %p_read_74 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_74"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:38 %p_read_75 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_75"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:39 %p_read_76 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_76"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:40 %p_read_77 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_77"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:41 %p_read_78 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_78"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:42 %p_read_79 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_79"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:43 %p_read1036 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10

]]></Node>
<StgValue><ssdm name="p_read1036"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:44 %p_read935 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9

]]></Node>
<StgValue><ssdm name="p_read935"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:45 %p_read834 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8

]]></Node>
<StgValue><ssdm name="p_read834"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:46 %p_read733 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7

]]></Node>
<StgValue><ssdm name="p_read733"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:47 %p_read632 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6

]]></Node>
<StgValue><ssdm name="p_read632"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:48 %p_read531 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5

]]></Node>
<StgValue><ssdm name="p_read531"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:49 %p_read430 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4

]]></Node>
<StgValue><ssdm name="p_read430"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:50 %p_read329 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3

]]></Node>
<StgValue><ssdm name="p_read329"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:51 %p_read228 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2

]]></Node>
<StgValue><ssdm name="p_read228"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:52 %p_read127 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read1

]]></Node>
<StgValue><ssdm name="p_read127"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:53 %p_read26 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read

]]></Node>
<StgValue><ssdm name="p_read26"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="9">
<![CDATA[
codeRepl:89 %p_read410_cast6 = zext i9 %p_read_40

]]></Node>
<StgValue><ssdm name="p_read410_cast6"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="31" op_0_bw="9">
<![CDATA[
codeRepl:90 %p_read410_cast = zext i9 %p_read_40

]]></Node>
<StgValue><ssdm name="p_read410_cast"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:93 %call_ln0 = call void @sao_top_Pipeline_1, i8 %sao_offset_abs

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:94 %call_ln0 = call void @sao_top_Pipeline_2, i1 %sao_offset_sign

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:95 %br_ln128 = br i1 %p_read_65, void %.thread, void

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="112" op_0_bw="112" op_1_bw="31" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="32">
<![CDATA[
:0 %call_ret1 = call i112 @parseSAOMergeFlag, i31 %p_read410_cast, i32 2, i8 7, i8 %p_read_39, i8 %p_read_39, i8 %bStream, i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="135" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="112" op_0_bw="112" op_1_bw="31" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="32">
<![CDATA[
:0 %call_ret1 = call i112 @parseSAOMergeFlag, i31 %p_read410_cast, i32 2, i8 7, i8 %p_read_39, i8 %p_read_39, i8 %bStream, i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="112">
<![CDATA[
:1 %symbolVal = extractvalue i112 %call_ret1

]]></Node>
<StgValue><ssdm name="symbolVal"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="112">
<![CDATA[
:2 %state_bstate_currIdx_ret1 = extractvalue i112 %call_ret1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_ret1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="112">
<![CDATA[
:3 %state_ivlOffset_ret1 = extractvalue i112 %call_ret1

]]></Node>
<StgValue><ssdm name="state_ivlOffset_ret1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="31" op_0_bw="32">
<![CDATA[
:4 %trunc_ln129 = trunc i32 %state_ivlOffset_ret1

]]></Node>
<StgValue><ssdm name="trunc_ln129"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="112">
<![CDATA[
:5 %state_bstate_n_bits_held_ret1 = extractvalue i112 %call_ret1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_ret1"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="112">
<![CDATA[
:6 %state_bstate_held_aligned_word_ret1 = extractvalue i112 %call_ret1

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_ret1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %sao_merge_left_flag = icmp_ne  i32 %symbolVal, i32 0

]]></Node>
<StgValue><ssdm name="sao_merge_left_flag"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="143" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln134 = and i1 %sao_merge_left_flag, i1 %p_read_41

]]></Node>
<StgValue><ssdm name="and_ln134"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln134 = br i1 %and_ln134, void %.thread, void

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="145" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="112" op_0_bw="112" op_1_bw="31" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0 %call_ret2 = call i112 @parseSAOMergeFlag, i31 %trunc_ln129, i32 %state_bstate_currIdx_ret1, i8 %state_bstate_n_bits_held_ret1, i8 %state_bstate_held_aligned_word_ret1, i8 %state_bstate_held_aligned_word_ret1, i8 %bStream, i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="146" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="112" op_0_bw="112" op_1_bw="31" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0 %call_ret2 = call i112 @parseSAOMergeFlag, i31 %trunc_ln129, i32 %state_bstate_currIdx_ret1, i8 %state_bstate_n_bits_held_ret1, i8 %state_bstate_held_aligned_word_ret1, i8 %state_bstate_held_aligned_word_ret1, i8 %bStream, i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="112">
<![CDATA[
:1 %symbolVal_1 = extractvalue i112 %call_ret2

]]></Node>
<StgValue><ssdm name="symbolVal_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="112">
<![CDATA[
:2 %state_bstate_currIdx_ret2 = extractvalue i112 %call_ret2

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_ret2"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="112">
<![CDATA[
:3 %state_ivlOffset_ret2 = extractvalue i112 %call_ret2

]]></Node>
<StgValue><ssdm name="state_ivlOffset_ret2"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="112">
<![CDATA[
:4 %state_bstate_n_bits_held_ret2 = extractvalue i112 %call_ret2

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_ret2"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="112">
<![CDATA[
:5 %state_bstate_held_aligned_word_ret2 = extractvalue i112 %call_ret2

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_ret2"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %sao_merge_up_flag = icmp_ne  i32 %symbolVal_1, i32 0

]]></Node>
<StgValue><ssdm name="sao_merge_up_flag"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read_65" val="1"/>
<literal name="and_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln137 = br void %.thread

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.thread:0 %state_bstate_currIdx_0 = phi i32 %state_bstate_currIdx_ret2, void, i32 2, void %codeRepl, i32 %state_bstate_currIdx_ret1, void

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_0"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.thread:1 %state_bstate_n_bits_held_0 = phi i8 %state_bstate_n_bits_held_ret2, void, i8 7, void %codeRepl, i8 %state_bstate_n_bits_held_ret1, void

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_0"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.thread:2 %state_bstate_held_aligned_word_0 = phi i8 %state_bstate_held_aligned_word_ret2, void, i8 %p_read_39, void %codeRepl, i8 %state_bstate_held_aligned_word_ret1, void

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_0"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.thread:3 %state_ivlOffset_0 = phi i32 %state_ivlOffset_ret2, void, i32 %p_read410_cast6, void %codeRepl, i32 %state_ivlOffset_ret1, void

]]></Node>
<StgValue><ssdm name="state_ivlOffset_0"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
.thread:4 %sao_merge_left_flag_021 = phi i1 1, void, i1 0, void %codeRepl, i1 %sao_merge_left_flag, void

]]></Node>
<StgValue><ssdm name="sao_merge_left_flag_021"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
.thread:5 %sao_merge_up_flag_1 = phi i1 %sao_merge_up_flag, void, i1 0, void %codeRepl, i1 0, void

]]></Node>
<StgValue><ssdm name="sao_merge_up_flag_1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.thread:6 %or_ln141 = or i1 %sao_merge_up_flag_1, i1 %sao_merge_left_flag_021

]]></Node>
<StgValue><ssdm name="or_ln141"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.thread:7 %br_ln141 = br i1 %or_ln141, void %.preheader4.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="32">
<![CDATA[
.preheader4.preheader:0 %clIdx = alloca i32 1

]]></Node>
<StgValue><ssdm name="clIdx"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:1 %sao_eo_class_luma = alloca i32 1

]]></Node>
<StgValue><ssdm name="sao_eo_class_luma"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:2 %sao_eo_class_chroma = alloca i32 1

]]></Node>
<StgValue><ssdm name="sao_eo_class_chroma"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:3 %sao_eo_class_chroma_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sao_eo_class_chroma_1"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:4 %out_sao_band_position38_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_sao_band_position38_0"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:5 %out_sao_band_position37_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_sao_band_position37_0"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:6 %out_sao_band_position_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_sao_band_position_0"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:7 %out_SaoTypeIdx34_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx34_0"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:8 %out_SaoTypeIdx33_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx33_0"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:9 %out_SaoTypeIdx_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx_0"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
.preheader4.preheader:10 %state_ivlOffset_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_ivlOffset_1"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:11 %state_bstate_held_aligned_word_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_1"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="32">
<![CDATA[
.preheader4.preheader:12 %state_bstate_n_bits_held_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_1"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
.preheader4.preheader:13 %state_bstate_currIdx_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_1"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:14 %store_ln142 = store i32 %state_bstate_currIdx_0, i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4.preheader:15 %store_ln142 = store i8 %state_bstate_n_bits_held_0, i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4.preheader:16 %store_ln142 = store i8 %state_bstate_held_aligned_word_0, i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:17 %store_ln142 = store i32 %state_ivlOffset_0, i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4.preheader:18 %store_ln142 = store i2 0, i2 %clIdx

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:19 %br_ln142 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln200 = br i1 %sao_merge_left_flag_021, void %.loopexit11, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln141" val="1"/>
<literal name="sao_merge_left_flag_021" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="16" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8">
<![CDATA[
.preheader15.preheader:0 %call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_201_5, i16 %p_read531, i16 %p_read632, i16 %p_read733, i16 %p_read834, i16 %p_read935, i16 %p_read1036, i16 %p_read_79, i16 %p_read_78, i16 %p_read_77, i16 %p_read_76, i16 %p_read_75, i16 %p_read_74, i16 %p_read_73, i16 %p_read_72, i16 %p_read_71, i8 %p_read_68, i8 %p_read_67, i8 %p_read_66, i8 %p_read2046, i8 %p_read_70, i8 %p_read_69, i16 %out_SaoOffsetVal, i8 %p_read228, i8 %p_read329, i8 %p_read430, i8 %out_SaoTypeIdx_3_loc, i8 %out_SaoTypeIdx33_3_loc, i8 %out_SaoTypeIdx34_3_loc, i8 %out_SaoEOClass35_3_loc, i8 %out_SaoEOClass36_3_loc, i8 %out_sao_band_position_3_loc, i8 %out_SaoEOClass_3_loc, i8 %out_sao_band_position37_3_loc, i8 %out_sao_band_position38_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader4:0 %clIdx_1 = load i2 %clIdx

]]></Node>
<StgValue><ssdm name="clIdx_1"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8">
<![CDATA[
.preheader4:1 %sao_eo_class_luma_load = load i8 %sao_eo_class_luma

]]></Node>
<StgValue><ssdm name="sao_eo_class_luma_load"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8">
<![CDATA[
.preheader4:2 %sao_eo_class_chroma_load = load i8 %sao_eo_class_chroma

]]></Node>
<StgValue><ssdm name="sao_eo_class_chroma_load"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8">
<![CDATA[
.preheader4:3 %sao_eo_class_chroma_1_load = load i8 %sao_eo_class_chroma_1

]]></Node>
<StgValue><ssdm name="sao_eo_class_chroma_1_load"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8">
<![CDATA[
.preheader4:4 %out_sao_band_position38_0_load = load i8 %out_sao_band_position38_0

]]></Node>
<StgValue><ssdm name="out_sao_band_position38_0_load"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8">
<![CDATA[
.preheader4:5 %out_sao_band_position37_0_load = load i8 %out_sao_band_position37_0

]]></Node>
<StgValue><ssdm name="out_sao_band_position37_0_load"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8">
<![CDATA[
.preheader4:6 %out_sao_band_position_0_load = load i8 %out_sao_band_position_0

]]></Node>
<StgValue><ssdm name="out_sao_band_position_0_load"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8">
<![CDATA[
.preheader4:7 %out_SaoTypeIdx34_0_load = load i8 %out_SaoTypeIdx34_0

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx34_0_load"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8">
<![CDATA[
.preheader4:8 %out_SaoTypeIdx33_0_load = load i8 %out_SaoTypeIdx33_0

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx33_0_load"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8">
<![CDATA[
.preheader4:9 %out_SaoTypeIdx_0_load = load i8 %out_SaoTypeIdx_0

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx_0_load"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:10 %icmp_ln142 = icmp_eq  i2 %clIdx_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:11 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4:12 %add_ln142 = add i2 %clIdx_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:13 %br_ln142 = br i1 %icmp_ln142, void %.split18, void %.loopexit12.loopexit

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split18:17 %icmp_ln143 = icmp_eq  i2 %clIdx_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:18 %and_ln143 = and i1 %icmp_ln143, i1 %p_read26

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split18:19 %icmp_ln143_1 = icmp_ne  i2 %clIdx_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:20 %and_ln143_1 = and i1 %icmp_ln143_1, i1 %p_read127

]]></Node>
<StgValue><ssdm name="and_ln143_1"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split18:21 %or_ln143 = or i1 %and_ln143, i1 %and_ln143_1

]]></Node>
<StgValue><ssdm name="or_ln143"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
.loopexit12.loopexit:0 %br_ln0 = br void %.loopexit12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="2">
<![CDATA[
.split18:0 %zext_ln188_1 = zext i2 %clIdx_1

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split18:1 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %clIdx_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="4">
<![CDATA[
.split18:2 %zext_ln188 = zext i4 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split18:3 %add_ln188 = add i4 %tmp_s, i4 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="4">
<![CDATA[
.split18:4 %zext_ln188_2 = zext i4 %add_ln188

]]></Node>
<StgValue><ssdm name="zext_ln188_2"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:5 %out_SaoOffsetVal_addr = getelementptr i16 %out_SaoOffsetVal, i64 0, i64 %zext_ln188_2

]]></Node>
<StgValue><ssdm name="out_SaoOffsetVal_addr"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split18:6 %or_ln182 = or i4 %tmp_s, i4 1

]]></Node>
<StgValue><ssdm name="or_ln182"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split18:7 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln182

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:8 %sao_offset_sign_addr = getelementptr i1 %sao_offset_sign, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="sao_offset_sign_addr"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:9 %sao_offset_sign_addr_1 = getelementptr i1 %sao_offset_sign, i64 0, i64 %zext_ln188

]]></Node>
<StgValue><ssdm name="sao_offset_sign_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split18:10 %or_ln183 = or i4 %tmp_s, i4 3

]]></Node>
<StgValue><ssdm name="or_ln183"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split18:11 %tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln183

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:12 %sao_offset_sign_addr_2 = getelementptr i1 %sao_offset_sign, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="sao_offset_sign_addr_2"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split18:13 %or_ln183_1 = or i4 %tmp_s, i4 2

]]></Node>
<StgValue><ssdm name="or_ln183_1"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="60" op_2_bw="4">
<![CDATA[
.split18:14 %tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln183_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:15 %sao_offset_sign_addr_3 = getelementptr i1 %sao_offset_sign, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="sao_offset_sign_addr_3"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:16 %specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln142"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split18:22 %br_ln143 = br i1 %or_ln143, void %.split18._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0 %switch_ln144 = switch i2 %clIdx_1, void %._crit_edge, i2 0, void, i2 1, void

]]></Node>
<StgValue><ssdm name="switch_ln144"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %state_ivlOffset_1_load = load i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="state_ivlOffset_1_load"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1 %state_bstate_held_aligned_word_1_load = load i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_1_load"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2 %state_bstate_n_bits_held_1_load = load i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_1_load"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3 %state_bstate_currIdx_1_load = load i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_1_load"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="7" op_11_bw="7" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:4 %call_ret3 = call i81 @decode_decision, i1 0, i32 %state_ivlOffset_1_load, i32 %state_bstate_currIdx_1_load, i8 %state_bstate_n_bits_held_1_load, i8 %state_bstate_held_aligned_word_1_load, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %state_ivlOffset_1_load_1 = load i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="state_ivlOffset_1_load_1"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1 %state_bstate_held_aligned_word_1_load_1 = load i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_1_load_1"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2 %state_bstate_n_bits_held_1_load_1 = load i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_1_load_1"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3 %state_bstate_currIdx_1_load_1 = load i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_1_load_1"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="7" op_11_bw="7" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:4 %call_ret8 = call i81 @decode_decision, i1 0, i32 %state_ivlOffset_1_load_1, i32 %state_bstate_currIdx_1_load_1, i8 %state_bstate_n_bits_held_1_load_1, i8 %state_bstate_held_aligned_word_1_load_1, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="233" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="7" op_11_bw="7" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:4 %call_ret3 = call i81 @decode_decision, i1 0, i32 %state_ivlOffset_1_load, i32 %state_bstate_currIdx_1_load, i8 %state_bstate_n_bits_held_1_load, i8 %state_bstate_held_aligned_word_1_load, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="81">
<![CDATA[
:5 %binVal_1 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="binVal_1"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="81">
<![CDATA[
:6 %state_bstate_held_aligned_word_ret4 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_ret4"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="81">
<![CDATA[
:7 %state_bstate_n_bits_held_ret4 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_ret4"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="81">
<![CDATA[
:8 %state_bstate_currIdx_ret4 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_ret4"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="81">
<![CDATA[
:9 %state_ivlOffset_ret5 = extractvalue i81 %call_ret3

]]></Node>
<StgValue><ssdm name="state_ivlOffset_ret5"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln24 = br i1 %binVal_1, void %._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14_crit_edge:0 %store_ln24 = store i32 %state_bstate_currIdx_ret4, i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14_crit_edge:1 %store_ln24 = store i8 %state_bstate_n_bits_held_ret4, i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14_crit_edge:2 %store_ln24 = store i8 %state_bstate_held_aligned_word_ret4, i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14_crit_edge:3 %store_ln24 = store i32 %state_ivlOffset_ret5, i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14_crit_edge:4 %br_ln24 = br void %_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="245" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="7" op_11_bw="7" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
:0 %call_ret5 = call i81 @decode_decision, i1 1, i32 %state_ivlOffset_ret5, i32 %state_bstate_currIdx_ret4, i8 %state_bstate_n_bits_held_ret4, i8 %state_bstate_held_aligned_word_ret4, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="246" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="7" op_11_bw="7" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
:0 %call_ret5 = call i81 @decode_decision, i1 1, i32 %state_ivlOffset_ret5, i32 %state_bstate_currIdx_ret4, i8 %state_bstate_n_bits_held_ret4, i8 %state_bstate_held_aligned_word_ret4, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="81">
<![CDATA[
:1 %binVal_3 = extractvalue i81 %call_ret5

]]></Node>
<StgValue><ssdm name="binVal_3"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="81">
<![CDATA[
:2 %state_bstate_held_aligned_word_ret6 = extractvalue i81 %call_ret5

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_ret6"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="81">
<![CDATA[
:3 %state_bstate_n_bits_held_ret7 = extractvalue i81 %call_ret5

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_ret7"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="81">
<![CDATA[
:4 %state_bstate_currIdx_ret7 = extractvalue i81 %call_ret5

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_ret7"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="81">
<![CDATA[
:5 %state_ivlOffset_ret7 = extractvalue i81 %call_ret5

]]></Node>
<StgValue><ssdm name="state_ivlOffset_ret7"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:6 %phitmp = select i1 %binVal_3, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
<literal name="binVal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln28 = store i32 %state_bstate_currIdx_ret7, i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
<literal name="binVal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:8 %store_ln28 = store i8 %state_bstate_n_bits_held_ret7, i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
<literal name="binVal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:9 %store_ln28 = store i8 %state_bstate_held_aligned_word_ret6, i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
<literal name="binVal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:10 %store_ln28 = store i32 %state_ivlOffset_ret7, i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
<literal name="binVal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln0 = br void %_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14:0 %sao_type_idx_chroma = phi i2 %phitmp, void, i2 0, void %._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14_crit_edge

]]></Node>
<StgValue><ssdm name="sao_type_idx_chroma"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="2">
<![CDATA[
_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14:1 %zext_ln121 = zext i2 %sao_type_idx_chroma

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14:2 %store_ln154 = store i8 %zext_ln121, i8 %out_SaoTypeIdx33_0

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14:3 %store_ln154 = store i8 %zext_ln121, i8 %out_SaoTypeIdx34_0

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit14:4 %br_ln154 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
<literal name="binVal" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:7 %store_ln28 = store i32 %state_bstate_currIdx_ret6, i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
<literal name="binVal" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:8 %store_ln28 = store i8 %state_bstate_n_bits_held_ret5, i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
<literal name="binVal" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:9 %store_ln28 = store i8 %state_bstate_held_aligned_word_ret5, i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
<literal name="binVal" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:10 %store_ln28 = store i32 %state_ivlOffset_ret6, i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
<literal name="binVal" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln0 = br void %_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit:0 %sao_type_idx_luma = phi i2 %phitmp1, void, i2 0, void %._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit_crit_edge

]]></Node>
<StgValue><ssdm name="sao_type_idx_luma"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="2">
<![CDATA[
_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit:1 %zext_ln120 = zext i2 %sao_type_idx_luma

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit:2 %store_ln150 = store i8 %zext_ln120, i8 %out_SaoTypeIdx_0

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit:3 %br_ln150 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:0 %out_SaoTypeIdx34_0_load_1 = load i8 %out_SaoTypeIdx34_0

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx34_0_load_1"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:1 %out_SaoTypeIdx33_0_load_1 = load i8 %out_SaoTypeIdx33_0

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx33_0_load_1"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:2 %out_SaoTypeIdx_0_load_1 = load i8 %out_SaoTypeIdx_0

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx_0_load_1"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:3 %state_ivlOffset_1_load_2 = load i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="state_ivlOffset_1_load_2"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:4 %state_bstate_held_aligned_word_1_load_2 = load i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_1_load_2"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:5 %state_bstate_n_bits_held_1_load_2 = load i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_1_load_2"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
._crit_edge:6 %state_bstate_currIdx_1_load81 = load i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_1_load81"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge:7 %tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.3i8.i2, i8 %out_SaoTypeIdx_0_load_1, i8 %out_SaoTypeIdx33_0_load_1, i8 %out_SaoTypeIdx34_0_load_1, i2 %clIdx_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:8 %icmp_ln156 = icmp_eq  i8 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln156"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:9 %br_ln156 = br i1 %icmp_ln156, void, void %.split18._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %baeState_0_constprop_load = load i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="baeState_0_constprop_load"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln156" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln157 = br void

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="284" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="7" op_11_bw="7" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:4 %call_ret8 = call i81 @decode_decision, i1 0, i32 %state_ivlOffset_1_load_1, i32 %state_bstate_currIdx_1_load_1, i8 %state_bstate_n_bits_held_1_load_1, i8 %state_bstate_held_aligned_word_1_load_1, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="81">
<![CDATA[
:5 %binVal = extractvalue i81 %call_ret8

]]></Node>
<StgValue><ssdm name="binVal"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="81">
<![CDATA[
:6 %state_bstate_held_aligned_word_ret3 = extractvalue i81 %call_ret8

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_ret3"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="81">
<![CDATA[
:7 %state_bstate_n_bits_held_ret3 = extractvalue i81 %call_ret8

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_ret3"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="81">
<![CDATA[
:8 %state_bstate_currIdx_ret3 = extractvalue i81 %call_ret8

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_ret3"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="81">
<![CDATA[
:9 %state_ivlOffset_ret3 = extractvalue i81 %call_ret8

]]></Node>
<StgValue><ssdm name="state_ivlOffset_ret3"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln24 = br i1 %binVal, void %._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit_crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit_crit_edge:0 %store_ln24 = store i32 %state_bstate_currIdx_ret3, i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit_crit_edge:1 %store_ln24 = store i8 %state_bstate_n_bits_held_ret3, i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit_crit_edge:2 %store_ln24 = store i8 %state_bstate_held_aligned_word_ret3, i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit_crit_edge:3 %store_ln24 = store i32 %state_ivlOffset_ret3, i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
._Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit_crit_edge:4 %br_ln24 = br void %_Z15parseSAOTypeIdxR8_arith_tPhS1_Rj.exit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="296" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="7" op_11_bw="7" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
:0 %call_ret4 = call i81 @decode_decision, i1 1, i32 %state_ivlOffset_ret3, i32 %state_bstate_currIdx_ret3, i8 %state_bstate_n_bits_held_ret3, i8 %state_bstate_held_aligned_word_ret3, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="297" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="81" op_0_bw="81" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="7" op_11_bw="7" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
:0 %call_ret4 = call i81 @decode_decision, i1 1, i32 %state_ivlOffset_ret3, i32 %state_bstate_currIdx_ret3, i8 %state_bstate_n_bits_held_ret3, i8 %state_bstate_held_aligned_word_ret3, i8 %bStream, i8 %ctxTables, i32 %baeState_0_constprop, i8 %lpsTable, i7 %transMPS, i7 %transLPS

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="81">
<![CDATA[
:1 %binVal_2 = extractvalue i81 %call_ret4

]]></Node>
<StgValue><ssdm name="binVal_2"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="81">
<![CDATA[
:2 %state_bstate_held_aligned_word_ret5 = extractvalue i81 %call_ret4

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_ret5"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="81">
<![CDATA[
:3 %state_bstate_n_bits_held_ret5 = extractvalue i81 %call_ret4

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_ret5"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="81">
<![CDATA[
:4 %state_bstate_currIdx_ret6 = extractvalue i81 %call_ret4

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_ret6"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="81">
<![CDATA[
:5 %state_ivlOffset_ret6 = extractvalue i81 %call_ret4

]]></Node>
<StgValue><ssdm name="state_ivlOffset_ret6"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:6 %phitmp1 = select i1 %binVal_2, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %state_bstate_currIdx_5 = phi i32 %state_bstate_currIdx_1_load81, void, i32 %state_bstate_currIdx_7_loc_load, void %.split10

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_5"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %state_bstate_n_bits_held_5 = phi i8 %state_bstate_n_bits_held_1_load_2, void, i8 %state_bstate_n_bits_held_7_loc_load, void %.split10

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_5"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %state_bstate_held_aligned_word_5 = phi i8 %state_bstate_held_aligned_word_1_load_2, void, i8 %state_bstate_held_aligned_word_7_loc_load, void %.split10

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_5"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %state_ivlOffset_5 = phi i32 %state_ivlOffset_1_load_2, void, i32 %ret_1_loc_load, void %.split10

]]></Node>
<StgValue><ssdm name="state_ivlOffset_5"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:4 %i_2 = phi i3 0, void, i3 %add_ln157, void %.split10

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="31" op_0_bw="32">
<![CDATA[
:5 %trunc_ln157 = trunc i32 %state_ivlOffset_5

]]></Node>
<StgValue><ssdm name="trunc_ln157"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6 %icmp_ln157 = icmp_eq  i3 %i_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %add_ln157 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln157 = br i1 %icmp_ln157, void %.split10, void

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="31" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
.split10:5 %call_ln157 = call void @sao_top_Pipeline_VITIS_LOOP_54_1, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i31 %trunc_ln157, i32 %baeState_0_constprop_load, i8 %bStream, i8 %p_loc, i32 %state_bstate_currIdx_7_loc, i8 %state_bstate_n_bits_held_7_loc, i8 %state_bstate_held_aligned_word_7_loc, i32 %ret_1_loc

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %icmp_ln161 = icmp_eq  i8 %tmp_2, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln161 = br i1 %icmp_ln161, void, void %.preheader16.preheader

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:0 %switch_ln171 = switch i2 %clIdx_1, void %._crit_edge26, i2 0, void, i2 1, void

]]></Node>
<StgValue><ssdm name="switch_ln171"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="112" op_0_bw="112" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %call_ret6 = call i112 @parseSAOEO, i32 %state_ivlOffset_5, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i8 %bStream, i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
<literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="112" op_0_bw="112" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %call_ret = call i112 @parseSAOEO, i32 %state_ivlOffset_5, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i8 %bStream, i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln157" val="1"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="4" op_6_bw="8" op_7_bw="1" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="8" op_12_bw="8" op_13_bw="32" op_14_bw="8" op_15_bw="8" op_16_bw="31" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.preheader16.preheader:0 %call_ln188 = call void @sao_top_Pipeline_VITIS_LOOP_162_3, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i32 %state_ivlOffset_5, i4 %tmp_s, i8 %sao_offset_abs, i1 %sao_offset_sign, i32 %baeState_0_constprop_load, i8 %bStream, i32 %state_bstate_currIdx_8_loc, i8 %state_bstate_n_bits_held_8_loc, i8 %state_bstate_held_aligned_word_8_loc, i32 %state_ivlOffset_6_loc, i8 %p_loc4, i8 %p_loc5, i31 %p_loc6

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="321" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="31" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="32" op_9_bw="8" op_10_bw="8" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
.split10:5 %call_ln157 = call void @sao_top_Pipeline_VITIS_LOOP_54_1, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i31 %trunc_ln157, i32 %baeState_0_constprop_load, i8 %bStream, i8 %p_loc, i32 %state_bstate_currIdx_7_loc, i8 %state_bstate_n_bits_held_7_loc, i8 %state_bstate_held_aligned_word_7_loc, i32 %ret_1_loc

]]></Node>
<StgValue><ssdm name="call_ln157"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="3">
<![CDATA[
.split10:0 %zext_ln159 = zext i3 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split10:1 %add_ln159 = add i4 %tmp_s, i4 %zext_ln159

]]></Node>
<StgValue><ssdm name="add_ln159"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="4">
<![CDATA[
.split10:2 %zext_ln159_1 = zext i4 %add_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159_1"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:3 %sao_offset_abs_addr = getelementptr i8 %sao_offset_abs, i64 0, i64 %zext_ln159_1

]]></Node>
<StgValue><ssdm name="sao_offset_abs_addr"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:4 %specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln157"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split10:6 %p_loc_load = load i8 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split10:7 %state_bstate_currIdx_7_loc_load = load i32 %state_bstate_currIdx_7_loc

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_7_loc_load"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split10:8 %state_bstate_n_bits_held_7_loc_load = load i8 %state_bstate_n_bits_held_7_loc

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_7_loc_load"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split10:9 %state_bstate_held_aligned_word_7_loc_load = load i8 %state_bstate_held_aligned_word_7_loc

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_7_loc_load"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split10:10 %ret_1_loc_load = load i32 %ret_1_loc

]]></Node>
<StgValue><ssdm name="ret_1_loc_load"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
.split10:11 %store_ln159 = store i8 %p_loc_load, i4 %sao_offset_abs_addr

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
.split10:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="334" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="112" op_0_bw="112" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %call_ret6 = call i112 @parseSAOEO, i32 %state_ivlOffset_5, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i8 %bStream, i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="112">
<![CDATA[
:1 %state_ivlOffset_ret4 = extractvalue i112 %call_ret6

]]></Node>
<StgValue><ssdm name="state_ivlOffset_ret4"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="112">
<![CDATA[
:2 %state_bstate_currIdx_ret5 = extractvalue i112 %call_ret6

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_ret5"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="112">
<![CDATA[
:3 %state_bstate_n_bits_held_ret6 = extractvalue i112 %call_ret6

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_ret6"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="112">
<![CDATA[
:4 %state_bstate_held_aligned_word_ret7 = extractvalue i112 %call_ret6

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_ret7"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="112">
<![CDATA[
:5 %symbolVal_3 = extractvalue i112 %call_ret6

]]></Node>
<StgValue><ssdm name="symbolVal_3"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="32">
<![CDATA[
:6 %sao_eo_class_chroma_2 = trunc i32 %symbolVal_3

]]></Node>
<StgValue><ssdm name="sao_eo_class_chroma_2"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:7 %store_ln181 = store i8 %sao_eo_class_chroma_2, i8 %sao_eo_class_chroma_1

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:8 %store_ln181 = store i8 %sao_eo_class_chroma_2, i8 %sao_eo_class_chroma

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln181 = br void %._crit_edge26

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="112" op_0_bw="112" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %call_ret = call i112 @parseSAOEO, i32 %state_ivlOffset_5, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i8 %bStream, i32 %baeState_0_constprop

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="112">
<![CDATA[
:1 %state_ivlOffset_ret = extractvalue i112 %call_ret

]]></Node>
<StgValue><ssdm name="state_ivlOffset_ret"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="112">
<![CDATA[
:2 %state_bstate_currIdx_ret = extractvalue i112 %call_ret

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_ret"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="112">
<![CDATA[
:3 %state_bstate_n_bits_held_ret = extractvalue i112 %call_ret

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_ret"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="112">
<![CDATA[
:4 %state_bstate_held_aligned_word_ret = extractvalue i112 %call_ret

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_ret"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="112">
<![CDATA[
:5 %symbolVal_2 = extractvalue i112 %call_ret

]]></Node>
<StgValue><ssdm name="symbolVal_2"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="32">
<![CDATA[
:6 %sao_eo_class_luma_1 = trunc i32 %symbolVal_2

]]></Node>
<StgValue><ssdm name="sao_eo_class_luma_1"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:7 %store_ln177 = store i8 %sao_eo_class_luma_1, i8 %sao_eo_class_luma

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="clIdx_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln177 = br void %._crit_edge26

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
._crit_edge26:4 %store_ln182 = store i1 0, i4 %sao_offset_sign_addr

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
._crit_edge26:5 %store_ln182 = store i1 0, i4 %sao_offset_sign_addr_1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="355" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge26:0 %state_bstate_currIdx_13 = phi i32 %state_bstate_currIdx_ret5, void, i32 %state_bstate_currIdx_ret, void, i32 %state_bstate_currIdx_5, void

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_13"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
._crit_edge26:1 %state_bstate_n_bits_held_13 = phi i8 %state_bstate_n_bits_held_ret6, void, i8 %state_bstate_n_bits_held_ret, void, i8 %state_bstate_n_bits_held_5, void

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_13"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
._crit_edge26:2 %state_bstate_held_aligned_word_13 = phi i8 %state_bstate_held_aligned_word_ret7, void, i8 %state_bstate_held_aligned_word_ret, void, i8 %state_bstate_held_aligned_word_5, void

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_13"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge26:3 %state_ivlOffset_9 = phi i32 %state_ivlOffset_ret4, void, i32 %state_ivlOffset_ret, void, i32 %state_ivlOffset_5, void

]]></Node>
<StgValue><ssdm name="state_ivlOffset_9"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
._crit_edge26:6 %store_ln183 = store i1 1, i4 %sao_offset_sign_addr_2

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
._crit_edge26:7 %store_ln183 = store i1 1, i4 %sao_offset_sign_addr_3

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
._crit_edge26:8 %store_ln178 = store i32 %state_bstate_currIdx_13, i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
._crit_edge26:9 %store_ln178 = store i8 %state_bstate_n_bits_held_13, i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
._crit_edge26:10 %store_ln178 = store i8 %state_bstate_held_aligned_word_13, i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
._crit_edge26:11 %store_ln178 = store i32 %state_ivlOffset_9, i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge26:12 %br_ln0 = br void %.split18._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="366" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="4" op_6_bw="8" op_7_bw="1" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="8" op_12_bw="8" op_13_bw="32" op_14_bw="8" op_15_bw="8" op_16_bw="31" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
.preheader16.preheader:0 %call_ln188 = call void @sao_top_Pipeline_VITIS_LOOP_162_3, i32 %state_bstate_currIdx_5, i8 %state_bstate_n_bits_held_5, i8 %state_bstate_held_aligned_word_5, i32 %state_ivlOffset_5, i4 %tmp_s, i8 %sao_offset_abs, i1 %sao_offset_sign, i32 %baeState_0_constprop_load, i8 %bStream, i32 %state_bstate_currIdx_8_loc, i8 %state_bstate_n_bits_held_8_loc, i8 %state_bstate_held_aligned_word_8_loc, i32 %state_ivlOffset_6_loc, i8 %p_loc4, i8 %p_loc5, i31 %p_loc6

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="367" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader16.preheader:1 %state_bstate_currIdx_8_loc_load = load i32 %state_bstate_currIdx_8_loc

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_8_loc_load"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader16.preheader:2 %state_bstate_n_bits_held_8_loc_load = load i8 %state_bstate_n_bits_held_8_loc

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_8_loc_load"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader16.preheader:3 %state_bstate_held_aligned_word_8_loc_load = load i8 %state_bstate_held_aligned_word_8_loc

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_8_loc_load"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader16.preheader:4 %state_ivlOffset_6_loc_load = load i32 %state_ivlOffset_6_loc

]]></Node>
<StgValue><ssdm name="state_ivlOffset_6_loc_load"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader16.preheader:5 %p_loc4_load = load i8 %p_loc4

]]></Node>
<StgValue><ssdm name="p_loc4_load"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader16.preheader:6 %p_loc5_load = load i8 %p_loc5

]]></Node>
<StgValue><ssdm name="p_loc5_load"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader16.preheader:7 %p_loc6_load = load i31 %p_loc6

]]></Node>
<StgValue><ssdm name="p_loc6_load"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="31" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="8" op_12_bw="8" op_13_bw="32" op_14_bw="8" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.preheader16.preheader:8 %call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_96_1, i32 %state_bstate_currIdx_8_loc_load, i8 %state_bstate_n_bits_held_8_loc_load, i8 %state_bstate_held_aligned_word_8_loc_load, i32 %state_ivlOffset_6_loc_load, i8 %p_loc4_load, i8 %p_loc5_load, i31 %p_loc6_load, i32 %baeState_0_constprop_load, i8 %bStream, i32 %state_bstate_currIdx_11_loc, i8 %state_bstate_n_bits_held_11_loc, i8 %state_bstate_held_aligned_word_11_loc, i32 %state_ivlOffset_8_loc, i8 %symbolVal_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="375" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="31" op_8_bw="32" op_9_bw="8" op_10_bw="32" op_11_bw="8" op_12_bw="8" op_13_bw="32" op_14_bw="8" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.preheader16.preheader:8 %call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_96_1, i32 %state_bstate_currIdx_8_loc_load, i8 %state_bstate_n_bits_held_8_loc_load, i8 %state_bstate_held_aligned_word_8_loc_load, i32 %state_ivlOffset_6_loc_load, i8 %p_loc4_load, i8 %p_loc5_load, i31 %p_loc6_load, i32 %baeState_0_constprop_load, i8 %bStream, i32 %state_bstate_currIdx_11_loc, i8 %state_bstate_n_bits_held_11_loc, i8 %state_bstate_held_aligned_word_11_loc, i32 %state_ivlOffset_8_loc, i8 %symbolVal_4_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader16.preheader:9 %state_bstate_currIdx_11_loc_load = load i32 %state_bstate_currIdx_11_loc

]]></Node>
<StgValue><ssdm name="state_bstate_currIdx_11_loc_load"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader16.preheader:10 %state_bstate_n_bits_held_11_loc_load = load i8 %state_bstate_n_bits_held_11_loc

]]></Node>
<StgValue><ssdm name="state_bstate_n_bits_held_11_loc_load"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader16.preheader:11 %state_bstate_held_aligned_word_11_loc_load = load i8 %state_bstate_held_aligned_word_11_loc

]]></Node>
<StgValue><ssdm name="state_bstate_held_aligned_word_11_loc_load"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader16.preheader:12 %state_ivlOffset_8_loc_load = load i32 %state_ivlOffset_8_loc

]]></Node>
<StgValue><ssdm name="state_ivlOffset_8_loc_load"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader16.preheader:13 %symbolVal_4_loc_load = load i8 %symbolVal_4_loc

]]></Node>
<StgValue><ssdm name="symbolVal_4_loc_load"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.preheader16.preheader:14 %switch_ln169 = switch i2 %clIdx_1, void %branch20, i2 0, void %.preheader16.preheader..split18._crit_edge_crit_edge, i2 1, void %branch19

]]></Node>
<StgValue><ssdm name="switch_ln169"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch19:0 %store_ln169 = store i32 %state_bstate_currIdx_11_loc_load, i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch19:1 %store_ln169 = store i8 %state_bstate_n_bits_held_11_loc_load, i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch19:2 %store_ln169 = store i8 %state_bstate_held_aligned_word_11_loc_load, i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch19:3 %store_ln169 = store i32 %state_ivlOffset_8_loc_load, i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch19:4 %store_ln169 = store i8 %symbolVal_4_loc_load, i8 %out_sao_band_position37_0

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch19:5 %br_ln169 = br void %.split18._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.preheader16.preheader..split18._crit_edge_crit_edge:0 %store_ln169 = store i32 %state_bstate_currIdx_11_loc_load, i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.preheader16.preheader..split18._crit_edge_crit_edge:1 %store_ln169 = store i8 %state_bstate_n_bits_held_11_loc_load, i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.preheader16.preheader..split18._crit_edge_crit_edge:2 %store_ln169 = store i8 %state_bstate_held_aligned_word_11_loc_load, i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.preheader16.preheader..split18._crit_edge_crit_edge:3 %store_ln169 = store i32 %state_ivlOffset_8_loc_load, i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="392" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
.preheader16.preheader..split18._crit_edge_crit_edge:4 %store_ln169 = store i8 %symbolVal_4_loc_load, i8 %out_sao_band_position_0

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="393" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="0"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader..split18._crit_edge_crit_edge:5 %br_ln169 = br void %.split18._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="394" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="!0"/>
<literal name="clIdx_1" val="!1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch20:0 %store_ln169 = store i32 %state_bstate_currIdx_11_loc_load, i32 %state_bstate_currIdx_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="395" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="!0"/>
<literal name="clIdx_1" val="!1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch20:1 %store_ln169 = store i8 %state_bstate_n_bits_held_11_loc_load, i8 %state_bstate_n_bits_held_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="396" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="!0"/>
<literal name="clIdx_1" val="!1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch20:2 %store_ln169 = store i8 %state_bstate_held_aligned_word_11_loc_load, i8 %state_bstate_held_aligned_word_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="!0"/>
<literal name="clIdx_1" val="!1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
branch20:3 %store_ln169 = store i32 %state_ivlOffset_8_loc_load, i32 %state_ivlOffset_1

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="!0"/>
<literal name="clIdx_1" val="!1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch20:4 %store_ln169 = store i8 %symbolVal_4_loc_load, i8 %out_sao_band_position38_0

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln143" val="1"/>
<literal name="clIdx_1" val="!0"/>
<literal name="clIdx_1" val="!1"/>
<literal name="icmp_ln156" val="0"/>
<literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch20:5 %br_ln169 = br void %.split18._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.split18._crit_edge:0 %store_ln188 = store i16 0, i4 %out_SaoOffsetVal_addr

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split18._crit_edge:2 %store_ln142 = store i2 %add_ln142, i2 %clIdx

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="402" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="8" op_3_bw="1" op_4_bw="4" op_5_bw="16" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.split18._crit_edge:1 %call_ln188 = call void @sao_top_Pipeline_VITIS_LOOP_189_4, i4 %tmp_s, i8 %sao_offset_abs, i1 %sao_offset_sign, i4 %add_ln188, i16 %out_SaoOffsetVal

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="403" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="8" op_3_bw="1" op_4_bw="4" op_5_bw="16" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.split18._crit_edge:1 %call_ln188 = call void @sao_top_Pipeline_VITIS_LOOP_189_4, i4 %tmp_s, i8 %sao_offset_abs, i1 %sao_offset_sign, i4 %add_ln188, i16 %out_SaoOffsetVal

]]></Node>
<StgValue><ssdm name="call_ln188"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
.split18._crit_edge:3 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="405" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="16" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8">
<![CDATA[
.preheader15.preheader:0 %call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_201_5, i16 %p_read531, i16 %p_read632, i16 %p_read733, i16 %p_read834, i16 %p_read935, i16 %p_read1036, i16 %p_read_79, i16 %p_read_78, i16 %p_read_77, i16 %p_read_76, i16 %p_read_75, i16 %p_read_74, i16 %p_read_73, i16 %p_read_72, i16 %p_read_71, i8 %p_read_68, i8 %p_read_67, i8 %p_read_66, i8 %p_read2046, i8 %p_read_70, i8 %p_read_69, i16 %out_SaoOffsetVal, i8 %p_read228, i8 %p_read329, i8 %p_read430, i8 %out_SaoTypeIdx_3_loc, i8 %out_SaoTypeIdx33_3_loc, i8 %out_SaoTypeIdx34_3_loc, i8 %out_SaoEOClass35_3_loc, i8 %out_SaoEOClass36_3_loc, i8 %out_sao_band_position_3_loc, i8 %out_SaoEOClass_3_loc, i8 %out_sao_band_position37_3_loc, i8 %out_sao_band_position38_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader15.preheader:1 %out_SaoTypeIdx_3_loc_load = load i8 %out_SaoTypeIdx_3_loc

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx_3_loc_load"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader15.preheader:2 %out_SaoTypeIdx33_3_loc_load = load i8 %out_SaoTypeIdx33_3_loc

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx33_3_loc_load"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader15.preheader:3 %out_SaoTypeIdx34_3_loc_load = load i8 %out_SaoTypeIdx34_3_loc

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx34_3_loc_load"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader15.preheader:4 %out_SaoEOClass35_3_loc_load = load i8 %out_SaoEOClass35_3_loc

]]></Node>
<StgValue><ssdm name="out_SaoEOClass35_3_loc_load"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader15.preheader:5 %out_SaoEOClass36_3_loc_load = load i8 %out_SaoEOClass36_3_loc

]]></Node>
<StgValue><ssdm name="out_SaoEOClass36_3_loc_load"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader15.preheader:6 %out_sao_band_position_3_loc_load = load i8 %out_sao_band_position_3_loc

]]></Node>
<StgValue><ssdm name="out_sao_band_position_3_loc_load"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader15.preheader:7 %out_SaoEOClass_3_loc_load = load i8 %out_SaoEOClass_3_loc

]]></Node>
<StgValue><ssdm name="out_SaoEOClass_3_loc_load"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader15.preheader:8 %out_sao_band_position37_3_loc_load = load i8 %out_sao_band_position37_3_loc

]]></Node>
<StgValue><ssdm name="out_sao_band_position37_3_loc_load"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader15.preheader:9 %out_sao_band_position38_3_loc_load = load i8 %out_sao_band_position38_3_loc

]]></Node>
<StgValue><ssdm name="out_sao_band_position38_3_loc_load"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:10 %br_ln0 = br void %.loopexit11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="416" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit11:0 %out_SaoTypeIdx_5 = phi i8 %out_SaoTypeIdx_3_loc_load, void %.preheader15.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx_5"/></StgValue>
</operation>

<operation id="417" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit11:1 %out_SaoTypeIdx33_5 = phi i8 %out_SaoTypeIdx33_3_loc_load, void %.preheader15.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx33_5"/></StgValue>
</operation>

<operation id="418" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit11:2 %out_SaoTypeIdx34_5 = phi i8 %out_SaoTypeIdx34_3_loc_load, void %.preheader15.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx34_5"/></StgValue>
</operation>

<operation id="419" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit11:3 %out_SaoEOClass35_5 = phi i8 %out_SaoEOClass35_3_loc_load, void %.preheader15.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="out_SaoEOClass35_5"/></StgValue>
</operation>

<operation id="420" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit11:4 %out_SaoEOClass36_5 = phi i8 %out_SaoEOClass36_3_loc_load, void %.preheader15.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="out_SaoEOClass36_5"/></StgValue>
</operation>

<operation id="421" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit11:5 %out_sao_band_position_5 = phi i8 %out_sao_band_position_3_loc_load, void %.preheader15.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="out_sao_band_position_5"/></StgValue>
</operation>

<operation id="422" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit11:6 %out_SaoEOClass_5 = phi i8 %out_SaoEOClass_3_loc_load, void %.preheader15.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="out_SaoEOClass_5"/></StgValue>
</operation>

<operation id="423" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit11:7 %out_sao_band_position37_5 = phi i8 %out_sao_band_position37_3_loc_load, void %.preheader15.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="out_sao_band_position37_5"/></StgValue>
</operation>

<operation id="424" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit11:8 %out_sao_band_position38_5 = phi i8 %out_sao_band_position38_3_loc_load, void %.preheader15.preheader, i8 0, void

]]></Node>
<StgValue><ssdm name="out_sao_band_position38_5"/></StgValue>
</operation>

<operation id="425" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit11:9 %br_ln212 = br i1 %sao_merge_up_flag_1, void %.loopexit12, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="426" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sao_merge_up_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="16" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="0" op_45_bw="0">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_213_6, i8 %out_SaoTypeIdx_5, i8 %out_SaoTypeIdx33_5, i8 %out_SaoTypeIdx34_5, i8 %out_SaoEOClass35_5, i8 %out_SaoEOClass36_5, i8 %out_sao_band_position_5, i8 %out_SaoEOClass_5, i8 %out_sao_band_position37_5, i8 %out_sao_band_position38_5, i16 %p_read3056, i16 %p_read_61, i16 %p_read_60, i16 %p_read_59, i16 %p_read_58, i16 %p_read_57, i16 %p_read_56, i16 %p_read_55, i16 %p_read_54, i16 %p_read_53, i16 %p_read_52, i16 %p_read_51, i16 %p_read_50, i16 %p_read_49, i16 %p_read_48, i8 %p_read_44, i8 %p_read_43, i8 %p_read_42, i8 %p_read_47, i8 %p_read_46, i8 %p_read_45, i16 %out_SaoOffsetVal, i8 %p_read_64, i8 %p_read_63, i8 %p_read_62, i8 %out_SaoTypeIdx_6_loc, i8 %out_SaoTypeIdx33_6_loc, i8 %out_SaoTypeIdx34_6_loc, i8 %out_SaoEOClass35_6_loc, i8 %out_SaoEOClass36_6_loc, i8 %out_sao_band_position_6_loc, i8 %out_SaoEOClass_6_loc, i8 %out_sao_band_position37_6_loc, i8 %out_sao_band_position38_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="427" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="16" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="0" op_45_bw="0">
<![CDATA[
.preheader.preheader:0 %call_ln0 = call void @sao_top_Pipeline_VITIS_LOOP_213_6, i8 %out_SaoTypeIdx_5, i8 %out_SaoTypeIdx33_5, i8 %out_SaoTypeIdx34_5, i8 %out_SaoEOClass35_5, i8 %out_SaoEOClass36_5, i8 %out_sao_band_position_5, i8 %out_SaoEOClass_5, i8 %out_sao_band_position37_5, i8 %out_sao_band_position38_5, i16 %p_read3056, i16 %p_read_61, i16 %p_read_60, i16 %p_read_59, i16 %p_read_58, i16 %p_read_57, i16 %p_read_56, i16 %p_read_55, i16 %p_read_54, i16 %p_read_53, i16 %p_read_52, i16 %p_read_51, i16 %p_read_50, i16 %p_read_49, i16 %p_read_48, i8 %p_read_44, i8 %p_read_43, i8 %p_read_42, i8 %p_read_47, i8 %p_read_46, i8 %p_read_45, i16 %out_SaoOffsetVal, i8 %p_read_64, i8 %p_read_63, i8 %p_read_62, i8 %out_SaoTypeIdx_6_loc, i8 %out_SaoTypeIdx33_6_loc, i8 %out_SaoTypeIdx34_6_loc, i8 %out_SaoEOClass35_6_loc, i8 %out_SaoEOClass36_6_loc, i8 %out_sao_band_position_6_loc, i8 %out_SaoEOClass_6_loc, i8 %out_sao_band_position37_6_loc, i8 %out_sao_band_position38_6_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="428" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %out_SaoTypeIdx_6_loc_load = load i8 %out_SaoTypeIdx_6_loc

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx_6_loc_load"/></StgValue>
</operation>

<operation id="429" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.preheader:2 %out_SaoTypeIdx33_6_loc_load = load i8 %out_SaoTypeIdx33_6_loc

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx33_6_loc_load"/></StgValue>
</operation>

<operation id="430" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.preheader:3 %out_SaoTypeIdx34_6_loc_load = load i8 %out_SaoTypeIdx34_6_loc

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx34_6_loc_load"/></StgValue>
</operation>

<operation id="431" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.preheader:4 %out_SaoEOClass35_6_loc_load = load i8 %out_SaoEOClass35_6_loc

]]></Node>
<StgValue><ssdm name="out_SaoEOClass35_6_loc_load"/></StgValue>
</operation>

<operation id="432" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.preheader:5 %out_SaoEOClass36_6_loc_load = load i8 %out_SaoEOClass36_6_loc

]]></Node>
<StgValue><ssdm name="out_SaoEOClass36_6_loc_load"/></StgValue>
</operation>

<operation id="433" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.preheader:6 %out_sao_band_position_6_loc_load = load i8 %out_sao_band_position_6_loc

]]></Node>
<StgValue><ssdm name="out_sao_band_position_6_loc_load"/></StgValue>
</operation>

<operation id="434" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.preheader:7 %out_SaoEOClass_6_loc_load = load i8 %out_SaoEOClass_6_loc

]]></Node>
<StgValue><ssdm name="out_SaoEOClass_6_loc_load"/></StgValue>
</operation>

<operation id="435" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.preheader:8 %out_sao_band_position37_6_loc_load = load i8 %out_sao_band_position37_6_loc

]]></Node>
<StgValue><ssdm name="out_sao_band_position37_6_loc_load"/></StgValue>
</operation>

<operation id="436" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.preheader:9 %out_sao_band_position38_6_loc_load = load i8 %out_sao_band_position38_6_loc

]]></Node>
<StgValue><ssdm name="out_sao_band_position38_6_loc_load"/></StgValue>
</operation>

<operation id="437" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:10 %br_ln0 = br void %.loopexit12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="438" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.loopexit12:0 %out_SaoTypeIdx_8 = phi i8 %out_SaoTypeIdx_6_loc_load, void %.preheader.preheader, i8 %out_SaoTypeIdx_5, void %.loopexit11, i8 %out_SaoTypeIdx_0_load, void %.loopexit12.loopexit

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx_8"/></StgValue>
</operation>

<operation id="439" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.loopexit12:1 %out_SaoTypeIdx33_8 = phi i8 %out_SaoTypeIdx33_6_loc_load, void %.preheader.preheader, i8 %out_SaoTypeIdx33_5, void %.loopexit11, i8 %out_SaoTypeIdx33_0_load, void %.loopexit12.loopexit

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx33_8"/></StgValue>
</operation>

<operation id="440" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.loopexit12:2 %out_SaoTypeIdx34_8 = phi i8 %out_SaoTypeIdx34_6_loc_load, void %.preheader.preheader, i8 %out_SaoTypeIdx34_5, void %.loopexit11, i8 %out_SaoTypeIdx34_0_load, void %.loopexit12.loopexit

]]></Node>
<StgValue><ssdm name="out_SaoTypeIdx34_8"/></StgValue>
</operation>

<operation id="441" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.loopexit12:3 %out_SaoEOClass35_9 = phi i8 %out_SaoEOClass35_6_loc_load, void %.preheader.preheader, i8 %out_SaoEOClass35_5, void %.loopexit11, i8 %sao_eo_class_chroma_1_load, void %.loopexit12.loopexit

]]></Node>
<StgValue><ssdm name="out_SaoEOClass35_9"/></StgValue>
</operation>

<operation id="442" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.loopexit12:4 %out_SaoEOClass36_9 = phi i8 %out_SaoEOClass36_6_loc_load, void %.preheader.preheader, i8 %out_SaoEOClass36_5, void %.loopexit11, i8 %sao_eo_class_chroma_load, void %.loopexit12.loopexit

]]></Node>
<StgValue><ssdm name="out_SaoEOClass36_9"/></StgValue>
</operation>

<operation id="443" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.loopexit12:5 %out_sao_band_position_9 = phi i8 %out_sao_band_position_6_loc_load, void %.preheader.preheader, i8 %out_sao_band_position_5, void %.loopexit11, i8 %out_sao_band_position_0_load, void %.loopexit12.loopexit

]]></Node>
<StgValue><ssdm name="out_sao_band_position_9"/></StgValue>
</operation>

<operation id="444" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.loopexit12:6 %out_SaoEOClass_9 = phi i8 %out_SaoEOClass_6_loc_load, void %.preheader.preheader, i8 %out_SaoEOClass_5, void %.loopexit11, i8 %sao_eo_class_luma_load, void %.loopexit12.loopexit

]]></Node>
<StgValue><ssdm name="out_SaoEOClass_9"/></StgValue>
</operation>

<operation id="445" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.loopexit12:7 %out_sao_band_position37_9 = phi i8 %out_sao_band_position37_6_loc_load, void %.preheader.preheader, i8 %out_sao_band_position37_5, void %.loopexit11, i8 %out_sao_band_position37_0_load, void %.loopexit12.loopexit

]]></Node>
<StgValue><ssdm name="out_sao_band_position37_9"/></StgValue>
</operation>

<operation id="446" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
.loopexit12:8 %out_sao_band_position38_9 = phi i8 %out_sao_band_position38_6_loc_load, void %.preheader.preheader, i8 %out_sao_band_position38_5, void %.loopexit11, i8 %out_sao_band_position38_0_load, void %.loopexit12.loopexit

]]></Node>
<StgValue><ssdm name="out_sao_band_position38_9"/></StgValue>
</operation>

<operation id="447" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.loopexit12:9 %mrv = insertvalue i72 <undef>, i8 %out_SaoEOClass_9

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="448" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.loopexit12:10 %mrv_s = insertvalue i72 %mrv, i8 %out_SaoEOClass35_9

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="449" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.loopexit12:11 %mrv_1 = insertvalue i72 %mrv_s, i8 %out_SaoEOClass36_9

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="450" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.loopexit12:12 %mrv_2 = insertvalue i72 %mrv_1, i8 %out_sao_band_position_9

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.loopexit12:13 %mrv_3 = insertvalue i72 %mrv_2, i8 %out_sao_band_position37_9

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="452" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.loopexit12:14 %mrv_4 = insertvalue i72 %mrv_3, i8 %out_sao_band_position38_9

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="453" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.loopexit12:15 %mrv_6 = insertvalue i72 %mrv_4, i8 %out_SaoTypeIdx_8

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="454" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.loopexit12:16 %mrv_7 = insertvalue i72 %mrv_6, i8 %out_SaoTypeIdx33_8

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="455" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
.loopexit12:17 %mrv_8 = insertvalue i72 %mrv_7, i8 %out_SaoTypeIdx34_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="456" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="72">
<![CDATA[
.loopexit12:18 %ret_ln0 = ret i72 %mrv_8

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
