{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669706515038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669706515038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 12:51:54 2022 " "Processing started: Tue Nov 29 12:51:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669706515038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706515038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706515038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669706515610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669706515610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-struct " "Found design unit 1: register_file-struct" {  } { { "register_file.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/register_file.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669706526921 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669706526921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-struct " "Found design unit 1: RAM-struct" {  } { { "RAM.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/RAM.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669706526928 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/RAM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669706526928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526928 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"end\", or \"begin\", or a declaration statement ALU.vhdl(16) " "VHDL syntax error at ALU.vhdl(16) near text \"architecture\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "ALU.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/ALU.vhdl" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ALU\";  expecting \"case\" ALU.vhdl(34) " "VHDL syntax error at ALU.vhdl(34) near text \"ALU\";  expecting \"case\"" {  } { { "ALU.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/ALU.vhdl" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file alu.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ns\";  expecting \"then\" nsFSMLogic.vhdl(116) " "VHDL syntax error at nsFSMLogic.vhdl(116) near text \"ns\";  expecting \"then\"" {  } { { "nsFSMLogic.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/nsFSMLogic.vhdl" 116 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526939 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement nsFSMLogic.vhdl(117) " "VHDL syntax error at nsFSMLogic.vhdl(117) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "nsFSMLogic.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/nsFSMLogic.vhdl" 117 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526939 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ns\";  expecting \":=\", or \"<=\" nsFSMLogic.vhdl(118) " "VHDL syntax error at nsFSMLogic.vhdl(118) near text \"ns\";  expecting \":=\", or \"<=\"" {  } { { "nsFSMLogic.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/nsFSMLogic.vhdl" 118 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526939 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement nsFSMLogic.vhdl(119) " "VHDL syntax error at nsFSMLogic.vhdl(119) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "nsFSMLogic.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/nsFSMLogic.vhdl" 119 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526940 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"case\" nsFSMLogic.vhdl(122) " "VHDL syntax error at nsFSMLogic.vhdl(122) near text \"if\";  expecting \"case\"" {  } { { "nsFSMLogic.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/nsFSMLogic.vhdl" 122 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526940 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"case\" nsFSMLogic.vhdl(167) " "VHDL syntax error at nsFSMLogic.vhdl(167) near text \"process\";  expecting \"case\"" {  } { { "nsFSMLogic.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/nsFSMLogic.vhdl" 167 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nsfsmlogic.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file nsfsmlogic.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526940 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"function\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" fun.vhdl(7) " "VHDL syntax error at fun.vhdl(7) near text \"function\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "fun.vhdl" "" { Text "C:/Users/Akki/Pictures/ccccpppuuuu/fun.vhdl" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fun.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file fun.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706526942 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669706527092 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 12:52:07 2022 " "Processing ended: Tue Nov 29 12:52:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669706527092 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669706527092 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669706527092 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669706527092 ""}
