(PCB d:/psd_data/config/pcb/template/cust_091006.brd
 (parser
  (string_quote ')
  (space_in_quoted_tokens on)
  (host_cad allegro)
  (host_version 'v15-7-42E_6/13/2006')
  (write_resolution MIL 1000)
  (routes_include testpoint)
  (constant pcb_xlo -5500)
  (constant pcb_ylo -4250)
  (constant pcb_xhi 1390)
  (constant pcb_yhi 868)
  (constant board_name d:/psd_data/config/pcb/template/cust_091006.brd)
  (via_rotate_first off))
 (resolution MIL 1000)
 (time_resolution nsec 1000000)
 (structure
  (boundary (rect pcb -5844.50 -4761.80 1734.50 1123.90))
  (boundary (rect signal -5500 -4250 1390 868))
  (place_boundary (rect signal -5500 -4250 1390 868))
  (control (off_grid off)
   (force_to_terminal_point on)
   (noise_accumulation RSS)
   (noise_calculation linear_interpolation)
   (crosstalk_model CCT1A)
   (bbv_ctr2ctr on)
   (roundoff_rotation on)
   (average_pair_length off)
   (reroute_order_viols on))
  (layer TOP
   (type signal))
  (layer BOTTOM
   (type signal))
  (rule (clearance 12))
  (rule (width 12))
  (via VIA C_VIA)
  (grid via 0.01)
  (grid wire 0.01))
 (placement
  (place_control (flip_style mirror_first))
  (component SOIC8_U1
   (place U1 -1300 -100 front 0 (property (height 70.00))))
  (component TO220_V_T_1
   (place T_1 -4200 200 front 0 (property (height 200.00)) (lock_type gate)))
  (component DIP8_3_TC1413N_1
   (place TC1413N_1 100 500 front 0 (property (height 210.00)) (lock_type gate
     )))
  (component E_SHUNT_SHUNT0.1
   (place SHUNT0.1 -2000 -500 front 0 (property (height 200.00)) (lock_type
     gate)))
  (component SIL9_RESIT_TIRAGE
   (place RESIT_TIRAGE -4800 -1500 front 0 (property (height 200.00))
    (lock_type gate)))
  (component RES500_R9
   (place R9 -1000 0 front 0 (property (height 125.00)) (lock_type gate)))
  (component RES500_R8
   (place R8 -1000 700 front 0 (property (height 125.00)) (lock_type gate)))
  (component RES500_R7
   (place R7 -1400 600 front 0 (property (height 125.00)) (lock_type gate)))
  (component RES500_R6
   (place R6 -2300 100 front 0 (property (height 125.00)) (lock_type gate)))
  (component RES500_R5
   (place R5 -2500 700 front 0 (property (height 125.00)) (lock_type gate)))
  (component RES500_R4
   (place R4 -3600 0 front 0 (property (height 125.00)) (lock_type gate)))
  (component RES500_R3
   (place R3 -3400 700 front 0 (property (height 125.00)) (lock_type gate)))
  (component RES500_R1
   (place R1 -3600 -2900 front 0 (property (height 125.00)) (lock_type gate)))
  (component E_LTS25_LTS2
   (place LTS2 -1000 -3400 front 0 (property (height 200.00)) (lock_type gate)
    ))
  (component E_LTS25_LTS1
   (place LTS1 -900 -2300 front 0 (property (height 200.00)) (lock_type gate))
   )
  (component SO14_LM319_1
   (place LM319_1 -3000 100 front 0 (property (height 200.00)) (lock_type gate
     )))
  (component SL3C_J1
   (place J1 800 -2300 front 0 (property (height 200.00))))
  (component DIP16_3_ISO124P_ISO122_2
   (place ISO122_2 -700 600 front 0 (property (height 210.00)) (lock_type gate
     )))
  (component DIP16_3_ISO124P_ISO122_1
   (place ISO122_1 -2000 600 front 0 (property (height 210.00)) (lock_type
     gate)))
  (component IRAMS10_IRAM1_BIS
   (place IRAM1_BIS -2200 -1200 front 0 (property (height 200.00)) (lock_type
     gate)))
  (component IRAMS10_IRAM1
   (place IRAM1 -2800 -1200 front 0 (property (height 200.00)) (lock_type gate
     )))
  (component CAPCK05_C28
   (place C28 500 -400 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C27
   (place C27 -200 -400 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C26
   (place C26 700 0 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C25
   (place C25 700 600 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C24
   (place C24 100 700 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C23
   (place C23 -100 400 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C22
   (place C22 -100 0 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C21
   (place C21 -800 -200 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C20
   (place C20 -1200 500 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C19
   (place C19 -1600 -200 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C18
   (place C18 -1600 300 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C17
   (place C17 -2100 0 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C16
   (place C16 -2500 -100 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C15
   (place C15 -3400 -100 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C14
   (place C14 -1600 -3000 front 0 (property (height 125.00)) (lock_type gate))
   )
  (component CAPCK05_C13
   (place C13 -1600 -2400 front 0 (property (height 125.00)) (lock_type gate))
   )
  (component CAPCK05_C12
   (place C12 -1600 -1800 front 0 (property (height 125.00)) (lock_type gate))
   )
  (component CAPCK05_C11
   (place C11 -1600 -1400 front 0 (property (height 125.00)) (lock_type gate))
   )
  (component CAPCK05_C10
   (place C10 -3300 -1200 front 0 (property (height 125.00)) (lock_type gate))
   )
  (component CAPCK05_C9
   (place C9 -3300 -1600 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C8
   (place C8 -3300 -1900 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C7
   (place C7 -3300 -2300 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C6
   (place C6 -3300 -2700 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C5
   (place C5 -3300 -3100 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C4
   (place C4 -3600 -2400 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C3
   (place C3 -4600 -2500 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C2
   (place C2 -3500 -1400 front 0 (property (height 125.00)) (lock_type gate)))
  (component CAPCK05_C1
   (place C1 -4600 -1400 front 0 (property (height 125.00)) (lock_type gate)))
  (component SOIC16W_ADUM2
   (place ADUM2 -4200 -2500 front 0 (property (height 100.00)) (lock_type gate
     )))
  (component SOIC16W_ADUM1
   (place ADUM1 -4200 -1500 front 0 (property (height 100.00)) (lock_type gate
     )))
  (component RESISTANCE_PUISSANCE_100
   (place 100 -4900 600 front 0 (property (height 200.00)) (lock_type gate)))
  (component SL2C
   (place 300CONTINU))
  (component HE10D
   (place CONNECT_1)
   (place CONNECT_2)
   (place CONNECT_3)))
 (library
  (image HE10D
   (pin unknown_padstack 10 0 0)
   (pin unknown_padstack 8 0 0)
   (pin unknown_padstack 7 0 0)
   (pin unknown_padstack 6 0 0)
   (pin unknown_padstack 5 0 0)
   (pin unknown_padstack 4 0 0)
   (pin unknown_padstack 3 0 0)
   (pin unknown_padstack 2 0 0)
   (pin unknown_padstack 1 0 0)
   (pin unknown_padstack 9 0 0)
   (outline (rect signal -0.01 -0.01 0.01 0.01)))
  (image SL2C
   (pin PAD80CIR52 2 0 200)
   (pin PAD80CIR52 1 0 0)
   (outline (rect signal -78.74 -157.48 314.96 354.33)))
  (image SOIC8
   (pin SMD50_25 7 97.50 25)
   (pin SMD50_25 8 97.50 75)
   (pin SMD50_25 6 97.50 -25)
   (pin SMD50_25 5 97.50 -75)
   (pin SMD50_25 1 -97.50 75)
   (pin SMD50_25 2 -97.50 25)
   (pin SMD50_25 3 -97.50 -25)
   (pin SMD50_25 4 -97.50 -75)
   (outline (rect signal -125 -100 125 100)))
  (image SOIC8_U1
   (pin SMD50_25 4 -97.50 -75)
   (pin SMD50_25 3 -97.50 -25)
   (pin SMD50_25 2 -97.50 25)
   (pin SMD50_25 1 -97.50 75)
   (pin SMD50_25 5 97.50 -75)
   (pin SMD50_25 6 97.50 -25)
   (pin SMD50_25 8 97.50 75)
   (pin SMD50_25 7 97.50 25)
   (outline (polygon signal 0 -125 -100 125 -100 125 100 -125 100 -125 -100)))
  (image TO220_V
   (pin PAD75CIR42 3 0 -200)
   (pin PAD75CIR42 2 0 -100)
   (pin PAD75SQ42 1 0 0)
   (outline (rect signal -150 -250 50 50)))
  (image TO220_V_T_1
   (pin PAD75SQ42 1 0 0)
   (pin PAD75CIR42 2 0 -100)
   (pin PAD75CIR42 3 0 -200)
   (outline (polygon signal 0 -150 -250 50 -250 50 50 -150 50 -150 -250)))
  (image DIP8_3
   (pin PAD60CIR36D 5 300 -300)
   (pin PAD60CIR36D 6 300 -200)
   (pin PAD60CIR36D 7 300 -100)
   (pin PAD60CIR36D 8 300 0)
   (pin PAD60CIR36D 4 0 -300)
   (pin PAD60CIR36D 3 0 -200)
   (pin PAD60CIR36D 2 0 -100)
   (pin PAD60SQ36D 1 0 0)
   (outline (rect signal -50 -350 350 50)))
  (image DIP8_3_TC1413N_1
   (pin PAD60SQ36D 1 0 0)
   (pin PAD60CIR36D 2 0 -100)
   (pin PAD60CIR36D 3 0 -200)
   (pin PAD60CIR36D 4 0 -300)
   (pin PAD60CIR36D 8 300 0)
   (pin PAD60CIR36D 7 300 -100)
   (pin PAD60CIR36D 6 300 -200)
   (pin PAD60CIR36D 5 300 -300)
   (outline (polygon signal 0 -50 -350 350 -350 350 50 -50 50 -50 -350)))
  (image E_SHUNT
   (pin PAD80CIR42 2 435 0)
   (pin PAD80CIR42 1 0 0)
   (outline (rect signal -43 -100 477 100)))
  (image E_SHUNT_SHUNT0.1
   (pin PAD80CIR42 1 0 0)
   (pin PAD80CIR42 2 435 0)
   (outline (polygon signal 0 -43 -100 477 -100 477 100 -43 100 -43 -100)))
  (image SIL9
   (pin PAD60CIR40D 9 0 -800)
   (pin PAD60CIR40D 8 0 -700)
   (pin PAD60CIR40D 7 0 -600)
   (pin PAD60CIR40D 6 0 -500)
   (pin PAD60CIR40D 5 0 -400)
   (pin PAD60CIR40D 4 0 -300)
   (pin PAD60CIR40D 3 0 -200)
   (pin PAD60CIR40D 2 0 -100)
   (pin PAD60SQ40D 1 0 0)
   (outline (rect signal -60 -844 60 44)))
  (image SIL9_RESIT_TIRAGE
   (pin PAD60SQ40D 1 0 0)
   (pin PAD60CIR40D 2 0 -100)
   (pin PAD60CIR40D 3 0 -200)
   (pin PAD60CIR40D 4 0 -300)
   (pin PAD60CIR40D 5 0 -400)
   (pin PAD60CIR40D 6 0 -500)
   (pin PAD60CIR40D 7 0 -600)
   (pin PAD60CIR40D 8 0 -700)
   (pin PAD60CIR40D 9 0 -800)
   (outline (polygon signal 0 -60 -844 60 -844 60 44 -60 44 -60 -844)))
  (image RES500
   (pin PAD60CIR36D 1 0 -500)
   (pin PAD60CIR36D 2 0 0)
   (outline (rect signal -50 -550 50 50)))
  (image RES500_R9
   (pin PAD60CIR36D 2 0 0)
   (pin PAD60CIR36D 1 0 -500)
   (outline (polygon signal 0 -50 -550 50 -550 50 50 -50 50 -50 -550)))
  (image RES500_R8
   (pin PAD60CIR36D 2 0 0)
   (pin PAD60CIR36D 1 0 -500)
   (outline (polygon signal 0 -50 -550 50 -550 50 50 -50 50 -50 -550)))
  (image RES500_R7
   (pin PAD60CIR36D 2 0 0)
   (pin PAD60CIR36D 1 0 -500)
   (outline (polygon signal 0 -50 -550 50 -550 50 50 -50 50 -50 -550)))
  (image RES500_R6
   (pin PAD60CIR36D 2 0 0)
   (pin PAD60CIR36D 1 0 -500)
   (outline (polygon signal 0 -50 -550 50 -550 50 50 -50 50 -50 -550)))
  (image RES500_R5
   (pin PAD60CIR36D 2 0 0)
   (pin PAD60CIR36D 1 0 -500)
   (outline (polygon signal 0 -50 -550 50 -550 50 50 -50 50 -50 -550)))
  (image RES500_R4
   (pin PAD60CIR36D 2 0 0)
   (pin PAD60CIR36D 1 0 -500)
   (outline (polygon signal 0 -50 -550 50 -550 50 50 -50 50 -50 -550)))
  (image RES500_R3
   (pin PAD60CIR36D 2 0 0)
   (pin PAD60CIR36D 1 0 -500)
   (outline (polygon signal 0 -50 -550 50 -550 50 50 -50 50 -50 -550)))
  (image RES500_R1
   (pin PAD60CIR36D 2 0 0)
   (pin PAD60CIR36D 1 0 -500)
   (outline (polygon signal 0 -50 -550 50 -550 50 50 -50 50 -50 -550)))
  (image E_LTS25
   (pin PAD60CIR35D 9 800 250)
   (pin PAD60CIR35D 8 800 350)
   (pin PAD60CIR35D 7 800 450)
   (pin PAD75CIR42 6 500 600)
   (pin PAD75CIR42 5 400 600)
   (pin PAD75CIR42 4 300 600)
   (pin PAD75CIR42 3 300 100)
   (pin PAD75CIR42 2 400 100)
   (pin PAD75CIR42 1 500 100)
   (outline (polygon signal 0 0 550 0 155 875 155 875 550 0 550)))
  (image E_LTS25_LTS2
   (pin PAD75CIR42 1 500 100)
   (pin PAD75CIR42 2 400 100)
   (pin PAD75CIR42 3 300 100)
   (pin PAD75CIR42 4 300 600)
   (pin PAD75CIR42 5 400 600)
   (pin PAD75CIR42 6 500 600)
   (pin PAD60CIR35D 7 800 450)
   (pin PAD60CIR35D 8 800 350)
   (pin PAD60CIR35D 9 800 250)
   (outline (polygon signal 0 0 550 0 155 875 155 875 550 0 550)))
  (image E_LTS25_LTS1
   (pin PAD75CIR42 1 500 100)
   (pin PAD75CIR42 2 400 100)
   (pin PAD75CIR42 3 300 100)
   (pin PAD75CIR42 4 300 600)
   (pin PAD75CIR42 5 400 600)
   (pin PAD75CIR42 6 500 600)
   (pin PAD60CIR35D 7 800 450)
   (pin PAD60CIR35D 8 800 350)
   (pin PAD60CIR35D 9 800 250)
   (outline (polygon signal 0 0 550 0 155 875 155 875 550 0 550)))
  (image SO14
   (pin SMD70_16 14 195 0)
   (pin SMD70_16 13 195 -50)
   (pin SMD70_16 12 195 -100)
   (pin SMD70_16 11 195 -150)
   (pin SMD70_16 10 195 -200)
   (pin SMD70_16 9 195 -250)
   (pin SMD70_16 8 195 -300)
   (pin SMD70_16 7 0 -300)
   (pin SMD70_16 6 0 -250)
   (pin SMD70_16 5 0 -200)
   (pin SMD70_16 4 0 -150)
   (pin SMD70_16 3 0 -100)
   (pin SMD70_16 2 0 -50)
   (pin SMD70_16 1 0 0)
   (outline (rect signal -35 -320 230 20)))
  (image SO14_LM319_1
   (pin SMD70_16 1 0 0)
   (pin SMD70_16 2 0 -50)
   (pin SMD70_16 3 0 -100)
   (pin SMD70_16 4 0 -150)
   (pin SMD70_16 5 0 -200)
   (pin SMD70_16 6 0 -250)
   (pin SMD70_16 7 0 -300)
   (pin SMD70_16 8 195 -300)
   (pin SMD70_16 9 195 -250)
   (pin SMD70_16 10 195 -200)
   (pin SMD70_16 11 195 -150)
   (pin SMD70_16 12 195 -100)
   (pin SMD70_16 13 195 -50)
   (pin SMD70_16 14 195 0)
   (outline (polygon signal 0 -35 -320 230 -320 230 20 -35 20 -35 -320)))
  (image SL3C
   (pin PAD80CIR52 3 0 400)
   (pin PAD80CIR52 2 0 200)
   (pin PAD80CIR52 1 0 0)
   (outline (rect signal -78.74 -157.48 314.96 551.18)))
  (image SL3C_J1
   (pin PAD80CIR52 1 0 0)
   (pin PAD80CIR52 2 0 200)
   (pin PAD80CIR52 3 0 400)
   (outline (polygon signal 0 -78.74 -157.48 314.96 -157.48 314.96 551.18
     -78.74 551.18 -78.74 -157.48)))
  (image DIP16_3_ISO124P
   (pin PAD60CIR36D 16 300 0)
   (pin PAD60CIR36D 15 300 -100)
   (pin PAD60CIR36D 10 300 -600)
   (pin PAD60CIR36D 9 300 -700)
   (pin PAD60CIR36D 8 0 -700)
   (pin PAD60CIR36D 7 0 -600)
   (pin PAD60CIR36D 2 0 -100)
   (pin PAD60SQ36D 1 0 0)
   (outline (rect signal -45 -787.50 345 90)))
  (image DIP16_3_ISO124P_ISO122_2
   (pin PAD60SQ36D 1 0 0)
   (pin PAD60CIR36D 2 0 -100)
   (pin PAD60CIR36D 7 0 -600)
   (pin PAD60CIR36D 8 0 -700)
   (pin PAD60CIR36D 9 300 -700)
   (pin PAD60CIR36D 10 300 -600)
   (pin PAD60CIR36D 15 300 -100)
   (pin PAD60CIR36D 16 300 0)
   (outline (polygon signal 0 -45 -787.50 345 -787.50 345 90 -45 90 -45
     -787.50)))
  (image DIP16_3_ISO124P_ISO122_1
   (pin PAD60SQ36D 1 0 0)
   (pin PAD60CIR36D 2 0 -100)
   (pin PAD60CIR36D 7 0 -600)
   (pin PAD60CIR36D 8 0 -700)
   (pin PAD60CIR36D 9 300 -700)
   (pin PAD60CIR36D 10 300 -600)
   (pin PAD60CIR36D 15 300 -100)
   (pin PAD60CIR36D 16 300 0)
   (outline (polygon signal 0 -45 -787.50 345 -787.50 345 90 -45 90 -45
     -787.50)))
  (image IRAMS10
   (pin PAD75CIR42 19 118.11 -1732.28)
   (pin PAD75CIR42 18 -78.74 -1653.54)
   (pin PAD75CIR42 17 118.11 -1574.80)
   (pin PAD75CIR42 16 -78.74 -1496.06)
   (pin PAD75CIR42 15 118.11 -1417.32)
   (pin PAD75CIR42 14 -78.74 -1338.58)
   (pin PAD75CIR42 13 118.11 -1259.84)
   (pin PAD75CIR42 12 -78.74 -1181.10)
   (pin PAD75CIR42 11 118.11 -1102.36)
   (pin PAD75CIR42 10 -78.74 -1023.62)
   (pin PAD75CIR42 9 118.11 -944.88)
   (pin PAD75CIR42 8 -78.74 -866.14)
   (pin PAD75CIR42 7 118.11 -708.66)
   (pin PAD75CIR42 6 -78.74 -551.18)
   (pin PAD75CIR42 5 118.11 -472.44)
   (pin PAD75CIR42 4 -78.74 -314.96)
   (pin PAD75CIR42 3 118.11 -236.22)
   (pin PAD75CIR42 2 -78.74 -78.74)
   (pin PAD75SQ42 1 118.11 0)
   (outline (rect signal -196.85 -2145.67 196.85 413.39)))
  (image IRAMS10_IRAM1_BIS
   (pin PAD75SQ42 1 118.11 0)
   (pin PAD75CIR42 2 -78.74 -78.74)
   (pin PAD75CIR42 3 118.11 -236.22)
   (pin PAD75CIR42 4 -78.74 -314.96)
   (pin PAD75CIR42 5 118.11 -472.44)
   (pin PAD75CIR42 6 -78.74 -551.18)
   (pin PAD75CIR42 7 118.11 -708.66)
   (pin PAD75CIR42 8 -78.74 -866.14)
   (pin PAD75CIR42 9 118.11 -944.88)
   (pin PAD75CIR42 10 -78.74 -1023.62)
   (pin PAD75CIR42 11 118.11 -1102.36)
   (pin PAD75CIR42 12 -78.74 -1181.10)
   (pin PAD75CIR42 13 118.11 -1259.84)
   (pin PAD75CIR42 14 -78.74 -1338.58)
   (pin PAD75CIR42 15 118.11 -1417.32)
   (pin PAD75CIR42 16 -78.74 -1496.06)
   (pin PAD75CIR42 17 118.11 -1574.80)
   (pin PAD75CIR42 18 -78.74 -1653.54)
   (pin PAD75CIR42 19 118.11 -1732.28)
   (outline (polygon signal 0 -196.85 -2145.67 196.85 -2145.67 196.85 413.39
     -196.85 413.39 -196.85 -2145.67)))
  (image IRAMS10_IRAM1
   (pin PAD75SQ42 1 118.11 0)
   (pin PAD75CIR42 2 -78.74 -78.74)
   (pin PAD75CIR42 3 118.11 -236.22)
   (pin PAD75CIR42 4 -78.74 -314.96)
   (pin PAD75CIR42 5 118.11 -472.44)
   (pin PAD75CIR42 6 -78.74 -551.18)
   (pin PAD75CIR42 7 118.11 -708.66)
   (pin PAD75CIR42 8 -78.74 -866.14)
   (pin PAD75CIR42 9 118.11 -944.88)
   (pin PAD75CIR42 10 -78.74 -1023.62)
   (pin PAD75CIR42 11 118.11 -1102.36)
   (pin PAD75CIR42 12 -78.74 -1181.10)
   (pin PAD75CIR42 13 118.11 -1259.84)
   (pin PAD75CIR42 14 -78.74 -1338.58)
   (pin PAD75CIR42 15 118.11 -1417.32)
   (pin PAD75CIR42 16 -78.74 -1496.06)
   (pin PAD75CIR42 17 118.11 -1574.80)
   (pin PAD75CIR42 18 -78.74 -1653.54)
   (pin PAD75CIR42 19 118.11 -1732.28)
   (outline (polygon signal 0 -196.85 -2145.67 196.85 -2145.67 196.85 413.39
     -196.85 413.39 -196.85 -2145.67)))
  (image CAPCK05
   (pin PAD65CIR42D 2 0 100)
   (pin PAD65CIR42D 1 0 0)
   (outline (rect signal -50 -50 50 150)))
  (image CAPCK05_C28
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C27
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C26
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C25
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C24
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C23
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C22
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C21
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C20
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C19
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C18
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C17
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C16
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C15
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C14
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C13
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C12
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C11
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C10
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C9
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C8
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C7
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C6
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C5
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C4
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C3
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C2
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image CAPCK05_C1
   (pin PAD65CIR42D 1 0 0)
   (pin PAD65CIR42D 2 0 100)
   (outline (polygon signal 0 -50 -50 50 -50 50 150 -50 150 -50 -50)))
  (image SOIC16W
   (pin SMD50_25 16 185 175)
   (pin SMD50_25 14 185 75)
   (pin SMD50_25 15 185 125)
   (pin SMD50_25 12 185 -25)
   (pin SMD50_25 13 185 25)
   (pin SMD50_25 10 185 -125)
   (pin SMD50_25 11 185 -75)
   (pin SMD50_25 9 185 -175)
   (pin SMD50_25 1 -185 175)
   (pin SMD50_25 2 -185 125)
   (pin SMD50_25 3 -185 75)
   (pin SMD50_25 5 -185 -25)
   (pin SMD50_25 4 -185 25)
   (pin SMD50_25 7 -185 -125)
   (pin SMD50_25 6 -185 -75)
   (pin SMD50_25 8 -185 -175)
   (outline (rect signal -212.50 -200 212.50 200)))
  (image SOIC16W_ADUM2
   (pin SMD50_25 8 -185 -175)
   (pin SMD50_25 6 -185 -75)
   (pin SMD50_25 7 -185 -125)
   (pin SMD50_25 4 -185 25)
   (pin SMD50_25 5 -185 -25)
   (pin SMD50_25 3 -185 75)
   (pin SMD50_25 2 -185 125)
   (pin SMD50_25 1 -185 175)
   (pin SMD50_25 9 185 -175)
   (pin SMD50_25 11 185 -75)
   (pin SMD50_25 10 185 -125)
   (pin SMD50_25 13 185 25)
   (pin SMD50_25 12 185 -25)
   (pin SMD50_25 15 185 125)
   (pin SMD50_25 14 185 75)
   (pin SMD50_25 16 185 175)
   (outline (polygon signal 0 -212.50 -200 212.50 -200 212.50 200 -212.50 200
     -212.50 -200)))
  (image SOIC16W_ADUM1
   (pin SMD50_25 8 -185 -175)
   (pin SMD50_25 6 -185 -75)
   (pin SMD50_25 7 -185 -125)
   (pin SMD50_25 4 -185 25)
   (pin SMD50_25 5 -185 -25)
   (pin SMD50_25 3 -185 75)
   (pin SMD50_25 2 -185 125)
   (pin SMD50_25 1 -185 175)
   (pin SMD50_25 9 185 -175)
   (pin SMD50_25 11 185 -75)
   (pin SMD50_25 10 185 -125)
   (pin SMD50_25 13 185 25)
   (pin SMD50_25 12 185 -25)
   (pin SMD50_25 15 185 125)
   (pin SMD50_25 14 185 75)
   (pin SMD50_25 16 185 175)
   (outline (polygon signal 0 -212.50 -200 212.50 -200 212.50 200 -212.50 200
     -212.50 -200)))
  (image RESISTANCE_PUISSANCE
   (pin PAD120CIR80 2 393.70 0)
   (pin PAD120CIR80 1 0 0)
   (outline (rect signal -98.43 -196.85 492.13 196.85)))
  (image RESISTANCE_PUISSANCE_100
   (pin PAD120CIR80 1 0 0)
   (pin PAD120CIR80 2 393.70 0)
   (outline (polygon signal 0 -98.43 -196.85 492.13 -196.85 492.13 196.85
     -98.43 196.85 -98.43 -196.85)))
  (padstack C_VIA
   (shape (circle TOP 39.37 0 0))
   (shape (circle BOTTOM 40 0 0)))
  (padstack PAD80CIR42
   (shape (circle signal 80 0 0)))
  (padstack PAD60CIR40D
   (shape (circle signal 60 0 0)))
  (padstack PAD60SQ40D
   (shape (rect signal -30 -30 30 30)))
  (padstack PAD120CIR80
   (shape (circle signal 120 0 0)))
  (padstack PAD60CIR35D
   (shape (circle signal 60 0 0)))
  (padstack SMD70_16
   (shape (rect TOP -35 -8 35 8)))
  (padstack PAD60CIR36D
   (shape (circle signal 60 0 0)))
  (padstack PAD60SQ36D
   (shape (rect signal -30 -30 30 30)))
  (padstack PAD75CIR42
   (shape (circle signal 75 0 0)))
  (padstack PAD75SQ42
   (shape (rect signal -37.500 -37.500 37.500 37.500)))
  (padstack PAD65CIR42D
   (shape (circle signal 65 0 0)))
  (padstack PAD80CIR52
   (shape (circle signal 80 0 0)))
  (padstack SMD50_25
   (shape (rect TOP -25 -12.500 25 12.500)))
  (padstack VIA
   (shape (circle signal 40 0 0)))
  (padstack unknown_padstack (shape (circle TOP 0 0 0))))
 (floor_plan)
 (part_library
  (logical_part_mapping AD8021
   (comp U1))
  (logical_part AD8021
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 6               0    G1             1    VOUT                 0 )
   (pin 1               3    G1             1    LREF                 0 )
   (pin 2               0    G1             1    'IN-'                0 )
   (pin 3               0    G1             1    IN+                  0 )
   (pin 5               0    G1             1    CCOMP                0 )
   (pin 8               3    G1             1    /DISABLE             0 )
   (pin 4               2    G1             1    '-AVDD'              0 )
   (pin 7               2    G1             1    +AVDD                0 ))
  (logical_part_mapping ADUM2400_SMD
   (comp ADUM1 ADUM2))
  (logical_part ADUM2400_SMD
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 7               1    cct_89441100   0    1                    0 )
   (pin 11              4    G1             2    VOD                  0 )
   (pin 12              4    G1             2    VOC                  0 )
   (pin 13              4    G1             2    VOB                  0 )
   (pin 14              4    G1             2    VOA                  0 )
   (pin 6               3    G1             2    VID                  0 )
   (pin 5               3    G1             2    VIC                  0 )
   (pin 4               3    G1             2    VIB                  0 )
   (pin 3               3    G1             2    VIA                  0 )
   (pin 10              0    G1             2    VE2                  0 )
   (pin 16              2    G1             2    VDD2                 0 )
   (pin 1               2    G1             2    VDD1                 0 )
   (pin 15              2    G1             2    GND2<1>              0 )
   (pin 9               2    G1             2    GND2<0>              0 )
   (pin 2               2    G1             2    GND1<1>              0 )
   (pin 8               2    G1             2    GND1<0>              0 ))
  (logical_part_mapping BORNIER_2_THRU
   (comp 300CONTINU))
  (logical_part BORNIER_2_THRU
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               5    G1             3    B                    0 )
   (pin 1               5    G1             3    A                    0 ))
  (logical_part_mapping BORNIER_3_THRU
   (comp J1))
  (logical_part BORNIER_3_THRU
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 3               5    G1             4    C                    0 )
   (pin 2               5    G1             4    B                    0 )
   (pin 1               5    G1             4    A                    0 ))
  (logical_part_mapping CAPACITE_THRU
   (comp C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19
    C20 C21 C22 C23 C24 C25 C26 C27 C28))
  (logical_part CAPACITE_THRU
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               5    G1             5    B                    0 )
   (pin 1               5    G1             5    A                    0 ))
  (logical_part_mapping HE10_CONN
   (comp CONNECT_1 CONNECT_2 CONNECT_3))
  (logical_part HE10_CONN
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 10              2    G1             6    VCC                  0 )
   (pin 8               5    G1             6    P8                   0 )
   (pin 7               5    G1             6    P7                   0 )
   (pin 6               5    G1             6    P6                   0 )
   (pin 5               5    G1             6    P5                   0 )
   (pin 4               5    G1             6    P4                   0 )
   (pin 3               5    G1             6    P3                   0 )
   (pin 2               5    G1             6    P2                   0 )
   (pin 1               5    G1             6    P1                   0 )
   (pin 9               2    G1             6    GND                  0 ))
  (logical_part_mapping IRAMS10UP60A
   (comp IRAM1 IRAM1_BIS))
  (logical_part IRAMS10UP60A
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 18              2    G2             7    VCC                  0 )
   (pin 17              5    G2             7    T/ITRIP              0 )
   (pin 16              3    G2             7    LIN3                 0 )
   (pin 15              3    G2             7    LIN2                 0 )
   (pin 14              3    G2             7    LIN1                 0 )
   (pin 13              3    G2             7    HIN3                 0 )
   (pin 12              3    G2             7    HIN2                 0 )
   (pin 11              3    G2             7    HIN1                 0 )
   (pin 19              2    G2             7    GND                  0 )
   (pin 2               0    G1             8    W/VS3                0 )
   (pin 1               0    G1             8    VB3                  0 )
   (pin 3               0    G1             8    VB2                  0 )
   (pin 5               0    G1             8    VB1                  0 )
   (pin 4               0    G1             8    V/VS2                0 )
   (pin 7               2    G1             8    V+                   0 )
   (pin 6               0    G1             8    U/VS1                0 )
   (pin 10              0    G1             8    LE3                  0 )
   (pin 9               0    G1             8    LE2                  0 )
   (pin 8               0    G1             8    LE1                  0 ))
  (logical_part_mapping ISO124P
   (comp ISO122_1 ISO122_2))
  (logical_part ISO124P
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 15              0    G1             9    VSIN                 0 )
   (pin 10              0    G1             9    'VS2-'               0 )
   (pin 9               0    G1             9    VS2+                 0 )
   (pin 2               0    G1             9    'VS1-'               0 )
   (pin 1               0    G1             9    VS1+                 0 )
   (pin 7               0    G1             9    VOUT                 0 )
   (pin 8               0    G1             9    GND2                 0 )
   (pin 16              0    G1             9    GND1                 0 ))
  (logical_part_mapping LM319
   (comp LM319_1))
  (logical_part LM319
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               1    cct_89416844   0    1                    0 )
   (pin 2               1    cct_89416772   0    1                    0 )
   (pin 13              1    cct_89416700   0    1                    0 )
   (pin 14              1    cct_89416628   0    1                    0 )
   (pin 6               2    G1             10   'VDD-'               0 )
   (pin 11              2    G1             10   VDD+                 0 )
   (pin 7               0    G1             10   OUT2                 0 )
   (pin 12              0    G1             10   OUT1                 0 )
   (pin 10              0    G1             10   'IN2-'               0 )
   (pin 9               0    G1             10   IN2+                 0 )
   (pin 5               0    G1             10   'IN1-'               0 )
   (pin 4               0    G1             10   IN1+                 0 )
   (pin 8               2    G1             10   GND_2                0 )
   (pin 3               2    G1             10   GND_1                0 ))
  (logical_part_mapping LTS25NP
   (comp LTS1 LTS2))
  (logical_part LTS25NP
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 9               2    G1             11   VDD                  0 )
   (pin 7               0    G1             11   S                    0 )
   (pin 6               0    G1             11   OUT6                 0 )
   (pin 5               0    G1             11   OUT5                 0 )
   (pin 4               0    G1             11   OUT4                 0 )
   (pin 3               0    G1             11   IN3                  0 )
   (pin 2               0    G1             11   IN2                  0 )
   (pin 1               0    G1             11   IN1                  0 )
   (pin 8               2    G1             11   GND                  0 ))
  (logical_part_mapping RESIST_PUISSANCE
   (comp 100))
  (logical_part RESIST_PUISSANCE
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             12   P2                   0 )
   (pin 1               0    G1             12   P1                   0 ))
  (logical_part_mapping RES_8R
   (comp RESIT_TIRAGE))
  (logical_part RES_8R
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 9               0    G1             13   R8                   0 )
   (pin 8               0    G1             13   R7                   0 )
   (pin 7               0    G1             13   R6                   0 )
   (pin 6               0    G1             13   R5                   0 )
   (pin 5               0    G1             13   R4                   0 )
   (pin 4               0    G1             13   R3                   0 )
   (pin 3               0    G1             13   R2                   0 )
   (pin 2               0    G1             13   R1                   0 )
   (pin 1               0    G1             13   COM                  0 ))
  (logical_part_mapping RES_THRU_500
   (comp R1 R3 R4 R5 R6 R7 R8 R9))
  (logical_part RES_THRU_500
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               5    G1             14   B                    0 )
   (pin 1               5    G1             14   A                    0 ))
  (logical_part_mapping SHUNT_10
   (comp SHUNT0.1))
  (logical_part SHUNT_10
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 2               0    G1             15   B                    0 )
   (pin 1               0    G1             15   A                    0 ))
  (logical_part_mapping STGF7NC60HD
   (comp T_1))
  (logical_part STGF7NC60HD
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 1               0    G1             16   G                    0 )
   (pin 3               0    G1             16   E                    0 )
   (pin 2               0    G1             16   C                    0 ))
  (logical_part_mapping TC1413N
   (comp TC1413N_1))
  (logical_part TC1413N
#      |------------------------------------------------------------------|
#      |       PIN          |                  GATE                       |
#      |------------------------------------------------------------------|
#      |    Physical | Pin  |    Gate    | Gate |       Gate       | Pin  |
#      |      Pin    | Type |    Name    | Swap |       Pin        | Swap |
#      |      Name   |      |            | Code |       Name       | Code |
#      |-------------|------|------------|------|------------------|------|
   (pin 3               1    cct_89406060   0    1                    0 )
   (pin 5               2    G1             17   VDD2                 0 )
   (pin 1               2    G1             17   VDD1                 0 )
   (pin 7               4    G1             17   OUT2                 0 )
   (pin 6               4    G1             17   OUT1                 0 )
   (pin 2               3    G1             17   IN                   0 )
   (pin 8               2    G1             17   GND2                 0 )
   (pin 4               2    G1             17   GND1                 0 )))
 (network
  (net V+
   (pins IRAM1_BIS-7 300CONTINU-1 R3-2 100-2))
  (net UNNAMED_1_STGF7NC60HD_I31_G
   (pins T_1-1 TC1413N_1-6))
  (net UNNAMED_1_RESISTPUISSANCE_I36_P
   (pins T_1-2 100-1))
  (net UNNAMED_1_LTS25NP_I9_IN3
   (pins LTS1-3 LTS1-5))
  (net UNNAMED_1_LTS25NP_I9_IN2
   (pins LTS1-2 LTS1-6))
  (net UNNAMED_1_LTS25NP_I25_IN3
   (pins LTS2-3 LTS2-5))
  (net UNNAMED_1_LTS25NP_I25_IN2
   (pins LTS2-2 LTS2-6))
  (net UNNAMED_1_LM319_I39_OUT1
   (pins TC1413N_1-2 LM319_1-12))
  (net UNNAMED_1_LM319_I39_IN1
   (pins R3-1 R4-2 R5-1 LM319_1-4))
  (net UNNAMED_1_IRAMS10UP60A_I8_T
   (pins IRAM1-17 R1-2))
  (net UNNAMED_1_IRAMS10UP60A_I8_GND
   (pins IRAM1-19 R1-1))
  (net UNNAMED_1_CAPACITE_I41_A
   (pins ISO122_1-15 R5-2 C18-1))
  (net UNNAMED_1_CAPACITE_I29_B
   (pins IRAM1_BIS-6 LTS1-1 C13-2))
  (net UNNAMED_1_CAPACITE_I29_A
   (pins IRAM1_BIS-5 C13-1))
  (net UNNAMED_1_CAPACITE_I28_B
   (pins IRAM1_BIS-4 LTS2-1 C12-2))
  (net UNNAMED_1_CAPACITE_I28_A
   (pins IRAM1_BIS-3 C12-1))
  (net UNNAMED_1_CAPACITE_I27_A
   (pins IRAM1_BIS-1 C11-1))
  (net UNNAMED_1_BORNIER3_I26_C
   (pins IRAM1_BIS-2 J1-3 C11-2))
  (net UNNAMED_1_BORNIER3_I26_B
   (pins LTS2-4 J1-2))
  (net UNNAMED_1_BORNIER3_I26_A
   (pins LTS1-4 J1-1))
  (net UNNAMED_1_ADUM2400_I2_VIB
   (pins ADUM2-4 CONNECT_1-6 RESIT_TIRAGE-7))
  (net UNNAMED_1_ADUM2400_I2_VIA
   (pins ADUM2-3 CONNECT_1-5 RESIT_TIRAGE-6))
  (net UNNAMED_1_ADUM2400_I1_VID
   (pins ADUM1-6 CONNECT_1-4 RESIT_TIRAGE-5))
  (net UNNAMED_1_ADUM2400_I1_VIC
   (pins ADUM1-5 CONNECT_1-3 RESIT_TIRAGE-4))
  (net UNNAMED_1_ADUM2400_I1_VIB
   (pins ADUM1-4 CONNECT_1-2 RESIT_TIRAGE-3))
  (net UNNAMED_1_ADUM2400_I1_VIA
   (pins ADUM1-3 CONNECT_1-1 RESIT_TIRAGE-2))
  (net UNNAMED_1_AD8021_I12_VOUT
   (pins U1-6 R9-2 ISO122_2-15))
  (net UNNAMED_1_AD8021_I12_IN_1
   (pins U1-3 R7-2 C23-1))
  (net UNNAMED_1_AD8021_I12_IN
   (pins U1-2 R9-1 R8-2))
  (net U0
   (pins CONNECT_3-3 ISO122_1-7))
  (net TI2
   (pins CONNECT_3-2 LTS2-7))
  (net TI1
   (pins CONNECT_3-1 LTS1-7))
  (net SH
   (pins CONNECT_3-4 ISO122_2-7))
  (net L_W
   (pins ADUM2-13 IRAM1-16 C9-1))
  (net L_V
   (pins ADUM2-14 IRAM1-15 C7-1))
  (net L_U
   (pins ADUM1-11 IRAM1-14 C5-1))
  (net LE_UVW
   (pins IRAM1_BIS-8 IRAM1_BIS-9 IRAM1_BIS-10 SHUNT0.1-2 R7-1))
  (net H_W
   (pins ADUM1-12 IRAM1-13 C10-1))
  (net H_V
   (pins ADUM1-13 IRAM1-12 C8-1))
  (net H_U
   (pins ADUM1-14 IRAM1-11 C6-1))
  (net GND_SIGNAL
   (pins ADUM1-8 ADUM1-2 ADUM2-5 ADUM2-6 CONNECT_3-9 CONNECT_1-9 CONNECT_2-9
    CONNECT_2-8 C1-2 LTS1-8 ISO122_1-8 C3-2 LTS2-8 ISO122_2-8 C22-2 C21-2
    C26-2 C28-2))
  (net GND_POWER
   (pins ADUM1-9 ADUM1-15 ADUM2-9 ADUM2-15 ADUM2-12 ADUM2-11 CONNECT_2-1 U1-4
    ISO122_1-16 C2-2 C4-2 C5-2 C6-2 C7-2 C8-2 C9-2 C10-2 300CONTINU-2 T_1-3
    TC1413N_1-4 TC1413N_1-8 R4-1 LM319_1-8 R6-2 C18-2 SHUNT0.1-1 C23-2 R8-1
    ISO122_2-16 C14-2 C15-2 C16-2 C17-2 C19-2 C20-2 C24-2 C25-2 C27-2))
  (net GND_2
   (pins ADUM2-8 ADUM2-2))
  (net '-15UC'
   (pins CONNECT_2-7 ISO122_1-10 ISO122_2-10 C21-1 C28-1))
  (net '-15'
   (pins CONNECT_2-3 ISO122_1-2 ISO122_2-2 C20-1 C27-1))
  (net +5_UC
   (pins ADUM1-1 ADUM2-1 CONNECT_3-10 CONNECT_1-10 CONNECT_2-10 C1-1 C3-1))
  (net +5
   (pins ADUM1-16 ADUM2-16 CONNECT_2-4 LTS1-9 C2-1 C4-1 LTS2-9 LM319_1-5 R6-1
    C17-1))
  (net +15UC
   (pins CONNECT_2-6 ISO122_1-9 ISO122_2-9 C22-1 C26-1))
  (net +15
   (pins CONNECT_2-2 IRAM1-18 U1-7 ISO122_1-1 TC1413N_1-1 TC1413N_1-5
    LM319_1-11 ISO122_2-1 C14-1 C15-1 C16-1 C19-1 C24-1 C25-1)))
 (wiring)
 (colors
  (color 0 color0 0 0 0)
  (color 1 color1 255 255 255)
  (color 2 color2 14 210 255)
  (color 3 color3 255 121 203)
  (color 5 color4 0 255 106)
  (color 7 color5 166 16 255)
  (color 8 color6 121 153 196)
  (color 9 color7 255 0 0)
  (color 11 color8 255 255 0)
  (color 12 color9 0 0 255)
  (color 13 color10 55 247 215)
  (color 14 color11 179 179 185)
  (color 15 color12 116 196 143)
  (color 16 color13 252 199 46)
  (color 17 color14 255 178 255)
  (color 18 color15 213 213 0)
  (color 19 color16 2 168 213)
  (color 20 color17 176 0 206)
  (color 21 color18 234 190 0)
  (color 22 color19 217 224 224)
  (color 23 color20 242 127 134)
  (color 24 color21 14 249 182)
  (color 25 color22 161 4 4)
  (color 26 color23 224 141 202)
  (color 27 color24 255 255 255)
  (color 4 redColor 255 0 0)
  (color 10 darkGreenColor 0 170 0)
  (color 6 whiteColor 255 255 255)
  (color 28 darkGrayColor 120 120 120)
  (color 29 blackColor 0 0 0)
  (color 30 greenColor 0 255 0)
  (color 31 blueColor 0 0 255)
  (color 32 yellowColor 255 255 0)
  (color 33 lightMagentaColor 255 0 255)
  (set_color via darkGreenColor)
  (set_color thru darkGrayColor)
  (set_color select color1)
  (set_color highlight color1)
  (set_color antipad whiteColor)
  (set_color guide color4)
  (set_color histogram grid color1)
  (set_color histogram segment redColor)
  (set_color histogram peak redColor)
  (set_color grid via color1)
  (set_color grid wiring color1)
  (set_color grid place color1)
  (set_color grid manuf color1)
  (set_color grid major route color1)
  (set_color grid major place color1)
  (set_color error clearance yellowColor)
  (set_color error length yellowColor)
  (set_color error crosstalk whiteColor)
  (set_color error balance whiteColor)
  (set_color error placement whiteColor)
  (set_color routability min greenColor)
  (set_color routability max redColor)
  (set_color iroute target whiteColor)
  (set_color testpoint color3)
  (set_color protect whiteColor)
  (set_color fix component lightMagentaColor)
  (set_color component front color8)
  (set_color component back color15)
  (set_color site whiteColor)
  (set_color ruler darkGrayColor)
  (set_color rowcolumn whiteColor)
  (set_color viakeepouts color3)
  (set_color signal 1 color7)
  (set_color signal 2 color9)))
