
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000106                       # Number of seconds simulated
sim_ticks                                   106142751                       # Number of ticks simulated
final_tick                                  106142751                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  50441                       # Simulator instruction rate (inst/s)
host_op_rate                                   100490                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               38403183                       # Simulator tick rate (ticks/s)
host_mem_usage                                8779516                       # Number of bytes of host memory used
host_seconds                                     2.76                       # Real time elapsed on the host
sim_insts                                      139413                       # Number of instructions simulated
sim_ops                                        277743                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          48000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          79936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          48064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          80384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          48192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          77248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          47744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          76672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             506240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        48000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        48064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        48192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        47744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        192000                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            1207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7910                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         452221179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         753099003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst         452824141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         757319734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         454030064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         727774617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst         449809333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         722347963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4769426035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    452221179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst    452824141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    454030064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst    449809333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1808884716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        452221179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        753099003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst        452824141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        757319734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        454030064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        727774617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst        449809333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        722347963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4769426035                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                  17371                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            17371                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2166                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               15917                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   1092                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               289                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          15917                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits              4117                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           11800                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         1685                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                      10515                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                      14920                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                          233                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                           67                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                      12496                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          160                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   25                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON      106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                          318748                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             34023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         79827                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      17371                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              5209                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       216530                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4504                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          464                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          256                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    12399                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  916                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            253606                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.618676                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.017449                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  228873     90.25%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    1372      0.54%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1489      0.59%     91.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1352      0.53%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    1712      0.68%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1070      0.42%     93.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    2259      0.89%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1090      0.43%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   14389      5.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              253606                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.054498                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.250439                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   29088                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               201304                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    17637                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 3325                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2252                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts                145319                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  2252                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   30852                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  91986                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3422                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    19029                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               106065                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                137305                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   63                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   283                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   205                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                105379                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             142521                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               349893                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          202873                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            10490                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                70293                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   72228                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                79                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            75                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    15089                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               13382                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              17447                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              536                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             463                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    121354                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                384                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   105456                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              701                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          51919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        70431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           347                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       253606                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.415826                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.334568                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             219775     86.66%     86.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              13170      5.19%     91.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               4040      1.59%     93.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               3181      1.25%     94.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               3692      1.46%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               3345      1.32%     97.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               2951      1.16%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7               2152      0.85%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1300      0.51%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         253606                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   1306     83.03%     83.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     83.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     83.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   14      0.89%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    65      4.13%     88.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                   75      4.77%     92.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.38%     93.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             107      6.80%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass              997      0.95%      0.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                76442     72.49%     73.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                  60      0.06%     73.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   96      0.09%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                957      0.91%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               11206     10.63%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7323      6.94%     92.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            172      0.16%     92.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          8203      7.78%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                105456                       # Type of FU issued
system.cpu0.iq.rate                          0.330844                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1573                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.014916                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            447709                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           163733                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        89180                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              19083                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes              9967                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses         9351                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 96463                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                   9569                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             801                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         6614                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         4651                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2252                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   7701                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                82244                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             121738                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts               86                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                13382                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               17447                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               171                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                82214                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            46                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           449                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         2460                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                2909                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               100505                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                10470                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             4951                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                       25387                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    9781                       # Number of branches executed
system.cpu0.iew.exec_stores                     14917                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.315312                       # Inst execution rate
system.cpu0.iew.wb_sent                         99429                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        98531                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    63306                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    96885                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.309119                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.653414                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts          51921                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2221                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       245269                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.284663                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.117062                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       219063     89.32%     89.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        13066      5.33%     94.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3190      1.30%     95.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         3934      1.60%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1463      0.60%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          722      0.29%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          569      0.23%     98.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          401      0.16%     98.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2861      1.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       245269                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               35045                       # Number of instructions committed
system.cpu0.commit.committedOps                 69819                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         19564                       # Number of memory references committed
system.cpu0.commit.loads                         6768                       # Number of loads committed
system.cpu0.commit.membars                          8                       # Number of memory barriers committed
system.cpu0.commit.branches                      7495                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                      9153                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    68708                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 441                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass          240      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           48948     70.11%     70.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult             50      0.07%     70.52% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              77      0.11%     70.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd           940      1.35%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.98% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           6615      9.47%     81.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4843      6.94%     88.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          153      0.22%     88.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         7953     11.39%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            69819                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2861                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      364148                       # The number of ROB reads
system.cpu0.rob.rob_writes                     251990                       # The number of ROB writes
system.cpu0.timesIdled                            425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          65142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      35045                       # Number of Instructions Simulated
system.cpu0.committedOps                        69819                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              9.095392                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        9.095392                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.109946                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.109946                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  140085                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  72827                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    10229                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1071                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                    46076                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   27147                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  47712                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements              739                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          348.657197                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              20843                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1251                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.661071                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   348.657197                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.680971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.680971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           179067                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          179067                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data         9176                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           9176                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        11667                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         11667                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data        20843                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           20843                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        20843                       # number of overall hits
system.cpu0.dcache.overall_hits::total          20843                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          286                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          286                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1098                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1098                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1384                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1384                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1384                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1384                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     21140172                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     21140172                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     64026576                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     64026576                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     85166748                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     85166748                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     85166748                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     85166748                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         9462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         9462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        12765                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        12765                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        22227                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        22227                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        22227                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        22227                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.030226                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030226                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.086016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.086016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.062267                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062267                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.062267                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062267                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 73916.685315                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73916.685315                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data        58312                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        58312                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 61536.667630                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61536.667630                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 61536.667630                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61536.667630                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          519                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    86.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          625                       # number of writebacks
system.cpu0.dcache.writebacks::total              625                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          131                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          132                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         1097                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1097                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1252                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1252                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1252                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     12469851                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     12469851                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     63220716                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     63220716                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     75690567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     75690567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     75690567                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     75690567                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.016381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.085938                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.085938                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.056328                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056328                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.056328                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056328                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 80450.651613                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80450.651613                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 57630.552416                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57630.552416                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 60455.724441                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 60455.724441                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 60455.724441                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 60455.724441                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              287                       # number of replacements
system.cpu0.icache.tags.tagsinuse          435.628603                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              11405                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              799                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            14.274093                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   435.628603                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.850837                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.850837                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          501                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            99991                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           99991                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst        11405                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          11405                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        11405                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           11405                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        11405                       # number of overall hits
system.cpu0.icache.overall_hits::total          11405                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          994                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          994                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          994                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           994                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          994                       # number of overall misses
system.cpu0.icache.overall_misses::total          994                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     60672597                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     60672597                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     60672597                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     60672597                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     60672597                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     60672597                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        12399                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        12399                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        12399                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        12399                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        12399                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        12399                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.080168                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.080168                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.080168                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.080168                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.080168                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.080168                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 61038.829980                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61038.829980                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 61038.829980                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61038.829980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 61038.829980                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61038.829980                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1123                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.105263                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          287                       # number of writebacks
system.cpu0.icache.writebacks::total              287                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          195                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          195                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          195                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          195                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          195                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          799                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          799                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          799                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          799                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          799                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          799                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     49903379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     49903379                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     49903379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     49903379                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     49903379                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     49903379                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.064441                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.064441                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.064441                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.064441                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.064441                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.064441                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 62457.295369                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62457.295369                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 62457.295369                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62457.295369                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 62457.295369                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62457.295369                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements              18                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        1104.430399                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs              1066                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2006                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.531406                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks     2.391113                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   593.950281                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data   508.089006                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.000584                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.145007                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.124045                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.269636                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1988                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1669                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.485352                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses           14298                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses          14298                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks          625                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total          625                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          284                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          284                       # number of WritebackClean hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           49                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           49                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data            2                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           49                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total             51                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           49                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data            2                       # number of overall hits
system.cpu0.l2cache.overall_hits::total            51                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         1097                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1097                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          750                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          750                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data          153                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          153                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          750                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data         1250                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2000                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          750                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data         1250                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2000                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data     62125479                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     62125479                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     48948336                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     48948336                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data     12303684                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     12303684                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     48948336                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data     74429163                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    123377499                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     48948336                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data     74429163                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    123377499                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks          625                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total          625                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          284                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          284                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data         1097                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         1097                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          799                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          799                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total          155                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          799                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data         1252                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total         2051                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          799                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data         1252                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total         2051                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.938673                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.938673                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.987097                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.987097                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.938673                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.998403                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.975134                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.938673                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.998403                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.975134                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 56632.159526                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 56632.159526                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 65264.448000                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 65264.448000                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 80416.235294                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 80416.235294                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 65264.448000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 59543.330400                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 61688.749500                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 65264.448000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 59543.330400                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 61688.749500                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         1097                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1097                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          750                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          750                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data          153                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          153                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          750                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data         1250                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2000                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          750                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data         1250                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2000                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data     59023321                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     59023321                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     46822656                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     46822656                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data     11871598                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     11871598                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     46822656                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data     70894919                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    117717575                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     46822656                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data     70894919                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    117717575                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.938673                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.938673                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.987097                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.987097                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.938673                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.998403                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.975134                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.938673                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.998403                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.975134                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 53804.303555                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 53804.303555                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 62430.208000                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62430.208000                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 77592.143791                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77592.143791                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 62430.208000                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 56715.935200                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 58858.787500                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 62430.208000                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 56715.935200                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 58858.787500                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests         3077                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests         1026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops           18                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops           18                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp          954                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty          625                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          287                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict          132                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         1097                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         1096                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          799                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq          155                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         1885                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side         3242                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total             5127                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        69504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       120064                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total            189568                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                         18                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples         2069                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.010633                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.102592                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0              2047     98.94%     98.94% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1                22      1.06%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total          2069                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy       1632033                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       798201                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.8                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy      1249749                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu1.branchPred.lookups                  17637                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            17637                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2239                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               16087                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                   1099                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               299                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          16087                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits              4003                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           12084                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         1760                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                      10699                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                      14842                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                          285                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                           65                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                      12623                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          172                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   25                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON      106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                          318748                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             34968                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         81051                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      17637                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              5102                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       215617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4670                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  84                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          533                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          242                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    12515                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  943                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            253785                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.626444                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.030206                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  228778     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1358      0.54%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1523      0.60%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    1353      0.53%     91.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    1720      0.68%     92.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    1059      0.42%     92.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2253      0.89%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1102      0.43%     94.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   14639      5.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              253785                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.055332                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.254279                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   30249                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               199998                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    17870                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 3333                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2335                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts                147248                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  2335                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   32033                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  90759                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          3071                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    19238                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               106349                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                138988                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   70                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   303                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   242                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                105607                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             144296                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               353824                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          205420                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            10497                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps                70203                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   74084                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                67                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            61                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    14868                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               13534                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              17528                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              434                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             445                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    122444                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                351                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   106197                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              711                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          53102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        72247                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           314                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       253785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.418453                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.340623                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             219839     86.62%     86.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              13159      5.19%     91.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4079      1.61%     93.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               3129      1.23%     94.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               3760      1.48%     96.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5               3297      1.30%     97.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               3024      1.19%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2160      0.85%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1338      0.53%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         253785                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1355     82.52%     82.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     82.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     82.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   14      0.85%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    78      4.75%     88.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   67      4.08%     92.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                7      0.43%     92.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             121      7.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass             1004      0.95%      0.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                77011     72.52%     73.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  61      0.06%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   89      0.08%     73.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                959      0.90%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               11391     10.73%     85.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               7288      6.86%     92.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead            180      0.17%     92.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8214      7.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                106197                       # Type of FU issued
system.cpu1.iq.rate                          0.333169                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       1642                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015462                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            449394                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           165880                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        89586                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              19137                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             10059                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses         9356                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 97230                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                   9605                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads             817                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         6766                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         4804                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           76                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2335                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   8226                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                80515                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             122795                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               74                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                13534                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               17528                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               153                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    29                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                80477                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            48                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           443                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         2599                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                3042                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               101047                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                10646                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             5149                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                       25486                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    9882                       # Number of branches executed
system.cpu1.iew.exec_stores                     14840                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.317012                       # Inst execution rate
system.cpu1.iew.wb_sent                         99875                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        98942                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    63648                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    97431                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.310408                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.653262                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts          53104                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2304                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       245201                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.284199                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.117974                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       219097     89.35%     89.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        12991      5.30%     94.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         3257      1.33%     95.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         3833      1.56%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1447      0.59%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          714      0.29%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          583      0.24%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          406      0.17%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2873      1.17%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       245201                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               34978                       # Number of instructions committed
system.cpu1.commit.committedOps                 69686                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         19491                       # Number of memory references committed
system.cpu1.commit.loads                         6768                       # Number of loads committed
system.cpu1.commit.membars                          8                       # Number of memory barriers committed
system.cpu1.commit.branches                      7485                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                      9080                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    68575                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 441                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass          240      0.34%      0.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           48888     70.15%     70.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             50      0.07%     70.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              77      0.11%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd           940      1.35%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.03% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           6615      9.49%     81.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          4843      6.95%     88.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead          153      0.22%     88.69% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7880     11.31%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            69686                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2873                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      365118                       # The number of ROB reads
system.cpu1.rob.rob_writes                     254356                       # The number of ROB writes
system.cpu1.timesIdled                            437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          64963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                      34978                       # Number of Instructions Simulated
system.cpu1.committedOps                        69686                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              9.112814                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        9.112814                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.109736                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.109736                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  140531                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  73182                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    10234                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    1074                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    46296                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   27276                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  48029                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements              747                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          351.513569                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              20840                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1259                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.552820                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   351.513569                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.686550                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.686550                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           179011                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          179011                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data         9235                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           9235                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        11605                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         11605                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data        20840                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           20840                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        20840                       # number of overall hits
system.cpu1.dcache.overall_hits::total          20840                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          291                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1088                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1088                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1379                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1379                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1379                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1379                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     21922056                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     21922056                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     63824111                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     63824111                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     85746167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     85746167                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     85746167                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     85746167                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         9526                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         9526                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        12693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        12693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        22219                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        22219                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        22219                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        22219                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.030548                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030548                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.085717                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.085717                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.062064                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.062064                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.062064                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.062064                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 75333.525773                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75333.525773                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 58661.866728                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58661.866728                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 62179.961566                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62179.961566                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 62179.961566                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62179.961566                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1295                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.176471                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks          616                       # number of writebacks
system.cpu1.dcache.writebacks::total              616                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          116                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          119                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          175                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1085                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1085                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         1260                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1260                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         1260                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1260                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     13292361                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13292361                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     62883053                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     62883053                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     76175414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     76175414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     76175414                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     76175414                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.018371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.018371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.085480                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085480                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.056708                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056708                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.056708                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056708                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 75956.348571                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75956.348571                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 57956.730876                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57956.730876                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 60456.677778                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60456.677778                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 60456.677778                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60456.677778                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              291                       # number of replacements
system.cpu1.icache.tags.tagsinuse          435.678652                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              11518                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              803                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            14.343711                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   435.678652                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.850935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.850935                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           100923                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          100923                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst        11518                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          11518                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        11518                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           11518                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        11518                       # number of overall hits
system.cpu1.icache.overall_hits::total          11518                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          997                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          997                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          997                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           997                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          997                       # number of overall misses
system.cpu1.icache.overall_misses::total          997                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     59670267                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     59670267                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     59670267                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     59670267                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     59670267                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     59670267                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        12515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        12515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        12515                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        12515                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        12515                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        12515                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.079664                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.079664                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.079664                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.079664                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.079664                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.079664                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59849.816449                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59849.816449                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59849.816449                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59849.816449                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59849.816449                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59849.816449                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          795                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.687500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          291                       # number of writebacks
system.cpu1.icache.writebacks::total              291                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          194                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          194                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          194                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          803                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          803                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          803                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          803                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          803                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          803                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     49532416                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     49532416                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     49532416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     49532416                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     49532416                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     49532416                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.064163                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.064163                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.064163                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.064163                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.064163                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.064163                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 61684.204234                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61684.204234                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 61684.204234                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61684.204234                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 61684.204234                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61684.204234                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements               2                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        1113.779203                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs              1085                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            2007                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.540608                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   596.322934                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data   517.456270                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.145587                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.126332                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.271919                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2005                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1682                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.489502                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses           14383                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses          14383                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks          616                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          616                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          288                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          288                       # number of WritebackClean hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           51                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           51                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data            3                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           51                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total             54                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           51                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data            3                       # number of overall hits
system.cpu1.l2cache.overall_hits::total            54                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         1085                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1085                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          752                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          752                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data          172                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          172                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          752                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data         1257                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         2009                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          752                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data         1257                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         2009                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data     61799139                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     61799139                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     48566052                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     48566052                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data     13099554                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     13099554                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     48566052                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data     74898693                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    123464745                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     48566052                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data     74898693                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    123464745                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks          616                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          616                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          288                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          288                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data         1085                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         1085                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          803                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          803                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data          175                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total          175                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          803                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data         1260                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         2063                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          803                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data         1260                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         2063                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.936488                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.936488                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.982857                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.982857                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.936488                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.997619                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.973825                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.936488                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.997619                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.973825                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 56957.731797                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 56957.731797                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 64582.515957                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 64582.515957                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 76160.197674                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 76160.197674                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 64582.515957                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 59585.276850                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 61455.821304                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 64582.515957                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 59585.276850                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 61455.821304                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst            1                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
system.cpu1.l2cache.demand_mshr_hits::cpu1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::cpu1.inst            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         1085                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1085                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          751                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          751                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data          172                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          172                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          751                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data         1257                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         2008                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          751                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data         1257                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         2008                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data     58731854                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     58731854                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     46390835                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     46390835                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data     12612264                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     12612264                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     46390835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data     71344118                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    117734953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     46390835                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data     71344118                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    117734953                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.935243                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.935243                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.982857                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.982857                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.935243                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.997619                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.973340                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.935243                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.997619                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.973340                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 54130.741014                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 54130.741014                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 61772.083888                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61772.083888                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 73327.116279                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73327.116279                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 61772.083888                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 56757.452665                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 58632.944721                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 61772.083888                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 56757.452665                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 58632.944721                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests         3101                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests         1038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops            2                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp          978                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          616                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          291                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict          133                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq         1085                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp         1084                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          803                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq          175                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         1897                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side         3266                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total             5163                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        70016                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       120000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total            190016                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                          2                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples         2065                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.004358                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.065890                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0              2056     99.56%     99.56% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1                 9      0.44%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total          2065                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy       1636695                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       802529                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.8                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy      1257741                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu2.branchPred.lookups                  17040                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            17040                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2124                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               15515                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                   1037                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               279                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups          15515                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits              3976                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses           11539                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         1665                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                      10514                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                      14575                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                          283                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                           57                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                      12241                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          205                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   25                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON      106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                          318748                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             34190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         78099                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      17040                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              5013                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       215426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   4494                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          770                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          500                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                    12100                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                  897                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            253265                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.604892                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.997400                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  229148     90.48%     90.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    1300      0.51%     90.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1463      0.58%     91.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    1336      0.53%     92.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    1649      0.65%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    1042      0.41%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2212      0.87%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1034      0.41%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   14081      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              253265                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.053459                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.245018                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   30129                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               200350                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    17361                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 3178                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2247                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts                141995                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  2247                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   31805                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  91159                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          2931                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    18698                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               106425                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                134305                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                   60                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   284                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   209                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                105753                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands             139596                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               342458                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          198228                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            10263                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps                69924                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   69672                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                74                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            68                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    14379                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads               13135                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores              16981                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              405                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             428                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    118948                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                351                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   104041                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              591                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          50054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        67228                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           314                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       253265                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.410799                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.328661                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             220052     86.89%     86.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              12840      5.07%     91.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               3933      1.55%     93.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               3098      1.22%     94.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               3658      1.44%     96.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5               3351      1.32%     97.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               2959      1.17%     98.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2092      0.83%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1282      0.51%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         253265                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1245     82.45%     82.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     82.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     82.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   14      0.93%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    76      5.03%     88.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   65      4.30%     92.72% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                7      0.46%     93.18% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             103      6.82%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass             1003      0.96%      0.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                75333     72.41%     73.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  66      0.06%     73.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.09%     73.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                963      0.93%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead               11214     10.78%     85.23% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               7261      6.98%     92.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead            187      0.18%     92.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite          7918      7.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                104041                       # Type of FU issued
system.cpu2.iq.rate                          0.326405                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       1510                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.014514                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads            444911                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           159625                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        88043                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              18537                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes              9767                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses         9070                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 95246                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                   9302                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads             838                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         6367                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         4513                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2247                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   7316                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                81918                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             119299                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               91                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                13135                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts               16981                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               160                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                81884                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            42                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           411                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         2505                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                2916                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                99151                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                10468                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             4890                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                       25041                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    9713                       # Number of branches executed
system.cpu2.iew.exec_stores                     14573                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.311064                       # Inst execution rate
system.cpu2.iew.wb_sent                         98048                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        97113                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    62509                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    95666                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.304670                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.653409                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts          50065                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2219                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       245186                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.282418                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.116855                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       219473     89.51%     89.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        12651      5.16%     94.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         3170      1.29%     95.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         3854      1.57%     97.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1466      0.60%     98.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          730      0.30%     98.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          575      0.23%     98.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          408      0.17%     98.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         2859      1.17%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       245186                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               34758                       # Number of instructions committed
system.cpu2.commit.committedOps                 69245                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                         19236                       # Number of memory references committed
system.cpu2.commit.loads                         6768                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.branches                      7454                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                      8825                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    68134                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 441                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass          240      0.35%      0.35% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           48702     70.33%     70.68% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             50      0.07%     70.75% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              77      0.11%     70.86% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd           940      1.36%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           6615      9.55%     81.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          4843      6.99%     88.77% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead          153      0.22%     88.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite         7625     11.01%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            69245                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 2859                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      361637                       # The number of ROB reads
system.cpu2.rob.rob_writes                     246885                       # The number of ROB writes
system.cpu2.timesIdled                            430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          65483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                      34758                       # Number of Instructions Simulated
system.cpu2.committedOps                        69245                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              9.170493                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        9.170493                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.109045                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.109045                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  138231                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  71799                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                     9948                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    1074                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    45784                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   26845                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                  47138                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements              700                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          346.971374                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              20449                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1212                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.872112                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   346.971374                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.677678                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.677678                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           175572                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          175572                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data         9068                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           9068                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        11381                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         11381                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data        20449                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           20449                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data        20449                       # number of overall hits
system.cpu2.dcache.overall_hits::total          20449                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          290                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          290                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1056                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1056                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data         1346                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1346                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         1346                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1346                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     21990987                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     21990987                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     64306296                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     64306296                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     86297283                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     86297283                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     86297283                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     86297283                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         9358                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         9358                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        12437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        12437                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data        21795                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        21795                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data        21795                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        21795                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.030990                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030990                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.084908                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.084908                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.061757                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.061757                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.061757                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.061757                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 75830.989655                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75830.989655                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 60896.113636                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 60896.113636                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 64113.880386                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 64113.880386                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 64113.880386                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 64113.880386                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          822                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    82.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks          584                       # number of writebacks
system.cpu2.dcache.writebacks::total              584                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          130                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          133                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          133                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          160                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1053                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1053                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         1213                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1213                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         1213                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1213                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     12206448                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     12206448                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     63455814                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     63455814                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     75662262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     75662262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     75662262                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     75662262                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.017098                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017098                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.084667                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084667                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.055655                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055655                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.055655                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055655                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 76290.300000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76290.300000                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 60261.931624                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 60261.931624                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 62376.143446                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 62376.143446                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 62376.143446                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 62376.143446                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              288                       # number of replacements
system.cpu2.icache.tags.tagsinuse          434.722762                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11106                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              800                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            13.882500                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   434.722762                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.849068                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.849068                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          500                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            97592                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           97592                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst        11106                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          11106                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        11106                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           11106                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        11106                       # number of overall hits
system.cpu2.icache.overall_hits::total          11106                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst          993                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          993                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst          993                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           993                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst          993                       # number of overall misses
system.cpu2.icache.overall_misses::total          993                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     60587018                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     60587018                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     60587018                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     60587018                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     60587018                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     60587018                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        12099                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        12099                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        12099                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        12099                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        12099                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        12099                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.082073                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.082073                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.082073                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.082073                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.082073                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.082073                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 61014.116818                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61014.116818                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 61014.116818                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61014.116818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 61014.116818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61014.116818                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1304                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    65.200000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          288                       # number of writebacks
system.cpu2.icache.writebacks::total              288                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          193                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          193                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          193                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          800                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          800                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          800                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          800                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          800                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          800                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     49603679                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     49603679                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     49603679                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     49603679                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     49603679                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     49603679                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.066121                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.066121                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.066121                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.066121                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.066121                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.066121                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 62004.598750                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62004.598750                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 62004.598750                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62004.598750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 62004.598750                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62004.598750                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements              19                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        1087.325187                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs              1024                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            1968                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.520325                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks     2.724700                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   593.156088                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data   491.444399                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.000665                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.144813                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.119982                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.265460                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1949                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1634                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.475830                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses           13940                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses          13940                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks          584                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total          584                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          284                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          284                       # number of WritebackClean hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           47                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           47                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data            5                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           47                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total             52                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           47                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data            5                       # number of overall hits
system.cpu2.l2cache.overall_hits::total            52                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         1053                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         1053                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          753                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          753                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data          155                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          155                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          753                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data         1208                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         1961                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          753                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data         1208                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         1961                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data     62404533                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     62404533                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     48652632                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     48652632                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data     12023964                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     12023964                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     48652632                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data     74428497                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    123081129                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     48652632                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data     74428497                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    123081129                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks          584                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total          584                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          284                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          284                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data         1053                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         1053                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          800                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          800                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data          160                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total          160                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          800                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data         1213                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total         2013                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          800                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data         1213                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total         2013                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.941250                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.941250                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.968750                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.968750                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.941250                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.995878                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.974168                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.941250                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.995878                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.974168                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 59263.564103                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 59263.564103                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 64611.729084                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 64611.729084                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 77573.961290                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 77573.961290                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 64611.729084                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 61612.994205                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 62764.471698                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 64611.729084                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 61612.994205                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 62764.471698                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         1053                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         1053                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          753                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          753                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data          155                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          155                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          753                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data         1208                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         1961                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          753                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data         1208                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         1961                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data     59427267                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     59427267                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     46522431                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     46522431                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data     11584641                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     11584641                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     46522431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data     71011908                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    117534339                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     46522431                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data     71011908                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    117534339                       # number of overall MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.941250                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.941250                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.968750                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.968750                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.941250                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.995878                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.974168                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.941250                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.995878                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.974168                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 56436.150997                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 56436.150997                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 61782.776892                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 61782.776892                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 74739.619355                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74739.619355                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 61782.776892                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 58784.692053                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 59935.919939                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 61782.776892                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 58784.692053                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 59935.919939                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests         3001                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests          988                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops           18                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops           18                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp          960                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty          584                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          288                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict          135                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq         1053                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp         1052                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          800                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq          160                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         1888                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side         3125                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total             5013                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        69632                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side       114944                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total            184576                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                         19                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples         2032                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.012795                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.112418                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0              2006     98.72%     98.72% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1                26      1.28%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total          2032                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy       1580085                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       799532                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.8                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy      1210788                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.cpu3.branchPred.lookups                  17066                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            17066                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2161                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               15602                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                   1071                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               301                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups          15602                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits              3985                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           11617                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         1683                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                      10675                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                      14403                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                          282                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                           67                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                      12334                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          162                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   25                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON      106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                          318748                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             33213                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         78961                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      17066                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              5056                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       213270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   4494                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          514                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          350                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                    12237                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                  921                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            249675                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.619249                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.019005                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  225299     90.24%     90.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    1385      0.55%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1452      0.58%     91.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    1352      0.54%     91.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    1661      0.67%     92.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    1066      0.43%     93.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                    2151      0.86%     93.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1086      0.43%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   14223      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              249675                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.053541                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.247722                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   28758                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               198010                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    17460                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 3200                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2247                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts                142877                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  2247                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   30447                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  91505                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          2482                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    18801                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               104193                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                135088                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                   66                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   311                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   121                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                103570                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands             140692                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               344332                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          200115                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            10036                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps                69762                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   70930                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                72                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            65                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    14375                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads               13261                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores              17005                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              397                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             403                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    119591                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                356                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   104272                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              609                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          50953                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        68695                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           319                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       249675                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.417631                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.338646                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             216508     86.72%     86.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              12633      5.06%     91.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               3989      1.60%     93.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               3170      1.27%     94.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               3754      1.50%     96.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5               3285      1.32%     97.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               2907      1.16%     98.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2164      0.87%     99.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1265      0.51%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         249675                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1266     83.02%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     83.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   14      0.92%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     83.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    71      4.66%     88.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   67      4.39%     92.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                7      0.46%     93.44% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             100      6.56%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass              976      0.94%      0.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                75622     72.52%     73.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  62      0.06%     73.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   97      0.09%     73.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                957      0.92%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.53% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead               11336     10.87%     85.40% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               7283      6.98%     92.39% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead            176      0.17%     92.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite          7763      7.44%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                104272                       # Type of FU issued
system.cpu3.iq.rate                          0.327130                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       1525                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.014625                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads            442156                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           161402                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        88426                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              18196                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes              9538                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses         8913                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 95694                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                   9127                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads             819                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         6493                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         4680                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2247                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   7591                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                81490                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             119947                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               91                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                13261                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts               17005                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               159                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    30                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                81452                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            45                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           454                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         2465                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                2919                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                99385                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                10621                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             4886                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                       25021                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    9738                       # Number of branches executed
system.cpu3.iew.exec_stores                     14400                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.311798                       # Inst execution rate
system.cpu3.iew.wb_sent                         98265                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        97339                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    62819                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    96399                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.305379                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.651656                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts          50965                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2218                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       241465                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.285727                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.121809                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       215873     89.40%     89.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        12507      5.18%     94.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         3213      1.33%     95.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         3842      1.59%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         1482      0.61%     98.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          725      0.30%     98.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          592      0.25%     98.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          419      0.17%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         2812      1.16%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       241465                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               34632                       # Number of instructions committed
system.cpu3.commit.committedOps                 68993                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                         19092                       # Number of memory references committed
system.cpu3.commit.loads                         6768                       # Number of loads committed
system.cpu3.commit.membars                          8                       # Number of memory barriers committed
system.cpu3.commit.branches                      7436                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                      8681                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    67882                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 441                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass          240      0.35%      0.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           48594     70.43%     70.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             50      0.07%     70.85% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              77      0.11%     70.97% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd           940      1.36%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           6615      9.59%     81.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          4843      7.02%     88.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead          153      0.22%     89.16% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite         7481     10.84%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            68993                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 2812                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      358611                       # The number of ROB reads
system.cpu3.rob.rob_writes                     248318                       # The number of ROB writes
system.cpu3.timesIdled                            433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          69073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                      34632                       # Number of Instructions Simulated
system.cpu3.committedOps                        68993                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              9.203858                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        9.203858                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.108650                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.108650                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  138671                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  72199                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                     9791                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    1071                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    45803                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   26864                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                  47128                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements              689                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          344.804351                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              20478                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1201                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            17.050791                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   344.804351                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.673446                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.673446                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           175689                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          175689                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data         9221                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           9221                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        11257                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         11257                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data        20478                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           20478                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        20478                       # number of overall hits
system.cpu3.dcache.overall_hits::total          20478                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          295                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          295                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1038                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1038                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data         1333                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1333                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         1333                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1333                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     20592054                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     20592054                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     63054216                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     63054216                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     83646270                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     83646270                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     83646270                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     83646270                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         9516                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         9516                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        12295                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        12295                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        21811                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        21811                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        21811                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        21811                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.031000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.031000                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.084425                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.084425                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.061116                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.061116                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.061116                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.061116                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 69803.572881                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 69803.572881                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 60745.872832                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60745.872832                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 62750.390098                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62750.390098                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 62750.390098                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62750.390098                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1278                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   106.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks          567                       # number of writebacks
system.cpu3.dcache.writebacks::total              567                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          131                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          132                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          132                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          164                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          164                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1037                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1037                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         1201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1201                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         1201                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1201                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     12306015                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     12306015                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     62282322                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     62282322                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     74588337                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     74588337                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     74588337                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     74588337                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.017234                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017234                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.084343                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.084343                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.055064                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055064                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.055064                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055064                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 75036.676829                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 75036.676829                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 60060.098361                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 60060.098361                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 62105.193172                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 62105.193172                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 62105.193172                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 62105.193172                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              284                       # number of replacements
system.cpu3.icache.tags.tagsinuse          431.464372                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              11248                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              796                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            14.130653                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   431.464372                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.842704                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.842704                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          499                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            98692                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           98692                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst        11248                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          11248                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        11248                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           11248                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        11248                       # number of overall hits
system.cpu3.icache.overall_hits::total          11248                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst          989                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          989                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst          989                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           989                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst          989                       # number of overall misses
system.cpu3.icache.overall_misses::total          989                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     61302968                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     61302968                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     61302968                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     61302968                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     61302968                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     61302968                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        12237                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        12237                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        12237                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        12237                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        12237                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        12237                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.080820                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.080820                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.080820                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.080820                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.080820                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.080820                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 61984.800809                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61984.800809                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 61984.800809                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61984.800809                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 61984.800809                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61984.800809                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          998                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    49.900000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          284                       # number of writebacks
system.cpu3.icache.writebacks::total              284                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          193                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          193                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          193                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          193                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          193                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          193                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          796                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          796                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          796                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          796                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          796                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          796                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     50815466                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     50815466                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     50815466                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     50815466                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     50815466                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     50815466                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.065049                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.065049                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.065049                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.065049                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.065049                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.065049                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 63838.525126                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63838.525126                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 63838.525126                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63838.525126                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 63838.525126                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63838.525126                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements               4                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        1074.988687                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs              1019                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1945                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.523907                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks     0.364621                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   584.896570                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data   489.727496                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.000089                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.142797                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.119562                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.262448                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1941                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1628                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          156                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.473877                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses           13801                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses          13801                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks          567                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total          567                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          280                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          280                       # number of WritebackClean hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           50                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           50                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data            3                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total            3                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           50                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total             53                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           50                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data            3                       # number of overall hits
system.cpu3.l2cache.overall_hits::total            53                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         1037                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         1037                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          746                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          746                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data          161                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          161                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          746                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data         1198                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1944                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          746                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data         1198                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1944                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data     61245693                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     61245693                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     49860423                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     49860423                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data     12124863                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     12124863                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     49860423                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data     73370556                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    123230979                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     49860423                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data     73370556                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    123230979                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks          567                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total          567                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          280                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          280                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data         1037                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         1037                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          796                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          796                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data          164                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total          164                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          796                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data         1201                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total         1997                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          796                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data         1201                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total         1997                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.937186                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.937186                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.981707                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.981707                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.937186                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.997502                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.973460                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.937186                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.997502                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.973460                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 59060.456123                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 59060.456123                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 66837.028150                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 66837.028150                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 75309.708075                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 75309.708075                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 66837.028150                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 61244.203673                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 63390.421296                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 66837.028150                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 61244.203673                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 63390.421296                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         1037                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         1037                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          746                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          746                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data          161                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          161                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          746                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data         1198                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1944                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          746                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data         1198                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1944                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data     58311047                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     58311047                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     47749778                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     47749778                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data     11670403                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     11670403                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     47749778                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data     69981450                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    117731228                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     47749778                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data     69981450                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    117731228                       # number of overall MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.937186                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.937186                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.981707                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.981707                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.937186                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.997502                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.973460                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.937186                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.997502                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.973460                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 56230.517840                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 56230.517840                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 64007.745308                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64007.745308                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 72486.975155                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72486.975155                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 64007.745308                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 58415.233723                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 60561.331276                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 64007.745308                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 58415.233723                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 60561.331276                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests         2970                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests          973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops            3                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp          960                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty          567                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          284                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict          126                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq         1037                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp         1037                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          796                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq          164                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         1876                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total             4967                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        69120                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side       113152                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total            182272                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                          4                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic                    0                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples         2001                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.004498                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.066931                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0              1992     99.55%     99.55% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1                 9      0.45%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total          2001                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy       1555776                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       795204                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy      1199799                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                  4389.926675                       # Cycle average of tags in use
system.l3.tags.total_refs                           2                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      7910                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.000253                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       596.459549                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data       511.403579                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       596.655726                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data       517.550935                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       595.957237                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data       495.940841                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       585.776361                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data       490.182447                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.004551                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.003902                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.004552                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.003949                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.004547                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.003784                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.004469                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.003740                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.033492                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          7910                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          629                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         6636                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          645                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.060349                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    134534                       # Number of tag accesses
system.l3.tags.data_accesses                   134534                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.l3.ReadExReq_misses::cpu0.data            1097                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            1084                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            1053                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            1037                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                4271                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          750                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          153                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          751                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data          172                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          753                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data          155                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          746                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data          161                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            3641                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                750                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data               1250                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                751                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               1256                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                753                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data               1208                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                746                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data               1198                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7912                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               750                       # number of overall misses
system.l3.overall_misses::cpu0.data              1250                       # number of overall misses
system.l3.overall_misses::cpu1.inst               751                       # number of overall misses
system.l3.overall_misses::cpu1.data              1256                       # number of overall misses
system.l3.overall_misses::cpu2.inst               753                       # number of overall misses
system.l3.overall_misses::cpu2.data              1208                       # number of overall misses
system.l3.overall_misses::cpu3.inst               746                       # number of overall misses
system.l3.overall_misses::cpu3.data              1198                       # number of overall misses
system.l3.overall_misses::total                  7912                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data     54436227                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data     54196771                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data     55025864                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data     53971192                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     217630054                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     43614024                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     11179368                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     43176052                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data     11825718                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     43314874                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data     10890743                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     44562563                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data     10940518                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    219503860                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     43614024                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data     65615595                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     43176052                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data     66022489                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     43314874                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data     65916607                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     44562563                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data     64911710                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        437133914                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     43614024                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data     65615595                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     43176052                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data     66022489                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     43314874                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data     65916607                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     44562563                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data     64911710                       # number of overall miss cycles
system.l3.overall_miss_latency::total       437133914                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu0.data          1097                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          1084                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          1053                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          1037                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              4271                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          750                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data          153                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          751                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data          172                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          753                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          746                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data          161                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          3641                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              750                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data             1250                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              751                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data             1256                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              753                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data             1208                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              746                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data             1198                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 7912                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             750                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data            1250                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             751                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data            1256                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             753                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data            1208                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             746                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data            1198                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                7912                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 49622.814038                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 49997.021218                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 52256.281102                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 52045.508197                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 50955.292437                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 58152.032000                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 73067.764706                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 57491.414115                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 68754.174419                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 57523.073041                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 70262.858065                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 59735.339142                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 67953.527950                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 60286.695963                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 58152.032000                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 52492.476000                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 57491.414115                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 52565.675955                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 57523.073041                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 54566.727649                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 59735.339142                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 54183.397329                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 55249.483569                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 58152.032000                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 52492.476000                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 57491.414115                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 52565.675955                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 57523.073041                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 54566.727649                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 59735.339142                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 54183.397329                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 55249.483569                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu0.data         1097                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         1084                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         1053                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         1037                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           4271                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          750                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          153                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          751                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data          172                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          753                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data          155                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          746                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data          161                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         3641                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           750                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data          1250                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           751                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          1256                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           753                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data          1208                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           746                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data          1198                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7912                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          750                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data         1250                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          751                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         1256                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          753                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data         1208                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          746                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data         1198                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7912                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data     46955675                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data     46796809                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data     47844382                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data     46891724                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    188488590                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     38491671                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     10135003                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     38052106                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data     10651072                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     38175655                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data      9832798                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     39471927                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data      9842080                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    194652312                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     38491671                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data     57090678                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     38052106                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data     57447881                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     38175655                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data     57677180                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     39471927                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data     56733804                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    383140902                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     38491671                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data     57090678                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     38052106                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data     57447881                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     38175655                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data     57677180                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     39471927                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data     56733804                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    383140902                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 42803.714676                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 43170.488007                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 45436.260209                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 45218.634523                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 44132.191524                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 51322.228000                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 66241.849673                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 50668.583222                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 61924.837209                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 50698.081009                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 63437.406452                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 52911.430295                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 61130.931677                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 53461.222741                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 51322.228000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 45672.542400                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 50668.583222                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 45738.758758                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 50698.081009                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 47746.009934                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 52911.430295                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 47357.098497                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 48425.290950                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 51322.228000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 45672.542400                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 50668.583222                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 45738.758758                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 50698.081009                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 47746.009934                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 52911.430295                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 47357.098497                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 48425.290950                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          7911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3641                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4270                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3641                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        15821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        15821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       506240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       506240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  506240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7911                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7911    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7911                       # Request fanout histogram
system.membus.reqLayer8.occupancy            10368706                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           41791630                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             39.4                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests         7914                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    106142751                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              3641                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict               2                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             4271                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            4269                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         3641                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side         3999                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side         4014                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side         3922                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side         3889                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 15824                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       127936                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       128448                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       125440                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       124416                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                 506240                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             7912                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   7912    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               7912                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           12689154                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           6342730                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             6.0                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy           6371446                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy           6221354                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             5.9                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy           6171458                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             5.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
