and r0, r1, r0 
bic r2, r0, r3 
mov r1, r2 
lsl r0, r1, r1 
