# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_3.srcs/sources_1/new/bcd_adder_first.vhd" \
"../../../../project_3.srcs/sim_1/new/test_bcd_adder_first.vhd" \

# Do not sort compile order
nosort
