/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [20:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  reg [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_0z[0] ? in_data[28] : celloutsig_0_2z;
  assign celloutsig_0_13z = celloutsig_0_3z[0] ? celloutsig_0_9z[10] : celloutsig_0_4z[0];
  assign celloutsig_1_9z = celloutsig_1_0z[0] ? celloutsig_1_3z : celloutsig_1_1z;
  assign celloutsig_1_11z = celloutsig_1_9z ? celloutsig_1_4z[3] : celloutsig_1_7z;
  assign celloutsig_0_14z = ~celloutsig_0_5z;
  assign celloutsig_1_10z = { in_data[177:168], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z } + { in_data[124:113], celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[181:179], celloutsig_1_1z } & { in_data[172], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_7z[9:2], celloutsig_0_4z, celloutsig_0_5z } / { 1'h1, celloutsig_0_1z[19:6] };
  assign celloutsig_0_9z = { celloutsig_0_8z[13:3], celloutsig_0_5z, celloutsig_0_3z } / { 1'h1, in_data[84:71] };
  assign celloutsig_1_8z = in_data[177:161] && { in_data[142:129], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_10z[11:3], celloutsig_1_7z, celloutsig_1_1z } && { in_data[128:119], celloutsig_1_12z };
  assign celloutsig_1_7z = { celloutsig_1_0z[1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z } || { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_2z = celloutsig_0_1z[10:5] < { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = - in_data[95:93];
  assign celloutsig_1_15z = - { celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_1_1z = & in_data[175:171];
  assign celloutsig_1_2z = & { in_data[175:171], in_data[160:158] };
  assign celloutsig_1_6z = & { celloutsig_1_5z, celloutsig_1_3z, in_data[175:171], in_data[160:158] };
  assign celloutsig_1_12z = & { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, in_data[175:171] };
  assign celloutsig_1_13z = & { celloutsig_1_8z, celloutsig_1_3z, in_data[175:171], in_data[167:141] };
  assign celloutsig_1_5z = celloutsig_1_2z & celloutsig_1_4z[2];
  assign celloutsig_1_16z = in_data[137] & celloutsig_1_14z[2];
  assign celloutsig_1_18z = ^ { celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_1_3z = ^ in_data[168:164];
  assign celloutsig_0_7z = in_data[95:86] <<< { celloutsig_0_1z[9:2], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[111:107] <<< in_data[127:123];
  assign celloutsig_1_14z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_12z } <<< { celloutsig_1_0z[3:1], celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_10z[12:7], celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_16z } - { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 3'h0;
    else if (celloutsig_1_18z) celloutsig_0_0z = in_data[84:82];
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_1z[3:0], celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 21'h000000;
    else if (!celloutsig_1_18z) celloutsig_0_1z = in_data[43:23];
  assign { out_data[128], out_data[110:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
