m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/STUDIES/VLSI/3.VERILOG/VERILOG_JUN2022/MUX2X1
vtb
!s110 1657357889
!i10b 1
!s100 nShilB^gn8^]kUl1H`O`^1
I;jnk?A0n]76^=bAZU?CU71
VDg1SIo80bB@j0V0VzS_@n1
R0
w1657357857
8tb_mux_2x1.v
Ftb_mux_2x1.v
L0 2
OL;L;10.7c;67
r1
!s85 0
31
!s108 1657357889.000000
!s107 mux_2x1.v|tb_mux_2x1.v|
!s90 -reportprogress|300|tb_mux_2x1.v|
!i113 0
o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
