#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x61f14b1cf6f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61f14b1cf880 .scope module, "weight_top_tb" "weight_top_tb" 3 3;
 .timescale -9 -12;
P_0x61f14b18d080 .param/l "ADDR_WIDTH" 1 3 7, +C4<00000000000000000000000000001000>;
P_0x61f14b18d0c0 .param/l "DATA_LENGTH" 1 3 9, +C4<00000000000000000000000000001000>;
P_0x61f14b18d100 .param/l "DATA_WIDTH" 1 3 8, +C4<00000000000000000000000000001000>;
P_0x61f14b18d140 .param/l "SRAM_DATA_WIDTH" 1 3 6, +C4<00000000000000000000000001000000>;
v0x61f14b1f0430_0 .var "addr_offset", 7 0;
v0x61f14b1f0540_0 .var "clk", 0 0;
v0x61f14b1f05e0_0 .var "data_in", 63 0;
v0x61f14b1f0700_0 .net "data_out", 7 0, v0x61f14b1ed840_0;  1 drivers
v0x61f14b1f07f0_0 .var "data_out_en", 0 0;
v0x61f14b1f08e0_0 .net "data_valid", 0 0, v0x61f14b1edaa0_0;  1 drivers
v0x61f14b1f09d0_0 .var "en", 0 0;
v0x61f14b1f0a70_0 .var/i "file", 31 0;
v0x61f14b1f0b50_0 .var "mem_data", 63 0;
v0x61f14b1f0c30_0 .var "nrst", 0 0;
v0x61f14b1f0cd0_0 .var/i "r", 31 0;
v0x61f14b1f0db0_0 .var "reg_clear", 0 0;
v0x61f14b1f0e50_0 .var "route_en", 0 0;
v0x61f14b1f0ef0_0 .net "route_ready", 0 0, L_0x61f14b1f1910;  1 drivers
v0x61f14b1f0f90_0 .var "route_reuse", 0 0;
v0x61f14b1f1080_0 .var "route_size", 7 0;
v0x61f14b1f1120_0 .var "sram_write_en", 0 0;
v0x61f14b1f1320_0 .var "start_addr", 7 0;
v0x61f14b1f13c0_0 .var "write_addr", 7 0;
S_0x61f14b1b9610 .scope module, "dut" "weight_top" 3 29, 4 6 0, S_0x61f14b1cf880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_reg_clear";
    .port_info 3 /INPUT 1 "i_fifo_clear";
    .port_info 4 /INPUT 1 "i_sram_write_en";
    .port_info 5 /INPUT 1 "i_route_en";
    .port_info 6 /INPUT 1 "i_data_out_en";
    .port_info 7 /INPUT 1 "i_route_reuse";
    .port_info 8 /INPUT 64 "i_data_in";
    .port_info 9 /INPUT 8 "i_write_addr";
    .port_info 10 /INPUT 8 "i_start_addr";
    .port_info 11 /INPUT 8 "i_addr_offset";
    .port_info 12 /INPUT 8 "i_route_size";
    .port_info 13 /OUTPUT 1 "o_route_ready";
    .port_info 14 /OUTPUT 1 "o_route_done";
    .port_info 15 /OUTPUT 8 "o_data";
    .port_info 16 /OUTPUT 1 "o_data_valid";
P_0x61f14b1b97a0 .param/l "ADDR_WIDTH" 1 4 23, +C4<00000000000000000000000000001000>;
P_0x61f14b1b97e0 .param/l "DATA_LENGTH" 1 4 25, +C4<00000000000000000000000000001000>;
P_0x61f14b1b9820 .param/l "DATA_WIDTH" 1 4 24, +C4<00000000000000000000000000001000>;
P_0x61f14b1b9860 .param/l "DEPTH" 1 4 28, +C4<00000000000000000000000000100000>;
P_0x61f14b1b98a0 .param/l "FIFO_ADDR" 1 4 29, +C4<00000000000000000000000000000101>;
P_0x61f14b1b98e0 .param/l "SRAM_DATA_WIDTH" 1 4 22, +C4<00000000000000000000000001000000>;
o0x7debd70e6948 .functor BUFZ 1, c4<z>; HiZ drive
L_0x61f14b1abc80 .functor OR 1, o0x7debd70e6948, v0x61f14b1f0db0_0, C4<0>, C4<0>;
L_0x61f14b1cd6a0 .functor NOT 1, L_0x61f14b1f1720, C4<0>, C4<0>, C4<0>;
L_0x61f14b1cf2d0 .functor AND 1, v0x61f14b1f0e50_0, L_0x61f14b1cd6a0, C4<1>, C4<1>;
L_0x61f14b1f1910 .functor BUFZ 1, L_0x61f14b1f1720, C4<0>, C4<0>, C4<0>;
v0x61f14b1eed60_0 .net *"_ivl_6", 0 0, L_0x61f14b1cd6a0;  1 drivers
v0x61f14b1eee60_0 .var "fifo_pop_en", 0 0;
v0x61f14b1eef50_0 .var "fifo_r_pointer", 4 0;
v0x61f14b1ef020_0 .net "i_addr_offset", 7 0, v0x61f14b1f0430_0;  1 drivers
v0x61f14b1ef0e0_0 .net "i_clk", 0 0, v0x61f14b1f0540_0;  1 drivers
v0x61f14b1ef1d0_0 .net "i_data_in", 63 0, v0x61f14b1f05e0_0;  1 drivers
v0x61f14b1ef290_0 .net "i_data_out_en", 0 0, v0x61f14b1f07f0_0;  1 drivers
v0x61f14b1ef330_0 .net "i_fifo_clear", 0 0, o0x7debd70e6948;  0 drivers
v0x61f14b1ef3f0_0 .net "i_nrst", 0 0, v0x61f14b1f0c30_0;  1 drivers
v0x61f14b1ef490_0 .net "i_reg_clear", 0 0, v0x61f14b1f0db0_0;  1 drivers
v0x61f14b1ef530_0 .net "i_route_en", 0 0, v0x61f14b1f0e50_0;  1 drivers
v0x61f14b1ef5f0_0 .net "i_route_reuse", 0 0, v0x61f14b1f0f90_0;  1 drivers
v0x61f14b1ef6c0_0 .net "i_route_size", 7 0, v0x61f14b1f1080_0;  1 drivers
v0x61f14b1ef780_0 .net "i_sram_write_en", 0 0, v0x61f14b1f1120_0;  1 drivers
v0x61f14b1ef850_0 .net "i_start_addr", 7 0, v0x61f14b1f1320_0;  1 drivers
v0x61f14b1ef910_0 .net "i_write_addr", 7 0, v0x61f14b1f13c0_0;  1 drivers
v0x61f14b1efa00_0 .net "o_data", 7 0, v0x61f14b1ed840_0;  alias, 1 drivers
v0x61f14b1efad0_0 .net "o_data_valid", 0 0, v0x61f14b1edaa0_0;  alias, 1 drivers
v0x61f14b1efba0_0 .var "o_route_done", 0 0;
v0x61f14b1efc40_0 .net "o_route_ready", 0 0, L_0x61f14b1f1910;  alias, 1 drivers
v0x61f14b1efce0_0 .var "read_counter", 7 0;
v0x61f14b1efdc0_0 .net "read_en", 0 0, L_0x61f14b1cf2d0;  1 drivers
v0x61f14b1efe80_0 .net "sram_data_out", 63 0, L_0x61f14b1c97f0;  1 drivers
v0x61f14b1eff40_0 .net "sram_data_out_valid", 0 0, v0x61f14b1eead0_0;  1 drivers
v0x61f14b1f0030_0 .var "sram_read_addr", 7 0;
v0x61f14b1f00f0_0 .net "sram_read_done", 0 0, L_0x61f14b1f1720;  1 drivers
v0x61f14b1f0190_0 .var "sram_read_en", 0 0;
L_0x61f14b1f1680 .repeat 8, 8, v0x61f14b1eead0_0;
L_0x61f14b1f1720 .cmp/gt 8, v0x61f14b1efce0_0, v0x61f14b1f0430_0;
S_0x61f14b165370 .scope module, "fifo_inst" "miso_fifo" 4 53, 5 2 0, S_0x61f14b1b9610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_clear";
    .port_info 3 /INPUT 1 "i_write_en";
    .port_info 4 /INPUT 1 "i_pop_en";
    .port_info 5 /INPUT 1 "i_r_pointer_reset";
    .port_info 6 /INPUT 64 "i_data";
    .port_info 7 /INPUT 8 "i_valid";
    .port_info 8 /OUTPUT 8 "o_data";
    .port_info 9 /OUTPUT 1 "o_empty";
    .port_info 10 /OUTPUT 1 "o_full";
    .port_info 11 /OUTPUT 1 "o_pop_valid";
P_0x61f14b1b3650 .param/l "ADDR_WIDTH" 1 5 6, +C4<00000000000000000000000000000101>;
P_0x61f14b1b3690 .param/l "DATA_LENGTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x61f14b1b36d0 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x61f14b1b3710 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000000000100000>;
P_0x61f14b1b3750 .param/l "INDEX" 0 5 7, +C4<00000000000000000000000000000000>;
L_0x61f14b19a230 .functor AND 1, v0x61f14b1eead0_0, L_0x61f14b1f14b0, C4<1>, C4<1>;
v0x61f14b1c99a0_0 .net *"_ivl_1", 0 0, L_0x61f14b1f14b0;  1 drivers
v0x61f14b1cac90 .array "fifo", 0 31, 7 0;
v0x61f14b1cad60_0 .net "i_clear", 0 0, L_0x61f14b1abc80;  1 drivers
v0x61f14b199750_0 .net "i_clk", 0 0, v0x61f14b1f0540_0;  alias, 1 drivers
v0x61f14b19a340_0 .net "i_data", 63 0, L_0x61f14b1c97f0;  alias, 1 drivers
v0x61f14b1ed460_0 .net "i_nrst", 0 0, v0x61f14b1f0c30_0;  alias, 1 drivers
v0x61f14b1ed520_0 .net "i_pop_en", 0 0, v0x61f14b1eee60_0;  1 drivers
v0x61f14b1ed5e0_0 .net "i_r_pointer_reset", 0 0, v0x61f14b1f0f90_0;  alias, 1 drivers
v0x61f14b1ed6a0_0 .net "i_valid", 7 0, L_0x61f14b1f1680;  1 drivers
v0x61f14b1ed780_0 .net "i_write_en", 0 0, v0x61f14b1eead0_0;  alias, 1 drivers
v0x61f14b1ed840_0 .var "o_data", 7 0;
v0x61f14b1ed920_0 .var "o_empty", 0 0;
v0x61f14b1ed9e0_0 .var "o_full", 0 0;
v0x61f14b1edaa0_0 .var "o_pop_valid", 0 0;
v0x61f14b1edb60_0 .var "r_pointer", 4 0;
v0x61f14b1edc40_0 .var "w_pointer", 4 0;
v0x61f14b1edd20_0 .net "write_en", 0 0, L_0x61f14b19a230;  1 drivers
E_0x61f14b1abc40 .event anyedge, v0x61f14b1edc40_0, v0x61f14b1edb60_0;
E_0x61f14b1ac2f0/0 .event negedge, v0x61f14b1ed460_0;
E_0x61f14b1ac2f0/1 .event posedge, v0x61f14b199750_0;
E_0x61f14b1ac2f0 .event/or E_0x61f14b1ac2f0/0, E_0x61f14b1ac2f0/1;
L_0x61f14b1f14b0 .reduce/nor v0x61f14b1ed9e0_0;
S_0x61f14b1d04b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 28, 5 28 0, S_0x61f14b165370;
 .timescale -9 -12;
v0x61f14b1c9900_0 .var/2s "i", 31 0;
S_0x61f14b1edf60 .scope module, "weight_sram" "sram" 4 37, 6 1 0, S_0x61f14b1b9610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_nrst";
    .port_info 2 /INPUT 1 "i_write_en";
    .port_info 3 /INPUT 1 "i_read_en";
    .port_info 4 /INPUT 64 "i_data_in";
    .port_info 5 /INPUT 8 "i_write_addr";
    .port_info 6 /INPUT 8 "i_read_addr";
    .port_info 7 /OUTPUT 64 "o_data_out";
    .port_info 8 /OUTPUT 1 "o_data_out_valid";
P_0x61f14b1cb870 .param/l "ADDR_WIDTH" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x61f14b1cb8b0 .param/l "DATA_WIDTH" 0 6 3, +C4<00000000000000000000000001000000>;
P_0x61f14b1cb8f0 .param/l "DEPTH" 1 6 11, +C4<0000000000000000000000000000000000000000000000000000000001000000>;
L_0x61f14b1c97f0 .functor BUFZ 64, v0x61f14b1eeba0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x61f14b1ee340 .array "buffer", 0 63, 63 0;
v0x61f14b1ee420_0 .net "i_clk", 0 0, v0x61f14b1f0540_0;  alias, 1 drivers
v0x61f14b1ee510_0 .net "i_data_in", 63 0, v0x61f14b1f05e0_0;  alias, 1 drivers
o0x7debd70e65b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x61f14b1ee5e0_0 .net "i_nrst", 0 0, o0x7debd70e65b8;  0 drivers
v0x61f14b1ee680_0 .net "i_read_addr", 7 0, v0x61f14b1f0030_0;  1 drivers
v0x61f14b1ee7b0_0 .net "i_read_en", 0 0, v0x61f14b1f0190_0;  1 drivers
v0x61f14b1ee870_0 .net "i_write_addr", 7 0, v0x61f14b1f13c0_0;  alias, 1 drivers
v0x61f14b1ee950_0 .net "i_write_en", 0 0, v0x61f14b1f1120_0;  alias, 1 drivers
v0x61f14b1eea10_0 .net "o_data_out", 63 0, L_0x61f14b1c97f0;  alias, 1 drivers
v0x61f14b1eead0_0 .var "o_data_out_valid", 0 0;
v0x61f14b1eeba0_0 .var "reg_data_out", 63 0;
E_0x61f14b1ac170 .event posedge, v0x61f14b199750_0;
E_0x61f14b1acb60/0 .event negedge, v0x61f14b1ee5e0_0;
E_0x61f14b1acb60/1 .event posedge, v0x61f14b199750_0;
E_0x61f14b1acb60 .event/or E_0x61f14b1acb60/0, E_0x61f14b1acb60/1;
    .scope S_0x61f14b1edf60;
T_0 ;
    %wait E_0x61f14b1acb60;
    %load/vec4 v0x61f14b1ee5e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1eead0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x61f14b1ee7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %ix/getv 4, v0x61f14b1ee680_0;
    %load/vec4a v0x61f14b1ee340, 4;
    %assign/vec4 v0x61f14b1eeba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61f14b1eead0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1eead0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x61f14b1edf60;
T_1 ;
    %wait E_0x61f14b1ac170;
    %load/vec4 v0x61f14b1ee950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x61f14b1ee510_0;
    %ix/getv 3, v0x61f14b1ee870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f14b1ee340, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61f14b165370;
T_2 ;
    %wait E_0x61f14b1ac2f0;
    %load/vec4 v0x61f14b1ed460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61f14b1edc40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x61f14b1cad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61f14b1edc40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x61f14b1edd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %fork t_1, S_0x61f14b1d04b0;
    %jmp t_0;
    .scope S_0x61f14b1d04b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61f14b1c9900_0, 0, 32;
T_2.6 ; Top of for-loop
    %load/vec4 v0x61f14b1c9900_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x61f14b1ed6a0_0;
    %load/vec4 v0x61f14b1c9900_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %load/vec4 v0x61f14b19a340_0;
    %load/vec4 v0x61f14b1c9900_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x61f14b1edc40_0;
    %pad/u 32;
    %load/vec4 v0x61f14b1c9900_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x61f14b1cac90, 0, 4;
    %load/vec4 v0x61f14b1edc40_0;
    %pad/u 32;
    %load/vec4 v0x61f14b1c9900_0;
    %add;
    %addi 1, 0, 32;
    %pad/u 5;
    %assign/vec4 v0x61f14b1edc40_0, 0;
T_2.9 ;
T_2.8 ; for-loop step statement
    %load/vec4 v0x61f14b1c9900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61f14b1c9900_0, 0, 32;
    %jmp T_2.6;
T_2.7 ; for-loop exit label
    %end;
    .scope S_0x61f14b165370;
t_0 %join;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61f14b165370;
T_3 ;
    %wait E_0x61f14b1ac2f0;
    %load/vec4 v0x61f14b1ed460_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/1 T_3.2, 8;
    %load/vec4 v0x61f14b1ed5e0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.2;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61f14b1edb60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61f14b1ed840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1edaa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x61f14b1cad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61f14b1edb60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61f14b1ed840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1edaa0_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x61f14b1ed520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.7, 9;
    %load/vec4 v0x61f14b1ed920_0;
    %nor/r;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v0x61f14b1edb60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x61f14b1cac90, 4;
    %assign/vec4 v0x61f14b1ed840_0, 0;
    %load/vec4 v0x61f14b1edb60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x61f14b1edb60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61f14b1edaa0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61f14b1ed840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1edaa0_0, 0;
T_3.6 ;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x61f14b165370;
T_4 ;
Ewait_0 .event/or E_0x61f14b1abc40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x61f14b1edc40_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %load/vec4 v0x61f14b1edb60_0;
    %pad/u 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x61f14b1ed9e0_0, 0, 1;
    %load/vec4 v0x61f14b1edc40_0;
    %load/vec4 v0x61f14b1edb60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x61f14b1ed920_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x61f14b1b9610;
T_5 ;
    %wait E_0x61f14b1ac2f0;
    %load/vec4 v0x61f14b1ef3f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1f0190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61f14b1efce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61f14b1f0030_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x61f14b1ef490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1f0190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61f14b1f0030_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61f14b1efce0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x61f14b1efdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61f14b1f0190_0, 0;
    %load/vec4 v0x61f14b1ef850_0;
    %load/vec4 v0x61f14b1efce0_0;
    %add;
    %assign/vec4 v0x61f14b1f0030_0, 0;
    %load/vec4 v0x61f14b1efce0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x61f14b1efce0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1f0190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x61f14b1f0030_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x61f14b1b9610;
T_6 ;
    %wait E_0x61f14b1ac2f0;
    %load/vec4 v0x61f14b1ef3f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61f14b1eef50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1efba0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x61f14b1ef490_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0x61f14b1ef5f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x61f14b1eef50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1eee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1efba0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x61f14b1ef290_0;
    %load/vec4 v0x61f14b1f00f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x61f14b1eef50_0;
    %pad/u 8;
    %load/vec4 v0x61f14b1ef6c0_0;
    %cmp/u;
    %jmp/0xz  T_6.7, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61f14b1eee60_0, 0;
    %load/vec4 v0x61f14b1eef50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x61f14b1eef50_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61f14b1eee60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61f14b1efba0_0, 0;
T_6.8 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x61f14b1cf880;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f0540_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x61f14b1cf880;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x61f14b1f0540_0;
    %inv;
    %store/vec4 v0x61f14b1f0540_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x61f14b1cf880;
T_9 ;
    %vpi_call/w 3 55 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 56 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f0c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f09d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f0db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f0e50_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x61f14b1f05e0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f07f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x61f14b1f13c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x61f14b1f1320_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x61f14b1f0430_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f0f90_0, 0, 1;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x61f14b1f1080_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61f14b1f0c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61f14b1f0db0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f0db0_0, 0, 1;
    %vpi_func 3 81 "$fopen" 32, "sram.mem", "r" {0 0 0};
    %store/vec4 v0x61f14b1f0a70_0, 0, 32;
    %load/vec4 v0x61f14b1f0a70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 83 "$display", "Error opening file!" {0 0 0};
    %vpi_call/w 3 84 "$finish" {0 0 0};
T_9.0 ;
T_9.2 ;
    %vpi_func 3 88 "$feof" 32, v0x61f14b1f0a70_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.3, 8;
    %vpi_func 3 89 "$fscanf" 32, v0x61f14b1f0a70_0, "%h\012", v0x61f14b1f0b50_0 {0 0 0};
    %store/vec4 v0x61f14b1f0cd0_0, 0, 32;
    %load/vec4 v0x61f14b1f0cd0_0;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %vpi_call/w 3 91 "$display", "Error reading data from file!" {0 0 0};
    %vpi_call/w 3 92 "$finish" {0 0 0};
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61f14b1f1120_0, 0, 1;
    %load/vec4 v0x61f14b1f0b50_0;
    %store/vec4 v0x61f14b1f05e0_0, 0, 64;
    %delay 10000, 0;
    %load/vec4 v0x61f14b1f13c0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x61f14b1f13c0_0, 0, 8;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f1120_0, 0, 1;
    %vpi_call/w 3 100 "$fclose", v0x61f14b1f0a70_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61f14b1f0e50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f0e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61f14b1f07f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61f14b1f0f90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61f14b1f0f90_0, 0, 1;
    %delay 150000, 0;
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x61f14b1cf880;
T_10 ;
    %vpi_call/w 3 121 "$monitor", "Time: %0t | Route Ready: %b | Data Out: %h | Data Valid: %b", $time, v0x61f14b1f0ef0_0, v0x61f14b1f0700_0, v0x61f14b1f08e0_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "tb_weight_top.sv";
    "weight_top.sv";
    "miso_fifo.sv";
    "sram.sv";
