
XBeeS2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005bc  0800acf8  0800acf8  0001acf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b2b4  0800b2b4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b2b4  0800b2b4  0001b2b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b2bc  0800b2bc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b2bc  0800b2bc  0001b2bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b2c0  0800b2c0  0001b2c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b2c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019f0  200001e0  0800b4a4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001bd0  0800b4a4  00021bd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d965  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004499  00000000  00000000  0003db75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  00042010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015d0  00000000  00000000  000437b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002535d  00000000  00000000  00044d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ff2d  00000000  00000000  0006a0e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6783  00000000  00000000  0008a012  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00160795  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071dc  00000000  00000000  001607e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800acdc 	.word	0x0800acdc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800acdc 	.word	0x0800acdc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4a07      	ldr	r2, [pc, #28]	; (8000ed8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ebc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	4a06      	ldr	r2, [pc, #24]	; (8000edc <vApplicationGetIdleTaskMemory+0x30>)
 8000ec2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2280      	movs	r2, #128	; 0x80
 8000ec8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000eca:	bf00      	nop
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	200009b8 	.word	0x200009b8
 8000edc:	20000a6c 	.word	0x20000a6c

08000ee0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000ee0:	b5b0      	push	{r4, r5, r7, lr}
 8000ee2:	b090      	sub	sp, #64	; 0x40
 8000ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of logMutex */
  osMutexStaticDef(logMutex, &logMutexControlBlock);
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	63bb      	str	r3, [r7, #56]	; 0x38
 8000eea:	4b1b      	ldr	r3, [pc, #108]	; (8000f58 <MX_FREERTOS_Init+0x78>)
 8000eec:	63fb      	str	r3, [r7, #60]	; 0x3c
  logMutexHandle = osMutexCreate(osMutex(logMutex));
 8000eee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f004 fb6d 	bl	80055d2 <osMutexCreate>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	4a18      	ldr	r2, [pc, #96]	; (8000f5c <MX_FREERTOS_Init+0x7c>)
 8000efc:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_MUTEX */
  osMutexRelease(logMutexHandle);
 8000efe:	4b17      	ldr	r3, [pc, #92]	; (8000f5c <MX_FREERTOS_Init+0x7c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f004 fbcc 	bl	80056a0 <osMutexRelease>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of blinkTask */
  osThreadStaticDef(blinkTask, StartBlinkTask, osPriorityNormal, 0, 128, blinkTaskBuffer, &blinkTaskControlBlock);
 8000f08:	4b15      	ldr	r3, [pc, #84]	; (8000f60 <MX_FREERTOS_Init+0x80>)
 8000f0a:	f107 041c 	add.w	r4, r7, #28
 8000f0e:	461d      	mov	r5, r3
 8000f10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f14:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f18:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  blinkTaskHandle = osThreadCreate(osThread(blinkTask), NULL);
 8000f1c:	f107 031c 	add.w	r3, r7, #28
 8000f20:	2100      	movs	r1, #0
 8000f22:	4618      	mov	r0, r3
 8000f24:	f004 faf5 	bl	8005512 <osThreadCreate>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <MX_FREERTOS_Init+0x84>)
 8000f2c:	6013      	str	r3, [r2, #0]

  /* definition and creation of XBeeTask */
  osThreadStaticDef(XBeeTask, StartXBeeTask, osPriorityNormal, 0, 256, XBeeTaskBuffer, &XBeeTaskControlBlock);
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <MX_FREERTOS_Init+0x88>)
 8000f30:	463c      	mov	r4, r7
 8000f32:	461d      	mov	r5, r3
 8000f34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f38:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f3c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  XBeeTaskHandle = osThreadCreate(osThread(XBeeTask), NULL);
 8000f40:	463b      	mov	r3, r7
 8000f42:	2100      	movs	r1, #0
 8000f44:	4618      	mov	r0, r3
 8000f46:	f004 fae4 	bl	8005512 <osThreadCreate>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4a07      	ldr	r2, [pc, #28]	; (8000f6c <MX_FREERTOS_Init+0x8c>)
 8000f4e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000f50:	bf00      	nop
 8000f52:	3740      	adds	r7, #64	; 0x40
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bdb0      	pop	{r4, r5, r7, pc}
 8000f58:	20000970 	.word	0x20000970
 8000f5c:	2000096c 	.word	0x2000096c
 8000f60:	0800ad10 	.word	0x0800ad10
 8000f64:	200001fc 	.word	0x200001fc
 8000f68:	0800ad2c 	.word	0x0800ad2c
 8000f6c:	200004b4 	.word	0x200004b4

08000f70 <StartBlinkTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartBlinkTask */
void StartBlinkTask(void const * argument)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBlinkTask */
  /* Infinite loop */
  for(;;)
  {
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000f78:	2108      	movs	r1, #8
 8000f7a:	480e      	ldr	r0, [pc, #56]	; (8000fb4 <StartBlinkTask+0x44>)
 8000f7c:	f000 ffaa 	bl	8001ed4 <HAL_GPIO_TogglePin>
    osDelay(100);
 8000f80:	2064      	movs	r0, #100	; 0x64
 8000f82:	f004 fb12 	bl	80055aa <osDelay>
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000f86:	2108      	movs	r1, #8
 8000f88:	480a      	ldr	r0, [pc, #40]	; (8000fb4 <StartBlinkTask+0x44>)
 8000f8a:	f000 ffa3 	bl	8001ed4 <HAL_GPIO_TogglePin>
    osDelay(100);
 8000f8e:	2064      	movs	r0, #100	; 0x64
 8000f90:	f004 fb0b 	bl	80055aa <osDelay>
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000f94:	2108      	movs	r1, #8
 8000f96:	4807      	ldr	r0, [pc, #28]	; (8000fb4 <StartBlinkTask+0x44>)
 8000f98:	f000 ff9c 	bl	8001ed4 <HAL_GPIO_TogglePin>
    osDelay(100);
 8000f9c:	2064      	movs	r0, #100	; 0x64
 8000f9e:	f004 fb04 	bl	80055aa <osDelay>
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000fa2:	2108      	movs	r1, #8
 8000fa4:	4803      	ldr	r0, [pc, #12]	; (8000fb4 <StartBlinkTask+0x44>)
 8000fa6:	f000 ff95 	bl	8001ed4 <HAL_GPIO_TogglePin>
    osDelay(1000);
 8000faa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fae:	f004 fafc 	bl	80055aa <osDelay>
    HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000fb2:	e7e1      	b.n	8000f78 <StartBlinkTask+0x8>
 8000fb4:	48000400 	.word	0x48000400

08000fb8 <StartXBeeTask>:
 * @brief FreeRTOS Task
 * Setup : config xbee module and start receiving
 * Loop : Process incoming messages
 */
void StartXBeeTask(void const * argument)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	PRINT("XBee Start Task\n");
 8000fc0:	480b      	ldr	r0, [pc, #44]	; (8000ff0 <StartXBeeTask+0x38>)
 8000fc2:	f000 f889 	bl	80010d8 <PRINT>

	if(xbee_init(&huart1) != 0)
 8000fc6:	480b      	ldr	r0, [pc, #44]	; (8000ff4 <StartXBeeTask+0x3c>)
 8000fc8:	f003 fee2 	bl	8004d90 <xbee_init>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d004      	beq.n	8000fdc <StartXBeeTask+0x24>
		vTaskDelete(XBeeTaskHandle);
 8000fd2:	4b09      	ldr	r3, [pc, #36]	; (8000ff8 <StartXBeeTask+0x40>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f005 fbbc 	bl	8006754 <vTaskDelete>

	osDelay(1000);
 8000fdc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fe0:	f004 fae3 	bl	80055aa <osDelay>

//Loop
	for(;;)
	{
		xbee_process();
 8000fe4:	f003 ff36 	bl	8004e54 <xbee_process>
		osDelay(100);
 8000fe8:	2064      	movs	r0, #100	; 0x64
 8000fea:	f004 fade 	bl	80055aa <osDelay>
		xbee_process();
 8000fee:	e7f9      	b.n	8000fe4 <StartXBeeTask+0x2c>
 8000ff0:	0800ad48 	.word	0x0800ad48
 8000ff4:	20000cc0 	.word	0x20000cc0
 8000ff8:	200004b4 	.word	0x200004b4

08000ffc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b088      	sub	sp, #32
 8001000:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001002:	f107 030c 	add.w	r3, r7, #12
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	605a      	str	r2, [r3, #4]
 800100c:	609a      	str	r2, [r3, #8]
 800100e:	60da      	str	r2, [r3, #12]
 8001010:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001012:	4b1d      	ldr	r3, [pc, #116]	; (8001088 <MX_GPIO_Init+0x8c>)
 8001014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001016:	4a1c      	ldr	r2, [pc, #112]	; (8001088 <MX_GPIO_Init+0x8c>)
 8001018:	f043 0304 	orr.w	r3, r3, #4
 800101c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800101e:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <MX_GPIO_Init+0x8c>)
 8001020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001022:	f003 0304 	and.w	r3, r3, #4
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102a:	4b17      	ldr	r3, [pc, #92]	; (8001088 <MX_GPIO_Init+0x8c>)
 800102c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102e:	4a16      	ldr	r2, [pc, #88]	; (8001088 <MX_GPIO_Init+0x8c>)
 8001030:	f043 0301 	orr.w	r3, r3, #1
 8001034:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001036:	4b14      	ldr	r3, [pc, #80]	; (8001088 <MX_GPIO_Init+0x8c>)
 8001038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001042:	4b11      	ldr	r3, [pc, #68]	; (8001088 <MX_GPIO_Init+0x8c>)
 8001044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001046:	4a10      	ldr	r2, [pc, #64]	; (8001088 <MX_GPIO_Init+0x8c>)
 8001048:	f043 0302 	orr.w	r3, r3, #2
 800104c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800104e:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <MX_GPIO_Init+0x8c>)
 8001050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001052:	f003 0302 	and.w	r3, r3, #2
 8001056:	603b      	str	r3, [r7, #0]
 8001058:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800105a:	2200      	movs	r2, #0
 800105c:	2108      	movs	r1, #8
 800105e:	480b      	ldr	r0, [pc, #44]	; (800108c <MX_GPIO_Init+0x90>)
 8001060:	f000 ff20 	bl	8001ea4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001064:	2308      	movs	r3, #8
 8001066:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001068:	2301      	movs	r3, #1
 800106a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001070:	2300      	movs	r3, #0
 8001072:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001074:	f107 030c 	add.w	r3, r7, #12
 8001078:	4619      	mov	r1, r3
 800107a:	4804      	ldr	r0, [pc, #16]	; (800108c <MX_GPIO_Init+0x90>)
 800107c:	f000 fda8 	bl	8001bd0 <HAL_GPIO_Init>

}
 8001080:	bf00      	nop
 8001082:	3720      	adds	r7, #32
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40021000 	.word	0x40021000
 800108c:	48000400 	.word	0x48000400

08001090 <vprint>:
#include "cmsis_os.h"

extern osMutexId logMutexHandle;

void vprint(const char *fmt, va_list argp)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b0b4      	sub	sp, #208	; 0xd0
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
    char string[200];
    if(0 < vsprintf(string,fmt,argp)) // build string
 800109a:	f107 0308 	add.w	r3, r7, #8
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	6879      	ldr	r1, [r7, #4]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f007 fda6 	bl	8008bf4 <vsiprintf>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	dd0d      	ble.n	80010ca <vprint+0x3a>
    {
        HAL_UART_Transmit(&huart2, (uint8_t*)string, strlen(string), 0xffffff); // send message via UART
 80010ae:	f107 0308 	add.w	r3, r7, #8
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff f88c 	bl	80001d0 <strlen>
 80010b8:	4603      	mov	r3, r0
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	f107 0108 	add.w	r1, r7, #8
 80010c0:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80010c4:	4803      	ldr	r0, [pc, #12]	; (80010d4 <vprint+0x44>)
 80010c6:	f002 fbc3 	bl	8003850 <HAL_UART_Transmit>
    }
}
 80010ca:	bf00      	nop
 80010cc:	37d0      	adds	r7, #208	; 0xd0
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20000d44 	.word	0x20000d44

080010d8 <PRINT>:

void PRINT(const char *fmt, ...) // custom printf() function
{
 80010d8:	b40f      	push	{r0, r1, r2, r3}
 80010da:	b580      	push	{r7, lr}
 80010dc:	b082      	sub	sp, #8
 80010de:	af00      	add	r7, sp, #0
	va_list argp;

	osMutexWait(logMutexHandle, 0);
 80010e0:	4b0c      	ldr	r3, [pc, #48]	; (8001114 <PRINT+0x3c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f004 fa8c 	bl	8005604 <osMutexWait>

    va_start(argp, fmt);
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	607b      	str	r3, [r7, #4]
    vprint(fmt, argp);
 80010f2:	6879      	ldr	r1, [r7, #4]
 80010f4:	6938      	ldr	r0, [r7, #16]
 80010f6:	f7ff ffcb 	bl	8001090 <vprint>
    va_end(argp);

	osMutexRelease(logMutexHandle);
 80010fa:	4b06      	ldr	r3, [pc, #24]	; (8001114 <PRINT+0x3c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f004 face 	bl	80056a0 <osMutexRelease>
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800110e:	b004      	add	sp, #16
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	2000096c 	.word	0x2000096c

08001118 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800111c:	f000 fb99 	bl	8001852 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001120:	f000 f814 	bl	800114c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001124:	f7ff ff6a 	bl	8000ffc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001128:	f000 fa64 	bl	80015f4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800112c:	f000 fa32 	bl	8001594 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(1);
 8001130:	2001      	movs	r0, #1
 8001132:	f000 fbc7 	bl	80018c4 <HAL_Delay>
  PRINT("\n\n\033[2J\033[H/---- StartUp ----/\n\n");
 8001136:	4804      	ldr	r0, [pc, #16]	; (8001148 <main+0x30>)
 8001138:	f7ff ffce 	bl	80010d8 <PRINT>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800113c:	f7ff fed0 	bl	8000ee0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001140:	f004 f9e0 	bl	8005504 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001144:	e7fe      	b.n	8001144 <main+0x2c>
 8001146:	bf00      	nop
 8001148:	0800ad5c 	.word	0x0800ad5c

0800114c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b096      	sub	sp, #88	; 0x58
 8001150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	2244      	movs	r2, #68	; 0x44
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f006 ff6f 	bl	800803e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001160:	463b      	mov	r3, r7
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]
 800116c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800116e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001172:	f000 fee7 	bl	8001f44 <HAL_PWREx_ControlVoltageScaling>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800117c:	f000 f85a 	bl	8001234 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001180:	f000 fec2 	bl	8001f08 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001184:	4b21      	ldr	r3, [pc, #132]	; (800120c <SystemClock_Config+0xc0>)
 8001186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800118a:	4a20      	ldr	r2, [pc, #128]	; (800120c <SystemClock_Config+0xc0>)
 800118c:	f023 0318 	bic.w	r3, r3, #24
 8001190:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001194:	2314      	movs	r3, #20
 8001196:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001198:	2301      	movs	r3, #1
 800119a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800119c:	2301      	movs	r3, #1
 800119e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011a4:	2360      	movs	r3, #96	; 0x60
 80011a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a8:	2302      	movs	r3, #2
 80011aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80011ac:	2301      	movs	r3, #1
 80011ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80011b0:	2301      	movs	r3, #1
 80011b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80011b4:	2328      	movs	r3, #40	; 0x28
 80011b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80011b8:	2307      	movs	r3, #7
 80011ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011bc:	2302      	movs	r3, #2
 80011be:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011c0:	2302      	movs	r3, #2
 80011c2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c4:	f107 0314 	add.w	r3, r7, #20
 80011c8:	4618      	mov	r0, r3
 80011ca:	f000 ff11 	bl	8001ff0 <HAL_RCC_OscConfig>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80011d4:	f000 f82e 	bl	8001234 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d8:	230f      	movs	r3, #15
 80011da:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011dc:	2303      	movs	r3, #3
 80011de:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011e4:	2300      	movs	r3, #0
 80011e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011ec:	463b      	mov	r3, r7
 80011ee:	2104      	movs	r1, #4
 80011f0:	4618      	mov	r0, r3
 80011f2:	f001 fb11 	bl	8002818 <HAL_RCC_ClockConfig>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80011fc:	f000 f81a 	bl	8001234 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001200:	f001 ff56 	bl	80030b0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001204:	bf00      	nop
 8001206:	3758      	adds	r7, #88	; 0x58
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40021000 	.word	0x40021000

08001210 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a04      	ldr	r2, [pc, #16]	; (8001230 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d101      	bne.n	8001226 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001222:	f000 fb2f 	bl	8001884 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40001000 	.word	0x40001000

08001234 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001238:	b672      	cpsid	i
}
 800123a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800123c:	e7fe      	b.n	800123c <Error_Handler+0x8>
	...

08001240 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001246:	4b11      	ldr	r3, [pc, #68]	; (800128c <HAL_MspInit+0x4c>)
 8001248:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800124a:	4a10      	ldr	r2, [pc, #64]	; (800128c <HAL_MspInit+0x4c>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	6613      	str	r3, [r2, #96]	; 0x60
 8001252:	4b0e      	ldr	r3, [pc, #56]	; (800128c <HAL_MspInit+0x4c>)
 8001254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	607b      	str	r3, [r7, #4]
 800125c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800125e:	4b0b      	ldr	r3, [pc, #44]	; (800128c <HAL_MspInit+0x4c>)
 8001260:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001262:	4a0a      	ldr	r2, [pc, #40]	; (800128c <HAL_MspInit+0x4c>)
 8001264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001268:	6593      	str	r3, [r2, #88]	; 0x58
 800126a:	4b08      	ldr	r3, [pc, #32]	; (800128c <HAL_MspInit+0x4c>)
 800126c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800126e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001272:	603b      	str	r3, [r7, #0]
 8001274:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001276:	2200      	movs	r2, #0
 8001278:	210f      	movs	r1, #15
 800127a:	f06f 0001 	mvn.w	r0, #1
 800127e:	f000 fbfd 	bl	8001a7c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40021000 	.word	0x40021000

08001290 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b08c      	sub	sp, #48	; 0x30
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80012a0:	2200      	movs	r2, #0
 80012a2:	6879      	ldr	r1, [r7, #4]
 80012a4:	2036      	movs	r0, #54	; 0x36
 80012a6:	f000 fbe9 	bl	8001a7c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80012aa:	2036      	movs	r0, #54	; 0x36
 80012ac:	f000 fc02 	bl	8001ab4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80012b0:	4b1e      	ldr	r3, [pc, #120]	; (800132c <HAL_InitTick+0x9c>)
 80012b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012b4:	4a1d      	ldr	r2, [pc, #116]	; (800132c <HAL_InitTick+0x9c>)
 80012b6:	f043 0310 	orr.w	r3, r3, #16
 80012ba:	6593      	str	r3, [r2, #88]	; 0x58
 80012bc:	4b1b      	ldr	r3, [pc, #108]	; (800132c <HAL_InitTick+0x9c>)
 80012be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012c0:	f003 0310 	and.w	r3, r3, #16
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012c8:	f107 0210 	add.w	r2, r7, #16
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	4611      	mov	r1, r2
 80012d2:	4618      	mov	r0, r3
 80012d4:	f001 fc64 	bl	8002ba0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80012d8:	f001 fc36 	bl	8002b48 <HAL_RCC_GetPCLK1Freq>
 80012dc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012e0:	4a13      	ldr	r2, [pc, #76]	; (8001330 <HAL_InitTick+0xa0>)
 80012e2:	fba2 2303 	umull	r2, r3, r2, r3
 80012e6:	0c9b      	lsrs	r3, r3, #18
 80012e8:	3b01      	subs	r3, #1
 80012ea:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80012ec:	4b11      	ldr	r3, [pc, #68]	; (8001334 <HAL_InitTick+0xa4>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	; (8001338 <HAL_InitTick+0xa8>)
 80012f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80012f2:	4b10      	ldr	r3, [pc, #64]	; (8001334 <HAL_InitTick+0xa4>)
 80012f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012f8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80012fa:	4a0e      	ldr	r2, [pc, #56]	; (8001334 <HAL_InitTick+0xa4>)
 80012fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012fe:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001300:	4b0c      	ldr	r3, [pc, #48]	; (8001334 <HAL_InitTick+0xa4>)
 8001302:	2200      	movs	r2, #0
 8001304:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001306:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <HAL_InitTick+0xa4>)
 8001308:	2200      	movs	r2, #0
 800130a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800130c:	4809      	ldr	r0, [pc, #36]	; (8001334 <HAL_InitTick+0xa4>)
 800130e:	f001 ffd1 	bl	80032b4 <HAL_TIM_Base_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d104      	bne.n	8001322 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001318:	4806      	ldr	r0, [pc, #24]	; (8001334 <HAL_InitTick+0xa4>)
 800131a:	f002 f82d 	bl	8003378 <HAL_TIM_Base_Start_IT>
 800131e:	4603      	mov	r3, r0
 8001320:	e000      	b.n	8001324 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
}
 8001324:	4618      	mov	r0, r3
 8001326:	3730      	adds	r7, #48	; 0x30
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40021000 	.word	0x40021000
 8001330:	431bde83 	.word	0x431bde83
 8001334:	20000c6c 	.word	0x20000c6c
 8001338:	40001000 	.word	0x40001000

0800133c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <NMI_Handler+0x4>

08001342 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001346:	e7fe      	b.n	8001346 <HardFault_Handler+0x4>

08001348 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800134c:	e7fe      	b.n	800134c <MemManage_Handler+0x4>

0800134e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800134e:	b480      	push	{r7}
 8001350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001352:	e7fe      	b.n	8001352 <BusFault_Handler+0x4>

08001354 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001354:	b480      	push	{r7}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001358:	e7fe      	b.n	8001358 <UsageFault_Handler+0x4>

0800135a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800135a:	b480      	push	{r7}
 800135c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800136c:	4802      	ldr	r0, [pc, #8]	; (8001378 <USART1_IRQHandler+0x10>)
 800136e:	f002 fb59 	bl	8003a24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000cc0 	.word	0x20000cc0

0800137c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001380:	4802      	ldr	r0, [pc, #8]	; (800138c <USART2_IRQHandler+0x10>)
 8001382:	f002 fb4f 	bl	8003a24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000d44 	.word	0x20000d44

08001390 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001394:	4802      	ldr	r0, [pc, #8]	; (80013a0 <TIM6_DAC_IRQHandler+0x10>)
 8001396:	f002 f843 	bl	8003420 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000c6c 	.word	0x20000c6c

080013a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
	return 1;
 80013a8:	2301      	movs	r3, #1
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <_kill>:

int _kill(int pid, int sig)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80013be:	f006 fcfd 	bl	8007dbc <__errno>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2216      	movs	r2, #22
 80013c6:	601a      	str	r2, [r3, #0]
	return -1;
 80013c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <_exit>:

void _exit (int status)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80013dc:	f04f 31ff 	mov.w	r1, #4294967295
 80013e0:	6878      	ldr	r0, [r7, #4]
 80013e2:	f7ff ffe7 	bl	80013b4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80013e6:	e7fe      	b.n	80013e6 <_exit+0x12>

080013e8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b086      	sub	sp, #24
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	60b9      	str	r1, [r7, #8]
 80013f2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	e00a      	b.n	8001410 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80013fa:	f3af 8000 	nop.w
 80013fe:	4601      	mov	r1, r0
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	1c5a      	adds	r2, r3, #1
 8001404:	60ba      	str	r2, [r7, #8]
 8001406:	b2ca      	uxtb	r2, r1
 8001408:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	3301      	adds	r3, #1
 800140e:	617b      	str	r3, [r7, #20]
 8001410:	697a      	ldr	r2, [r7, #20]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	429a      	cmp	r2, r3
 8001416:	dbf0      	blt.n	80013fa <_read+0x12>
	}

return len;
 8001418:	687b      	ldr	r3, [r7, #4]
}
 800141a:	4618      	mov	r0, r3
 800141c:	3718      	adds	r7, #24
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	60f8      	str	r0, [r7, #12]
 800142a:	60b9      	str	r1, [r7, #8]
 800142c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142e:	2300      	movs	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
 8001432:	e009      	b.n	8001448 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	1c5a      	adds	r2, r3, #1
 8001438:	60ba      	str	r2, [r7, #8]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4618      	mov	r0, r3
 800143e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	3301      	adds	r3, #1
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	697a      	ldr	r2, [r7, #20]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	429a      	cmp	r2, r3
 800144e:	dbf1      	blt.n	8001434 <_write+0x12>
	}
	return len;
 8001450:	687b      	ldr	r3, [r7, #4]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <_close>:

int _close(int file)
{
 800145a:	b480      	push	{r7}
 800145c:	b083      	sub	sp, #12
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
	return -1;
 8001462:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001466:	4618      	mov	r0, r3
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001472:	b480      	push	{r7}
 8001474:	b083      	sub	sp, #12
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
 800147a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001482:	605a      	str	r2, [r3, #4]
	return 0;
 8001484:	2300      	movs	r3, #0
}
 8001486:	4618      	mov	r0, r3
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <_isatty>:

int _isatty(int file)
{
 8001492:	b480      	push	{r7}
 8001494:	b083      	sub	sp, #12
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
	return 1;
 800149a:	2301      	movs	r3, #1
}
 800149c:	4618      	mov	r0, r3
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	60b9      	str	r1, [r7, #8]
 80014b2:	607a      	str	r2, [r7, #4]
	return 0;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3714      	adds	r7, #20
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
	...

080014c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014cc:	4a14      	ldr	r2, [pc, #80]	; (8001520 <_sbrk+0x5c>)
 80014ce:	4b15      	ldr	r3, [pc, #84]	; (8001524 <_sbrk+0x60>)
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d8:	4b13      	ldr	r3, [pc, #76]	; (8001528 <_sbrk+0x64>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d102      	bne.n	80014e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <_sbrk+0x64>)
 80014e2:	4a12      	ldr	r2, [pc, #72]	; (800152c <_sbrk+0x68>)
 80014e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014e6:	4b10      	ldr	r3, [pc, #64]	; (8001528 <_sbrk+0x64>)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4413      	add	r3, r2
 80014ee:	693a      	ldr	r2, [r7, #16]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d207      	bcs.n	8001504 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014f4:	f006 fc62 	bl	8007dbc <__errno>
 80014f8:	4603      	mov	r3, r0
 80014fa:	220c      	movs	r2, #12
 80014fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001502:	e009      	b.n	8001518 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001504:	4b08      	ldr	r3, [pc, #32]	; (8001528 <_sbrk+0x64>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800150a:	4b07      	ldr	r3, [pc, #28]	; (8001528 <_sbrk+0x64>)
 800150c:	681a      	ldr	r2, [r3, #0]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4413      	add	r3, r2
 8001512:	4a05      	ldr	r2, [pc, #20]	; (8001528 <_sbrk+0x64>)
 8001514:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001516:	68fb      	ldr	r3, [r7, #12]
}
 8001518:	4618      	mov	r0, r3
 800151a:	3718      	adds	r7, #24
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	20010000 	.word	0x20010000
 8001524:	00000400 	.word	0x00000400
 8001528:	20000cb8 	.word	0x20000cb8
 800152c:	20001bd0 	.word	0x20001bd0

08001530 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001534:	4b06      	ldr	r3, [pc, #24]	; (8001550 <SystemInit+0x20>)
 8001536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800153a:	4a05      	ldr	r2, [pc, #20]	; (8001550 <SystemInit+0x20>)
 800153c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001540:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <u2pt_StartReceive>:
#include "xbee.h"

static uint8_t rxByte;

void u2pt_StartReceive(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &rxByte, 1);
 8001558:	2201      	movs	r2, #1
 800155a:	4903      	ldr	r1, [pc, #12]	; (8001568 <u2pt_StartReceive+0x14>)
 800155c:	4803      	ldr	r0, [pc, #12]	; (800156c <u2pt_StartReceive+0x18>)
 800155e:	f002 fa0b 	bl	8003978 <HAL_UART_Receive_IT>
}
 8001562:	bf00      	nop
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	20000cbc 	.word	0x20000cbc
 800156c:	20000d44 	.word	0x20000d44

08001570 <u2pt_rxCallback>:
{
	HAL_UART_AbortReceive_IT(&huart2);
}

void u2pt_rxCallback(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
	xbee_send_data(&rxByte, 1);  //Send data to xbee
 8001574:	2101      	movs	r1, #1
 8001576:	4805      	ldr	r0, [pc, #20]	; (800158c <u2pt_rxCallback+0x1c>)
 8001578:	f003 fd9c 	bl	80050b4 <xbee_send_data>
	HAL_UART_Receive_IT(&huart2, &rxByte, 1); //trigger new receive
 800157c:	2201      	movs	r2, #1
 800157e:	4903      	ldr	r1, [pc, #12]	; (800158c <u2pt_rxCallback+0x1c>)
 8001580:	4803      	ldr	r0, [pc, #12]	; (8001590 <u2pt_rxCallback+0x20>)
 8001582:	f002 f9f9 	bl	8003978 <HAL_UART_Receive_IT>
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000cbc 	.word	0x20000cbc
 8001590:	20000d44 	.word	0x20000d44

08001594 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001598:	4b14      	ldr	r3, [pc, #80]	; (80015ec <MX_USART1_UART_Init+0x58>)
 800159a:	4a15      	ldr	r2, [pc, #84]	; (80015f0 <MX_USART1_UART_Init+0x5c>)
 800159c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800159e:	4b13      	ldr	r3, [pc, #76]	; (80015ec <MX_USART1_UART_Init+0x58>)
 80015a0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80015a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015a6:	4b11      	ldr	r3, [pc, #68]	; (80015ec <MX_USART1_UART_Init+0x58>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015ac:	4b0f      	ldr	r3, [pc, #60]	; (80015ec <MX_USART1_UART_Init+0x58>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015b2:	4b0e      	ldr	r3, [pc, #56]	; (80015ec <MX_USART1_UART_Init+0x58>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015b8:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <MX_USART1_UART_Init+0x58>)
 80015ba:	220c      	movs	r2, #12
 80015bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015be:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <MX_USART1_UART_Init+0x58>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015c4:	4b09      	ldr	r3, [pc, #36]	; (80015ec <MX_USART1_UART_Init+0x58>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ca:	4b08      	ldr	r3, [pc, #32]	; (80015ec <MX_USART1_UART_Init+0x58>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015d0:	4b06      	ldr	r3, [pc, #24]	; (80015ec <MX_USART1_UART_Init+0x58>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015d6:	4805      	ldr	r0, [pc, #20]	; (80015ec <MX_USART1_UART_Init+0x58>)
 80015d8:	f002 f8ec 	bl	80037b4 <HAL_UART_Init>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80015e2:	f7ff fe27 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015e6:	bf00      	nop
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000cc0 	.word	0x20000cc0
 80015f0:	40013800 	.word	0x40013800

080015f4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015f8:	4b15      	ldr	r3, [pc, #84]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 80015fa:	4a16      	ldr	r2, [pc, #88]	; (8001654 <MX_USART2_UART_Init+0x60>)
 80015fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015fe:	4b14      	ldr	r3, [pc, #80]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 8001600:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001604:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001606:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 8001608:	2200      	movs	r2, #0
 800160a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800160c:	4b10      	ldr	r3, [pc, #64]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 800160e:	2200      	movs	r2, #0
 8001610:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001612:	4b0f      	ldr	r3, [pc, #60]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 8001614:	2200      	movs	r2, #0
 8001616:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001618:	4b0d      	ldr	r3, [pc, #52]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 800161a:	220c      	movs	r2, #12
 800161c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800161e:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 8001620:	2200      	movs	r2, #0
 8001622:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001624:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 8001626:	2200      	movs	r2, #0
 8001628:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 800162c:	2200      	movs	r2, #0
 800162e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001630:	4b07      	ldr	r3, [pc, #28]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 8001632:	2200      	movs	r2, #0
 8001634:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001636:	4806      	ldr	r0, [pc, #24]	; (8001650 <MX_USART2_UART_Init+0x5c>)
 8001638:	f002 f8bc 	bl	80037b4 <HAL_UART_Init>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001642:	f7ff fdf7 	bl	8001234 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  u2pt_StartReceive();
 8001646:	f7ff ff85 	bl	8001554 <u2pt_StartReceive>
  /* USER CODE END USART2_Init 2 */

}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000d44 	.word	0x20000d44
 8001654:	40004400 	.word	0x40004400

08001658 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b0a0      	sub	sp, #128	; 0x80
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001660:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001670:	f107 0318 	add.w	r3, r7, #24
 8001674:	2254      	movs	r2, #84	; 0x54
 8001676:	2100      	movs	r1, #0
 8001678:	4618      	mov	r0, r3
 800167a:	f006 fce0 	bl	800803e <memset>
  if(uartHandle->Instance==USART1)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a4f      	ldr	r2, [pc, #316]	; (80017c0 <HAL_UART_MspInit+0x168>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d140      	bne.n	800170a <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001688:	2301      	movs	r3, #1
 800168a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800168c:	2300      	movs	r3, #0
 800168e:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001690:	f107 0318 	add.w	r3, r7, #24
 8001694:	4618      	mov	r0, r3
 8001696:	f001 fb15 	bl	8002cc4 <HAL_RCCEx_PeriphCLKConfig>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016a0:	f7ff fdc8 	bl	8001234 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016a4:	4b47      	ldr	r3, [pc, #284]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 80016a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016a8:	4a46      	ldr	r2, [pc, #280]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 80016aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016ae:	6613      	str	r3, [r2, #96]	; 0x60
 80016b0:	4b44      	ldr	r3, [pc, #272]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 80016b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016b8:	617b      	str	r3, [r7, #20]
 80016ba:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016bc:	4b41      	ldr	r3, [pc, #260]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 80016be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c0:	4a40      	ldr	r2, [pc, #256]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016c8:	4b3e      	ldr	r3, [pc, #248]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 80016ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016cc:	f003 0301 	and.w	r3, r3, #1
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80016d4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80016d8:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016da:	2302      	movs	r3, #2
 80016dc:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016de:	2300      	movs	r3, #0
 80016e0:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e2:	2303      	movs	r3, #3
 80016e4:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016e6:	2307      	movs	r3, #7
 80016e8:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ea:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80016ee:	4619      	mov	r1, r3
 80016f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f4:	f000 fa6c 	bl	8001bd0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80016f8:	2200      	movs	r2, #0
 80016fa:	2105      	movs	r1, #5
 80016fc:	2025      	movs	r0, #37	; 0x25
 80016fe:	f000 f9bd 	bl	8001a7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001702:	2025      	movs	r0, #37	; 0x25
 8001704:	f000 f9d6 	bl	8001ab4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001708:	e055      	b.n	80017b6 <HAL_UART_MspInit+0x15e>
  else if(uartHandle->Instance==USART2)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a2e      	ldr	r2, [pc, #184]	; (80017c8 <HAL_UART_MspInit+0x170>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d150      	bne.n	80017b6 <HAL_UART_MspInit+0x15e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001714:	2302      	movs	r3, #2
 8001716:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001718:	2300      	movs	r3, #0
 800171a:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800171c:	f107 0318 	add.w	r3, r7, #24
 8001720:	4618      	mov	r0, r3
 8001722:	f001 facf 	bl	8002cc4 <HAL_RCCEx_PeriphCLKConfig>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 800172c:	f7ff fd82 	bl	8001234 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001730:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 8001732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001734:	4a23      	ldr	r2, [pc, #140]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 8001736:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800173a:	6593      	str	r3, [r2, #88]	; 0x58
 800173c:	4b21      	ldr	r3, [pc, #132]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 800173e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001744:	60fb      	str	r3, [r7, #12]
 8001746:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001748:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 800174a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800174c:	4a1d      	ldr	r2, [pc, #116]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 800174e:	f043 0301 	orr.w	r3, r3, #1
 8001752:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001754:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <HAL_UART_MspInit+0x16c>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001760:	2304      	movs	r3, #4
 8001762:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001764:	2302      	movs	r3, #2
 8001766:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001768:	2300      	movs	r3, #0
 800176a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800176c:	2303      	movs	r3, #3
 800176e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001770:	2307      	movs	r3, #7
 8001772:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001774:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001778:	4619      	mov	r1, r3
 800177a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800177e:	f000 fa27 	bl	8001bd0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001782:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001786:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001788:	2302      	movs	r3, #2
 800178a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001790:	2303      	movs	r3, #3
 8001792:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001794:	2303      	movs	r3, #3
 8001796:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001798:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800179c:	4619      	mov	r1, r3
 800179e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a2:	f000 fa15 	bl	8001bd0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80017a6:	2200      	movs	r2, #0
 80017a8:	2105      	movs	r1, #5
 80017aa:	2026      	movs	r0, #38	; 0x26
 80017ac:	f000 f966 	bl	8001a7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80017b0:	2026      	movs	r0, #38	; 0x26
 80017b2:	f000 f97f 	bl	8001ab4 <HAL_NVIC_EnableIRQ>
}
 80017b6:	bf00      	nop
 80017b8:	3780      	adds	r7, #128	; 0x80
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40013800 	.word	0x40013800
 80017c4:	40021000 	.word	0x40021000
 80017c8:	40004400 	.word	0x40004400

080017cc <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a08      	ldr	r2, [pc, #32]	; (80017f8 <HAL_UART_RxCpltCallback+0x2c>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d102      	bne.n	80017e2 <HAL_UART_RxCpltCallback+0x16>
	{
		xbeeSerial_rxCallback();
 80017dc:	f003 fe24 	bl	8005428 <xbeeSerial_rxCallback>
	}
	else if(huart == &huart2)
	{
		u2pt_rxCallback();
	}
}
 80017e0:	e005      	b.n	80017ee <HAL_UART_RxCpltCallback+0x22>
	else if(huart == &huart2)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a05      	ldr	r2, [pc, #20]	; (80017fc <HAL_UART_RxCpltCallback+0x30>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d101      	bne.n	80017ee <HAL_UART_RxCpltCallback+0x22>
		u2pt_rxCallback();
 80017ea:	f7ff fec1 	bl	8001570 <u2pt_rxCallback>
}
 80017ee:	bf00      	nop
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000cc0 	.word	0x20000cc0
 80017fc:	20000d44 	.word	0x20000d44

08001800 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001800:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001838 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001804:	f7ff fe94 	bl	8001530 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001808:	480c      	ldr	r0, [pc, #48]	; (800183c <LoopForever+0x6>)
  ldr r1, =_edata
 800180a:	490d      	ldr	r1, [pc, #52]	; (8001840 <LoopForever+0xa>)
  ldr r2, =_sidata
 800180c:	4a0d      	ldr	r2, [pc, #52]	; (8001844 <LoopForever+0xe>)
  movs r3, #0
 800180e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001810:	e002      	b.n	8001818 <LoopCopyDataInit>

08001812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001816:	3304      	adds	r3, #4

08001818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800181a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800181c:	d3f9      	bcc.n	8001812 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800181e:	4a0a      	ldr	r2, [pc, #40]	; (8001848 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001820:	4c0a      	ldr	r4, [pc, #40]	; (800184c <LoopForever+0x16>)
  movs r3, #0
 8001822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001824:	e001      	b.n	800182a <LoopFillZerobss>

08001826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001828:	3204      	adds	r2, #4

0800182a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800182a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800182c:	d3fb      	bcc.n	8001826 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800182e:	f006 fbc1 	bl	8007fb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001832:	f7ff fc71 	bl	8001118 <main>

08001836 <LoopForever>:

LoopForever:
    b LoopForever
 8001836:	e7fe      	b.n	8001836 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001838:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800183c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001840:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001844:	0800b2c4 	.word	0x0800b2c4
  ldr r2, =_sbss
 8001848:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800184c:	20001bd0 	.word	0x20001bd0

08001850 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001850:	e7fe      	b.n	8001850 <ADC1_IRQHandler>

08001852 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001858:	2300      	movs	r3, #0
 800185a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800185c:	2003      	movs	r0, #3
 800185e:	f000 f902 	bl	8001a66 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001862:	200f      	movs	r0, #15
 8001864:	f7ff fd14 	bl	8001290 <HAL_InitTick>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d002      	beq.n	8001874 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	71fb      	strb	r3, [r7, #7]
 8001872:	e001      	b.n	8001878 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001874:	f7ff fce4 	bl	8001240 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001878:	79fb      	ldrb	r3, [r7, #7]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <HAL_IncTick+0x20>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	4b06      	ldr	r3, [pc, #24]	; (80018a8 <HAL_IncTick+0x24>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4413      	add	r3, r2
 8001894:	4a04      	ldr	r2, [pc, #16]	; (80018a8 <HAL_IncTick+0x24>)
 8001896:	6013      	str	r3, [r2, #0]
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	20000008 	.word	0x20000008
 80018a8:	20000dc8 	.word	0x20000dc8

080018ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return uwTick;
 80018b0:	4b03      	ldr	r3, [pc, #12]	; (80018c0 <HAL_GetTick+0x14>)
 80018b2:	681b      	ldr	r3, [r3, #0]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	20000dc8 	.word	0x20000dc8

080018c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018cc:	f7ff ffee 	bl	80018ac <HAL_GetTick>
 80018d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018dc:	d005      	beq.n	80018ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018de:	4b0a      	ldr	r3, [pc, #40]	; (8001908 <HAL_Delay+0x44>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	461a      	mov	r2, r3
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	4413      	add	r3, r2
 80018e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018ea:	bf00      	nop
 80018ec:	f7ff ffde 	bl	80018ac <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	68fa      	ldr	r2, [r7, #12]
 80018f8:	429a      	cmp	r2, r3
 80018fa:	d8f7      	bhi.n	80018ec <HAL_Delay+0x28>
  {
  }
}
 80018fc:	bf00      	nop
 80018fe:	bf00      	nop
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000008 	.word	0x20000008

0800190c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f003 0307 	and.w	r3, r3, #7
 800191a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800191c:	4b0c      	ldr	r3, [pc, #48]	; (8001950 <__NVIC_SetPriorityGrouping+0x44>)
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001922:	68ba      	ldr	r2, [r7, #8]
 8001924:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001928:	4013      	ands	r3, r2
 800192a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001934:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001938:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800193c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800193e:	4a04      	ldr	r2, [pc, #16]	; (8001950 <__NVIC_SetPriorityGrouping+0x44>)
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	60d3      	str	r3, [r2, #12]
}
 8001944:	bf00      	nop
 8001946:	3714      	adds	r7, #20
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001958:	4b04      	ldr	r3, [pc, #16]	; (800196c <__NVIC_GetPriorityGrouping+0x18>)
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	0a1b      	lsrs	r3, r3, #8
 800195e:	f003 0307 	and.w	r3, r3, #7
}
 8001962:	4618      	mov	r0, r3
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	2b00      	cmp	r3, #0
 8001980:	db0b      	blt.n	800199a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001982:	79fb      	ldrb	r3, [r7, #7]
 8001984:	f003 021f 	and.w	r2, r3, #31
 8001988:	4907      	ldr	r1, [pc, #28]	; (80019a8 <__NVIC_EnableIRQ+0x38>)
 800198a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198e:	095b      	lsrs	r3, r3, #5
 8001990:	2001      	movs	r0, #1
 8001992:	fa00 f202 	lsl.w	r2, r0, r2
 8001996:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	e000e100 	.word	0xe000e100

080019ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	6039      	str	r1, [r7, #0]
 80019b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	db0a      	blt.n	80019d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	490c      	ldr	r1, [pc, #48]	; (80019f8 <__NVIC_SetPriority+0x4c>)
 80019c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ca:	0112      	lsls	r2, r2, #4
 80019cc:	b2d2      	uxtb	r2, r2
 80019ce:	440b      	add	r3, r1
 80019d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019d4:	e00a      	b.n	80019ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	4908      	ldr	r1, [pc, #32]	; (80019fc <__NVIC_SetPriority+0x50>)
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	f003 030f 	and.w	r3, r3, #15
 80019e2:	3b04      	subs	r3, #4
 80019e4:	0112      	lsls	r2, r2, #4
 80019e6:	b2d2      	uxtb	r2, r2
 80019e8:	440b      	add	r3, r1
 80019ea:	761a      	strb	r2, [r3, #24]
}
 80019ec:	bf00      	nop
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	e000e100 	.word	0xe000e100
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b089      	sub	sp, #36	; 0x24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	60b9      	str	r1, [r7, #8]
 8001a0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	f1c3 0307 	rsb	r3, r3, #7
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	bf28      	it	cs
 8001a1e:	2304      	movcs	r3, #4
 8001a20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	3304      	adds	r3, #4
 8001a26:	2b06      	cmp	r3, #6
 8001a28:	d902      	bls.n	8001a30 <NVIC_EncodePriority+0x30>
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	3b03      	subs	r3, #3
 8001a2e:	e000      	b.n	8001a32 <NVIC_EncodePriority+0x32>
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a34:	f04f 32ff 	mov.w	r2, #4294967295
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43da      	mvns	r2, r3
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	401a      	ands	r2, r3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a48:	f04f 31ff 	mov.w	r1, #4294967295
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a52:	43d9      	mvns	r1, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a58:	4313      	orrs	r3, r2
         );
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3724      	adds	r7, #36	; 0x24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a66:	b580      	push	{r7, lr}
 8001a68:	b082      	sub	sp, #8
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f7ff ff4c 	bl	800190c <__NVIC_SetPriorityGrouping>
}
 8001a74:	bf00      	nop
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b086      	sub	sp, #24
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
 8001a88:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a8e:	f7ff ff61 	bl	8001954 <__NVIC_GetPriorityGrouping>
 8001a92:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	68b9      	ldr	r1, [r7, #8]
 8001a98:	6978      	ldr	r0, [r7, #20]
 8001a9a:	f7ff ffb1 	bl	8001a00 <NVIC_EncodePriority>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aa4:	4611      	mov	r1, r2
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff ff80 	bl	80019ac <__NVIC_SetPriority>
}
 8001aac:	bf00      	nop
 8001aae:	3718      	adds	r7, #24
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff ff54 	bl	8001970 <__NVIC_EnableIRQ>
}
 8001ac8:	bf00      	nop
 8001aca:	3708      	adds	r7, #8
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d008      	beq.n	8001afa <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2204      	movs	r2, #4
 8001aec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e022      	b.n	8001b40 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 020e 	bic.w	r2, r2, #14
 8001b08:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f022 0201 	bic.w	r2, r2, #1
 8001b18:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1e:	f003 021c 	and.w	r2, r3, #28
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	2101      	movs	r1, #1
 8001b28:	fa01 f202 	lsl.w	r2, r1, r2
 8001b2c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2201      	movs	r2, #1
 8001b32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001b3e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3714      	adds	r7, #20
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b54:	2300      	movs	r3, #0
 8001b56:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d005      	beq.n	8001b70 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2204      	movs	r2, #4
 8001b68:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	73fb      	strb	r3, [r7, #15]
 8001b6e:	e029      	b.n	8001bc4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f022 020e 	bic.w	r2, r2, #14
 8001b7e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f022 0201 	bic.w	r2, r2, #1
 8001b8e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b94:	f003 021c 	and.w	r2, r3, #28
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9c:	2101      	movs	r1, #1
 8001b9e:	fa01 f202 	lsl.w	r2, r1, r2
 8001ba2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d003      	beq.n	8001bc4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	4798      	blx	r3
    }
  }
  return status;
 8001bc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3710      	adds	r7, #16
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b087      	sub	sp, #28
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bde:	e148      	b.n	8001e72 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	2101      	movs	r1, #1
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bec:	4013      	ands	r3, r2
 8001bee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	f000 813a 	beq.w	8001e6c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f003 0303 	and.w	r3, r3, #3
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d005      	beq.n	8001c10 <HAL_GPIO_Init+0x40>
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d130      	bne.n	8001c72 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	2203      	movs	r2, #3
 8001c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c20:	43db      	mvns	r3, r3
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	4013      	ands	r3, r2
 8001c26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	68da      	ldr	r2, [r3, #12]
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	693a      	ldr	r2, [r7, #16]
 8001c3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c46:	2201      	movs	r2, #1
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	693a      	ldr	r2, [r7, #16]
 8001c52:	4013      	ands	r3, r2
 8001c54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	091b      	lsrs	r3, r3, #4
 8001c5c:	f003 0201 	and.w	r2, r3, #1
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	693a      	ldr	r2, [r7, #16]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	693a      	ldr	r2, [r7, #16]
 8001c70:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f003 0303 	and.w	r3, r3, #3
 8001c7a:	2b03      	cmp	r3, #3
 8001c7c:	d017      	beq.n	8001cae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c84:	697b      	ldr	r3, [r7, #20]
 8001c86:	005b      	lsls	r3, r3, #1
 8001c88:	2203      	movs	r2, #3
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	43db      	mvns	r3, r3
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	4013      	ands	r3, r2
 8001c94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	689a      	ldr	r2, [r3, #8]
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	693a      	ldr	r2, [r7, #16]
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	693a      	ldr	r2, [r7, #16]
 8001cac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f003 0303 	and.w	r3, r3, #3
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d123      	bne.n	8001d02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	08da      	lsrs	r2, r3, #3
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	3208      	adds	r2, #8
 8001cc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001cc8:	697b      	ldr	r3, [r7, #20]
 8001cca:	f003 0307 	and.w	r3, r3, #7
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	220f      	movs	r2, #15
 8001cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd6:	43db      	mvns	r3, r3
 8001cd8:	693a      	ldr	r2, [r7, #16]
 8001cda:	4013      	ands	r3, r2
 8001cdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	691a      	ldr	r2, [r3, #16]
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f003 0307 	and.w	r3, r3, #7
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	08da      	lsrs	r2, r3, #3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3208      	adds	r2, #8
 8001cfc:	6939      	ldr	r1, [r7, #16]
 8001cfe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	005b      	lsls	r3, r3, #1
 8001d0c:	2203      	movs	r2, #3
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	43db      	mvns	r3, r3
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	4013      	ands	r3, r2
 8001d18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685b      	ldr	r3, [r3, #4]
 8001d1e:	f003 0203 	and.w	r2, r3, #3
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	693a      	ldr	r2, [r7, #16]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 8094 	beq.w	8001e6c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d44:	4b52      	ldr	r3, [pc, #328]	; (8001e90 <HAL_GPIO_Init+0x2c0>)
 8001d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d48:	4a51      	ldr	r2, [pc, #324]	; (8001e90 <HAL_GPIO_Init+0x2c0>)
 8001d4a:	f043 0301 	orr.w	r3, r3, #1
 8001d4e:	6613      	str	r3, [r2, #96]	; 0x60
 8001d50:	4b4f      	ldr	r3, [pc, #316]	; (8001e90 <HAL_GPIO_Init+0x2c0>)
 8001d52:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d5c:	4a4d      	ldr	r2, [pc, #308]	; (8001e94 <HAL_GPIO_Init+0x2c4>)
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	089b      	lsrs	r3, r3, #2
 8001d62:	3302      	adds	r3, #2
 8001d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	220f      	movs	r2, #15
 8001d74:	fa02 f303 	lsl.w	r3, r2, r3
 8001d78:	43db      	mvns	r3, r3
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d86:	d00d      	beq.n	8001da4 <HAL_GPIO_Init+0x1d4>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4a43      	ldr	r2, [pc, #268]	; (8001e98 <HAL_GPIO_Init+0x2c8>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d007      	beq.n	8001da0 <HAL_GPIO_Init+0x1d0>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a42      	ldr	r2, [pc, #264]	; (8001e9c <HAL_GPIO_Init+0x2cc>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d101      	bne.n	8001d9c <HAL_GPIO_Init+0x1cc>
 8001d98:	2302      	movs	r3, #2
 8001d9a:	e004      	b.n	8001da6 <HAL_GPIO_Init+0x1d6>
 8001d9c:	2307      	movs	r3, #7
 8001d9e:	e002      	b.n	8001da6 <HAL_GPIO_Init+0x1d6>
 8001da0:	2301      	movs	r3, #1
 8001da2:	e000      	b.n	8001da6 <HAL_GPIO_Init+0x1d6>
 8001da4:	2300      	movs	r3, #0
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	f002 0203 	and.w	r2, r2, #3
 8001dac:	0092      	lsls	r2, r2, #2
 8001dae:	4093      	lsls	r3, r2
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001db6:	4937      	ldr	r1, [pc, #220]	; (8001e94 <HAL_GPIO_Init+0x2c4>)
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	089b      	lsrs	r3, r3, #2
 8001dbc:	3302      	adds	r3, #2
 8001dbe:	693a      	ldr	r2, [r7, #16]
 8001dc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dc4:	4b36      	ldr	r3, [pc, #216]	; (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d003      	beq.n	8001de8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001de8:	4a2d      	ldr	r2, [pc, #180]	; (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001dee:	4b2c      	ldr	r3, [pc, #176]	; (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	43db      	mvns	r3, r3
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d003      	beq.n	8001e12 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e12:	4a23      	ldr	r2, [pc, #140]	; (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e18:	4b21      	ldr	r3, [pc, #132]	; (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	43db      	mvns	r3, r3
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	4013      	ands	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d003      	beq.n	8001e3c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e3c:	4a18      	ldr	r2, [pc, #96]	; (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e42:	4b17      	ldr	r3, [pc, #92]	; (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	43db      	mvns	r3, r3
 8001e4c:	693a      	ldr	r2, [r7, #16]
 8001e4e:	4013      	ands	r3, r2
 8001e50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e66:	4a0e      	ldr	r2, [pc, #56]	; (8001ea0 <HAL_GPIO_Init+0x2d0>)
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	3301      	adds	r3, #1
 8001e70:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	fa22 f303 	lsr.w	r3, r2, r3
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	f47f aeaf 	bne.w	8001be0 <HAL_GPIO_Init+0x10>
  }
}
 8001e82:	bf00      	nop
 8001e84:	bf00      	nop
 8001e86:	371c      	adds	r7, #28
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	40021000 	.word	0x40021000
 8001e94:	40010000 	.word	0x40010000
 8001e98:	48000400 	.word	0x48000400
 8001e9c:	48000800 	.word	0x48000800
 8001ea0:	40010400 	.word	0x40010400

08001ea4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	460b      	mov	r3, r1
 8001eae:	807b      	strh	r3, [r7, #2]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001eb4:	787b      	ldrb	r3, [r7, #1]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eba:	887a      	ldrh	r2, [r7, #2]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ec0:	e002      	b.n	8001ec8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ec2:	887a      	ldrh	r2, [r7, #2]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	460b      	mov	r3, r1
 8001ede:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ee6:	887a      	ldrh	r2, [r7, #2]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4013      	ands	r3, r2
 8001eec:	041a      	lsls	r2, r3, #16
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	43d9      	mvns	r1, r3
 8001ef2:	887b      	ldrh	r3, [r7, #2]
 8001ef4:	400b      	ands	r3, r1
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	619a      	str	r2, [r3, #24]
}
 8001efc:	bf00      	nop
 8001efe:	3714      	adds	r7, #20
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f0c:	4b05      	ldr	r3, [pc, #20]	; (8001f24 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a04      	ldr	r2, [pc, #16]	; (8001f24 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001f12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f16:	6013      	str	r3, [r2, #0]
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	40007000 	.word	0x40007000

08001f28 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001f2c:	4b04      	ldr	r3, [pc, #16]	; (8001f40 <HAL_PWREx_GetVoltageRange+0x18>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	40007000 	.word	0x40007000

08001f44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f52:	d130      	bne.n	8001fb6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f54:	4b23      	ldr	r3, [pc, #140]	; (8001fe4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f60:	d038      	beq.n	8001fd4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f62:	4b20      	ldr	r3, [pc, #128]	; (8001fe4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f6a:	4a1e      	ldr	r2, [pc, #120]	; (8001fe4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f6c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f70:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001f72:	4b1d      	ldr	r3, [pc, #116]	; (8001fe8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	2232      	movs	r2, #50	; 0x32
 8001f78:	fb02 f303 	mul.w	r3, r2, r3
 8001f7c:	4a1b      	ldr	r2, [pc, #108]	; (8001fec <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f82:	0c9b      	lsrs	r3, r3, #18
 8001f84:	3301      	adds	r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f88:	e002      	b.n	8001f90 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	3b01      	subs	r3, #1
 8001f8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001f90:	4b14      	ldr	r3, [pc, #80]	; (8001fe4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f92:	695b      	ldr	r3, [r3, #20]
 8001f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f9c:	d102      	bne.n	8001fa4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d1f2      	bne.n	8001f8a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fa4:	4b0f      	ldr	r3, [pc, #60]	; (8001fe4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fa6:	695b      	ldr	r3, [r3, #20]
 8001fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fb0:	d110      	bne.n	8001fd4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e00f      	b.n	8001fd6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fb6:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001fbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fc2:	d007      	beq.n	8001fd4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001fc4:	4b07      	ldr	r3, [pc, #28]	; (8001fe4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001fcc:	4a05      	ldr	r2, [pc, #20]	; (8001fe4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fd2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3714      	adds	r7, #20
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40007000 	.word	0x40007000
 8001fe8:	20000000 	.word	0x20000000
 8001fec:	431bde83 	.word	0x431bde83

08001ff0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d102      	bne.n	8002004 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	f000 bc02 	b.w	8002808 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002004:	4b96      	ldr	r3, [pc, #600]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 030c 	and.w	r3, r3, #12
 800200c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800200e:	4b94      	ldr	r3, [pc, #592]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0310 	and.w	r3, r3, #16
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 80e4 	beq.w	80021ee <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d007      	beq.n	800203c <HAL_RCC_OscConfig+0x4c>
 800202c:	69bb      	ldr	r3, [r7, #24]
 800202e:	2b0c      	cmp	r3, #12
 8002030:	f040 808b 	bne.w	800214a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	2b01      	cmp	r3, #1
 8002038:	f040 8087 	bne.w	800214a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800203c:	4b88      	ldr	r3, [pc, #544]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0302 	and.w	r3, r3, #2
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_RCC_OscConfig+0x64>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d101      	bne.n	8002054 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e3d9      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6a1a      	ldr	r2, [r3, #32]
 8002058:	4b81      	ldr	r3, [pc, #516]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0308 	and.w	r3, r3, #8
 8002060:	2b00      	cmp	r3, #0
 8002062:	d004      	beq.n	800206e <HAL_RCC_OscConfig+0x7e>
 8002064:	4b7e      	ldr	r3, [pc, #504]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800206c:	e005      	b.n	800207a <HAL_RCC_OscConfig+0x8a>
 800206e:	4b7c      	ldr	r3, [pc, #496]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002070:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002074:	091b      	lsrs	r3, r3, #4
 8002076:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800207a:	4293      	cmp	r3, r2
 800207c:	d223      	bcs.n	80020c6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a1b      	ldr	r3, [r3, #32]
 8002082:	4618      	mov	r0, r3
 8002084:	f000 fdbe 	bl	8002c04 <RCC_SetFlashLatencyFromMSIRange>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e3ba      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002092:	4b73      	ldr	r3, [pc, #460]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a72      	ldr	r2, [pc, #456]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002098:	f043 0308 	orr.w	r3, r3, #8
 800209c:	6013      	str	r3, [r2, #0]
 800209e:	4b70      	ldr	r3, [pc, #448]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	496d      	ldr	r1, [pc, #436]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80020ac:	4313      	orrs	r3, r2
 80020ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020b0:	4b6b      	ldr	r3, [pc, #428]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69db      	ldr	r3, [r3, #28]
 80020bc:	021b      	lsls	r3, r3, #8
 80020be:	4968      	ldr	r1, [pc, #416]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	604b      	str	r3, [r1, #4]
 80020c4:	e025      	b.n	8002112 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020c6:	4b66      	ldr	r3, [pc, #408]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a65      	ldr	r2, [pc, #404]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80020cc:	f043 0308 	orr.w	r3, r3, #8
 80020d0:	6013      	str	r3, [r2, #0]
 80020d2:	4b63      	ldr	r3, [pc, #396]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6a1b      	ldr	r3, [r3, #32]
 80020de:	4960      	ldr	r1, [pc, #384]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80020e0:	4313      	orrs	r3, r2
 80020e2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020e4:	4b5e      	ldr	r3, [pc, #376]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	69db      	ldr	r3, [r3, #28]
 80020f0:	021b      	lsls	r3, r3, #8
 80020f2:	495b      	ldr	r1, [pc, #364]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d109      	bne.n	8002112 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	4618      	mov	r0, r3
 8002104:	f000 fd7e 	bl	8002c04 <RCC_SetFlashLatencyFromMSIRange>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e37a      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002112:	f000 fc81 	bl	8002a18 <HAL_RCC_GetSysClockFreq>
 8002116:	4602      	mov	r2, r0
 8002118:	4b51      	ldr	r3, [pc, #324]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	091b      	lsrs	r3, r3, #4
 800211e:	f003 030f 	and.w	r3, r3, #15
 8002122:	4950      	ldr	r1, [pc, #320]	; (8002264 <HAL_RCC_OscConfig+0x274>)
 8002124:	5ccb      	ldrb	r3, [r1, r3]
 8002126:	f003 031f 	and.w	r3, r3, #31
 800212a:	fa22 f303 	lsr.w	r3, r2, r3
 800212e:	4a4e      	ldr	r2, [pc, #312]	; (8002268 <HAL_RCC_OscConfig+0x278>)
 8002130:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002132:	4b4e      	ldr	r3, [pc, #312]	; (800226c <HAL_RCC_OscConfig+0x27c>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff f8aa 	bl	8001290 <HAL_InitTick>
 800213c:	4603      	mov	r3, r0
 800213e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002140:	7bfb      	ldrb	r3, [r7, #15]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d052      	beq.n	80021ec <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002146:	7bfb      	ldrb	r3, [r7, #15]
 8002148:	e35e      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	699b      	ldr	r3, [r3, #24]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d032      	beq.n	80021b8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002152:	4b43      	ldr	r3, [pc, #268]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a42      	ldr	r2, [pc, #264]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800215e:	f7ff fba5 	bl	80018ac <HAL_GetTick>
 8002162:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002164:	e008      	b.n	8002178 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002166:	f7ff fba1 	bl	80018ac <HAL_GetTick>
 800216a:	4602      	mov	r2, r0
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e347      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002178:	4b39      	ldr	r3, [pc, #228]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0302 	and.w	r3, r3, #2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d0f0      	beq.n	8002166 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002184:	4b36      	ldr	r3, [pc, #216]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a35      	ldr	r2, [pc, #212]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 800218a:	f043 0308 	orr.w	r3, r3, #8
 800218e:	6013      	str	r3, [r2, #0]
 8002190:	4b33      	ldr	r3, [pc, #204]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	4930      	ldr	r1, [pc, #192]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021a2:	4b2f      	ldr	r3, [pc, #188]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	021b      	lsls	r3, r3, #8
 80021b0:	492b      	ldr	r1, [pc, #172]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	604b      	str	r3, [r1, #4]
 80021b6:	e01a      	b.n	80021ee <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021b8:	4b29      	ldr	r3, [pc, #164]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a28      	ldr	r2, [pc, #160]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80021be:	f023 0301 	bic.w	r3, r3, #1
 80021c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80021c4:	f7ff fb72 	bl	80018ac <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021cc:	f7ff fb6e 	bl	80018ac <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e314      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80021de:	4b20      	ldr	r3, [pc, #128]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d1f0      	bne.n	80021cc <HAL_RCC_OscConfig+0x1dc>
 80021ea:	e000      	b.n	80021ee <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80021ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d073      	beq.n	80022e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	2b08      	cmp	r3, #8
 80021fe:	d005      	beq.n	800220c <HAL_RCC_OscConfig+0x21c>
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	2b0c      	cmp	r3, #12
 8002204:	d10e      	bne.n	8002224 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	2b03      	cmp	r3, #3
 800220a:	d10b      	bne.n	8002224 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800220c:	4b14      	ldr	r3, [pc, #80]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002214:	2b00      	cmp	r3, #0
 8002216:	d063      	beq.n	80022e0 <HAL_RCC_OscConfig+0x2f0>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d15f      	bne.n	80022e0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e2f1      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800222c:	d106      	bne.n	800223c <HAL_RCC_OscConfig+0x24c>
 800222e:	4b0c      	ldr	r3, [pc, #48]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a0b      	ldr	r2, [pc, #44]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002238:	6013      	str	r3, [r2, #0]
 800223a:	e025      	b.n	8002288 <HAL_RCC_OscConfig+0x298>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002244:	d114      	bne.n	8002270 <HAL_RCC_OscConfig+0x280>
 8002246:	4b06      	ldr	r3, [pc, #24]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a05      	ldr	r2, [pc, #20]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 800224c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	4b03      	ldr	r3, [pc, #12]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a02      	ldr	r2, [pc, #8]	; (8002260 <HAL_RCC_OscConfig+0x270>)
 8002258:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800225c:	6013      	str	r3, [r2, #0]
 800225e:	e013      	b.n	8002288 <HAL_RCC_OscConfig+0x298>
 8002260:	40021000 	.word	0x40021000
 8002264:	0800ae94 	.word	0x0800ae94
 8002268:	20000000 	.word	0x20000000
 800226c:	20000004 	.word	0x20000004
 8002270:	4ba0      	ldr	r3, [pc, #640]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a9f      	ldr	r2, [pc, #636]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800227a:	6013      	str	r3, [r2, #0]
 800227c:	4b9d      	ldr	r3, [pc, #628]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a9c      	ldr	r2, [pc, #624]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002282:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002286:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d013      	beq.n	80022b8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002290:	f7ff fb0c 	bl	80018ac <HAL_GetTick>
 8002294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002298:	f7ff fb08 	bl	80018ac <HAL_GetTick>
 800229c:	4602      	mov	r2, r0
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b64      	cmp	r3, #100	; 0x64
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e2ae      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022aa:	4b92      	ldr	r3, [pc, #584]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d0f0      	beq.n	8002298 <HAL_RCC_OscConfig+0x2a8>
 80022b6:	e014      	b.n	80022e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022b8:	f7ff faf8 	bl	80018ac <HAL_GetTick>
 80022bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022c0:	f7ff faf4 	bl	80018ac <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b64      	cmp	r3, #100	; 0x64
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e29a      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022d2:	4b88      	ldr	r3, [pc, #544]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f0      	bne.n	80022c0 <HAL_RCC_OscConfig+0x2d0>
 80022de:	e000      	b.n	80022e2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d060      	beq.n	80023b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	2b04      	cmp	r3, #4
 80022f2:	d005      	beq.n	8002300 <HAL_RCC_OscConfig+0x310>
 80022f4:	69bb      	ldr	r3, [r7, #24]
 80022f6:	2b0c      	cmp	r3, #12
 80022f8:	d119      	bne.n	800232e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d116      	bne.n	800232e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002300:	4b7c      	ldr	r3, [pc, #496]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002308:	2b00      	cmp	r3, #0
 800230a:	d005      	beq.n	8002318 <HAL_RCC_OscConfig+0x328>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d101      	bne.n	8002318 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e277      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002318:	4b76      	ldr	r3, [pc, #472]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	061b      	lsls	r3, r3, #24
 8002326:	4973      	ldr	r1, [pc, #460]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002328:	4313      	orrs	r3, r2
 800232a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800232c:	e040      	b.n	80023b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d023      	beq.n	800237e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002336:	4b6f      	ldr	r3, [pc, #444]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a6e      	ldr	r2, [pc, #440]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 800233c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002340:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002342:	f7ff fab3 	bl	80018ac <HAL_GetTick>
 8002346:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002348:	e008      	b.n	800235c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800234a:	f7ff faaf 	bl	80018ac <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	693b      	ldr	r3, [r7, #16]
 8002352:	1ad3      	subs	r3, r2, r3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e255      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800235c:	4b65      	ldr	r3, [pc, #404]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002364:	2b00      	cmp	r3, #0
 8002366:	d0f0      	beq.n	800234a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002368:	4b62      	ldr	r3, [pc, #392]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	691b      	ldr	r3, [r3, #16]
 8002374:	061b      	lsls	r3, r3, #24
 8002376:	495f      	ldr	r1, [pc, #380]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002378:	4313      	orrs	r3, r2
 800237a:	604b      	str	r3, [r1, #4]
 800237c:	e018      	b.n	80023b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800237e:	4b5d      	ldr	r3, [pc, #372]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a5c      	ldr	r2, [pc, #368]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002384:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002388:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800238a:	f7ff fa8f 	bl	80018ac <HAL_GetTick>
 800238e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002390:	e008      	b.n	80023a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002392:	f7ff fa8b 	bl	80018ac <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e231      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023a4:	4b53      	ldr	r3, [pc, #332]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d1f0      	bne.n	8002392 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d03c      	beq.n	8002436 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d01c      	beq.n	80023fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023c4:	4b4b      	ldr	r3, [pc, #300]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80023c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023ca:	4a4a      	ldr	r2, [pc, #296]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d4:	f7ff fa6a 	bl	80018ac <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023da:	e008      	b.n	80023ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023dc:	f7ff fa66 	bl	80018ac <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	2b02      	cmp	r3, #2
 80023e8:	d901      	bls.n	80023ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80023ea:	2303      	movs	r3, #3
 80023ec:	e20c      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80023ee:	4b41      	ldr	r3, [pc, #260]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80023f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d0ef      	beq.n	80023dc <HAL_RCC_OscConfig+0x3ec>
 80023fc:	e01b      	b.n	8002436 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023fe:	4b3d      	ldr	r3, [pc, #244]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002400:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002404:	4a3b      	ldr	r2, [pc, #236]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002406:	f023 0301 	bic.w	r3, r3, #1
 800240a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800240e:	f7ff fa4d 	bl	80018ac <HAL_GetTick>
 8002412:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002414:	e008      	b.n	8002428 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002416:	f7ff fa49 	bl	80018ac <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b02      	cmp	r3, #2
 8002422:	d901      	bls.n	8002428 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002424:	2303      	movs	r3, #3
 8002426:	e1ef      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002428:	4b32      	ldr	r3, [pc, #200]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 800242a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1ef      	bne.n	8002416 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 0304 	and.w	r3, r3, #4
 800243e:	2b00      	cmp	r3, #0
 8002440:	f000 80a6 	beq.w	8002590 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002444:	2300      	movs	r3, #0
 8002446:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002448:	4b2a      	ldr	r3, [pc, #168]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 800244a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800244c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d10d      	bne.n	8002470 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002454:	4b27      	ldr	r3, [pc, #156]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002458:	4a26      	ldr	r2, [pc, #152]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 800245a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800245e:	6593      	str	r3, [r2, #88]	; 0x58
 8002460:	4b24      	ldr	r3, [pc, #144]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 8002462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002464:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002468:	60bb      	str	r3, [r7, #8]
 800246a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800246c:	2301      	movs	r3, #1
 800246e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002470:	4b21      	ldr	r3, [pc, #132]	; (80024f8 <HAL_RCC_OscConfig+0x508>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002478:	2b00      	cmp	r3, #0
 800247a:	d118      	bne.n	80024ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800247c:	4b1e      	ldr	r3, [pc, #120]	; (80024f8 <HAL_RCC_OscConfig+0x508>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a1d      	ldr	r2, [pc, #116]	; (80024f8 <HAL_RCC_OscConfig+0x508>)
 8002482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002486:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002488:	f7ff fa10 	bl	80018ac <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002490:	f7ff fa0c 	bl	80018ac <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e1b2      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024a2:	4b15      	ldr	r3, [pc, #84]	; (80024f8 <HAL_RCC_OscConfig+0x508>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d0f0      	beq.n	8002490 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d108      	bne.n	80024c8 <HAL_RCC_OscConfig+0x4d8>
 80024b6:	4b0f      	ldr	r3, [pc, #60]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80024b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024bc:	4a0d      	ldr	r2, [pc, #52]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80024be:	f043 0301 	orr.w	r3, r3, #1
 80024c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024c6:	e029      	b.n	800251c <HAL_RCC_OscConfig+0x52c>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	2b05      	cmp	r3, #5
 80024ce:	d115      	bne.n	80024fc <HAL_RCC_OscConfig+0x50c>
 80024d0:	4b08      	ldr	r3, [pc, #32]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80024d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024d6:	4a07      	ldr	r2, [pc, #28]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80024d8:	f043 0304 	orr.w	r3, r3, #4
 80024dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024e0:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80024e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024e6:	4a03      	ldr	r2, [pc, #12]	; (80024f4 <HAL_RCC_OscConfig+0x504>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80024f0:	e014      	b.n	800251c <HAL_RCC_OscConfig+0x52c>
 80024f2:	bf00      	nop
 80024f4:	40021000 	.word	0x40021000
 80024f8:	40007000 	.word	0x40007000
 80024fc:	4b9a      	ldr	r3, [pc, #616]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80024fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002502:	4a99      	ldr	r2, [pc, #612]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800250c:	4b96      	ldr	r3, [pc, #600]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 800250e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002512:	4a95      	ldr	r2, [pc, #596]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 8002514:	f023 0304 	bic.w	r3, r3, #4
 8002518:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d016      	beq.n	8002552 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002524:	f7ff f9c2 	bl	80018ac <HAL_GetTick>
 8002528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800252a:	e00a      	b.n	8002542 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800252c:	f7ff f9be 	bl	80018ac <HAL_GetTick>
 8002530:	4602      	mov	r2, r0
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	1ad3      	subs	r3, r2, r3
 8002536:	f241 3288 	movw	r2, #5000	; 0x1388
 800253a:	4293      	cmp	r3, r2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e162      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002542:	4b89      	ldr	r3, [pc, #548]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 8002544:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d0ed      	beq.n	800252c <HAL_RCC_OscConfig+0x53c>
 8002550:	e015      	b.n	800257e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002552:	f7ff f9ab 	bl	80018ac <HAL_GetTick>
 8002556:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002558:	e00a      	b.n	8002570 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800255a:	f7ff f9a7 	bl	80018ac <HAL_GetTick>
 800255e:	4602      	mov	r2, r0
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	f241 3288 	movw	r2, #5000	; 0x1388
 8002568:	4293      	cmp	r3, r2
 800256a:	d901      	bls.n	8002570 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e14b      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002570:	4b7d      	ldr	r3, [pc, #500]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 8002572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1ed      	bne.n	800255a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800257e:	7ffb      	ldrb	r3, [r7, #31]
 8002580:	2b01      	cmp	r3, #1
 8002582:	d105      	bne.n	8002590 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002584:	4b78      	ldr	r3, [pc, #480]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 8002586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002588:	4a77      	ldr	r2, [pc, #476]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 800258a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800258e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0320 	and.w	r3, r3, #32
 8002598:	2b00      	cmp	r3, #0
 800259a:	d03c      	beq.n	8002616 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d01c      	beq.n	80025de <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80025a4:	4b70      	ldr	r3, [pc, #448]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80025a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80025aa:	4a6f      	ldr	r2, [pc, #444]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b4:	f7ff f97a 	bl	80018ac <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025bc:	f7ff f976 	bl	80018ac <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e11c      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80025ce:	4b66      	ldr	r3, [pc, #408]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80025d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80025d4:	f003 0302 	and.w	r3, r3, #2
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0ef      	beq.n	80025bc <HAL_RCC_OscConfig+0x5cc>
 80025dc:	e01b      	b.n	8002616 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80025de:	4b62      	ldr	r3, [pc, #392]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80025e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80025e4:	4a60      	ldr	r2, [pc, #384]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80025e6:	f023 0301 	bic.w	r3, r3, #1
 80025ea:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025ee:	f7ff f95d 	bl	80018ac <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025f6:	f7ff f959 	bl	80018ac <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e0ff      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002608:	4b57      	ldr	r3, [pc, #348]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 800260a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1ef      	bne.n	80025f6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261a:	2b00      	cmp	r3, #0
 800261c:	f000 80f3 	beq.w	8002806 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002624:	2b02      	cmp	r3, #2
 8002626:	f040 80c9 	bne.w	80027bc <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800262a:	4b4f      	ldr	r3, [pc, #316]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	f003 0203 	and.w	r2, r3, #3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263a:	429a      	cmp	r2, r3
 800263c:	d12c      	bne.n	8002698 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002648:	3b01      	subs	r3, #1
 800264a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800264c:	429a      	cmp	r2, r3
 800264e:	d123      	bne.n	8002698 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800265a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800265c:	429a      	cmp	r2, r3
 800265e:	d11b      	bne.n	8002698 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800266a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800266c:	429a      	cmp	r2, r3
 800266e:	d113      	bne.n	8002698 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800267a:	085b      	lsrs	r3, r3, #1
 800267c:	3b01      	subs	r3, #1
 800267e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002680:	429a      	cmp	r2, r3
 8002682:	d109      	bne.n	8002698 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	085b      	lsrs	r3, r3, #1
 8002690:	3b01      	subs	r3, #1
 8002692:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002694:	429a      	cmp	r2, r3
 8002696:	d06b      	beq.n	8002770 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	2b0c      	cmp	r3, #12
 800269c:	d062      	beq.n	8002764 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800269e:	4b32      	ldr	r3, [pc, #200]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e0ac      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80026ae:	4b2e      	ldr	r3, [pc, #184]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a2d      	ldr	r2, [pc, #180]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80026b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026b8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80026ba:	f7ff f8f7 	bl	80018ac <HAL_GetTick>
 80026be:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026c0:	e008      	b.n	80026d4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026c2:	f7ff f8f3 	bl	80018ac <HAL_GetTick>
 80026c6:	4602      	mov	r2, r0
 80026c8:	693b      	ldr	r3, [r7, #16]
 80026ca:	1ad3      	subs	r3, r2, r3
 80026cc:	2b02      	cmp	r3, #2
 80026ce:	d901      	bls.n	80026d4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e099      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026d4:	4b24      	ldr	r3, [pc, #144]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d1f0      	bne.n	80026c2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026e0:	4b21      	ldr	r3, [pc, #132]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 80026e2:	68da      	ldr	r2, [r3, #12]
 80026e4:	4b21      	ldr	r3, [pc, #132]	; (800276c <HAL_RCC_OscConfig+0x77c>)
 80026e6:	4013      	ands	r3, r2
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80026f0:	3a01      	subs	r2, #1
 80026f2:	0112      	lsls	r2, r2, #4
 80026f4:	4311      	orrs	r1, r2
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80026fa:	0212      	lsls	r2, r2, #8
 80026fc:	4311      	orrs	r1, r2
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002702:	0852      	lsrs	r2, r2, #1
 8002704:	3a01      	subs	r2, #1
 8002706:	0552      	lsls	r2, r2, #21
 8002708:	4311      	orrs	r1, r2
 800270a:	687a      	ldr	r2, [r7, #4]
 800270c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800270e:	0852      	lsrs	r2, r2, #1
 8002710:	3a01      	subs	r2, #1
 8002712:	0652      	lsls	r2, r2, #25
 8002714:	4311      	orrs	r1, r2
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800271a:	06d2      	lsls	r2, r2, #27
 800271c:	430a      	orrs	r2, r1
 800271e:	4912      	ldr	r1, [pc, #72]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 8002720:	4313      	orrs	r3, r2
 8002722:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002724:	4b10      	ldr	r3, [pc, #64]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a0f      	ldr	r2, [pc, #60]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 800272a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800272e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002730:	4b0d      	ldr	r3, [pc, #52]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	4a0c      	ldr	r2, [pc, #48]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 8002736:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800273a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800273c:	f7ff f8b6 	bl	80018ac <HAL_GetTick>
 8002740:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002744:	f7ff f8b2 	bl	80018ac <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e058      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002756:	4b04      	ldr	r3, [pc, #16]	; (8002768 <HAL_RCC_OscConfig+0x778>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0f0      	beq.n	8002744 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002762:	e050      	b.n	8002806 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e04f      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
 8002768:	40021000 	.word	0x40021000
 800276c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002770:	4b27      	ldr	r3, [pc, #156]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d144      	bne.n	8002806 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800277c:	4b24      	ldr	r3, [pc, #144]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a23      	ldr	r2, [pc, #140]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 8002782:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002786:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002788:	4b21      	ldr	r3, [pc, #132]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	4a20      	ldr	r2, [pc, #128]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 800278e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002792:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002794:	f7ff f88a 	bl	80018ac <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800279c:	f7ff f886 	bl	80018ac <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e02c      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027ae:	4b18      	ldr	r3, [pc, #96]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d0f0      	beq.n	800279c <HAL_RCC_OscConfig+0x7ac>
 80027ba:	e024      	b.n	8002806 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	2b0c      	cmp	r3, #12
 80027c0:	d01f      	beq.n	8002802 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c2:	4b13      	ldr	r3, [pc, #76]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a12      	ldr	r2, [pc, #72]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 80027c8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ce:	f7ff f86d 	bl	80018ac <HAL_GetTick>
 80027d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027d6:	f7ff f869 	bl	80018ac <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e00f      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027e8:	4b09      	ldr	r3, [pc, #36]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d1f0      	bne.n	80027d6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80027f4:	4b06      	ldr	r3, [pc, #24]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 80027f6:	68da      	ldr	r2, [r3, #12]
 80027f8:	4905      	ldr	r1, [pc, #20]	; (8002810 <HAL_RCC_OscConfig+0x820>)
 80027fa:	4b06      	ldr	r3, [pc, #24]	; (8002814 <HAL_RCC_OscConfig+0x824>)
 80027fc:	4013      	ands	r3, r2
 80027fe:	60cb      	str	r3, [r1, #12]
 8002800:	e001      	b.n	8002806 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e000      	b.n	8002808 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3720      	adds	r7, #32
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40021000 	.word	0x40021000
 8002814:	feeefffc 	.word	0xfeeefffc

08002818 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d101      	bne.n	800282c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e0e7      	b.n	80029fc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800282c:	4b75      	ldr	r3, [pc, #468]	; (8002a04 <HAL_RCC_ClockConfig+0x1ec>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0307 	and.w	r3, r3, #7
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	429a      	cmp	r2, r3
 8002838:	d910      	bls.n	800285c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800283a:	4b72      	ldr	r3, [pc, #456]	; (8002a04 <HAL_RCC_ClockConfig+0x1ec>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f023 0207 	bic.w	r2, r3, #7
 8002842:	4970      	ldr	r1, [pc, #448]	; (8002a04 <HAL_RCC_ClockConfig+0x1ec>)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	4313      	orrs	r3, r2
 8002848:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800284a:	4b6e      	ldr	r3, [pc, #440]	; (8002a04 <HAL_RCC_ClockConfig+0x1ec>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0307 	and.w	r3, r3, #7
 8002852:	683a      	ldr	r2, [r7, #0]
 8002854:	429a      	cmp	r2, r3
 8002856:	d001      	beq.n	800285c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e0cf      	b.n	80029fc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f003 0302 	and.w	r3, r3, #2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d010      	beq.n	800288a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689a      	ldr	r2, [r3, #8]
 800286c:	4b66      	ldr	r3, [pc, #408]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002874:	429a      	cmp	r2, r3
 8002876:	d908      	bls.n	800288a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002878:	4b63      	ldr	r3, [pc, #396]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	4960      	ldr	r1, [pc, #384]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 8002886:	4313      	orrs	r3, r2
 8002888:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d04c      	beq.n	8002930 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	2b03      	cmp	r3, #3
 800289c:	d107      	bne.n	80028ae <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800289e:	4b5a      	ldr	r3, [pc, #360]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d121      	bne.n	80028ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e0a6      	b.n	80029fc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d107      	bne.n	80028c6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028b6:	4b54      	ldr	r3, [pc, #336]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d115      	bne.n	80028ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e09a      	b.n	80029fc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d107      	bne.n	80028de <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80028ce:	4b4e      	ldr	r3, [pc, #312]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d109      	bne.n	80028ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e08e      	b.n	80029fc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028de:	4b4a      	ldr	r3, [pc, #296]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e086      	b.n	80029fc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80028ee:	4b46      	ldr	r3, [pc, #280]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f023 0203 	bic.w	r2, r3, #3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	4943      	ldr	r1, [pc, #268]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 80028fc:	4313      	orrs	r3, r2
 80028fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002900:	f7fe ffd4 	bl	80018ac <HAL_GetTick>
 8002904:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002906:	e00a      	b.n	800291e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002908:	f7fe ffd0 	bl	80018ac <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	f241 3288 	movw	r2, #5000	; 0x1388
 8002916:	4293      	cmp	r3, r2
 8002918:	d901      	bls.n	800291e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e06e      	b.n	80029fc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800291e:	4b3a      	ldr	r3, [pc, #232]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 020c 	and.w	r2, r3, #12
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	429a      	cmp	r2, r3
 800292e:	d1eb      	bne.n	8002908 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d010      	beq.n	800295e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	4b31      	ldr	r3, [pc, #196]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002948:	429a      	cmp	r2, r3
 800294a:	d208      	bcs.n	800295e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800294c:	4b2e      	ldr	r3, [pc, #184]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	492b      	ldr	r1, [pc, #172]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 800295a:	4313      	orrs	r3, r2
 800295c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800295e:	4b29      	ldr	r3, [pc, #164]	; (8002a04 <HAL_RCC_ClockConfig+0x1ec>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	683a      	ldr	r2, [r7, #0]
 8002968:	429a      	cmp	r2, r3
 800296a:	d210      	bcs.n	800298e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800296c:	4b25      	ldr	r3, [pc, #148]	; (8002a04 <HAL_RCC_ClockConfig+0x1ec>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f023 0207 	bic.w	r2, r3, #7
 8002974:	4923      	ldr	r1, [pc, #140]	; (8002a04 <HAL_RCC_ClockConfig+0x1ec>)
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	4313      	orrs	r3, r2
 800297a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800297c:	4b21      	ldr	r3, [pc, #132]	; (8002a04 <HAL_RCC_ClockConfig+0x1ec>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0307 	and.w	r3, r3, #7
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	429a      	cmp	r2, r3
 8002988:	d001      	beq.n	800298e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e036      	b.n	80029fc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0304 	and.w	r3, r3, #4
 8002996:	2b00      	cmp	r3, #0
 8002998:	d008      	beq.n	80029ac <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800299a:	4b1b      	ldr	r3, [pc, #108]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	4918      	ldr	r1, [pc, #96]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0308 	and.w	r3, r3, #8
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d009      	beq.n	80029cc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029b8:	4b13      	ldr	r3, [pc, #76]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	00db      	lsls	r3, r3, #3
 80029c6:	4910      	ldr	r1, [pc, #64]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029cc:	f000 f824 	bl	8002a18 <HAL_RCC_GetSysClockFreq>
 80029d0:	4602      	mov	r2, r0
 80029d2:	4b0d      	ldr	r3, [pc, #52]	; (8002a08 <HAL_RCC_ClockConfig+0x1f0>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	091b      	lsrs	r3, r3, #4
 80029d8:	f003 030f 	and.w	r3, r3, #15
 80029dc:	490b      	ldr	r1, [pc, #44]	; (8002a0c <HAL_RCC_ClockConfig+0x1f4>)
 80029de:	5ccb      	ldrb	r3, [r1, r3]
 80029e0:	f003 031f 	and.w	r3, r3, #31
 80029e4:	fa22 f303 	lsr.w	r3, r2, r3
 80029e8:	4a09      	ldr	r2, [pc, #36]	; (8002a10 <HAL_RCC_ClockConfig+0x1f8>)
 80029ea:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80029ec:	4b09      	ldr	r3, [pc, #36]	; (8002a14 <HAL_RCC_ClockConfig+0x1fc>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7fe fc4d 	bl	8001290 <HAL_InitTick>
 80029f6:	4603      	mov	r3, r0
 80029f8:	72fb      	strb	r3, [r7, #11]

  return status;
 80029fa:	7afb      	ldrb	r3, [r7, #11]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3710      	adds	r7, #16
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40022000 	.word	0x40022000
 8002a08:	40021000 	.word	0x40021000
 8002a0c:	0800ae94 	.word	0x0800ae94
 8002a10:	20000000 	.word	0x20000000
 8002a14:	20000004 	.word	0x20000004

08002a18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b089      	sub	sp, #36	; 0x24
 8002a1c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	61fb      	str	r3, [r7, #28]
 8002a22:	2300      	movs	r3, #0
 8002a24:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a26:	4b3e      	ldr	r3, [pc, #248]	; (8002b20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	f003 030c 	and.w	r3, r3, #12
 8002a2e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a30:	4b3b      	ldr	r3, [pc, #236]	; (8002b20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	f003 0303 	and.w	r3, r3, #3
 8002a38:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d005      	beq.n	8002a4c <HAL_RCC_GetSysClockFreq+0x34>
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	2b0c      	cmp	r3, #12
 8002a44:	d121      	bne.n	8002a8a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d11e      	bne.n	8002a8a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a4c:	4b34      	ldr	r3, [pc, #208]	; (8002b20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0308 	and.w	r3, r3, #8
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d107      	bne.n	8002a68 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a58:	4b31      	ldr	r3, [pc, #196]	; (8002b20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a5e:	0a1b      	lsrs	r3, r3, #8
 8002a60:	f003 030f 	and.w	r3, r3, #15
 8002a64:	61fb      	str	r3, [r7, #28]
 8002a66:	e005      	b.n	8002a74 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a68:	4b2d      	ldr	r3, [pc, #180]	; (8002b20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	091b      	lsrs	r3, r3, #4
 8002a6e:	f003 030f 	and.w	r3, r3, #15
 8002a72:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002a74:	4a2b      	ldr	r2, [pc, #172]	; (8002b24 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a7c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10d      	bne.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a88:	e00a      	b.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	2b04      	cmp	r3, #4
 8002a8e:	d102      	bne.n	8002a96 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a90:	4b25      	ldr	r3, [pc, #148]	; (8002b28 <HAL_RCC_GetSysClockFreq+0x110>)
 8002a92:	61bb      	str	r3, [r7, #24]
 8002a94:	e004      	b.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	2b08      	cmp	r3, #8
 8002a9a:	d101      	bne.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002a9c:	4b23      	ldr	r3, [pc, #140]	; (8002b2c <HAL_RCC_GetSysClockFreq+0x114>)
 8002a9e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	2b0c      	cmp	r3, #12
 8002aa4:	d134      	bne.n	8002b10 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002aa6:	4b1e      	ldr	r3, [pc, #120]	; (8002b20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002aa8:	68db      	ldr	r3, [r3, #12]
 8002aaa:	f003 0303 	and.w	r3, r3, #3
 8002aae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2b02      	cmp	r3, #2
 8002ab4:	d003      	beq.n	8002abe <HAL_RCC_GetSysClockFreq+0xa6>
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	2b03      	cmp	r3, #3
 8002aba:	d003      	beq.n	8002ac4 <HAL_RCC_GetSysClockFreq+0xac>
 8002abc:	e005      	b.n	8002aca <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002abe:	4b1a      	ldr	r3, [pc, #104]	; (8002b28 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ac0:	617b      	str	r3, [r7, #20]
      break;
 8002ac2:	e005      	b.n	8002ad0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002ac4:	4b19      	ldr	r3, [pc, #100]	; (8002b2c <HAL_RCC_GetSysClockFreq+0x114>)
 8002ac6:	617b      	str	r3, [r7, #20]
      break;
 8002ac8:	e002      	b.n	8002ad0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	617b      	str	r3, [r7, #20]
      break;
 8002ace:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ad0:	4b13      	ldr	r3, [pc, #76]	; (8002b20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	091b      	lsrs	r3, r3, #4
 8002ad6:	f003 0307 	and.w	r3, r3, #7
 8002ada:	3301      	adds	r3, #1
 8002adc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ade:	4b10      	ldr	r3, [pc, #64]	; (8002b20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	0a1b      	lsrs	r3, r3, #8
 8002ae4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ae8:	697a      	ldr	r2, [r7, #20]
 8002aea:	fb03 f202 	mul.w	r2, r3, r2
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002af6:	4b0a      	ldr	r3, [pc, #40]	; (8002b20 <HAL_RCC_GetSysClockFreq+0x108>)
 8002af8:	68db      	ldr	r3, [r3, #12]
 8002afa:	0e5b      	lsrs	r3, r3, #25
 8002afc:	f003 0303 	and.w	r3, r3, #3
 8002b00:	3301      	adds	r3, #1
 8002b02:	005b      	lsls	r3, r3, #1
 8002b04:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002b10:	69bb      	ldr	r3, [r7, #24]
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3724      	adds	r7, #36	; 0x24
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
 8002b1e:	bf00      	nop
 8002b20:	40021000 	.word	0x40021000
 8002b24:	0800aeac 	.word	0x0800aeac
 8002b28:	00f42400 	.word	0x00f42400
 8002b2c:	007a1200 	.word	0x007a1200

08002b30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b34:	4b03      	ldr	r3, [pc, #12]	; (8002b44 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b36:	681b      	ldr	r3, [r3, #0]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	20000000 	.word	0x20000000

08002b48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b4c:	f7ff fff0 	bl	8002b30 <HAL_RCC_GetHCLKFreq>
 8002b50:	4602      	mov	r2, r0
 8002b52:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	0a1b      	lsrs	r3, r3, #8
 8002b58:	f003 0307 	and.w	r3, r3, #7
 8002b5c:	4904      	ldr	r1, [pc, #16]	; (8002b70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b5e:	5ccb      	ldrb	r3, [r1, r3]
 8002b60:	f003 031f 	and.w	r3, r3, #31
 8002b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	0800aea4 	.word	0x0800aea4

08002b74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b78:	f7ff ffda 	bl	8002b30 <HAL_RCC_GetHCLKFreq>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	4b06      	ldr	r3, [pc, #24]	; (8002b98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	0adb      	lsrs	r3, r3, #11
 8002b84:	f003 0307 	and.w	r3, r3, #7
 8002b88:	4904      	ldr	r1, [pc, #16]	; (8002b9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b8a:	5ccb      	ldrb	r3, [r1, r3]
 8002b8c:	f003 031f 	and.w	r3, r3, #31
 8002b90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b94:	4618      	mov	r0, r3
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	0800aea4 	.word	0x0800aea4

08002ba0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	220f      	movs	r2, #15
 8002bae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002bb0:	4b12      	ldr	r3, [pc, #72]	; (8002bfc <HAL_RCC_GetClockConfig+0x5c>)
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	f003 0203 	and.w	r2, r3, #3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002bbc:	4b0f      	ldr	r3, [pc, #60]	; (8002bfc <HAL_RCC_GetClockConfig+0x5c>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <HAL_RCC_GetClockConfig+0x5c>)
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002bd4:	4b09      	ldr	r3, [pc, #36]	; (8002bfc <HAL_RCC_GetClockConfig+0x5c>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	08db      	lsrs	r3, r3, #3
 8002bda:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002be2:	4b07      	ldr	r3, [pc, #28]	; (8002c00 <HAL_RCC_GetClockConfig+0x60>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0207 	and.w	r2, r3, #7
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	601a      	str	r2, [r3, #0]
}
 8002bee:	bf00      	nop
 8002bf0:	370c      	adds	r7, #12
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
 8002bfa:	bf00      	nop
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	40022000 	.word	0x40022000

08002c04 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c10:	4b2a      	ldr	r3, [pc, #168]	; (8002cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c1c:	f7ff f984 	bl	8001f28 <HAL_PWREx_GetVoltageRange>
 8002c20:	6178      	str	r0, [r7, #20]
 8002c22:	e014      	b.n	8002c4e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c24:	4b25      	ldr	r3, [pc, #148]	; (8002cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c28:	4a24      	ldr	r2, [pc, #144]	; (8002cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c2e:	6593      	str	r3, [r2, #88]	; 0x58
 8002c30:	4b22      	ldr	r3, [pc, #136]	; (8002cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002c3c:	f7ff f974 	bl	8001f28 <HAL_PWREx_GetVoltageRange>
 8002c40:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002c42:	4b1e      	ldr	r3, [pc, #120]	; (8002cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c46:	4a1d      	ldr	r2, [pc, #116]	; (8002cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c4c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c54:	d10b      	bne.n	8002c6e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b80      	cmp	r3, #128	; 0x80
 8002c5a:	d919      	bls.n	8002c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2ba0      	cmp	r3, #160	; 0xa0
 8002c60:	d902      	bls.n	8002c68 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c62:	2302      	movs	r3, #2
 8002c64:	613b      	str	r3, [r7, #16]
 8002c66:	e013      	b.n	8002c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c68:	2301      	movs	r3, #1
 8002c6a:	613b      	str	r3, [r7, #16]
 8002c6c:	e010      	b.n	8002c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2b80      	cmp	r3, #128	; 0x80
 8002c72:	d902      	bls.n	8002c7a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002c74:	2303      	movs	r3, #3
 8002c76:	613b      	str	r3, [r7, #16]
 8002c78:	e00a      	b.n	8002c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2b80      	cmp	r3, #128	; 0x80
 8002c7e:	d102      	bne.n	8002c86 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002c80:	2302      	movs	r3, #2
 8002c82:	613b      	str	r3, [r7, #16]
 8002c84:	e004      	b.n	8002c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b70      	cmp	r3, #112	; 0x70
 8002c8a:	d101      	bne.n	8002c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002c90:	4b0b      	ldr	r3, [pc, #44]	; (8002cc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f023 0207 	bic.w	r2, r3, #7
 8002c98:	4909      	ldr	r1, [pc, #36]	; (8002cc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002ca0:	4b07      	ldr	r3, [pc, #28]	; (8002cc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	693a      	ldr	r2, [r7, #16]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d001      	beq.n	8002cb2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	40022000 	.word	0x40022000

08002cc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ccc:	2300      	movs	r3, #0
 8002cce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d031      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ce4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002ce8:	d01a      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8002cea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002cee:	d814      	bhi.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d009      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002cf4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002cf8:	d10f      	bne.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8002cfa:	4b5d      	ldr	r3, [pc, #372]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	4a5c      	ldr	r2, [pc, #368]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d04:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d06:	e00c      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3304      	adds	r3, #4
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f000 f9de 	bl	80030d0 <RCCEx_PLLSAI1_Config>
 8002d14:	4603      	mov	r3, r0
 8002d16:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002d18:	e003      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	74fb      	strb	r3, [r7, #19]
      break;
 8002d1e:	e000      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8002d20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d22:	7cfb      	ldrb	r3, [r7, #19]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10b      	bne.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d28:	4b51      	ldr	r3, [pc, #324]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d2e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d36:	494e      	ldr	r1, [pc, #312]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002d3e:	e001      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d40:	7cfb      	ldrb	r3, [r7, #19]
 8002d42:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f000 809e 	beq.w	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d52:	2300      	movs	r3, #0
 8002d54:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d56:	4b46      	ldr	r3, [pc, #280]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d101      	bne.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002d62:	2301      	movs	r3, #1
 8002d64:	e000      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002d66:	2300      	movs	r3, #0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00d      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d6c:	4b40      	ldr	r3, [pc, #256]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d70:	4a3f      	ldr	r2, [pc, #252]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d76:	6593      	str	r3, [r2, #88]	; 0x58
 8002d78:	4b3d      	ldr	r3, [pc, #244]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d84:	2301      	movs	r3, #1
 8002d86:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d88:	4b3a      	ldr	r3, [pc, #232]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a39      	ldr	r2, [pc, #228]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d94:	f7fe fd8a 	bl	80018ac <HAL_GetTick>
 8002d98:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d9a:	e009      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d9c:	f7fe fd86 	bl	80018ac <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d902      	bls.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	74fb      	strb	r3, [r7, #19]
        break;
 8002dae:	e005      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002db0:	4b30      	ldr	r3, [pc, #192]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0ef      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002dbc:	7cfb      	ldrb	r3, [r7, #19]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d15a      	bne.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002dc2:	4b2b      	ldr	r3, [pc, #172]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dcc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d01e      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d019      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002dde:	4b24      	ldr	r3, [pc, #144]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002de8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002dea:	4b21      	ldr	r3, [pc, #132]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002df0:	4a1f      	ldr	r2, [pc, #124]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002df2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002df6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002dfa:	4b1d      	ldr	r3, [pc, #116]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e00:	4a1b      	ldr	r2, [pc, #108]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e0a:	4a19      	ldr	r2, [pc, #100]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f003 0301 	and.w	r3, r3, #1
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d016      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1c:	f7fe fd46 	bl	80018ac <HAL_GetTick>
 8002e20:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e22:	e00b      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e24:	f7fe fd42 	bl	80018ac <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d902      	bls.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	74fb      	strb	r3, [r7, #19]
            break;
 8002e3a:	e006      	b.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e3c:	4b0c      	ldr	r3, [pc, #48]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d0ec      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8002e4a:	7cfb      	ldrb	r3, [r7, #19]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d10b      	bne.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e50:	4b07      	ldr	r3, [pc, #28]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e56:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e5e:	4904      	ldr	r1, [pc, #16]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002e66:	e009      	b.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e68:	7cfb      	ldrb	r3, [r7, #19]
 8002e6a:	74bb      	strb	r3, [r7, #18]
 8002e6c:	e006      	b.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8002e6e:	bf00      	nop
 8002e70:	40021000 	.word	0x40021000
 8002e74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e78:	7cfb      	ldrb	r3, [r7, #19]
 8002e7a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e7c:	7c7b      	ldrb	r3, [r7, #17]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d105      	bne.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e82:	4b8a      	ldr	r3, [pc, #552]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e86:	4a89      	ldr	r2, [pc, #548]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e8c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00a      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e9a:	4b84      	ldr	r3, [pc, #528]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea0:	f023 0203 	bic.w	r2, r3, #3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a1b      	ldr	r3, [r3, #32]
 8002ea8:	4980      	ldr	r1, [pc, #512]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d00a      	beq.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ebc:	4b7b      	ldr	r3, [pc, #492]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ec2:	f023 020c 	bic.w	r2, r3, #12
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eca:	4978      	ldr	r1, [pc, #480]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0320 	and.w	r3, r3, #32
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d00a      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ede:	4b73      	ldr	r3, [pc, #460]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ee4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eec:	496f      	ldr	r1, [pc, #444]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00a      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f00:	4b6a      	ldr	r3, [pc, #424]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f06:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f0e:	4967      	ldr	r1, [pc, #412]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00a      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f22:	4b62      	ldr	r3, [pc, #392]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f28:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f30:	495e      	ldr	r1, [pc, #376]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00a      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f44:	4b59      	ldr	r3, [pc, #356]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f4a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f52:	4956      	ldr	r1, [pc, #344]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f54:	4313      	orrs	r3, r2
 8002f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00a      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f66:	4b51      	ldr	r3, [pc, #324]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f74:	494d      	ldr	r1, [pc, #308]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d028      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f88:	4b48      	ldr	r3, [pc, #288]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f8e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f96:	4945      	ldr	r1, [pc, #276]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fa6:	d106      	bne.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fa8:	4b40      	ldr	r3, [pc, #256]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	4a3f      	ldr	r2, [pc, #252]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fb2:	60d3      	str	r3, [r2, #12]
 8002fb4:	e011      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fbe:	d10c      	bne.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	3304      	adds	r3, #4
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f000 f882 	bl	80030d0 <RCCEx_PLLSAI1_Config>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002fd0:	7cfb      	ldrb	r3, [r7, #19]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d001      	beq.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8002fd6:	7cfb      	ldrb	r3, [r7, #19]
 8002fd8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d028      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002fe6:	4b31      	ldr	r3, [pc, #196]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fec:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff4:	492d      	ldr	r1, [pc, #180]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003000:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003004:	d106      	bne.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003006:	4b29      	ldr	r3, [pc, #164]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	4a28      	ldr	r2, [pc, #160]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800300c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003010:	60d3      	str	r3, [r2, #12]
 8003012:	e011      	b.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003018:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800301c:	d10c      	bne.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	3304      	adds	r3, #4
 8003022:	2101      	movs	r1, #1
 8003024:	4618      	mov	r0, r3
 8003026:	f000 f853 	bl	80030d0 <RCCEx_PLLSAI1_Config>
 800302a:	4603      	mov	r3, r0
 800302c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800302e:	7cfb      	ldrb	r3, [r7, #19]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003034:	7cfb      	ldrb	r3, [r7, #19]
 8003036:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d01c      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003044:	4b19      	ldr	r3, [pc, #100]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800304a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003052:	4916      	ldr	r1, [pc, #88]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003054:	4313      	orrs	r3, r2
 8003056:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800305e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003062:	d10c      	bne.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3304      	adds	r3, #4
 8003068:	2102      	movs	r1, #2
 800306a:	4618      	mov	r0, r3
 800306c:	f000 f830 	bl	80030d0 <RCCEx_PLLSAI1_Config>
 8003070:	4603      	mov	r3, r0
 8003072:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003074:	7cfb      	ldrb	r3, [r7, #19]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800307a:	7cfb      	ldrb	r3, [r7, #19]
 800307c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d00a      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800308a:	4b08      	ldr	r3, [pc, #32]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800308c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003090:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003098:	4904      	ldr	r1, [pc, #16]	; (80030ac <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800309a:	4313      	orrs	r3, r2
 800309c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80030a0:	7cbb      	ldrb	r3, [r7, #18]
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3718      	adds	r7, #24
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	40021000 	.word	0x40021000

080030b0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80030b4:	4b05      	ldr	r3, [pc, #20]	; (80030cc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a04      	ldr	r2, [pc, #16]	; (80030cc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80030ba:	f043 0304 	orr.w	r3, r3, #4
 80030be:	6013      	str	r3, [r2, #0]
}
 80030c0:	bf00      	nop
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	40021000 	.word	0x40021000

080030d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80030da:	2300      	movs	r3, #0
 80030dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80030de:	4b74      	ldr	r3, [pc, #464]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	f003 0303 	and.w	r3, r3, #3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d018      	beq.n	800311c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80030ea:	4b71      	ldr	r3, [pc, #452]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80030ec:	68db      	ldr	r3, [r3, #12]
 80030ee:	f003 0203 	and.w	r2, r3, #3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d10d      	bne.n	8003116 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
       ||
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d009      	beq.n	8003116 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003102:	4b6b      	ldr	r3, [pc, #428]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	091b      	lsrs	r3, r3, #4
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	1c5a      	adds	r2, r3, #1
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
       ||
 8003112:	429a      	cmp	r2, r3
 8003114:	d047      	beq.n	80031a6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	73fb      	strb	r3, [r7, #15]
 800311a:	e044      	b.n	80031a6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2b03      	cmp	r3, #3
 8003122:	d018      	beq.n	8003156 <RCCEx_PLLSAI1_Config+0x86>
 8003124:	2b03      	cmp	r3, #3
 8003126:	d825      	bhi.n	8003174 <RCCEx_PLLSAI1_Config+0xa4>
 8003128:	2b01      	cmp	r3, #1
 800312a:	d002      	beq.n	8003132 <RCCEx_PLLSAI1_Config+0x62>
 800312c:	2b02      	cmp	r3, #2
 800312e:	d009      	beq.n	8003144 <RCCEx_PLLSAI1_Config+0x74>
 8003130:	e020      	b.n	8003174 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003132:	4b5f      	ldr	r3, [pc, #380]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d11d      	bne.n	800317a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003142:	e01a      	b.n	800317a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003144:	4b5a      	ldr	r3, [pc, #360]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800314c:	2b00      	cmp	r3, #0
 800314e:	d116      	bne.n	800317e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003154:	e013      	b.n	800317e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003156:	4b56      	ldr	r3, [pc, #344]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10f      	bne.n	8003182 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003162:	4b53      	ldr	r3, [pc, #332]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d109      	bne.n	8003182 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003172:	e006      	b.n	8003182 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	73fb      	strb	r3, [r7, #15]
      break;
 8003178:	e004      	b.n	8003184 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800317a:	bf00      	nop
 800317c:	e002      	b.n	8003184 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800317e:	bf00      	nop
 8003180:	e000      	b.n	8003184 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003182:	bf00      	nop
    }

    if(status == HAL_OK)
 8003184:	7bfb      	ldrb	r3, [r7, #15]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10d      	bne.n	80031a6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800318a:	4b49      	ldr	r3, [pc, #292]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6819      	ldr	r1, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	3b01      	subs	r3, #1
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	430b      	orrs	r3, r1
 80031a0:	4943      	ldr	r1, [pc, #268]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031a2:	4313      	orrs	r3, r2
 80031a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80031a6:	7bfb      	ldrb	r3, [r7, #15]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d17c      	bne.n	80032a6 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80031ac:	4b40      	ldr	r3, [pc, #256]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a3f      	ldr	r2, [pc, #252]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031b2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80031b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031b8:	f7fe fb78 	bl	80018ac <HAL_GetTick>
 80031bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80031be:	e009      	b.n	80031d4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80031c0:	f7fe fb74 	bl	80018ac <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	2b02      	cmp	r3, #2
 80031cc:	d902      	bls.n	80031d4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	73fb      	strb	r3, [r7, #15]
        break;
 80031d2:	e005      	b.n	80031e0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80031d4:	4b36      	ldr	r3, [pc, #216]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1ef      	bne.n	80031c0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d15f      	bne.n	80032a6 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d110      	bne.n	800320e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80031ec:	4b30      	ldr	r3, [pc, #192]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80031ee:	691b      	ldr	r3, [r3, #16]
 80031f0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80031f4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	6892      	ldr	r2, [r2, #8]
 80031fc:	0211      	lsls	r1, r2, #8
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	68d2      	ldr	r2, [r2, #12]
 8003202:	06d2      	lsls	r2, r2, #27
 8003204:	430a      	orrs	r2, r1
 8003206:	492a      	ldr	r1, [pc, #168]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003208:	4313      	orrs	r3, r2
 800320a:	610b      	str	r3, [r1, #16]
 800320c:	e027      	b.n	800325e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d112      	bne.n	800323a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003214:	4b26      	ldr	r3, [pc, #152]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800321c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	6892      	ldr	r2, [r2, #8]
 8003224:	0211      	lsls	r1, r2, #8
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6912      	ldr	r2, [r2, #16]
 800322a:	0852      	lsrs	r2, r2, #1
 800322c:	3a01      	subs	r2, #1
 800322e:	0552      	lsls	r2, r2, #21
 8003230:	430a      	orrs	r2, r1
 8003232:	491f      	ldr	r1, [pc, #124]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003234:	4313      	orrs	r3, r2
 8003236:	610b      	str	r3, [r1, #16]
 8003238:	e011      	b.n	800325e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800323a:	4b1d      	ldr	r3, [pc, #116]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003242:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6892      	ldr	r2, [r2, #8]
 800324a:	0211      	lsls	r1, r2, #8
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	6952      	ldr	r2, [r2, #20]
 8003250:	0852      	lsrs	r2, r2, #1
 8003252:	3a01      	subs	r2, #1
 8003254:	0652      	lsls	r2, r2, #25
 8003256:	430a      	orrs	r2, r1
 8003258:	4915      	ldr	r1, [pc, #84]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800325a:	4313      	orrs	r3, r2
 800325c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800325e:	4b14      	ldr	r3, [pc, #80]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a13      	ldr	r2, [pc, #76]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003264:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003268:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800326a:	f7fe fb1f 	bl	80018ac <HAL_GetTick>
 800326e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003270:	e009      	b.n	8003286 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003272:	f7fe fb1b 	bl	80018ac <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d902      	bls.n	8003286 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	73fb      	strb	r3, [r7, #15]
          break;
 8003284:	e005      	b.n	8003292 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003286:	4b0a      	ldr	r3, [pc, #40]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d0ef      	beq.n	8003272 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003292:	7bfb      	ldrb	r3, [r7, #15]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d106      	bne.n	80032a6 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003298:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800329a:	691a      	ldr	r2, [r3, #16]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	4903      	ldr	r1, [pc, #12]	; (80032b0 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80032a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	3710      	adds	r7, #16
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd80      	pop	{r7, pc}
 80032b0:	40021000 	.word	0x40021000

080032b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e049      	b.n	800335a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d106      	bne.n	80032e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 f841 	bl	8003362 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2202      	movs	r2, #2
 80032e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	3304      	adds	r3, #4
 80032f0:	4619      	mov	r1, r3
 80032f2:	4610      	mov	r0, r2
 80032f4:	f000 f9dc 	bl	80036b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}

08003362 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003362:	b480      	push	{r7}
 8003364:	b083      	sub	sp, #12
 8003366:	af00      	add	r7, sp, #0
 8003368:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800336a:	bf00      	nop
 800336c:	370c      	adds	r7, #12
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
	...

08003378 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003386:	b2db      	uxtb	r3, r3
 8003388:	2b01      	cmp	r3, #1
 800338a:	d001      	beq.n	8003390 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e03b      	b.n	8003408 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2202      	movs	r2, #2
 8003394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68da      	ldr	r2, [r3, #12]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f042 0201 	orr.w	r2, r2, #1
 80033a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a19      	ldr	r2, [pc, #100]	; (8003414 <HAL_TIM_Base_Start_IT+0x9c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d009      	beq.n	80033c6 <HAL_TIM_Base_Start_IT+0x4e>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033ba:	d004      	beq.n	80033c6 <HAL_TIM_Base_Start_IT+0x4e>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a15      	ldr	r2, [pc, #84]	; (8003418 <HAL_TIM_Base_Start_IT+0xa0>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d115      	bne.n	80033f2 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	689a      	ldr	r2, [r3, #8]
 80033cc:	4b13      	ldr	r3, [pc, #76]	; (800341c <HAL_TIM_Base_Start_IT+0xa4>)
 80033ce:	4013      	ands	r3, r2
 80033d0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2b06      	cmp	r3, #6
 80033d6:	d015      	beq.n	8003404 <HAL_TIM_Base_Start_IT+0x8c>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033de:	d011      	beq.n	8003404 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f042 0201 	orr.w	r2, r2, #1
 80033ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033f0:	e008      	b.n	8003404 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f042 0201 	orr.w	r2, r2, #1
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	e000      	b.n	8003406 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003404:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3714      	adds	r7, #20
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	40012c00 	.word	0x40012c00
 8003418:	40014000 	.word	0x40014000
 800341c:	00010007 	.word	0x00010007

08003420 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	f003 0302 	and.w	r3, r3, #2
 8003432:	2b02      	cmp	r3, #2
 8003434:	d122      	bne.n	800347c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	f003 0302 	and.w	r3, r3, #2
 8003440:	2b02      	cmp	r3, #2
 8003442:	d11b      	bne.n	800347c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f06f 0202 	mvn.w	r2, #2
 800344c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2201      	movs	r2, #1
 8003452:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	f003 0303 	and.w	r3, r3, #3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 f905 	bl	8003672 <HAL_TIM_IC_CaptureCallback>
 8003468:	e005      	b.n	8003476 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 f8f7 	bl	800365e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f000 f908 	bl	8003686 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	f003 0304 	and.w	r3, r3, #4
 8003486:	2b04      	cmp	r3, #4
 8003488:	d122      	bne.n	80034d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	f003 0304 	and.w	r3, r3, #4
 8003494:	2b04      	cmp	r3, #4
 8003496:	d11b      	bne.n	80034d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f06f 0204 	mvn.w	r2, #4
 80034a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2202      	movs	r2, #2
 80034a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d003      	beq.n	80034be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 f8db 	bl	8003672 <HAL_TIM_IC_CaptureCallback>
 80034bc:	e005      	b.n	80034ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f8cd 	bl	800365e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f000 f8de 	bl	8003686 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	f003 0308 	and.w	r3, r3, #8
 80034da:	2b08      	cmp	r3, #8
 80034dc:	d122      	bne.n	8003524 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	f003 0308 	and.w	r3, r3, #8
 80034e8:	2b08      	cmp	r3, #8
 80034ea:	d11b      	bne.n	8003524 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f06f 0208 	mvn.w	r2, #8
 80034f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2204      	movs	r2, #4
 80034fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	f003 0303 	and.w	r3, r3, #3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d003      	beq.n	8003512 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f000 f8b1 	bl	8003672 <HAL_TIM_IC_CaptureCallback>
 8003510:	e005      	b.n	800351e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 f8a3 	bl	800365e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f000 f8b4 	bl	8003686 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	691b      	ldr	r3, [r3, #16]
 800352a:	f003 0310 	and.w	r3, r3, #16
 800352e:	2b10      	cmp	r3, #16
 8003530:	d122      	bne.n	8003578 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	f003 0310 	and.w	r3, r3, #16
 800353c:	2b10      	cmp	r3, #16
 800353e:	d11b      	bne.n	8003578 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f06f 0210 	mvn.w	r2, #16
 8003548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2208      	movs	r2, #8
 800354e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	69db      	ldr	r3, [r3, #28]
 8003556:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f000 f887 	bl	8003672 <HAL_TIM_IC_CaptureCallback>
 8003564:	e005      	b.n	8003572 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f879 	bl	800365e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f000 f88a 	bl	8003686 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b01      	cmp	r3, #1
 8003584:	d10e      	bne.n	80035a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	f003 0301 	and.w	r3, r3, #1
 8003590:	2b01      	cmp	r3, #1
 8003592:	d107      	bne.n	80035a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f06f 0201 	mvn.w	r2, #1
 800359c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f7fd fe36 	bl	8001210 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ae:	2b80      	cmp	r3, #128	; 0x80
 80035b0:	d10e      	bne.n	80035d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035bc:	2b80      	cmp	r3, #128	; 0x80
 80035be:	d107      	bne.n	80035d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 f8de 	bl	800378c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035de:	d10e      	bne.n	80035fe <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ea:	2b80      	cmp	r3, #128	; 0x80
 80035ec:	d107      	bne.n	80035fe <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80035f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f000 f8d1 	bl	80037a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	691b      	ldr	r3, [r3, #16]
 8003604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003608:	2b40      	cmp	r3, #64	; 0x40
 800360a:	d10e      	bne.n	800362a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	68db      	ldr	r3, [r3, #12]
 8003612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003616:	2b40      	cmp	r3, #64	; 0x40
 8003618:	d107      	bne.n	800362a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 f838 	bl	800369a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	f003 0320 	and.w	r3, r3, #32
 8003634:	2b20      	cmp	r3, #32
 8003636:	d10e      	bne.n	8003656 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	f003 0320 	and.w	r3, r3, #32
 8003642:	2b20      	cmp	r3, #32
 8003644:	d107      	bne.n	8003656 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f06f 0220 	mvn.w	r2, #32
 800364e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 f891 	bl	8003778 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003656:	bf00      	nop
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr

08003672 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003672:	b480      	push	{r7}
 8003674:	b083      	sub	sp, #12
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800367a:	bf00      	nop
 800367c:	370c      	adds	r7, #12
 800367e:	46bd      	mov	sp, r7
 8003680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003684:	4770      	bx	lr

08003686 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003686:	b480      	push	{r7}
 8003688:	b083      	sub	sp, #12
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800368e:	bf00      	nop
 8003690:	370c      	adds	r7, #12
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800369a:	b480      	push	{r7}
 800369c:	b083      	sub	sp, #12
 800369e:	af00      	add	r7, sp, #0
 80036a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
	...

080036b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b085      	sub	sp, #20
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a2a      	ldr	r2, [pc, #168]	; (800376c <TIM_Base_SetConfig+0xbc>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d003      	beq.n	80036d0 <TIM_Base_SetConfig+0x20>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036ce:	d108      	bne.n	80036e2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	68fa      	ldr	r2, [r7, #12]
 80036de:	4313      	orrs	r3, r2
 80036e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a21      	ldr	r2, [pc, #132]	; (800376c <TIM_Base_SetConfig+0xbc>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d00b      	beq.n	8003702 <TIM_Base_SetConfig+0x52>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036f0:	d007      	beq.n	8003702 <TIM_Base_SetConfig+0x52>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a1e      	ldr	r2, [pc, #120]	; (8003770 <TIM_Base_SetConfig+0xc0>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d003      	beq.n	8003702 <TIM_Base_SetConfig+0x52>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a1d      	ldr	r2, [pc, #116]	; (8003774 <TIM_Base_SetConfig+0xc4>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d108      	bne.n	8003714 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003708:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	68fa      	ldr	r2, [r7, #12]
 8003710:	4313      	orrs	r3, r2
 8003712:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	695b      	ldr	r3, [r3, #20]
 800371e:	4313      	orrs	r3, r2
 8003720:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	689a      	ldr	r2, [r3, #8]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	4a0c      	ldr	r2, [pc, #48]	; (800376c <TIM_Base_SetConfig+0xbc>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d007      	beq.n	8003750 <TIM_Base_SetConfig+0xa0>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	4a0b      	ldr	r2, [pc, #44]	; (8003770 <TIM_Base_SetConfig+0xc0>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d003      	beq.n	8003750 <TIM_Base_SetConfig+0xa0>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	4a0a      	ldr	r2, [pc, #40]	; (8003774 <TIM_Base_SetConfig+0xc4>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d103      	bne.n	8003758 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	691a      	ldr	r2, [r3, #16]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	615a      	str	r2, [r3, #20]
}
 800375e:	bf00      	nop
 8003760:	3714      	adds	r7, #20
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	40012c00 	.word	0x40012c00
 8003770:	40014000 	.word	0x40014000
 8003774:	40014400 	.word	0x40014400

08003778 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003780:	bf00      	nop
 8003782:	370c      	adds	r7, #12
 8003784:	46bd      	mov	sp, r7
 8003786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378a:	4770      	bx	lr

0800378c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800378c:	b480      	push	{r7}
 800378e:	b083      	sub	sp, #12
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003794:	bf00      	nop
 8003796:	370c      	adds	r7, #12
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr

080037a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80037a8:	bf00      	nop
 80037aa:	370c      	adds	r7, #12
 80037ac:	46bd      	mov	sp, r7
 80037ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b2:	4770      	bx	lr

080037b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e040      	b.n	8003848 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d106      	bne.n	80037dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f7fd ff3e 	bl	8001658 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2224      	movs	r2, #36	; 0x24
 80037e0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 0201 	bic.w	r2, r2, #1
 80037f0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 fc18 	bl	8004028 <UART_SetConfig>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d101      	bne.n	8003802 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e022      	b.n	8003848 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003806:	2b00      	cmp	r3, #0
 8003808:	d002      	beq.n	8003810 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 fe38 	bl	8004480 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685a      	ldr	r2, [r3, #4]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800381e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	689a      	ldr	r2, [r3, #8]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800382e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681a      	ldr	r2, [r3, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f042 0201 	orr.w	r2, r2, #1
 800383e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 febf 	bl	80045c4 <UART_CheckIdleState>
 8003846:	4603      	mov	r3, r0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b08a      	sub	sp, #40	; 0x28
 8003854:	af02      	add	r7, sp, #8
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	603b      	str	r3, [r7, #0]
 800385c:	4613      	mov	r3, r2
 800385e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003864:	2b20      	cmp	r3, #32
 8003866:	f040 8082 	bne.w	800396e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <HAL_UART_Transmit+0x26>
 8003870:	88fb      	ldrh	r3, [r7, #6]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e07a      	b.n	8003970 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003880:	2b01      	cmp	r3, #1
 8003882:	d101      	bne.n	8003888 <HAL_UART_Transmit+0x38>
 8003884:	2302      	movs	r3, #2
 8003886:	e073      	b.n	8003970 <HAL_UART_Transmit+0x120>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	2221      	movs	r2, #33	; 0x21
 800389c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800389e:	f7fe f805 	bl	80018ac <HAL_GetTick>
 80038a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	88fa      	ldrh	r2, [r7, #6]
 80038a8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	88fa      	ldrh	r2, [r7, #6]
 80038b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038bc:	d108      	bne.n	80038d0 <HAL_UART_Transmit+0x80>
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d104      	bne.n	80038d0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80038c6:	2300      	movs	r3, #0
 80038c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	61bb      	str	r3, [r7, #24]
 80038ce:	e003      	b.n	80038d8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038d4:	2300      	movs	r3, #0
 80038d6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80038e0:	e02d      	b.n	800393e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	9300      	str	r3, [sp, #0]
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2200      	movs	r2, #0
 80038ea:	2180      	movs	r1, #128	; 0x80
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 feb2 	bl	8004656 <UART_WaitOnFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e039      	b.n	8003970 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10b      	bne.n	800391a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	881a      	ldrh	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800390e:	b292      	uxth	r2, r2
 8003910:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	3302      	adds	r3, #2
 8003916:	61bb      	str	r3, [r7, #24]
 8003918:	e008      	b.n	800392c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800391a:	69fb      	ldr	r3, [r7, #28]
 800391c:	781a      	ldrb	r2, [r3, #0]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	b292      	uxth	r2, r2
 8003924:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003926:	69fb      	ldr	r3, [r7, #28]
 8003928:	3301      	adds	r3, #1
 800392a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003932:	b29b      	uxth	r3, r3
 8003934:	3b01      	subs	r3, #1
 8003936:	b29a      	uxth	r2, r3
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003944:	b29b      	uxth	r3, r3
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1cb      	bne.n	80038e2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	2200      	movs	r2, #0
 8003952:	2140      	movs	r1, #64	; 0x40
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f000 fe7e 	bl	8004656 <UART_WaitOnFlagUntilTimeout>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	e005      	b.n	8003970 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2220      	movs	r2, #32
 8003968:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800396a:	2300      	movs	r3, #0
 800396c:	e000      	b.n	8003970 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800396e:	2302      	movs	r3, #2
  }
}
 8003970:	4618      	mov	r0, r3
 8003972:	3720      	adds	r7, #32
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b08a      	sub	sp, #40	; 0x28
 800397c:	af00      	add	r7, sp, #0
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	4613      	mov	r3, r2
 8003984:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800398a:	2b20      	cmp	r3, #32
 800398c:	d142      	bne.n	8003a14 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d002      	beq.n	800399a <HAL_UART_Receive_IT+0x22>
 8003994:	88fb      	ldrh	r3, [r7, #6]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d101      	bne.n	800399e <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e03b      	b.n	8003a16 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d101      	bne.n	80039ac <HAL_UART_Receive_IT+0x34>
 80039a8:	2302      	movs	r3, #2
 80039aa:	e034      	b.n	8003a16 <HAL_UART_Receive_IT+0x9e>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2200      	movs	r2, #0
 80039b8:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a18      	ldr	r2, [pc, #96]	; (8003a20 <HAL_UART_Receive_IT+0xa8>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d01f      	beq.n	8003a04 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d018      	beq.n	8003a04 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	e853 3f00 	ldrex	r3, [r3]
 80039de:	613b      	str	r3, [r7, #16]
   return(result);
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80039e6:	627b      	str	r3, [r7, #36]	; 0x24
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	461a      	mov	r2, r3
 80039ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f0:	623b      	str	r3, [r7, #32]
 80039f2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039f4:	69f9      	ldr	r1, [r7, #28]
 80039f6:	6a3a      	ldr	r2, [r7, #32]
 80039f8:	e841 2300 	strex	r3, r2, [r1]
 80039fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d1e6      	bne.n	80039d2 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a04:	88fb      	ldrh	r3, [r7, #6]
 8003a06:	461a      	mov	r2, r3
 8003a08:	68b9      	ldr	r1, [r7, #8]
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 fee8 	bl	80047e0 <UART_Start_Receive_IT>
 8003a10:	4603      	mov	r3, r0
 8003a12:	e000      	b.n	8003a16 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003a14:	2302      	movs	r3, #2
  }
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3728      	adds	r7, #40	; 0x28
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	40008000 	.word	0x40008000

08003a24 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b0ba      	sub	sp, #232	; 0xe8
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	69db      	ldr	r3, [r3, #28]
 8003a32:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003a4a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003a4e:	f640 030f 	movw	r3, #2063	; 0x80f
 8003a52:	4013      	ands	r3, r2
 8003a54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003a58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d115      	bne.n	8003a8c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a64:	f003 0320 	and.w	r3, r3, #32
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00f      	beq.n	8003a8c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a70:	f003 0320 	and.w	r3, r3, #32
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d009      	beq.n	8003a8c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	f000 82a6 	beq.w	8003fce <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	4798      	blx	r3
      }
      return;
 8003a8a:	e2a0      	b.n	8003fce <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003a8c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f000 8117 	beq.w	8003cc4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003a96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a9a:	f003 0301 	and.w	r3, r3, #1
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d106      	bne.n	8003ab0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003aa2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003aa6:	4b85      	ldr	r3, [pc, #532]	; (8003cbc <HAL_UART_IRQHandler+0x298>)
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	f000 810a 	beq.w	8003cc4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d011      	beq.n	8003ae0 <HAL_UART_IRQHandler+0xbc>
 8003abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00b      	beq.n	8003ae0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2201      	movs	r2, #1
 8003ace:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ad6:	f043 0201 	orr.w	r2, r3, #1
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d011      	beq.n	8003b10 <HAL_UART_IRQHandler+0xec>
 8003aec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003af0:	f003 0301 	and.w	r3, r3, #1
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00b      	beq.n	8003b10 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2202      	movs	r2, #2
 8003afe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b06:	f043 0204 	orr.w	r2, r3, #4
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b14:	f003 0304 	and.w	r3, r3, #4
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d011      	beq.n	8003b40 <HAL_UART_IRQHandler+0x11c>
 8003b1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00b      	beq.n	8003b40 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2204      	movs	r2, #4
 8003b2e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b36:	f043 0202 	orr.w	r2, r3, #2
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003b40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b44:	f003 0308 	and.w	r3, r3, #8
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d017      	beq.n	8003b7c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b50:	f003 0320 	and.w	r3, r3, #32
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d105      	bne.n	8003b64 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003b58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b5c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00b      	beq.n	8003b7c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2208      	movs	r2, #8
 8003b6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b72:	f043 0208 	orr.w	r2, r3, #8
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003b7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d012      	beq.n	8003bae <HAL_UART_IRQHandler+0x18a>
 8003b88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b8c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d00c      	beq.n	8003bae <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b9c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ba4:	f043 0220 	orr.w	r2, r3, #32
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	f000 820c 	beq.w	8003fd2 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bbe:	f003 0320 	and.w	r3, r3, #32
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00d      	beq.n	8003be2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003bc6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bca:	f003 0320 	and.w	r3, r3, #32
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003be8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bf6:	2b40      	cmp	r3, #64	; 0x40
 8003bf8:	d005      	beq.n	8003c06 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003bfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003bfe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d04f      	beq.n	8003ca6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f000 feb4 	bl	8004974 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c16:	2b40      	cmp	r3, #64	; 0x40
 8003c18:	d141      	bne.n	8003c9e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	3308      	adds	r3, #8
 8003c20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c24:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003c28:	e853 3f00 	ldrex	r3, [r3]
 8003c2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003c30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003c34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	3308      	adds	r3, #8
 8003c42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003c46:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003c4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003c52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003c56:	e841 2300 	strex	r3, r2, [r1]
 8003c5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003c5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1d9      	bne.n	8003c1a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d013      	beq.n	8003c96 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c72:	4a13      	ldr	r2, [pc, #76]	; (8003cc0 <HAL_UART_IRQHandler+0x29c>)
 8003c74:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fd ff66 	bl	8001b4c <HAL_DMA_Abort_IT>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d017      	beq.n	8003cb6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8003c90:	4610      	mov	r0, r2
 8003c92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c94:	e00f      	b.n	8003cb6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f9b0 	bl	8003ffc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c9c:	e00b      	b.n	8003cb6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 f9ac 	bl	8003ffc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca4:	e007      	b.n	8003cb6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f9a8 	bl	8003ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8003cb4:	e18d      	b.n	8003fd2 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb6:	bf00      	nop
    return;
 8003cb8:	e18b      	b.n	8003fd2 <HAL_UART_IRQHandler+0x5ae>
 8003cba:	bf00      	nop
 8003cbc:	04000120 	.word	0x04000120
 8003cc0:	08004a3b 	.word	0x08004a3b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	f040 8146 	bne.w	8003f5a <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003cce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cd2:	f003 0310 	and.w	r3, r3, #16
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 813f 	beq.w	8003f5a <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003cdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ce0:	f003 0310 	and.w	r3, r3, #16
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f000 8138 	beq.w	8003f5a <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2210      	movs	r2, #16
 8003cf0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cfc:	2b40      	cmp	r3, #64	; 0x40
 8003cfe:	f040 80b4 	bne.w	8003e6a <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d0e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f000 815f 	beq.w	8003fd6 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003d1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003d22:	429a      	cmp	r2, r3
 8003d24:	f080 8157 	bcs.w	8003fd6 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003d2e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0320 	and.w	r3, r3, #32
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f040 8085 	bne.w	8003e4e <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d50:	e853 3f00 	ldrex	r3, [r3]
 8003d54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003d58:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	461a      	mov	r2, r3
 8003d6a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003d6e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003d72:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d76:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003d7a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003d7e:	e841 2300 	strex	r3, r2, [r1]
 8003d82:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003d86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1da      	bne.n	8003d44 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	3308      	adds	r3, #8
 8003d94:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d98:	e853 3f00 	ldrex	r3, [r3]
 8003d9c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003d9e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003da0:	f023 0301 	bic.w	r3, r3, #1
 8003da4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3308      	adds	r3, #8
 8003dae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003db2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003db6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003dba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003dbe:	e841 2300 	strex	r3, r2, [r1]
 8003dc2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003dc4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1e1      	bne.n	8003d8e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	3308      	adds	r3, #8
 8003dd0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003dd4:	e853 3f00 	ldrex	r3, [r3]
 8003dd8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003dda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ddc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003de0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	3308      	adds	r3, #8
 8003dea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003dee:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003df0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003df4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003df6:	e841 2300 	strex	r3, r2, [r1]
 8003dfa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003dfc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1e3      	bne.n	8003dca <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2220      	movs	r2, #32
 8003e06:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e16:	e853 3f00 	ldrex	r3, [r3]
 8003e1a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003e1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e1e:	f023 0310 	bic.w	r3, r3, #16
 8003e22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003e30:	65bb      	str	r3, [r7, #88]	; 0x58
 8003e32:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e34:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003e36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003e38:	e841 2300 	strex	r3, r2, [r1]
 8003e3c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1e4      	bne.n	8003e0e <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f7fd fe41 	bl	8001ad0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	4619      	mov	r1, r3
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 f8d4 	bl	8004010 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e68:	e0b5      	b.n	8003fd6 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	f000 80a7 	beq.w	8003fda <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8003e8c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 80a2 	beq.w	8003fda <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e9e:	e853 3f00 	ldrex	r3, [r3]
 8003ea2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003ea4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ea6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003eaa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003eb8:	647b      	str	r3, [r7, #68]	; 0x44
 8003eba:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ebc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003ebe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ec0:	e841 2300 	strex	r3, r2, [r1]
 8003ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003ec6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d1e4      	bne.n	8003e96 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	3308      	adds	r3, #8
 8003ed2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed6:	e853 3f00 	ldrex	r3, [r3]
 8003eda:	623b      	str	r3, [r7, #32]
   return(result);
 8003edc:	6a3b      	ldr	r3, [r7, #32]
 8003ede:	f023 0301 	bic.w	r3, r3, #1
 8003ee2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	3308      	adds	r3, #8
 8003eec:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003ef0:	633a      	str	r2, [r7, #48]	; 0x30
 8003ef2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ef4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ef6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ef8:	e841 2300 	strex	r3, r2, [r1]
 8003efc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1e3      	bne.n	8003ecc <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2220      	movs	r2, #32
 8003f08:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	e853 3f00 	ldrex	r3, [r3]
 8003f22:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f023 0310 	bic.w	r3, r3, #16
 8003f2a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	461a      	mov	r2, r3
 8003f34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f38:	61fb      	str	r3, [r7, #28]
 8003f3a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3c:	69b9      	ldr	r1, [r7, #24]
 8003f3e:	69fa      	ldr	r2, [r7, #28]
 8003f40:	e841 2300 	strex	r3, r2, [r1]
 8003f44:	617b      	str	r3, [r7, #20]
   return(result);
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1e4      	bne.n	8003f16 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f50:	4619      	mov	r1, r3
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f000 f85c 	bl	8004010 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f58:	e03f      	b.n	8003fda <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00e      	beq.n	8003f84 <HAL_UART_IRQHandler+0x560>
 8003f66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003f6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d008      	beq.n	8003f84 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003f7a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 fefc 	bl	8004d7a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f82:	e02d      	b.n	8003fe0 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d00e      	beq.n	8003fae <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d008      	beq.n	8003fae <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d01c      	beq.n	8003fde <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	4798      	blx	r3
    }
    return;
 8003fac:	e017      	b.n	8003fde <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003fae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d012      	beq.n	8003fe0 <HAL_UART_IRQHandler+0x5bc>
 8003fba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00c      	beq.n	8003fe0 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 fd4d 	bl	8004a66 <UART_EndTransmit_IT>
    return;
 8003fcc:	e008      	b.n	8003fe0 <HAL_UART_IRQHandler+0x5bc>
      return;
 8003fce:	bf00      	nop
 8003fd0:	e006      	b.n	8003fe0 <HAL_UART_IRQHandler+0x5bc>
    return;
 8003fd2:	bf00      	nop
 8003fd4:	e004      	b.n	8003fe0 <HAL_UART_IRQHandler+0x5bc>
      return;
 8003fd6:	bf00      	nop
 8003fd8:	e002      	b.n	8003fe0 <HAL_UART_IRQHandler+0x5bc>
      return;
 8003fda:	bf00      	nop
 8003fdc:	e000      	b.n	8003fe0 <HAL_UART_IRQHandler+0x5bc>
    return;
 8003fde:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8003fe0:	37e8      	adds	r7, #232	; 0xe8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop

08003fe8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	460b      	mov	r3, r1
 800401a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800401c:	bf00      	nop
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr

08004028 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800402c:	b08a      	sub	sp, #40	; 0x28
 800402e:	af00      	add	r7, sp, #0
 8004030:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004032:	2300      	movs	r3, #0
 8004034:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	689a      	ldr	r2, [r3, #8]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	691b      	ldr	r3, [r3, #16]
 8004040:	431a      	orrs	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	431a      	orrs	r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	69db      	ldr	r3, [r3, #28]
 800404c:	4313      	orrs	r3, r2
 800404e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681a      	ldr	r2, [r3, #0]
 8004056:	4bb4      	ldr	r3, [pc, #720]	; (8004328 <UART_SetConfig+0x300>)
 8004058:	4013      	ands	r3, r2
 800405a:	68fa      	ldr	r2, [r7, #12]
 800405c:	6812      	ldr	r2, [r2, #0]
 800405e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004060:	430b      	orrs	r3, r1
 8004062:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	68da      	ldr	r2, [r3, #12]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	430a      	orrs	r2, r1
 8004078:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4aa9      	ldr	r2, [pc, #676]	; (800432c <UART_SetConfig+0x304>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d004      	beq.n	8004094 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6a1b      	ldr	r3, [r3, #32]
 800408e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004090:	4313      	orrs	r3, r2
 8004092:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040a4:	430a      	orrs	r2, r1
 80040a6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4aa0      	ldr	r2, [pc, #640]	; (8004330 <UART_SetConfig+0x308>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d126      	bne.n	8004100 <UART_SetConfig+0xd8>
 80040b2:	4ba0      	ldr	r3, [pc, #640]	; (8004334 <UART_SetConfig+0x30c>)
 80040b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b8:	f003 0303 	and.w	r3, r3, #3
 80040bc:	2b03      	cmp	r3, #3
 80040be:	d81b      	bhi.n	80040f8 <UART_SetConfig+0xd0>
 80040c0:	a201      	add	r2, pc, #4	; (adr r2, 80040c8 <UART_SetConfig+0xa0>)
 80040c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c6:	bf00      	nop
 80040c8:	080040d9 	.word	0x080040d9
 80040cc:	080040e9 	.word	0x080040e9
 80040d0:	080040e1 	.word	0x080040e1
 80040d4:	080040f1 	.word	0x080040f1
 80040d8:	2301      	movs	r3, #1
 80040da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040de:	e080      	b.n	80041e2 <UART_SetConfig+0x1ba>
 80040e0:	2302      	movs	r3, #2
 80040e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040e6:	e07c      	b.n	80041e2 <UART_SetConfig+0x1ba>
 80040e8:	2304      	movs	r3, #4
 80040ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040ee:	e078      	b.n	80041e2 <UART_SetConfig+0x1ba>
 80040f0:	2308      	movs	r3, #8
 80040f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040f6:	e074      	b.n	80041e2 <UART_SetConfig+0x1ba>
 80040f8:	2310      	movs	r3, #16
 80040fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80040fe:	e070      	b.n	80041e2 <UART_SetConfig+0x1ba>
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a8c      	ldr	r2, [pc, #560]	; (8004338 <UART_SetConfig+0x310>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d138      	bne.n	800417c <UART_SetConfig+0x154>
 800410a:	4b8a      	ldr	r3, [pc, #552]	; (8004334 <UART_SetConfig+0x30c>)
 800410c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004110:	f003 030c 	and.w	r3, r3, #12
 8004114:	2b0c      	cmp	r3, #12
 8004116:	d82d      	bhi.n	8004174 <UART_SetConfig+0x14c>
 8004118:	a201      	add	r2, pc, #4	; (adr r2, 8004120 <UART_SetConfig+0xf8>)
 800411a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411e:	bf00      	nop
 8004120:	08004155 	.word	0x08004155
 8004124:	08004175 	.word	0x08004175
 8004128:	08004175 	.word	0x08004175
 800412c:	08004175 	.word	0x08004175
 8004130:	08004165 	.word	0x08004165
 8004134:	08004175 	.word	0x08004175
 8004138:	08004175 	.word	0x08004175
 800413c:	08004175 	.word	0x08004175
 8004140:	0800415d 	.word	0x0800415d
 8004144:	08004175 	.word	0x08004175
 8004148:	08004175 	.word	0x08004175
 800414c:	08004175 	.word	0x08004175
 8004150:	0800416d 	.word	0x0800416d
 8004154:	2300      	movs	r3, #0
 8004156:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800415a:	e042      	b.n	80041e2 <UART_SetConfig+0x1ba>
 800415c:	2302      	movs	r3, #2
 800415e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004162:	e03e      	b.n	80041e2 <UART_SetConfig+0x1ba>
 8004164:	2304      	movs	r3, #4
 8004166:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800416a:	e03a      	b.n	80041e2 <UART_SetConfig+0x1ba>
 800416c:	2308      	movs	r3, #8
 800416e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004172:	e036      	b.n	80041e2 <UART_SetConfig+0x1ba>
 8004174:	2310      	movs	r3, #16
 8004176:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800417a:	e032      	b.n	80041e2 <UART_SetConfig+0x1ba>
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a6a      	ldr	r2, [pc, #424]	; (800432c <UART_SetConfig+0x304>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d12a      	bne.n	80041dc <UART_SetConfig+0x1b4>
 8004186:	4b6b      	ldr	r3, [pc, #428]	; (8004334 <UART_SetConfig+0x30c>)
 8004188:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800418c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004190:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004194:	d01a      	beq.n	80041cc <UART_SetConfig+0x1a4>
 8004196:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800419a:	d81b      	bhi.n	80041d4 <UART_SetConfig+0x1ac>
 800419c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041a0:	d00c      	beq.n	80041bc <UART_SetConfig+0x194>
 80041a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041a6:	d815      	bhi.n	80041d4 <UART_SetConfig+0x1ac>
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d003      	beq.n	80041b4 <UART_SetConfig+0x18c>
 80041ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041b0:	d008      	beq.n	80041c4 <UART_SetConfig+0x19c>
 80041b2:	e00f      	b.n	80041d4 <UART_SetConfig+0x1ac>
 80041b4:	2300      	movs	r3, #0
 80041b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041ba:	e012      	b.n	80041e2 <UART_SetConfig+0x1ba>
 80041bc:	2302      	movs	r3, #2
 80041be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041c2:	e00e      	b.n	80041e2 <UART_SetConfig+0x1ba>
 80041c4:	2304      	movs	r3, #4
 80041c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041ca:	e00a      	b.n	80041e2 <UART_SetConfig+0x1ba>
 80041cc:	2308      	movs	r3, #8
 80041ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041d2:	e006      	b.n	80041e2 <UART_SetConfig+0x1ba>
 80041d4:	2310      	movs	r3, #16
 80041d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80041da:	e002      	b.n	80041e2 <UART_SetConfig+0x1ba>
 80041dc:	2310      	movs	r3, #16
 80041de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a51      	ldr	r2, [pc, #324]	; (800432c <UART_SetConfig+0x304>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d17a      	bne.n	80042e2 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80041ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80041f0:	2b08      	cmp	r3, #8
 80041f2:	d824      	bhi.n	800423e <UART_SetConfig+0x216>
 80041f4:	a201      	add	r2, pc, #4	; (adr r2, 80041fc <UART_SetConfig+0x1d4>)
 80041f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041fa:	bf00      	nop
 80041fc:	08004221 	.word	0x08004221
 8004200:	0800423f 	.word	0x0800423f
 8004204:	08004229 	.word	0x08004229
 8004208:	0800423f 	.word	0x0800423f
 800420c:	0800422f 	.word	0x0800422f
 8004210:	0800423f 	.word	0x0800423f
 8004214:	0800423f 	.word	0x0800423f
 8004218:	0800423f 	.word	0x0800423f
 800421c:	08004237 	.word	0x08004237
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004220:	f7fe fc92 	bl	8002b48 <HAL_RCC_GetPCLK1Freq>
 8004224:	61f8      	str	r0, [r7, #28]
        break;
 8004226:	e010      	b.n	800424a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004228:	4b44      	ldr	r3, [pc, #272]	; (800433c <UART_SetConfig+0x314>)
 800422a:	61fb      	str	r3, [r7, #28]
        break;
 800422c:	e00d      	b.n	800424a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800422e:	f7fe fbf3 	bl	8002a18 <HAL_RCC_GetSysClockFreq>
 8004232:	61f8      	str	r0, [r7, #28]
        break;
 8004234:	e009      	b.n	800424a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004236:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800423a:	61fb      	str	r3, [r7, #28]
        break;
 800423c:	e005      	b.n	800424a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004248:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800424a:	69fb      	ldr	r3, [r7, #28]
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 8107 	beq.w	8004460 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	4613      	mov	r3, r2
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	4413      	add	r3, r2
 800425c:	69fa      	ldr	r2, [r7, #28]
 800425e:	429a      	cmp	r2, r3
 8004260:	d305      	bcc.n	800426e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004268:	69fa      	ldr	r2, [r7, #28]
 800426a:	429a      	cmp	r2, r3
 800426c:	d903      	bls.n	8004276 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004274:	e0f4      	b.n	8004460 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	2200      	movs	r2, #0
 800427a:	461c      	mov	r4, r3
 800427c:	4615      	mov	r5, r2
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	022b      	lsls	r3, r5, #8
 8004288:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800428c:	0222      	lsls	r2, r4, #8
 800428e:	68f9      	ldr	r1, [r7, #12]
 8004290:	6849      	ldr	r1, [r1, #4]
 8004292:	0849      	lsrs	r1, r1, #1
 8004294:	2000      	movs	r0, #0
 8004296:	4688      	mov	r8, r1
 8004298:	4681      	mov	r9, r0
 800429a:	eb12 0a08 	adds.w	sl, r2, r8
 800429e:	eb43 0b09 	adc.w	fp, r3, r9
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	603b      	str	r3, [r7, #0]
 80042aa:	607a      	str	r2, [r7, #4]
 80042ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80042b0:	4650      	mov	r0, sl
 80042b2:	4659      	mov	r1, fp
 80042b4:	f7fc fc78 	bl	8000ba8 <__aeabi_uldivmod>
 80042b8:	4602      	mov	r2, r0
 80042ba:	460b      	mov	r3, r1
 80042bc:	4613      	mov	r3, r2
 80042be:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80042c0:	69bb      	ldr	r3, [r7, #24]
 80042c2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80042c6:	d308      	bcc.n	80042da <UART_SetConfig+0x2b2>
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80042ce:	d204      	bcs.n	80042da <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	60da      	str	r2, [r3, #12]
 80042d8:	e0c2      	b.n	8004460 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80042e0:	e0be      	b.n	8004460 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	69db      	ldr	r3, [r3, #28]
 80042e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042ea:	d16a      	bne.n	80043c2 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80042ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d834      	bhi.n	800435e <UART_SetConfig+0x336>
 80042f4:	a201      	add	r2, pc, #4	; (adr r2, 80042fc <UART_SetConfig+0x2d4>)
 80042f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fa:	bf00      	nop
 80042fc:	08004321 	.word	0x08004321
 8004300:	08004341 	.word	0x08004341
 8004304:	08004349 	.word	0x08004349
 8004308:	0800435f 	.word	0x0800435f
 800430c:	0800434f 	.word	0x0800434f
 8004310:	0800435f 	.word	0x0800435f
 8004314:	0800435f 	.word	0x0800435f
 8004318:	0800435f 	.word	0x0800435f
 800431c:	08004357 	.word	0x08004357
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004320:	f7fe fc12 	bl	8002b48 <HAL_RCC_GetPCLK1Freq>
 8004324:	61f8      	str	r0, [r7, #28]
        break;
 8004326:	e020      	b.n	800436a <UART_SetConfig+0x342>
 8004328:	efff69f3 	.word	0xefff69f3
 800432c:	40008000 	.word	0x40008000
 8004330:	40013800 	.word	0x40013800
 8004334:	40021000 	.word	0x40021000
 8004338:	40004400 	.word	0x40004400
 800433c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004340:	f7fe fc18 	bl	8002b74 <HAL_RCC_GetPCLK2Freq>
 8004344:	61f8      	str	r0, [r7, #28]
        break;
 8004346:	e010      	b.n	800436a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004348:	4b4c      	ldr	r3, [pc, #304]	; (800447c <UART_SetConfig+0x454>)
 800434a:	61fb      	str	r3, [r7, #28]
        break;
 800434c:	e00d      	b.n	800436a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800434e:	f7fe fb63 	bl	8002a18 <HAL_RCC_GetSysClockFreq>
 8004352:	61f8      	str	r0, [r7, #28]
        break;
 8004354:	e009      	b.n	800436a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004356:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800435a:	61fb      	str	r3, [r7, #28]
        break;
 800435c:	e005      	b.n	800436a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800435e:	2300      	movs	r3, #0
 8004360:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004368:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d077      	beq.n	8004460 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	005a      	lsls	r2, r3, #1
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	085b      	lsrs	r3, r3, #1
 800437a:	441a      	add	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	fbb2 f3f3 	udiv	r3, r2, r3
 8004384:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	2b0f      	cmp	r3, #15
 800438a:	d916      	bls.n	80043ba <UART_SetConfig+0x392>
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004392:	d212      	bcs.n	80043ba <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	b29b      	uxth	r3, r3
 8004398:	f023 030f 	bic.w	r3, r3, #15
 800439c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	085b      	lsrs	r3, r3, #1
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	f003 0307 	and.w	r3, r3, #7
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	8afb      	ldrh	r3, [r7, #22]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	8afa      	ldrh	r2, [r7, #22]
 80043b6:	60da      	str	r2, [r3, #12]
 80043b8:	e052      	b.n	8004460 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80043c0:	e04e      	b.n	8004460 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	d827      	bhi.n	800441a <UART_SetConfig+0x3f2>
 80043ca:	a201      	add	r2, pc, #4	; (adr r2, 80043d0 <UART_SetConfig+0x3a8>)
 80043cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d0:	080043f5 	.word	0x080043f5
 80043d4:	080043fd 	.word	0x080043fd
 80043d8:	08004405 	.word	0x08004405
 80043dc:	0800441b 	.word	0x0800441b
 80043e0:	0800440b 	.word	0x0800440b
 80043e4:	0800441b 	.word	0x0800441b
 80043e8:	0800441b 	.word	0x0800441b
 80043ec:	0800441b 	.word	0x0800441b
 80043f0:	08004413 	.word	0x08004413
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043f4:	f7fe fba8 	bl	8002b48 <HAL_RCC_GetPCLK1Freq>
 80043f8:	61f8      	str	r0, [r7, #28]
        break;
 80043fa:	e014      	b.n	8004426 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043fc:	f7fe fbba 	bl	8002b74 <HAL_RCC_GetPCLK2Freq>
 8004400:	61f8      	str	r0, [r7, #28]
        break;
 8004402:	e010      	b.n	8004426 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004404:	4b1d      	ldr	r3, [pc, #116]	; (800447c <UART_SetConfig+0x454>)
 8004406:	61fb      	str	r3, [r7, #28]
        break;
 8004408:	e00d      	b.n	8004426 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800440a:	f7fe fb05 	bl	8002a18 <HAL_RCC_GetSysClockFreq>
 800440e:	61f8      	str	r0, [r7, #28]
        break;
 8004410:	e009      	b.n	8004426 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004412:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004416:	61fb      	str	r3, [r7, #28]
        break;
 8004418:	e005      	b.n	8004426 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800441a:	2300      	movs	r3, #0
 800441c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004424:	bf00      	nop
    }

    if (pclk != 0U)
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d019      	beq.n	8004460 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	085a      	lsrs	r2, r3, #1
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	441a      	add	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	fbb2 f3f3 	udiv	r3, r2, r3
 800443e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004440:	69bb      	ldr	r3, [r7, #24]
 8004442:	2b0f      	cmp	r3, #15
 8004444:	d909      	bls.n	800445a <UART_SetConfig+0x432>
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800444c:	d205      	bcs.n	800445a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	b29a      	uxth	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	60da      	str	r2, [r3, #12]
 8004458:	e002      	b.n	8004460 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2200      	movs	r2, #0
 8004464:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800446c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004470:	4618      	mov	r0, r3
 8004472:	3728      	adds	r7, #40	; 0x28
 8004474:	46bd      	mov	sp, r7
 8004476:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800447a:	bf00      	nop
 800447c:	00f42400 	.word	0x00f42400

08004480 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004480:	b480      	push	{r7}
 8004482:	b083      	sub	sp, #12
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448c:	f003 0301 	and.w	r3, r3, #1
 8004490:	2b00      	cmp	r3, #0
 8004492:	d00a      	beq.n	80044aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ae:	f003 0302 	and.w	r3, r3, #2
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00a      	beq.n	80044cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	430a      	orrs	r2, r1
 80044ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00a      	beq.n	80044ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	430a      	orrs	r2, r1
 80044ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f2:	f003 0308 	and.w	r3, r3, #8
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00a      	beq.n	8004510 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004514:	f003 0310 	and.w	r3, r3, #16
 8004518:	2b00      	cmp	r3, #0
 800451a:	d00a      	beq.n	8004532 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	430a      	orrs	r2, r1
 8004530:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004536:	f003 0320 	and.w	r3, r3, #32
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00a      	beq.n	8004554 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	430a      	orrs	r2, r1
 8004552:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455c:	2b00      	cmp	r3, #0
 800455e:	d01a      	beq.n	8004596 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	430a      	orrs	r2, r1
 8004574:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800457e:	d10a      	bne.n	8004596 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	430a      	orrs	r2, r1
 8004594:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00a      	beq.n	80045b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	685b      	ldr	r3, [r3, #4]
 80045a8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	430a      	orrs	r2, r1
 80045b6:	605a      	str	r2, [r3, #4]
  }
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af02      	add	r7, sp, #8
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80045d4:	f7fd f96a 	bl	80018ac <HAL_GetTick>
 80045d8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0308 	and.w	r3, r3, #8
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d10e      	bne.n	8004606 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f82d 	bl	8004656 <UART_WaitOnFlagUntilTimeout>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d001      	beq.n	8004606 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004602:	2303      	movs	r3, #3
 8004604:	e023      	b.n	800464e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f003 0304 	and.w	r3, r3, #4
 8004610:	2b04      	cmp	r3, #4
 8004612:	d10e      	bne.n	8004632 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004614:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004618:	9300      	str	r3, [sp, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	2200      	movs	r2, #0
 800461e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f000 f817 	bl	8004656 <UART_WaitOnFlagUntilTimeout>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e00d      	b.n	800464e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2220      	movs	r2, #32
 8004636:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2220      	movs	r2, #32
 800463c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b09c      	sub	sp, #112	; 0x70
 800465a:	af00      	add	r7, sp, #0
 800465c:	60f8      	str	r0, [r7, #12]
 800465e:	60b9      	str	r1, [r7, #8]
 8004660:	603b      	str	r3, [r7, #0]
 8004662:	4613      	mov	r3, r2
 8004664:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004666:	e0a5      	b.n	80047b4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004668:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800466a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466e:	f000 80a1 	beq.w	80047b4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004672:	f7fd f91b 	bl	80018ac <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800467e:	429a      	cmp	r2, r3
 8004680:	d302      	bcc.n	8004688 <UART_WaitOnFlagUntilTimeout+0x32>
 8004682:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004684:	2b00      	cmp	r3, #0
 8004686:	d13e      	bne.n	8004706 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004690:	e853 3f00 	ldrex	r3, [r3]
 8004694:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004696:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004698:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800469c:	667b      	str	r3, [r7, #100]	; 0x64
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80046a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046a8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80046ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80046ae:	e841 2300 	strex	r3, r2, [r1]
 80046b2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80046b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1e6      	bne.n	8004688 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	3308      	adds	r3, #8
 80046c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046c4:	e853 3f00 	ldrex	r3, [r3]
 80046c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80046ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046cc:	f023 0301 	bic.w	r3, r3, #1
 80046d0:	663b      	str	r3, [r7, #96]	; 0x60
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	3308      	adds	r3, #8
 80046d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80046da:	64ba      	str	r2, [r7, #72]	; 0x48
 80046dc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80046e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80046e2:	e841 2300 	strex	r3, r2, [r1]
 80046e6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80046e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1e5      	bne.n	80046ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2220      	movs	r2, #32
 80046f2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2220      	movs	r2, #32
 80046f8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e067      	b.n	80047d6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	2b00      	cmp	r3, #0
 8004712:	d04f      	beq.n	80047b4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800471e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004722:	d147      	bne.n	80047b4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800472c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004736:	e853 3f00 	ldrex	r3, [r3]
 800473a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800473c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004742:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	461a      	mov	r2, r3
 800474a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800474c:	637b      	str	r3, [r7, #52]	; 0x34
 800474e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004750:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004752:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004754:	e841 2300 	strex	r3, r2, [r1]
 8004758:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800475a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800475c:	2b00      	cmp	r3, #0
 800475e:	d1e6      	bne.n	800472e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	3308      	adds	r3, #8
 8004766:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004768:	697b      	ldr	r3, [r7, #20]
 800476a:	e853 3f00 	ldrex	r3, [r3]
 800476e:	613b      	str	r3, [r7, #16]
   return(result);
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	f023 0301 	bic.w	r3, r3, #1
 8004776:	66bb      	str	r3, [r7, #104]	; 0x68
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	3308      	adds	r3, #8
 800477e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004780:	623a      	str	r2, [r7, #32]
 8004782:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004784:	69f9      	ldr	r1, [r7, #28]
 8004786:	6a3a      	ldr	r2, [r7, #32]
 8004788:	e841 2300 	strex	r3, r2, [r1]
 800478c:	61bb      	str	r3, [r7, #24]
   return(result);
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1e5      	bne.n	8004760 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2220      	movs	r2, #32
 8004798:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2220      	movs	r2, #32
 800479e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2220      	movs	r2, #32
 80047a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e010      	b.n	80047d6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	69da      	ldr	r2, [r3, #28]
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	4013      	ands	r3, r2
 80047be:	68ba      	ldr	r2, [r7, #8]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	bf0c      	ite	eq
 80047c4:	2301      	moveq	r3, #1
 80047c6:	2300      	movne	r3, #0
 80047c8:	b2db      	uxtb	r3, r3
 80047ca:	461a      	mov	r2, r3
 80047cc:	79fb      	ldrb	r3, [r7, #7]
 80047ce:	429a      	cmp	r2, r3
 80047d0:	f43f af4a 	beq.w	8004668 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3770      	adds	r7, #112	; 0x70
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
	...

080047e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b097      	sub	sp, #92	; 0x5c
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	4613      	mov	r3, r2
 80047ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	88fa      	ldrh	r2, [r7, #6]
 80047f8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	88fa      	ldrh	r2, [r7, #6]
 8004800:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2200      	movs	r2, #0
 8004808:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004812:	d10e      	bne.n	8004832 <UART_Start_Receive_IT+0x52>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d105      	bne.n	8004828 <UART_Start_Receive_IT+0x48>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004822:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004826:	e02d      	b.n	8004884 <UART_Start_Receive_IT+0xa4>
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	22ff      	movs	r2, #255	; 0xff
 800482c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004830:	e028      	b.n	8004884 <UART_Start_Receive_IT+0xa4>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d10d      	bne.n	8004856 <UART_Start_Receive_IT+0x76>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	691b      	ldr	r3, [r3, #16]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d104      	bne.n	800484c <UART_Start_Receive_IT+0x6c>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	22ff      	movs	r2, #255	; 0xff
 8004846:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800484a:	e01b      	b.n	8004884 <UART_Start_Receive_IT+0xa4>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	227f      	movs	r2, #127	; 0x7f
 8004850:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004854:	e016      	b.n	8004884 <UART_Start_Receive_IT+0xa4>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800485e:	d10d      	bne.n	800487c <UART_Start_Receive_IT+0x9c>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d104      	bne.n	8004872 <UART_Start_Receive_IT+0x92>
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	227f      	movs	r2, #127	; 0x7f
 800486c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004870:	e008      	b.n	8004884 <UART_Start_Receive_IT+0xa4>
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	223f      	movs	r2, #63	; 0x3f
 8004876:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800487a:	e003      	b.n	8004884 <UART_Start_Receive_IT+0xa4>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2222      	movs	r2, #34	; 0x22
 8004890:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	3308      	adds	r3, #8
 8004898:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800489a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800489c:	e853 3f00 	ldrex	r3, [r3]
 80048a0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80048a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048a4:	f043 0301 	orr.w	r3, r3, #1
 80048a8:	657b      	str	r3, [r7, #84]	; 0x54
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	3308      	adds	r3, #8
 80048b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80048b2:	64ba      	str	r2, [r7, #72]	; 0x48
 80048b4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80048b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048ba:	e841 2300 	strex	r3, r2, [r1]
 80048be:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80048c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1e5      	bne.n	8004892 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048ce:	d107      	bne.n	80048e0 <UART_Start_Receive_IT+0x100>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d103      	bne.n	80048e0 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4a24      	ldr	r2, [pc, #144]	; (800496c <UART_Start_Receive_IT+0x18c>)
 80048dc:	665a      	str	r2, [r3, #100]	; 0x64
 80048de:	e002      	b.n	80048e6 <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	4a23      	ldr	r2, [pc, #140]	; (8004970 <UART_Start_Receive_IT+0x190>)
 80048e4:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2200      	movs	r2, #0
 80048ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d019      	beq.n	800492a <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048fe:	e853 3f00 	ldrex	r3, [r3]
 8004902:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004906:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800490a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	461a      	mov	r2, r3
 8004912:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004914:	637b      	str	r3, [r7, #52]	; 0x34
 8004916:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004918:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800491a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800491c:	e841 2300 	strex	r3, r2, [r1]
 8004920:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1e6      	bne.n	80048f6 <UART_Start_Receive_IT+0x116>
 8004928:	e018      	b.n	800495c <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	e853 3f00 	ldrex	r3, [r3]
 8004936:	613b      	str	r3, [r7, #16]
   return(result);
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	f043 0320 	orr.w	r3, r3, #32
 800493e:	653b      	str	r3, [r7, #80]	; 0x50
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	461a      	mov	r2, r3
 8004946:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004948:	623b      	str	r3, [r7, #32]
 800494a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494c:	69f9      	ldr	r1, [r7, #28]
 800494e:	6a3a      	ldr	r2, [r7, #32]
 8004950:	e841 2300 	strex	r3, r2, [r1]
 8004954:	61bb      	str	r3, [r7, #24]
   return(result);
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1e6      	bne.n	800492a <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800495c:	2300      	movs	r3, #0
}
 800495e:	4618      	mov	r0, r3
 8004960:	375c      	adds	r7, #92	; 0x5c
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	08004c1b 	.word	0x08004c1b
 8004970:	08004abb 	.word	0x08004abb

08004974 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004974:	b480      	push	{r7}
 8004976:	b095      	sub	sp, #84	; 0x54
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004982:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004984:	e853 3f00 	ldrex	r3, [r3]
 8004988:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800498a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800498c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004990:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	461a      	mov	r2, r3
 8004998:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800499a:	643b      	str	r3, [r7, #64]	; 0x40
 800499c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80049a0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80049a2:	e841 2300 	strex	r3, r2, [r1]
 80049a6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80049a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1e6      	bne.n	800497c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	3308      	adds	r3, #8
 80049b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b6:	6a3b      	ldr	r3, [r7, #32]
 80049b8:	e853 3f00 	ldrex	r3, [r3]
 80049bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	f023 0301 	bic.w	r3, r3, #1
 80049c4:	64bb      	str	r3, [r7, #72]	; 0x48
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	3308      	adds	r3, #8
 80049cc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80049d0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049d6:	e841 2300 	strex	r3, r2, [r1]
 80049da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80049dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d1e5      	bne.n	80049ae <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d118      	bne.n	8004a1c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	e853 3f00 	ldrex	r3, [r3]
 80049f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	f023 0310 	bic.w	r3, r3, #16
 80049fe:	647b      	str	r3, [r7, #68]	; 0x44
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	461a      	mov	r2, r3
 8004a06:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a08:	61bb      	str	r3, [r7, #24]
 8004a0a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a0c:	6979      	ldr	r1, [r7, #20]
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	e841 2300 	strex	r3, r2, [r1]
 8004a14:	613b      	str	r3, [r7, #16]
   return(result);
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1e6      	bne.n	80049ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004a2e:	bf00      	nop
 8004a30:	3754      	adds	r7, #84	; 0x54
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr

08004a3a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a3a:	b580      	push	{r7, lr}
 8004a3c:	b084      	sub	sp, #16
 8004a3e:	af00      	add	r7, sp, #0
 8004a40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a46:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2200      	movs	r2, #0
 8004a54:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a58:	68f8      	ldr	r0, [r7, #12]
 8004a5a:	f7ff facf 	bl	8003ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a5e:	bf00      	nop
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}

08004a66 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a66:	b580      	push	{r7, lr}
 8004a68:	b088      	sub	sp, #32
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	e853 3f00 	ldrex	r3, [r3]
 8004a7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a82:	61fb      	str	r3, [r7, #28]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	461a      	mov	r2, r3
 8004a8a:	69fb      	ldr	r3, [r7, #28]
 8004a8c:	61bb      	str	r3, [r7, #24]
 8004a8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a90:	6979      	ldr	r1, [r7, #20]
 8004a92:	69ba      	ldr	r2, [r7, #24]
 8004a94:	e841 2300 	strex	r3, r2, [r1]
 8004a98:	613b      	str	r3, [r7, #16]
   return(result);
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d1e6      	bne.n	8004a6e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f7ff fa9b 	bl	8003fe8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ab2:	bf00      	nop
 8004ab4:	3720      	adds	r7, #32
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}

08004aba <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004aba:	b580      	push	{r7, lr}
 8004abc:	b096      	sub	sp, #88	; 0x58
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004ac8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004ad0:	2b22      	cmp	r3, #34	; 0x22
 8004ad2:	f040 8094 	bne.w	8004bfe <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004adc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004ae0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8004ae4:	b2d9      	uxtb	r1, r3
 8004ae6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004aea:	b2da      	uxtb	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004af0:	400a      	ands	r2, r1
 8004af2:	b2d2      	uxtb	r2, r2
 8004af4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004afa:	1c5a      	adds	r2, r3, #1
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d179      	bne.n	8004c12 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b26:	e853 3f00 	ldrex	r3, [r3]
 8004b2a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b2e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b32:	653b      	str	r3, [r7, #80]	; 0x50
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	461a      	mov	r2, r3
 8004b3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b3c:	647b      	str	r3, [r7, #68]	; 0x44
 8004b3e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b40:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b44:	e841 2300 	strex	r3, r2, [r1]
 8004b48:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1e6      	bne.n	8004b1e <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	3308      	adds	r3, #8
 8004b56:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5a:	e853 3f00 	ldrex	r3, [r3]
 8004b5e:	623b      	str	r3, [r7, #32]
   return(result);
 8004b60:	6a3b      	ldr	r3, [r7, #32]
 8004b62:	f023 0301 	bic.w	r3, r3, #1
 8004b66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	3308      	adds	r3, #8
 8004b6e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b70:	633a      	str	r2, [r7, #48]	; 0x30
 8004b72:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b74:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004b76:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b78:	e841 2300 	strex	r3, r2, [r1]
 8004b7c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1e5      	bne.n	8004b50 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2220      	movs	r2, #32
 8004b88:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d12e      	bne.n	8004bf6 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	e853 3f00 	ldrex	r3, [r3]
 8004baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f023 0310 	bic.w	r3, r3, #16
 8004bb2:	64bb      	str	r3, [r7, #72]	; 0x48
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	461a      	mov	r2, r3
 8004bba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bbc:	61fb      	str	r3, [r7, #28]
 8004bbe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc0:	69b9      	ldr	r1, [r7, #24]
 8004bc2:	69fa      	ldr	r2, [r7, #28]
 8004bc4:	e841 2300 	strex	r3, r2, [r1]
 8004bc8:	617b      	str	r3, [r7, #20]
   return(result);
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1e6      	bne.n	8004b9e <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	f003 0310 	and.w	r3, r3, #16
 8004bda:	2b10      	cmp	r3, #16
 8004bdc:	d103      	bne.n	8004be6 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2210      	movs	r2, #16
 8004be4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004bec:	4619      	mov	r1, r3
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7ff fa0e 	bl	8004010 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004bf4:	e00d      	b.n	8004c12 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7fc fde8 	bl	80017cc <HAL_UART_RxCpltCallback>
}
 8004bfc:	e009      	b.n	8004c12 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	8b1b      	ldrh	r3, [r3, #24]
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f042 0208 	orr.w	r2, r2, #8
 8004c0e:	b292      	uxth	r2, r2
 8004c10:	831a      	strh	r2, [r3, #24]
}
 8004c12:	bf00      	nop
 8004c14:	3758      	adds	r7, #88	; 0x58
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004c1a:	b580      	push	{r7, lr}
 8004c1c:	b096      	sub	sp, #88	; 0x58
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004c28:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c30:	2b22      	cmp	r3, #34	; 0x22
 8004c32:	f040 8094 	bne.w	8004d5e <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004c3c:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c44:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8004c46:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8004c4a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004c4e:	4013      	ands	r3, r2
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004c54:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c5a:	1c9a      	adds	r2, r3, #2
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d179      	bne.n	8004d72 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c86:	e853 3f00 	ldrex	r3, [r3]
 8004c8a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004c92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	461a      	mov	r2, r3
 8004c9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c9c:	643b      	str	r3, [r7, #64]	; 0x40
 8004c9e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004ca2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004ca4:	e841 2300 	strex	r3, r2, [r1]
 8004ca8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1e6      	bne.n	8004c7e <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	3308      	adds	r3, #8
 8004cb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb8:	6a3b      	ldr	r3, [r7, #32]
 8004cba:	e853 3f00 	ldrex	r3, [r3]
 8004cbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cc0:	69fb      	ldr	r3, [r7, #28]
 8004cc2:	f023 0301 	bic.w	r3, r3, #1
 8004cc6:	64bb      	str	r3, [r7, #72]	; 0x48
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3308      	adds	r3, #8
 8004cce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004cd0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004cd2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004cd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cd8:	e841 2300 	strex	r3, r2, [r1]
 8004cdc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d1e5      	bne.n	8004cb0 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d12e      	bne.n	8004d56 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	e853 3f00 	ldrex	r3, [r3]
 8004d0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	f023 0310 	bic.w	r3, r3, #16
 8004d12:	647b      	str	r3, [r7, #68]	; 0x44
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	461a      	mov	r2, r3
 8004d1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d1c:	61bb      	str	r3, [r7, #24]
 8004d1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d20:	6979      	ldr	r1, [r7, #20]
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	e841 2300 	strex	r3, r2, [r1]
 8004d28:	613b      	str	r3, [r7, #16]
   return(result);
 8004d2a:	693b      	ldr	r3, [r7, #16]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d1e6      	bne.n	8004cfe <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	f003 0310 	and.w	r3, r3, #16
 8004d3a:	2b10      	cmp	r3, #16
 8004d3c:	d103      	bne.n	8004d46 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2210      	movs	r2, #16
 8004d44:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7ff f95e 	bl	8004010 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d54:	e00d      	b.n	8004d72 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7fc fd38 	bl	80017cc <HAL_UART_RxCpltCallback>
}
 8004d5c:	e009      	b.n	8004d72 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	8b1b      	ldrh	r3, [r3, #24]
 8004d64:	b29a      	uxth	r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0208 	orr.w	r2, r2, #8
 8004d6e:	b292      	uxth	r2, r2
 8004d70:	831a      	strh	r2, [r3, #24]
}
 8004d72:	bf00      	nop
 8004d74:	3758      	adds	r7, #88	; 0x58
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004d7a:	b480      	push	{r7}
 8004d7c:	b083      	sub	sp, #12
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004d82:	bf00      	nop
 8004d84:	370c      	adds	r7, #12
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
	...

08004d90 <xbee_init>:

// Initialiser l'interface de communication avec le module XBee
// Return 0 if ok,
//		  1 if else
uint8_t xbee_init(UART_HandleTypeDef* uartHandle)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	73fb      	strb	r3, [r7, #15]

	PRINT("Init xbeeSerial...");
 8004d9c:	4825      	ldr	r0, [pc, #148]	; (8004e34 <xbee_init+0xa4>)
 8004d9e:	f7fc f99b 	bl	80010d8 <PRINT>
	xbeeSerial_Init(uartHandle);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 fa70 	bl	8005288 <xbeeSerial_Init>

	enteringCmdMode = 0;
 8004da8:	4b23      	ldr	r3, [pc, #140]	; (8004e38 <xbee_init+0xa8>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	701a      	strb	r2, [r3, #0]
	_ResetFrame();
 8004dae:	f000 fa21 	bl	80051f4 <_ResetFrame>

	_EnterCmdMode();
 8004db2:	f000 f9b9 	bl	8005128 <_EnterCmdMode>

	if(ret != 0)
 8004db6:	7bfb      	ldrb	r3, [r7, #15]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d001      	beq.n	8004dc0 <xbee_init+0x30>
		return ret;
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
 8004dbe:	e035      	b.n	8004e2c <xbee_init+0x9c>

	// Configuration PAN ID
	xbee_send_at_command("ID", "30");
 8004dc0:	491e      	ldr	r1, [pc, #120]	; (8004e3c <xbee_init+0xac>)
 8004dc2:	481f      	ldr	r0, [pc, #124]	; (8004e40 <xbee_init+0xb0>)
 8004dc4:	f000 f860 	bl	8004e88 <xbee_send_at_command>
	ret = xbee_wait_for_AT_response();
 8004dc8:	f000 f8d8 	bl	8004f7c <xbee_wait_for_AT_response>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	73fb      	strb	r3, [r7, #15]
	_processStatus(ret);
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 fa36 	bl	8005244 <_processStatus>
	if(ret != 0)
 8004dd8:	7bfb      	ldrb	r3, [r7, #15]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <xbee_init+0x52>
		return ret;
 8004dde:	7bfb      	ldrb	r3, [r7, #15]
 8004de0:	e024      	b.n	8004e2c <xbee_init+0x9c>

	// Configuration adresse de destination du second module XBee
	xbee_send_at_command("DH", "13A200");
 8004de2:	4918      	ldr	r1, [pc, #96]	; (8004e44 <xbee_init+0xb4>)
 8004de4:	4818      	ldr	r0, [pc, #96]	; (8004e48 <xbee_init+0xb8>)
 8004de6:	f000 f84f 	bl	8004e88 <xbee_send_at_command>
	ret = xbee_wait_for_AT_response();
 8004dea:	f000 f8c7 	bl	8004f7c <xbee_wait_for_AT_response>
 8004dee:	4603      	mov	r3, r0
 8004df0:	73fb      	strb	r3, [r7, #15]
	_processStatus(ret);
 8004df2:	7bfb      	ldrb	r3, [r7, #15]
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 fa25 	bl	8005244 <_processStatus>
	if(ret != 0)
 8004dfa:	7bfb      	ldrb	r3, [r7, #15]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d001      	beq.n	8004e04 <xbee_init+0x74>
		return ret;
 8004e00:	7bfb      	ldrb	r3, [r7, #15]
 8004e02:	e013      	b.n	8004e2c <xbee_init+0x9c>

	xbee_send_at_command("DL", "420D3B79");
 8004e04:	4911      	ldr	r1, [pc, #68]	; (8004e4c <xbee_init+0xbc>)
 8004e06:	4812      	ldr	r0, [pc, #72]	; (8004e50 <xbee_init+0xc0>)
 8004e08:	f000 f83e 	bl	8004e88 <xbee_send_at_command>
	ret = xbee_wait_for_AT_response();
 8004e0c:	f000 f8b6 	bl	8004f7c <xbee_wait_for_AT_response>
 8004e10:	4603      	mov	r3, r0
 8004e12:	73fb      	strb	r3, [r7, #15]
	_processStatus(ret);
 8004e14:	7bfb      	ldrb	r3, [r7, #15]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f000 fa14 	bl	8005244 <_processStatus>
	if(ret != 0)
 8004e1c:	7bfb      	ldrb	r3, [r7, #15]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d001      	beq.n	8004e26 <xbee_init+0x96>
		return ret;
 8004e22:	7bfb      	ldrb	r3, [r7, #15]
 8004e24:	e002      	b.n	8004e2c <xbee_init+0x9c>

	_ExitCmdMode();
 8004e26:	f000 f9b9 	bl	800519c <_ExitCmdMode>

	return ret;
 8004e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	0800ad7c 	.word	0x0800ad7c
 8004e38:	20000dcd 	.word	0x20000dcd
 8004e3c:	0800ad90 	.word	0x0800ad90
 8004e40:	0800ad94 	.word	0x0800ad94
 8004e44:	0800ad98 	.word	0x0800ad98
 8004e48:	0800ada0 	.word	0x0800ada0
 8004e4c:	0800ada4 	.word	0x0800ada4
 8004e50:	0800adb0 	.word	0x0800adb0

08004e54 <xbee_process>:

//Main process du module xbee
//Devrait être appelé toutes les 100ms
void xbee_process(void)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
	static uint32_t startTime = 0;
	uint32_t currTime = HAL_GetTick();
 8004e5a:	f7fc fd27 	bl	80018ac <HAL_GetTick>
 8004e5e:	6078      	str	r0, [r7, #4]

	//time gate, vérifie que 1sec est passée afin d'être non-bloquant
	if( (currTime - startTime) <= 1000 )
 8004e60:	4b08      	ldr	r3, [pc, #32]	; (8004e84 <xbee_process+0x30>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	687a      	ldr	r2, [r7, #4]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e6c:	d905      	bls.n	8004e7a <xbee_process+0x26>
		return;
	else
		startTime = HAL_GetTick();
 8004e6e:	f7fc fd1d 	bl	80018ac <HAL_GetTick>
 8004e72:	4603      	mov	r3, r0
 8004e74:	4a03      	ldr	r2, [pc, #12]	; (8004e84 <xbee_process+0x30>)
 8004e76:	6013      	str	r3, [r2, #0]
 8004e78:	e000      	b.n	8004e7c <xbee_process+0x28>
		return;
 8004e7a:	bf00      	nop

//	uint8_t msg[] = "Here!\n";
//	xbee_send_data(msg, 6);
}
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	20000e38 	.word	0x20000e38

08004e88 <xbee_send_at_command>:
// Copy command to frame buffer
// User must execute 'xbee_wait_for_AT_response' to send the issued AT request
// Return 0 if ok
//		  1 if buffer overflow
uint8_t xbee_send_at_command(const char *command, const char* param)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
	if(!isCmdMode)
 8004e92:	4b35      	ldr	r3, [pc, #212]	; (8004f68 <xbee_send_at_command+0xe0>)
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <xbee_send_at_command+0x16>
		_EnterCmdMode();
 8004e9a:	f000 f945 	bl	8005128 <_EnterCmdMode>

	// add comma if daisy chained commands
	if(_size != 0)
 8004e9e:	4b33      	ldr	r3, [pc, #204]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d00f      	beq.n	8004ec6 <xbee_send_at_command+0x3e>
	{
		if(_allocateFrame(1))
 8004ea6:	2001      	movs	r0, #1
 8004ea8:	f000 f9b4 	bl	8005214 <_allocateFrame>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d001      	beq.n	8004eb6 <xbee_send_at_command+0x2e>
			return 1;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e053      	b.n	8004f5e <xbee_send_at_command+0xd6>
		_frame[_size++] = ',';
 8004eb6:	4b2d      	ldr	r3, [pc, #180]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	1c5a      	adds	r2, r3, #1
 8004ebc:	492b      	ldr	r1, [pc, #172]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004ebe:	600a      	str	r2, [r1, #0]
 8004ec0:	4a2b      	ldr	r2, [pc, #172]	; (8004f70 <xbee_send_at_command+0xe8>)
 8004ec2:	212c      	movs	r1, #44	; 0x2c
 8004ec4:	54d1      	strb	r1, [r2, r3]
	}

	if(_allocateFrame(4))
 8004ec6:	2004      	movs	r0, #4
 8004ec8:	f000 f9a4 	bl	8005214 <_allocateFrame>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d001      	beq.n	8004ed6 <xbee_send_at_command+0x4e>
		return 1;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e043      	b.n	8004f5e <xbee_send_at_command+0xd6>

	memcpy(&_frame[_size], "AT", 2);
 8004ed6:	4b25      	ldr	r3, [pc, #148]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a25      	ldr	r2, [pc, #148]	; (8004f70 <xbee_send_at_command+0xe8>)
 8004edc:	4413      	add	r3, r2
 8004ede:	2202      	movs	r2, #2
 8004ee0:	4924      	ldr	r1, [pc, #144]	; (8004f74 <xbee_send_at_command+0xec>)
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f003 f89d 	bl	8008022 <memcpy>
	_size += 2;
 8004ee8:	4b20      	ldr	r3, [pc, #128]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	3302      	adds	r3, #2
 8004eee:	4a1f      	ldr	r2, [pc, #124]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004ef0:	6013      	str	r3, [r2, #0]
	memcpy(&_frame[_size], command, 2);
 8004ef2:	4b1e      	ldr	r3, [pc, #120]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a1e      	ldr	r2, [pc, #120]	; (8004f70 <xbee_send_at_command+0xe8>)
 8004ef8:	4413      	add	r3, r2
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	8812      	ldrh	r2, [r2, #0]
 8004efe:	b292      	uxth	r2, r2
 8004f00:	801a      	strh	r2, [r3, #0]
	_size += 2;
 8004f02:	4b1a      	ldr	r3, [pc, #104]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	3302      	adds	r3, #2
 8004f08:	4a18      	ldr	r2, [pc, #96]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004f0a:	6013      	str	r3, [r2, #0]

	uint8_t i = 0;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	73fb      	strb	r3, [r7, #15]
	uint8_t currByte = param[i];
 8004f10:	7bfb      	ldrb	r3, [r7, #15]
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	4413      	add	r3, r2
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	73bb      	strb	r3, [r7, #14]
	while(currByte != '\0')
 8004f1a:	e017      	b.n	8004f4c <xbee_send_at_command+0xc4>
	{
		if(_allocateFrame(1))
 8004f1c:	2001      	movs	r0, #1
 8004f1e:	f000 f979 	bl	8005214 <_allocateFrame>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <xbee_send_at_command+0xa4>
			return 1;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e018      	b.n	8004f5e <xbee_send_at_command+0xd6>

		_frame[_size++] = currByte;
 8004f2c:	4b0f      	ldr	r3, [pc, #60]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	1c5a      	adds	r2, r3, #1
 8004f32:	490e      	ldr	r1, [pc, #56]	; (8004f6c <xbee_send_at_command+0xe4>)
 8004f34:	600a      	str	r2, [r1, #0]
 8004f36:	490e      	ldr	r1, [pc, #56]	; (8004f70 <xbee_send_at_command+0xe8>)
 8004f38:	7bba      	ldrb	r2, [r7, #14]
 8004f3a:	54ca      	strb	r2, [r1, r3]
		currByte =  param[++i];
 8004f3c:	7bfb      	ldrb	r3, [r7, #15]
 8004f3e:	3301      	adds	r3, #1
 8004f40:	73fb      	strb	r3, [r7, #15]
 8004f42:	7bfb      	ldrb	r3, [r7, #15]
 8004f44:	683a      	ldr	r2, [r7, #0]
 8004f46:	4413      	add	r3, r2
 8004f48:	781b      	ldrb	r3, [r3, #0]
 8004f4a:	73bb      	strb	r3, [r7, #14]
	while(currByte != '\0')
 8004f4c:	7bbb      	ldrb	r3, [r7, #14]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d1e4      	bne.n	8004f1c <xbee_send_at_command+0x94>
	}

	PRINT("Command issued : AT %s %s\n", command, param); //Log
 8004f52:	683a      	ldr	r2, [r7, #0]
 8004f54:	6879      	ldr	r1, [r7, #4]
 8004f56:	4808      	ldr	r0, [pc, #32]	; (8004f78 <xbee_send_at_command+0xf0>)
 8004f58:	f7fc f8be 	bl	80010d8 <PRINT>

	return 0;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	20000dcc 	.word	0x20000dcc
 8004f6c:	20000e34 	.word	0x20000e34
 8004f70:	20000dd0 	.word	0x20000dd0
 8004f74:	0800adb4 	.word	0x0800adb4
 8004f78:	0800adb8 	.word	0x0800adb8

08004f7c <xbee_wait_for_AT_response>:
// Wait for 'OK\r' response
// Return   0 if ok
//		    1 if timeout
//		    2 if response incorrect
uint8_t xbee_wait_for_AT_response(void)
{
 8004f7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f80:	b087      	sub	sp, #28
 8004f82:	af00      	add	r7, sp, #0
	uint32_t startTime, currTime;

	if(!isCmdMode)
 8004f84:	4b44      	ldr	r3, [pc, #272]	; (8005098 <xbee_wait_for_AT_response+0x11c>)
 8004f86:	781b      	ldrb	r3, [r3, #0]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d101      	bne.n	8004f90 <xbee_wait_for_AT_response+0x14>
		return 0;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	e07e      	b.n	800508e <xbee_wait_for_AT_response+0x112>

	//If in command mode
	if(!enteringCmdMode)
 8004f90:	4b42      	ldr	r3, [pc, #264]	; (800509c <xbee_wait_for_AT_response+0x120>)
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d11f      	bne.n	8004fd8 <xbee_wait_for_AT_response+0x5c>
	{
		if(_allocateFrame(1))
 8004f98:	2001      	movs	r0, #1
 8004f9a:	f000 f93b 	bl	8005214 <_allocateFrame>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d001      	beq.n	8004fa8 <xbee_wait_for_AT_response+0x2c>
			return 1;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e072      	b.n	800508e <xbee_wait_for_AT_response+0x112>

		PRINT("Sending frame  : %.*s\n", _size, _frame); //log _frame. '\r' is not printed
 8004fa8:	4b3d      	ldr	r3, [pc, #244]	; (80050a0 <xbee_wait_for_AT_response+0x124>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a3d      	ldr	r2, [pc, #244]	; (80050a4 <xbee_wait_for_AT_response+0x128>)
 8004fae:	4619      	mov	r1, r3
 8004fb0:	483d      	ldr	r0, [pc, #244]	; (80050a8 <xbee_wait_for_AT_response+0x12c>)
 8004fb2:	f7fc f891 	bl	80010d8 <PRINT>
		PRINT("...");
 8004fb6:	483d      	ldr	r0, [pc, #244]	; (80050ac <xbee_wait_for_AT_response+0x130>)
 8004fb8:	f7fc f88e 	bl	80010d8 <PRINT>
		_frame[_size++] = '\r';  //wrap up _frame
 8004fbc:	4b38      	ldr	r3, [pc, #224]	; (80050a0 <xbee_wait_for_AT_response+0x124>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	1c5a      	adds	r2, r3, #1
 8004fc2:	4937      	ldr	r1, [pc, #220]	; (80050a0 <xbee_wait_for_AT_response+0x124>)
 8004fc4:	600a      	str	r2, [r1, #0]
 8004fc6:	4a37      	ldr	r2, [pc, #220]	; (80050a4 <xbee_wait_for_AT_response+0x128>)
 8004fc8:	210d      	movs	r1, #13
 8004fca:	54d1      	strb	r1, [r2, r3]

		xbeeSerial_Transmit(_frame, _size);  //Send _frame
 8004fcc:	4b34      	ldr	r3, [pc, #208]	; (80050a0 <xbee_wait_for_AT_response+0x124>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	4834      	ldr	r0, [pc, #208]	; (80050a4 <xbee_wait_for_AT_response+0x128>)
 8004fd4:	f000 f9e2 	bl	800539c <xbeeSerial_Transmit>
	}

	//Check timeout
	startTime = HAL_GetTick();
 8004fd8:	f7fc fc68 	bl	80018ac <HAL_GetTick>
 8004fdc:	6178      	str	r0, [r7, #20]
	while(!xbeeSerial_isMessageReceived())
 8004fde:	e00c      	b.n	8004ffa <xbee_wait_for_AT_response+0x7e>
	{
		currTime = HAL_GetTick();
 8004fe0:	f7fc fc64 	bl	80018ac <HAL_GetTick>
 8004fe4:	6078      	str	r0, [r7, #4]
		//wait time over 1 second
		if((currTime - startTime) > 2000)
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	1ad3      	subs	r3, r2, r3
 8004fec:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004ff0:	d903      	bls.n	8004ffa <xbee_wait_for_AT_response+0x7e>
		{
			//Timeout, module failed to respond
			_ResetFrame();
 8004ff2:	f000 f8ff 	bl	80051f4 <_ResetFrame>
			return 1;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e049      	b.n	800508e <xbee_wait_for_AT_response+0x112>
	while(!xbeeSerial_isMessageReceived())
 8004ffa:	f000 f9e3 	bl	80053c4 <xbeeSerial_isMessageReceived>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d0ed      	beq.n	8004fe0 <xbee_wait_for_AT_response+0x64>
		}
	}

	//Get response
	uint8_t correctBuffer[3] = "OK\r";
 8005004:	4a2a      	ldr	r2, [pc, #168]	; (80050b0 <xbee_wait_for_AT_response+0x134>)
 8005006:	463b      	mov	r3, r7
 8005008:	6812      	ldr	r2, [r2, #0]
 800500a:	4611      	mov	r1, r2
 800500c:	8019      	strh	r1, [r3, #0]
 800500e:	3302      	adds	r3, #2
 8005010:	0c12      	lsrs	r2, r2, #16
 8005012:	701a      	strb	r2, [r3, #0]
	uint32_t rxBufferSize = xbeeSerial_getBufferSize();
 8005014:	f000 f9a0 	bl	8005358 <xbeeSerial_getBufferSize>
 8005018:	6138      	str	r0, [r7, #16]
	uint8_t rxBuffer[rxBufferSize];
 800501a:	6939      	ldr	r1, [r7, #16]
 800501c:	466b      	mov	r3, sp
 800501e:	461e      	mov	r6, r3
 8005020:	460b      	mov	r3, r1
 8005022:	3b01      	subs	r3, #1
 8005024:	60fb      	str	r3, [r7, #12]
 8005026:	2300      	movs	r3, #0
 8005028:	4688      	mov	r8, r1
 800502a:	4699      	mov	r9, r3
 800502c:	f04f 0200 	mov.w	r2, #0
 8005030:	f04f 0300 	mov.w	r3, #0
 8005034:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005038:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800503c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005040:	2300      	movs	r3, #0
 8005042:	460c      	mov	r4, r1
 8005044:	461d      	mov	r5, r3
 8005046:	f04f 0200 	mov.w	r2, #0
 800504a:	f04f 0300 	mov.w	r3, #0
 800504e:	00eb      	lsls	r3, r5, #3
 8005050:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005054:	00e2      	lsls	r2, r4, #3
 8005056:	1dcb      	adds	r3, r1, #7
 8005058:	08db      	lsrs	r3, r3, #3
 800505a:	00db      	lsls	r3, r3, #3
 800505c:	ebad 0d03 	sub.w	sp, sp, r3
 8005060:	466b      	mov	r3, sp
 8005062:	3300      	adds	r3, #0
 8005064:	60bb      	str	r3, [r7, #8]

	xbeeSerial_getBuffer(rxBuffer);
 8005066:	68b8      	ldr	r0, [r7, #8]
 8005068:	f000 f92e 	bl	80052c8 <xbeeSerial_getBuffer>
	if(memcmp(rxBuffer, correctBuffer, 3) != 0)
 800506c:	463b      	mov	r3, r7
 800506e:	2203      	movs	r2, #3
 8005070:	4619      	mov	r1, r3
 8005072:	68b8      	ldr	r0, [r7, #8]
 8005074:	f002 ffc5 	bl	8008002 <memcmp>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d003      	beq.n	8005086 <xbee_wait_for_AT_response+0x10a>
	{
		//Response is incorrect
		_ResetFrame();
 800507e:	f000 f8b9 	bl	80051f4 <_ResetFrame>
		return 2;
 8005082:	2302      	movs	r3, #2
 8005084:	e002      	b.n	800508c <xbee_wait_for_AT_response+0x110>
	}

	_ResetFrame();
 8005086:	f000 f8b5 	bl	80051f4 <_ResetFrame>
	return 0;
 800508a:	2300      	movs	r3, #0
 800508c:	46b5      	mov	sp, r6
}
 800508e:	4618      	mov	r0, r3
 8005090:	371c      	adds	r7, #28
 8005092:	46bd      	mov	sp, r7
 8005094:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005098:	20000dcc 	.word	0x20000dcc
 800509c:	20000dcd 	.word	0x20000dcd
 80050a0:	20000e34 	.word	0x20000e34
 80050a4:	20000dd0 	.word	0x20000dd0
 80050a8:	0800add4 	.word	0x0800add4
 80050ac:	0800adec 	.word	0x0800adec
 80050b0:	0800adf0 	.word	0x0800adf0

080050b4 <xbee_send_data>:

// Envoyer des données au module XBee en mode transparent
void xbee_send_data(const uint8_t *data, int length)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b082      	sub	sp, #8
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
	if(isCmdMode)
 80050be:	4b0c      	ldr	r3, [pc, #48]	; (80050f0 <xbee_send_data+0x3c>)
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d005      	beq.n	80050d2 <xbee_send_data+0x1e>
		_processStatus(_ExitCmdMode());
 80050c6:	f000 f869 	bl	800519c <_ExitCmdMode>
 80050ca:	4603      	mov	r3, r0
 80050cc:	4618      	mov	r0, r3
 80050ce:	f000 f8b9 	bl	8005244 <_processStatus>

	//TODO convert to ascii
	PRINT("%.s", length, data);
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	6839      	ldr	r1, [r7, #0]
 80050d6:	4807      	ldr	r0, [pc, #28]	; (80050f4 <xbee_send_data+0x40>)
 80050d8:	f7fb fffe 	bl	80010d8 <PRINT>

	xbeeSerial_Transmit(data, length); //Send to module
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	4619      	mov	r1, r3
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f000 f95b 	bl	800539c <xbeeSerial_Transmit>
}
 80050e6:	bf00      	nop
 80050e8:	3708      	adds	r7, #8
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	20000dcc 	.word	0x20000dcc
 80050f4:	0800adf4 	.word	0x0800adf4

080050f8 <xbee_byteRcvCallback>:

//Byte receive callback in transparent mode
//User should implement this
__weak void xbee_byteRcvCallback(const uint8_t byte)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	4603      	mov	r3, r0
 8005100:	71fb      	strb	r3, [r7, #7]
	PRINT("%c", byte);
 8005102:	79fb      	ldrb	r3, [r7, #7]
 8005104:	4619      	mov	r1, r3
 8005106:	4806      	ldr	r0, [pc, #24]	; (8005120 <xbee_byteRcvCallback+0x28>)
 8005108:	f7fb ffe6 	bl	80010d8 <PRINT>
	if(byte == '\r')
 800510c:	79fb      	ldrb	r3, [r7, #7]
 800510e:	2b0d      	cmp	r3, #13
 8005110:	d102      	bne.n	8005118 <xbee_byteRcvCallback+0x20>
		PRINT("\n");
 8005112:	4804      	ldr	r0, [pc, #16]	; (8005124 <xbee_byteRcvCallback+0x2c>)
 8005114:	f7fb ffe0 	bl	80010d8 <PRINT>
}
 8005118:	bf00      	nop
 800511a:	3708      	adds	r7, #8
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	0800adf8 	.word	0x0800adf8
 8005124:	0800adfc 	.word	0x0800adfc

08005128 <_EnterCmdMode>:


//Enter command mode function.
//Return 0 if OK, 1 else
uint8_t _EnterCmdMode(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
	uint8_t ret = 1;
 800512e:	2301      	movs	r3, #1
 8005130:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[3] = "+++";
 8005132:	4a16      	ldr	r2, [pc, #88]	; (800518c <_EnterCmdMode+0x64>)
 8005134:	1d3b      	adds	r3, r7, #4
 8005136:	6812      	ldr	r2, [r2, #0]
 8005138:	4611      	mov	r1, r2
 800513a:	8019      	strh	r1, [r3, #0]
 800513c:	3302      	adds	r3, #2
 800513e:	0c12      	lsrs	r2, r2, #16
 8005140:	701a      	strb	r2, [r3, #0]

	//We need to set CmdMode in order for callback to work
	//Variable is reset later if fail
	isCmdMode = 1;
 8005142:	4b13      	ldr	r3, [pc, #76]	; (8005190 <_EnterCmdMode+0x68>)
 8005144:	2201      	movs	r2, #1
 8005146:	701a      	strb	r2, [r3, #0]
	enteringCmdMode = 1;
 8005148:	4b12      	ldr	r3, [pc, #72]	; (8005194 <_EnterCmdMode+0x6c>)
 800514a:	2201      	movs	r2, #1
 800514c:	701a      	strb	r2, [r3, #0]

	xbeeSerial_Transmit(cmd, 3);
 800514e:	1d3b      	adds	r3, r7, #4
 8005150:	2103      	movs	r1, #3
 8005152:	4618      	mov	r0, r3
 8005154:	f000 f922 	bl	800539c <xbeeSerial_Transmit>
	ret = xbee_wait_for_AT_response();
 8005158:	f7ff ff10 	bl	8004f7c <xbee_wait_for_AT_response>
 800515c:	4603      	mov	r3, r0
 800515e:	71fb      	strb	r3, [r7, #7]
	_processStatus(ret);
 8005160:	79fb      	ldrb	r3, [r7, #7]
 8005162:	4618      	mov	r0, r3
 8005164:	f000 f86e 	bl	8005244 <_processStatus>
	if(ret != 0)
 8005168:	79fb      	ldrb	r3, [r7, #7]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d003      	beq.n	8005176 <_EnterCmdMode+0x4e>
		isCmdMode = 0;
 800516e:	4b08      	ldr	r3, [pc, #32]	; (8005190 <_EnterCmdMode+0x68>)
 8005170:	2200      	movs	r2, #0
 8005172:	701a      	strb	r2, [r3, #0]
 8005174:	e002      	b.n	800517c <_EnterCmdMode+0x54>
	else
		PRINT("  - CMD MODE\n");
 8005176:	4808      	ldr	r0, [pc, #32]	; (8005198 <_EnterCmdMode+0x70>)
 8005178:	f7fb ffae 	bl	80010d8 <PRINT>

	enteringCmdMode = 0;
 800517c:	4b05      	ldr	r3, [pc, #20]	; (8005194 <_EnterCmdMode+0x6c>)
 800517e:	2200      	movs	r2, #0
 8005180:	701a      	strb	r2, [r3, #0]

	return ret;
 8005182:	79fb      	ldrb	r3, [r7, #7]
}
 8005184:	4618      	mov	r0, r3
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	0800ae10 	.word	0x0800ae10
 8005190:	20000dcc 	.word	0x20000dcc
 8005194:	20000dcd 	.word	0x20000dcd
 8005198:	0800ae00 	.word	0x0800ae00

0800519c <_ExitCmdMode>:

uint8_t _ExitCmdMode(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
	uint8_t ret = 1;
 80051a2:	2301      	movs	r3, #1
 80051a4:	71fb      	strb	r3, [r7, #7]
	
	isCmdMode = 1;
 80051a6:	4b0f      	ldr	r3, [pc, #60]	; (80051e4 <_ExitCmdMode+0x48>)
 80051a8:	2201      	movs	r2, #1
 80051aa:	701a      	strb	r2, [r3, #0]

	xbee_send_at_command("CN", "");
 80051ac:	490e      	ldr	r1, [pc, #56]	; (80051e8 <_ExitCmdMode+0x4c>)
 80051ae:	480f      	ldr	r0, [pc, #60]	; (80051ec <_ExitCmdMode+0x50>)
 80051b0:	f7ff fe6a 	bl	8004e88 <xbee_send_at_command>
	ret = xbee_wait_for_AT_response();
 80051b4:	f7ff fee2 	bl	8004f7c <xbee_wait_for_AT_response>
 80051b8:	4603      	mov	r3, r0
 80051ba:	71fb      	strb	r3, [r7, #7]
	_processStatus(ret);
 80051bc:	79fb      	ldrb	r3, [r7, #7]
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 f840 	bl	8005244 <_processStatus>
	if(ret == 0)
 80051c4:	79fb      	ldrb	r3, [r7, #7]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d107      	bne.n	80051da <_ExitCmdMode+0x3e>
	{
		ret = 0;
 80051ca:	2300      	movs	r3, #0
 80051cc:	71fb      	strb	r3, [r7, #7]
		isCmdMode = 0;
 80051ce:	4b05      	ldr	r3, [pc, #20]	; (80051e4 <_ExitCmdMode+0x48>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	701a      	strb	r2, [r3, #0]
		PRINT("  - TRANSPARENT MODE\n");
 80051d4:	4806      	ldr	r0, [pc, #24]	; (80051f0 <_ExitCmdMode+0x54>)
 80051d6:	f7fb ff7f 	bl	80010d8 <PRINT>
	}

	return ret;
 80051da:	79fb      	ldrb	r3, [r7, #7]
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3708      	adds	r7, #8
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	20000dcc 	.word	0x20000dcc
 80051e8:	0800ae14 	.word	0x0800ae14
 80051ec:	0800ae18 	.word	0x0800ae18
 80051f0:	0800ae1c 	.word	0x0800ae1c

080051f4 <_ResetFrame>:

void _ResetFrame(void)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
	memset(_frame, 0, TX_FRAME_SIZE);
 80051f8:	2264      	movs	r2, #100	; 0x64
 80051fa:	2100      	movs	r1, #0
 80051fc:	4803      	ldr	r0, [pc, #12]	; (800520c <_ResetFrame+0x18>)
 80051fe:	f002 ff1e 	bl	800803e <memset>
	_size = 0;
 8005202:	4b03      	ldr	r3, [pc, #12]	; (8005210 <_ResetFrame+0x1c>)
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]
}
 8005208:	bf00      	nop
 800520a:	bd80      	pop	{r7, pc}
 800520c:	20000dd0 	.word	0x20000dd0
 8005210:	20000e34 	.word	0x20000e34

08005214 <_allocateFrame>:
//Comme on rempli le buffer de données variable,
//permet de checker que le buffer n'overflow pas.
//Return 1 if _frame overflow
//		 0 else
uint8_t _allocateFrame(uint32_t nbBytes)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 800521c:	2300      	movs	r3, #0
 800521e:	73fb      	strb	r3, [r7, #15]
	if((_size+nbBytes) > TX_FRAME_SIZE) //check size
 8005220:	4b07      	ldr	r3, [pc, #28]	; (8005240 <_allocateFrame+0x2c>)
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4413      	add	r3, r2
 8005228:	2b64      	cmp	r3, #100	; 0x64
 800522a:	d903      	bls.n	8005234 <_allocateFrame+0x20>
	{
		//buffer overflow, erase _frame and return
		_ResetFrame();
 800522c:	f7ff ffe2 	bl	80051f4 <_ResetFrame>
		ret = 1;
 8005230:	2301      	movs	r3, #1
 8005232:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8005234:	7bfb      	ldrb	r3, [r7, #15]
}
 8005236:	4618      	mov	r0, r3
 8005238:	3710      	adds	r7, #16
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	20000e34 	.word	0x20000e34

08005244 <_processStatus>:

void _processStatus(uint8_t status)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	4603      	mov	r3, r0
 800524c:	71fb      	strb	r3, [r7, #7]
	switch(status)
 800524e:	79fb      	ldrb	r3, [r7, #7]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d002      	beq.n	800525a <_processStatus+0x16>
 8005254:	2b02      	cmp	r3, #2
 8005256:	d008      	beq.n	800526a <_processStatus+0x26>
 8005258:	e003      	b.n	8005262 <_processStatus+0x1e>
	{
	case 0:
		PRINT("done\n\n");
 800525a:	4808      	ldr	r0, [pc, #32]	; (800527c <_processStatus+0x38>)
 800525c:	f7fb ff3c 	bl	80010d8 <PRINT>
		break;
 8005260:	e007      	b.n	8005272 <_processStatus+0x2e>

	default:
	case 1:
		PRINT("/!\\ Timeout, communication failed!\n");
 8005262:	4807      	ldr	r0, [pc, #28]	; (8005280 <_processStatus+0x3c>)
 8005264:	f7fb ff38 	bl	80010d8 <PRINT>
		break;
 8005268:	e003      	b.n	8005272 <_processStatus+0x2e>

	case 2:
		PRINT("/!\\ Bad response, communication failed!\n");
 800526a:	4806      	ldr	r0, [pc, #24]	; (8005284 <_processStatus+0x40>)
 800526c:	f7fb ff34 	bl	80010d8 <PRINT>
		break;
 8005270:	bf00      	nop
	}
}
 8005272:	bf00      	nop
 8005274:	3708      	adds	r7, #8
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	0800ae34 	.word	0x0800ae34
 8005280:	0800ae3c 	.word	0x0800ae3c
 8005284:	0800ae60 	.word	0x0800ae60

08005288 <xbeeSerial_Init>:
extern uint8_t isCmdMode;	//Boolean, is command mode active. Global variable
extern uint8_t enteringCmdMode;


void xbeeSerial_Init(UART_HandleTypeDef* huart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
	uart = huart;
 8005290:	4a09      	ldr	r2, [pc, #36]	; (80052b8 <xbeeSerial_Init+0x30>)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6013      	str	r3, [r2, #0]
	head = tail = rxByte = 0;
 8005296:	4b09      	ldr	r3, [pc, #36]	; (80052bc <xbeeSerial_Init+0x34>)
 8005298:	2200      	movs	r2, #0
 800529a:	701a      	strb	r2, [r3, #0]
 800529c:	4b08      	ldr	r3, [pc, #32]	; (80052c0 <xbeeSerial_Init+0x38>)
 800529e:	2200      	movs	r2, #0
 80052a0:	601a      	str	r2, [r3, #0]
 80052a2:	4b07      	ldr	r3, [pc, #28]	; (80052c0 <xbeeSerial_Init+0x38>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a07      	ldr	r2, [pc, #28]	; (80052c4 <xbeeSerial_Init+0x3c>)
 80052a8:	6013      	str	r3, [r2, #0]

	_ReceiveStart();
 80052aa:	f000 f897 	bl	80053dc <_ReceiveStart>
}
 80052ae:	bf00      	nop
 80052b0:	3708      	adds	r7, #8
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}
 80052b6:	bf00      	nop
 80052b8:	20000e3c 	.word	0x20000e3c
 80052bc:	20000e40 	.word	0x20000e40
 80052c0:	20000eac 	.word	0x20000eac
 80052c4:	20000ea8 	.word	0x20000ea8

080052c8 <xbeeSerial_getBuffer>:

/*
 * Copy received buffer to destination
 */
void xbeeSerial_getBuffer(uint8_t* destination)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
	int32_t msgSize;
	if(head < tail)
 80052d0:	4b1e      	ldr	r3, [pc, #120]	; (800534c <xbeeSerial_getBuffer+0x84>)
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	4b1e      	ldr	r3, [pc, #120]	; (8005350 <xbeeSerial_getBuffer+0x88>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	429a      	cmp	r2, r3
 80052da:	d21f      	bcs.n	800531c <xbeeSerial_getBuffer+0x54>
	{
		//message is splitted in buffer, copy in two time
		msgSize = RING_BUFFER_SIZE - tail + head;
 80052dc:	4b1b      	ldr	r3, [pc, #108]	; (800534c <xbeeSerial_getBuffer+0x84>)
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	4b1b      	ldr	r3, [pc, #108]	; (8005350 <xbeeSerial_getBuffer+0x88>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	3364      	adds	r3, #100	; 0x64
 80052e8:	60fb      	str	r3, [r7, #12]
		uint8_t halfSize = RING_BUFFER_SIZE - tail;
 80052ea:	4b19      	ldr	r3, [pc, #100]	; (8005350 <xbeeSerial_getBuffer+0x88>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 80052f4:	72fb      	strb	r3, [r7, #11]
		memcpy(destination, &ringBuffer[tail], halfSize);
 80052f6:	4b16      	ldr	r3, [pc, #88]	; (8005350 <xbeeSerial_getBuffer+0x88>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a16      	ldr	r2, [pc, #88]	; (8005354 <xbeeSerial_getBuffer+0x8c>)
 80052fc:	4413      	add	r3, r2
 80052fe:	7afa      	ldrb	r2, [r7, #11]
 8005300:	4619      	mov	r1, r3
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f002 fe8d 	bl	8008022 <memcpy>
		memcpy(&destination[halfSize], ringBuffer, head);
 8005308:	7afb      	ldrb	r3, [r7, #11]
 800530a:	687a      	ldr	r2, [r7, #4]
 800530c:	4413      	add	r3, r2
 800530e:	4a0f      	ldr	r2, [pc, #60]	; (800534c <xbeeSerial_getBuffer+0x84>)
 8005310:	6812      	ldr	r2, [r2, #0]
 8005312:	4910      	ldr	r1, [pc, #64]	; (8005354 <xbeeSerial_getBuffer+0x8c>)
 8005314:	4618      	mov	r0, r3
 8005316:	f002 fe84 	bl	8008022 <memcpy>
 800531a:	e00e      	b.n	800533a <xbeeSerial_getBuffer+0x72>
	}
	else
	{
		//Message is not splitted, regular copy
		msgSize = head - tail;
 800531c:	4b0b      	ldr	r3, [pc, #44]	; (800534c <xbeeSerial_getBuffer+0x84>)
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	4b0b      	ldr	r3, [pc, #44]	; (8005350 <xbeeSerial_getBuffer+0x88>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	60fb      	str	r3, [r7, #12]
		memcpy(destination, &ringBuffer[tail], msgSize);
 8005328:	4b09      	ldr	r3, [pc, #36]	; (8005350 <xbeeSerial_getBuffer+0x88>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a09      	ldr	r2, [pc, #36]	; (8005354 <xbeeSerial_getBuffer+0x8c>)
 800532e:	4413      	add	r3, r2
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	4619      	mov	r1, r3
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f002 fe74 	bl	8008022 <memcpy>
	}

	//Update index
	tail = head;
 800533a:	4b04      	ldr	r3, [pc, #16]	; (800534c <xbeeSerial_getBuffer+0x84>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	4a04      	ldr	r2, [pc, #16]	; (8005350 <xbeeSerial_getBuffer+0x88>)
 8005340:	6013      	str	r3, [r2, #0]
}
 8005342:	bf00      	nop
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	20000ea8 	.word	0x20000ea8
 8005350:	20000eac 	.word	0x20000eac
 8005354:	20000e44 	.word	0x20000e44

08005358 <xbeeSerial_getBufferSize>:

/*
 * get amount of received bytes
 */
uint32_t xbeeSerial_getBufferSize(void)
{
 8005358:	b480      	push	{r7}
 800535a:	b083      	sub	sp, #12
 800535c:	af00      	add	r7, sp, #0
	uint32_t size;
	if(head < tail)
 800535e:	4b0d      	ldr	r3, [pc, #52]	; (8005394 <xbeeSerial_getBufferSize+0x3c>)
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	4b0d      	ldr	r3, [pc, #52]	; (8005398 <xbeeSerial_getBufferSize+0x40>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	429a      	cmp	r2, r3
 8005368:	d207      	bcs.n	800537a <xbeeSerial_getBufferSize+0x22>
		size = RING_BUFFER_SIZE - tail + head;
 800536a:	4b0a      	ldr	r3, [pc, #40]	; (8005394 <xbeeSerial_getBufferSize+0x3c>)
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	4b0a      	ldr	r3, [pc, #40]	; (8005398 <xbeeSerial_getBufferSize+0x40>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	1ad3      	subs	r3, r2, r3
 8005374:	3364      	adds	r3, #100	; 0x64
 8005376:	607b      	str	r3, [r7, #4]
 8005378:	e005      	b.n	8005386 <xbeeSerial_getBufferSize+0x2e>
	else
		size = head - tail;
 800537a:	4b06      	ldr	r3, [pc, #24]	; (8005394 <xbeeSerial_getBufferSize+0x3c>)
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	4b06      	ldr	r3, [pc, #24]	; (8005398 <xbeeSerial_getBufferSize+0x40>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	607b      	str	r3, [r7, #4]
	return size;
 8005386:	687b      	ldr	r3, [r7, #4]
}
 8005388:	4618      	mov	r0, r3
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	20000ea8 	.word	0x20000ea8
 8005398:	20000eac 	.word	0x20000eac

0800539c <xbeeSerial_Transmit>:

/*
 * UART transmit blocking mode
 */
void xbeeSerial_Transmit(const uint8_t* txBuffer, const uint32_t size)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(uart, txBuffer, size, 100);
 80053a6:	4b06      	ldr	r3, [pc, #24]	; (80053c0 <xbeeSerial_Transmit+0x24>)
 80053a8:	6818      	ldr	r0, [r3, #0]
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	b29a      	uxth	r2, r3
 80053ae:	2364      	movs	r3, #100	; 0x64
 80053b0:	6879      	ldr	r1, [r7, #4]
 80053b2:	f7fe fa4d 	bl	8003850 <HAL_UART_Transmit>
}
 80053b6:	bf00      	nop
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	20000e3c 	.word	0x20000e3c

080053c4 <xbeeSerial_isMessageReceived>:

uint8_t xbeeSerial_isMessageReceived(void)
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
	return msgReceived;
 80053c8:	4b03      	ldr	r3, [pc, #12]	; (80053d8 <xbeeSerial_isMessageReceived+0x14>)
 80053ca:	781b      	ldrb	r3, [r3, #0]
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr
 80053d6:	bf00      	nop
 80053d8:	20000eb0 	.word	0x20000eb0

080053dc <_ReceiveStart>:

/*** Private functions ***/
void _ReceiveStart(void)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	af00      	add	r7, sp, #0
	head = 0;
 80053e0:	4b0b      	ldr	r3, [pc, #44]	; (8005410 <_ReceiveStart+0x34>)
 80053e2:	2200      	movs	r2, #0
 80053e4:	601a      	str	r2, [r3, #0]
	tail = 0;
 80053e6:	4b0b      	ldr	r3, [pc, #44]	; (8005414 <_ReceiveStart+0x38>)
 80053e8:	2200      	movs	r2, #0
 80053ea:	601a      	str	r2, [r3, #0]
	msgReceived = 0;
 80053ec:	4b0a      	ldr	r3, [pc, #40]	; (8005418 <_ReceiveStart+0x3c>)
 80053ee:	2200      	movs	r2, #0
 80053f0:	701a      	strb	r2, [r3, #0]

	memset(ringBuffer, 0, RING_BUFFER_SIZE);
 80053f2:	2264      	movs	r2, #100	; 0x64
 80053f4:	2100      	movs	r1, #0
 80053f6:	4809      	ldr	r0, [pc, #36]	; (800541c <_ReceiveStart+0x40>)
 80053f8:	f002 fe21 	bl	800803e <memset>

	HAL_UART_Receive_IT(uart, &rxByte, 1);
 80053fc:	4b08      	ldr	r3, [pc, #32]	; (8005420 <_ReceiveStart+0x44>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2201      	movs	r2, #1
 8005402:	4908      	ldr	r1, [pc, #32]	; (8005424 <_ReceiveStart+0x48>)
 8005404:	4618      	mov	r0, r3
 8005406:	f7fe fab7 	bl	8003978 <HAL_UART_Receive_IT>
}
 800540a:	bf00      	nop
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	20000ea8 	.word	0x20000ea8
 8005414:	20000eac 	.word	0x20000eac
 8005418:	20000eb0 	.word	0x20000eb0
 800541c:	20000e44 	.word	0x20000e44
 8005420:	20000e3c 	.word	0x20000e3c
 8005424:	20000e40 	.word	0x20000e40

08005428 <xbeeSerial_rxCallback>:


/*** Interrupt routines ***/

void xbeeSerial_rxCallback(void)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	af00      	add	r7, sp, #0
	if(isCmdMode | enteringCmdMode)
 800542c:	4b18      	ldr	r3, [pc, #96]	; (8005490 <xbeeSerial_rxCallback+0x68>)
 800542e:	781a      	ldrb	r2, [r3, #0]
 8005430:	4b18      	ldr	r3, [pc, #96]	; (8005494 <xbeeSerial_rxCallback+0x6c>)
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	4313      	orrs	r3, r2
 8005436:	b2db      	uxtb	r3, r3
 8005438:	2b00      	cmp	r3, #0
 800543a:	d01a      	beq.n	8005472 <xbeeSerial_rxCallback+0x4a>
	{
		if(rxByte == 0xD) // rxByte == '\r'
 800543c:	4b16      	ldr	r3, [pc, #88]	; (8005498 <xbeeSerial_rxCallback+0x70>)
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	2b0d      	cmp	r3, #13
 8005442:	d102      	bne.n	800544a <xbeeSerial_rxCallback+0x22>
			msgReceived = 1;
 8005444:	4b15      	ldr	r3, [pc, #84]	; (800549c <xbeeSerial_rxCallback+0x74>)
 8005446:	2201      	movs	r2, #1
 8005448:	701a      	strb	r2, [r3, #0]

		ringBuffer[head] = rxByte;
 800544a:	4b15      	ldr	r3, [pc, #84]	; (80054a0 <xbeeSerial_rxCallback+0x78>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a12      	ldr	r2, [pc, #72]	; (8005498 <xbeeSerial_rxCallback+0x70>)
 8005450:	7811      	ldrb	r1, [r2, #0]
 8005452:	4a14      	ldr	r2, [pc, #80]	; (80054a4 <xbeeSerial_rxCallback+0x7c>)
 8005454:	54d1      	strb	r1, [r2, r3]
		head = (head+1) % RING_BUFFER_SIZE; //update index
 8005456:	4b12      	ldr	r3, [pc, #72]	; (80054a0 <xbeeSerial_rxCallback+0x78>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	1c5a      	adds	r2, r3, #1
 800545c:	4b12      	ldr	r3, [pc, #72]	; (80054a8 <xbeeSerial_rxCallback+0x80>)
 800545e:	fba3 1302 	umull	r1, r3, r3, r2
 8005462:	095b      	lsrs	r3, r3, #5
 8005464:	2164      	movs	r1, #100	; 0x64
 8005466:	fb01 f303 	mul.w	r3, r1, r3
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	4a0c      	ldr	r2, [pc, #48]	; (80054a0 <xbeeSerial_rxCallback+0x78>)
 800546e:	6013      	str	r3, [r2, #0]
 8005470:	e004      	b.n	800547c <xbeeSerial_rxCallback+0x54>
	}
	else
		xbee_byteRcvCallback(rxByte);
 8005472:	4b09      	ldr	r3, [pc, #36]	; (8005498 <xbeeSerial_rxCallback+0x70>)
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	4618      	mov	r0, r3
 8005478:	f7ff fe3e 	bl	80050f8 <xbee_byteRcvCallback>

	HAL_UART_Receive_IT(uart, &rxByte, 1);
 800547c:	4b0b      	ldr	r3, [pc, #44]	; (80054ac <xbeeSerial_rxCallback+0x84>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2201      	movs	r2, #1
 8005482:	4905      	ldr	r1, [pc, #20]	; (8005498 <xbeeSerial_rxCallback+0x70>)
 8005484:	4618      	mov	r0, r3
 8005486:	f7fe fa77 	bl	8003978 <HAL_UART_Receive_IT>
}
 800548a:	bf00      	nop
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	20000dcc 	.word	0x20000dcc
 8005494:	20000dcd 	.word	0x20000dcd
 8005498:	20000e40 	.word	0x20000e40
 800549c:	20000eb0 	.word	0x20000eb0
 80054a0:	20000ea8 	.word	0x20000ea8
 80054a4:	20000e44 	.word	0x20000e44
 80054a8:	51eb851f 	.word	0x51eb851f
 80054ac:	20000e3c 	.word	0x20000e3c

080054b0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	4603      	mov	r3, r0
 80054b8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80054ba:	2300      	movs	r3, #0
 80054bc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80054be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80054c2:	2b84      	cmp	r3, #132	; 0x84
 80054c4:	d005      	beq.n	80054d2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80054c6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	4413      	add	r3, r2
 80054ce:	3303      	adds	r3, #3
 80054d0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80054d2:	68fb      	ldr	r3, [r7, #12]
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3714      	adds	r7, #20
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80054e0:	b480      	push	{r7}
 80054e2:	b083      	sub	sp, #12
 80054e4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054e6:	f3ef 8305 	mrs	r3, IPSR
 80054ea:	607b      	str	r3, [r7, #4]
  return(result);
 80054ec:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	bf14      	ite	ne
 80054f2:	2301      	movne	r3, #1
 80054f4:	2300      	moveq	r3, #0
 80054f6:	b2db      	uxtb	r3, r3
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005508:	f001 f9e8 	bl	80068dc <vTaskStartScheduler>
  
  return osOK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	bd80      	pop	{r7, pc}

08005512 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005512:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005514:	b089      	sub	sp, #36	; 0x24
 8005516:	af04      	add	r7, sp, #16
 8005518:	6078      	str	r0, [r7, #4]
 800551a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d020      	beq.n	8005566 <osThreadCreate+0x54>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d01c      	beq.n	8005566 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	685c      	ldr	r4, [r3, #4]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681d      	ldr	r5, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	691e      	ldr	r6, [r3, #16]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800553e:	4618      	mov	r0, r3
 8005540:	f7ff ffb6 	bl	80054b0 <makeFreeRtosPriority>
 8005544:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	695b      	ldr	r3, [r3, #20]
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800554e:	9202      	str	r2, [sp, #8]
 8005550:	9301      	str	r3, [sp, #4]
 8005552:	9100      	str	r1, [sp, #0]
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	4632      	mov	r2, r6
 8005558:	4629      	mov	r1, r5
 800555a:	4620      	mov	r0, r4
 800555c:	f000 ff50 	bl	8006400 <xTaskCreateStatic>
 8005560:	4603      	mov	r3, r0
 8005562:	60fb      	str	r3, [r7, #12]
 8005564:	e01c      	b.n	80055a0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	685c      	ldr	r4, [r3, #4]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005572:	b29e      	uxth	r6, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800557a:	4618      	mov	r0, r3
 800557c:	f7ff ff98 	bl	80054b0 <makeFreeRtosPriority>
 8005580:	4602      	mov	r2, r0
 8005582:	f107 030c 	add.w	r3, r7, #12
 8005586:	9301      	str	r3, [sp, #4]
 8005588:	9200      	str	r2, [sp, #0]
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	4632      	mov	r2, r6
 800558e:	4629      	mov	r1, r5
 8005590:	4620      	mov	r0, r4
 8005592:	f000 ff92 	bl	80064ba <xTaskCreate>
 8005596:	4603      	mov	r3, r0
 8005598:	2b01      	cmp	r3, #1
 800559a:	d001      	beq.n	80055a0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800559c:	2300      	movs	r3, #0
 800559e:	e000      	b.n	80055a2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80055a0:	68fb      	ldr	r3, [r7, #12]
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3714      	adds	r7, #20
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080055aa <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80055aa:	b580      	push	{r7, lr}
 80055ac:	b084      	sub	sp, #16
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d001      	beq.n	80055c0 <osDelay+0x16>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	e000      	b.n	80055c2 <osDelay+0x18>
 80055c0:	2301      	movs	r3, #1
 80055c2:	4618      	mov	r0, r3
 80055c4:	f001 f956 	bl	8006874 <vTaskDelay>
  
  return osOK;
 80055c8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b082      	sub	sp, #8
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d007      	beq.n	80055f2 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	4619      	mov	r1, r3
 80055e8:	2001      	movs	r0, #1
 80055ea:	f000 faae 	bl	8005b4a <xQueueCreateMutexStatic>
 80055ee:	4603      	mov	r3, r0
 80055f0:	e003      	b.n	80055fa <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80055f2:	2001      	movs	r0, #1
 80055f4:	f000 fa91 	bl	8005b1a <xQueueCreateMutex>
 80055f8:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3708      	adds	r7, #8
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
	...

08005604 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800560e:	2300      	movs	r3, #0
 8005610:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d101      	bne.n	800561c <osMutexWait+0x18>
    return osErrorParameter;
 8005618:	2380      	movs	r3, #128	; 0x80
 800561a:	e03a      	b.n	8005692 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800561c:	2300      	movs	r3, #0
 800561e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005626:	d103      	bne.n	8005630 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8005628:	f04f 33ff 	mov.w	r3, #4294967295
 800562c:	60fb      	str	r3, [r7, #12]
 800562e:	e009      	b.n	8005644 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d006      	beq.n	8005644 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d101      	bne.n	8005644 <osMutexWait+0x40>
      ticks = 1;
 8005640:	2301      	movs	r3, #1
 8005642:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8005644:	f7ff ff4c 	bl	80054e0 <inHandlerMode>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d017      	beq.n	800567e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800564e:	f107 0308 	add.w	r3, r7, #8
 8005652:	461a      	mov	r2, r3
 8005654:	2100      	movs	r1, #0
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 fd2a 	bl	80060b0 <xQueueReceiveFromISR>
 800565c:	4603      	mov	r3, r0
 800565e:	2b01      	cmp	r3, #1
 8005660:	d001      	beq.n	8005666 <osMutexWait+0x62>
      return osErrorOS;
 8005662:	23ff      	movs	r3, #255	; 0xff
 8005664:	e015      	b.n	8005692 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d011      	beq.n	8005690 <osMutexWait+0x8c>
 800566c:	4b0b      	ldr	r3, [pc, #44]	; (800569c <osMutexWait+0x98>)
 800566e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005672:	601a      	str	r2, [r3, #0]
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	f3bf 8f6f 	isb	sy
 800567c:	e008      	b.n	8005690 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800567e:	68f9      	ldr	r1, [r7, #12]
 8005680:	6878      	ldr	r0, [r7, #4]
 8005682:	f000 fc09 	bl	8005e98 <xQueueSemaphoreTake>
 8005686:	4603      	mov	r3, r0
 8005688:	2b01      	cmp	r3, #1
 800568a:	d001      	beq.n	8005690 <osMutexWait+0x8c>
    return osErrorOS;
 800568c:	23ff      	movs	r3, #255	; 0xff
 800568e:	e000      	b.n	8005692 <osMutexWait+0x8e>
  }
  
  return osOK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3710      	adds	r7, #16
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	e000ed04 	.word	0xe000ed04

080056a0 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b084      	sub	sp, #16
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80056a8:	2300      	movs	r3, #0
 80056aa:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80056ac:	2300      	movs	r3, #0
 80056ae:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80056b0:	f7ff ff16 	bl	80054e0 <inHandlerMode>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d016      	beq.n	80056e8 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80056ba:	f107 0308 	add.w	r3, r7, #8
 80056be:	4619      	mov	r1, r3
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f000 fb5b 	bl	8005d7c <xQueueGiveFromISR>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d001      	beq.n	80056d0 <osMutexRelease+0x30>
      return osErrorOS;
 80056cc:	23ff      	movs	r3, #255	; 0xff
 80056ce:	e017      	b.n	8005700 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d013      	beq.n	80056fe <osMutexRelease+0x5e>
 80056d6:	4b0c      	ldr	r3, [pc, #48]	; (8005708 <osMutexRelease+0x68>)
 80056d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	f3bf 8f4f 	dsb	sy
 80056e2:	f3bf 8f6f 	isb	sy
 80056e6:	e00a      	b.n	80056fe <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80056e8:	2300      	movs	r3, #0
 80056ea:	2200      	movs	r2, #0
 80056ec:	2100      	movs	r1, #0
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 fa46 	bl	8005b80 <xQueueGenericSend>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d001      	beq.n	80056fe <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 80056fa:	23ff      	movs	r3, #255	; 0xff
 80056fc:	60fb      	str	r3, [r7, #12]
  }
  return result;
 80056fe:	68fb      	ldr	r3, [r7, #12]
}
 8005700:	4618      	mov	r0, r3
 8005702:	3710      	adds	r7, #16
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}
 8005708:	e000ed04 	.word	0xe000ed04

0800570c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	f103 0208 	add.w	r2, r3, #8
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f04f 32ff 	mov.w	r2, #4294967295
 8005724:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f103 0208 	add.w	r2, r3, #8
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f103 0208 	add.w	r2, r3, #8
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800575a:	bf00      	nop
 800575c:	370c      	adds	r7, #12
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005766:	b480      	push	{r7}
 8005768:	b085      	sub	sp, #20
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
 800576e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	689a      	ldr	r2, [r3, #8]
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	683a      	ldr	r2, [r7, #0]
 800578a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	1c5a      	adds	r2, r3, #1
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	601a      	str	r2, [r3, #0]
}
 80057a2:	bf00      	nop
 80057a4:	3714      	adds	r7, #20
 80057a6:	46bd      	mov	sp, r7
 80057a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ac:	4770      	bx	lr

080057ae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057ae:	b480      	push	{r7}
 80057b0:	b085      	sub	sp, #20
 80057b2:	af00      	add	r7, sp, #0
 80057b4:	6078      	str	r0, [r7, #4]
 80057b6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c4:	d103      	bne.n	80057ce <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	60fb      	str	r3, [r7, #12]
 80057cc:	e00c      	b.n	80057e8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	3308      	adds	r3, #8
 80057d2:	60fb      	str	r3, [r7, #12]
 80057d4:	e002      	b.n	80057dc <vListInsert+0x2e>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	685b      	ldr	r3, [r3, #4]
 80057da:	60fb      	str	r3, [r7, #12]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d2f6      	bcs.n	80057d6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	685a      	ldr	r2, [r3, #4]
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	683a      	ldr	r2, [r7, #0]
 80057f6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	683a      	ldr	r2, [r7, #0]
 8005802:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	1c5a      	adds	r2, r3, #1
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	601a      	str	r2, [r3, #0]
}
 8005814:	bf00      	nop
 8005816:	3714      	adds	r7, #20
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr

08005820 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005820:	b480      	push	{r7}
 8005822:	b085      	sub	sp, #20
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	6892      	ldr	r2, [r2, #8]
 8005836:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	687a      	ldr	r2, [r7, #4]
 800583e:	6852      	ldr	r2, [r2, #4]
 8005840:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	429a      	cmp	r2, r3
 800584a:	d103      	bne.n	8005854 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	689a      	ldr	r2, [r3, #8]
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2200      	movs	r2, #0
 8005858:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	1e5a      	subs	r2, r3, #1
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
}
 8005868:	4618      	mov	r0, r3
 800586a:	3714      	adds	r7, #20
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d10a      	bne.n	800589e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800588c:	f383 8811 	msr	BASEPRI, r3
 8005890:	f3bf 8f6f 	isb	sy
 8005894:	f3bf 8f4f 	dsb	sy
 8005898:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800589a:	bf00      	nop
 800589c:	e7fe      	b.n	800589c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800589e:	f001 ff81 	bl	80077a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058aa:	68f9      	ldr	r1, [r7, #12]
 80058ac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80058ae:	fb01 f303 	mul.w	r3, r1, r3
 80058b2:	441a      	add	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ce:	3b01      	subs	r3, #1
 80058d0:	68f9      	ldr	r1, [r7, #12]
 80058d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80058d4:	fb01 f303 	mul.w	r3, r1, r3
 80058d8:	441a      	add	r2, r3
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	22ff      	movs	r2, #255	; 0xff
 80058e2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	22ff      	movs	r2, #255	; 0xff
 80058ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d114      	bne.n	800591e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	691b      	ldr	r3, [r3, #16]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d01a      	beq.n	8005932 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	3310      	adds	r3, #16
 8005900:	4618      	mov	r0, r3
 8005902:	f001 fa3d 	bl	8006d80 <xTaskRemoveFromEventList>
 8005906:	4603      	mov	r3, r0
 8005908:	2b00      	cmp	r3, #0
 800590a:	d012      	beq.n	8005932 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800590c:	4b0c      	ldr	r3, [pc, #48]	; (8005940 <xQueueGenericReset+0xcc>)
 800590e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005912:	601a      	str	r2, [r3, #0]
 8005914:	f3bf 8f4f 	dsb	sy
 8005918:	f3bf 8f6f 	isb	sy
 800591c:	e009      	b.n	8005932 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	3310      	adds	r3, #16
 8005922:	4618      	mov	r0, r3
 8005924:	f7ff fef2 	bl	800570c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	3324      	adds	r3, #36	; 0x24
 800592c:	4618      	mov	r0, r3
 800592e:	f7ff feed 	bl	800570c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005932:	f001 ff67 	bl	8007804 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005936:	2301      	movs	r3, #1
}
 8005938:	4618      	mov	r0, r3
 800593a:	3710      	adds	r7, #16
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	e000ed04 	.word	0xe000ed04

08005944 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005944:	b580      	push	{r7, lr}
 8005946:	b08e      	sub	sp, #56	; 0x38
 8005948:	af02      	add	r7, sp, #8
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
 8005950:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d10a      	bne.n	800596e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800595c:	f383 8811 	msr	BASEPRI, r3
 8005960:	f3bf 8f6f 	isb	sy
 8005964:	f3bf 8f4f 	dsb	sy
 8005968:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800596a:	bf00      	nop
 800596c:	e7fe      	b.n	800596c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d10a      	bne.n	800598a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005978:	f383 8811 	msr	BASEPRI, r3
 800597c:	f3bf 8f6f 	isb	sy
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005986:	bf00      	nop
 8005988:	e7fe      	b.n	8005988 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d002      	beq.n	8005996 <xQueueGenericCreateStatic+0x52>
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d001      	beq.n	800599a <xQueueGenericCreateStatic+0x56>
 8005996:	2301      	movs	r3, #1
 8005998:	e000      	b.n	800599c <xQueueGenericCreateStatic+0x58>
 800599a:	2300      	movs	r3, #0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10a      	bne.n	80059b6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80059a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a4:	f383 8811 	msr	BASEPRI, r3
 80059a8:	f3bf 8f6f 	isb	sy
 80059ac:	f3bf 8f4f 	dsb	sy
 80059b0:	623b      	str	r3, [r7, #32]
}
 80059b2:	bf00      	nop
 80059b4:	e7fe      	b.n	80059b4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d102      	bne.n	80059c2 <xQueueGenericCreateStatic+0x7e>
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d101      	bne.n	80059c6 <xQueueGenericCreateStatic+0x82>
 80059c2:	2301      	movs	r3, #1
 80059c4:	e000      	b.n	80059c8 <xQueueGenericCreateStatic+0x84>
 80059c6:	2300      	movs	r3, #0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d10a      	bne.n	80059e2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80059cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d0:	f383 8811 	msr	BASEPRI, r3
 80059d4:	f3bf 8f6f 	isb	sy
 80059d8:	f3bf 8f4f 	dsb	sy
 80059dc:	61fb      	str	r3, [r7, #28]
}
 80059de:	bf00      	nop
 80059e0:	e7fe      	b.n	80059e0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80059e2:	2348      	movs	r3, #72	; 0x48
 80059e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	2b48      	cmp	r3, #72	; 0x48
 80059ea:	d00a      	beq.n	8005a02 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80059ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059f0:	f383 8811 	msr	BASEPRI, r3
 80059f4:	f3bf 8f6f 	isb	sy
 80059f8:	f3bf 8f4f 	dsb	sy
 80059fc:	61bb      	str	r3, [r7, #24]
}
 80059fe:	bf00      	nop
 8005a00:	e7fe      	b.n	8005a00 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005a02:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d00d      	beq.n	8005a2a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a10:	2201      	movs	r2, #1
 8005a12:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005a16:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	68b9      	ldr	r1, [r7, #8]
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f000 f83f 	bl	8005aa8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3730      	adds	r7, #48	; 0x30
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b08a      	sub	sp, #40	; 0x28
 8005a38:	af02      	add	r7, sp, #8
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d10a      	bne.n	8005a5e <xQueueGenericCreate+0x2a>
	__asm volatile
 8005a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a4c:	f383 8811 	msr	BASEPRI, r3
 8005a50:	f3bf 8f6f 	isb	sy
 8005a54:	f3bf 8f4f 	dsb	sy
 8005a58:	613b      	str	r3, [r7, #16]
}
 8005a5a:	bf00      	nop
 8005a5c:	e7fe      	b.n	8005a5c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	68ba      	ldr	r2, [r7, #8]
 8005a62:	fb02 f303 	mul.w	r3, r2, r3
 8005a66:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005a68:	69fb      	ldr	r3, [r7, #28]
 8005a6a:	3348      	adds	r3, #72	; 0x48
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f001 ffbb 	bl	80079e8 <pvPortMalloc>
 8005a72:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005a74:	69bb      	ldr	r3, [r7, #24]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d011      	beq.n	8005a9e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	3348      	adds	r3, #72	; 0x48
 8005a82:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005a8c:	79fa      	ldrb	r2, [r7, #7]
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	9300      	str	r3, [sp, #0]
 8005a92:	4613      	mov	r3, r2
 8005a94:	697a      	ldr	r2, [r7, #20]
 8005a96:	68b9      	ldr	r1, [r7, #8]
 8005a98:	68f8      	ldr	r0, [r7, #12]
 8005a9a:	f000 f805 	bl	8005aa8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005a9e:	69bb      	ldr	r3, [r7, #24]
	}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3720      	adds	r7, #32
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	607a      	str	r2, [r7, #4]
 8005ab4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d103      	bne.n	8005ac4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	69ba      	ldr	r2, [r7, #24]
 8005ac0:	601a      	str	r2, [r3, #0]
 8005ac2:	e002      	b.n	8005aca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005ac4:	69bb      	ldr	r3, [r7, #24]
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005aca:	69bb      	ldr	r3, [r7, #24]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	68ba      	ldr	r2, [r7, #8]
 8005ad4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	69b8      	ldr	r0, [r7, #24]
 8005ada:	f7ff fecb 	bl	8005874 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005ade:	bf00      	nop
 8005ae0:	3710      	adds	r7, #16
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8005ae6:	b580      	push	{r7, lr}
 8005ae8:	b082      	sub	sp, #8
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00e      	beq.n	8005b12 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2200      	movs	r2, #0
 8005af8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2200      	movs	r2, #0
 8005b04:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8005b06:	2300      	movs	r3, #0
 8005b08:	2200      	movs	r2, #0
 8005b0a:	2100      	movs	r1, #0
 8005b0c:	6878      	ldr	r0, [r7, #4]
 8005b0e:	f000 f837 	bl	8005b80 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005b12:	bf00      	nop
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}

08005b1a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b086      	sub	sp, #24
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	4603      	mov	r3, r0
 8005b22:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005b24:	2301      	movs	r3, #1
 8005b26:	617b      	str	r3, [r7, #20]
 8005b28:	2300      	movs	r3, #0
 8005b2a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005b2c:	79fb      	ldrb	r3, [r7, #7]
 8005b2e:	461a      	mov	r2, r3
 8005b30:	6939      	ldr	r1, [r7, #16]
 8005b32:	6978      	ldr	r0, [r7, #20]
 8005b34:	f7ff ff7e 	bl	8005a34 <xQueueGenericCreate>
 8005b38:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f7ff ffd3 	bl	8005ae6 <prvInitialiseMutex>

		return xNewQueue;
 8005b40:	68fb      	ldr	r3, [r7, #12]
	}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3718      	adds	r7, #24
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}

08005b4a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005b4a:	b580      	push	{r7, lr}
 8005b4c:	b088      	sub	sp, #32
 8005b4e:	af02      	add	r7, sp, #8
 8005b50:	4603      	mov	r3, r0
 8005b52:	6039      	str	r1, [r7, #0]
 8005b54:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005b56:	2301      	movs	r3, #1
 8005b58:	617b      	str	r3, [r7, #20]
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8005b5e:	79fb      	ldrb	r3, [r7, #7]
 8005b60:	9300      	str	r3, [sp, #0]
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	2200      	movs	r2, #0
 8005b66:	6939      	ldr	r1, [r7, #16]
 8005b68:	6978      	ldr	r0, [r7, #20]
 8005b6a:	f7ff feeb 	bl	8005944 <xQueueGenericCreateStatic>
 8005b6e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005b70:	68f8      	ldr	r0, [r7, #12]
 8005b72:	f7ff ffb8 	bl	8005ae6 <prvInitialiseMutex>

		return xNewQueue;
 8005b76:	68fb      	ldr	r3, [r7, #12]
	}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3718      	adds	r7, #24
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b08e      	sub	sp, #56	; 0x38
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]
 8005b8c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005b8e:	2300      	movs	r3, #0
 8005b90:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10a      	bne.n	8005bb2 <xQueueGenericSend+0x32>
	__asm volatile
 8005b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ba0:	f383 8811 	msr	BASEPRI, r3
 8005ba4:	f3bf 8f6f 	isb	sy
 8005ba8:	f3bf 8f4f 	dsb	sy
 8005bac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005bae:	bf00      	nop
 8005bb0:	e7fe      	b.n	8005bb0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d103      	bne.n	8005bc0 <xQueueGenericSend+0x40>
 8005bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d101      	bne.n	8005bc4 <xQueueGenericSend+0x44>
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	e000      	b.n	8005bc6 <xQueueGenericSend+0x46>
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d10a      	bne.n	8005be0 <xQueueGenericSend+0x60>
	__asm volatile
 8005bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bce:	f383 8811 	msr	BASEPRI, r3
 8005bd2:	f3bf 8f6f 	isb	sy
 8005bd6:	f3bf 8f4f 	dsb	sy
 8005bda:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005bdc:	bf00      	nop
 8005bde:	e7fe      	b.n	8005bde <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d103      	bne.n	8005bee <xQueueGenericSend+0x6e>
 8005be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005be8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bea:	2b01      	cmp	r3, #1
 8005bec:	d101      	bne.n	8005bf2 <xQueueGenericSend+0x72>
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e000      	b.n	8005bf4 <xQueueGenericSend+0x74>
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d10a      	bne.n	8005c0e <xQueueGenericSend+0x8e>
	__asm volatile
 8005bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bfc:	f383 8811 	msr	BASEPRI, r3
 8005c00:	f3bf 8f6f 	isb	sy
 8005c04:	f3bf 8f4f 	dsb	sy
 8005c08:	623b      	str	r3, [r7, #32]
}
 8005c0a:	bf00      	nop
 8005c0c:	e7fe      	b.n	8005c0c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c0e:	f001 fa77 	bl	8007100 <xTaskGetSchedulerState>
 8005c12:	4603      	mov	r3, r0
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d102      	bne.n	8005c1e <xQueueGenericSend+0x9e>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d101      	bne.n	8005c22 <xQueueGenericSend+0xa2>
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e000      	b.n	8005c24 <xQueueGenericSend+0xa4>
 8005c22:	2300      	movs	r3, #0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d10a      	bne.n	8005c3e <xQueueGenericSend+0xbe>
	__asm volatile
 8005c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c2c:	f383 8811 	msr	BASEPRI, r3
 8005c30:	f3bf 8f6f 	isb	sy
 8005c34:	f3bf 8f4f 	dsb	sy
 8005c38:	61fb      	str	r3, [r7, #28]
}
 8005c3a:	bf00      	nop
 8005c3c:	e7fe      	b.n	8005c3c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c3e:	f001 fdb1 	bl	80077a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d302      	bcc.n	8005c54 <xQueueGenericSend+0xd4>
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	2b02      	cmp	r3, #2
 8005c52:	d129      	bne.n	8005ca8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c54:	683a      	ldr	r2, [r7, #0]
 8005c56:	68b9      	ldr	r1, [r7, #8]
 8005c58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005c5a:	f000 fac1 	bl	80061e0 <prvCopyDataToQueue>
 8005c5e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d010      	beq.n	8005c8a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c6a:	3324      	adds	r3, #36	; 0x24
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f001 f887 	bl	8006d80 <xTaskRemoveFromEventList>
 8005c72:	4603      	mov	r3, r0
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d013      	beq.n	8005ca0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005c78:	4b3f      	ldr	r3, [pc, #252]	; (8005d78 <xQueueGenericSend+0x1f8>)
 8005c7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c7e:	601a      	str	r2, [r3, #0]
 8005c80:	f3bf 8f4f 	dsb	sy
 8005c84:	f3bf 8f6f 	isb	sy
 8005c88:	e00a      	b.n	8005ca0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d007      	beq.n	8005ca0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005c90:	4b39      	ldr	r3, [pc, #228]	; (8005d78 <xQueueGenericSend+0x1f8>)
 8005c92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c96:	601a      	str	r2, [r3, #0]
 8005c98:	f3bf 8f4f 	dsb	sy
 8005c9c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005ca0:	f001 fdb0 	bl	8007804 <vPortExitCritical>
				return pdPASS;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e063      	b.n	8005d70 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d103      	bne.n	8005cb6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005cae:	f001 fda9 	bl	8007804 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	e05c      	b.n	8005d70 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d106      	bne.n	8005cca <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cbc:	f107 0314 	add.w	r3, r7, #20
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f001 f8bf 	bl	8006e44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cca:	f001 fd9b 	bl	8007804 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005cce:	f000 fe6f 	bl	80069b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005cd2:	f001 fd67 	bl	80077a4 <vPortEnterCritical>
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005cdc:	b25b      	sxtb	r3, r3
 8005cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce2:	d103      	bne.n	8005cec <xQueueGenericSend+0x16c>
 8005ce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005cf2:	b25b      	sxtb	r3, r3
 8005cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cf8:	d103      	bne.n	8005d02 <xQueueGenericSend+0x182>
 8005cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d02:	f001 fd7f 	bl	8007804 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d06:	1d3a      	adds	r2, r7, #4
 8005d08:	f107 0314 	add.w	r3, r7, #20
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f001 f8ae 	bl	8006e70 <xTaskCheckForTimeOut>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d124      	bne.n	8005d64 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005d1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d1c:	f000 fb58 	bl	80063d0 <prvIsQueueFull>
 8005d20:	4603      	mov	r3, r0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d018      	beq.n	8005d58 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d28:	3310      	adds	r3, #16
 8005d2a:	687a      	ldr	r2, [r7, #4]
 8005d2c:	4611      	mov	r1, r2
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f001 f802 	bl	8006d38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005d34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d36:	f000 fae3 	bl	8006300 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005d3a:	f000 fe47 	bl	80069cc <xTaskResumeAll>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	f47f af7c 	bne.w	8005c3e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005d46:	4b0c      	ldr	r3, [pc, #48]	; (8005d78 <xQueueGenericSend+0x1f8>)
 8005d48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	f3bf 8f4f 	dsb	sy
 8005d52:	f3bf 8f6f 	isb	sy
 8005d56:	e772      	b.n	8005c3e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005d58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d5a:	f000 fad1 	bl	8006300 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d5e:	f000 fe35 	bl	80069cc <xTaskResumeAll>
 8005d62:	e76c      	b.n	8005c3e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005d64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d66:	f000 facb 	bl	8006300 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d6a:	f000 fe2f 	bl	80069cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005d6e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3738      	adds	r7, #56	; 0x38
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	e000ed04 	.word	0xe000ed04

08005d7c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b08e      	sub	sp, #56	; 0x38
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d10a      	bne.n	8005da6 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8005d90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d94:	f383 8811 	msr	BASEPRI, r3
 8005d98:	f3bf 8f6f 	isb	sy
 8005d9c:	f3bf 8f4f 	dsb	sy
 8005da0:	623b      	str	r3, [r7, #32]
}
 8005da2:	bf00      	nop
 8005da4:	e7fe      	b.n	8005da4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00a      	beq.n	8005dc4 <xQueueGiveFromISR+0x48>
	__asm volatile
 8005dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db2:	f383 8811 	msr	BASEPRI, r3
 8005db6:	f3bf 8f6f 	isb	sy
 8005dba:	f3bf 8f4f 	dsb	sy
 8005dbe:	61fb      	str	r3, [r7, #28]
}
 8005dc0:	bf00      	nop
 8005dc2:	e7fe      	b.n	8005dc2 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d103      	bne.n	8005dd4 <xQueueGiveFromISR+0x58>
 8005dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <xQueueGiveFromISR+0x5c>
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e000      	b.n	8005dda <xQueueGiveFromISR+0x5e>
 8005dd8:	2300      	movs	r3, #0
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d10a      	bne.n	8005df4 <xQueueGiveFromISR+0x78>
	__asm volatile
 8005dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005de2:	f383 8811 	msr	BASEPRI, r3
 8005de6:	f3bf 8f6f 	isb	sy
 8005dea:	f3bf 8f4f 	dsb	sy
 8005dee:	61bb      	str	r3, [r7, #24]
}
 8005df0:	bf00      	nop
 8005df2:	e7fe      	b.n	8005df2 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005df4:	f001 fdb8 	bl	8007968 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005df8:	f3ef 8211 	mrs	r2, BASEPRI
 8005dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e00:	f383 8811 	msr	BASEPRI, r3
 8005e04:	f3bf 8f6f 	isb	sy
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	617a      	str	r2, [r7, #20]
 8005e0e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005e10:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e12:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e18:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d22b      	bcs.n	8005e7c <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005e24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005e2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e30:	1c5a      	adds	r2, r3, #1
 8005e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e34:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005e36:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e3e:	d112      	bne.n	8005e66 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d016      	beq.n	8005e76 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e4a:	3324      	adds	r3, #36	; 0x24
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f000 ff97 	bl	8006d80 <xTaskRemoveFromEventList>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00e      	beq.n	8005e76 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00b      	beq.n	8005e76 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	2201      	movs	r2, #1
 8005e62:	601a      	str	r2, [r3, #0]
 8005e64:	e007      	b.n	8005e76 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005e66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	b25a      	sxtb	r2, r3
 8005e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005e76:	2301      	movs	r3, #1
 8005e78:	637b      	str	r3, [r7, #52]	; 0x34
 8005e7a:	e001      	b.n	8005e80 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	637b      	str	r3, [r7, #52]	; 0x34
 8005e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e82:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005e8a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3738      	adds	r7, #56	; 0x38
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
	...

08005e98 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b08e      	sub	sp, #56	; 0x38
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10a      	bne.n	8005eca <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eb8:	f383 8811 	msr	BASEPRI, r3
 8005ebc:	f3bf 8f6f 	isb	sy
 8005ec0:	f3bf 8f4f 	dsb	sy
 8005ec4:	623b      	str	r3, [r7, #32]
}
 8005ec6:	bf00      	nop
 8005ec8:	e7fe      	b.n	8005ec8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d00a      	beq.n	8005ee8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8005ed2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ed6:	f383 8811 	msr	BASEPRI, r3
 8005eda:	f3bf 8f6f 	isb	sy
 8005ede:	f3bf 8f4f 	dsb	sy
 8005ee2:	61fb      	str	r3, [r7, #28]
}
 8005ee4:	bf00      	nop
 8005ee6:	e7fe      	b.n	8005ee6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005ee8:	f001 f90a 	bl	8007100 <xTaskGetSchedulerState>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d102      	bne.n	8005ef8 <xQueueSemaphoreTake+0x60>
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <xQueueSemaphoreTake+0x64>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e000      	b.n	8005efe <xQueueSemaphoreTake+0x66>
 8005efc:	2300      	movs	r3, #0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d10a      	bne.n	8005f18 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8005f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f06:	f383 8811 	msr	BASEPRI, r3
 8005f0a:	f3bf 8f6f 	isb	sy
 8005f0e:	f3bf 8f4f 	dsb	sy
 8005f12:	61bb      	str	r3, [r7, #24]
}
 8005f14:	bf00      	nop
 8005f16:	e7fe      	b.n	8005f16 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f18:	f001 fc44 	bl	80077a4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f20:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d024      	beq.n	8005f72 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2a:	1e5a      	subs	r2, r3, #1
 8005f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f2e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d104      	bne.n	8005f42 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005f38:	f001 fa8a 	bl	8007450 <pvTaskIncrementMutexHeldCount>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f40:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00f      	beq.n	8005f6a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f4c:	3310      	adds	r3, #16
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f000 ff16 	bl	8006d80 <xTaskRemoveFromEventList>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d007      	beq.n	8005f6a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005f5a:	4b54      	ldr	r3, [pc, #336]	; (80060ac <xQueueSemaphoreTake+0x214>)
 8005f5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f60:	601a      	str	r2, [r3, #0]
 8005f62:	f3bf 8f4f 	dsb	sy
 8005f66:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005f6a:	f001 fc4b 	bl	8007804 <vPortExitCritical>
				return pdPASS;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e097      	b.n	80060a2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d111      	bne.n	8005f9c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005f78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00a      	beq.n	8005f94 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8005f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f82:	f383 8811 	msr	BASEPRI, r3
 8005f86:	f3bf 8f6f 	isb	sy
 8005f8a:	f3bf 8f4f 	dsb	sy
 8005f8e:	617b      	str	r3, [r7, #20]
}
 8005f90:	bf00      	nop
 8005f92:	e7fe      	b.n	8005f92 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005f94:	f001 fc36 	bl	8007804 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	e082      	b.n	80060a2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d106      	bne.n	8005fb0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fa2:	f107 030c 	add.w	r3, r7, #12
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 ff4c 	bl	8006e44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005fac:	2301      	movs	r3, #1
 8005fae:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005fb0:	f001 fc28 	bl	8007804 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005fb4:	f000 fcfc 	bl	80069b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005fb8:	f001 fbf4 	bl	80077a4 <vPortEnterCritical>
 8005fbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fbe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005fc2:	b25b      	sxtb	r3, r3
 8005fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fc8:	d103      	bne.n	8005fd2 <xQueueSemaphoreTake+0x13a>
 8005fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005fd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005fd8:	b25b      	sxtb	r3, r3
 8005fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fde:	d103      	bne.n	8005fe8 <xQueueSemaphoreTake+0x150>
 8005fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005fe8:	f001 fc0c 	bl	8007804 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005fec:	463a      	mov	r2, r7
 8005fee:	f107 030c 	add.w	r3, r7, #12
 8005ff2:	4611      	mov	r1, r2
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f000 ff3b 	bl	8006e70 <xTaskCheckForTimeOut>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d132      	bne.n	8006066 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006000:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006002:	f000 f9cf 	bl	80063a4 <prvIsQueueEmpty>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d026      	beq.n	800605a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800600c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d109      	bne.n	8006028 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006014:	f001 fbc6 	bl	80077a4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	4618      	mov	r0, r3
 800601e:	f001 f88d 	bl	800713c <xTaskPriorityInherit>
 8006022:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006024:	f001 fbee 	bl	8007804 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800602a:	3324      	adds	r3, #36	; 0x24
 800602c:	683a      	ldr	r2, [r7, #0]
 800602e:	4611      	mov	r1, r2
 8006030:	4618      	mov	r0, r3
 8006032:	f000 fe81 	bl	8006d38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006036:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006038:	f000 f962 	bl	8006300 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800603c:	f000 fcc6 	bl	80069cc <xTaskResumeAll>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	f47f af68 	bne.w	8005f18 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006048:	4b18      	ldr	r3, [pc, #96]	; (80060ac <xQueueSemaphoreTake+0x214>)
 800604a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800604e:	601a      	str	r2, [r3, #0]
 8006050:	f3bf 8f4f 	dsb	sy
 8006054:	f3bf 8f6f 	isb	sy
 8006058:	e75e      	b.n	8005f18 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800605a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800605c:	f000 f950 	bl	8006300 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006060:	f000 fcb4 	bl	80069cc <xTaskResumeAll>
 8006064:	e758      	b.n	8005f18 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006066:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006068:	f000 f94a 	bl	8006300 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800606c:	f000 fcae 	bl	80069cc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006070:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006072:	f000 f997 	bl	80063a4 <prvIsQueueEmpty>
 8006076:	4603      	mov	r3, r0
 8006078:	2b00      	cmp	r3, #0
 800607a:	f43f af4d 	beq.w	8005f18 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800607e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00d      	beq.n	80060a0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006084:	f001 fb8e 	bl	80077a4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006088:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800608a:	f000 f891 	bl	80061b0 <prvGetDisinheritPriorityAfterTimeout>
 800608e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006096:	4618      	mov	r0, r3
 8006098:	f001 f94c 	bl	8007334 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800609c:	f001 fbb2 	bl	8007804 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80060a0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3738      	adds	r7, #56	; 0x38
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	e000ed04 	.word	0xe000ed04

080060b0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b08e      	sub	sp, #56	; 0x38
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	60f8      	str	r0, [r7, #12]
 80060b8:	60b9      	str	r1, [r7, #8]
 80060ba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80060c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d10a      	bne.n	80060dc <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80060c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ca:	f383 8811 	msr	BASEPRI, r3
 80060ce:	f3bf 8f6f 	isb	sy
 80060d2:	f3bf 8f4f 	dsb	sy
 80060d6:	623b      	str	r3, [r7, #32]
}
 80060d8:	bf00      	nop
 80060da:	e7fe      	b.n	80060da <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d103      	bne.n	80060ea <xQueueReceiveFromISR+0x3a>
 80060e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d101      	bne.n	80060ee <xQueueReceiveFromISR+0x3e>
 80060ea:	2301      	movs	r3, #1
 80060ec:	e000      	b.n	80060f0 <xQueueReceiveFromISR+0x40>
 80060ee:	2300      	movs	r3, #0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d10a      	bne.n	800610a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80060f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f8:	f383 8811 	msr	BASEPRI, r3
 80060fc:	f3bf 8f6f 	isb	sy
 8006100:	f3bf 8f4f 	dsb	sy
 8006104:	61fb      	str	r3, [r7, #28]
}
 8006106:	bf00      	nop
 8006108:	e7fe      	b.n	8006108 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800610a:	f001 fc2d 	bl	8007968 <vPortValidateInterruptPriority>
	__asm volatile
 800610e:	f3ef 8211 	mrs	r2, BASEPRI
 8006112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006116:	f383 8811 	msr	BASEPRI, r3
 800611a:	f3bf 8f6f 	isb	sy
 800611e:	f3bf 8f4f 	dsb	sy
 8006122:	61ba      	str	r2, [r7, #24]
 8006124:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006126:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006128:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800612a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800612c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800612e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006132:	2b00      	cmp	r3, #0
 8006134:	d02f      	beq.n	8006196 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006138:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800613c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006140:	68b9      	ldr	r1, [r7, #8]
 8006142:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006144:	f000 f8b6 	bl	80062b4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800614a:	1e5a      	subs	r2, r3, #1
 800614c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800614e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006150:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006158:	d112      	bne.n	8006180 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800615a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800615c:	691b      	ldr	r3, [r3, #16]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d016      	beq.n	8006190 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006164:	3310      	adds	r3, #16
 8006166:	4618      	mov	r0, r3
 8006168:	f000 fe0a 	bl	8006d80 <xTaskRemoveFromEventList>
 800616c:	4603      	mov	r3, r0
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00e      	beq.n	8006190 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00b      	beq.n	8006190 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	601a      	str	r2, [r3, #0]
 800617e:	e007      	b.n	8006190 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006180:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006184:	3301      	adds	r3, #1
 8006186:	b2db      	uxtb	r3, r3
 8006188:	b25a      	sxtb	r2, r3
 800618a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800618c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8006190:	2301      	movs	r3, #1
 8006192:	637b      	str	r3, [r7, #52]	; 0x34
 8006194:	e001      	b.n	800619a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8006196:	2300      	movs	r3, #0
 8006198:	637b      	str	r3, [r7, #52]	; 0x34
 800619a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800619c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	f383 8811 	msr	BASEPRI, r3
}
 80061a4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80061a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3738      	adds	r7, #56	; 0x38
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80061b0:	b480      	push	{r7}
 80061b2:	b085      	sub	sp, #20
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d006      	beq.n	80061ce <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f1c3 0307 	rsb	r3, r3, #7
 80061ca:	60fb      	str	r3, [r7, #12]
 80061cc:	e001      	b.n	80061d2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80061ce:	2300      	movs	r3, #0
 80061d0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80061d2:	68fb      	ldr	r3, [r7, #12]
	}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3714      	adds	r7, #20
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b086      	sub	sp, #24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80061ec:	2300      	movs	r3, #0
 80061ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d10d      	bne.n	800621a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d14d      	bne.n	80062a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	4618      	mov	r0, r3
 800620c:	f001 f80c 	bl	8007228 <xTaskPriorityDisinherit>
 8006210:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	609a      	str	r2, [r3, #8]
 8006218:	e043      	b.n	80062a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d119      	bne.n	8006254 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6858      	ldr	r0, [r3, #4]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006228:	461a      	mov	r2, r3
 800622a:	68b9      	ldr	r1, [r7, #8]
 800622c:	f001 fef9 	bl	8008022 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	685a      	ldr	r2, [r3, #4]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006238:	441a      	add	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	685a      	ldr	r2, [r3, #4]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	429a      	cmp	r2, r3
 8006248:	d32b      	bcc.n	80062a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	605a      	str	r2, [r3, #4]
 8006252:	e026      	b.n	80062a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	68d8      	ldr	r0, [r3, #12]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625c:	461a      	mov	r2, r3
 800625e:	68b9      	ldr	r1, [r7, #8]
 8006260:	f001 fedf 	bl	8008022 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	68da      	ldr	r2, [r3, #12]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800626c:	425b      	negs	r3, r3
 800626e:	441a      	add	r2, r3
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	68da      	ldr	r2, [r3, #12]
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	429a      	cmp	r2, r3
 800627e:	d207      	bcs.n	8006290 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	689a      	ldr	r2, [r3, #8]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006288:	425b      	negs	r3, r3
 800628a:	441a      	add	r2, r3
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b02      	cmp	r3, #2
 8006294:	d105      	bne.n	80062a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d002      	beq.n	80062a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	3b01      	subs	r3, #1
 80062a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	1c5a      	adds	r2, r3, #1
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80062aa:	697b      	ldr	r3, [r7, #20]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3718      	adds	r7, #24
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b082      	sub	sp, #8
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
 80062bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d018      	beq.n	80062f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68da      	ldr	r2, [r3, #12]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ce:	441a      	add	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	68da      	ldr	r2, [r3, #12]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d303      	bcc.n	80062e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68d9      	ldr	r1, [r3, #12]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f0:	461a      	mov	r2, r3
 80062f2:	6838      	ldr	r0, [r7, #0]
 80062f4:	f001 fe95 	bl	8008022 <memcpy>
	}
}
 80062f8:	bf00      	nop
 80062fa:	3708      	adds	r7, #8
 80062fc:	46bd      	mov	sp, r7
 80062fe:	bd80      	pop	{r7, pc}

08006300 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b084      	sub	sp, #16
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006308:	f001 fa4c 	bl	80077a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006312:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006314:	e011      	b.n	800633a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631a:	2b00      	cmp	r3, #0
 800631c:	d012      	beq.n	8006344 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	3324      	adds	r3, #36	; 0x24
 8006322:	4618      	mov	r0, r3
 8006324:	f000 fd2c 	bl	8006d80 <xTaskRemoveFromEventList>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d001      	beq.n	8006332 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800632e:	f000 fe01 	bl	8006f34 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006332:	7bfb      	ldrb	r3, [r7, #15]
 8006334:	3b01      	subs	r3, #1
 8006336:	b2db      	uxtb	r3, r3
 8006338:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800633a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800633e:	2b00      	cmp	r3, #0
 8006340:	dce9      	bgt.n	8006316 <prvUnlockQueue+0x16>
 8006342:	e000      	b.n	8006346 <prvUnlockQueue+0x46>
					break;
 8006344:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	22ff      	movs	r2, #255	; 0xff
 800634a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800634e:	f001 fa59 	bl	8007804 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006352:	f001 fa27 	bl	80077a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800635c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800635e:	e011      	b.n	8006384 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d012      	beq.n	800638e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	3310      	adds	r3, #16
 800636c:	4618      	mov	r0, r3
 800636e:	f000 fd07 	bl	8006d80 <xTaskRemoveFromEventList>
 8006372:	4603      	mov	r3, r0
 8006374:	2b00      	cmp	r3, #0
 8006376:	d001      	beq.n	800637c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006378:	f000 fddc 	bl	8006f34 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800637c:	7bbb      	ldrb	r3, [r7, #14]
 800637e:	3b01      	subs	r3, #1
 8006380:	b2db      	uxtb	r3, r3
 8006382:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006384:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006388:	2b00      	cmp	r3, #0
 800638a:	dce9      	bgt.n	8006360 <prvUnlockQueue+0x60>
 800638c:	e000      	b.n	8006390 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800638e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	22ff      	movs	r2, #255	; 0xff
 8006394:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006398:	f001 fa34 	bl	8007804 <vPortExitCritical>
}
 800639c:	bf00      	nop
 800639e:	3710      	adds	r7, #16
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80063ac:	f001 f9fa 	bl	80077a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d102      	bne.n	80063be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80063b8:	2301      	movs	r3, #1
 80063ba:	60fb      	str	r3, [r7, #12]
 80063bc:	e001      	b.n	80063c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80063be:	2300      	movs	r3, #0
 80063c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80063c2:	f001 fa1f 	bl	8007804 <vPortExitCritical>

	return xReturn;
 80063c6:	68fb      	ldr	r3, [r7, #12]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3710      	adds	r7, #16
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}

080063d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80063d0:	b580      	push	{r7, lr}
 80063d2:	b084      	sub	sp, #16
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80063d8:	f001 f9e4 	bl	80077a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063e4:	429a      	cmp	r2, r3
 80063e6:	d102      	bne.n	80063ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80063e8:	2301      	movs	r3, #1
 80063ea:	60fb      	str	r3, [r7, #12]
 80063ec:	e001      	b.n	80063f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80063ee:	2300      	movs	r3, #0
 80063f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80063f2:	f001 fa07 	bl	8007804 <vPortExitCritical>

	return xReturn;
 80063f6:	68fb      	ldr	r3, [r7, #12]
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3710      	adds	r7, #16
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}

08006400 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006400:	b580      	push	{r7, lr}
 8006402:	b08e      	sub	sp, #56	; 0x38
 8006404:	af04      	add	r7, sp, #16
 8006406:	60f8      	str	r0, [r7, #12]
 8006408:	60b9      	str	r1, [r7, #8]
 800640a:	607a      	str	r2, [r7, #4]
 800640c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800640e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006410:	2b00      	cmp	r3, #0
 8006412:	d10a      	bne.n	800642a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006418:	f383 8811 	msr	BASEPRI, r3
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	f3bf 8f4f 	dsb	sy
 8006424:	623b      	str	r3, [r7, #32]
}
 8006426:	bf00      	nop
 8006428:	e7fe      	b.n	8006428 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800642a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10a      	bne.n	8006446 <xTaskCreateStatic+0x46>
	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	61fb      	str	r3, [r7, #28]
}
 8006442:	bf00      	nop
 8006444:	e7fe      	b.n	8006444 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006446:	23b4      	movs	r3, #180	; 0xb4
 8006448:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800644a:	693b      	ldr	r3, [r7, #16]
 800644c:	2bb4      	cmp	r3, #180	; 0xb4
 800644e:	d00a      	beq.n	8006466 <xTaskCreateStatic+0x66>
	__asm volatile
 8006450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006454:	f383 8811 	msr	BASEPRI, r3
 8006458:	f3bf 8f6f 	isb	sy
 800645c:	f3bf 8f4f 	dsb	sy
 8006460:	61bb      	str	r3, [r7, #24]
}
 8006462:	bf00      	nop
 8006464:	e7fe      	b.n	8006464 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006466:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800646a:	2b00      	cmp	r3, #0
 800646c:	d01e      	beq.n	80064ac <xTaskCreateStatic+0xac>
 800646e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006470:	2b00      	cmp	r3, #0
 8006472:	d01b      	beq.n	80064ac <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006476:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800647c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800647e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006480:	2202      	movs	r2, #2
 8006482:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006486:	2300      	movs	r3, #0
 8006488:	9303      	str	r3, [sp, #12]
 800648a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648c:	9302      	str	r3, [sp, #8]
 800648e:	f107 0314 	add.w	r3, r7, #20
 8006492:	9301      	str	r3, [sp, #4]
 8006494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006496:	9300      	str	r3, [sp, #0]
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	68b9      	ldr	r1, [r7, #8]
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 f850 	bl	8006544 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80064a4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80064a6:	f000 f8eb 	bl	8006680 <prvAddNewTaskToReadyList>
 80064aa:	e001      	b.n	80064b0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80064ac:	2300      	movs	r3, #0
 80064ae:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80064b0:	697b      	ldr	r3, [r7, #20]
	}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3728      	adds	r7, #40	; 0x28
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b08c      	sub	sp, #48	; 0x30
 80064be:	af04      	add	r7, sp, #16
 80064c0:	60f8      	str	r0, [r7, #12]
 80064c2:	60b9      	str	r1, [r7, #8]
 80064c4:	603b      	str	r3, [r7, #0]
 80064c6:	4613      	mov	r3, r2
 80064c8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80064ca:	88fb      	ldrh	r3, [r7, #6]
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	4618      	mov	r0, r3
 80064d0:	f001 fa8a 	bl	80079e8 <pvPortMalloc>
 80064d4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d00e      	beq.n	80064fa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80064dc:	20b4      	movs	r0, #180	; 0xb4
 80064de:	f001 fa83 	bl	80079e8 <pvPortMalloc>
 80064e2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d003      	beq.n	80064f2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	697a      	ldr	r2, [r7, #20]
 80064ee:	631a      	str	r2, [r3, #48]	; 0x30
 80064f0:	e005      	b.n	80064fe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80064f2:	6978      	ldr	r0, [r7, #20]
 80064f4:	f001 fb44 	bl	8007b80 <vPortFree>
 80064f8:	e001      	b.n	80064fe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80064fa:	2300      	movs	r3, #0
 80064fc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d017      	beq.n	8006534 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800650c:	88fa      	ldrh	r2, [r7, #6]
 800650e:	2300      	movs	r3, #0
 8006510:	9303      	str	r3, [sp, #12]
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	9302      	str	r3, [sp, #8]
 8006516:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006518:	9301      	str	r3, [sp, #4]
 800651a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800651c:	9300      	str	r3, [sp, #0]
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	68b9      	ldr	r1, [r7, #8]
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f000 f80e 	bl	8006544 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006528:	69f8      	ldr	r0, [r7, #28]
 800652a:	f000 f8a9 	bl	8006680 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800652e:	2301      	movs	r3, #1
 8006530:	61bb      	str	r3, [r7, #24]
 8006532:	e002      	b.n	800653a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006534:	f04f 33ff 	mov.w	r3, #4294967295
 8006538:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800653a:	69bb      	ldr	r3, [r7, #24]
	}
 800653c:	4618      	mov	r0, r3
 800653e:	3720      	adds	r7, #32
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}

08006544 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b088      	sub	sp, #32
 8006548:	af00      	add	r7, sp, #0
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	607a      	str	r2, [r7, #4]
 8006550:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006554:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800655c:	3b01      	subs	r3, #1
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	4413      	add	r3, r2
 8006562:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006564:	69bb      	ldr	r3, [r7, #24]
 8006566:	f023 0307 	bic.w	r3, r3, #7
 800656a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	f003 0307 	and.w	r3, r3, #7
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00a      	beq.n	800658c <prvInitialiseNewTask+0x48>
	__asm volatile
 8006576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800657a:	f383 8811 	msr	BASEPRI, r3
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	f3bf 8f4f 	dsb	sy
 8006586:	617b      	str	r3, [r7, #20]
}
 8006588:	bf00      	nop
 800658a:	e7fe      	b.n	800658a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d01f      	beq.n	80065d2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006592:	2300      	movs	r3, #0
 8006594:	61fb      	str	r3, [r7, #28]
 8006596:	e012      	b.n	80065be <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006598:	68ba      	ldr	r2, [r7, #8]
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	4413      	add	r3, r2
 800659e:	7819      	ldrb	r1, [r3, #0]
 80065a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	4413      	add	r3, r2
 80065a6:	3334      	adds	r3, #52	; 0x34
 80065a8:	460a      	mov	r2, r1
 80065aa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80065ac:	68ba      	ldr	r2, [r7, #8]
 80065ae:	69fb      	ldr	r3, [r7, #28]
 80065b0:	4413      	add	r3, r2
 80065b2:	781b      	ldrb	r3, [r3, #0]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d006      	beq.n	80065c6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	3301      	adds	r3, #1
 80065bc:	61fb      	str	r3, [r7, #28]
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	2b0f      	cmp	r3, #15
 80065c2:	d9e9      	bls.n	8006598 <prvInitialiseNewTask+0x54>
 80065c4:	e000      	b.n	80065c8 <prvInitialiseNewTask+0x84>
			{
				break;
 80065c6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80065c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ca:	2200      	movs	r2, #0
 80065cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065d0:	e003      	b.n	80065da <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80065d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80065da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065dc:	2b06      	cmp	r3, #6
 80065de:	d901      	bls.n	80065e4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80065e0:	2306      	movs	r3, #6
 80065e2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80065e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065e8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80065ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065ee:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80065f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f2:	2200      	movs	r2, #0
 80065f4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80065f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f8:	3304      	adds	r3, #4
 80065fa:	4618      	mov	r0, r3
 80065fc:	f7ff f8a6 	bl	800574c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006602:	3318      	adds	r3, #24
 8006604:	4618      	mov	r0, r3
 8006606:	f7ff f8a1 	bl	800574c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800660a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800660c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800660e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006612:	f1c3 0207 	rsb	r2, r3, #7
 8006616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006618:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800661a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800661c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800661e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006622:	2200      	movs	r2, #0
 8006624:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800662a:	2200      	movs	r2, #0
 800662c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006632:	334c      	adds	r3, #76	; 0x4c
 8006634:	2260      	movs	r2, #96	; 0x60
 8006636:	2100      	movs	r1, #0
 8006638:	4618      	mov	r0, r3
 800663a:	f001 fd00 	bl	800803e <memset>
 800663e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006640:	4a0c      	ldr	r2, [pc, #48]	; (8006674 <prvInitialiseNewTask+0x130>)
 8006642:	651a      	str	r2, [r3, #80]	; 0x50
 8006644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006646:	4a0c      	ldr	r2, [pc, #48]	; (8006678 <prvInitialiseNewTask+0x134>)
 8006648:	655a      	str	r2, [r3, #84]	; 0x54
 800664a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800664c:	4a0b      	ldr	r2, [pc, #44]	; (800667c <prvInitialiseNewTask+0x138>)
 800664e:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006650:	683a      	ldr	r2, [r7, #0]
 8006652:	68f9      	ldr	r1, [r7, #12]
 8006654:	69b8      	ldr	r0, [r7, #24]
 8006656:	f000 ff75 	bl	8007544 <pxPortInitialiseStack>
 800665a:	4602      	mov	r2, r0
 800665c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800665e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006662:	2b00      	cmp	r3, #0
 8006664:	d002      	beq.n	800666c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006668:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800666a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800666c:	bf00      	nop
 800666e:	3720      	adds	r7, #32
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	0800aefc 	.word	0x0800aefc
 8006678:	0800af1c 	.word	0x0800af1c
 800667c:	0800aedc 	.word	0x0800aedc

08006680 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b082      	sub	sp, #8
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006688:	f001 f88c 	bl	80077a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800668c:	4b2a      	ldr	r3, [pc, #168]	; (8006738 <prvAddNewTaskToReadyList+0xb8>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	3301      	adds	r3, #1
 8006692:	4a29      	ldr	r2, [pc, #164]	; (8006738 <prvAddNewTaskToReadyList+0xb8>)
 8006694:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006696:	4b29      	ldr	r3, [pc, #164]	; (800673c <prvAddNewTaskToReadyList+0xbc>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d109      	bne.n	80066b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800669e:	4a27      	ldr	r2, [pc, #156]	; (800673c <prvAddNewTaskToReadyList+0xbc>)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80066a4:	4b24      	ldr	r3, [pc, #144]	; (8006738 <prvAddNewTaskToReadyList+0xb8>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d110      	bne.n	80066ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80066ac:	f000 fc66 	bl	8006f7c <prvInitialiseTaskLists>
 80066b0:	e00d      	b.n	80066ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80066b2:	4b23      	ldr	r3, [pc, #140]	; (8006740 <prvAddNewTaskToReadyList+0xc0>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d109      	bne.n	80066ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80066ba:	4b20      	ldr	r3, [pc, #128]	; (800673c <prvAddNewTaskToReadyList+0xbc>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d802      	bhi.n	80066ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80066c8:	4a1c      	ldr	r2, [pc, #112]	; (800673c <prvAddNewTaskToReadyList+0xbc>)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80066ce:	4b1d      	ldr	r3, [pc, #116]	; (8006744 <prvAddNewTaskToReadyList+0xc4>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3301      	adds	r3, #1
 80066d4:	4a1b      	ldr	r2, [pc, #108]	; (8006744 <prvAddNewTaskToReadyList+0xc4>)
 80066d6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066dc:	2201      	movs	r2, #1
 80066de:	409a      	lsls	r2, r3
 80066e0:	4b19      	ldr	r3, [pc, #100]	; (8006748 <prvAddNewTaskToReadyList+0xc8>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	4a18      	ldr	r2, [pc, #96]	; (8006748 <prvAddNewTaskToReadyList+0xc8>)
 80066e8:	6013      	str	r3, [r2, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066ee:	4613      	mov	r3, r2
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	4413      	add	r3, r2
 80066f4:	009b      	lsls	r3, r3, #2
 80066f6:	4a15      	ldr	r2, [pc, #84]	; (800674c <prvAddNewTaskToReadyList+0xcc>)
 80066f8:	441a      	add	r2, r3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	3304      	adds	r3, #4
 80066fe:	4619      	mov	r1, r3
 8006700:	4610      	mov	r0, r2
 8006702:	f7ff f830 	bl	8005766 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006706:	f001 f87d 	bl	8007804 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800670a:	4b0d      	ldr	r3, [pc, #52]	; (8006740 <prvAddNewTaskToReadyList+0xc0>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d00e      	beq.n	8006730 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006712:	4b0a      	ldr	r3, [pc, #40]	; (800673c <prvAddNewTaskToReadyList+0xbc>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800671c:	429a      	cmp	r2, r3
 800671e:	d207      	bcs.n	8006730 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006720:	4b0b      	ldr	r3, [pc, #44]	; (8006750 <prvAddNewTaskToReadyList+0xd0>)
 8006722:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006726:	601a      	str	r2, [r3, #0]
 8006728:	f3bf 8f4f 	dsb	sy
 800672c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006730:	bf00      	nop
 8006732:	3708      	adds	r7, #8
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	20000fb4 	.word	0x20000fb4
 800673c:	20000eb4 	.word	0x20000eb4
 8006740:	20000fc0 	.word	0x20000fc0
 8006744:	20000fd0 	.word	0x20000fd0
 8006748:	20000fbc 	.word	0x20000fbc
 800674c:	20000eb8 	.word	0x20000eb8
 8006750:	e000ed04 	.word	0xe000ed04

08006754 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8006754:	b580      	push	{r7, lr}
 8006756:	b084      	sub	sp, #16
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800675c:	f001 f822 	bl	80077a4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d102      	bne.n	800676c <vTaskDelete+0x18>
 8006766:	4b39      	ldr	r3, [pc, #228]	; (800684c <vTaskDelete+0xf8>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	e000      	b.n	800676e <vTaskDelete+0x1a>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	3304      	adds	r3, #4
 8006774:	4618      	mov	r0, r3
 8006776:	f7ff f853 	bl	8005820 <uxListRemove>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d115      	bne.n	80067ac <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006784:	4932      	ldr	r1, [pc, #200]	; (8006850 <vTaskDelete+0xfc>)
 8006786:	4613      	mov	r3, r2
 8006788:	009b      	lsls	r3, r3, #2
 800678a:	4413      	add	r3, r2
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	440b      	add	r3, r1
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d10a      	bne.n	80067ac <vTaskDelete+0x58>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800679a:	2201      	movs	r2, #1
 800679c:	fa02 f303 	lsl.w	r3, r2, r3
 80067a0:	43da      	mvns	r2, r3
 80067a2:	4b2c      	ldr	r3, [pc, #176]	; (8006854 <vTaskDelete+0x100>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4013      	ands	r3, r2
 80067a8:	4a2a      	ldr	r2, [pc, #168]	; (8006854 <vTaskDelete+0x100>)
 80067aa:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d004      	beq.n	80067be <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	3318      	adds	r3, #24
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7ff f831 	bl	8005820 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80067be:	4b26      	ldr	r3, [pc, #152]	; (8006858 <vTaskDelete+0x104>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	3301      	adds	r3, #1
 80067c4:	4a24      	ldr	r2, [pc, #144]	; (8006858 <vTaskDelete+0x104>)
 80067c6:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80067c8:	4b20      	ldr	r3, [pc, #128]	; (800684c <vTaskDelete+0xf8>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	68fa      	ldr	r2, [r7, #12]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d10b      	bne.n	80067ea <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	3304      	adds	r3, #4
 80067d6:	4619      	mov	r1, r3
 80067d8:	4820      	ldr	r0, [pc, #128]	; (800685c <vTaskDelete+0x108>)
 80067da:	f7fe ffc4 	bl	8005766 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80067de:	4b20      	ldr	r3, [pc, #128]	; (8006860 <vTaskDelete+0x10c>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	3301      	adds	r3, #1
 80067e4:	4a1e      	ldr	r2, [pc, #120]	; (8006860 <vTaskDelete+0x10c>)
 80067e6:	6013      	str	r3, [r2, #0]
 80067e8:	e009      	b.n	80067fe <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80067ea:	4b1e      	ldr	r3, [pc, #120]	; (8006864 <vTaskDelete+0x110>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	3b01      	subs	r3, #1
 80067f0:	4a1c      	ldr	r2, [pc, #112]	; (8006864 <vTaskDelete+0x110>)
 80067f2:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f000 fc2f 	bl	8007058 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80067fa:	f000 fc61 	bl	80070c0 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80067fe:	f001 f801 	bl	8007804 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8006802:	4b19      	ldr	r3, [pc, #100]	; (8006868 <vTaskDelete+0x114>)
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d01b      	beq.n	8006842 <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 800680a:	4b10      	ldr	r3, [pc, #64]	; (800684c <vTaskDelete+0xf8>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68fa      	ldr	r2, [r7, #12]
 8006810:	429a      	cmp	r2, r3
 8006812:	d116      	bne.n	8006842 <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8006814:	4b15      	ldr	r3, [pc, #84]	; (800686c <vTaskDelete+0x118>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00a      	beq.n	8006832 <vTaskDelete+0xde>
	__asm volatile
 800681c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006820:	f383 8811 	msr	BASEPRI, r3
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	f3bf 8f4f 	dsb	sy
 800682c:	60bb      	str	r3, [r7, #8]
}
 800682e:	bf00      	nop
 8006830:	e7fe      	b.n	8006830 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8006832:	4b0f      	ldr	r3, [pc, #60]	; (8006870 <vTaskDelete+0x11c>)
 8006834:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006838:	601a      	str	r2, [r3, #0]
 800683a:	f3bf 8f4f 	dsb	sy
 800683e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006842:	bf00      	nop
 8006844:	3710      	adds	r7, #16
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
 800684a:	bf00      	nop
 800684c:	20000eb4 	.word	0x20000eb4
 8006850:	20000eb8 	.word	0x20000eb8
 8006854:	20000fbc 	.word	0x20000fbc
 8006858:	20000fd0 	.word	0x20000fd0
 800685c:	20000f88 	.word	0x20000f88
 8006860:	20000f9c 	.word	0x20000f9c
 8006864:	20000fb4 	.word	0x20000fb4
 8006868:	20000fc0 	.word	0x20000fc0
 800686c:	20000fdc 	.word	0x20000fdc
 8006870:	e000ed04 	.word	0xe000ed04

08006874 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800687c:	2300      	movs	r3, #0
 800687e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d017      	beq.n	80068b6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006886:	4b13      	ldr	r3, [pc, #76]	; (80068d4 <vTaskDelay+0x60>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d00a      	beq.n	80068a4 <vTaskDelay+0x30>
	__asm volatile
 800688e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006892:	f383 8811 	msr	BASEPRI, r3
 8006896:	f3bf 8f6f 	isb	sy
 800689a:	f3bf 8f4f 	dsb	sy
 800689e:	60bb      	str	r3, [r7, #8]
}
 80068a0:	bf00      	nop
 80068a2:	e7fe      	b.n	80068a2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80068a4:	f000 f884 	bl	80069b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80068a8:	2100      	movs	r1, #0
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f000 fde4 	bl	8007478 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80068b0:	f000 f88c 	bl	80069cc <xTaskResumeAll>
 80068b4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d107      	bne.n	80068cc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80068bc:	4b06      	ldr	r3, [pc, #24]	; (80068d8 <vTaskDelay+0x64>)
 80068be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068c2:	601a      	str	r2, [r3, #0]
 80068c4:	f3bf 8f4f 	dsb	sy
 80068c8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80068cc:	bf00      	nop
 80068ce:	3710      	adds	r7, #16
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd80      	pop	{r7, pc}
 80068d4:	20000fdc 	.word	0x20000fdc
 80068d8:	e000ed04 	.word	0xe000ed04

080068dc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b08a      	sub	sp, #40	; 0x28
 80068e0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80068e2:	2300      	movs	r3, #0
 80068e4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80068e6:	2300      	movs	r3, #0
 80068e8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80068ea:	463a      	mov	r2, r7
 80068ec:	1d39      	adds	r1, r7, #4
 80068ee:	f107 0308 	add.w	r3, r7, #8
 80068f2:	4618      	mov	r0, r3
 80068f4:	f7fa fada 	bl	8000eac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80068f8:	6839      	ldr	r1, [r7, #0]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	9202      	str	r2, [sp, #8]
 8006900:	9301      	str	r3, [sp, #4]
 8006902:	2300      	movs	r3, #0
 8006904:	9300      	str	r3, [sp, #0]
 8006906:	2300      	movs	r3, #0
 8006908:	460a      	mov	r2, r1
 800690a:	4921      	ldr	r1, [pc, #132]	; (8006990 <vTaskStartScheduler+0xb4>)
 800690c:	4821      	ldr	r0, [pc, #132]	; (8006994 <vTaskStartScheduler+0xb8>)
 800690e:	f7ff fd77 	bl	8006400 <xTaskCreateStatic>
 8006912:	4603      	mov	r3, r0
 8006914:	4a20      	ldr	r2, [pc, #128]	; (8006998 <vTaskStartScheduler+0xbc>)
 8006916:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006918:	4b1f      	ldr	r3, [pc, #124]	; (8006998 <vTaskStartScheduler+0xbc>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006920:	2301      	movs	r3, #1
 8006922:	617b      	str	r3, [r7, #20]
 8006924:	e001      	b.n	800692a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006926:	2300      	movs	r3, #0
 8006928:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	2b01      	cmp	r3, #1
 800692e:	d11b      	bne.n	8006968 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006934:	f383 8811 	msr	BASEPRI, r3
 8006938:	f3bf 8f6f 	isb	sy
 800693c:	f3bf 8f4f 	dsb	sy
 8006940:	613b      	str	r3, [r7, #16]
}
 8006942:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006944:	4b15      	ldr	r3, [pc, #84]	; (800699c <vTaskStartScheduler+0xc0>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	334c      	adds	r3, #76	; 0x4c
 800694a:	4a15      	ldr	r2, [pc, #84]	; (80069a0 <vTaskStartScheduler+0xc4>)
 800694c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800694e:	4b15      	ldr	r3, [pc, #84]	; (80069a4 <vTaskStartScheduler+0xc8>)
 8006950:	f04f 32ff 	mov.w	r2, #4294967295
 8006954:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006956:	4b14      	ldr	r3, [pc, #80]	; (80069a8 <vTaskStartScheduler+0xcc>)
 8006958:	2201      	movs	r2, #1
 800695a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800695c:	4b13      	ldr	r3, [pc, #76]	; (80069ac <vTaskStartScheduler+0xd0>)
 800695e:	2200      	movs	r2, #0
 8006960:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006962:	f000 fe7d 	bl	8007660 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006966:	e00e      	b.n	8006986 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800696e:	d10a      	bne.n	8006986 <vTaskStartScheduler+0xaa>
	__asm volatile
 8006970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006974:	f383 8811 	msr	BASEPRI, r3
 8006978:	f3bf 8f6f 	isb	sy
 800697c:	f3bf 8f4f 	dsb	sy
 8006980:	60fb      	str	r3, [r7, #12]
}
 8006982:	bf00      	nop
 8006984:	e7fe      	b.n	8006984 <vTaskStartScheduler+0xa8>
}
 8006986:	bf00      	nop
 8006988:	3718      	adds	r7, #24
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}
 800698e:	bf00      	nop
 8006990:	0800ae8c 	.word	0x0800ae8c
 8006994:	08006f4d 	.word	0x08006f4d
 8006998:	20000fd8 	.word	0x20000fd8
 800699c:	20000eb4 	.word	0x20000eb4
 80069a0:	20000010 	.word	0x20000010
 80069a4:	20000fd4 	.word	0x20000fd4
 80069a8:	20000fc0 	.word	0x20000fc0
 80069ac:	20000fb8 	.word	0x20000fb8

080069b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80069b0:	b480      	push	{r7}
 80069b2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80069b4:	4b04      	ldr	r3, [pc, #16]	; (80069c8 <vTaskSuspendAll+0x18>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	3301      	adds	r3, #1
 80069ba:	4a03      	ldr	r2, [pc, #12]	; (80069c8 <vTaskSuspendAll+0x18>)
 80069bc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80069be:	bf00      	nop
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr
 80069c8:	20000fdc 	.word	0x20000fdc

080069cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b084      	sub	sp, #16
 80069d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80069d2:	2300      	movs	r3, #0
 80069d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80069d6:	2300      	movs	r3, #0
 80069d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80069da:	4b41      	ldr	r3, [pc, #260]	; (8006ae0 <xTaskResumeAll+0x114>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d10a      	bne.n	80069f8 <xTaskResumeAll+0x2c>
	__asm volatile
 80069e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069e6:	f383 8811 	msr	BASEPRI, r3
 80069ea:	f3bf 8f6f 	isb	sy
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	603b      	str	r3, [r7, #0]
}
 80069f4:	bf00      	nop
 80069f6:	e7fe      	b.n	80069f6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80069f8:	f000 fed4 	bl	80077a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80069fc:	4b38      	ldr	r3, [pc, #224]	; (8006ae0 <xTaskResumeAll+0x114>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	3b01      	subs	r3, #1
 8006a02:	4a37      	ldr	r2, [pc, #220]	; (8006ae0 <xTaskResumeAll+0x114>)
 8006a04:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a06:	4b36      	ldr	r3, [pc, #216]	; (8006ae0 <xTaskResumeAll+0x114>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d161      	bne.n	8006ad2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006a0e:	4b35      	ldr	r3, [pc, #212]	; (8006ae4 <xTaskResumeAll+0x118>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d05d      	beq.n	8006ad2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a16:	e02e      	b.n	8006a76 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a18:	4b33      	ldr	r3, [pc, #204]	; (8006ae8 <xTaskResumeAll+0x11c>)
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	3318      	adds	r3, #24
 8006a24:	4618      	mov	r0, r3
 8006a26:	f7fe fefb 	bl	8005820 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	3304      	adds	r3, #4
 8006a2e:	4618      	mov	r0, r3
 8006a30:	f7fe fef6 	bl	8005820 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a38:	2201      	movs	r2, #1
 8006a3a:	409a      	lsls	r2, r3
 8006a3c:	4b2b      	ldr	r3, [pc, #172]	; (8006aec <xTaskResumeAll+0x120>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	4a2a      	ldr	r2, [pc, #168]	; (8006aec <xTaskResumeAll+0x120>)
 8006a44:	6013      	str	r3, [r2, #0]
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a4a:	4613      	mov	r3, r2
 8006a4c:	009b      	lsls	r3, r3, #2
 8006a4e:	4413      	add	r3, r2
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	4a27      	ldr	r2, [pc, #156]	; (8006af0 <xTaskResumeAll+0x124>)
 8006a54:	441a      	add	r2, r3
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	3304      	adds	r3, #4
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	4610      	mov	r0, r2
 8006a5e:	f7fe fe82 	bl	8005766 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a66:	4b23      	ldr	r3, [pc, #140]	; (8006af4 <xTaskResumeAll+0x128>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d302      	bcc.n	8006a76 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8006a70:	4b21      	ldr	r3, [pc, #132]	; (8006af8 <xTaskResumeAll+0x12c>)
 8006a72:	2201      	movs	r2, #1
 8006a74:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a76:	4b1c      	ldr	r3, [pc, #112]	; (8006ae8 <xTaskResumeAll+0x11c>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1cc      	bne.n	8006a18 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d001      	beq.n	8006a88 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006a84:	f000 fb1c 	bl	80070c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006a88:	4b1c      	ldr	r3, [pc, #112]	; (8006afc <xTaskResumeAll+0x130>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d010      	beq.n	8006ab6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006a94:	f000 f836 	bl	8006b04 <xTaskIncrementTick>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d002      	beq.n	8006aa4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006a9e:	4b16      	ldr	r3, [pc, #88]	; (8006af8 <xTaskResumeAll+0x12c>)
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	3b01      	subs	r3, #1
 8006aa8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d1f1      	bne.n	8006a94 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8006ab0:	4b12      	ldr	r3, [pc, #72]	; (8006afc <xTaskResumeAll+0x130>)
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006ab6:	4b10      	ldr	r3, [pc, #64]	; (8006af8 <xTaskResumeAll+0x12c>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d009      	beq.n	8006ad2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006ac2:	4b0f      	ldr	r3, [pc, #60]	; (8006b00 <xTaskResumeAll+0x134>)
 8006ac4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ac8:	601a      	str	r2, [r3, #0]
 8006aca:	f3bf 8f4f 	dsb	sy
 8006ace:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006ad2:	f000 fe97 	bl	8007804 <vPortExitCritical>

	return xAlreadyYielded;
 8006ad6:	68bb      	ldr	r3, [r7, #8]
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}
 8006ae0:	20000fdc 	.word	0x20000fdc
 8006ae4:	20000fb4 	.word	0x20000fb4
 8006ae8:	20000f74 	.word	0x20000f74
 8006aec:	20000fbc 	.word	0x20000fbc
 8006af0:	20000eb8 	.word	0x20000eb8
 8006af4:	20000eb4 	.word	0x20000eb4
 8006af8:	20000fc8 	.word	0x20000fc8
 8006afc:	20000fc4 	.word	0x20000fc4
 8006b00:	e000ed04 	.word	0xe000ed04

08006b04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b086      	sub	sp, #24
 8006b08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b0e:	4b4e      	ldr	r3, [pc, #312]	; (8006c48 <xTaskIncrementTick+0x144>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	f040 808e 	bne.w	8006c34 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006b18:	4b4c      	ldr	r3, [pc, #304]	; (8006c4c <xTaskIncrementTick+0x148>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	3301      	adds	r3, #1
 8006b1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006b20:	4a4a      	ldr	r2, [pc, #296]	; (8006c4c <xTaskIncrementTick+0x148>)
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d120      	bne.n	8006b6e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8006b2c:	4b48      	ldr	r3, [pc, #288]	; (8006c50 <xTaskIncrementTick+0x14c>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00a      	beq.n	8006b4c <xTaskIncrementTick+0x48>
	__asm volatile
 8006b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b3a:	f383 8811 	msr	BASEPRI, r3
 8006b3e:	f3bf 8f6f 	isb	sy
 8006b42:	f3bf 8f4f 	dsb	sy
 8006b46:	603b      	str	r3, [r7, #0]
}
 8006b48:	bf00      	nop
 8006b4a:	e7fe      	b.n	8006b4a <xTaskIncrementTick+0x46>
 8006b4c:	4b40      	ldr	r3, [pc, #256]	; (8006c50 <xTaskIncrementTick+0x14c>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	60fb      	str	r3, [r7, #12]
 8006b52:	4b40      	ldr	r3, [pc, #256]	; (8006c54 <xTaskIncrementTick+0x150>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a3e      	ldr	r2, [pc, #248]	; (8006c50 <xTaskIncrementTick+0x14c>)
 8006b58:	6013      	str	r3, [r2, #0]
 8006b5a:	4a3e      	ldr	r2, [pc, #248]	; (8006c54 <xTaskIncrementTick+0x150>)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	6013      	str	r3, [r2, #0]
 8006b60:	4b3d      	ldr	r3, [pc, #244]	; (8006c58 <xTaskIncrementTick+0x154>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	3301      	adds	r3, #1
 8006b66:	4a3c      	ldr	r2, [pc, #240]	; (8006c58 <xTaskIncrementTick+0x154>)
 8006b68:	6013      	str	r3, [r2, #0]
 8006b6a:	f000 faa9 	bl	80070c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006b6e:	4b3b      	ldr	r3, [pc, #236]	; (8006c5c <xTaskIncrementTick+0x158>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	693a      	ldr	r2, [r7, #16]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d348      	bcc.n	8006c0a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b78:	4b35      	ldr	r3, [pc, #212]	; (8006c50 <xTaskIncrementTick+0x14c>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d104      	bne.n	8006b8c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b82:	4b36      	ldr	r3, [pc, #216]	; (8006c5c <xTaskIncrementTick+0x158>)
 8006b84:	f04f 32ff 	mov.w	r2, #4294967295
 8006b88:	601a      	str	r2, [r3, #0]
					break;
 8006b8a:	e03e      	b.n	8006c0a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b8c:	4b30      	ldr	r3, [pc, #192]	; (8006c50 <xTaskIncrementTick+0x14c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006b9c:	693a      	ldr	r2, [r7, #16]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d203      	bcs.n	8006bac <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ba4:	4a2d      	ldr	r2, [pc, #180]	; (8006c5c <xTaskIncrementTick+0x158>)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006baa:	e02e      	b.n	8006c0a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	3304      	adds	r3, #4
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f7fe fe35 	bl	8005820 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d004      	beq.n	8006bc8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	3318      	adds	r3, #24
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f7fe fe2c 	bl	8005820 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bcc:	2201      	movs	r2, #1
 8006bce:	409a      	lsls	r2, r3
 8006bd0:	4b23      	ldr	r3, [pc, #140]	; (8006c60 <xTaskIncrementTick+0x15c>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	4a22      	ldr	r2, [pc, #136]	; (8006c60 <xTaskIncrementTick+0x15c>)
 8006bd8:	6013      	str	r3, [r2, #0]
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bde:	4613      	mov	r3, r2
 8006be0:	009b      	lsls	r3, r3, #2
 8006be2:	4413      	add	r3, r2
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	4a1f      	ldr	r2, [pc, #124]	; (8006c64 <xTaskIncrementTick+0x160>)
 8006be8:	441a      	add	r2, r3
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	3304      	adds	r3, #4
 8006bee:	4619      	mov	r1, r3
 8006bf0:	4610      	mov	r0, r2
 8006bf2:	f7fe fdb8 	bl	8005766 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006bf6:	68bb      	ldr	r3, [r7, #8]
 8006bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bfa:	4b1b      	ldr	r3, [pc, #108]	; (8006c68 <xTaskIncrementTick+0x164>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d3b9      	bcc.n	8006b78 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006c04:	2301      	movs	r3, #1
 8006c06:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c08:	e7b6      	b.n	8006b78 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006c0a:	4b17      	ldr	r3, [pc, #92]	; (8006c68 <xTaskIncrementTick+0x164>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c10:	4914      	ldr	r1, [pc, #80]	; (8006c64 <xTaskIncrementTick+0x160>)
 8006c12:	4613      	mov	r3, r2
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	4413      	add	r3, r2
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	440b      	add	r3, r1
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d901      	bls.n	8006c26 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006c22:	2301      	movs	r3, #1
 8006c24:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006c26:	4b11      	ldr	r3, [pc, #68]	; (8006c6c <xTaskIncrementTick+0x168>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d007      	beq.n	8006c3e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	617b      	str	r3, [r7, #20]
 8006c32:	e004      	b.n	8006c3e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006c34:	4b0e      	ldr	r3, [pc, #56]	; (8006c70 <xTaskIncrementTick+0x16c>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	4a0d      	ldr	r2, [pc, #52]	; (8006c70 <xTaskIncrementTick+0x16c>)
 8006c3c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006c3e:	697b      	ldr	r3, [r7, #20]
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	3718      	adds	r7, #24
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	20000fdc 	.word	0x20000fdc
 8006c4c:	20000fb8 	.word	0x20000fb8
 8006c50:	20000f6c 	.word	0x20000f6c
 8006c54:	20000f70 	.word	0x20000f70
 8006c58:	20000fcc 	.word	0x20000fcc
 8006c5c:	20000fd4 	.word	0x20000fd4
 8006c60:	20000fbc 	.word	0x20000fbc
 8006c64:	20000eb8 	.word	0x20000eb8
 8006c68:	20000eb4 	.word	0x20000eb4
 8006c6c:	20000fc8 	.word	0x20000fc8
 8006c70:	20000fc4 	.word	0x20000fc4

08006c74 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006c74:	b480      	push	{r7}
 8006c76:	b087      	sub	sp, #28
 8006c78:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006c7a:	4b29      	ldr	r3, [pc, #164]	; (8006d20 <vTaskSwitchContext+0xac>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d003      	beq.n	8006c8a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006c82:	4b28      	ldr	r3, [pc, #160]	; (8006d24 <vTaskSwitchContext+0xb0>)
 8006c84:	2201      	movs	r2, #1
 8006c86:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006c88:	e044      	b.n	8006d14 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8006c8a:	4b26      	ldr	r3, [pc, #152]	; (8006d24 <vTaskSwitchContext+0xb0>)
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c90:	4b25      	ldr	r3, [pc, #148]	; (8006d28 <vTaskSwitchContext+0xb4>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	fab3 f383 	clz	r3, r3
 8006c9c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006c9e:	7afb      	ldrb	r3, [r7, #11]
 8006ca0:	f1c3 031f 	rsb	r3, r3, #31
 8006ca4:	617b      	str	r3, [r7, #20]
 8006ca6:	4921      	ldr	r1, [pc, #132]	; (8006d2c <vTaskSwitchContext+0xb8>)
 8006ca8:	697a      	ldr	r2, [r7, #20]
 8006caa:	4613      	mov	r3, r2
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	4413      	add	r3, r2
 8006cb0:	009b      	lsls	r3, r3, #2
 8006cb2:	440b      	add	r3, r1
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d10a      	bne.n	8006cd0 <vTaskSwitchContext+0x5c>
	__asm volatile
 8006cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cbe:	f383 8811 	msr	BASEPRI, r3
 8006cc2:	f3bf 8f6f 	isb	sy
 8006cc6:	f3bf 8f4f 	dsb	sy
 8006cca:	607b      	str	r3, [r7, #4]
}
 8006ccc:	bf00      	nop
 8006cce:	e7fe      	b.n	8006cce <vTaskSwitchContext+0x5a>
 8006cd0:	697a      	ldr	r2, [r7, #20]
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	4413      	add	r3, r2
 8006cd8:	009b      	lsls	r3, r3, #2
 8006cda:	4a14      	ldr	r2, [pc, #80]	; (8006d2c <vTaskSwitchContext+0xb8>)
 8006cdc:	4413      	add	r3, r2
 8006cde:	613b      	str	r3, [r7, #16]
 8006ce0:	693b      	ldr	r3, [r7, #16]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	685a      	ldr	r2, [r3, #4]
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	605a      	str	r2, [r3, #4]
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	685a      	ldr	r2, [r3, #4]
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	3308      	adds	r3, #8
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d104      	bne.n	8006d00 <vTaskSwitchContext+0x8c>
 8006cf6:	693b      	ldr	r3, [r7, #16]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	685a      	ldr	r2, [r3, #4]
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	605a      	str	r2, [r3, #4]
 8006d00:	693b      	ldr	r3, [r7, #16]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	68db      	ldr	r3, [r3, #12]
 8006d06:	4a0a      	ldr	r2, [pc, #40]	; (8006d30 <vTaskSwitchContext+0xbc>)
 8006d08:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006d0a:	4b09      	ldr	r3, [pc, #36]	; (8006d30 <vTaskSwitchContext+0xbc>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	334c      	adds	r3, #76	; 0x4c
 8006d10:	4a08      	ldr	r2, [pc, #32]	; (8006d34 <vTaskSwitchContext+0xc0>)
 8006d12:	6013      	str	r3, [r2, #0]
}
 8006d14:	bf00      	nop
 8006d16:	371c      	adds	r7, #28
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1e:	4770      	bx	lr
 8006d20:	20000fdc 	.word	0x20000fdc
 8006d24:	20000fc8 	.word	0x20000fc8
 8006d28:	20000fbc 	.word	0x20000fbc
 8006d2c:	20000eb8 	.word	0x20000eb8
 8006d30:	20000eb4 	.word	0x20000eb4
 8006d34:	20000010 	.word	0x20000010

08006d38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b084      	sub	sp, #16
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d10a      	bne.n	8006d5e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d4c:	f383 8811 	msr	BASEPRI, r3
 8006d50:	f3bf 8f6f 	isb	sy
 8006d54:	f3bf 8f4f 	dsb	sy
 8006d58:	60fb      	str	r3, [r7, #12]
}
 8006d5a:	bf00      	nop
 8006d5c:	e7fe      	b.n	8006d5c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006d5e:	4b07      	ldr	r3, [pc, #28]	; (8006d7c <vTaskPlaceOnEventList+0x44>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	3318      	adds	r3, #24
 8006d64:	4619      	mov	r1, r3
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f7fe fd21 	bl	80057ae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006d6c:	2101      	movs	r1, #1
 8006d6e:	6838      	ldr	r0, [r7, #0]
 8006d70:	f000 fb82 	bl	8007478 <prvAddCurrentTaskToDelayedList>
}
 8006d74:	bf00      	nop
 8006d76:	3710      	adds	r7, #16
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	20000eb4 	.word	0x20000eb4

08006d80 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b086      	sub	sp, #24
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	68db      	ldr	r3, [r3, #12]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d10a      	bne.n	8006dac <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d9a:	f383 8811 	msr	BASEPRI, r3
 8006d9e:	f3bf 8f6f 	isb	sy
 8006da2:	f3bf 8f4f 	dsb	sy
 8006da6:	60fb      	str	r3, [r7, #12]
}
 8006da8:	bf00      	nop
 8006daa:	e7fe      	b.n	8006daa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	3318      	adds	r3, #24
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7fe fd35 	bl	8005820 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006db6:	4b1d      	ldr	r3, [pc, #116]	; (8006e2c <xTaskRemoveFromEventList+0xac>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d11c      	bne.n	8006df8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	3304      	adds	r3, #4
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7fe fd2c 	bl	8005820 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dcc:	2201      	movs	r2, #1
 8006dce:	409a      	lsls	r2, r3
 8006dd0:	4b17      	ldr	r3, [pc, #92]	; (8006e30 <xTaskRemoveFromEventList+0xb0>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	4a16      	ldr	r2, [pc, #88]	; (8006e30 <xTaskRemoveFromEventList+0xb0>)
 8006dd8:	6013      	str	r3, [r2, #0]
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dde:	4613      	mov	r3, r2
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	4413      	add	r3, r2
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	4a13      	ldr	r2, [pc, #76]	; (8006e34 <xTaskRemoveFromEventList+0xb4>)
 8006de8:	441a      	add	r2, r3
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	3304      	adds	r3, #4
 8006dee:	4619      	mov	r1, r3
 8006df0:	4610      	mov	r0, r2
 8006df2:	f7fe fcb8 	bl	8005766 <vListInsertEnd>
 8006df6:	e005      	b.n	8006e04 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	3318      	adds	r3, #24
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	480e      	ldr	r0, [pc, #56]	; (8006e38 <xTaskRemoveFromEventList+0xb8>)
 8006e00:	f7fe fcb1 	bl	8005766 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e08:	4b0c      	ldr	r3, [pc, #48]	; (8006e3c <xTaskRemoveFromEventList+0xbc>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d905      	bls.n	8006e1e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006e12:	2301      	movs	r3, #1
 8006e14:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006e16:	4b0a      	ldr	r3, [pc, #40]	; (8006e40 <xTaskRemoveFromEventList+0xc0>)
 8006e18:	2201      	movs	r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]
 8006e1c:	e001      	b.n	8006e22 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006e22:	697b      	ldr	r3, [r7, #20]
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3718      	adds	r7, #24
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	20000fdc 	.word	0x20000fdc
 8006e30:	20000fbc 	.word	0x20000fbc
 8006e34:	20000eb8 	.word	0x20000eb8
 8006e38:	20000f74 	.word	0x20000f74
 8006e3c:	20000eb4 	.word	0x20000eb4
 8006e40:	20000fc8 	.word	0x20000fc8

08006e44 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006e44:	b480      	push	{r7}
 8006e46:	b083      	sub	sp, #12
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e4c:	4b06      	ldr	r3, [pc, #24]	; (8006e68 <vTaskInternalSetTimeOutState+0x24>)
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e54:	4b05      	ldr	r3, [pc, #20]	; (8006e6c <vTaskInternalSetTimeOutState+0x28>)
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	605a      	str	r2, [r3, #4]
}
 8006e5c:	bf00      	nop
 8006e5e:	370c      	adds	r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr
 8006e68:	20000fcc 	.word	0x20000fcc
 8006e6c:	20000fb8 	.word	0x20000fb8

08006e70 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b088      	sub	sp, #32
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10a      	bne.n	8006e96 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e84:	f383 8811 	msr	BASEPRI, r3
 8006e88:	f3bf 8f6f 	isb	sy
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	613b      	str	r3, [r7, #16]
}
 8006e92:	bf00      	nop
 8006e94:	e7fe      	b.n	8006e94 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10a      	bne.n	8006eb2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea0:	f383 8811 	msr	BASEPRI, r3
 8006ea4:	f3bf 8f6f 	isb	sy
 8006ea8:	f3bf 8f4f 	dsb	sy
 8006eac:	60fb      	str	r3, [r7, #12]
}
 8006eae:	bf00      	nop
 8006eb0:	e7fe      	b.n	8006eb0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006eb2:	f000 fc77 	bl	80077a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006eb6:	4b1d      	ldr	r3, [pc, #116]	; (8006f2c <xTaskCheckForTimeOut+0xbc>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	69ba      	ldr	r2, [r7, #24]
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ece:	d102      	bne.n	8006ed6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	61fb      	str	r3, [r7, #28]
 8006ed4:	e023      	b.n	8006f1e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	4b15      	ldr	r3, [pc, #84]	; (8006f30 <xTaskCheckForTimeOut+0xc0>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d007      	beq.n	8006ef2 <xTaskCheckForTimeOut+0x82>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	69ba      	ldr	r2, [r7, #24]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d302      	bcc.n	8006ef2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006eec:	2301      	movs	r3, #1
 8006eee:	61fb      	str	r3, [r7, #28]
 8006ef0:	e015      	b.n	8006f1e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	697a      	ldr	r2, [r7, #20]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d20b      	bcs.n	8006f14 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	1ad2      	subs	r2, r2, r3
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f7ff ff9b 	bl	8006e44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	61fb      	str	r3, [r7, #28]
 8006f12:	e004      	b.n	8006f1e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	2200      	movs	r2, #0
 8006f18:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006f1e:	f000 fc71 	bl	8007804 <vPortExitCritical>

	return xReturn;
 8006f22:	69fb      	ldr	r3, [r7, #28]
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3720      	adds	r7, #32
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	20000fb8 	.word	0x20000fb8
 8006f30:	20000fcc 	.word	0x20000fcc

08006f34 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006f34:	b480      	push	{r7}
 8006f36:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006f38:	4b03      	ldr	r3, [pc, #12]	; (8006f48 <vTaskMissedYield+0x14>)
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	601a      	str	r2, [r3, #0]
}
 8006f3e:	bf00      	nop
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr
 8006f48:	20000fc8 	.word	0x20000fc8

08006f4c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b082      	sub	sp, #8
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006f54:	f000 f852 	bl	8006ffc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006f58:	4b06      	ldr	r3, [pc, #24]	; (8006f74 <prvIdleTask+0x28>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2b01      	cmp	r3, #1
 8006f5e:	d9f9      	bls.n	8006f54 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006f60:	4b05      	ldr	r3, [pc, #20]	; (8006f78 <prvIdleTask+0x2c>)
 8006f62:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f66:	601a      	str	r2, [r3, #0]
 8006f68:	f3bf 8f4f 	dsb	sy
 8006f6c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006f70:	e7f0      	b.n	8006f54 <prvIdleTask+0x8>
 8006f72:	bf00      	nop
 8006f74:	20000eb8 	.word	0x20000eb8
 8006f78:	e000ed04 	.word	0xe000ed04

08006f7c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f82:	2300      	movs	r3, #0
 8006f84:	607b      	str	r3, [r7, #4]
 8006f86:	e00c      	b.n	8006fa2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006f88:	687a      	ldr	r2, [r7, #4]
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	4413      	add	r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	4a12      	ldr	r2, [pc, #72]	; (8006fdc <prvInitialiseTaskLists+0x60>)
 8006f94:	4413      	add	r3, r2
 8006f96:	4618      	mov	r0, r3
 8006f98:	f7fe fbb8 	bl	800570c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	607b      	str	r3, [r7, #4]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2b06      	cmp	r3, #6
 8006fa6:	d9ef      	bls.n	8006f88 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006fa8:	480d      	ldr	r0, [pc, #52]	; (8006fe0 <prvInitialiseTaskLists+0x64>)
 8006faa:	f7fe fbaf 	bl	800570c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006fae:	480d      	ldr	r0, [pc, #52]	; (8006fe4 <prvInitialiseTaskLists+0x68>)
 8006fb0:	f7fe fbac 	bl	800570c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006fb4:	480c      	ldr	r0, [pc, #48]	; (8006fe8 <prvInitialiseTaskLists+0x6c>)
 8006fb6:	f7fe fba9 	bl	800570c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006fba:	480c      	ldr	r0, [pc, #48]	; (8006fec <prvInitialiseTaskLists+0x70>)
 8006fbc:	f7fe fba6 	bl	800570c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006fc0:	480b      	ldr	r0, [pc, #44]	; (8006ff0 <prvInitialiseTaskLists+0x74>)
 8006fc2:	f7fe fba3 	bl	800570c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006fc6:	4b0b      	ldr	r3, [pc, #44]	; (8006ff4 <prvInitialiseTaskLists+0x78>)
 8006fc8:	4a05      	ldr	r2, [pc, #20]	; (8006fe0 <prvInitialiseTaskLists+0x64>)
 8006fca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006fcc:	4b0a      	ldr	r3, [pc, #40]	; (8006ff8 <prvInitialiseTaskLists+0x7c>)
 8006fce:	4a05      	ldr	r2, [pc, #20]	; (8006fe4 <prvInitialiseTaskLists+0x68>)
 8006fd0:	601a      	str	r2, [r3, #0]
}
 8006fd2:	bf00      	nop
 8006fd4:	3708      	adds	r7, #8
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}
 8006fda:	bf00      	nop
 8006fdc:	20000eb8 	.word	0x20000eb8
 8006fe0:	20000f44 	.word	0x20000f44
 8006fe4:	20000f58 	.word	0x20000f58
 8006fe8:	20000f74 	.word	0x20000f74
 8006fec:	20000f88 	.word	0x20000f88
 8006ff0:	20000fa0 	.word	0x20000fa0
 8006ff4:	20000f6c 	.word	0x20000f6c
 8006ff8:	20000f70 	.word	0x20000f70

08006ffc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007002:	e019      	b.n	8007038 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007004:	f000 fbce 	bl	80077a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007008:	4b10      	ldr	r3, [pc, #64]	; (800704c <prvCheckTasksWaitingTermination+0x50>)
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	3304      	adds	r3, #4
 8007014:	4618      	mov	r0, r3
 8007016:	f7fe fc03 	bl	8005820 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800701a:	4b0d      	ldr	r3, [pc, #52]	; (8007050 <prvCheckTasksWaitingTermination+0x54>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	3b01      	subs	r3, #1
 8007020:	4a0b      	ldr	r2, [pc, #44]	; (8007050 <prvCheckTasksWaitingTermination+0x54>)
 8007022:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007024:	4b0b      	ldr	r3, [pc, #44]	; (8007054 <prvCheckTasksWaitingTermination+0x58>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	3b01      	subs	r3, #1
 800702a:	4a0a      	ldr	r2, [pc, #40]	; (8007054 <prvCheckTasksWaitingTermination+0x58>)
 800702c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800702e:	f000 fbe9 	bl	8007804 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 f810 	bl	8007058 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007038:	4b06      	ldr	r3, [pc, #24]	; (8007054 <prvCheckTasksWaitingTermination+0x58>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d1e1      	bne.n	8007004 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007040:	bf00      	nop
 8007042:	bf00      	nop
 8007044:	3708      	adds	r7, #8
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}
 800704a:	bf00      	nop
 800704c:	20000f88 	.word	0x20000f88
 8007050:	20000fb4 	.word	0x20000fb4
 8007054:	20000f9c 	.word	0x20000f9c

08007058 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007058:	b580      	push	{r7, lr}
 800705a:	b084      	sub	sp, #16
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	334c      	adds	r3, #76	; 0x4c
 8007064:	4618      	mov	r0, r3
 8007066:	f001 fcff 	bl	8008a68 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007070:	2b00      	cmp	r3, #0
 8007072:	d108      	bne.n	8007086 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007078:	4618      	mov	r0, r3
 800707a:	f000 fd81 	bl	8007b80 <vPortFree>
				vPortFree( pxTCB );
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 fd7e 	bl	8007b80 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007084:	e018      	b.n	80070b8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800708c:	2b01      	cmp	r3, #1
 800708e:	d103      	bne.n	8007098 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f000 fd75 	bl	8007b80 <vPortFree>
	}
 8007096:	e00f      	b.n	80070b8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d00a      	beq.n	80070b8 <prvDeleteTCB+0x60>
	__asm volatile
 80070a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a6:	f383 8811 	msr	BASEPRI, r3
 80070aa:	f3bf 8f6f 	isb	sy
 80070ae:	f3bf 8f4f 	dsb	sy
 80070b2:	60fb      	str	r3, [r7, #12]
}
 80070b4:	bf00      	nop
 80070b6:	e7fe      	b.n	80070b6 <prvDeleteTCB+0x5e>
	}
 80070b8:	bf00      	nop
 80070ba:	3710      	adds	r7, #16
 80070bc:	46bd      	mov	sp, r7
 80070be:	bd80      	pop	{r7, pc}

080070c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070c6:	4b0c      	ldr	r3, [pc, #48]	; (80070f8 <prvResetNextTaskUnblockTime+0x38>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d104      	bne.n	80070da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80070d0:	4b0a      	ldr	r3, [pc, #40]	; (80070fc <prvResetNextTaskUnblockTime+0x3c>)
 80070d2:	f04f 32ff 	mov.w	r2, #4294967295
 80070d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80070d8:	e008      	b.n	80070ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070da:	4b07      	ldr	r3, [pc, #28]	; (80070f8 <prvResetNextTaskUnblockTime+0x38>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	68db      	ldr	r3, [r3, #12]
 80070e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	4a04      	ldr	r2, [pc, #16]	; (80070fc <prvResetNextTaskUnblockTime+0x3c>)
 80070ea:	6013      	str	r3, [r2, #0]
}
 80070ec:	bf00      	nop
 80070ee:	370c      	adds	r7, #12
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr
 80070f8:	20000f6c 	.word	0x20000f6c
 80070fc:	20000fd4 	.word	0x20000fd4

08007100 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007106:	4b0b      	ldr	r3, [pc, #44]	; (8007134 <xTaskGetSchedulerState+0x34>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d102      	bne.n	8007114 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800710e:	2301      	movs	r3, #1
 8007110:	607b      	str	r3, [r7, #4]
 8007112:	e008      	b.n	8007126 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007114:	4b08      	ldr	r3, [pc, #32]	; (8007138 <xTaskGetSchedulerState+0x38>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d102      	bne.n	8007122 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800711c:	2302      	movs	r3, #2
 800711e:	607b      	str	r3, [r7, #4]
 8007120:	e001      	b.n	8007126 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007122:	2300      	movs	r3, #0
 8007124:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007126:	687b      	ldr	r3, [r7, #4]
	}
 8007128:	4618      	mov	r0, r3
 800712a:	370c      	adds	r7, #12
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr
 8007134:	20000fc0 	.word	0x20000fc0
 8007138:	20000fdc 	.word	0x20000fdc

0800713c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007148:	2300      	movs	r3, #0
 800714a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d05e      	beq.n	8007210 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007156:	4b31      	ldr	r3, [pc, #196]	; (800721c <xTaskPriorityInherit+0xe0>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800715c:	429a      	cmp	r2, r3
 800715e:	d24e      	bcs.n	80071fe <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	2b00      	cmp	r3, #0
 8007166:	db06      	blt.n	8007176 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007168:	4b2c      	ldr	r3, [pc, #176]	; (800721c <xTaskPriorityInherit+0xe0>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800716e:	f1c3 0207 	rsb	r2, r3, #7
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	6959      	ldr	r1, [r3, #20]
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800717e:	4613      	mov	r3, r2
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	4413      	add	r3, r2
 8007184:	009b      	lsls	r3, r3, #2
 8007186:	4a26      	ldr	r2, [pc, #152]	; (8007220 <xTaskPriorityInherit+0xe4>)
 8007188:	4413      	add	r3, r2
 800718a:	4299      	cmp	r1, r3
 800718c:	d12f      	bne.n	80071ee <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	3304      	adds	r3, #4
 8007192:	4618      	mov	r0, r3
 8007194:	f7fe fb44 	bl	8005820 <uxListRemove>
 8007198:	4603      	mov	r3, r0
 800719a:	2b00      	cmp	r3, #0
 800719c:	d10a      	bne.n	80071b4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a2:	2201      	movs	r2, #1
 80071a4:	fa02 f303 	lsl.w	r3, r2, r3
 80071a8:	43da      	mvns	r2, r3
 80071aa:	4b1e      	ldr	r3, [pc, #120]	; (8007224 <xTaskPriorityInherit+0xe8>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4013      	ands	r3, r2
 80071b0:	4a1c      	ldr	r2, [pc, #112]	; (8007224 <xTaskPriorityInherit+0xe8>)
 80071b2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80071b4:	4b19      	ldr	r3, [pc, #100]	; (800721c <xTaskPriorityInherit+0xe0>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071c2:	2201      	movs	r2, #1
 80071c4:	409a      	lsls	r2, r3
 80071c6:	4b17      	ldr	r3, [pc, #92]	; (8007224 <xTaskPriorityInherit+0xe8>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4313      	orrs	r3, r2
 80071cc:	4a15      	ldr	r2, [pc, #84]	; (8007224 <xTaskPriorityInherit+0xe8>)
 80071ce:	6013      	str	r3, [r2, #0]
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071d4:	4613      	mov	r3, r2
 80071d6:	009b      	lsls	r3, r3, #2
 80071d8:	4413      	add	r3, r2
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4a10      	ldr	r2, [pc, #64]	; (8007220 <xTaskPriorityInherit+0xe4>)
 80071de:	441a      	add	r2, r3
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	3304      	adds	r3, #4
 80071e4:	4619      	mov	r1, r3
 80071e6:	4610      	mov	r0, r2
 80071e8:	f7fe fabd 	bl	8005766 <vListInsertEnd>
 80071ec:	e004      	b.n	80071f8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80071ee:	4b0b      	ldr	r3, [pc, #44]	; (800721c <xTaskPriorityInherit+0xe0>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80071f8:	2301      	movs	r3, #1
 80071fa:	60fb      	str	r3, [r7, #12]
 80071fc:	e008      	b.n	8007210 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007202:	4b06      	ldr	r3, [pc, #24]	; (800721c <xTaskPriorityInherit+0xe0>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007208:	429a      	cmp	r2, r3
 800720a:	d201      	bcs.n	8007210 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800720c:	2301      	movs	r3, #1
 800720e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007210:	68fb      	ldr	r3, [r7, #12]
	}
 8007212:	4618      	mov	r0, r3
 8007214:	3710      	adds	r7, #16
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	20000eb4 	.word	0x20000eb4
 8007220:	20000eb8 	.word	0x20000eb8
 8007224:	20000fbc 	.word	0x20000fbc

08007228 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007228:	b580      	push	{r7, lr}
 800722a:	b086      	sub	sp, #24
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007234:	2300      	movs	r3, #0
 8007236:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d06e      	beq.n	800731c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800723e:	4b3a      	ldr	r3, [pc, #232]	; (8007328 <xTaskPriorityDisinherit+0x100>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	693a      	ldr	r2, [r7, #16]
 8007244:	429a      	cmp	r2, r3
 8007246:	d00a      	beq.n	800725e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800724c:	f383 8811 	msr	BASEPRI, r3
 8007250:	f3bf 8f6f 	isb	sy
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	60fb      	str	r3, [r7, #12]
}
 800725a:	bf00      	nop
 800725c:	e7fe      	b.n	800725c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10a      	bne.n	800727c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800726a:	f383 8811 	msr	BASEPRI, r3
 800726e:	f3bf 8f6f 	isb	sy
 8007272:	f3bf 8f4f 	dsb	sy
 8007276:	60bb      	str	r3, [r7, #8]
}
 8007278:	bf00      	nop
 800727a:	e7fe      	b.n	800727a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007280:	1e5a      	subs	r2, r3, #1
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800728e:	429a      	cmp	r2, r3
 8007290:	d044      	beq.n	800731c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007296:	2b00      	cmp	r3, #0
 8007298:	d140      	bne.n	800731c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	3304      	adds	r3, #4
 800729e:	4618      	mov	r0, r3
 80072a0:	f7fe fabe 	bl	8005820 <uxListRemove>
 80072a4:	4603      	mov	r3, r0
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d115      	bne.n	80072d6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072ae:	491f      	ldr	r1, [pc, #124]	; (800732c <xTaskPriorityDisinherit+0x104>)
 80072b0:	4613      	mov	r3, r2
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	4413      	add	r3, r2
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	440b      	add	r3, r1
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d10a      	bne.n	80072d6 <xTaskPriorityDisinherit+0xae>
 80072c0:	693b      	ldr	r3, [r7, #16]
 80072c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c4:	2201      	movs	r2, #1
 80072c6:	fa02 f303 	lsl.w	r3, r2, r3
 80072ca:	43da      	mvns	r2, r3
 80072cc:	4b18      	ldr	r3, [pc, #96]	; (8007330 <xTaskPriorityDisinherit+0x108>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4013      	ands	r3, r2
 80072d2:	4a17      	ldr	r2, [pc, #92]	; (8007330 <xTaskPriorityDisinherit+0x108>)
 80072d4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072e2:	f1c3 0207 	rsb	r2, r3, #7
 80072e6:	693b      	ldr	r3, [r7, #16]
 80072e8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ee:	2201      	movs	r2, #1
 80072f0:	409a      	lsls	r2, r3
 80072f2:	4b0f      	ldr	r3, [pc, #60]	; (8007330 <xTaskPriorityDisinherit+0x108>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4313      	orrs	r3, r2
 80072f8:	4a0d      	ldr	r2, [pc, #52]	; (8007330 <xTaskPriorityDisinherit+0x108>)
 80072fa:	6013      	str	r3, [r2, #0]
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007300:	4613      	mov	r3, r2
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4413      	add	r3, r2
 8007306:	009b      	lsls	r3, r3, #2
 8007308:	4a08      	ldr	r2, [pc, #32]	; (800732c <xTaskPriorityDisinherit+0x104>)
 800730a:	441a      	add	r2, r3
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	3304      	adds	r3, #4
 8007310:	4619      	mov	r1, r3
 8007312:	4610      	mov	r0, r2
 8007314:	f7fe fa27 	bl	8005766 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007318:	2301      	movs	r3, #1
 800731a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800731c:	697b      	ldr	r3, [r7, #20]
	}
 800731e:	4618      	mov	r0, r3
 8007320:	3718      	adds	r7, #24
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	20000eb4 	.word	0x20000eb4
 800732c:	20000eb8 	.word	0x20000eb8
 8007330:	20000fbc 	.word	0x20000fbc

08007334 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007334:	b580      	push	{r7, lr}
 8007336:	b088      	sub	sp, #32
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007342:	2301      	movs	r3, #1
 8007344:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d077      	beq.n	800743c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007350:	2b00      	cmp	r3, #0
 8007352:	d10a      	bne.n	800736a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007358:	f383 8811 	msr	BASEPRI, r3
 800735c:	f3bf 8f6f 	isb	sy
 8007360:	f3bf 8f4f 	dsb	sy
 8007364:	60fb      	str	r3, [r7, #12]
}
 8007366:	bf00      	nop
 8007368:	e7fe      	b.n	8007368 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800736e:	683a      	ldr	r2, [r7, #0]
 8007370:	429a      	cmp	r2, r3
 8007372:	d902      	bls.n	800737a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	61fb      	str	r3, [r7, #28]
 8007378:	e002      	b.n	8007380 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800737e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007380:	69bb      	ldr	r3, [r7, #24]
 8007382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007384:	69fa      	ldr	r2, [r7, #28]
 8007386:	429a      	cmp	r2, r3
 8007388:	d058      	beq.n	800743c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800738e:	697a      	ldr	r2, [r7, #20]
 8007390:	429a      	cmp	r2, r3
 8007392:	d153      	bne.n	800743c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007394:	4b2b      	ldr	r3, [pc, #172]	; (8007444 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	69ba      	ldr	r2, [r7, #24]
 800739a:	429a      	cmp	r2, r3
 800739c:	d10a      	bne.n	80073b4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800739e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a2:	f383 8811 	msr	BASEPRI, r3
 80073a6:	f3bf 8f6f 	isb	sy
 80073aa:	f3bf 8f4f 	dsb	sy
 80073ae:	60bb      	str	r3, [r7, #8]
}
 80073b0:	bf00      	nop
 80073b2:	e7fe      	b.n	80073b2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073b8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80073ba:	69bb      	ldr	r3, [r7, #24]
 80073bc:	69fa      	ldr	r2, [r7, #28]
 80073be:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	db04      	blt.n	80073d2 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	f1c3 0207 	rsb	r2, r3, #7
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80073d2:	69bb      	ldr	r3, [r7, #24]
 80073d4:	6959      	ldr	r1, [r3, #20]
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	4613      	mov	r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4413      	add	r3, r2
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	4a19      	ldr	r2, [pc, #100]	; (8007448 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80073e2:	4413      	add	r3, r2
 80073e4:	4299      	cmp	r1, r3
 80073e6:	d129      	bne.n	800743c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073e8:	69bb      	ldr	r3, [r7, #24]
 80073ea:	3304      	adds	r3, #4
 80073ec:	4618      	mov	r0, r3
 80073ee:	f7fe fa17 	bl	8005820 <uxListRemove>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10a      	bne.n	800740e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80073f8:	69bb      	ldr	r3, [r7, #24]
 80073fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073fc:	2201      	movs	r2, #1
 80073fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007402:	43da      	mvns	r2, r3
 8007404:	4b11      	ldr	r3, [pc, #68]	; (800744c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4013      	ands	r3, r2
 800740a:	4a10      	ldr	r2, [pc, #64]	; (800744c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800740c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800740e:	69bb      	ldr	r3, [r7, #24]
 8007410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007412:	2201      	movs	r2, #1
 8007414:	409a      	lsls	r2, r3
 8007416:	4b0d      	ldr	r3, [pc, #52]	; (800744c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4313      	orrs	r3, r2
 800741c:	4a0b      	ldr	r2, [pc, #44]	; (800744c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800741e:	6013      	str	r3, [r2, #0]
 8007420:	69bb      	ldr	r3, [r7, #24]
 8007422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007424:	4613      	mov	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	4413      	add	r3, r2
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	4a06      	ldr	r2, [pc, #24]	; (8007448 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800742e:	441a      	add	r2, r3
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	3304      	adds	r3, #4
 8007434:	4619      	mov	r1, r3
 8007436:	4610      	mov	r0, r2
 8007438:	f7fe f995 	bl	8005766 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800743c:	bf00      	nop
 800743e:	3720      	adds	r7, #32
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}
 8007444:	20000eb4 	.word	0x20000eb4
 8007448:	20000eb8 	.word	0x20000eb8
 800744c:	20000fbc 	.word	0x20000fbc

08007450 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007450:	b480      	push	{r7}
 8007452:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007454:	4b07      	ldr	r3, [pc, #28]	; (8007474 <pvTaskIncrementMutexHeldCount+0x24>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d004      	beq.n	8007466 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800745c:	4b05      	ldr	r3, [pc, #20]	; (8007474 <pvTaskIncrementMutexHeldCount+0x24>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007462:	3201      	adds	r2, #1
 8007464:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8007466:	4b03      	ldr	r3, [pc, #12]	; (8007474 <pvTaskIncrementMutexHeldCount+0x24>)
 8007468:	681b      	ldr	r3, [r3, #0]
	}
 800746a:	4618      	mov	r0, r3
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr
 8007474:	20000eb4 	.word	0x20000eb4

08007478 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b084      	sub	sp, #16
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007482:	4b29      	ldr	r3, [pc, #164]	; (8007528 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007488:	4b28      	ldr	r3, [pc, #160]	; (800752c <prvAddCurrentTaskToDelayedList+0xb4>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	3304      	adds	r3, #4
 800748e:	4618      	mov	r0, r3
 8007490:	f7fe f9c6 	bl	8005820 <uxListRemove>
 8007494:	4603      	mov	r3, r0
 8007496:	2b00      	cmp	r3, #0
 8007498:	d10b      	bne.n	80074b2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800749a:	4b24      	ldr	r3, [pc, #144]	; (800752c <prvAddCurrentTaskToDelayedList+0xb4>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074a0:	2201      	movs	r2, #1
 80074a2:	fa02 f303 	lsl.w	r3, r2, r3
 80074a6:	43da      	mvns	r2, r3
 80074a8:	4b21      	ldr	r3, [pc, #132]	; (8007530 <prvAddCurrentTaskToDelayedList+0xb8>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4013      	ands	r3, r2
 80074ae:	4a20      	ldr	r2, [pc, #128]	; (8007530 <prvAddCurrentTaskToDelayedList+0xb8>)
 80074b0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074b8:	d10a      	bne.n	80074d0 <prvAddCurrentTaskToDelayedList+0x58>
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d007      	beq.n	80074d0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074c0:	4b1a      	ldr	r3, [pc, #104]	; (800752c <prvAddCurrentTaskToDelayedList+0xb4>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	3304      	adds	r3, #4
 80074c6:	4619      	mov	r1, r3
 80074c8:	481a      	ldr	r0, [pc, #104]	; (8007534 <prvAddCurrentTaskToDelayedList+0xbc>)
 80074ca:	f7fe f94c 	bl	8005766 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80074ce:	e026      	b.n	800751e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4413      	add	r3, r2
 80074d6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80074d8:	4b14      	ldr	r3, [pc, #80]	; (800752c <prvAddCurrentTaskToDelayedList+0xb4>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80074e0:	68ba      	ldr	r2, [r7, #8]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d209      	bcs.n	80074fc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074e8:	4b13      	ldr	r3, [pc, #76]	; (8007538 <prvAddCurrentTaskToDelayedList+0xc0>)
 80074ea:	681a      	ldr	r2, [r3, #0]
 80074ec:	4b0f      	ldr	r3, [pc, #60]	; (800752c <prvAddCurrentTaskToDelayedList+0xb4>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	3304      	adds	r3, #4
 80074f2:	4619      	mov	r1, r3
 80074f4:	4610      	mov	r0, r2
 80074f6:	f7fe f95a 	bl	80057ae <vListInsert>
}
 80074fa:	e010      	b.n	800751e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074fc:	4b0f      	ldr	r3, [pc, #60]	; (800753c <prvAddCurrentTaskToDelayedList+0xc4>)
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	4b0a      	ldr	r3, [pc, #40]	; (800752c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	3304      	adds	r3, #4
 8007506:	4619      	mov	r1, r3
 8007508:	4610      	mov	r0, r2
 800750a:	f7fe f950 	bl	80057ae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800750e:	4b0c      	ldr	r3, [pc, #48]	; (8007540 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68ba      	ldr	r2, [r7, #8]
 8007514:	429a      	cmp	r2, r3
 8007516:	d202      	bcs.n	800751e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007518:	4a09      	ldr	r2, [pc, #36]	; (8007540 <prvAddCurrentTaskToDelayedList+0xc8>)
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	6013      	str	r3, [r2, #0]
}
 800751e:	bf00      	nop
 8007520:	3710      	adds	r7, #16
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	20000fb8 	.word	0x20000fb8
 800752c:	20000eb4 	.word	0x20000eb4
 8007530:	20000fbc 	.word	0x20000fbc
 8007534:	20000fa0 	.word	0x20000fa0
 8007538:	20000f70 	.word	0x20000f70
 800753c:	20000f6c 	.word	0x20000f6c
 8007540:	20000fd4 	.word	0x20000fd4

08007544 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007544:	b480      	push	{r7}
 8007546:	b085      	sub	sp, #20
 8007548:	af00      	add	r7, sp, #0
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	3b04      	subs	r3, #4
 8007554:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800755c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	3b04      	subs	r3, #4
 8007562:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	f023 0201 	bic.w	r2, r3, #1
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	3b04      	subs	r3, #4
 8007572:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007574:	4a0c      	ldr	r2, [pc, #48]	; (80075a8 <pxPortInitialiseStack+0x64>)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	3b14      	subs	r3, #20
 800757e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007580:	687a      	ldr	r2, [r7, #4]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	3b04      	subs	r3, #4
 800758a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	f06f 0202 	mvn.w	r2, #2
 8007592:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	3b20      	subs	r3, #32
 8007598:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800759a:	68fb      	ldr	r3, [r7, #12]
}
 800759c:	4618      	mov	r0, r3
 800759e:	3714      	adds	r7, #20
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr
 80075a8:	080075ad 	.word	0x080075ad

080075ac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80075ac:	b480      	push	{r7}
 80075ae:	b085      	sub	sp, #20
 80075b0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80075b2:	2300      	movs	r3, #0
 80075b4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80075b6:	4b12      	ldr	r3, [pc, #72]	; (8007600 <prvTaskExitError+0x54>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075be:	d00a      	beq.n	80075d6 <prvTaskExitError+0x2a>
	__asm volatile
 80075c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075c4:	f383 8811 	msr	BASEPRI, r3
 80075c8:	f3bf 8f6f 	isb	sy
 80075cc:	f3bf 8f4f 	dsb	sy
 80075d0:	60fb      	str	r3, [r7, #12]
}
 80075d2:	bf00      	nop
 80075d4:	e7fe      	b.n	80075d4 <prvTaskExitError+0x28>
	__asm volatile
 80075d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075da:	f383 8811 	msr	BASEPRI, r3
 80075de:	f3bf 8f6f 	isb	sy
 80075e2:	f3bf 8f4f 	dsb	sy
 80075e6:	60bb      	str	r3, [r7, #8]
}
 80075e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80075ea:	bf00      	nop
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d0fc      	beq.n	80075ec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80075f2:	bf00      	nop
 80075f4:	bf00      	nop
 80075f6:	3714      	adds	r7, #20
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr
 8007600:	2000000c 	.word	0x2000000c
	...

08007610 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007610:	4b07      	ldr	r3, [pc, #28]	; (8007630 <pxCurrentTCBConst2>)
 8007612:	6819      	ldr	r1, [r3, #0]
 8007614:	6808      	ldr	r0, [r1, #0]
 8007616:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800761a:	f380 8809 	msr	PSP, r0
 800761e:	f3bf 8f6f 	isb	sy
 8007622:	f04f 0000 	mov.w	r0, #0
 8007626:	f380 8811 	msr	BASEPRI, r0
 800762a:	4770      	bx	lr
 800762c:	f3af 8000 	nop.w

08007630 <pxCurrentTCBConst2>:
 8007630:	20000eb4 	.word	0x20000eb4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007634:	bf00      	nop
 8007636:	bf00      	nop

08007638 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007638:	4808      	ldr	r0, [pc, #32]	; (800765c <prvPortStartFirstTask+0x24>)
 800763a:	6800      	ldr	r0, [r0, #0]
 800763c:	6800      	ldr	r0, [r0, #0]
 800763e:	f380 8808 	msr	MSP, r0
 8007642:	f04f 0000 	mov.w	r0, #0
 8007646:	f380 8814 	msr	CONTROL, r0
 800764a:	b662      	cpsie	i
 800764c:	b661      	cpsie	f
 800764e:	f3bf 8f4f 	dsb	sy
 8007652:	f3bf 8f6f 	isb	sy
 8007656:	df00      	svc	0
 8007658:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800765a:	bf00      	nop
 800765c:	e000ed08 	.word	0xe000ed08

08007660 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b086      	sub	sp, #24
 8007664:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007666:	4b46      	ldr	r3, [pc, #280]	; (8007780 <xPortStartScheduler+0x120>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a46      	ldr	r2, [pc, #280]	; (8007784 <xPortStartScheduler+0x124>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d10a      	bne.n	8007686 <xPortStartScheduler+0x26>
	__asm volatile
 8007670:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007674:	f383 8811 	msr	BASEPRI, r3
 8007678:	f3bf 8f6f 	isb	sy
 800767c:	f3bf 8f4f 	dsb	sy
 8007680:	613b      	str	r3, [r7, #16]
}
 8007682:	bf00      	nop
 8007684:	e7fe      	b.n	8007684 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007686:	4b3e      	ldr	r3, [pc, #248]	; (8007780 <xPortStartScheduler+0x120>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a3f      	ldr	r2, [pc, #252]	; (8007788 <xPortStartScheduler+0x128>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d10a      	bne.n	80076a6 <xPortStartScheduler+0x46>
	__asm volatile
 8007690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007694:	f383 8811 	msr	BASEPRI, r3
 8007698:	f3bf 8f6f 	isb	sy
 800769c:	f3bf 8f4f 	dsb	sy
 80076a0:	60fb      	str	r3, [r7, #12]
}
 80076a2:	bf00      	nop
 80076a4:	e7fe      	b.n	80076a4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80076a6:	4b39      	ldr	r3, [pc, #228]	; (800778c <xPortStartScheduler+0x12c>)
 80076a8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80076aa:	697b      	ldr	r3, [r7, #20]
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	22ff      	movs	r2, #255	; 0xff
 80076b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80076b8:	697b      	ldr	r3, [r7, #20]
 80076ba:	781b      	ldrb	r3, [r3, #0]
 80076bc:	b2db      	uxtb	r3, r3
 80076be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80076c0:	78fb      	ldrb	r3, [r7, #3]
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80076c8:	b2da      	uxtb	r2, r3
 80076ca:	4b31      	ldr	r3, [pc, #196]	; (8007790 <xPortStartScheduler+0x130>)
 80076cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80076ce:	4b31      	ldr	r3, [pc, #196]	; (8007794 <xPortStartScheduler+0x134>)
 80076d0:	2207      	movs	r2, #7
 80076d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80076d4:	e009      	b.n	80076ea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80076d6:	4b2f      	ldr	r3, [pc, #188]	; (8007794 <xPortStartScheduler+0x134>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	3b01      	subs	r3, #1
 80076dc:	4a2d      	ldr	r2, [pc, #180]	; (8007794 <xPortStartScheduler+0x134>)
 80076de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80076e0:	78fb      	ldrb	r3, [r7, #3]
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	005b      	lsls	r3, r3, #1
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80076ea:	78fb      	ldrb	r3, [r7, #3]
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076f2:	2b80      	cmp	r3, #128	; 0x80
 80076f4:	d0ef      	beq.n	80076d6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80076f6:	4b27      	ldr	r3, [pc, #156]	; (8007794 <xPortStartScheduler+0x134>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f1c3 0307 	rsb	r3, r3, #7
 80076fe:	2b04      	cmp	r3, #4
 8007700:	d00a      	beq.n	8007718 <xPortStartScheduler+0xb8>
	__asm volatile
 8007702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007706:	f383 8811 	msr	BASEPRI, r3
 800770a:	f3bf 8f6f 	isb	sy
 800770e:	f3bf 8f4f 	dsb	sy
 8007712:	60bb      	str	r3, [r7, #8]
}
 8007714:	bf00      	nop
 8007716:	e7fe      	b.n	8007716 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007718:	4b1e      	ldr	r3, [pc, #120]	; (8007794 <xPortStartScheduler+0x134>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	021b      	lsls	r3, r3, #8
 800771e:	4a1d      	ldr	r2, [pc, #116]	; (8007794 <xPortStartScheduler+0x134>)
 8007720:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007722:	4b1c      	ldr	r3, [pc, #112]	; (8007794 <xPortStartScheduler+0x134>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800772a:	4a1a      	ldr	r2, [pc, #104]	; (8007794 <xPortStartScheduler+0x134>)
 800772c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	b2da      	uxtb	r2, r3
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007736:	4b18      	ldr	r3, [pc, #96]	; (8007798 <xPortStartScheduler+0x138>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a17      	ldr	r2, [pc, #92]	; (8007798 <xPortStartScheduler+0x138>)
 800773c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007740:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007742:	4b15      	ldr	r3, [pc, #84]	; (8007798 <xPortStartScheduler+0x138>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a14      	ldr	r2, [pc, #80]	; (8007798 <xPortStartScheduler+0x138>)
 8007748:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800774c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800774e:	f000 f8dd 	bl	800790c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007752:	4b12      	ldr	r3, [pc, #72]	; (800779c <xPortStartScheduler+0x13c>)
 8007754:	2200      	movs	r2, #0
 8007756:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007758:	f000 f8fc 	bl	8007954 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800775c:	4b10      	ldr	r3, [pc, #64]	; (80077a0 <xPortStartScheduler+0x140>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a0f      	ldr	r2, [pc, #60]	; (80077a0 <xPortStartScheduler+0x140>)
 8007762:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007766:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007768:	f7ff ff66 	bl	8007638 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800776c:	f7ff fa82 	bl	8006c74 <vTaskSwitchContext>
	prvTaskExitError();
 8007770:	f7ff ff1c 	bl	80075ac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3718      	adds	r7, #24
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	e000ed00 	.word	0xe000ed00
 8007784:	410fc271 	.word	0x410fc271
 8007788:	410fc270 	.word	0x410fc270
 800778c:	e000e400 	.word	0xe000e400
 8007790:	20000fe0 	.word	0x20000fe0
 8007794:	20000fe4 	.word	0x20000fe4
 8007798:	e000ed20 	.word	0xe000ed20
 800779c:	2000000c 	.word	0x2000000c
 80077a0:	e000ef34 	.word	0xe000ef34

080077a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80077a4:	b480      	push	{r7}
 80077a6:	b083      	sub	sp, #12
 80077a8:	af00      	add	r7, sp, #0
	__asm volatile
 80077aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ae:	f383 8811 	msr	BASEPRI, r3
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	607b      	str	r3, [r7, #4]
}
 80077bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80077be:	4b0f      	ldr	r3, [pc, #60]	; (80077fc <vPortEnterCritical+0x58>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	3301      	adds	r3, #1
 80077c4:	4a0d      	ldr	r2, [pc, #52]	; (80077fc <vPortEnterCritical+0x58>)
 80077c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80077c8:	4b0c      	ldr	r3, [pc, #48]	; (80077fc <vPortEnterCritical+0x58>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d10f      	bne.n	80077f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80077d0:	4b0b      	ldr	r3, [pc, #44]	; (8007800 <vPortEnterCritical+0x5c>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00a      	beq.n	80077f0 <vPortEnterCritical+0x4c>
	__asm volatile
 80077da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077de:	f383 8811 	msr	BASEPRI, r3
 80077e2:	f3bf 8f6f 	isb	sy
 80077e6:	f3bf 8f4f 	dsb	sy
 80077ea:	603b      	str	r3, [r7, #0]
}
 80077ec:	bf00      	nop
 80077ee:	e7fe      	b.n	80077ee <vPortEnterCritical+0x4a>
	}
}
 80077f0:	bf00      	nop
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr
 80077fc:	2000000c 	.word	0x2000000c
 8007800:	e000ed04 	.word	0xe000ed04

08007804 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800780a:	4b12      	ldr	r3, [pc, #72]	; (8007854 <vPortExitCritical+0x50>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d10a      	bne.n	8007828 <vPortExitCritical+0x24>
	__asm volatile
 8007812:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007816:	f383 8811 	msr	BASEPRI, r3
 800781a:	f3bf 8f6f 	isb	sy
 800781e:	f3bf 8f4f 	dsb	sy
 8007822:	607b      	str	r3, [r7, #4]
}
 8007824:	bf00      	nop
 8007826:	e7fe      	b.n	8007826 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007828:	4b0a      	ldr	r3, [pc, #40]	; (8007854 <vPortExitCritical+0x50>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	3b01      	subs	r3, #1
 800782e:	4a09      	ldr	r2, [pc, #36]	; (8007854 <vPortExitCritical+0x50>)
 8007830:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007832:	4b08      	ldr	r3, [pc, #32]	; (8007854 <vPortExitCritical+0x50>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d105      	bne.n	8007846 <vPortExitCritical+0x42>
 800783a:	2300      	movs	r3, #0
 800783c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	f383 8811 	msr	BASEPRI, r3
}
 8007844:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007846:	bf00      	nop
 8007848:	370c      	adds	r7, #12
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	2000000c 	.word	0x2000000c
	...

08007860 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007860:	f3ef 8009 	mrs	r0, PSP
 8007864:	f3bf 8f6f 	isb	sy
 8007868:	4b15      	ldr	r3, [pc, #84]	; (80078c0 <pxCurrentTCBConst>)
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	f01e 0f10 	tst.w	lr, #16
 8007870:	bf08      	it	eq
 8007872:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007876:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800787a:	6010      	str	r0, [r2, #0]
 800787c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007880:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007884:	f380 8811 	msr	BASEPRI, r0
 8007888:	f3bf 8f4f 	dsb	sy
 800788c:	f3bf 8f6f 	isb	sy
 8007890:	f7ff f9f0 	bl	8006c74 <vTaskSwitchContext>
 8007894:	f04f 0000 	mov.w	r0, #0
 8007898:	f380 8811 	msr	BASEPRI, r0
 800789c:	bc09      	pop	{r0, r3}
 800789e:	6819      	ldr	r1, [r3, #0]
 80078a0:	6808      	ldr	r0, [r1, #0]
 80078a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078a6:	f01e 0f10 	tst.w	lr, #16
 80078aa:	bf08      	it	eq
 80078ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80078b0:	f380 8809 	msr	PSP, r0
 80078b4:	f3bf 8f6f 	isb	sy
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop
 80078bc:	f3af 8000 	nop.w

080078c0 <pxCurrentTCBConst>:
 80078c0:	20000eb4 	.word	0x20000eb4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80078c4:	bf00      	nop
 80078c6:	bf00      	nop

080078c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b082      	sub	sp, #8
 80078cc:	af00      	add	r7, sp, #0
	__asm volatile
 80078ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d2:	f383 8811 	msr	BASEPRI, r3
 80078d6:	f3bf 8f6f 	isb	sy
 80078da:	f3bf 8f4f 	dsb	sy
 80078de:	607b      	str	r3, [r7, #4]
}
 80078e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80078e2:	f7ff f90f 	bl	8006b04 <xTaskIncrementTick>
 80078e6:	4603      	mov	r3, r0
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d003      	beq.n	80078f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80078ec:	4b06      	ldr	r3, [pc, #24]	; (8007908 <SysTick_Handler+0x40>)
 80078ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078f2:	601a      	str	r2, [r3, #0]
 80078f4:	2300      	movs	r3, #0
 80078f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	f383 8811 	msr	BASEPRI, r3
}
 80078fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007900:	bf00      	nop
 8007902:	3708      	adds	r7, #8
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}
 8007908:	e000ed04 	.word	0xe000ed04

0800790c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800790c:	b480      	push	{r7}
 800790e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007910:	4b0b      	ldr	r3, [pc, #44]	; (8007940 <vPortSetupTimerInterrupt+0x34>)
 8007912:	2200      	movs	r2, #0
 8007914:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007916:	4b0b      	ldr	r3, [pc, #44]	; (8007944 <vPortSetupTimerInterrupt+0x38>)
 8007918:	2200      	movs	r2, #0
 800791a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800791c:	4b0a      	ldr	r3, [pc, #40]	; (8007948 <vPortSetupTimerInterrupt+0x3c>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a0a      	ldr	r2, [pc, #40]	; (800794c <vPortSetupTimerInterrupt+0x40>)
 8007922:	fba2 2303 	umull	r2, r3, r2, r3
 8007926:	099b      	lsrs	r3, r3, #6
 8007928:	4a09      	ldr	r2, [pc, #36]	; (8007950 <vPortSetupTimerInterrupt+0x44>)
 800792a:	3b01      	subs	r3, #1
 800792c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800792e:	4b04      	ldr	r3, [pc, #16]	; (8007940 <vPortSetupTimerInterrupt+0x34>)
 8007930:	2207      	movs	r2, #7
 8007932:	601a      	str	r2, [r3, #0]
}
 8007934:	bf00      	nop
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr
 800793e:	bf00      	nop
 8007940:	e000e010 	.word	0xe000e010
 8007944:	e000e018 	.word	0xe000e018
 8007948:	20000000 	.word	0x20000000
 800794c:	10624dd3 	.word	0x10624dd3
 8007950:	e000e014 	.word	0xe000e014

08007954 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007954:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007964 <vPortEnableVFP+0x10>
 8007958:	6801      	ldr	r1, [r0, #0]
 800795a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800795e:	6001      	str	r1, [r0, #0]
 8007960:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007962:	bf00      	nop
 8007964:	e000ed88 	.word	0xe000ed88

08007968 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007968:	b480      	push	{r7}
 800796a:	b085      	sub	sp, #20
 800796c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800796e:	f3ef 8305 	mrs	r3, IPSR
 8007972:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2b0f      	cmp	r3, #15
 8007978:	d914      	bls.n	80079a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800797a:	4a17      	ldr	r2, [pc, #92]	; (80079d8 <vPortValidateInterruptPriority+0x70>)
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	4413      	add	r3, r2
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007984:	4b15      	ldr	r3, [pc, #84]	; (80079dc <vPortValidateInterruptPriority+0x74>)
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	7afa      	ldrb	r2, [r7, #11]
 800798a:	429a      	cmp	r2, r3
 800798c:	d20a      	bcs.n	80079a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800798e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007992:	f383 8811 	msr	BASEPRI, r3
 8007996:	f3bf 8f6f 	isb	sy
 800799a:	f3bf 8f4f 	dsb	sy
 800799e:	607b      	str	r3, [r7, #4]
}
 80079a0:	bf00      	nop
 80079a2:	e7fe      	b.n	80079a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80079a4:	4b0e      	ldr	r3, [pc, #56]	; (80079e0 <vPortValidateInterruptPriority+0x78>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80079ac:	4b0d      	ldr	r3, [pc, #52]	; (80079e4 <vPortValidateInterruptPriority+0x7c>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d90a      	bls.n	80079ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80079b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b8:	f383 8811 	msr	BASEPRI, r3
 80079bc:	f3bf 8f6f 	isb	sy
 80079c0:	f3bf 8f4f 	dsb	sy
 80079c4:	603b      	str	r3, [r7, #0]
}
 80079c6:	bf00      	nop
 80079c8:	e7fe      	b.n	80079c8 <vPortValidateInterruptPriority+0x60>
	}
 80079ca:	bf00      	nop
 80079cc:	3714      	adds	r7, #20
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	e000e3f0 	.word	0xe000e3f0
 80079dc:	20000fe0 	.word	0x20000fe0
 80079e0:	e000ed0c 	.word	0xe000ed0c
 80079e4:	20000fe4 	.word	0x20000fe4

080079e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b08a      	sub	sp, #40	; 0x28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80079f0:	2300      	movs	r3, #0
 80079f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80079f4:	f7fe ffdc 	bl	80069b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80079f8:	4b5b      	ldr	r3, [pc, #364]	; (8007b68 <pvPortMalloc+0x180>)
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d101      	bne.n	8007a04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007a00:	f000 f920 	bl	8007c44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007a04:	4b59      	ldr	r3, [pc, #356]	; (8007b6c <pvPortMalloc+0x184>)
 8007a06:	681a      	ldr	r2, [r3, #0]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4013      	ands	r3, r2
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f040 8093 	bne.w	8007b38 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d01d      	beq.n	8007a54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007a18:	2208      	movs	r2, #8
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4413      	add	r3, r2
 8007a1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f003 0307 	and.w	r3, r3, #7
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d014      	beq.n	8007a54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	f023 0307 	bic.w	r3, r3, #7
 8007a30:	3308      	adds	r3, #8
 8007a32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f003 0307 	and.w	r3, r3, #7
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00a      	beq.n	8007a54 <pvPortMalloc+0x6c>
	__asm volatile
 8007a3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a42:	f383 8811 	msr	BASEPRI, r3
 8007a46:	f3bf 8f6f 	isb	sy
 8007a4a:	f3bf 8f4f 	dsb	sy
 8007a4e:	617b      	str	r3, [r7, #20]
}
 8007a50:	bf00      	nop
 8007a52:	e7fe      	b.n	8007a52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d06e      	beq.n	8007b38 <pvPortMalloc+0x150>
 8007a5a:	4b45      	ldr	r3, [pc, #276]	; (8007b70 <pvPortMalloc+0x188>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	429a      	cmp	r2, r3
 8007a62:	d869      	bhi.n	8007b38 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007a64:	4b43      	ldr	r3, [pc, #268]	; (8007b74 <pvPortMalloc+0x18c>)
 8007a66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007a68:	4b42      	ldr	r3, [pc, #264]	; (8007b74 <pvPortMalloc+0x18c>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a6e:	e004      	b.n	8007a7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d903      	bls.n	8007a8c <pvPortMalloc+0xa4>
 8007a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d1f1      	bne.n	8007a70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007a8c:	4b36      	ldr	r3, [pc, #216]	; (8007b68 <pvPortMalloc+0x180>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d050      	beq.n	8007b38 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007a96:	6a3b      	ldr	r3, [r7, #32]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	2208      	movs	r2, #8
 8007a9c:	4413      	add	r3, r2
 8007a9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	6a3b      	ldr	r3, [r7, #32]
 8007aa6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aaa:	685a      	ldr	r2, [r3, #4]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	1ad2      	subs	r2, r2, r3
 8007ab0:	2308      	movs	r3, #8
 8007ab2:	005b      	lsls	r3, r3, #1
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	d91f      	bls.n	8007af8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007ab8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4413      	add	r3, r2
 8007abe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	f003 0307 	and.w	r3, r3, #7
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00a      	beq.n	8007ae0 <pvPortMalloc+0xf8>
	__asm volatile
 8007aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ace:	f383 8811 	msr	BASEPRI, r3
 8007ad2:	f3bf 8f6f 	isb	sy
 8007ad6:	f3bf 8f4f 	dsb	sy
 8007ada:	613b      	str	r3, [r7, #16]
}
 8007adc:	bf00      	nop
 8007ade:	e7fe      	b.n	8007ade <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae2:	685a      	ldr	r2, [r3, #4]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	1ad2      	subs	r2, r2, r3
 8007ae8:	69bb      	ldr	r3, [r7, #24]
 8007aea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007af2:	69b8      	ldr	r0, [r7, #24]
 8007af4:	f000 f908 	bl	8007d08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007af8:	4b1d      	ldr	r3, [pc, #116]	; (8007b70 <pvPortMalloc+0x188>)
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	4a1b      	ldr	r2, [pc, #108]	; (8007b70 <pvPortMalloc+0x188>)
 8007b04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007b06:	4b1a      	ldr	r3, [pc, #104]	; (8007b70 <pvPortMalloc+0x188>)
 8007b08:	681a      	ldr	r2, [r3, #0]
 8007b0a:	4b1b      	ldr	r3, [pc, #108]	; (8007b78 <pvPortMalloc+0x190>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d203      	bcs.n	8007b1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007b12:	4b17      	ldr	r3, [pc, #92]	; (8007b70 <pvPortMalloc+0x188>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a18      	ldr	r2, [pc, #96]	; (8007b78 <pvPortMalloc+0x190>)
 8007b18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b1c:	685a      	ldr	r2, [r3, #4]
 8007b1e:	4b13      	ldr	r3, [pc, #76]	; (8007b6c <pvPortMalloc+0x184>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	431a      	orrs	r2, r3
 8007b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007b2e:	4b13      	ldr	r3, [pc, #76]	; (8007b7c <pvPortMalloc+0x194>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	3301      	adds	r3, #1
 8007b34:	4a11      	ldr	r2, [pc, #68]	; (8007b7c <pvPortMalloc+0x194>)
 8007b36:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007b38:	f7fe ff48 	bl	80069cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b3c:	69fb      	ldr	r3, [r7, #28]
 8007b3e:	f003 0307 	and.w	r3, r3, #7
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00a      	beq.n	8007b5c <pvPortMalloc+0x174>
	__asm volatile
 8007b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b4a:	f383 8811 	msr	BASEPRI, r3
 8007b4e:	f3bf 8f6f 	isb	sy
 8007b52:	f3bf 8f4f 	dsb	sy
 8007b56:	60fb      	str	r3, [r7, #12]
}
 8007b58:	bf00      	nop
 8007b5a:	e7fe      	b.n	8007b5a <pvPortMalloc+0x172>
	return pvReturn;
 8007b5c:	69fb      	ldr	r3, [r7, #28]
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3728      	adds	r7, #40	; 0x28
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	20001ba8 	.word	0x20001ba8
 8007b6c:	20001bbc 	.word	0x20001bbc
 8007b70:	20001bac 	.word	0x20001bac
 8007b74:	20001ba0 	.word	0x20001ba0
 8007b78:	20001bb0 	.word	0x20001bb0
 8007b7c:	20001bb4 	.word	0x20001bb4

08007b80 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b086      	sub	sp, #24
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d04d      	beq.n	8007c2e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007b92:	2308      	movs	r3, #8
 8007b94:	425b      	negs	r3, r3
 8007b96:	697a      	ldr	r2, [r7, #20]
 8007b98:	4413      	add	r3, r2
 8007b9a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	685a      	ldr	r2, [r3, #4]
 8007ba4:	4b24      	ldr	r3, [pc, #144]	; (8007c38 <vPortFree+0xb8>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4013      	ands	r3, r2
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d10a      	bne.n	8007bc4 <vPortFree+0x44>
	__asm volatile
 8007bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bb2:	f383 8811 	msr	BASEPRI, r3
 8007bb6:	f3bf 8f6f 	isb	sy
 8007bba:	f3bf 8f4f 	dsb	sy
 8007bbe:	60fb      	str	r3, [r7, #12]
}
 8007bc0:	bf00      	nop
 8007bc2:	e7fe      	b.n	8007bc2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d00a      	beq.n	8007be2 <vPortFree+0x62>
	__asm volatile
 8007bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd0:	f383 8811 	msr	BASEPRI, r3
 8007bd4:	f3bf 8f6f 	isb	sy
 8007bd8:	f3bf 8f4f 	dsb	sy
 8007bdc:	60bb      	str	r3, [r7, #8]
}
 8007bde:	bf00      	nop
 8007be0:	e7fe      	b.n	8007be0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	685a      	ldr	r2, [r3, #4]
 8007be6:	4b14      	ldr	r3, [pc, #80]	; (8007c38 <vPortFree+0xb8>)
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4013      	ands	r3, r2
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d01e      	beq.n	8007c2e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d11a      	bne.n	8007c2e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	685a      	ldr	r2, [r3, #4]
 8007bfc:	4b0e      	ldr	r3, [pc, #56]	; (8007c38 <vPortFree+0xb8>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	43db      	mvns	r3, r3
 8007c02:	401a      	ands	r2, r3
 8007c04:	693b      	ldr	r3, [r7, #16]
 8007c06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007c08:	f7fe fed2 	bl	80069b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	685a      	ldr	r2, [r3, #4]
 8007c10:	4b0a      	ldr	r3, [pc, #40]	; (8007c3c <vPortFree+0xbc>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4413      	add	r3, r2
 8007c16:	4a09      	ldr	r2, [pc, #36]	; (8007c3c <vPortFree+0xbc>)
 8007c18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007c1a:	6938      	ldr	r0, [r7, #16]
 8007c1c:	f000 f874 	bl	8007d08 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007c20:	4b07      	ldr	r3, [pc, #28]	; (8007c40 <vPortFree+0xc0>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	3301      	adds	r3, #1
 8007c26:	4a06      	ldr	r2, [pc, #24]	; (8007c40 <vPortFree+0xc0>)
 8007c28:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007c2a:	f7fe fecf 	bl	80069cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007c2e:	bf00      	nop
 8007c30:	3718      	adds	r7, #24
 8007c32:	46bd      	mov	sp, r7
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	bf00      	nop
 8007c38:	20001bbc 	.word	0x20001bbc
 8007c3c:	20001bac 	.word	0x20001bac
 8007c40:	20001bb8 	.word	0x20001bb8

08007c44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007c4a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8007c4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007c50:	4b27      	ldr	r3, [pc, #156]	; (8007cf0 <prvHeapInit+0xac>)
 8007c52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	f003 0307 	and.w	r3, r3, #7
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d00c      	beq.n	8007c78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	3307      	adds	r3, #7
 8007c62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f023 0307 	bic.w	r3, r3, #7
 8007c6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007c6c:	68ba      	ldr	r2, [r7, #8]
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	1ad3      	subs	r3, r2, r3
 8007c72:	4a1f      	ldr	r2, [pc, #124]	; (8007cf0 <prvHeapInit+0xac>)
 8007c74:	4413      	add	r3, r2
 8007c76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007c7c:	4a1d      	ldr	r2, [pc, #116]	; (8007cf4 <prvHeapInit+0xb0>)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007c82:	4b1c      	ldr	r3, [pc, #112]	; (8007cf4 <prvHeapInit+0xb0>)
 8007c84:	2200      	movs	r2, #0
 8007c86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	68ba      	ldr	r2, [r7, #8]
 8007c8c:	4413      	add	r3, r2
 8007c8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007c90:	2208      	movs	r2, #8
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	1a9b      	subs	r3, r3, r2
 8007c96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f023 0307 	bic.w	r3, r3, #7
 8007c9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	4a15      	ldr	r2, [pc, #84]	; (8007cf8 <prvHeapInit+0xb4>)
 8007ca4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007ca6:	4b14      	ldr	r3, [pc, #80]	; (8007cf8 <prvHeapInit+0xb4>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	2200      	movs	r2, #0
 8007cac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007cae:	4b12      	ldr	r3, [pc, #72]	; (8007cf8 <prvHeapInit+0xb4>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	1ad2      	subs	r2, r2, r3
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007cc4:	4b0c      	ldr	r3, [pc, #48]	; (8007cf8 <prvHeapInit+0xb4>)
 8007cc6:	681a      	ldr	r2, [r3, #0]
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	685b      	ldr	r3, [r3, #4]
 8007cd0:	4a0a      	ldr	r2, [pc, #40]	; (8007cfc <prvHeapInit+0xb8>)
 8007cd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	685b      	ldr	r3, [r3, #4]
 8007cd8:	4a09      	ldr	r2, [pc, #36]	; (8007d00 <prvHeapInit+0xbc>)
 8007cda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007cdc:	4b09      	ldr	r3, [pc, #36]	; (8007d04 <prvHeapInit+0xc0>)
 8007cde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007ce2:	601a      	str	r2, [r3, #0]
}
 8007ce4:	bf00      	nop
 8007ce6:	3714      	adds	r7, #20
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cee:	4770      	bx	lr
 8007cf0:	20000fe8 	.word	0x20000fe8
 8007cf4:	20001ba0 	.word	0x20001ba0
 8007cf8:	20001ba8 	.word	0x20001ba8
 8007cfc:	20001bb0 	.word	0x20001bb0
 8007d00:	20001bac 	.word	0x20001bac
 8007d04:	20001bbc 	.word	0x20001bbc

08007d08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b085      	sub	sp, #20
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007d10:	4b28      	ldr	r3, [pc, #160]	; (8007db4 <prvInsertBlockIntoFreeList+0xac>)
 8007d12:	60fb      	str	r3, [r7, #12]
 8007d14:	e002      	b.n	8007d1c <prvInsertBlockIntoFreeList+0x14>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	60fb      	str	r3, [r7, #12]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d8f7      	bhi.n	8007d16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	685b      	ldr	r3, [r3, #4]
 8007d2e:	68ba      	ldr	r2, [r7, #8]
 8007d30:	4413      	add	r3, r2
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d108      	bne.n	8007d4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	685a      	ldr	r2, [r3, #4]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	441a      	add	r2, r3
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	685b      	ldr	r3, [r3, #4]
 8007d52:	68ba      	ldr	r2, [r7, #8]
 8007d54:	441a      	add	r2, r3
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	d118      	bne.n	8007d90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	4b15      	ldr	r3, [pc, #84]	; (8007db8 <prvInsertBlockIntoFreeList+0xb0>)
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d00d      	beq.n	8007d86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	685a      	ldr	r2, [r3, #4]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	441a      	add	r2, r3
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	601a      	str	r2, [r3, #0]
 8007d84:	e008      	b.n	8007d98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007d86:	4b0c      	ldr	r3, [pc, #48]	; (8007db8 <prvInsertBlockIntoFreeList+0xb0>)
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	601a      	str	r2, [r3, #0]
 8007d8e:	e003      	b.n	8007d98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d002      	beq.n	8007da6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007da6:	bf00      	nop
 8007da8:	3714      	adds	r7, #20
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	20001ba0 	.word	0x20001ba0
 8007db8:	20001ba8 	.word	0x20001ba8

08007dbc <__errno>:
 8007dbc:	4b01      	ldr	r3, [pc, #4]	; (8007dc4 <__errno+0x8>)
 8007dbe:	6818      	ldr	r0, [r3, #0]
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	20000010 	.word	0x20000010

08007dc8 <std>:
 8007dc8:	2300      	movs	r3, #0
 8007dca:	b510      	push	{r4, lr}
 8007dcc:	4604      	mov	r4, r0
 8007dce:	e9c0 3300 	strd	r3, r3, [r0]
 8007dd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007dd6:	6083      	str	r3, [r0, #8]
 8007dd8:	8181      	strh	r1, [r0, #12]
 8007dda:	6643      	str	r3, [r0, #100]	; 0x64
 8007ddc:	81c2      	strh	r2, [r0, #14]
 8007dde:	6183      	str	r3, [r0, #24]
 8007de0:	4619      	mov	r1, r3
 8007de2:	2208      	movs	r2, #8
 8007de4:	305c      	adds	r0, #92	; 0x5c
 8007de6:	f000 f92a 	bl	800803e <memset>
 8007dea:	4b05      	ldr	r3, [pc, #20]	; (8007e00 <std+0x38>)
 8007dec:	6263      	str	r3, [r4, #36]	; 0x24
 8007dee:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <std+0x3c>)
 8007df0:	62a3      	str	r3, [r4, #40]	; 0x28
 8007df2:	4b05      	ldr	r3, [pc, #20]	; (8007e08 <std+0x40>)
 8007df4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007df6:	4b05      	ldr	r3, [pc, #20]	; (8007e0c <std+0x44>)
 8007df8:	6224      	str	r4, [r4, #32]
 8007dfa:	6323      	str	r3, [r4, #48]	; 0x30
 8007dfc:	bd10      	pop	{r4, pc}
 8007dfe:	bf00      	nop
 8007e00:	08008b41 	.word	0x08008b41
 8007e04:	08008b63 	.word	0x08008b63
 8007e08:	08008b9b 	.word	0x08008b9b
 8007e0c:	08008bbf 	.word	0x08008bbf

08007e10 <_cleanup_r>:
 8007e10:	4901      	ldr	r1, [pc, #4]	; (8007e18 <_cleanup_r+0x8>)
 8007e12:	f000 b8af 	b.w	8007f74 <_fwalk_reent>
 8007e16:	bf00      	nop
 8007e18:	08009a51 	.word	0x08009a51

08007e1c <__sfmoreglue>:
 8007e1c:	b570      	push	{r4, r5, r6, lr}
 8007e1e:	2268      	movs	r2, #104	; 0x68
 8007e20:	1e4d      	subs	r5, r1, #1
 8007e22:	4355      	muls	r5, r2
 8007e24:	460e      	mov	r6, r1
 8007e26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007e2a:	f000 f931 	bl	8008090 <_malloc_r>
 8007e2e:	4604      	mov	r4, r0
 8007e30:	b140      	cbz	r0, 8007e44 <__sfmoreglue+0x28>
 8007e32:	2100      	movs	r1, #0
 8007e34:	e9c0 1600 	strd	r1, r6, [r0]
 8007e38:	300c      	adds	r0, #12
 8007e3a:	60a0      	str	r0, [r4, #8]
 8007e3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007e40:	f000 f8fd 	bl	800803e <memset>
 8007e44:	4620      	mov	r0, r4
 8007e46:	bd70      	pop	{r4, r5, r6, pc}

08007e48 <__sfp_lock_acquire>:
 8007e48:	4801      	ldr	r0, [pc, #4]	; (8007e50 <__sfp_lock_acquire+0x8>)
 8007e4a:	f000 b8d8 	b.w	8007ffe <__retarget_lock_acquire_recursive>
 8007e4e:	bf00      	nop
 8007e50:	20001bc1 	.word	0x20001bc1

08007e54 <__sfp_lock_release>:
 8007e54:	4801      	ldr	r0, [pc, #4]	; (8007e5c <__sfp_lock_release+0x8>)
 8007e56:	f000 b8d3 	b.w	8008000 <__retarget_lock_release_recursive>
 8007e5a:	bf00      	nop
 8007e5c:	20001bc1 	.word	0x20001bc1

08007e60 <__sinit_lock_acquire>:
 8007e60:	4801      	ldr	r0, [pc, #4]	; (8007e68 <__sinit_lock_acquire+0x8>)
 8007e62:	f000 b8cc 	b.w	8007ffe <__retarget_lock_acquire_recursive>
 8007e66:	bf00      	nop
 8007e68:	20001bc2 	.word	0x20001bc2

08007e6c <__sinit_lock_release>:
 8007e6c:	4801      	ldr	r0, [pc, #4]	; (8007e74 <__sinit_lock_release+0x8>)
 8007e6e:	f000 b8c7 	b.w	8008000 <__retarget_lock_release_recursive>
 8007e72:	bf00      	nop
 8007e74:	20001bc2 	.word	0x20001bc2

08007e78 <__sinit>:
 8007e78:	b510      	push	{r4, lr}
 8007e7a:	4604      	mov	r4, r0
 8007e7c:	f7ff fff0 	bl	8007e60 <__sinit_lock_acquire>
 8007e80:	69a3      	ldr	r3, [r4, #24]
 8007e82:	b11b      	cbz	r3, 8007e8c <__sinit+0x14>
 8007e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e88:	f7ff bff0 	b.w	8007e6c <__sinit_lock_release>
 8007e8c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e90:	6523      	str	r3, [r4, #80]	; 0x50
 8007e92:	4b13      	ldr	r3, [pc, #76]	; (8007ee0 <__sinit+0x68>)
 8007e94:	4a13      	ldr	r2, [pc, #76]	; (8007ee4 <__sinit+0x6c>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e9a:	42a3      	cmp	r3, r4
 8007e9c:	bf04      	itt	eq
 8007e9e:	2301      	moveq	r3, #1
 8007ea0:	61a3      	streq	r3, [r4, #24]
 8007ea2:	4620      	mov	r0, r4
 8007ea4:	f000 f820 	bl	8007ee8 <__sfp>
 8007ea8:	6060      	str	r0, [r4, #4]
 8007eaa:	4620      	mov	r0, r4
 8007eac:	f000 f81c 	bl	8007ee8 <__sfp>
 8007eb0:	60a0      	str	r0, [r4, #8]
 8007eb2:	4620      	mov	r0, r4
 8007eb4:	f000 f818 	bl	8007ee8 <__sfp>
 8007eb8:	2200      	movs	r2, #0
 8007eba:	60e0      	str	r0, [r4, #12]
 8007ebc:	2104      	movs	r1, #4
 8007ebe:	6860      	ldr	r0, [r4, #4]
 8007ec0:	f7ff ff82 	bl	8007dc8 <std>
 8007ec4:	68a0      	ldr	r0, [r4, #8]
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	2109      	movs	r1, #9
 8007eca:	f7ff ff7d 	bl	8007dc8 <std>
 8007ece:	68e0      	ldr	r0, [r4, #12]
 8007ed0:	2202      	movs	r2, #2
 8007ed2:	2112      	movs	r1, #18
 8007ed4:	f7ff ff78 	bl	8007dc8 <std>
 8007ed8:	2301      	movs	r3, #1
 8007eda:	61a3      	str	r3, [r4, #24]
 8007edc:	e7d2      	b.n	8007e84 <__sinit+0xc>
 8007ede:	bf00      	nop
 8007ee0:	0800af3c 	.word	0x0800af3c
 8007ee4:	08007e11 	.word	0x08007e11

08007ee8 <__sfp>:
 8007ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eea:	4607      	mov	r7, r0
 8007eec:	f7ff ffac 	bl	8007e48 <__sfp_lock_acquire>
 8007ef0:	4b1e      	ldr	r3, [pc, #120]	; (8007f6c <__sfp+0x84>)
 8007ef2:	681e      	ldr	r6, [r3, #0]
 8007ef4:	69b3      	ldr	r3, [r6, #24]
 8007ef6:	b913      	cbnz	r3, 8007efe <__sfp+0x16>
 8007ef8:	4630      	mov	r0, r6
 8007efa:	f7ff ffbd 	bl	8007e78 <__sinit>
 8007efe:	3648      	adds	r6, #72	; 0x48
 8007f00:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	d503      	bpl.n	8007f10 <__sfp+0x28>
 8007f08:	6833      	ldr	r3, [r6, #0]
 8007f0a:	b30b      	cbz	r3, 8007f50 <__sfp+0x68>
 8007f0c:	6836      	ldr	r6, [r6, #0]
 8007f0e:	e7f7      	b.n	8007f00 <__sfp+0x18>
 8007f10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007f14:	b9d5      	cbnz	r5, 8007f4c <__sfp+0x64>
 8007f16:	4b16      	ldr	r3, [pc, #88]	; (8007f70 <__sfp+0x88>)
 8007f18:	60e3      	str	r3, [r4, #12]
 8007f1a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f1e:	6665      	str	r5, [r4, #100]	; 0x64
 8007f20:	f000 f86c 	bl	8007ffc <__retarget_lock_init_recursive>
 8007f24:	f7ff ff96 	bl	8007e54 <__sfp_lock_release>
 8007f28:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007f2c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007f30:	6025      	str	r5, [r4, #0]
 8007f32:	61a5      	str	r5, [r4, #24]
 8007f34:	2208      	movs	r2, #8
 8007f36:	4629      	mov	r1, r5
 8007f38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007f3c:	f000 f87f 	bl	800803e <memset>
 8007f40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007f44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007f48:	4620      	mov	r0, r4
 8007f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f4c:	3468      	adds	r4, #104	; 0x68
 8007f4e:	e7d9      	b.n	8007f04 <__sfp+0x1c>
 8007f50:	2104      	movs	r1, #4
 8007f52:	4638      	mov	r0, r7
 8007f54:	f7ff ff62 	bl	8007e1c <__sfmoreglue>
 8007f58:	4604      	mov	r4, r0
 8007f5a:	6030      	str	r0, [r6, #0]
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	d1d5      	bne.n	8007f0c <__sfp+0x24>
 8007f60:	f7ff ff78 	bl	8007e54 <__sfp_lock_release>
 8007f64:	230c      	movs	r3, #12
 8007f66:	603b      	str	r3, [r7, #0]
 8007f68:	e7ee      	b.n	8007f48 <__sfp+0x60>
 8007f6a:	bf00      	nop
 8007f6c:	0800af3c 	.word	0x0800af3c
 8007f70:	ffff0001 	.word	0xffff0001

08007f74 <_fwalk_reent>:
 8007f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f78:	4606      	mov	r6, r0
 8007f7a:	4688      	mov	r8, r1
 8007f7c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f80:	2700      	movs	r7, #0
 8007f82:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f86:	f1b9 0901 	subs.w	r9, r9, #1
 8007f8a:	d505      	bpl.n	8007f98 <_fwalk_reent+0x24>
 8007f8c:	6824      	ldr	r4, [r4, #0]
 8007f8e:	2c00      	cmp	r4, #0
 8007f90:	d1f7      	bne.n	8007f82 <_fwalk_reent+0xe>
 8007f92:	4638      	mov	r0, r7
 8007f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f98:	89ab      	ldrh	r3, [r5, #12]
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d907      	bls.n	8007fae <_fwalk_reent+0x3a>
 8007f9e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fa2:	3301      	adds	r3, #1
 8007fa4:	d003      	beq.n	8007fae <_fwalk_reent+0x3a>
 8007fa6:	4629      	mov	r1, r5
 8007fa8:	4630      	mov	r0, r6
 8007faa:	47c0      	blx	r8
 8007fac:	4307      	orrs	r7, r0
 8007fae:	3568      	adds	r5, #104	; 0x68
 8007fb0:	e7e9      	b.n	8007f86 <_fwalk_reent+0x12>
	...

08007fb4 <__libc_init_array>:
 8007fb4:	b570      	push	{r4, r5, r6, lr}
 8007fb6:	4d0d      	ldr	r5, [pc, #52]	; (8007fec <__libc_init_array+0x38>)
 8007fb8:	4c0d      	ldr	r4, [pc, #52]	; (8007ff0 <__libc_init_array+0x3c>)
 8007fba:	1b64      	subs	r4, r4, r5
 8007fbc:	10a4      	asrs	r4, r4, #2
 8007fbe:	2600      	movs	r6, #0
 8007fc0:	42a6      	cmp	r6, r4
 8007fc2:	d109      	bne.n	8007fd8 <__libc_init_array+0x24>
 8007fc4:	4d0b      	ldr	r5, [pc, #44]	; (8007ff4 <__libc_init_array+0x40>)
 8007fc6:	4c0c      	ldr	r4, [pc, #48]	; (8007ff8 <__libc_init_array+0x44>)
 8007fc8:	f002 fe88 	bl	800acdc <_init>
 8007fcc:	1b64      	subs	r4, r4, r5
 8007fce:	10a4      	asrs	r4, r4, #2
 8007fd0:	2600      	movs	r6, #0
 8007fd2:	42a6      	cmp	r6, r4
 8007fd4:	d105      	bne.n	8007fe2 <__libc_init_array+0x2e>
 8007fd6:	bd70      	pop	{r4, r5, r6, pc}
 8007fd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fdc:	4798      	blx	r3
 8007fde:	3601      	adds	r6, #1
 8007fe0:	e7ee      	b.n	8007fc0 <__libc_init_array+0xc>
 8007fe2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fe6:	4798      	blx	r3
 8007fe8:	3601      	adds	r6, #1
 8007fea:	e7f2      	b.n	8007fd2 <__libc_init_array+0x1e>
 8007fec:	0800b2bc 	.word	0x0800b2bc
 8007ff0:	0800b2bc 	.word	0x0800b2bc
 8007ff4:	0800b2bc 	.word	0x0800b2bc
 8007ff8:	0800b2c0 	.word	0x0800b2c0

08007ffc <__retarget_lock_init_recursive>:
 8007ffc:	4770      	bx	lr

08007ffe <__retarget_lock_acquire_recursive>:
 8007ffe:	4770      	bx	lr

08008000 <__retarget_lock_release_recursive>:
 8008000:	4770      	bx	lr

08008002 <memcmp>:
 8008002:	b510      	push	{r4, lr}
 8008004:	3901      	subs	r1, #1
 8008006:	4402      	add	r2, r0
 8008008:	4290      	cmp	r0, r2
 800800a:	d101      	bne.n	8008010 <memcmp+0xe>
 800800c:	2000      	movs	r0, #0
 800800e:	e005      	b.n	800801c <memcmp+0x1a>
 8008010:	7803      	ldrb	r3, [r0, #0]
 8008012:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008016:	42a3      	cmp	r3, r4
 8008018:	d001      	beq.n	800801e <memcmp+0x1c>
 800801a:	1b18      	subs	r0, r3, r4
 800801c:	bd10      	pop	{r4, pc}
 800801e:	3001      	adds	r0, #1
 8008020:	e7f2      	b.n	8008008 <memcmp+0x6>

08008022 <memcpy>:
 8008022:	440a      	add	r2, r1
 8008024:	4291      	cmp	r1, r2
 8008026:	f100 33ff 	add.w	r3, r0, #4294967295
 800802a:	d100      	bne.n	800802e <memcpy+0xc>
 800802c:	4770      	bx	lr
 800802e:	b510      	push	{r4, lr}
 8008030:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008034:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008038:	4291      	cmp	r1, r2
 800803a:	d1f9      	bne.n	8008030 <memcpy+0xe>
 800803c:	bd10      	pop	{r4, pc}

0800803e <memset>:
 800803e:	4402      	add	r2, r0
 8008040:	4603      	mov	r3, r0
 8008042:	4293      	cmp	r3, r2
 8008044:	d100      	bne.n	8008048 <memset+0xa>
 8008046:	4770      	bx	lr
 8008048:	f803 1b01 	strb.w	r1, [r3], #1
 800804c:	e7f9      	b.n	8008042 <memset+0x4>
	...

08008050 <sbrk_aligned>:
 8008050:	b570      	push	{r4, r5, r6, lr}
 8008052:	4e0e      	ldr	r6, [pc, #56]	; (800808c <sbrk_aligned+0x3c>)
 8008054:	460c      	mov	r4, r1
 8008056:	6831      	ldr	r1, [r6, #0]
 8008058:	4605      	mov	r5, r0
 800805a:	b911      	cbnz	r1, 8008062 <sbrk_aligned+0x12>
 800805c:	f000 fd60 	bl	8008b20 <_sbrk_r>
 8008060:	6030      	str	r0, [r6, #0]
 8008062:	4621      	mov	r1, r4
 8008064:	4628      	mov	r0, r5
 8008066:	f000 fd5b 	bl	8008b20 <_sbrk_r>
 800806a:	1c43      	adds	r3, r0, #1
 800806c:	d00a      	beq.n	8008084 <sbrk_aligned+0x34>
 800806e:	1cc4      	adds	r4, r0, #3
 8008070:	f024 0403 	bic.w	r4, r4, #3
 8008074:	42a0      	cmp	r0, r4
 8008076:	d007      	beq.n	8008088 <sbrk_aligned+0x38>
 8008078:	1a21      	subs	r1, r4, r0
 800807a:	4628      	mov	r0, r5
 800807c:	f000 fd50 	bl	8008b20 <_sbrk_r>
 8008080:	3001      	adds	r0, #1
 8008082:	d101      	bne.n	8008088 <sbrk_aligned+0x38>
 8008084:	f04f 34ff 	mov.w	r4, #4294967295
 8008088:	4620      	mov	r0, r4
 800808a:	bd70      	pop	{r4, r5, r6, pc}
 800808c:	20001bc8 	.word	0x20001bc8

08008090 <_malloc_r>:
 8008090:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008094:	1ccd      	adds	r5, r1, #3
 8008096:	f025 0503 	bic.w	r5, r5, #3
 800809a:	3508      	adds	r5, #8
 800809c:	2d0c      	cmp	r5, #12
 800809e:	bf38      	it	cc
 80080a0:	250c      	movcc	r5, #12
 80080a2:	2d00      	cmp	r5, #0
 80080a4:	4607      	mov	r7, r0
 80080a6:	db01      	blt.n	80080ac <_malloc_r+0x1c>
 80080a8:	42a9      	cmp	r1, r5
 80080aa:	d905      	bls.n	80080b8 <_malloc_r+0x28>
 80080ac:	230c      	movs	r3, #12
 80080ae:	603b      	str	r3, [r7, #0]
 80080b0:	2600      	movs	r6, #0
 80080b2:	4630      	mov	r0, r6
 80080b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080b8:	4e2e      	ldr	r6, [pc, #184]	; (8008174 <_malloc_r+0xe4>)
 80080ba:	f001 fd23 	bl	8009b04 <__malloc_lock>
 80080be:	6833      	ldr	r3, [r6, #0]
 80080c0:	461c      	mov	r4, r3
 80080c2:	bb34      	cbnz	r4, 8008112 <_malloc_r+0x82>
 80080c4:	4629      	mov	r1, r5
 80080c6:	4638      	mov	r0, r7
 80080c8:	f7ff ffc2 	bl	8008050 <sbrk_aligned>
 80080cc:	1c43      	adds	r3, r0, #1
 80080ce:	4604      	mov	r4, r0
 80080d0:	d14d      	bne.n	800816e <_malloc_r+0xde>
 80080d2:	6834      	ldr	r4, [r6, #0]
 80080d4:	4626      	mov	r6, r4
 80080d6:	2e00      	cmp	r6, #0
 80080d8:	d140      	bne.n	800815c <_malloc_r+0xcc>
 80080da:	6823      	ldr	r3, [r4, #0]
 80080dc:	4631      	mov	r1, r6
 80080de:	4638      	mov	r0, r7
 80080e0:	eb04 0803 	add.w	r8, r4, r3
 80080e4:	f000 fd1c 	bl	8008b20 <_sbrk_r>
 80080e8:	4580      	cmp	r8, r0
 80080ea:	d13a      	bne.n	8008162 <_malloc_r+0xd2>
 80080ec:	6821      	ldr	r1, [r4, #0]
 80080ee:	3503      	adds	r5, #3
 80080f0:	1a6d      	subs	r5, r5, r1
 80080f2:	f025 0503 	bic.w	r5, r5, #3
 80080f6:	3508      	adds	r5, #8
 80080f8:	2d0c      	cmp	r5, #12
 80080fa:	bf38      	it	cc
 80080fc:	250c      	movcc	r5, #12
 80080fe:	4629      	mov	r1, r5
 8008100:	4638      	mov	r0, r7
 8008102:	f7ff ffa5 	bl	8008050 <sbrk_aligned>
 8008106:	3001      	adds	r0, #1
 8008108:	d02b      	beq.n	8008162 <_malloc_r+0xd2>
 800810a:	6823      	ldr	r3, [r4, #0]
 800810c:	442b      	add	r3, r5
 800810e:	6023      	str	r3, [r4, #0]
 8008110:	e00e      	b.n	8008130 <_malloc_r+0xa0>
 8008112:	6822      	ldr	r2, [r4, #0]
 8008114:	1b52      	subs	r2, r2, r5
 8008116:	d41e      	bmi.n	8008156 <_malloc_r+0xc6>
 8008118:	2a0b      	cmp	r2, #11
 800811a:	d916      	bls.n	800814a <_malloc_r+0xba>
 800811c:	1961      	adds	r1, r4, r5
 800811e:	42a3      	cmp	r3, r4
 8008120:	6025      	str	r5, [r4, #0]
 8008122:	bf18      	it	ne
 8008124:	6059      	strne	r1, [r3, #4]
 8008126:	6863      	ldr	r3, [r4, #4]
 8008128:	bf08      	it	eq
 800812a:	6031      	streq	r1, [r6, #0]
 800812c:	5162      	str	r2, [r4, r5]
 800812e:	604b      	str	r3, [r1, #4]
 8008130:	4638      	mov	r0, r7
 8008132:	f104 060b 	add.w	r6, r4, #11
 8008136:	f001 fceb 	bl	8009b10 <__malloc_unlock>
 800813a:	f026 0607 	bic.w	r6, r6, #7
 800813e:	1d23      	adds	r3, r4, #4
 8008140:	1af2      	subs	r2, r6, r3
 8008142:	d0b6      	beq.n	80080b2 <_malloc_r+0x22>
 8008144:	1b9b      	subs	r3, r3, r6
 8008146:	50a3      	str	r3, [r4, r2]
 8008148:	e7b3      	b.n	80080b2 <_malloc_r+0x22>
 800814a:	6862      	ldr	r2, [r4, #4]
 800814c:	42a3      	cmp	r3, r4
 800814e:	bf0c      	ite	eq
 8008150:	6032      	streq	r2, [r6, #0]
 8008152:	605a      	strne	r2, [r3, #4]
 8008154:	e7ec      	b.n	8008130 <_malloc_r+0xa0>
 8008156:	4623      	mov	r3, r4
 8008158:	6864      	ldr	r4, [r4, #4]
 800815a:	e7b2      	b.n	80080c2 <_malloc_r+0x32>
 800815c:	4634      	mov	r4, r6
 800815e:	6876      	ldr	r6, [r6, #4]
 8008160:	e7b9      	b.n	80080d6 <_malloc_r+0x46>
 8008162:	230c      	movs	r3, #12
 8008164:	603b      	str	r3, [r7, #0]
 8008166:	4638      	mov	r0, r7
 8008168:	f001 fcd2 	bl	8009b10 <__malloc_unlock>
 800816c:	e7a1      	b.n	80080b2 <_malloc_r+0x22>
 800816e:	6025      	str	r5, [r4, #0]
 8008170:	e7de      	b.n	8008130 <_malloc_r+0xa0>
 8008172:	bf00      	nop
 8008174:	20001bc4 	.word	0x20001bc4

08008178 <__cvt>:
 8008178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800817c:	ec55 4b10 	vmov	r4, r5, d0
 8008180:	2d00      	cmp	r5, #0
 8008182:	460e      	mov	r6, r1
 8008184:	4619      	mov	r1, r3
 8008186:	462b      	mov	r3, r5
 8008188:	bfbb      	ittet	lt
 800818a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800818e:	461d      	movlt	r5, r3
 8008190:	2300      	movge	r3, #0
 8008192:	232d      	movlt	r3, #45	; 0x2d
 8008194:	700b      	strb	r3, [r1, #0]
 8008196:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008198:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800819c:	4691      	mov	r9, r2
 800819e:	f023 0820 	bic.w	r8, r3, #32
 80081a2:	bfbc      	itt	lt
 80081a4:	4622      	movlt	r2, r4
 80081a6:	4614      	movlt	r4, r2
 80081a8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80081ac:	d005      	beq.n	80081ba <__cvt+0x42>
 80081ae:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80081b2:	d100      	bne.n	80081b6 <__cvt+0x3e>
 80081b4:	3601      	adds	r6, #1
 80081b6:	2102      	movs	r1, #2
 80081b8:	e000      	b.n	80081bc <__cvt+0x44>
 80081ba:	2103      	movs	r1, #3
 80081bc:	ab03      	add	r3, sp, #12
 80081be:	9301      	str	r3, [sp, #4]
 80081c0:	ab02      	add	r3, sp, #8
 80081c2:	9300      	str	r3, [sp, #0]
 80081c4:	ec45 4b10 	vmov	d0, r4, r5
 80081c8:	4653      	mov	r3, sl
 80081ca:	4632      	mov	r2, r6
 80081cc:	f000 fdcc 	bl	8008d68 <_dtoa_r>
 80081d0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80081d4:	4607      	mov	r7, r0
 80081d6:	d102      	bne.n	80081de <__cvt+0x66>
 80081d8:	f019 0f01 	tst.w	r9, #1
 80081dc:	d022      	beq.n	8008224 <__cvt+0xac>
 80081de:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80081e2:	eb07 0906 	add.w	r9, r7, r6
 80081e6:	d110      	bne.n	800820a <__cvt+0x92>
 80081e8:	783b      	ldrb	r3, [r7, #0]
 80081ea:	2b30      	cmp	r3, #48	; 0x30
 80081ec:	d10a      	bne.n	8008204 <__cvt+0x8c>
 80081ee:	2200      	movs	r2, #0
 80081f0:	2300      	movs	r3, #0
 80081f2:	4620      	mov	r0, r4
 80081f4:	4629      	mov	r1, r5
 80081f6:	f7f8 fc67 	bl	8000ac8 <__aeabi_dcmpeq>
 80081fa:	b918      	cbnz	r0, 8008204 <__cvt+0x8c>
 80081fc:	f1c6 0601 	rsb	r6, r6, #1
 8008200:	f8ca 6000 	str.w	r6, [sl]
 8008204:	f8da 3000 	ldr.w	r3, [sl]
 8008208:	4499      	add	r9, r3
 800820a:	2200      	movs	r2, #0
 800820c:	2300      	movs	r3, #0
 800820e:	4620      	mov	r0, r4
 8008210:	4629      	mov	r1, r5
 8008212:	f7f8 fc59 	bl	8000ac8 <__aeabi_dcmpeq>
 8008216:	b108      	cbz	r0, 800821c <__cvt+0xa4>
 8008218:	f8cd 900c 	str.w	r9, [sp, #12]
 800821c:	2230      	movs	r2, #48	; 0x30
 800821e:	9b03      	ldr	r3, [sp, #12]
 8008220:	454b      	cmp	r3, r9
 8008222:	d307      	bcc.n	8008234 <__cvt+0xbc>
 8008224:	9b03      	ldr	r3, [sp, #12]
 8008226:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008228:	1bdb      	subs	r3, r3, r7
 800822a:	4638      	mov	r0, r7
 800822c:	6013      	str	r3, [r2, #0]
 800822e:	b004      	add	sp, #16
 8008230:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008234:	1c59      	adds	r1, r3, #1
 8008236:	9103      	str	r1, [sp, #12]
 8008238:	701a      	strb	r2, [r3, #0]
 800823a:	e7f0      	b.n	800821e <__cvt+0xa6>

0800823c <__exponent>:
 800823c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800823e:	4603      	mov	r3, r0
 8008240:	2900      	cmp	r1, #0
 8008242:	bfb8      	it	lt
 8008244:	4249      	neglt	r1, r1
 8008246:	f803 2b02 	strb.w	r2, [r3], #2
 800824a:	bfb4      	ite	lt
 800824c:	222d      	movlt	r2, #45	; 0x2d
 800824e:	222b      	movge	r2, #43	; 0x2b
 8008250:	2909      	cmp	r1, #9
 8008252:	7042      	strb	r2, [r0, #1]
 8008254:	dd2a      	ble.n	80082ac <__exponent+0x70>
 8008256:	f10d 0407 	add.w	r4, sp, #7
 800825a:	46a4      	mov	ip, r4
 800825c:	270a      	movs	r7, #10
 800825e:	46a6      	mov	lr, r4
 8008260:	460a      	mov	r2, r1
 8008262:	fb91 f6f7 	sdiv	r6, r1, r7
 8008266:	fb07 1516 	mls	r5, r7, r6, r1
 800826a:	3530      	adds	r5, #48	; 0x30
 800826c:	2a63      	cmp	r2, #99	; 0x63
 800826e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008272:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008276:	4631      	mov	r1, r6
 8008278:	dcf1      	bgt.n	800825e <__exponent+0x22>
 800827a:	3130      	adds	r1, #48	; 0x30
 800827c:	f1ae 0502 	sub.w	r5, lr, #2
 8008280:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008284:	1c44      	adds	r4, r0, #1
 8008286:	4629      	mov	r1, r5
 8008288:	4561      	cmp	r1, ip
 800828a:	d30a      	bcc.n	80082a2 <__exponent+0x66>
 800828c:	f10d 0209 	add.w	r2, sp, #9
 8008290:	eba2 020e 	sub.w	r2, r2, lr
 8008294:	4565      	cmp	r5, ip
 8008296:	bf88      	it	hi
 8008298:	2200      	movhi	r2, #0
 800829a:	4413      	add	r3, r2
 800829c:	1a18      	subs	r0, r3, r0
 800829e:	b003      	add	sp, #12
 80082a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082a6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80082aa:	e7ed      	b.n	8008288 <__exponent+0x4c>
 80082ac:	2330      	movs	r3, #48	; 0x30
 80082ae:	3130      	adds	r1, #48	; 0x30
 80082b0:	7083      	strb	r3, [r0, #2]
 80082b2:	70c1      	strb	r1, [r0, #3]
 80082b4:	1d03      	adds	r3, r0, #4
 80082b6:	e7f1      	b.n	800829c <__exponent+0x60>

080082b8 <_printf_float>:
 80082b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082bc:	ed2d 8b02 	vpush	{d8}
 80082c0:	b08d      	sub	sp, #52	; 0x34
 80082c2:	460c      	mov	r4, r1
 80082c4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80082c8:	4616      	mov	r6, r2
 80082ca:	461f      	mov	r7, r3
 80082cc:	4605      	mov	r5, r0
 80082ce:	f001 fbfb 	bl	8009ac8 <_localeconv_r>
 80082d2:	f8d0 a000 	ldr.w	sl, [r0]
 80082d6:	4650      	mov	r0, sl
 80082d8:	f7f7 ff7a 	bl	80001d0 <strlen>
 80082dc:	2300      	movs	r3, #0
 80082de:	930a      	str	r3, [sp, #40]	; 0x28
 80082e0:	6823      	ldr	r3, [r4, #0]
 80082e2:	9305      	str	r3, [sp, #20]
 80082e4:	f8d8 3000 	ldr.w	r3, [r8]
 80082e8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80082ec:	3307      	adds	r3, #7
 80082ee:	f023 0307 	bic.w	r3, r3, #7
 80082f2:	f103 0208 	add.w	r2, r3, #8
 80082f6:	f8c8 2000 	str.w	r2, [r8]
 80082fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082fe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008302:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008306:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800830a:	9307      	str	r3, [sp, #28]
 800830c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008310:	ee08 0a10 	vmov	s16, r0
 8008314:	4b9f      	ldr	r3, [pc, #636]	; (8008594 <_printf_float+0x2dc>)
 8008316:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800831a:	f04f 32ff 	mov.w	r2, #4294967295
 800831e:	f7f8 fc05 	bl	8000b2c <__aeabi_dcmpun>
 8008322:	bb88      	cbnz	r0, 8008388 <_printf_float+0xd0>
 8008324:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008328:	4b9a      	ldr	r3, [pc, #616]	; (8008594 <_printf_float+0x2dc>)
 800832a:	f04f 32ff 	mov.w	r2, #4294967295
 800832e:	f7f8 fbdf 	bl	8000af0 <__aeabi_dcmple>
 8008332:	bb48      	cbnz	r0, 8008388 <_printf_float+0xd0>
 8008334:	2200      	movs	r2, #0
 8008336:	2300      	movs	r3, #0
 8008338:	4640      	mov	r0, r8
 800833a:	4649      	mov	r1, r9
 800833c:	f7f8 fbce 	bl	8000adc <__aeabi_dcmplt>
 8008340:	b110      	cbz	r0, 8008348 <_printf_float+0x90>
 8008342:	232d      	movs	r3, #45	; 0x2d
 8008344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008348:	4b93      	ldr	r3, [pc, #588]	; (8008598 <_printf_float+0x2e0>)
 800834a:	4894      	ldr	r0, [pc, #592]	; (800859c <_printf_float+0x2e4>)
 800834c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008350:	bf94      	ite	ls
 8008352:	4698      	movls	r8, r3
 8008354:	4680      	movhi	r8, r0
 8008356:	2303      	movs	r3, #3
 8008358:	6123      	str	r3, [r4, #16]
 800835a:	9b05      	ldr	r3, [sp, #20]
 800835c:	f023 0204 	bic.w	r2, r3, #4
 8008360:	6022      	str	r2, [r4, #0]
 8008362:	f04f 0900 	mov.w	r9, #0
 8008366:	9700      	str	r7, [sp, #0]
 8008368:	4633      	mov	r3, r6
 800836a:	aa0b      	add	r2, sp, #44	; 0x2c
 800836c:	4621      	mov	r1, r4
 800836e:	4628      	mov	r0, r5
 8008370:	f000 f9d8 	bl	8008724 <_printf_common>
 8008374:	3001      	adds	r0, #1
 8008376:	f040 8090 	bne.w	800849a <_printf_float+0x1e2>
 800837a:	f04f 30ff 	mov.w	r0, #4294967295
 800837e:	b00d      	add	sp, #52	; 0x34
 8008380:	ecbd 8b02 	vpop	{d8}
 8008384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008388:	4642      	mov	r2, r8
 800838a:	464b      	mov	r3, r9
 800838c:	4640      	mov	r0, r8
 800838e:	4649      	mov	r1, r9
 8008390:	f7f8 fbcc 	bl	8000b2c <__aeabi_dcmpun>
 8008394:	b140      	cbz	r0, 80083a8 <_printf_float+0xf0>
 8008396:	464b      	mov	r3, r9
 8008398:	2b00      	cmp	r3, #0
 800839a:	bfbc      	itt	lt
 800839c:	232d      	movlt	r3, #45	; 0x2d
 800839e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80083a2:	487f      	ldr	r0, [pc, #508]	; (80085a0 <_printf_float+0x2e8>)
 80083a4:	4b7f      	ldr	r3, [pc, #508]	; (80085a4 <_printf_float+0x2ec>)
 80083a6:	e7d1      	b.n	800834c <_printf_float+0x94>
 80083a8:	6863      	ldr	r3, [r4, #4]
 80083aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80083ae:	9206      	str	r2, [sp, #24]
 80083b0:	1c5a      	adds	r2, r3, #1
 80083b2:	d13f      	bne.n	8008434 <_printf_float+0x17c>
 80083b4:	2306      	movs	r3, #6
 80083b6:	6063      	str	r3, [r4, #4]
 80083b8:	9b05      	ldr	r3, [sp, #20]
 80083ba:	6861      	ldr	r1, [r4, #4]
 80083bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80083c0:	2300      	movs	r3, #0
 80083c2:	9303      	str	r3, [sp, #12]
 80083c4:	ab0a      	add	r3, sp, #40	; 0x28
 80083c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80083ca:	ab09      	add	r3, sp, #36	; 0x24
 80083cc:	ec49 8b10 	vmov	d0, r8, r9
 80083d0:	9300      	str	r3, [sp, #0]
 80083d2:	6022      	str	r2, [r4, #0]
 80083d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80083d8:	4628      	mov	r0, r5
 80083da:	f7ff fecd 	bl	8008178 <__cvt>
 80083de:	9b06      	ldr	r3, [sp, #24]
 80083e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083e2:	2b47      	cmp	r3, #71	; 0x47
 80083e4:	4680      	mov	r8, r0
 80083e6:	d108      	bne.n	80083fa <_printf_float+0x142>
 80083e8:	1cc8      	adds	r0, r1, #3
 80083ea:	db02      	blt.n	80083f2 <_printf_float+0x13a>
 80083ec:	6863      	ldr	r3, [r4, #4]
 80083ee:	4299      	cmp	r1, r3
 80083f0:	dd41      	ble.n	8008476 <_printf_float+0x1be>
 80083f2:	f1ab 0b02 	sub.w	fp, fp, #2
 80083f6:	fa5f fb8b 	uxtb.w	fp, fp
 80083fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80083fe:	d820      	bhi.n	8008442 <_printf_float+0x18a>
 8008400:	3901      	subs	r1, #1
 8008402:	465a      	mov	r2, fp
 8008404:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008408:	9109      	str	r1, [sp, #36]	; 0x24
 800840a:	f7ff ff17 	bl	800823c <__exponent>
 800840e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008410:	1813      	adds	r3, r2, r0
 8008412:	2a01      	cmp	r2, #1
 8008414:	4681      	mov	r9, r0
 8008416:	6123      	str	r3, [r4, #16]
 8008418:	dc02      	bgt.n	8008420 <_printf_float+0x168>
 800841a:	6822      	ldr	r2, [r4, #0]
 800841c:	07d2      	lsls	r2, r2, #31
 800841e:	d501      	bpl.n	8008424 <_printf_float+0x16c>
 8008420:	3301      	adds	r3, #1
 8008422:	6123      	str	r3, [r4, #16]
 8008424:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008428:	2b00      	cmp	r3, #0
 800842a:	d09c      	beq.n	8008366 <_printf_float+0xae>
 800842c:	232d      	movs	r3, #45	; 0x2d
 800842e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008432:	e798      	b.n	8008366 <_printf_float+0xae>
 8008434:	9a06      	ldr	r2, [sp, #24]
 8008436:	2a47      	cmp	r2, #71	; 0x47
 8008438:	d1be      	bne.n	80083b8 <_printf_float+0x100>
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1bc      	bne.n	80083b8 <_printf_float+0x100>
 800843e:	2301      	movs	r3, #1
 8008440:	e7b9      	b.n	80083b6 <_printf_float+0xfe>
 8008442:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008446:	d118      	bne.n	800847a <_printf_float+0x1c2>
 8008448:	2900      	cmp	r1, #0
 800844a:	6863      	ldr	r3, [r4, #4]
 800844c:	dd0b      	ble.n	8008466 <_printf_float+0x1ae>
 800844e:	6121      	str	r1, [r4, #16]
 8008450:	b913      	cbnz	r3, 8008458 <_printf_float+0x1a0>
 8008452:	6822      	ldr	r2, [r4, #0]
 8008454:	07d0      	lsls	r0, r2, #31
 8008456:	d502      	bpl.n	800845e <_printf_float+0x1a6>
 8008458:	3301      	adds	r3, #1
 800845a:	440b      	add	r3, r1
 800845c:	6123      	str	r3, [r4, #16]
 800845e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008460:	f04f 0900 	mov.w	r9, #0
 8008464:	e7de      	b.n	8008424 <_printf_float+0x16c>
 8008466:	b913      	cbnz	r3, 800846e <_printf_float+0x1b6>
 8008468:	6822      	ldr	r2, [r4, #0]
 800846a:	07d2      	lsls	r2, r2, #31
 800846c:	d501      	bpl.n	8008472 <_printf_float+0x1ba>
 800846e:	3302      	adds	r3, #2
 8008470:	e7f4      	b.n	800845c <_printf_float+0x1a4>
 8008472:	2301      	movs	r3, #1
 8008474:	e7f2      	b.n	800845c <_printf_float+0x1a4>
 8008476:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800847a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800847c:	4299      	cmp	r1, r3
 800847e:	db05      	blt.n	800848c <_printf_float+0x1d4>
 8008480:	6823      	ldr	r3, [r4, #0]
 8008482:	6121      	str	r1, [r4, #16]
 8008484:	07d8      	lsls	r0, r3, #31
 8008486:	d5ea      	bpl.n	800845e <_printf_float+0x1a6>
 8008488:	1c4b      	adds	r3, r1, #1
 800848a:	e7e7      	b.n	800845c <_printf_float+0x1a4>
 800848c:	2900      	cmp	r1, #0
 800848e:	bfd4      	ite	le
 8008490:	f1c1 0202 	rsble	r2, r1, #2
 8008494:	2201      	movgt	r2, #1
 8008496:	4413      	add	r3, r2
 8008498:	e7e0      	b.n	800845c <_printf_float+0x1a4>
 800849a:	6823      	ldr	r3, [r4, #0]
 800849c:	055a      	lsls	r2, r3, #21
 800849e:	d407      	bmi.n	80084b0 <_printf_float+0x1f8>
 80084a0:	6923      	ldr	r3, [r4, #16]
 80084a2:	4642      	mov	r2, r8
 80084a4:	4631      	mov	r1, r6
 80084a6:	4628      	mov	r0, r5
 80084a8:	47b8      	blx	r7
 80084aa:	3001      	adds	r0, #1
 80084ac:	d12c      	bne.n	8008508 <_printf_float+0x250>
 80084ae:	e764      	b.n	800837a <_printf_float+0xc2>
 80084b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80084b4:	f240 80e0 	bls.w	8008678 <_printf_float+0x3c0>
 80084b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80084bc:	2200      	movs	r2, #0
 80084be:	2300      	movs	r3, #0
 80084c0:	f7f8 fb02 	bl	8000ac8 <__aeabi_dcmpeq>
 80084c4:	2800      	cmp	r0, #0
 80084c6:	d034      	beq.n	8008532 <_printf_float+0x27a>
 80084c8:	4a37      	ldr	r2, [pc, #220]	; (80085a8 <_printf_float+0x2f0>)
 80084ca:	2301      	movs	r3, #1
 80084cc:	4631      	mov	r1, r6
 80084ce:	4628      	mov	r0, r5
 80084d0:	47b8      	blx	r7
 80084d2:	3001      	adds	r0, #1
 80084d4:	f43f af51 	beq.w	800837a <_printf_float+0xc2>
 80084d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80084dc:	429a      	cmp	r2, r3
 80084de:	db02      	blt.n	80084e6 <_printf_float+0x22e>
 80084e0:	6823      	ldr	r3, [r4, #0]
 80084e2:	07d8      	lsls	r0, r3, #31
 80084e4:	d510      	bpl.n	8008508 <_printf_float+0x250>
 80084e6:	ee18 3a10 	vmov	r3, s16
 80084ea:	4652      	mov	r2, sl
 80084ec:	4631      	mov	r1, r6
 80084ee:	4628      	mov	r0, r5
 80084f0:	47b8      	blx	r7
 80084f2:	3001      	adds	r0, #1
 80084f4:	f43f af41 	beq.w	800837a <_printf_float+0xc2>
 80084f8:	f04f 0800 	mov.w	r8, #0
 80084fc:	f104 091a 	add.w	r9, r4, #26
 8008500:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008502:	3b01      	subs	r3, #1
 8008504:	4543      	cmp	r3, r8
 8008506:	dc09      	bgt.n	800851c <_printf_float+0x264>
 8008508:	6823      	ldr	r3, [r4, #0]
 800850a:	079b      	lsls	r3, r3, #30
 800850c:	f100 8105 	bmi.w	800871a <_printf_float+0x462>
 8008510:	68e0      	ldr	r0, [r4, #12]
 8008512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008514:	4298      	cmp	r0, r3
 8008516:	bfb8      	it	lt
 8008518:	4618      	movlt	r0, r3
 800851a:	e730      	b.n	800837e <_printf_float+0xc6>
 800851c:	2301      	movs	r3, #1
 800851e:	464a      	mov	r2, r9
 8008520:	4631      	mov	r1, r6
 8008522:	4628      	mov	r0, r5
 8008524:	47b8      	blx	r7
 8008526:	3001      	adds	r0, #1
 8008528:	f43f af27 	beq.w	800837a <_printf_float+0xc2>
 800852c:	f108 0801 	add.w	r8, r8, #1
 8008530:	e7e6      	b.n	8008500 <_printf_float+0x248>
 8008532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008534:	2b00      	cmp	r3, #0
 8008536:	dc39      	bgt.n	80085ac <_printf_float+0x2f4>
 8008538:	4a1b      	ldr	r2, [pc, #108]	; (80085a8 <_printf_float+0x2f0>)
 800853a:	2301      	movs	r3, #1
 800853c:	4631      	mov	r1, r6
 800853e:	4628      	mov	r0, r5
 8008540:	47b8      	blx	r7
 8008542:	3001      	adds	r0, #1
 8008544:	f43f af19 	beq.w	800837a <_printf_float+0xc2>
 8008548:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800854c:	4313      	orrs	r3, r2
 800854e:	d102      	bne.n	8008556 <_printf_float+0x29e>
 8008550:	6823      	ldr	r3, [r4, #0]
 8008552:	07d9      	lsls	r1, r3, #31
 8008554:	d5d8      	bpl.n	8008508 <_printf_float+0x250>
 8008556:	ee18 3a10 	vmov	r3, s16
 800855a:	4652      	mov	r2, sl
 800855c:	4631      	mov	r1, r6
 800855e:	4628      	mov	r0, r5
 8008560:	47b8      	blx	r7
 8008562:	3001      	adds	r0, #1
 8008564:	f43f af09 	beq.w	800837a <_printf_float+0xc2>
 8008568:	f04f 0900 	mov.w	r9, #0
 800856c:	f104 0a1a 	add.w	sl, r4, #26
 8008570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008572:	425b      	negs	r3, r3
 8008574:	454b      	cmp	r3, r9
 8008576:	dc01      	bgt.n	800857c <_printf_float+0x2c4>
 8008578:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800857a:	e792      	b.n	80084a2 <_printf_float+0x1ea>
 800857c:	2301      	movs	r3, #1
 800857e:	4652      	mov	r2, sl
 8008580:	4631      	mov	r1, r6
 8008582:	4628      	mov	r0, r5
 8008584:	47b8      	blx	r7
 8008586:	3001      	adds	r0, #1
 8008588:	f43f aef7 	beq.w	800837a <_printf_float+0xc2>
 800858c:	f109 0901 	add.w	r9, r9, #1
 8008590:	e7ee      	b.n	8008570 <_printf_float+0x2b8>
 8008592:	bf00      	nop
 8008594:	7fefffff 	.word	0x7fefffff
 8008598:	0800af40 	.word	0x0800af40
 800859c:	0800af44 	.word	0x0800af44
 80085a0:	0800af4c 	.word	0x0800af4c
 80085a4:	0800af48 	.word	0x0800af48
 80085a8:	0800af50 	.word	0x0800af50
 80085ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80085b0:	429a      	cmp	r2, r3
 80085b2:	bfa8      	it	ge
 80085b4:	461a      	movge	r2, r3
 80085b6:	2a00      	cmp	r2, #0
 80085b8:	4691      	mov	r9, r2
 80085ba:	dc37      	bgt.n	800862c <_printf_float+0x374>
 80085bc:	f04f 0b00 	mov.w	fp, #0
 80085c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80085c4:	f104 021a 	add.w	r2, r4, #26
 80085c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80085ca:	9305      	str	r3, [sp, #20]
 80085cc:	eba3 0309 	sub.w	r3, r3, r9
 80085d0:	455b      	cmp	r3, fp
 80085d2:	dc33      	bgt.n	800863c <_printf_float+0x384>
 80085d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80085d8:	429a      	cmp	r2, r3
 80085da:	db3b      	blt.n	8008654 <_printf_float+0x39c>
 80085dc:	6823      	ldr	r3, [r4, #0]
 80085de:	07da      	lsls	r2, r3, #31
 80085e0:	d438      	bmi.n	8008654 <_printf_float+0x39c>
 80085e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085e4:	9a05      	ldr	r2, [sp, #20]
 80085e6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80085e8:	1a9a      	subs	r2, r3, r2
 80085ea:	eba3 0901 	sub.w	r9, r3, r1
 80085ee:	4591      	cmp	r9, r2
 80085f0:	bfa8      	it	ge
 80085f2:	4691      	movge	r9, r2
 80085f4:	f1b9 0f00 	cmp.w	r9, #0
 80085f8:	dc35      	bgt.n	8008666 <_printf_float+0x3ae>
 80085fa:	f04f 0800 	mov.w	r8, #0
 80085fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008602:	f104 0a1a 	add.w	sl, r4, #26
 8008606:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800860a:	1a9b      	subs	r3, r3, r2
 800860c:	eba3 0309 	sub.w	r3, r3, r9
 8008610:	4543      	cmp	r3, r8
 8008612:	f77f af79 	ble.w	8008508 <_printf_float+0x250>
 8008616:	2301      	movs	r3, #1
 8008618:	4652      	mov	r2, sl
 800861a:	4631      	mov	r1, r6
 800861c:	4628      	mov	r0, r5
 800861e:	47b8      	blx	r7
 8008620:	3001      	adds	r0, #1
 8008622:	f43f aeaa 	beq.w	800837a <_printf_float+0xc2>
 8008626:	f108 0801 	add.w	r8, r8, #1
 800862a:	e7ec      	b.n	8008606 <_printf_float+0x34e>
 800862c:	4613      	mov	r3, r2
 800862e:	4631      	mov	r1, r6
 8008630:	4642      	mov	r2, r8
 8008632:	4628      	mov	r0, r5
 8008634:	47b8      	blx	r7
 8008636:	3001      	adds	r0, #1
 8008638:	d1c0      	bne.n	80085bc <_printf_float+0x304>
 800863a:	e69e      	b.n	800837a <_printf_float+0xc2>
 800863c:	2301      	movs	r3, #1
 800863e:	4631      	mov	r1, r6
 8008640:	4628      	mov	r0, r5
 8008642:	9205      	str	r2, [sp, #20]
 8008644:	47b8      	blx	r7
 8008646:	3001      	adds	r0, #1
 8008648:	f43f ae97 	beq.w	800837a <_printf_float+0xc2>
 800864c:	9a05      	ldr	r2, [sp, #20]
 800864e:	f10b 0b01 	add.w	fp, fp, #1
 8008652:	e7b9      	b.n	80085c8 <_printf_float+0x310>
 8008654:	ee18 3a10 	vmov	r3, s16
 8008658:	4652      	mov	r2, sl
 800865a:	4631      	mov	r1, r6
 800865c:	4628      	mov	r0, r5
 800865e:	47b8      	blx	r7
 8008660:	3001      	adds	r0, #1
 8008662:	d1be      	bne.n	80085e2 <_printf_float+0x32a>
 8008664:	e689      	b.n	800837a <_printf_float+0xc2>
 8008666:	9a05      	ldr	r2, [sp, #20]
 8008668:	464b      	mov	r3, r9
 800866a:	4442      	add	r2, r8
 800866c:	4631      	mov	r1, r6
 800866e:	4628      	mov	r0, r5
 8008670:	47b8      	blx	r7
 8008672:	3001      	adds	r0, #1
 8008674:	d1c1      	bne.n	80085fa <_printf_float+0x342>
 8008676:	e680      	b.n	800837a <_printf_float+0xc2>
 8008678:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800867a:	2a01      	cmp	r2, #1
 800867c:	dc01      	bgt.n	8008682 <_printf_float+0x3ca>
 800867e:	07db      	lsls	r3, r3, #31
 8008680:	d538      	bpl.n	80086f4 <_printf_float+0x43c>
 8008682:	2301      	movs	r3, #1
 8008684:	4642      	mov	r2, r8
 8008686:	4631      	mov	r1, r6
 8008688:	4628      	mov	r0, r5
 800868a:	47b8      	blx	r7
 800868c:	3001      	adds	r0, #1
 800868e:	f43f ae74 	beq.w	800837a <_printf_float+0xc2>
 8008692:	ee18 3a10 	vmov	r3, s16
 8008696:	4652      	mov	r2, sl
 8008698:	4631      	mov	r1, r6
 800869a:	4628      	mov	r0, r5
 800869c:	47b8      	blx	r7
 800869e:	3001      	adds	r0, #1
 80086a0:	f43f ae6b 	beq.w	800837a <_printf_float+0xc2>
 80086a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80086a8:	2200      	movs	r2, #0
 80086aa:	2300      	movs	r3, #0
 80086ac:	f7f8 fa0c 	bl	8000ac8 <__aeabi_dcmpeq>
 80086b0:	b9d8      	cbnz	r0, 80086ea <_printf_float+0x432>
 80086b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086b4:	f108 0201 	add.w	r2, r8, #1
 80086b8:	3b01      	subs	r3, #1
 80086ba:	4631      	mov	r1, r6
 80086bc:	4628      	mov	r0, r5
 80086be:	47b8      	blx	r7
 80086c0:	3001      	adds	r0, #1
 80086c2:	d10e      	bne.n	80086e2 <_printf_float+0x42a>
 80086c4:	e659      	b.n	800837a <_printf_float+0xc2>
 80086c6:	2301      	movs	r3, #1
 80086c8:	4652      	mov	r2, sl
 80086ca:	4631      	mov	r1, r6
 80086cc:	4628      	mov	r0, r5
 80086ce:	47b8      	blx	r7
 80086d0:	3001      	adds	r0, #1
 80086d2:	f43f ae52 	beq.w	800837a <_printf_float+0xc2>
 80086d6:	f108 0801 	add.w	r8, r8, #1
 80086da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086dc:	3b01      	subs	r3, #1
 80086de:	4543      	cmp	r3, r8
 80086e0:	dcf1      	bgt.n	80086c6 <_printf_float+0x40e>
 80086e2:	464b      	mov	r3, r9
 80086e4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80086e8:	e6dc      	b.n	80084a4 <_printf_float+0x1ec>
 80086ea:	f04f 0800 	mov.w	r8, #0
 80086ee:	f104 0a1a 	add.w	sl, r4, #26
 80086f2:	e7f2      	b.n	80086da <_printf_float+0x422>
 80086f4:	2301      	movs	r3, #1
 80086f6:	4642      	mov	r2, r8
 80086f8:	e7df      	b.n	80086ba <_printf_float+0x402>
 80086fa:	2301      	movs	r3, #1
 80086fc:	464a      	mov	r2, r9
 80086fe:	4631      	mov	r1, r6
 8008700:	4628      	mov	r0, r5
 8008702:	47b8      	blx	r7
 8008704:	3001      	adds	r0, #1
 8008706:	f43f ae38 	beq.w	800837a <_printf_float+0xc2>
 800870a:	f108 0801 	add.w	r8, r8, #1
 800870e:	68e3      	ldr	r3, [r4, #12]
 8008710:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008712:	1a5b      	subs	r3, r3, r1
 8008714:	4543      	cmp	r3, r8
 8008716:	dcf0      	bgt.n	80086fa <_printf_float+0x442>
 8008718:	e6fa      	b.n	8008510 <_printf_float+0x258>
 800871a:	f04f 0800 	mov.w	r8, #0
 800871e:	f104 0919 	add.w	r9, r4, #25
 8008722:	e7f4      	b.n	800870e <_printf_float+0x456>

08008724 <_printf_common>:
 8008724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008728:	4616      	mov	r6, r2
 800872a:	4699      	mov	r9, r3
 800872c:	688a      	ldr	r2, [r1, #8]
 800872e:	690b      	ldr	r3, [r1, #16]
 8008730:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008734:	4293      	cmp	r3, r2
 8008736:	bfb8      	it	lt
 8008738:	4613      	movlt	r3, r2
 800873a:	6033      	str	r3, [r6, #0]
 800873c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008740:	4607      	mov	r7, r0
 8008742:	460c      	mov	r4, r1
 8008744:	b10a      	cbz	r2, 800874a <_printf_common+0x26>
 8008746:	3301      	adds	r3, #1
 8008748:	6033      	str	r3, [r6, #0]
 800874a:	6823      	ldr	r3, [r4, #0]
 800874c:	0699      	lsls	r1, r3, #26
 800874e:	bf42      	ittt	mi
 8008750:	6833      	ldrmi	r3, [r6, #0]
 8008752:	3302      	addmi	r3, #2
 8008754:	6033      	strmi	r3, [r6, #0]
 8008756:	6825      	ldr	r5, [r4, #0]
 8008758:	f015 0506 	ands.w	r5, r5, #6
 800875c:	d106      	bne.n	800876c <_printf_common+0x48>
 800875e:	f104 0a19 	add.w	sl, r4, #25
 8008762:	68e3      	ldr	r3, [r4, #12]
 8008764:	6832      	ldr	r2, [r6, #0]
 8008766:	1a9b      	subs	r3, r3, r2
 8008768:	42ab      	cmp	r3, r5
 800876a:	dc26      	bgt.n	80087ba <_printf_common+0x96>
 800876c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008770:	1e13      	subs	r3, r2, #0
 8008772:	6822      	ldr	r2, [r4, #0]
 8008774:	bf18      	it	ne
 8008776:	2301      	movne	r3, #1
 8008778:	0692      	lsls	r2, r2, #26
 800877a:	d42b      	bmi.n	80087d4 <_printf_common+0xb0>
 800877c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008780:	4649      	mov	r1, r9
 8008782:	4638      	mov	r0, r7
 8008784:	47c0      	blx	r8
 8008786:	3001      	adds	r0, #1
 8008788:	d01e      	beq.n	80087c8 <_printf_common+0xa4>
 800878a:	6823      	ldr	r3, [r4, #0]
 800878c:	68e5      	ldr	r5, [r4, #12]
 800878e:	6832      	ldr	r2, [r6, #0]
 8008790:	f003 0306 	and.w	r3, r3, #6
 8008794:	2b04      	cmp	r3, #4
 8008796:	bf08      	it	eq
 8008798:	1aad      	subeq	r5, r5, r2
 800879a:	68a3      	ldr	r3, [r4, #8]
 800879c:	6922      	ldr	r2, [r4, #16]
 800879e:	bf0c      	ite	eq
 80087a0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087a4:	2500      	movne	r5, #0
 80087a6:	4293      	cmp	r3, r2
 80087a8:	bfc4      	itt	gt
 80087aa:	1a9b      	subgt	r3, r3, r2
 80087ac:	18ed      	addgt	r5, r5, r3
 80087ae:	2600      	movs	r6, #0
 80087b0:	341a      	adds	r4, #26
 80087b2:	42b5      	cmp	r5, r6
 80087b4:	d11a      	bne.n	80087ec <_printf_common+0xc8>
 80087b6:	2000      	movs	r0, #0
 80087b8:	e008      	b.n	80087cc <_printf_common+0xa8>
 80087ba:	2301      	movs	r3, #1
 80087bc:	4652      	mov	r2, sl
 80087be:	4649      	mov	r1, r9
 80087c0:	4638      	mov	r0, r7
 80087c2:	47c0      	blx	r8
 80087c4:	3001      	adds	r0, #1
 80087c6:	d103      	bne.n	80087d0 <_printf_common+0xac>
 80087c8:	f04f 30ff 	mov.w	r0, #4294967295
 80087cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087d0:	3501      	adds	r5, #1
 80087d2:	e7c6      	b.n	8008762 <_printf_common+0x3e>
 80087d4:	18e1      	adds	r1, r4, r3
 80087d6:	1c5a      	adds	r2, r3, #1
 80087d8:	2030      	movs	r0, #48	; 0x30
 80087da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80087de:	4422      	add	r2, r4
 80087e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80087e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80087e8:	3302      	adds	r3, #2
 80087ea:	e7c7      	b.n	800877c <_printf_common+0x58>
 80087ec:	2301      	movs	r3, #1
 80087ee:	4622      	mov	r2, r4
 80087f0:	4649      	mov	r1, r9
 80087f2:	4638      	mov	r0, r7
 80087f4:	47c0      	blx	r8
 80087f6:	3001      	adds	r0, #1
 80087f8:	d0e6      	beq.n	80087c8 <_printf_common+0xa4>
 80087fa:	3601      	adds	r6, #1
 80087fc:	e7d9      	b.n	80087b2 <_printf_common+0x8e>
	...

08008800 <_printf_i>:
 8008800:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008804:	7e0f      	ldrb	r7, [r1, #24]
 8008806:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008808:	2f78      	cmp	r7, #120	; 0x78
 800880a:	4691      	mov	r9, r2
 800880c:	4680      	mov	r8, r0
 800880e:	460c      	mov	r4, r1
 8008810:	469a      	mov	sl, r3
 8008812:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008816:	d807      	bhi.n	8008828 <_printf_i+0x28>
 8008818:	2f62      	cmp	r7, #98	; 0x62
 800881a:	d80a      	bhi.n	8008832 <_printf_i+0x32>
 800881c:	2f00      	cmp	r7, #0
 800881e:	f000 80d8 	beq.w	80089d2 <_printf_i+0x1d2>
 8008822:	2f58      	cmp	r7, #88	; 0x58
 8008824:	f000 80a3 	beq.w	800896e <_printf_i+0x16e>
 8008828:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800882c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008830:	e03a      	b.n	80088a8 <_printf_i+0xa8>
 8008832:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008836:	2b15      	cmp	r3, #21
 8008838:	d8f6      	bhi.n	8008828 <_printf_i+0x28>
 800883a:	a101      	add	r1, pc, #4	; (adr r1, 8008840 <_printf_i+0x40>)
 800883c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008840:	08008899 	.word	0x08008899
 8008844:	080088ad 	.word	0x080088ad
 8008848:	08008829 	.word	0x08008829
 800884c:	08008829 	.word	0x08008829
 8008850:	08008829 	.word	0x08008829
 8008854:	08008829 	.word	0x08008829
 8008858:	080088ad 	.word	0x080088ad
 800885c:	08008829 	.word	0x08008829
 8008860:	08008829 	.word	0x08008829
 8008864:	08008829 	.word	0x08008829
 8008868:	08008829 	.word	0x08008829
 800886c:	080089b9 	.word	0x080089b9
 8008870:	080088dd 	.word	0x080088dd
 8008874:	0800899b 	.word	0x0800899b
 8008878:	08008829 	.word	0x08008829
 800887c:	08008829 	.word	0x08008829
 8008880:	080089db 	.word	0x080089db
 8008884:	08008829 	.word	0x08008829
 8008888:	080088dd 	.word	0x080088dd
 800888c:	08008829 	.word	0x08008829
 8008890:	08008829 	.word	0x08008829
 8008894:	080089a3 	.word	0x080089a3
 8008898:	682b      	ldr	r3, [r5, #0]
 800889a:	1d1a      	adds	r2, r3, #4
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	602a      	str	r2, [r5, #0]
 80088a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80088a8:	2301      	movs	r3, #1
 80088aa:	e0a3      	b.n	80089f4 <_printf_i+0x1f4>
 80088ac:	6820      	ldr	r0, [r4, #0]
 80088ae:	6829      	ldr	r1, [r5, #0]
 80088b0:	0606      	lsls	r6, r0, #24
 80088b2:	f101 0304 	add.w	r3, r1, #4
 80088b6:	d50a      	bpl.n	80088ce <_printf_i+0xce>
 80088b8:	680e      	ldr	r6, [r1, #0]
 80088ba:	602b      	str	r3, [r5, #0]
 80088bc:	2e00      	cmp	r6, #0
 80088be:	da03      	bge.n	80088c8 <_printf_i+0xc8>
 80088c0:	232d      	movs	r3, #45	; 0x2d
 80088c2:	4276      	negs	r6, r6
 80088c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088c8:	485e      	ldr	r0, [pc, #376]	; (8008a44 <_printf_i+0x244>)
 80088ca:	230a      	movs	r3, #10
 80088cc:	e019      	b.n	8008902 <_printf_i+0x102>
 80088ce:	680e      	ldr	r6, [r1, #0]
 80088d0:	602b      	str	r3, [r5, #0]
 80088d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80088d6:	bf18      	it	ne
 80088d8:	b236      	sxthne	r6, r6
 80088da:	e7ef      	b.n	80088bc <_printf_i+0xbc>
 80088dc:	682b      	ldr	r3, [r5, #0]
 80088de:	6820      	ldr	r0, [r4, #0]
 80088e0:	1d19      	adds	r1, r3, #4
 80088e2:	6029      	str	r1, [r5, #0]
 80088e4:	0601      	lsls	r1, r0, #24
 80088e6:	d501      	bpl.n	80088ec <_printf_i+0xec>
 80088e8:	681e      	ldr	r6, [r3, #0]
 80088ea:	e002      	b.n	80088f2 <_printf_i+0xf2>
 80088ec:	0646      	lsls	r6, r0, #25
 80088ee:	d5fb      	bpl.n	80088e8 <_printf_i+0xe8>
 80088f0:	881e      	ldrh	r6, [r3, #0]
 80088f2:	4854      	ldr	r0, [pc, #336]	; (8008a44 <_printf_i+0x244>)
 80088f4:	2f6f      	cmp	r7, #111	; 0x6f
 80088f6:	bf0c      	ite	eq
 80088f8:	2308      	moveq	r3, #8
 80088fa:	230a      	movne	r3, #10
 80088fc:	2100      	movs	r1, #0
 80088fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008902:	6865      	ldr	r5, [r4, #4]
 8008904:	60a5      	str	r5, [r4, #8]
 8008906:	2d00      	cmp	r5, #0
 8008908:	bfa2      	ittt	ge
 800890a:	6821      	ldrge	r1, [r4, #0]
 800890c:	f021 0104 	bicge.w	r1, r1, #4
 8008910:	6021      	strge	r1, [r4, #0]
 8008912:	b90e      	cbnz	r6, 8008918 <_printf_i+0x118>
 8008914:	2d00      	cmp	r5, #0
 8008916:	d04d      	beq.n	80089b4 <_printf_i+0x1b4>
 8008918:	4615      	mov	r5, r2
 800891a:	fbb6 f1f3 	udiv	r1, r6, r3
 800891e:	fb03 6711 	mls	r7, r3, r1, r6
 8008922:	5dc7      	ldrb	r7, [r0, r7]
 8008924:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008928:	4637      	mov	r7, r6
 800892a:	42bb      	cmp	r3, r7
 800892c:	460e      	mov	r6, r1
 800892e:	d9f4      	bls.n	800891a <_printf_i+0x11a>
 8008930:	2b08      	cmp	r3, #8
 8008932:	d10b      	bne.n	800894c <_printf_i+0x14c>
 8008934:	6823      	ldr	r3, [r4, #0]
 8008936:	07de      	lsls	r6, r3, #31
 8008938:	d508      	bpl.n	800894c <_printf_i+0x14c>
 800893a:	6923      	ldr	r3, [r4, #16]
 800893c:	6861      	ldr	r1, [r4, #4]
 800893e:	4299      	cmp	r1, r3
 8008940:	bfde      	ittt	le
 8008942:	2330      	movle	r3, #48	; 0x30
 8008944:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008948:	f105 35ff 	addle.w	r5, r5, #4294967295
 800894c:	1b52      	subs	r2, r2, r5
 800894e:	6122      	str	r2, [r4, #16]
 8008950:	f8cd a000 	str.w	sl, [sp]
 8008954:	464b      	mov	r3, r9
 8008956:	aa03      	add	r2, sp, #12
 8008958:	4621      	mov	r1, r4
 800895a:	4640      	mov	r0, r8
 800895c:	f7ff fee2 	bl	8008724 <_printf_common>
 8008960:	3001      	adds	r0, #1
 8008962:	d14c      	bne.n	80089fe <_printf_i+0x1fe>
 8008964:	f04f 30ff 	mov.w	r0, #4294967295
 8008968:	b004      	add	sp, #16
 800896a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800896e:	4835      	ldr	r0, [pc, #212]	; (8008a44 <_printf_i+0x244>)
 8008970:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008974:	6829      	ldr	r1, [r5, #0]
 8008976:	6823      	ldr	r3, [r4, #0]
 8008978:	f851 6b04 	ldr.w	r6, [r1], #4
 800897c:	6029      	str	r1, [r5, #0]
 800897e:	061d      	lsls	r5, r3, #24
 8008980:	d514      	bpl.n	80089ac <_printf_i+0x1ac>
 8008982:	07df      	lsls	r7, r3, #31
 8008984:	bf44      	itt	mi
 8008986:	f043 0320 	orrmi.w	r3, r3, #32
 800898a:	6023      	strmi	r3, [r4, #0]
 800898c:	b91e      	cbnz	r6, 8008996 <_printf_i+0x196>
 800898e:	6823      	ldr	r3, [r4, #0]
 8008990:	f023 0320 	bic.w	r3, r3, #32
 8008994:	6023      	str	r3, [r4, #0]
 8008996:	2310      	movs	r3, #16
 8008998:	e7b0      	b.n	80088fc <_printf_i+0xfc>
 800899a:	6823      	ldr	r3, [r4, #0]
 800899c:	f043 0320 	orr.w	r3, r3, #32
 80089a0:	6023      	str	r3, [r4, #0]
 80089a2:	2378      	movs	r3, #120	; 0x78
 80089a4:	4828      	ldr	r0, [pc, #160]	; (8008a48 <_printf_i+0x248>)
 80089a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80089aa:	e7e3      	b.n	8008974 <_printf_i+0x174>
 80089ac:	0659      	lsls	r1, r3, #25
 80089ae:	bf48      	it	mi
 80089b0:	b2b6      	uxthmi	r6, r6
 80089b2:	e7e6      	b.n	8008982 <_printf_i+0x182>
 80089b4:	4615      	mov	r5, r2
 80089b6:	e7bb      	b.n	8008930 <_printf_i+0x130>
 80089b8:	682b      	ldr	r3, [r5, #0]
 80089ba:	6826      	ldr	r6, [r4, #0]
 80089bc:	6961      	ldr	r1, [r4, #20]
 80089be:	1d18      	adds	r0, r3, #4
 80089c0:	6028      	str	r0, [r5, #0]
 80089c2:	0635      	lsls	r5, r6, #24
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	d501      	bpl.n	80089cc <_printf_i+0x1cc>
 80089c8:	6019      	str	r1, [r3, #0]
 80089ca:	e002      	b.n	80089d2 <_printf_i+0x1d2>
 80089cc:	0670      	lsls	r0, r6, #25
 80089ce:	d5fb      	bpl.n	80089c8 <_printf_i+0x1c8>
 80089d0:	8019      	strh	r1, [r3, #0]
 80089d2:	2300      	movs	r3, #0
 80089d4:	6123      	str	r3, [r4, #16]
 80089d6:	4615      	mov	r5, r2
 80089d8:	e7ba      	b.n	8008950 <_printf_i+0x150>
 80089da:	682b      	ldr	r3, [r5, #0]
 80089dc:	1d1a      	adds	r2, r3, #4
 80089de:	602a      	str	r2, [r5, #0]
 80089e0:	681d      	ldr	r5, [r3, #0]
 80089e2:	6862      	ldr	r2, [r4, #4]
 80089e4:	2100      	movs	r1, #0
 80089e6:	4628      	mov	r0, r5
 80089e8:	f7f7 fbfa 	bl	80001e0 <memchr>
 80089ec:	b108      	cbz	r0, 80089f2 <_printf_i+0x1f2>
 80089ee:	1b40      	subs	r0, r0, r5
 80089f0:	6060      	str	r0, [r4, #4]
 80089f2:	6863      	ldr	r3, [r4, #4]
 80089f4:	6123      	str	r3, [r4, #16]
 80089f6:	2300      	movs	r3, #0
 80089f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80089fc:	e7a8      	b.n	8008950 <_printf_i+0x150>
 80089fe:	6923      	ldr	r3, [r4, #16]
 8008a00:	462a      	mov	r2, r5
 8008a02:	4649      	mov	r1, r9
 8008a04:	4640      	mov	r0, r8
 8008a06:	47d0      	blx	sl
 8008a08:	3001      	adds	r0, #1
 8008a0a:	d0ab      	beq.n	8008964 <_printf_i+0x164>
 8008a0c:	6823      	ldr	r3, [r4, #0]
 8008a0e:	079b      	lsls	r3, r3, #30
 8008a10:	d413      	bmi.n	8008a3a <_printf_i+0x23a>
 8008a12:	68e0      	ldr	r0, [r4, #12]
 8008a14:	9b03      	ldr	r3, [sp, #12]
 8008a16:	4298      	cmp	r0, r3
 8008a18:	bfb8      	it	lt
 8008a1a:	4618      	movlt	r0, r3
 8008a1c:	e7a4      	b.n	8008968 <_printf_i+0x168>
 8008a1e:	2301      	movs	r3, #1
 8008a20:	4632      	mov	r2, r6
 8008a22:	4649      	mov	r1, r9
 8008a24:	4640      	mov	r0, r8
 8008a26:	47d0      	blx	sl
 8008a28:	3001      	adds	r0, #1
 8008a2a:	d09b      	beq.n	8008964 <_printf_i+0x164>
 8008a2c:	3501      	adds	r5, #1
 8008a2e:	68e3      	ldr	r3, [r4, #12]
 8008a30:	9903      	ldr	r1, [sp, #12]
 8008a32:	1a5b      	subs	r3, r3, r1
 8008a34:	42ab      	cmp	r3, r5
 8008a36:	dcf2      	bgt.n	8008a1e <_printf_i+0x21e>
 8008a38:	e7eb      	b.n	8008a12 <_printf_i+0x212>
 8008a3a:	2500      	movs	r5, #0
 8008a3c:	f104 0619 	add.w	r6, r4, #25
 8008a40:	e7f5      	b.n	8008a2e <_printf_i+0x22e>
 8008a42:	bf00      	nop
 8008a44:	0800af52 	.word	0x0800af52
 8008a48:	0800af63 	.word	0x0800af63

08008a4c <cleanup_glue>:
 8008a4c:	b538      	push	{r3, r4, r5, lr}
 8008a4e:	460c      	mov	r4, r1
 8008a50:	6809      	ldr	r1, [r1, #0]
 8008a52:	4605      	mov	r5, r0
 8008a54:	b109      	cbz	r1, 8008a5a <cleanup_glue+0xe>
 8008a56:	f7ff fff9 	bl	8008a4c <cleanup_glue>
 8008a5a:	4621      	mov	r1, r4
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a62:	f001 bbf5 	b.w	800a250 <_free_r>
	...

08008a68 <_reclaim_reent>:
 8008a68:	4b2c      	ldr	r3, [pc, #176]	; (8008b1c <_reclaim_reent+0xb4>)
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4283      	cmp	r3, r0
 8008a6e:	b570      	push	{r4, r5, r6, lr}
 8008a70:	4604      	mov	r4, r0
 8008a72:	d051      	beq.n	8008b18 <_reclaim_reent+0xb0>
 8008a74:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008a76:	b143      	cbz	r3, 8008a8a <_reclaim_reent+0x22>
 8008a78:	68db      	ldr	r3, [r3, #12]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d14a      	bne.n	8008b14 <_reclaim_reent+0xac>
 8008a7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a80:	6819      	ldr	r1, [r3, #0]
 8008a82:	b111      	cbz	r1, 8008a8a <_reclaim_reent+0x22>
 8008a84:	4620      	mov	r0, r4
 8008a86:	f001 fbe3 	bl	800a250 <_free_r>
 8008a8a:	6961      	ldr	r1, [r4, #20]
 8008a8c:	b111      	cbz	r1, 8008a94 <_reclaim_reent+0x2c>
 8008a8e:	4620      	mov	r0, r4
 8008a90:	f001 fbde 	bl	800a250 <_free_r>
 8008a94:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008a96:	b111      	cbz	r1, 8008a9e <_reclaim_reent+0x36>
 8008a98:	4620      	mov	r0, r4
 8008a9a:	f001 fbd9 	bl	800a250 <_free_r>
 8008a9e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008aa0:	b111      	cbz	r1, 8008aa8 <_reclaim_reent+0x40>
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	f001 fbd4 	bl	800a250 <_free_r>
 8008aa8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008aaa:	b111      	cbz	r1, 8008ab2 <_reclaim_reent+0x4a>
 8008aac:	4620      	mov	r0, r4
 8008aae:	f001 fbcf 	bl	800a250 <_free_r>
 8008ab2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008ab4:	b111      	cbz	r1, 8008abc <_reclaim_reent+0x54>
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	f001 fbca 	bl	800a250 <_free_r>
 8008abc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008abe:	b111      	cbz	r1, 8008ac6 <_reclaim_reent+0x5e>
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f001 fbc5 	bl	800a250 <_free_r>
 8008ac6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008ac8:	b111      	cbz	r1, 8008ad0 <_reclaim_reent+0x68>
 8008aca:	4620      	mov	r0, r4
 8008acc:	f001 fbc0 	bl	800a250 <_free_r>
 8008ad0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ad2:	b111      	cbz	r1, 8008ada <_reclaim_reent+0x72>
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	f001 fbbb 	bl	800a250 <_free_r>
 8008ada:	69a3      	ldr	r3, [r4, #24]
 8008adc:	b1e3      	cbz	r3, 8008b18 <_reclaim_reent+0xb0>
 8008ade:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008ae0:	4620      	mov	r0, r4
 8008ae2:	4798      	blx	r3
 8008ae4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008ae6:	b1b9      	cbz	r1, 8008b18 <_reclaim_reent+0xb0>
 8008ae8:	4620      	mov	r0, r4
 8008aea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008aee:	f7ff bfad 	b.w	8008a4c <cleanup_glue>
 8008af2:	5949      	ldr	r1, [r1, r5]
 8008af4:	b941      	cbnz	r1, 8008b08 <_reclaim_reent+0xa0>
 8008af6:	3504      	adds	r5, #4
 8008af8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008afa:	2d80      	cmp	r5, #128	; 0x80
 8008afc:	68d9      	ldr	r1, [r3, #12]
 8008afe:	d1f8      	bne.n	8008af2 <_reclaim_reent+0x8a>
 8008b00:	4620      	mov	r0, r4
 8008b02:	f001 fba5 	bl	800a250 <_free_r>
 8008b06:	e7ba      	b.n	8008a7e <_reclaim_reent+0x16>
 8008b08:	680e      	ldr	r6, [r1, #0]
 8008b0a:	4620      	mov	r0, r4
 8008b0c:	f001 fba0 	bl	800a250 <_free_r>
 8008b10:	4631      	mov	r1, r6
 8008b12:	e7ef      	b.n	8008af4 <_reclaim_reent+0x8c>
 8008b14:	2500      	movs	r5, #0
 8008b16:	e7ef      	b.n	8008af8 <_reclaim_reent+0x90>
 8008b18:	bd70      	pop	{r4, r5, r6, pc}
 8008b1a:	bf00      	nop
 8008b1c:	20000010 	.word	0x20000010

08008b20 <_sbrk_r>:
 8008b20:	b538      	push	{r3, r4, r5, lr}
 8008b22:	4d06      	ldr	r5, [pc, #24]	; (8008b3c <_sbrk_r+0x1c>)
 8008b24:	2300      	movs	r3, #0
 8008b26:	4604      	mov	r4, r0
 8008b28:	4608      	mov	r0, r1
 8008b2a:	602b      	str	r3, [r5, #0]
 8008b2c:	f7f8 fcca 	bl	80014c4 <_sbrk>
 8008b30:	1c43      	adds	r3, r0, #1
 8008b32:	d102      	bne.n	8008b3a <_sbrk_r+0x1a>
 8008b34:	682b      	ldr	r3, [r5, #0]
 8008b36:	b103      	cbz	r3, 8008b3a <_sbrk_r+0x1a>
 8008b38:	6023      	str	r3, [r4, #0]
 8008b3a:	bd38      	pop	{r3, r4, r5, pc}
 8008b3c:	20001bcc 	.word	0x20001bcc

08008b40 <__sread>:
 8008b40:	b510      	push	{r4, lr}
 8008b42:	460c      	mov	r4, r1
 8008b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b48:	f001 fd2a 	bl	800a5a0 <_read_r>
 8008b4c:	2800      	cmp	r0, #0
 8008b4e:	bfab      	itete	ge
 8008b50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008b52:	89a3      	ldrhlt	r3, [r4, #12]
 8008b54:	181b      	addge	r3, r3, r0
 8008b56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008b5a:	bfac      	ite	ge
 8008b5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008b5e:	81a3      	strhlt	r3, [r4, #12]
 8008b60:	bd10      	pop	{r4, pc}

08008b62 <__swrite>:
 8008b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b66:	461f      	mov	r7, r3
 8008b68:	898b      	ldrh	r3, [r1, #12]
 8008b6a:	05db      	lsls	r3, r3, #23
 8008b6c:	4605      	mov	r5, r0
 8008b6e:	460c      	mov	r4, r1
 8008b70:	4616      	mov	r6, r2
 8008b72:	d505      	bpl.n	8008b80 <__swrite+0x1e>
 8008b74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b78:	2302      	movs	r3, #2
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	f000 ffa8 	bl	8009ad0 <_lseek_r>
 8008b80:	89a3      	ldrh	r3, [r4, #12]
 8008b82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b8a:	81a3      	strh	r3, [r4, #12]
 8008b8c:	4632      	mov	r2, r6
 8008b8e:	463b      	mov	r3, r7
 8008b90:	4628      	mov	r0, r5
 8008b92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b96:	f000 b837 	b.w	8008c08 <_write_r>

08008b9a <__sseek>:
 8008b9a:	b510      	push	{r4, lr}
 8008b9c:	460c      	mov	r4, r1
 8008b9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ba2:	f000 ff95 	bl	8009ad0 <_lseek_r>
 8008ba6:	1c43      	adds	r3, r0, #1
 8008ba8:	89a3      	ldrh	r3, [r4, #12]
 8008baa:	bf15      	itete	ne
 8008bac:	6560      	strne	r0, [r4, #84]	; 0x54
 8008bae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008bb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008bb6:	81a3      	strheq	r3, [r4, #12]
 8008bb8:	bf18      	it	ne
 8008bba:	81a3      	strhne	r3, [r4, #12]
 8008bbc:	bd10      	pop	{r4, pc}

08008bbe <__sclose>:
 8008bbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bc2:	f000 b833 	b.w	8008c2c <_close_r>
	...

08008bc8 <_vsiprintf_r>:
 8008bc8:	b500      	push	{lr}
 8008bca:	b09b      	sub	sp, #108	; 0x6c
 8008bcc:	9100      	str	r1, [sp, #0]
 8008bce:	9104      	str	r1, [sp, #16]
 8008bd0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008bd4:	9105      	str	r1, [sp, #20]
 8008bd6:	9102      	str	r1, [sp, #8]
 8008bd8:	4905      	ldr	r1, [pc, #20]	; (8008bf0 <_vsiprintf_r+0x28>)
 8008bda:	9103      	str	r1, [sp, #12]
 8008bdc:	4669      	mov	r1, sp
 8008bde:	f001 fbdf 	bl	800a3a0 <_svfiprintf_r>
 8008be2:	9b00      	ldr	r3, [sp, #0]
 8008be4:	2200      	movs	r2, #0
 8008be6:	701a      	strb	r2, [r3, #0]
 8008be8:	b01b      	add	sp, #108	; 0x6c
 8008bea:	f85d fb04 	ldr.w	pc, [sp], #4
 8008bee:	bf00      	nop
 8008bf0:	ffff0208 	.word	0xffff0208

08008bf4 <vsiprintf>:
 8008bf4:	4613      	mov	r3, r2
 8008bf6:	460a      	mov	r2, r1
 8008bf8:	4601      	mov	r1, r0
 8008bfa:	4802      	ldr	r0, [pc, #8]	; (8008c04 <vsiprintf+0x10>)
 8008bfc:	6800      	ldr	r0, [r0, #0]
 8008bfe:	f7ff bfe3 	b.w	8008bc8 <_vsiprintf_r>
 8008c02:	bf00      	nop
 8008c04:	20000010 	.word	0x20000010

08008c08 <_write_r>:
 8008c08:	b538      	push	{r3, r4, r5, lr}
 8008c0a:	4d07      	ldr	r5, [pc, #28]	; (8008c28 <_write_r+0x20>)
 8008c0c:	4604      	mov	r4, r0
 8008c0e:	4608      	mov	r0, r1
 8008c10:	4611      	mov	r1, r2
 8008c12:	2200      	movs	r2, #0
 8008c14:	602a      	str	r2, [r5, #0]
 8008c16:	461a      	mov	r2, r3
 8008c18:	f7f8 fc03 	bl	8001422 <_write>
 8008c1c:	1c43      	adds	r3, r0, #1
 8008c1e:	d102      	bne.n	8008c26 <_write_r+0x1e>
 8008c20:	682b      	ldr	r3, [r5, #0]
 8008c22:	b103      	cbz	r3, 8008c26 <_write_r+0x1e>
 8008c24:	6023      	str	r3, [r4, #0]
 8008c26:	bd38      	pop	{r3, r4, r5, pc}
 8008c28:	20001bcc 	.word	0x20001bcc

08008c2c <_close_r>:
 8008c2c:	b538      	push	{r3, r4, r5, lr}
 8008c2e:	4d06      	ldr	r5, [pc, #24]	; (8008c48 <_close_r+0x1c>)
 8008c30:	2300      	movs	r3, #0
 8008c32:	4604      	mov	r4, r0
 8008c34:	4608      	mov	r0, r1
 8008c36:	602b      	str	r3, [r5, #0]
 8008c38:	f7f8 fc0f 	bl	800145a <_close>
 8008c3c:	1c43      	adds	r3, r0, #1
 8008c3e:	d102      	bne.n	8008c46 <_close_r+0x1a>
 8008c40:	682b      	ldr	r3, [r5, #0]
 8008c42:	b103      	cbz	r3, 8008c46 <_close_r+0x1a>
 8008c44:	6023      	str	r3, [r4, #0]
 8008c46:	bd38      	pop	{r3, r4, r5, pc}
 8008c48:	20001bcc 	.word	0x20001bcc

08008c4c <quorem>:
 8008c4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c50:	6903      	ldr	r3, [r0, #16]
 8008c52:	690c      	ldr	r4, [r1, #16]
 8008c54:	42a3      	cmp	r3, r4
 8008c56:	4607      	mov	r7, r0
 8008c58:	f2c0 8081 	blt.w	8008d5e <quorem+0x112>
 8008c5c:	3c01      	subs	r4, #1
 8008c5e:	f101 0814 	add.w	r8, r1, #20
 8008c62:	f100 0514 	add.w	r5, r0, #20
 8008c66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c6a:	9301      	str	r3, [sp, #4]
 8008c6c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c74:	3301      	adds	r3, #1
 8008c76:	429a      	cmp	r2, r3
 8008c78:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008c7c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c80:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c84:	d331      	bcc.n	8008cea <quorem+0x9e>
 8008c86:	f04f 0e00 	mov.w	lr, #0
 8008c8a:	4640      	mov	r0, r8
 8008c8c:	46ac      	mov	ip, r5
 8008c8e:	46f2      	mov	sl, lr
 8008c90:	f850 2b04 	ldr.w	r2, [r0], #4
 8008c94:	b293      	uxth	r3, r2
 8008c96:	fb06 e303 	mla	r3, r6, r3, lr
 8008c9a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	ebaa 0303 	sub.w	r3, sl, r3
 8008ca4:	f8dc a000 	ldr.w	sl, [ip]
 8008ca8:	0c12      	lsrs	r2, r2, #16
 8008caa:	fa13 f38a 	uxtah	r3, r3, sl
 8008cae:	fb06 e202 	mla	r2, r6, r2, lr
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	9b00      	ldr	r3, [sp, #0]
 8008cb6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008cba:	b292      	uxth	r2, r2
 8008cbc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008cc0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008cc4:	f8bd 3000 	ldrh.w	r3, [sp]
 8008cc8:	4581      	cmp	r9, r0
 8008cca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cce:	f84c 3b04 	str.w	r3, [ip], #4
 8008cd2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008cd6:	d2db      	bcs.n	8008c90 <quorem+0x44>
 8008cd8:	f855 300b 	ldr.w	r3, [r5, fp]
 8008cdc:	b92b      	cbnz	r3, 8008cea <quorem+0x9e>
 8008cde:	9b01      	ldr	r3, [sp, #4]
 8008ce0:	3b04      	subs	r3, #4
 8008ce2:	429d      	cmp	r5, r3
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	d32e      	bcc.n	8008d46 <quorem+0xfa>
 8008ce8:	613c      	str	r4, [r7, #16]
 8008cea:	4638      	mov	r0, r7
 8008cec:	f001 f998 	bl	800a020 <__mcmp>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	db24      	blt.n	8008d3e <quorem+0xf2>
 8008cf4:	3601      	adds	r6, #1
 8008cf6:	4628      	mov	r0, r5
 8008cf8:	f04f 0c00 	mov.w	ip, #0
 8008cfc:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d00:	f8d0 e000 	ldr.w	lr, [r0]
 8008d04:	b293      	uxth	r3, r2
 8008d06:	ebac 0303 	sub.w	r3, ip, r3
 8008d0a:	0c12      	lsrs	r2, r2, #16
 8008d0c:	fa13 f38e 	uxtah	r3, r3, lr
 8008d10:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008d14:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d1e:	45c1      	cmp	r9, r8
 8008d20:	f840 3b04 	str.w	r3, [r0], #4
 8008d24:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008d28:	d2e8      	bcs.n	8008cfc <quorem+0xb0>
 8008d2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d32:	b922      	cbnz	r2, 8008d3e <quorem+0xf2>
 8008d34:	3b04      	subs	r3, #4
 8008d36:	429d      	cmp	r5, r3
 8008d38:	461a      	mov	r2, r3
 8008d3a:	d30a      	bcc.n	8008d52 <quorem+0x106>
 8008d3c:	613c      	str	r4, [r7, #16]
 8008d3e:	4630      	mov	r0, r6
 8008d40:	b003      	add	sp, #12
 8008d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d46:	6812      	ldr	r2, [r2, #0]
 8008d48:	3b04      	subs	r3, #4
 8008d4a:	2a00      	cmp	r2, #0
 8008d4c:	d1cc      	bne.n	8008ce8 <quorem+0x9c>
 8008d4e:	3c01      	subs	r4, #1
 8008d50:	e7c7      	b.n	8008ce2 <quorem+0x96>
 8008d52:	6812      	ldr	r2, [r2, #0]
 8008d54:	3b04      	subs	r3, #4
 8008d56:	2a00      	cmp	r2, #0
 8008d58:	d1f0      	bne.n	8008d3c <quorem+0xf0>
 8008d5a:	3c01      	subs	r4, #1
 8008d5c:	e7eb      	b.n	8008d36 <quorem+0xea>
 8008d5e:	2000      	movs	r0, #0
 8008d60:	e7ee      	b.n	8008d40 <quorem+0xf4>
 8008d62:	0000      	movs	r0, r0
 8008d64:	0000      	movs	r0, r0
	...

08008d68 <_dtoa_r>:
 8008d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d6c:	ed2d 8b04 	vpush	{d8-d9}
 8008d70:	ec57 6b10 	vmov	r6, r7, d0
 8008d74:	b093      	sub	sp, #76	; 0x4c
 8008d76:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008d78:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008d7c:	9106      	str	r1, [sp, #24]
 8008d7e:	ee10 aa10 	vmov	sl, s0
 8008d82:	4604      	mov	r4, r0
 8008d84:	9209      	str	r2, [sp, #36]	; 0x24
 8008d86:	930c      	str	r3, [sp, #48]	; 0x30
 8008d88:	46bb      	mov	fp, r7
 8008d8a:	b975      	cbnz	r5, 8008daa <_dtoa_r+0x42>
 8008d8c:	2010      	movs	r0, #16
 8008d8e:	f000 feb1 	bl	8009af4 <malloc>
 8008d92:	4602      	mov	r2, r0
 8008d94:	6260      	str	r0, [r4, #36]	; 0x24
 8008d96:	b920      	cbnz	r0, 8008da2 <_dtoa_r+0x3a>
 8008d98:	4ba7      	ldr	r3, [pc, #668]	; (8009038 <_dtoa_r+0x2d0>)
 8008d9a:	21ea      	movs	r1, #234	; 0xea
 8008d9c:	48a7      	ldr	r0, [pc, #668]	; (800903c <_dtoa_r+0x2d4>)
 8008d9e:	f001 fc11 	bl	800a5c4 <__assert_func>
 8008da2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008da6:	6005      	str	r5, [r0, #0]
 8008da8:	60c5      	str	r5, [r0, #12]
 8008daa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dac:	6819      	ldr	r1, [r3, #0]
 8008dae:	b151      	cbz	r1, 8008dc6 <_dtoa_r+0x5e>
 8008db0:	685a      	ldr	r2, [r3, #4]
 8008db2:	604a      	str	r2, [r1, #4]
 8008db4:	2301      	movs	r3, #1
 8008db6:	4093      	lsls	r3, r2
 8008db8:	608b      	str	r3, [r1, #8]
 8008dba:	4620      	mov	r0, r4
 8008dbc:	f000 feee 	bl	8009b9c <_Bfree>
 8008dc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	601a      	str	r2, [r3, #0]
 8008dc6:	1e3b      	subs	r3, r7, #0
 8008dc8:	bfaa      	itet	ge
 8008dca:	2300      	movge	r3, #0
 8008dcc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008dd0:	f8c8 3000 	strge.w	r3, [r8]
 8008dd4:	4b9a      	ldr	r3, [pc, #616]	; (8009040 <_dtoa_r+0x2d8>)
 8008dd6:	bfbc      	itt	lt
 8008dd8:	2201      	movlt	r2, #1
 8008dda:	f8c8 2000 	strlt.w	r2, [r8]
 8008dde:	ea33 030b 	bics.w	r3, r3, fp
 8008de2:	d11b      	bne.n	8008e1c <_dtoa_r+0xb4>
 8008de4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008de6:	f242 730f 	movw	r3, #9999	; 0x270f
 8008dea:	6013      	str	r3, [r2, #0]
 8008dec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008df0:	4333      	orrs	r3, r6
 8008df2:	f000 8592 	beq.w	800991a <_dtoa_r+0xbb2>
 8008df6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008df8:	b963      	cbnz	r3, 8008e14 <_dtoa_r+0xac>
 8008dfa:	4b92      	ldr	r3, [pc, #584]	; (8009044 <_dtoa_r+0x2dc>)
 8008dfc:	e022      	b.n	8008e44 <_dtoa_r+0xdc>
 8008dfe:	4b92      	ldr	r3, [pc, #584]	; (8009048 <_dtoa_r+0x2e0>)
 8008e00:	9301      	str	r3, [sp, #4]
 8008e02:	3308      	adds	r3, #8
 8008e04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008e06:	6013      	str	r3, [r2, #0]
 8008e08:	9801      	ldr	r0, [sp, #4]
 8008e0a:	b013      	add	sp, #76	; 0x4c
 8008e0c:	ecbd 8b04 	vpop	{d8-d9}
 8008e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e14:	4b8b      	ldr	r3, [pc, #556]	; (8009044 <_dtoa_r+0x2dc>)
 8008e16:	9301      	str	r3, [sp, #4]
 8008e18:	3303      	adds	r3, #3
 8008e1a:	e7f3      	b.n	8008e04 <_dtoa_r+0x9c>
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	2300      	movs	r3, #0
 8008e20:	4650      	mov	r0, sl
 8008e22:	4659      	mov	r1, fp
 8008e24:	f7f7 fe50 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e28:	ec4b ab19 	vmov	d9, sl, fp
 8008e2c:	4680      	mov	r8, r0
 8008e2e:	b158      	cbz	r0, 8008e48 <_dtoa_r+0xe0>
 8008e30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e32:	2301      	movs	r3, #1
 8008e34:	6013      	str	r3, [r2, #0]
 8008e36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	f000 856b 	beq.w	8009914 <_dtoa_r+0xbac>
 8008e3e:	4883      	ldr	r0, [pc, #524]	; (800904c <_dtoa_r+0x2e4>)
 8008e40:	6018      	str	r0, [r3, #0]
 8008e42:	1e43      	subs	r3, r0, #1
 8008e44:	9301      	str	r3, [sp, #4]
 8008e46:	e7df      	b.n	8008e08 <_dtoa_r+0xa0>
 8008e48:	ec4b ab10 	vmov	d0, sl, fp
 8008e4c:	aa10      	add	r2, sp, #64	; 0x40
 8008e4e:	a911      	add	r1, sp, #68	; 0x44
 8008e50:	4620      	mov	r0, r4
 8008e52:	f001 f98b 	bl	800a16c <__d2b>
 8008e56:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008e5a:	ee08 0a10 	vmov	s16, r0
 8008e5e:	2d00      	cmp	r5, #0
 8008e60:	f000 8084 	beq.w	8008f6c <_dtoa_r+0x204>
 8008e64:	ee19 3a90 	vmov	r3, s19
 8008e68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e6c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008e70:	4656      	mov	r6, sl
 8008e72:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008e76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008e7a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008e7e:	4b74      	ldr	r3, [pc, #464]	; (8009050 <_dtoa_r+0x2e8>)
 8008e80:	2200      	movs	r2, #0
 8008e82:	4630      	mov	r0, r6
 8008e84:	4639      	mov	r1, r7
 8008e86:	f7f7 f9ff 	bl	8000288 <__aeabi_dsub>
 8008e8a:	a365      	add	r3, pc, #404	; (adr r3, 8009020 <_dtoa_r+0x2b8>)
 8008e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e90:	f7f7 fbb2 	bl	80005f8 <__aeabi_dmul>
 8008e94:	a364      	add	r3, pc, #400	; (adr r3, 8009028 <_dtoa_r+0x2c0>)
 8008e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e9a:	f7f7 f9f7 	bl	800028c <__adddf3>
 8008e9e:	4606      	mov	r6, r0
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	460f      	mov	r7, r1
 8008ea4:	f7f7 fb3e 	bl	8000524 <__aeabi_i2d>
 8008ea8:	a361      	add	r3, pc, #388	; (adr r3, 8009030 <_dtoa_r+0x2c8>)
 8008eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eae:	f7f7 fba3 	bl	80005f8 <__aeabi_dmul>
 8008eb2:	4602      	mov	r2, r0
 8008eb4:	460b      	mov	r3, r1
 8008eb6:	4630      	mov	r0, r6
 8008eb8:	4639      	mov	r1, r7
 8008eba:	f7f7 f9e7 	bl	800028c <__adddf3>
 8008ebe:	4606      	mov	r6, r0
 8008ec0:	460f      	mov	r7, r1
 8008ec2:	f7f7 fe49 	bl	8000b58 <__aeabi_d2iz>
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	9000      	str	r0, [sp, #0]
 8008eca:	2300      	movs	r3, #0
 8008ecc:	4630      	mov	r0, r6
 8008ece:	4639      	mov	r1, r7
 8008ed0:	f7f7 fe04 	bl	8000adc <__aeabi_dcmplt>
 8008ed4:	b150      	cbz	r0, 8008eec <_dtoa_r+0x184>
 8008ed6:	9800      	ldr	r0, [sp, #0]
 8008ed8:	f7f7 fb24 	bl	8000524 <__aeabi_i2d>
 8008edc:	4632      	mov	r2, r6
 8008ede:	463b      	mov	r3, r7
 8008ee0:	f7f7 fdf2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ee4:	b910      	cbnz	r0, 8008eec <_dtoa_r+0x184>
 8008ee6:	9b00      	ldr	r3, [sp, #0]
 8008ee8:	3b01      	subs	r3, #1
 8008eea:	9300      	str	r3, [sp, #0]
 8008eec:	9b00      	ldr	r3, [sp, #0]
 8008eee:	2b16      	cmp	r3, #22
 8008ef0:	d85a      	bhi.n	8008fa8 <_dtoa_r+0x240>
 8008ef2:	9a00      	ldr	r2, [sp, #0]
 8008ef4:	4b57      	ldr	r3, [pc, #348]	; (8009054 <_dtoa_r+0x2ec>)
 8008ef6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008efe:	ec51 0b19 	vmov	r0, r1, d9
 8008f02:	f7f7 fdeb 	bl	8000adc <__aeabi_dcmplt>
 8008f06:	2800      	cmp	r0, #0
 8008f08:	d050      	beq.n	8008fac <_dtoa_r+0x244>
 8008f0a:	9b00      	ldr	r3, [sp, #0]
 8008f0c:	3b01      	subs	r3, #1
 8008f0e:	9300      	str	r3, [sp, #0]
 8008f10:	2300      	movs	r3, #0
 8008f12:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008f16:	1b5d      	subs	r5, r3, r5
 8008f18:	1e6b      	subs	r3, r5, #1
 8008f1a:	9305      	str	r3, [sp, #20]
 8008f1c:	bf45      	ittet	mi
 8008f1e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008f22:	9304      	strmi	r3, [sp, #16]
 8008f24:	2300      	movpl	r3, #0
 8008f26:	2300      	movmi	r3, #0
 8008f28:	bf4c      	ite	mi
 8008f2a:	9305      	strmi	r3, [sp, #20]
 8008f2c:	9304      	strpl	r3, [sp, #16]
 8008f2e:	9b00      	ldr	r3, [sp, #0]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	db3d      	blt.n	8008fb0 <_dtoa_r+0x248>
 8008f34:	9b05      	ldr	r3, [sp, #20]
 8008f36:	9a00      	ldr	r2, [sp, #0]
 8008f38:	920a      	str	r2, [sp, #40]	; 0x28
 8008f3a:	4413      	add	r3, r2
 8008f3c:	9305      	str	r3, [sp, #20]
 8008f3e:	2300      	movs	r3, #0
 8008f40:	9307      	str	r3, [sp, #28]
 8008f42:	9b06      	ldr	r3, [sp, #24]
 8008f44:	2b09      	cmp	r3, #9
 8008f46:	f200 8089 	bhi.w	800905c <_dtoa_r+0x2f4>
 8008f4a:	2b05      	cmp	r3, #5
 8008f4c:	bfc4      	itt	gt
 8008f4e:	3b04      	subgt	r3, #4
 8008f50:	9306      	strgt	r3, [sp, #24]
 8008f52:	9b06      	ldr	r3, [sp, #24]
 8008f54:	f1a3 0302 	sub.w	r3, r3, #2
 8008f58:	bfcc      	ite	gt
 8008f5a:	2500      	movgt	r5, #0
 8008f5c:	2501      	movle	r5, #1
 8008f5e:	2b03      	cmp	r3, #3
 8008f60:	f200 8087 	bhi.w	8009072 <_dtoa_r+0x30a>
 8008f64:	e8df f003 	tbb	[pc, r3]
 8008f68:	59383a2d 	.word	0x59383a2d
 8008f6c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008f70:	441d      	add	r5, r3
 8008f72:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008f76:	2b20      	cmp	r3, #32
 8008f78:	bfc1      	itttt	gt
 8008f7a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f7e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008f82:	fa0b f303 	lslgt.w	r3, fp, r3
 8008f86:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008f8a:	bfda      	itte	le
 8008f8c:	f1c3 0320 	rsble	r3, r3, #32
 8008f90:	fa06 f003 	lslle.w	r0, r6, r3
 8008f94:	4318      	orrgt	r0, r3
 8008f96:	f7f7 fab5 	bl	8000504 <__aeabi_ui2d>
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	4606      	mov	r6, r0
 8008f9e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008fa2:	3d01      	subs	r5, #1
 8008fa4:	930e      	str	r3, [sp, #56]	; 0x38
 8008fa6:	e76a      	b.n	8008e7e <_dtoa_r+0x116>
 8008fa8:	2301      	movs	r3, #1
 8008faa:	e7b2      	b.n	8008f12 <_dtoa_r+0x1aa>
 8008fac:	900b      	str	r0, [sp, #44]	; 0x2c
 8008fae:	e7b1      	b.n	8008f14 <_dtoa_r+0x1ac>
 8008fb0:	9b04      	ldr	r3, [sp, #16]
 8008fb2:	9a00      	ldr	r2, [sp, #0]
 8008fb4:	1a9b      	subs	r3, r3, r2
 8008fb6:	9304      	str	r3, [sp, #16]
 8008fb8:	4253      	negs	r3, r2
 8008fba:	9307      	str	r3, [sp, #28]
 8008fbc:	2300      	movs	r3, #0
 8008fbe:	930a      	str	r3, [sp, #40]	; 0x28
 8008fc0:	e7bf      	b.n	8008f42 <_dtoa_r+0x1da>
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	9308      	str	r3, [sp, #32]
 8008fc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	dc55      	bgt.n	8009078 <_dtoa_r+0x310>
 8008fcc:	2301      	movs	r3, #1
 8008fce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	9209      	str	r2, [sp, #36]	; 0x24
 8008fd6:	e00c      	b.n	8008ff2 <_dtoa_r+0x28a>
 8008fd8:	2301      	movs	r3, #1
 8008fda:	e7f3      	b.n	8008fc4 <_dtoa_r+0x25c>
 8008fdc:	2300      	movs	r3, #0
 8008fde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fe0:	9308      	str	r3, [sp, #32]
 8008fe2:	9b00      	ldr	r3, [sp, #0]
 8008fe4:	4413      	add	r3, r2
 8008fe6:	9302      	str	r3, [sp, #8]
 8008fe8:	3301      	adds	r3, #1
 8008fea:	2b01      	cmp	r3, #1
 8008fec:	9303      	str	r3, [sp, #12]
 8008fee:	bfb8      	it	lt
 8008ff0:	2301      	movlt	r3, #1
 8008ff2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	6042      	str	r2, [r0, #4]
 8008ff8:	2204      	movs	r2, #4
 8008ffa:	f102 0614 	add.w	r6, r2, #20
 8008ffe:	429e      	cmp	r6, r3
 8009000:	6841      	ldr	r1, [r0, #4]
 8009002:	d93d      	bls.n	8009080 <_dtoa_r+0x318>
 8009004:	4620      	mov	r0, r4
 8009006:	f000 fd89 	bl	8009b1c <_Balloc>
 800900a:	9001      	str	r0, [sp, #4]
 800900c:	2800      	cmp	r0, #0
 800900e:	d13b      	bne.n	8009088 <_dtoa_r+0x320>
 8009010:	4b11      	ldr	r3, [pc, #68]	; (8009058 <_dtoa_r+0x2f0>)
 8009012:	4602      	mov	r2, r0
 8009014:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009018:	e6c0      	b.n	8008d9c <_dtoa_r+0x34>
 800901a:	2301      	movs	r3, #1
 800901c:	e7df      	b.n	8008fde <_dtoa_r+0x276>
 800901e:	bf00      	nop
 8009020:	636f4361 	.word	0x636f4361
 8009024:	3fd287a7 	.word	0x3fd287a7
 8009028:	8b60c8b3 	.word	0x8b60c8b3
 800902c:	3fc68a28 	.word	0x3fc68a28
 8009030:	509f79fb 	.word	0x509f79fb
 8009034:	3fd34413 	.word	0x3fd34413
 8009038:	0800af81 	.word	0x0800af81
 800903c:	0800af98 	.word	0x0800af98
 8009040:	7ff00000 	.word	0x7ff00000
 8009044:	0800af7d 	.word	0x0800af7d
 8009048:	0800af74 	.word	0x0800af74
 800904c:	0800af51 	.word	0x0800af51
 8009050:	3ff80000 	.word	0x3ff80000
 8009054:	0800b088 	.word	0x0800b088
 8009058:	0800aff3 	.word	0x0800aff3
 800905c:	2501      	movs	r5, #1
 800905e:	2300      	movs	r3, #0
 8009060:	9306      	str	r3, [sp, #24]
 8009062:	9508      	str	r5, [sp, #32]
 8009064:	f04f 33ff 	mov.w	r3, #4294967295
 8009068:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800906c:	2200      	movs	r2, #0
 800906e:	2312      	movs	r3, #18
 8009070:	e7b0      	b.n	8008fd4 <_dtoa_r+0x26c>
 8009072:	2301      	movs	r3, #1
 8009074:	9308      	str	r3, [sp, #32]
 8009076:	e7f5      	b.n	8009064 <_dtoa_r+0x2fc>
 8009078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800907a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800907e:	e7b8      	b.n	8008ff2 <_dtoa_r+0x28a>
 8009080:	3101      	adds	r1, #1
 8009082:	6041      	str	r1, [r0, #4]
 8009084:	0052      	lsls	r2, r2, #1
 8009086:	e7b8      	b.n	8008ffa <_dtoa_r+0x292>
 8009088:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800908a:	9a01      	ldr	r2, [sp, #4]
 800908c:	601a      	str	r2, [r3, #0]
 800908e:	9b03      	ldr	r3, [sp, #12]
 8009090:	2b0e      	cmp	r3, #14
 8009092:	f200 809d 	bhi.w	80091d0 <_dtoa_r+0x468>
 8009096:	2d00      	cmp	r5, #0
 8009098:	f000 809a 	beq.w	80091d0 <_dtoa_r+0x468>
 800909c:	9b00      	ldr	r3, [sp, #0]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	dd32      	ble.n	8009108 <_dtoa_r+0x3a0>
 80090a2:	4ab7      	ldr	r2, [pc, #732]	; (8009380 <_dtoa_r+0x618>)
 80090a4:	f003 030f 	and.w	r3, r3, #15
 80090a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80090ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80090b0:	9b00      	ldr	r3, [sp, #0]
 80090b2:	05d8      	lsls	r0, r3, #23
 80090b4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80090b8:	d516      	bpl.n	80090e8 <_dtoa_r+0x380>
 80090ba:	4bb2      	ldr	r3, [pc, #712]	; (8009384 <_dtoa_r+0x61c>)
 80090bc:	ec51 0b19 	vmov	r0, r1, d9
 80090c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090c4:	f7f7 fbc2 	bl	800084c <__aeabi_ddiv>
 80090c8:	f007 070f 	and.w	r7, r7, #15
 80090cc:	4682      	mov	sl, r0
 80090ce:	468b      	mov	fp, r1
 80090d0:	2503      	movs	r5, #3
 80090d2:	4eac      	ldr	r6, [pc, #688]	; (8009384 <_dtoa_r+0x61c>)
 80090d4:	b957      	cbnz	r7, 80090ec <_dtoa_r+0x384>
 80090d6:	4642      	mov	r2, r8
 80090d8:	464b      	mov	r3, r9
 80090da:	4650      	mov	r0, sl
 80090dc:	4659      	mov	r1, fp
 80090de:	f7f7 fbb5 	bl	800084c <__aeabi_ddiv>
 80090e2:	4682      	mov	sl, r0
 80090e4:	468b      	mov	fp, r1
 80090e6:	e028      	b.n	800913a <_dtoa_r+0x3d2>
 80090e8:	2502      	movs	r5, #2
 80090ea:	e7f2      	b.n	80090d2 <_dtoa_r+0x36a>
 80090ec:	07f9      	lsls	r1, r7, #31
 80090ee:	d508      	bpl.n	8009102 <_dtoa_r+0x39a>
 80090f0:	4640      	mov	r0, r8
 80090f2:	4649      	mov	r1, r9
 80090f4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80090f8:	f7f7 fa7e 	bl	80005f8 <__aeabi_dmul>
 80090fc:	3501      	adds	r5, #1
 80090fe:	4680      	mov	r8, r0
 8009100:	4689      	mov	r9, r1
 8009102:	107f      	asrs	r7, r7, #1
 8009104:	3608      	adds	r6, #8
 8009106:	e7e5      	b.n	80090d4 <_dtoa_r+0x36c>
 8009108:	f000 809b 	beq.w	8009242 <_dtoa_r+0x4da>
 800910c:	9b00      	ldr	r3, [sp, #0]
 800910e:	4f9d      	ldr	r7, [pc, #628]	; (8009384 <_dtoa_r+0x61c>)
 8009110:	425e      	negs	r6, r3
 8009112:	4b9b      	ldr	r3, [pc, #620]	; (8009380 <_dtoa_r+0x618>)
 8009114:	f006 020f 	and.w	r2, r6, #15
 8009118:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800911c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009120:	ec51 0b19 	vmov	r0, r1, d9
 8009124:	f7f7 fa68 	bl	80005f8 <__aeabi_dmul>
 8009128:	1136      	asrs	r6, r6, #4
 800912a:	4682      	mov	sl, r0
 800912c:	468b      	mov	fp, r1
 800912e:	2300      	movs	r3, #0
 8009130:	2502      	movs	r5, #2
 8009132:	2e00      	cmp	r6, #0
 8009134:	d17a      	bne.n	800922c <_dtoa_r+0x4c4>
 8009136:	2b00      	cmp	r3, #0
 8009138:	d1d3      	bne.n	80090e2 <_dtoa_r+0x37a>
 800913a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800913c:	2b00      	cmp	r3, #0
 800913e:	f000 8082 	beq.w	8009246 <_dtoa_r+0x4de>
 8009142:	4b91      	ldr	r3, [pc, #580]	; (8009388 <_dtoa_r+0x620>)
 8009144:	2200      	movs	r2, #0
 8009146:	4650      	mov	r0, sl
 8009148:	4659      	mov	r1, fp
 800914a:	f7f7 fcc7 	bl	8000adc <__aeabi_dcmplt>
 800914e:	2800      	cmp	r0, #0
 8009150:	d079      	beq.n	8009246 <_dtoa_r+0x4de>
 8009152:	9b03      	ldr	r3, [sp, #12]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d076      	beq.n	8009246 <_dtoa_r+0x4de>
 8009158:	9b02      	ldr	r3, [sp, #8]
 800915a:	2b00      	cmp	r3, #0
 800915c:	dd36      	ble.n	80091cc <_dtoa_r+0x464>
 800915e:	9b00      	ldr	r3, [sp, #0]
 8009160:	4650      	mov	r0, sl
 8009162:	4659      	mov	r1, fp
 8009164:	1e5f      	subs	r7, r3, #1
 8009166:	2200      	movs	r2, #0
 8009168:	4b88      	ldr	r3, [pc, #544]	; (800938c <_dtoa_r+0x624>)
 800916a:	f7f7 fa45 	bl	80005f8 <__aeabi_dmul>
 800916e:	9e02      	ldr	r6, [sp, #8]
 8009170:	4682      	mov	sl, r0
 8009172:	468b      	mov	fp, r1
 8009174:	3501      	adds	r5, #1
 8009176:	4628      	mov	r0, r5
 8009178:	f7f7 f9d4 	bl	8000524 <__aeabi_i2d>
 800917c:	4652      	mov	r2, sl
 800917e:	465b      	mov	r3, fp
 8009180:	f7f7 fa3a 	bl	80005f8 <__aeabi_dmul>
 8009184:	4b82      	ldr	r3, [pc, #520]	; (8009390 <_dtoa_r+0x628>)
 8009186:	2200      	movs	r2, #0
 8009188:	f7f7 f880 	bl	800028c <__adddf3>
 800918c:	46d0      	mov	r8, sl
 800918e:	46d9      	mov	r9, fp
 8009190:	4682      	mov	sl, r0
 8009192:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009196:	2e00      	cmp	r6, #0
 8009198:	d158      	bne.n	800924c <_dtoa_r+0x4e4>
 800919a:	4b7e      	ldr	r3, [pc, #504]	; (8009394 <_dtoa_r+0x62c>)
 800919c:	2200      	movs	r2, #0
 800919e:	4640      	mov	r0, r8
 80091a0:	4649      	mov	r1, r9
 80091a2:	f7f7 f871 	bl	8000288 <__aeabi_dsub>
 80091a6:	4652      	mov	r2, sl
 80091a8:	465b      	mov	r3, fp
 80091aa:	4680      	mov	r8, r0
 80091ac:	4689      	mov	r9, r1
 80091ae:	f7f7 fcb3 	bl	8000b18 <__aeabi_dcmpgt>
 80091b2:	2800      	cmp	r0, #0
 80091b4:	f040 8295 	bne.w	80096e2 <_dtoa_r+0x97a>
 80091b8:	4652      	mov	r2, sl
 80091ba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80091be:	4640      	mov	r0, r8
 80091c0:	4649      	mov	r1, r9
 80091c2:	f7f7 fc8b 	bl	8000adc <__aeabi_dcmplt>
 80091c6:	2800      	cmp	r0, #0
 80091c8:	f040 8289 	bne.w	80096de <_dtoa_r+0x976>
 80091cc:	ec5b ab19 	vmov	sl, fp, d9
 80091d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	f2c0 8148 	blt.w	8009468 <_dtoa_r+0x700>
 80091d8:	9a00      	ldr	r2, [sp, #0]
 80091da:	2a0e      	cmp	r2, #14
 80091dc:	f300 8144 	bgt.w	8009468 <_dtoa_r+0x700>
 80091e0:	4b67      	ldr	r3, [pc, #412]	; (8009380 <_dtoa_r+0x618>)
 80091e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091e6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80091ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	f280 80d5 	bge.w	800939c <_dtoa_r+0x634>
 80091f2:	9b03      	ldr	r3, [sp, #12]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f300 80d1 	bgt.w	800939c <_dtoa_r+0x634>
 80091fa:	f040 826f 	bne.w	80096dc <_dtoa_r+0x974>
 80091fe:	4b65      	ldr	r3, [pc, #404]	; (8009394 <_dtoa_r+0x62c>)
 8009200:	2200      	movs	r2, #0
 8009202:	4640      	mov	r0, r8
 8009204:	4649      	mov	r1, r9
 8009206:	f7f7 f9f7 	bl	80005f8 <__aeabi_dmul>
 800920a:	4652      	mov	r2, sl
 800920c:	465b      	mov	r3, fp
 800920e:	f7f7 fc79 	bl	8000b04 <__aeabi_dcmpge>
 8009212:	9e03      	ldr	r6, [sp, #12]
 8009214:	4637      	mov	r7, r6
 8009216:	2800      	cmp	r0, #0
 8009218:	f040 8245 	bne.w	80096a6 <_dtoa_r+0x93e>
 800921c:	9d01      	ldr	r5, [sp, #4]
 800921e:	2331      	movs	r3, #49	; 0x31
 8009220:	f805 3b01 	strb.w	r3, [r5], #1
 8009224:	9b00      	ldr	r3, [sp, #0]
 8009226:	3301      	adds	r3, #1
 8009228:	9300      	str	r3, [sp, #0]
 800922a:	e240      	b.n	80096ae <_dtoa_r+0x946>
 800922c:	07f2      	lsls	r2, r6, #31
 800922e:	d505      	bpl.n	800923c <_dtoa_r+0x4d4>
 8009230:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009234:	f7f7 f9e0 	bl	80005f8 <__aeabi_dmul>
 8009238:	3501      	adds	r5, #1
 800923a:	2301      	movs	r3, #1
 800923c:	1076      	asrs	r6, r6, #1
 800923e:	3708      	adds	r7, #8
 8009240:	e777      	b.n	8009132 <_dtoa_r+0x3ca>
 8009242:	2502      	movs	r5, #2
 8009244:	e779      	b.n	800913a <_dtoa_r+0x3d2>
 8009246:	9f00      	ldr	r7, [sp, #0]
 8009248:	9e03      	ldr	r6, [sp, #12]
 800924a:	e794      	b.n	8009176 <_dtoa_r+0x40e>
 800924c:	9901      	ldr	r1, [sp, #4]
 800924e:	4b4c      	ldr	r3, [pc, #304]	; (8009380 <_dtoa_r+0x618>)
 8009250:	4431      	add	r1, r6
 8009252:	910d      	str	r1, [sp, #52]	; 0x34
 8009254:	9908      	ldr	r1, [sp, #32]
 8009256:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800925a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800925e:	2900      	cmp	r1, #0
 8009260:	d043      	beq.n	80092ea <_dtoa_r+0x582>
 8009262:	494d      	ldr	r1, [pc, #308]	; (8009398 <_dtoa_r+0x630>)
 8009264:	2000      	movs	r0, #0
 8009266:	f7f7 faf1 	bl	800084c <__aeabi_ddiv>
 800926a:	4652      	mov	r2, sl
 800926c:	465b      	mov	r3, fp
 800926e:	f7f7 f80b 	bl	8000288 <__aeabi_dsub>
 8009272:	9d01      	ldr	r5, [sp, #4]
 8009274:	4682      	mov	sl, r0
 8009276:	468b      	mov	fp, r1
 8009278:	4649      	mov	r1, r9
 800927a:	4640      	mov	r0, r8
 800927c:	f7f7 fc6c 	bl	8000b58 <__aeabi_d2iz>
 8009280:	4606      	mov	r6, r0
 8009282:	f7f7 f94f 	bl	8000524 <__aeabi_i2d>
 8009286:	4602      	mov	r2, r0
 8009288:	460b      	mov	r3, r1
 800928a:	4640      	mov	r0, r8
 800928c:	4649      	mov	r1, r9
 800928e:	f7f6 fffb 	bl	8000288 <__aeabi_dsub>
 8009292:	3630      	adds	r6, #48	; 0x30
 8009294:	f805 6b01 	strb.w	r6, [r5], #1
 8009298:	4652      	mov	r2, sl
 800929a:	465b      	mov	r3, fp
 800929c:	4680      	mov	r8, r0
 800929e:	4689      	mov	r9, r1
 80092a0:	f7f7 fc1c 	bl	8000adc <__aeabi_dcmplt>
 80092a4:	2800      	cmp	r0, #0
 80092a6:	d163      	bne.n	8009370 <_dtoa_r+0x608>
 80092a8:	4642      	mov	r2, r8
 80092aa:	464b      	mov	r3, r9
 80092ac:	4936      	ldr	r1, [pc, #216]	; (8009388 <_dtoa_r+0x620>)
 80092ae:	2000      	movs	r0, #0
 80092b0:	f7f6 ffea 	bl	8000288 <__aeabi_dsub>
 80092b4:	4652      	mov	r2, sl
 80092b6:	465b      	mov	r3, fp
 80092b8:	f7f7 fc10 	bl	8000adc <__aeabi_dcmplt>
 80092bc:	2800      	cmp	r0, #0
 80092be:	f040 80b5 	bne.w	800942c <_dtoa_r+0x6c4>
 80092c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092c4:	429d      	cmp	r5, r3
 80092c6:	d081      	beq.n	80091cc <_dtoa_r+0x464>
 80092c8:	4b30      	ldr	r3, [pc, #192]	; (800938c <_dtoa_r+0x624>)
 80092ca:	2200      	movs	r2, #0
 80092cc:	4650      	mov	r0, sl
 80092ce:	4659      	mov	r1, fp
 80092d0:	f7f7 f992 	bl	80005f8 <__aeabi_dmul>
 80092d4:	4b2d      	ldr	r3, [pc, #180]	; (800938c <_dtoa_r+0x624>)
 80092d6:	4682      	mov	sl, r0
 80092d8:	468b      	mov	fp, r1
 80092da:	4640      	mov	r0, r8
 80092dc:	4649      	mov	r1, r9
 80092de:	2200      	movs	r2, #0
 80092e0:	f7f7 f98a 	bl	80005f8 <__aeabi_dmul>
 80092e4:	4680      	mov	r8, r0
 80092e6:	4689      	mov	r9, r1
 80092e8:	e7c6      	b.n	8009278 <_dtoa_r+0x510>
 80092ea:	4650      	mov	r0, sl
 80092ec:	4659      	mov	r1, fp
 80092ee:	f7f7 f983 	bl	80005f8 <__aeabi_dmul>
 80092f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092f4:	9d01      	ldr	r5, [sp, #4]
 80092f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80092f8:	4682      	mov	sl, r0
 80092fa:	468b      	mov	fp, r1
 80092fc:	4649      	mov	r1, r9
 80092fe:	4640      	mov	r0, r8
 8009300:	f7f7 fc2a 	bl	8000b58 <__aeabi_d2iz>
 8009304:	4606      	mov	r6, r0
 8009306:	f7f7 f90d 	bl	8000524 <__aeabi_i2d>
 800930a:	3630      	adds	r6, #48	; 0x30
 800930c:	4602      	mov	r2, r0
 800930e:	460b      	mov	r3, r1
 8009310:	4640      	mov	r0, r8
 8009312:	4649      	mov	r1, r9
 8009314:	f7f6 ffb8 	bl	8000288 <__aeabi_dsub>
 8009318:	f805 6b01 	strb.w	r6, [r5], #1
 800931c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800931e:	429d      	cmp	r5, r3
 8009320:	4680      	mov	r8, r0
 8009322:	4689      	mov	r9, r1
 8009324:	f04f 0200 	mov.w	r2, #0
 8009328:	d124      	bne.n	8009374 <_dtoa_r+0x60c>
 800932a:	4b1b      	ldr	r3, [pc, #108]	; (8009398 <_dtoa_r+0x630>)
 800932c:	4650      	mov	r0, sl
 800932e:	4659      	mov	r1, fp
 8009330:	f7f6 ffac 	bl	800028c <__adddf3>
 8009334:	4602      	mov	r2, r0
 8009336:	460b      	mov	r3, r1
 8009338:	4640      	mov	r0, r8
 800933a:	4649      	mov	r1, r9
 800933c:	f7f7 fbec 	bl	8000b18 <__aeabi_dcmpgt>
 8009340:	2800      	cmp	r0, #0
 8009342:	d173      	bne.n	800942c <_dtoa_r+0x6c4>
 8009344:	4652      	mov	r2, sl
 8009346:	465b      	mov	r3, fp
 8009348:	4913      	ldr	r1, [pc, #76]	; (8009398 <_dtoa_r+0x630>)
 800934a:	2000      	movs	r0, #0
 800934c:	f7f6 ff9c 	bl	8000288 <__aeabi_dsub>
 8009350:	4602      	mov	r2, r0
 8009352:	460b      	mov	r3, r1
 8009354:	4640      	mov	r0, r8
 8009356:	4649      	mov	r1, r9
 8009358:	f7f7 fbc0 	bl	8000adc <__aeabi_dcmplt>
 800935c:	2800      	cmp	r0, #0
 800935e:	f43f af35 	beq.w	80091cc <_dtoa_r+0x464>
 8009362:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009364:	1e6b      	subs	r3, r5, #1
 8009366:	930f      	str	r3, [sp, #60]	; 0x3c
 8009368:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800936c:	2b30      	cmp	r3, #48	; 0x30
 800936e:	d0f8      	beq.n	8009362 <_dtoa_r+0x5fa>
 8009370:	9700      	str	r7, [sp, #0]
 8009372:	e049      	b.n	8009408 <_dtoa_r+0x6a0>
 8009374:	4b05      	ldr	r3, [pc, #20]	; (800938c <_dtoa_r+0x624>)
 8009376:	f7f7 f93f 	bl	80005f8 <__aeabi_dmul>
 800937a:	4680      	mov	r8, r0
 800937c:	4689      	mov	r9, r1
 800937e:	e7bd      	b.n	80092fc <_dtoa_r+0x594>
 8009380:	0800b088 	.word	0x0800b088
 8009384:	0800b060 	.word	0x0800b060
 8009388:	3ff00000 	.word	0x3ff00000
 800938c:	40240000 	.word	0x40240000
 8009390:	401c0000 	.word	0x401c0000
 8009394:	40140000 	.word	0x40140000
 8009398:	3fe00000 	.word	0x3fe00000
 800939c:	9d01      	ldr	r5, [sp, #4]
 800939e:	4656      	mov	r6, sl
 80093a0:	465f      	mov	r7, fp
 80093a2:	4642      	mov	r2, r8
 80093a4:	464b      	mov	r3, r9
 80093a6:	4630      	mov	r0, r6
 80093a8:	4639      	mov	r1, r7
 80093aa:	f7f7 fa4f 	bl	800084c <__aeabi_ddiv>
 80093ae:	f7f7 fbd3 	bl	8000b58 <__aeabi_d2iz>
 80093b2:	4682      	mov	sl, r0
 80093b4:	f7f7 f8b6 	bl	8000524 <__aeabi_i2d>
 80093b8:	4642      	mov	r2, r8
 80093ba:	464b      	mov	r3, r9
 80093bc:	f7f7 f91c 	bl	80005f8 <__aeabi_dmul>
 80093c0:	4602      	mov	r2, r0
 80093c2:	460b      	mov	r3, r1
 80093c4:	4630      	mov	r0, r6
 80093c6:	4639      	mov	r1, r7
 80093c8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80093cc:	f7f6 ff5c 	bl	8000288 <__aeabi_dsub>
 80093d0:	f805 6b01 	strb.w	r6, [r5], #1
 80093d4:	9e01      	ldr	r6, [sp, #4]
 80093d6:	9f03      	ldr	r7, [sp, #12]
 80093d8:	1bae      	subs	r6, r5, r6
 80093da:	42b7      	cmp	r7, r6
 80093dc:	4602      	mov	r2, r0
 80093de:	460b      	mov	r3, r1
 80093e0:	d135      	bne.n	800944e <_dtoa_r+0x6e6>
 80093e2:	f7f6 ff53 	bl	800028c <__adddf3>
 80093e6:	4642      	mov	r2, r8
 80093e8:	464b      	mov	r3, r9
 80093ea:	4606      	mov	r6, r0
 80093ec:	460f      	mov	r7, r1
 80093ee:	f7f7 fb93 	bl	8000b18 <__aeabi_dcmpgt>
 80093f2:	b9d0      	cbnz	r0, 800942a <_dtoa_r+0x6c2>
 80093f4:	4642      	mov	r2, r8
 80093f6:	464b      	mov	r3, r9
 80093f8:	4630      	mov	r0, r6
 80093fa:	4639      	mov	r1, r7
 80093fc:	f7f7 fb64 	bl	8000ac8 <__aeabi_dcmpeq>
 8009400:	b110      	cbz	r0, 8009408 <_dtoa_r+0x6a0>
 8009402:	f01a 0f01 	tst.w	sl, #1
 8009406:	d110      	bne.n	800942a <_dtoa_r+0x6c2>
 8009408:	4620      	mov	r0, r4
 800940a:	ee18 1a10 	vmov	r1, s16
 800940e:	f000 fbc5 	bl	8009b9c <_Bfree>
 8009412:	2300      	movs	r3, #0
 8009414:	9800      	ldr	r0, [sp, #0]
 8009416:	702b      	strb	r3, [r5, #0]
 8009418:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800941a:	3001      	adds	r0, #1
 800941c:	6018      	str	r0, [r3, #0]
 800941e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009420:	2b00      	cmp	r3, #0
 8009422:	f43f acf1 	beq.w	8008e08 <_dtoa_r+0xa0>
 8009426:	601d      	str	r5, [r3, #0]
 8009428:	e4ee      	b.n	8008e08 <_dtoa_r+0xa0>
 800942a:	9f00      	ldr	r7, [sp, #0]
 800942c:	462b      	mov	r3, r5
 800942e:	461d      	mov	r5, r3
 8009430:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009434:	2a39      	cmp	r2, #57	; 0x39
 8009436:	d106      	bne.n	8009446 <_dtoa_r+0x6de>
 8009438:	9a01      	ldr	r2, [sp, #4]
 800943a:	429a      	cmp	r2, r3
 800943c:	d1f7      	bne.n	800942e <_dtoa_r+0x6c6>
 800943e:	9901      	ldr	r1, [sp, #4]
 8009440:	2230      	movs	r2, #48	; 0x30
 8009442:	3701      	adds	r7, #1
 8009444:	700a      	strb	r2, [r1, #0]
 8009446:	781a      	ldrb	r2, [r3, #0]
 8009448:	3201      	adds	r2, #1
 800944a:	701a      	strb	r2, [r3, #0]
 800944c:	e790      	b.n	8009370 <_dtoa_r+0x608>
 800944e:	4ba6      	ldr	r3, [pc, #664]	; (80096e8 <_dtoa_r+0x980>)
 8009450:	2200      	movs	r2, #0
 8009452:	f7f7 f8d1 	bl	80005f8 <__aeabi_dmul>
 8009456:	2200      	movs	r2, #0
 8009458:	2300      	movs	r3, #0
 800945a:	4606      	mov	r6, r0
 800945c:	460f      	mov	r7, r1
 800945e:	f7f7 fb33 	bl	8000ac8 <__aeabi_dcmpeq>
 8009462:	2800      	cmp	r0, #0
 8009464:	d09d      	beq.n	80093a2 <_dtoa_r+0x63a>
 8009466:	e7cf      	b.n	8009408 <_dtoa_r+0x6a0>
 8009468:	9a08      	ldr	r2, [sp, #32]
 800946a:	2a00      	cmp	r2, #0
 800946c:	f000 80d7 	beq.w	800961e <_dtoa_r+0x8b6>
 8009470:	9a06      	ldr	r2, [sp, #24]
 8009472:	2a01      	cmp	r2, #1
 8009474:	f300 80ba 	bgt.w	80095ec <_dtoa_r+0x884>
 8009478:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800947a:	2a00      	cmp	r2, #0
 800947c:	f000 80b2 	beq.w	80095e4 <_dtoa_r+0x87c>
 8009480:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009484:	9e07      	ldr	r6, [sp, #28]
 8009486:	9d04      	ldr	r5, [sp, #16]
 8009488:	9a04      	ldr	r2, [sp, #16]
 800948a:	441a      	add	r2, r3
 800948c:	9204      	str	r2, [sp, #16]
 800948e:	9a05      	ldr	r2, [sp, #20]
 8009490:	2101      	movs	r1, #1
 8009492:	441a      	add	r2, r3
 8009494:	4620      	mov	r0, r4
 8009496:	9205      	str	r2, [sp, #20]
 8009498:	f000 fc38 	bl	8009d0c <__i2b>
 800949c:	4607      	mov	r7, r0
 800949e:	2d00      	cmp	r5, #0
 80094a0:	dd0c      	ble.n	80094bc <_dtoa_r+0x754>
 80094a2:	9b05      	ldr	r3, [sp, #20]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	dd09      	ble.n	80094bc <_dtoa_r+0x754>
 80094a8:	42ab      	cmp	r3, r5
 80094aa:	9a04      	ldr	r2, [sp, #16]
 80094ac:	bfa8      	it	ge
 80094ae:	462b      	movge	r3, r5
 80094b0:	1ad2      	subs	r2, r2, r3
 80094b2:	9204      	str	r2, [sp, #16]
 80094b4:	9a05      	ldr	r2, [sp, #20]
 80094b6:	1aed      	subs	r5, r5, r3
 80094b8:	1ad3      	subs	r3, r2, r3
 80094ba:	9305      	str	r3, [sp, #20]
 80094bc:	9b07      	ldr	r3, [sp, #28]
 80094be:	b31b      	cbz	r3, 8009508 <_dtoa_r+0x7a0>
 80094c0:	9b08      	ldr	r3, [sp, #32]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	f000 80af 	beq.w	8009626 <_dtoa_r+0x8be>
 80094c8:	2e00      	cmp	r6, #0
 80094ca:	dd13      	ble.n	80094f4 <_dtoa_r+0x78c>
 80094cc:	4639      	mov	r1, r7
 80094ce:	4632      	mov	r2, r6
 80094d0:	4620      	mov	r0, r4
 80094d2:	f000 fcdb 	bl	8009e8c <__pow5mult>
 80094d6:	ee18 2a10 	vmov	r2, s16
 80094da:	4601      	mov	r1, r0
 80094dc:	4607      	mov	r7, r0
 80094de:	4620      	mov	r0, r4
 80094e0:	f000 fc2a 	bl	8009d38 <__multiply>
 80094e4:	ee18 1a10 	vmov	r1, s16
 80094e8:	4680      	mov	r8, r0
 80094ea:	4620      	mov	r0, r4
 80094ec:	f000 fb56 	bl	8009b9c <_Bfree>
 80094f0:	ee08 8a10 	vmov	s16, r8
 80094f4:	9b07      	ldr	r3, [sp, #28]
 80094f6:	1b9a      	subs	r2, r3, r6
 80094f8:	d006      	beq.n	8009508 <_dtoa_r+0x7a0>
 80094fa:	ee18 1a10 	vmov	r1, s16
 80094fe:	4620      	mov	r0, r4
 8009500:	f000 fcc4 	bl	8009e8c <__pow5mult>
 8009504:	ee08 0a10 	vmov	s16, r0
 8009508:	2101      	movs	r1, #1
 800950a:	4620      	mov	r0, r4
 800950c:	f000 fbfe 	bl	8009d0c <__i2b>
 8009510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009512:	2b00      	cmp	r3, #0
 8009514:	4606      	mov	r6, r0
 8009516:	f340 8088 	ble.w	800962a <_dtoa_r+0x8c2>
 800951a:	461a      	mov	r2, r3
 800951c:	4601      	mov	r1, r0
 800951e:	4620      	mov	r0, r4
 8009520:	f000 fcb4 	bl	8009e8c <__pow5mult>
 8009524:	9b06      	ldr	r3, [sp, #24]
 8009526:	2b01      	cmp	r3, #1
 8009528:	4606      	mov	r6, r0
 800952a:	f340 8081 	ble.w	8009630 <_dtoa_r+0x8c8>
 800952e:	f04f 0800 	mov.w	r8, #0
 8009532:	6933      	ldr	r3, [r6, #16]
 8009534:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009538:	6918      	ldr	r0, [r3, #16]
 800953a:	f000 fb97 	bl	8009c6c <__hi0bits>
 800953e:	f1c0 0020 	rsb	r0, r0, #32
 8009542:	9b05      	ldr	r3, [sp, #20]
 8009544:	4418      	add	r0, r3
 8009546:	f010 001f 	ands.w	r0, r0, #31
 800954a:	f000 8092 	beq.w	8009672 <_dtoa_r+0x90a>
 800954e:	f1c0 0320 	rsb	r3, r0, #32
 8009552:	2b04      	cmp	r3, #4
 8009554:	f340 808a 	ble.w	800966c <_dtoa_r+0x904>
 8009558:	f1c0 001c 	rsb	r0, r0, #28
 800955c:	9b04      	ldr	r3, [sp, #16]
 800955e:	4403      	add	r3, r0
 8009560:	9304      	str	r3, [sp, #16]
 8009562:	9b05      	ldr	r3, [sp, #20]
 8009564:	4403      	add	r3, r0
 8009566:	4405      	add	r5, r0
 8009568:	9305      	str	r3, [sp, #20]
 800956a:	9b04      	ldr	r3, [sp, #16]
 800956c:	2b00      	cmp	r3, #0
 800956e:	dd07      	ble.n	8009580 <_dtoa_r+0x818>
 8009570:	ee18 1a10 	vmov	r1, s16
 8009574:	461a      	mov	r2, r3
 8009576:	4620      	mov	r0, r4
 8009578:	f000 fce2 	bl	8009f40 <__lshift>
 800957c:	ee08 0a10 	vmov	s16, r0
 8009580:	9b05      	ldr	r3, [sp, #20]
 8009582:	2b00      	cmp	r3, #0
 8009584:	dd05      	ble.n	8009592 <_dtoa_r+0x82a>
 8009586:	4631      	mov	r1, r6
 8009588:	461a      	mov	r2, r3
 800958a:	4620      	mov	r0, r4
 800958c:	f000 fcd8 	bl	8009f40 <__lshift>
 8009590:	4606      	mov	r6, r0
 8009592:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009594:	2b00      	cmp	r3, #0
 8009596:	d06e      	beq.n	8009676 <_dtoa_r+0x90e>
 8009598:	ee18 0a10 	vmov	r0, s16
 800959c:	4631      	mov	r1, r6
 800959e:	f000 fd3f 	bl	800a020 <__mcmp>
 80095a2:	2800      	cmp	r0, #0
 80095a4:	da67      	bge.n	8009676 <_dtoa_r+0x90e>
 80095a6:	9b00      	ldr	r3, [sp, #0]
 80095a8:	3b01      	subs	r3, #1
 80095aa:	ee18 1a10 	vmov	r1, s16
 80095ae:	9300      	str	r3, [sp, #0]
 80095b0:	220a      	movs	r2, #10
 80095b2:	2300      	movs	r3, #0
 80095b4:	4620      	mov	r0, r4
 80095b6:	f000 fb13 	bl	8009be0 <__multadd>
 80095ba:	9b08      	ldr	r3, [sp, #32]
 80095bc:	ee08 0a10 	vmov	s16, r0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f000 81b1 	beq.w	8009928 <_dtoa_r+0xbc0>
 80095c6:	2300      	movs	r3, #0
 80095c8:	4639      	mov	r1, r7
 80095ca:	220a      	movs	r2, #10
 80095cc:	4620      	mov	r0, r4
 80095ce:	f000 fb07 	bl	8009be0 <__multadd>
 80095d2:	9b02      	ldr	r3, [sp, #8]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	4607      	mov	r7, r0
 80095d8:	f300 808e 	bgt.w	80096f8 <_dtoa_r+0x990>
 80095dc:	9b06      	ldr	r3, [sp, #24]
 80095de:	2b02      	cmp	r3, #2
 80095e0:	dc51      	bgt.n	8009686 <_dtoa_r+0x91e>
 80095e2:	e089      	b.n	80096f8 <_dtoa_r+0x990>
 80095e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80095e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80095ea:	e74b      	b.n	8009484 <_dtoa_r+0x71c>
 80095ec:	9b03      	ldr	r3, [sp, #12]
 80095ee:	1e5e      	subs	r6, r3, #1
 80095f0:	9b07      	ldr	r3, [sp, #28]
 80095f2:	42b3      	cmp	r3, r6
 80095f4:	bfbf      	itttt	lt
 80095f6:	9b07      	ldrlt	r3, [sp, #28]
 80095f8:	9607      	strlt	r6, [sp, #28]
 80095fa:	1af2      	sublt	r2, r6, r3
 80095fc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80095fe:	bfb6      	itet	lt
 8009600:	189b      	addlt	r3, r3, r2
 8009602:	1b9e      	subge	r6, r3, r6
 8009604:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009606:	9b03      	ldr	r3, [sp, #12]
 8009608:	bfb8      	it	lt
 800960a:	2600      	movlt	r6, #0
 800960c:	2b00      	cmp	r3, #0
 800960e:	bfb7      	itett	lt
 8009610:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009614:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009618:	1a9d      	sublt	r5, r3, r2
 800961a:	2300      	movlt	r3, #0
 800961c:	e734      	b.n	8009488 <_dtoa_r+0x720>
 800961e:	9e07      	ldr	r6, [sp, #28]
 8009620:	9d04      	ldr	r5, [sp, #16]
 8009622:	9f08      	ldr	r7, [sp, #32]
 8009624:	e73b      	b.n	800949e <_dtoa_r+0x736>
 8009626:	9a07      	ldr	r2, [sp, #28]
 8009628:	e767      	b.n	80094fa <_dtoa_r+0x792>
 800962a:	9b06      	ldr	r3, [sp, #24]
 800962c:	2b01      	cmp	r3, #1
 800962e:	dc18      	bgt.n	8009662 <_dtoa_r+0x8fa>
 8009630:	f1ba 0f00 	cmp.w	sl, #0
 8009634:	d115      	bne.n	8009662 <_dtoa_r+0x8fa>
 8009636:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800963a:	b993      	cbnz	r3, 8009662 <_dtoa_r+0x8fa>
 800963c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009640:	0d1b      	lsrs	r3, r3, #20
 8009642:	051b      	lsls	r3, r3, #20
 8009644:	b183      	cbz	r3, 8009668 <_dtoa_r+0x900>
 8009646:	9b04      	ldr	r3, [sp, #16]
 8009648:	3301      	adds	r3, #1
 800964a:	9304      	str	r3, [sp, #16]
 800964c:	9b05      	ldr	r3, [sp, #20]
 800964e:	3301      	adds	r3, #1
 8009650:	9305      	str	r3, [sp, #20]
 8009652:	f04f 0801 	mov.w	r8, #1
 8009656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009658:	2b00      	cmp	r3, #0
 800965a:	f47f af6a 	bne.w	8009532 <_dtoa_r+0x7ca>
 800965e:	2001      	movs	r0, #1
 8009660:	e76f      	b.n	8009542 <_dtoa_r+0x7da>
 8009662:	f04f 0800 	mov.w	r8, #0
 8009666:	e7f6      	b.n	8009656 <_dtoa_r+0x8ee>
 8009668:	4698      	mov	r8, r3
 800966a:	e7f4      	b.n	8009656 <_dtoa_r+0x8ee>
 800966c:	f43f af7d 	beq.w	800956a <_dtoa_r+0x802>
 8009670:	4618      	mov	r0, r3
 8009672:	301c      	adds	r0, #28
 8009674:	e772      	b.n	800955c <_dtoa_r+0x7f4>
 8009676:	9b03      	ldr	r3, [sp, #12]
 8009678:	2b00      	cmp	r3, #0
 800967a:	dc37      	bgt.n	80096ec <_dtoa_r+0x984>
 800967c:	9b06      	ldr	r3, [sp, #24]
 800967e:	2b02      	cmp	r3, #2
 8009680:	dd34      	ble.n	80096ec <_dtoa_r+0x984>
 8009682:	9b03      	ldr	r3, [sp, #12]
 8009684:	9302      	str	r3, [sp, #8]
 8009686:	9b02      	ldr	r3, [sp, #8]
 8009688:	b96b      	cbnz	r3, 80096a6 <_dtoa_r+0x93e>
 800968a:	4631      	mov	r1, r6
 800968c:	2205      	movs	r2, #5
 800968e:	4620      	mov	r0, r4
 8009690:	f000 faa6 	bl	8009be0 <__multadd>
 8009694:	4601      	mov	r1, r0
 8009696:	4606      	mov	r6, r0
 8009698:	ee18 0a10 	vmov	r0, s16
 800969c:	f000 fcc0 	bl	800a020 <__mcmp>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	f73f adbb 	bgt.w	800921c <_dtoa_r+0x4b4>
 80096a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096a8:	9d01      	ldr	r5, [sp, #4]
 80096aa:	43db      	mvns	r3, r3
 80096ac:	9300      	str	r3, [sp, #0]
 80096ae:	f04f 0800 	mov.w	r8, #0
 80096b2:	4631      	mov	r1, r6
 80096b4:	4620      	mov	r0, r4
 80096b6:	f000 fa71 	bl	8009b9c <_Bfree>
 80096ba:	2f00      	cmp	r7, #0
 80096bc:	f43f aea4 	beq.w	8009408 <_dtoa_r+0x6a0>
 80096c0:	f1b8 0f00 	cmp.w	r8, #0
 80096c4:	d005      	beq.n	80096d2 <_dtoa_r+0x96a>
 80096c6:	45b8      	cmp	r8, r7
 80096c8:	d003      	beq.n	80096d2 <_dtoa_r+0x96a>
 80096ca:	4641      	mov	r1, r8
 80096cc:	4620      	mov	r0, r4
 80096ce:	f000 fa65 	bl	8009b9c <_Bfree>
 80096d2:	4639      	mov	r1, r7
 80096d4:	4620      	mov	r0, r4
 80096d6:	f000 fa61 	bl	8009b9c <_Bfree>
 80096da:	e695      	b.n	8009408 <_dtoa_r+0x6a0>
 80096dc:	2600      	movs	r6, #0
 80096de:	4637      	mov	r7, r6
 80096e0:	e7e1      	b.n	80096a6 <_dtoa_r+0x93e>
 80096e2:	9700      	str	r7, [sp, #0]
 80096e4:	4637      	mov	r7, r6
 80096e6:	e599      	b.n	800921c <_dtoa_r+0x4b4>
 80096e8:	40240000 	.word	0x40240000
 80096ec:	9b08      	ldr	r3, [sp, #32]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	f000 80ca 	beq.w	8009888 <_dtoa_r+0xb20>
 80096f4:	9b03      	ldr	r3, [sp, #12]
 80096f6:	9302      	str	r3, [sp, #8]
 80096f8:	2d00      	cmp	r5, #0
 80096fa:	dd05      	ble.n	8009708 <_dtoa_r+0x9a0>
 80096fc:	4639      	mov	r1, r7
 80096fe:	462a      	mov	r2, r5
 8009700:	4620      	mov	r0, r4
 8009702:	f000 fc1d 	bl	8009f40 <__lshift>
 8009706:	4607      	mov	r7, r0
 8009708:	f1b8 0f00 	cmp.w	r8, #0
 800970c:	d05b      	beq.n	80097c6 <_dtoa_r+0xa5e>
 800970e:	6879      	ldr	r1, [r7, #4]
 8009710:	4620      	mov	r0, r4
 8009712:	f000 fa03 	bl	8009b1c <_Balloc>
 8009716:	4605      	mov	r5, r0
 8009718:	b928      	cbnz	r0, 8009726 <_dtoa_r+0x9be>
 800971a:	4b87      	ldr	r3, [pc, #540]	; (8009938 <_dtoa_r+0xbd0>)
 800971c:	4602      	mov	r2, r0
 800971e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009722:	f7ff bb3b 	b.w	8008d9c <_dtoa_r+0x34>
 8009726:	693a      	ldr	r2, [r7, #16]
 8009728:	3202      	adds	r2, #2
 800972a:	0092      	lsls	r2, r2, #2
 800972c:	f107 010c 	add.w	r1, r7, #12
 8009730:	300c      	adds	r0, #12
 8009732:	f7fe fc76 	bl	8008022 <memcpy>
 8009736:	2201      	movs	r2, #1
 8009738:	4629      	mov	r1, r5
 800973a:	4620      	mov	r0, r4
 800973c:	f000 fc00 	bl	8009f40 <__lshift>
 8009740:	9b01      	ldr	r3, [sp, #4]
 8009742:	f103 0901 	add.w	r9, r3, #1
 8009746:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800974a:	4413      	add	r3, r2
 800974c:	9305      	str	r3, [sp, #20]
 800974e:	f00a 0301 	and.w	r3, sl, #1
 8009752:	46b8      	mov	r8, r7
 8009754:	9304      	str	r3, [sp, #16]
 8009756:	4607      	mov	r7, r0
 8009758:	4631      	mov	r1, r6
 800975a:	ee18 0a10 	vmov	r0, s16
 800975e:	f7ff fa75 	bl	8008c4c <quorem>
 8009762:	4641      	mov	r1, r8
 8009764:	9002      	str	r0, [sp, #8]
 8009766:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800976a:	ee18 0a10 	vmov	r0, s16
 800976e:	f000 fc57 	bl	800a020 <__mcmp>
 8009772:	463a      	mov	r2, r7
 8009774:	9003      	str	r0, [sp, #12]
 8009776:	4631      	mov	r1, r6
 8009778:	4620      	mov	r0, r4
 800977a:	f000 fc6d 	bl	800a058 <__mdiff>
 800977e:	68c2      	ldr	r2, [r0, #12]
 8009780:	f109 3bff 	add.w	fp, r9, #4294967295
 8009784:	4605      	mov	r5, r0
 8009786:	bb02      	cbnz	r2, 80097ca <_dtoa_r+0xa62>
 8009788:	4601      	mov	r1, r0
 800978a:	ee18 0a10 	vmov	r0, s16
 800978e:	f000 fc47 	bl	800a020 <__mcmp>
 8009792:	4602      	mov	r2, r0
 8009794:	4629      	mov	r1, r5
 8009796:	4620      	mov	r0, r4
 8009798:	9207      	str	r2, [sp, #28]
 800979a:	f000 f9ff 	bl	8009b9c <_Bfree>
 800979e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80097a2:	ea43 0102 	orr.w	r1, r3, r2
 80097a6:	9b04      	ldr	r3, [sp, #16]
 80097a8:	430b      	orrs	r3, r1
 80097aa:	464d      	mov	r5, r9
 80097ac:	d10f      	bne.n	80097ce <_dtoa_r+0xa66>
 80097ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80097b2:	d02a      	beq.n	800980a <_dtoa_r+0xaa2>
 80097b4:	9b03      	ldr	r3, [sp, #12]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	dd02      	ble.n	80097c0 <_dtoa_r+0xa58>
 80097ba:	9b02      	ldr	r3, [sp, #8]
 80097bc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80097c0:	f88b a000 	strb.w	sl, [fp]
 80097c4:	e775      	b.n	80096b2 <_dtoa_r+0x94a>
 80097c6:	4638      	mov	r0, r7
 80097c8:	e7ba      	b.n	8009740 <_dtoa_r+0x9d8>
 80097ca:	2201      	movs	r2, #1
 80097cc:	e7e2      	b.n	8009794 <_dtoa_r+0xa2c>
 80097ce:	9b03      	ldr	r3, [sp, #12]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	db04      	blt.n	80097de <_dtoa_r+0xa76>
 80097d4:	9906      	ldr	r1, [sp, #24]
 80097d6:	430b      	orrs	r3, r1
 80097d8:	9904      	ldr	r1, [sp, #16]
 80097da:	430b      	orrs	r3, r1
 80097dc:	d122      	bne.n	8009824 <_dtoa_r+0xabc>
 80097de:	2a00      	cmp	r2, #0
 80097e0:	ddee      	ble.n	80097c0 <_dtoa_r+0xa58>
 80097e2:	ee18 1a10 	vmov	r1, s16
 80097e6:	2201      	movs	r2, #1
 80097e8:	4620      	mov	r0, r4
 80097ea:	f000 fba9 	bl	8009f40 <__lshift>
 80097ee:	4631      	mov	r1, r6
 80097f0:	ee08 0a10 	vmov	s16, r0
 80097f4:	f000 fc14 	bl	800a020 <__mcmp>
 80097f8:	2800      	cmp	r0, #0
 80097fa:	dc03      	bgt.n	8009804 <_dtoa_r+0xa9c>
 80097fc:	d1e0      	bne.n	80097c0 <_dtoa_r+0xa58>
 80097fe:	f01a 0f01 	tst.w	sl, #1
 8009802:	d0dd      	beq.n	80097c0 <_dtoa_r+0xa58>
 8009804:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009808:	d1d7      	bne.n	80097ba <_dtoa_r+0xa52>
 800980a:	2339      	movs	r3, #57	; 0x39
 800980c:	f88b 3000 	strb.w	r3, [fp]
 8009810:	462b      	mov	r3, r5
 8009812:	461d      	mov	r5, r3
 8009814:	3b01      	subs	r3, #1
 8009816:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800981a:	2a39      	cmp	r2, #57	; 0x39
 800981c:	d071      	beq.n	8009902 <_dtoa_r+0xb9a>
 800981e:	3201      	adds	r2, #1
 8009820:	701a      	strb	r2, [r3, #0]
 8009822:	e746      	b.n	80096b2 <_dtoa_r+0x94a>
 8009824:	2a00      	cmp	r2, #0
 8009826:	dd07      	ble.n	8009838 <_dtoa_r+0xad0>
 8009828:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800982c:	d0ed      	beq.n	800980a <_dtoa_r+0xaa2>
 800982e:	f10a 0301 	add.w	r3, sl, #1
 8009832:	f88b 3000 	strb.w	r3, [fp]
 8009836:	e73c      	b.n	80096b2 <_dtoa_r+0x94a>
 8009838:	9b05      	ldr	r3, [sp, #20]
 800983a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800983e:	4599      	cmp	r9, r3
 8009840:	d047      	beq.n	80098d2 <_dtoa_r+0xb6a>
 8009842:	ee18 1a10 	vmov	r1, s16
 8009846:	2300      	movs	r3, #0
 8009848:	220a      	movs	r2, #10
 800984a:	4620      	mov	r0, r4
 800984c:	f000 f9c8 	bl	8009be0 <__multadd>
 8009850:	45b8      	cmp	r8, r7
 8009852:	ee08 0a10 	vmov	s16, r0
 8009856:	f04f 0300 	mov.w	r3, #0
 800985a:	f04f 020a 	mov.w	r2, #10
 800985e:	4641      	mov	r1, r8
 8009860:	4620      	mov	r0, r4
 8009862:	d106      	bne.n	8009872 <_dtoa_r+0xb0a>
 8009864:	f000 f9bc 	bl	8009be0 <__multadd>
 8009868:	4680      	mov	r8, r0
 800986a:	4607      	mov	r7, r0
 800986c:	f109 0901 	add.w	r9, r9, #1
 8009870:	e772      	b.n	8009758 <_dtoa_r+0x9f0>
 8009872:	f000 f9b5 	bl	8009be0 <__multadd>
 8009876:	4639      	mov	r1, r7
 8009878:	4680      	mov	r8, r0
 800987a:	2300      	movs	r3, #0
 800987c:	220a      	movs	r2, #10
 800987e:	4620      	mov	r0, r4
 8009880:	f000 f9ae 	bl	8009be0 <__multadd>
 8009884:	4607      	mov	r7, r0
 8009886:	e7f1      	b.n	800986c <_dtoa_r+0xb04>
 8009888:	9b03      	ldr	r3, [sp, #12]
 800988a:	9302      	str	r3, [sp, #8]
 800988c:	9d01      	ldr	r5, [sp, #4]
 800988e:	ee18 0a10 	vmov	r0, s16
 8009892:	4631      	mov	r1, r6
 8009894:	f7ff f9da 	bl	8008c4c <quorem>
 8009898:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800989c:	9b01      	ldr	r3, [sp, #4]
 800989e:	f805 ab01 	strb.w	sl, [r5], #1
 80098a2:	1aea      	subs	r2, r5, r3
 80098a4:	9b02      	ldr	r3, [sp, #8]
 80098a6:	4293      	cmp	r3, r2
 80098a8:	dd09      	ble.n	80098be <_dtoa_r+0xb56>
 80098aa:	ee18 1a10 	vmov	r1, s16
 80098ae:	2300      	movs	r3, #0
 80098b0:	220a      	movs	r2, #10
 80098b2:	4620      	mov	r0, r4
 80098b4:	f000 f994 	bl	8009be0 <__multadd>
 80098b8:	ee08 0a10 	vmov	s16, r0
 80098bc:	e7e7      	b.n	800988e <_dtoa_r+0xb26>
 80098be:	9b02      	ldr	r3, [sp, #8]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	bfc8      	it	gt
 80098c4:	461d      	movgt	r5, r3
 80098c6:	9b01      	ldr	r3, [sp, #4]
 80098c8:	bfd8      	it	le
 80098ca:	2501      	movle	r5, #1
 80098cc:	441d      	add	r5, r3
 80098ce:	f04f 0800 	mov.w	r8, #0
 80098d2:	ee18 1a10 	vmov	r1, s16
 80098d6:	2201      	movs	r2, #1
 80098d8:	4620      	mov	r0, r4
 80098da:	f000 fb31 	bl	8009f40 <__lshift>
 80098de:	4631      	mov	r1, r6
 80098e0:	ee08 0a10 	vmov	s16, r0
 80098e4:	f000 fb9c 	bl	800a020 <__mcmp>
 80098e8:	2800      	cmp	r0, #0
 80098ea:	dc91      	bgt.n	8009810 <_dtoa_r+0xaa8>
 80098ec:	d102      	bne.n	80098f4 <_dtoa_r+0xb8c>
 80098ee:	f01a 0f01 	tst.w	sl, #1
 80098f2:	d18d      	bne.n	8009810 <_dtoa_r+0xaa8>
 80098f4:	462b      	mov	r3, r5
 80098f6:	461d      	mov	r5, r3
 80098f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098fc:	2a30      	cmp	r2, #48	; 0x30
 80098fe:	d0fa      	beq.n	80098f6 <_dtoa_r+0xb8e>
 8009900:	e6d7      	b.n	80096b2 <_dtoa_r+0x94a>
 8009902:	9a01      	ldr	r2, [sp, #4]
 8009904:	429a      	cmp	r2, r3
 8009906:	d184      	bne.n	8009812 <_dtoa_r+0xaaa>
 8009908:	9b00      	ldr	r3, [sp, #0]
 800990a:	3301      	adds	r3, #1
 800990c:	9300      	str	r3, [sp, #0]
 800990e:	2331      	movs	r3, #49	; 0x31
 8009910:	7013      	strb	r3, [r2, #0]
 8009912:	e6ce      	b.n	80096b2 <_dtoa_r+0x94a>
 8009914:	4b09      	ldr	r3, [pc, #36]	; (800993c <_dtoa_r+0xbd4>)
 8009916:	f7ff ba95 	b.w	8008e44 <_dtoa_r+0xdc>
 800991a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800991c:	2b00      	cmp	r3, #0
 800991e:	f47f aa6e 	bne.w	8008dfe <_dtoa_r+0x96>
 8009922:	4b07      	ldr	r3, [pc, #28]	; (8009940 <_dtoa_r+0xbd8>)
 8009924:	f7ff ba8e 	b.w	8008e44 <_dtoa_r+0xdc>
 8009928:	9b02      	ldr	r3, [sp, #8]
 800992a:	2b00      	cmp	r3, #0
 800992c:	dcae      	bgt.n	800988c <_dtoa_r+0xb24>
 800992e:	9b06      	ldr	r3, [sp, #24]
 8009930:	2b02      	cmp	r3, #2
 8009932:	f73f aea8 	bgt.w	8009686 <_dtoa_r+0x91e>
 8009936:	e7a9      	b.n	800988c <_dtoa_r+0xb24>
 8009938:	0800aff3 	.word	0x0800aff3
 800993c:	0800af50 	.word	0x0800af50
 8009940:	0800af74 	.word	0x0800af74

08009944 <__sflush_r>:
 8009944:	898a      	ldrh	r2, [r1, #12]
 8009946:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800994a:	4605      	mov	r5, r0
 800994c:	0710      	lsls	r0, r2, #28
 800994e:	460c      	mov	r4, r1
 8009950:	d458      	bmi.n	8009a04 <__sflush_r+0xc0>
 8009952:	684b      	ldr	r3, [r1, #4]
 8009954:	2b00      	cmp	r3, #0
 8009956:	dc05      	bgt.n	8009964 <__sflush_r+0x20>
 8009958:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800995a:	2b00      	cmp	r3, #0
 800995c:	dc02      	bgt.n	8009964 <__sflush_r+0x20>
 800995e:	2000      	movs	r0, #0
 8009960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009964:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009966:	2e00      	cmp	r6, #0
 8009968:	d0f9      	beq.n	800995e <__sflush_r+0x1a>
 800996a:	2300      	movs	r3, #0
 800996c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009970:	682f      	ldr	r7, [r5, #0]
 8009972:	602b      	str	r3, [r5, #0]
 8009974:	d032      	beq.n	80099dc <__sflush_r+0x98>
 8009976:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009978:	89a3      	ldrh	r3, [r4, #12]
 800997a:	075a      	lsls	r2, r3, #29
 800997c:	d505      	bpl.n	800998a <__sflush_r+0x46>
 800997e:	6863      	ldr	r3, [r4, #4]
 8009980:	1ac0      	subs	r0, r0, r3
 8009982:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009984:	b10b      	cbz	r3, 800998a <__sflush_r+0x46>
 8009986:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009988:	1ac0      	subs	r0, r0, r3
 800998a:	2300      	movs	r3, #0
 800998c:	4602      	mov	r2, r0
 800998e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009990:	6a21      	ldr	r1, [r4, #32]
 8009992:	4628      	mov	r0, r5
 8009994:	47b0      	blx	r6
 8009996:	1c43      	adds	r3, r0, #1
 8009998:	89a3      	ldrh	r3, [r4, #12]
 800999a:	d106      	bne.n	80099aa <__sflush_r+0x66>
 800999c:	6829      	ldr	r1, [r5, #0]
 800999e:	291d      	cmp	r1, #29
 80099a0:	d82c      	bhi.n	80099fc <__sflush_r+0xb8>
 80099a2:	4a2a      	ldr	r2, [pc, #168]	; (8009a4c <__sflush_r+0x108>)
 80099a4:	40ca      	lsrs	r2, r1
 80099a6:	07d6      	lsls	r6, r2, #31
 80099a8:	d528      	bpl.n	80099fc <__sflush_r+0xb8>
 80099aa:	2200      	movs	r2, #0
 80099ac:	6062      	str	r2, [r4, #4]
 80099ae:	04d9      	lsls	r1, r3, #19
 80099b0:	6922      	ldr	r2, [r4, #16]
 80099b2:	6022      	str	r2, [r4, #0]
 80099b4:	d504      	bpl.n	80099c0 <__sflush_r+0x7c>
 80099b6:	1c42      	adds	r2, r0, #1
 80099b8:	d101      	bne.n	80099be <__sflush_r+0x7a>
 80099ba:	682b      	ldr	r3, [r5, #0]
 80099bc:	b903      	cbnz	r3, 80099c0 <__sflush_r+0x7c>
 80099be:	6560      	str	r0, [r4, #84]	; 0x54
 80099c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80099c2:	602f      	str	r7, [r5, #0]
 80099c4:	2900      	cmp	r1, #0
 80099c6:	d0ca      	beq.n	800995e <__sflush_r+0x1a>
 80099c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099cc:	4299      	cmp	r1, r3
 80099ce:	d002      	beq.n	80099d6 <__sflush_r+0x92>
 80099d0:	4628      	mov	r0, r5
 80099d2:	f000 fc3d 	bl	800a250 <_free_r>
 80099d6:	2000      	movs	r0, #0
 80099d8:	6360      	str	r0, [r4, #52]	; 0x34
 80099da:	e7c1      	b.n	8009960 <__sflush_r+0x1c>
 80099dc:	6a21      	ldr	r1, [r4, #32]
 80099de:	2301      	movs	r3, #1
 80099e0:	4628      	mov	r0, r5
 80099e2:	47b0      	blx	r6
 80099e4:	1c41      	adds	r1, r0, #1
 80099e6:	d1c7      	bne.n	8009978 <__sflush_r+0x34>
 80099e8:	682b      	ldr	r3, [r5, #0]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d0c4      	beq.n	8009978 <__sflush_r+0x34>
 80099ee:	2b1d      	cmp	r3, #29
 80099f0:	d001      	beq.n	80099f6 <__sflush_r+0xb2>
 80099f2:	2b16      	cmp	r3, #22
 80099f4:	d101      	bne.n	80099fa <__sflush_r+0xb6>
 80099f6:	602f      	str	r7, [r5, #0]
 80099f8:	e7b1      	b.n	800995e <__sflush_r+0x1a>
 80099fa:	89a3      	ldrh	r3, [r4, #12]
 80099fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a00:	81a3      	strh	r3, [r4, #12]
 8009a02:	e7ad      	b.n	8009960 <__sflush_r+0x1c>
 8009a04:	690f      	ldr	r7, [r1, #16]
 8009a06:	2f00      	cmp	r7, #0
 8009a08:	d0a9      	beq.n	800995e <__sflush_r+0x1a>
 8009a0a:	0793      	lsls	r3, r2, #30
 8009a0c:	680e      	ldr	r6, [r1, #0]
 8009a0e:	bf08      	it	eq
 8009a10:	694b      	ldreq	r3, [r1, #20]
 8009a12:	600f      	str	r7, [r1, #0]
 8009a14:	bf18      	it	ne
 8009a16:	2300      	movne	r3, #0
 8009a18:	eba6 0807 	sub.w	r8, r6, r7
 8009a1c:	608b      	str	r3, [r1, #8]
 8009a1e:	f1b8 0f00 	cmp.w	r8, #0
 8009a22:	dd9c      	ble.n	800995e <__sflush_r+0x1a>
 8009a24:	6a21      	ldr	r1, [r4, #32]
 8009a26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009a28:	4643      	mov	r3, r8
 8009a2a:	463a      	mov	r2, r7
 8009a2c:	4628      	mov	r0, r5
 8009a2e:	47b0      	blx	r6
 8009a30:	2800      	cmp	r0, #0
 8009a32:	dc06      	bgt.n	8009a42 <__sflush_r+0xfe>
 8009a34:	89a3      	ldrh	r3, [r4, #12]
 8009a36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a3a:	81a3      	strh	r3, [r4, #12]
 8009a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a40:	e78e      	b.n	8009960 <__sflush_r+0x1c>
 8009a42:	4407      	add	r7, r0
 8009a44:	eba8 0800 	sub.w	r8, r8, r0
 8009a48:	e7e9      	b.n	8009a1e <__sflush_r+0xda>
 8009a4a:	bf00      	nop
 8009a4c:	20400001 	.word	0x20400001

08009a50 <_fflush_r>:
 8009a50:	b538      	push	{r3, r4, r5, lr}
 8009a52:	690b      	ldr	r3, [r1, #16]
 8009a54:	4605      	mov	r5, r0
 8009a56:	460c      	mov	r4, r1
 8009a58:	b913      	cbnz	r3, 8009a60 <_fflush_r+0x10>
 8009a5a:	2500      	movs	r5, #0
 8009a5c:	4628      	mov	r0, r5
 8009a5e:	bd38      	pop	{r3, r4, r5, pc}
 8009a60:	b118      	cbz	r0, 8009a6a <_fflush_r+0x1a>
 8009a62:	6983      	ldr	r3, [r0, #24]
 8009a64:	b90b      	cbnz	r3, 8009a6a <_fflush_r+0x1a>
 8009a66:	f7fe fa07 	bl	8007e78 <__sinit>
 8009a6a:	4b14      	ldr	r3, [pc, #80]	; (8009abc <_fflush_r+0x6c>)
 8009a6c:	429c      	cmp	r4, r3
 8009a6e:	d11b      	bne.n	8009aa8 <_fflush_r+0x58>
 8009a70:	686c      	ldr	r4, [r5, #4]
 8009a72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d0ef      	beq.n	8009a5a <_fflush_r+0xa>
 8009a7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009a7c:	07d0      	lsls	r0, r2, #31
 8009a7e:	d404      	bmi.n	8009a8a <_fflush_r+0x3a>
 8009a80:	0599      	lsls	r1, r3, #22
 8009a82:	d402      	bmi.n	8009a8a <_fflush_r+0x3a>
 8009a84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a86:	f7fe faba 	bl	8007ffe <__retarget_lock_acquire_recursive>
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	4621      	mov	r1, r4
 8009a8e:	f7ff ff59 	bl	8009944 <__sflush_r>
 8009a92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a94:	07da      	lsls	r2, r3, #31
 8009a96:	4605      	mov	r5, r0
 8009a98:	d4e0      	bmi.n	8009a5c <_fflush_r+0xc>
 8009a9a:	89a3      	ldrh	r3, [r4, #12]
 8009a9c:	059b      	lsls	r3, r3, #22
 8009a9e:	d4dd      	bmi.n	8009a5c <_fflush_r+0xc>
 8009aa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009aa2:	f7fe faad 	bl	8008000 <__retarget_lock_release_recursive>
 8009aa6:	e7d9      	b.n	8009a5c <_fflush_r+0xc>
 8009aa8:	4b05      	ldr	r3, [pc, #20]	; (8009ac0 <_fflush_r+0x70>)
 8009aaa:	429c      	cmp	r4, r3
 8009aac:	d101      	bne.n	8009ab2 <_fflush_r+0x62>
 8009aae:	68ac      	ldr	r4, [r5, #8]
 8009ab0:	e7df      	b.n	8009a72 <_fflush_r+0x22>
 8009ab2:	4b04      	ldr	r3, [pc, #16]	; (8009ac4 <_fflush_r+0x74>)
 8009ab4:	429c      	cmp	r4, r3
 8009ab6:	bf08      	it	eq
 8009ab8:	68ec      	ldreq	r4, [r5, #12]
 8009aba:	e7da      	b.n	8009a72 <_fflush_r+0x22>
 8009abc:	0800aefc 	.word	0x0800aefc
 8009ac0:	0800af1c 	.word	0x0800af1c
 8009ac4:	0800aedc 	.word	0x0800aedc

08009ac8 <_localeconv_r>:
 8009ac8:	4800      	ldr	r0, [pc, #0]	; (8009acc <_localeconv_r+0x4>)
 8009aca:	4770      	bx	lr
 8009acc:	20000164 	.word	0x20000164

08009ad0 <_lseek_r>:
 8009ad0:	b538      	push	{r3, r4, r5, lr}
 8009ad2:	4d07      	ldr	r5, [pc, #28]	; (8009af0 <_lseek_r+0x20>)
 8009ad4:	4604      	mov	r4, r0
 8009ad6:	4608      	mov	r0, r1
 8009ad8:	4611      	mov	r1, r2
 8009ada:	2200      	movs	r2, #0
 8009adc:	602a      	str	r2, [r5, #0]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	f7f7 fce2 	bl	80014a8 <_lseek>
 8009ae4:	1c43      	adds	r3, r0, #1
 8009ae6:	d102      	bne.n	8009aee <_lseek_r+0x1e>
 8009ae8:	682b      	ldr	r3, [r5, #0]
 8009aea:	b103      	cbz	r3, 8009aee <_lseek_r+0x1e>
 8009aec:	6023      	str	r3, [r4, #0]
 8009aee:	bd38      	pop	{r3, r4, r5, pc}
 8009af0:	20001bcc 	.word	0x20001bcc

08009af4 <malloc>:
 8009af4:	4b02      	ldr	r3, [pc, #8]	; (8009b00 <malloc+0xc>)
 8009af6:	4601      	mov	r1, r0
 8009af8:	6818      	ldr	r0, [r3, #0]
 8009afa:	f7fe bac9 	b.w	8008090 <_malloc_r>
 8009afe:	bf00      	nop
 8009b00:	20000010 	.word	0x20000010

08009b04 <__malloc_lock>:
 8009b04:	4801      	ldr	r0, [pc, #4]	; (8009b0c <__malloc_lock+0x8>)
 8009b06:	f7fe ba7a 	b.w	8007ffe <__retarget_lock_acquire_recursive>
 8009b0a:	bf00      	nop
 8009b0c:	20001bc0 	.word	0x20001bc0

08009b10 <__malloc_unlock>:
 8009b10:	4801      	ldr	r0, [pc, #4]	; (8009b18 <__malloc_unlock+0x8>)
 8009b12:	f7fe ba75 	b.w	8008000 <__retarget_lock_release_recursive>
 8009b16:	bf00      	nop
 8009b18:	20001bc0 	.word	0x20001bc0

08009b1c <_Balloc>:
 8009b1c:	b570      	push	{r4, r5, r6, lr}
 8009b1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009b20:	4604      	mov	r4, r0
 8009b22:	460d      	mov	r5, r1
 8009b24:	b976      	cbnz	r6, 8009b44 <_Balloc+0x28>
 8009b26:	2010      	movs	r0, #16
 8009b28:	f7ff ffe4 	bl	8009af4 <malloc>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	6260      	str	r0, [r4, #36]	; 0x24
 8009b30:	b920      	cbnz	r0, 8009b3c <_Balloc+0x20>
 8009b32:	4b18      	ldr	r3, [pc, #96]	; (8009b94 <_Balloc+0x78>)
 8009b34:	4818      	ldr	r0, [pc, #96]	; (8009b98 <_Balloc+0x7c>)
 8009b36:	2166      	movs	r1, #102	; 0x66
 8009b38:	f000 fd44 	bl	800a5c4 <__assert_func>
 8009b3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b40:	6006      	str	r6, [r0, #0]
 8009b42:	60c6      	str	r6, [r0, #12]
 8009b44:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009b46:	68f3      	ldr	r3, [r6, #12]
 8009b48:	b183      	cbz	r3, 8009b6c <_Balloc+0x50>
 8009b4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b4c:	68db      	ldr	r3, [r3, #12]
 8009b4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009b52:	b9b8      	cbnz	r0, 8009b84 <_Balloc+0x68>
 8009b54:	2101      	movs	r1, #1
 8009b56:	fa01 f605 	lsl.w	r6, r1, r5
 8009b5a:	1d72      	adds	r2, r6, #5
 8009b5c:	0092      	lsls	r2, r2, #2
 8009b5e:	4620      	mov	r0, r4
 8009b60:	f000 fb60 	bl	800a224 <_calloc_r>
 8009b64:	b160      	cbz	r0, 8009b80 <_Balloc+0x64>
 8009b66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009b6a:	e00e      	b.n	8009b8a <_Balloc+0x6e>
 8009b6c:	2221      	movs	r2, #33	; 0x21
 8009b6e:	2104      	movs	r1, #4
 8009b70:	4620      	mov	r0, r4
 8009b72:	f000 fb57 	bl	800a224 <_calloc_r>
 8009b76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b78:	60f0      	str	r0, [r6, #12]
 8009b7a:	68db      	ldr	r3, [r3, #12]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d1e4      	bne.n	8009b4a <_Balloc+0x2e>
 8009b80:	2000      	movs	r0, #0
 8009b82:	bd70      	pop	{r4, r5, r6, pc}
 8009b84:	6802      	ldr	r2, [r0, #0]
 8009b86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b90:	e7f7      	b.n	8009b82 <_Balloc+0x66>
 8009b92:	bf00      	nop
 8009b94:	0800af81 	.word	0x0800af81
 8009b98:	0800b004 	.word	0x0800b004

08009b9c <_Bfree>:
 8009b9c:	b570      	push	{r4, r5, r6, lr}
 8009b9e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009ba0:	4605      	mov	r5, r0
 8009ba2:	460c      	mov	r4, r1
 8009ba4:	b976      	cbnz	r6, 8009bc4 <_Bfree+0x28>
 8009ba6:	2010      	movs	r0, #16
 8009ba8:	f7ff ffa4 	bl	8009af4 <malloc>
 8009bac:	4602      	mov	r2, r0
 8009bae:	6268      	str	r0, [r5, #36]	; 0x24
 8009bb0:	b920      	cbnz	r0, 8009bbc <_Bfree+0x20>
 8009bb2:	4b09      	ldr	r3, [pc, #36]	; (8009bd8 <_Bfree+0x3c>)
 8009bb4:	4809      	ldr	r0, [pc, #36]	; (8009bdc <_Bfree+0x40>)
 8009bb6:	218a      	movs	r1, #138	; 0x8a
 8009bb8:	f000 fd04 	bl	800a5c4 <__assert_func>
 8009bbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009bc0:	6006      	str	r6, [r0, #0]
 8009bc2:	60c6      	str	r6, [r0, #12]
 8009bc4:	b13c      	cbz	r4, 8009bd6 <_Bfree+0x3a>
 8009bc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009bc8:	6862      	ldr	r2, [r4, #4]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009bd0:	6021      	str	r1, [r4, #0]
 8009bd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009bd6:	bd70      	pop	{r4, r5, r6, pc}
 8009bd8:	0800af81 	.word	0x0800af81
 8009bdc:	0800b004 	.word	0x0800b004

08009be0 <__multadd>:
 8009be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009be4:	690d      	ldr	r5, [r1, #16]
 8009be6:	4607      	mov	r7, r0
 8009be8:	460c      	mov	r4, r1
 8009bea:	461e      	mov	r6, r3
 8009bec:	f101 0c14 	add.w	ip, r1, #20
 8009bf0:	2000      	movs	r0, #0
 8009bf2:	f8dc 3000 	ldr.w	r3, [ip]
 8009bf6:	b299      	uxth	r1, r3
 8009bf8:	fb02 6101 	mla	r1, r2, r1, r6
 8009bfc:	0c1e      	lsrs	r6, r3, #16
 8009bfe:	0c0b      	lsrs	r3, r1, #16
 8009c00:	fb02 3306 	mla	r3, r2, r6, r3
 8009c04:	b289      	uxth	r1, r1
 8009c06:	3001      	adds	r0, #1
 8009c08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009c0c:	4285      	cmp	r5, r0
 8009c0e:	f84c 1b04 	str.w	r1, [ip], #4
 8009c12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009c16:	dcec      	bgt.n	8009bf2 <__multadd+0x12>
 8009c18:	b30e      	cbz	r6, 8009c5e <__multadd+0x7e>
 8009c1a:	68a3      	ldr	r3, [r4, #8]
 8009c1c:	42ab      	cmp	r3, r5
 8009c1e:	dc19      	bgt.n	8009c54 <__multadd+0x74>
 8009c20:	6861      	ldr	r1, [r4, #4]
 8009c22:	4638      	mov	r0, r7
 8009c24:	3101      	adds	r1, #1
 8009c26:	f7ff ff79 	bl	8009b1c <_Balloc>
 8009c2a:	4680      	mov	r8, r0
 8009c2c:	b928      	cbnz	r0, 8009c3a <__multadd+0x5a>
 8009c2e:	4602      	mov	r2, r0
 8009c30:	4b0c      	ldr	r3, [pc, #48]	; (8009c64 <__multadd+0x84>)
 8009c32:	480d      	ldr	r0, [pc, #52]	; (8009c68 <__multadd+0x88>)
 8009c34:	21b5      	movs	r1, #181	; 0xb5
 8009c36:	f000 fcc5 	bl	800a5c4 <__assert_func>
 8009c3a:	6922      	ldr	r2, [r4, #16]
 8009c3c:	3202      	adds	r2, #2
 8009c3e:	f104 010c 	add.w	r1, r4, #12
 8009c42:	0092      	lsls	r2, r2, #2
 8009c44:	300c      	adds	r0, #12
 8009c46:	f7fe f9ec 	bl	8008022 <memcpy>
 8009c4a:	4621      	mov	r1, r4
 8009c4c:	4638      	mov	r0, r7
 8009c4e:	f7ff ffa5 	bl	8009b9c <_Bfree>
 8009c52:	4644      	mov	r4, r8
 8009c54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009c58:	3501      	adds	r5, #1
 8009c5a:	615e      	str	r6, [r3, #20]
 8009c5c:	6125      	str	r5, [r4, #16]
 8009c5e:	4620      	mov	r0, r4
 8009c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c64:	0800aff3 	.word	0x0800aff3
 8009c68:	0800b004 	.word	0x0800b004

08009c6c <__hi0bits>:
 8009c6c:	0c03      	lsrs	r3, r0, #16
 8009c6e:	041b      	lsls	r3, r3, #16
 8009c70:	b9d3      	cbnz	r3, 8009ca8 <__hi0bits+0x3c>
 8009c72:	0400      	lsls	r0, r0, #16
 8009c74:	2310      	movs	r3, #16
 8009c76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009c7a:	bf04      	itt	eq
 8009c7c:	0200      	lsleq	r0, r0, #8
 8009c7e:	3308      	addeq	r3, #8
 8009c80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009c84:	bf04      	itt	eq
 8009c86:	0100      	lsleq	r0, r0, #4
 8009c88:	3304      	addeq	r3, #4
 8009c8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009c8e:	bf04      	itt	eq
 8009c90:	0080      	lsleq	r0, r0, #2
 8009c92:	3302      	addeq	r3, #2
 8009c94:	2800      	cmp	r0, #0
 8009c96:	db05      	blt.n	8009ca4 <__hi0bits+0x38>
 8009c98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009c9c:	f103 0301 	add.w	r3, r3, #1
 8009ca0:	bf08      	it	eq
 8009ca2:	2320      	moveq	r3, #32
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	4770      	bx	lr
 8009ca8:	2300      	movs	r3, #0
 8009caa:	e7e4      	b.n	8009c76 <__hi0bits+0xa>

08009cac <__lo0bits>:
 8009cac:	6803      	ldr	r3, [r0, #0]
 8009cae:	f013 0207 	ands.w	r2, r3, #7
 8009cb2:	4601      	mov	r1, r0
 8009cb4:	d00b      	beq.n	8009cce <__lo0bits+0x22>
 8009cb6:	07da      	lsls	r2, r3, #31
 8009cb8:	d423      	bmi.n	8009d02 <__lo0bits+0x56>
 8009cba:	0798      	lsls	r0, r3, #30
 8009cbc:	bf49      	itett	mi
 8009cbe:	085b      	lsrmi	r3, r3, #1
 8009cc0:	089b      	lsrpl	r3, r3, #2
 8009cc2:	2001      	movmi	r0, #1
 8009cc4:	600b      	strmi	r3, [r1, #0]
 8009cc6:	bf5c      	itt	pl
 8009cc8:	600b      	strpl	r3, [r1, #0]
 8009cca:	2002      	movpl	r0, #2
 8009ccc:	4770      	bx	lr
 8009cce:	b298      	uxth	r0, r3
 8009cd0:	b9a8      	cbnz	r0, 8009cfe <__lo0bits+0x52>
 8009cd2:	0c1b      	lsrs	r3, r3, #16
 8009cd4:	2010      	movs	r0, #16
 8009cd6:	b2da      	uxtb	r2, r3
 8009cd8:	b90a      	cbnz	r2, 8009cde <__lo0bits+0x32>
 8009cda:	3008      	adds	r0, #8
 8009cdc:	0a1b      	lsrs	r3, r3, #8
 8009cde:	071a      	lsls	r2, r3, #28
 8009ce0:	bf04      	itt	eq
 8009ce2:	091b      	lsreq	r3, r3, #4
 8009ce4:	3004      	addeq	r0, #4
 8009ce6:	079a      	lsls	r2, r3, #30
 8009ce8:	bf04      	itt	eq
 8009cea:	089b      	lsreq	r3, r3, #2
 8009cec:	3002      	addeq	r0, #2
 8009cee:	07da      	lsls	r2, r3, #31
 8009cf0:	d403      	bmi.n	8009cfa <__lo0bits+0x4e>
 8009cf2:	085b      	lsrs	r3, r3, #1
 8009cf4:	f100 0001 	add.w	r0, r0, #1
 8009cf8:	d005      	beq.n	8009d06 <__lo0bits+0x5a>
 8009cfa:	600b      	str	r3, [r1, #0]
 8009cfc:	4770      	bx	lr
 8009cfe:	4610      	mov	r0, r2
 8009d00:	e7e9      	b.n	8009cd6 <__lo0bits+0x2a>
 8009d02:	2000      	movs	r0, #0
 8009d04:	4770      	bx	lr
 8009d06:	2020      	movs	r0, #32
 8009d08:	4770      	bx	lr
	...

08009d0c <__i2b>:
 8009d0c:	b510      	push	{r4, lr}
 8009d0e:	460c      	mov	r4, r1
 8009d10:	2101      	movs	r1, #1
 8009d12:	f7ff ff03 	bl	8009b1c <_Balloc>
 8009d16:	4602      	mov	r2, r0
 8009d18:	b928      	cbnz	r0, 8009d26 <__i2b+0x1a>
 8009d1a:	4b05      	ldr	r3, [pc, #20]	; (8009d30 <__i2b+0x24>)
 8009d1c:	4805      	ldr	r0, [pc, #20]	; (8009d34 <__i2b+0x28>)
 8009d1e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009d22:	f000 fc4f 	bl	800a5c4 <__assert_func>
 8009d26:	2301      	movs	r3, #1
 8009d28:	6144      	str	r4, [r0, #20]
 8009d2a:	6103      	str	r3, [r0, #16]
 8009d2c:	bd10      	pop	{r4, pc}
 8009d2e:	bf00      	nop
 8009d30:	0800aff3 	.word	0x0800aff3
 8009d34:	0800b004 	.word	0x0800b004

08009d38 <__multiply>:
 8009d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d3c:	4691      	mov	r9, r2
 8009d3e:	690a      	ldr	r2, [r1, #16]
 8009d40:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009d44:	429a      	cmp	r2, r3
 8009d46:	bfb8      	it	lt
 8009d48:	460b      	movlt	r3, r1
 8009d4a:	460c      	mov	r4, r1
 8009d4c:	bfbc      	itt	lt
 8009d4e:	464c      	movlt	r4, r9
 8009d50:	4699      	movlt	r9, r3
 8009d52:	6927      	ldr	r7, [r4, #16]
 8009d54:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009d58:	68a3      	ldr	r3, [r4, #8]
 8009d5a:	6861      	ldr	r1, [r4, #4]
 8009d5c:	eb07 060a 	add.w	r6, r7, sl
 8009d60:	42b3      	cmp	r3, r6
 8009d62:	b085      	sub	sp, #20
 8009d64:	bfb8      	it	lt
 8009d66:	3101      	addlt	r1, #1
 8009d68:	f7ff fed8 	bl	8009b1c <_Balloc>
 8009d6c:	b930      	cbnz	r0, 8009d7c <__multiply+0x44>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	4b44      	ldr	r3, [pc, #272]	; (8009e84 <__multiply+0x14c>)
 8009d72:	4845      	ldr	r0, [pc, #276]	; (8009e88 <__multiply+0x150>)
 8009d74:	f240 115d 	movw	r1, #349	; 0x15d
 8009d78:	f000 fc24 	bl	800a5c4 <__assert_func>
 8009d7c:	f100 0514 	add.w	r5, r0, #20
 8009d80:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009d84:	462b      	mov	r3, r5
 8009d86:	2200      	movs	r2, #0
 8009d88:	4543      	cmp	r3, r8
 8009d8a:	d321      	bcc.n	8009dd0 <__multiply+0x98>
 8009d8c:	f104 0314 	add.w	r3, r4, #20
 8009d90:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009d94:	f109 0314 	add.w	r3, r9, #20
 8009d98:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009d9c:	9202      	str	r2, [sp, #8]
 8009d9e:	1b3a      	subs	r2, r7, r4
 8009da0:	3a15      	subs	r2, #21
 8009da2:	f022 0203 	bic.w	r2, r2, #3
 8009da6:	3204      	adds	r2, #4
 8009da8:	f104 0115 	add.w	r1, r4, #21
 8009dac:	428f      	cmp	r7, r1
 8009dae:	bf38      	it	cc
 8009db0:	2204      	movcc	r2, #4
 8009db2:	9201      	str	r2, [sp, #4]
 8009db4:	9a02      	ldr	r2, [sp, #8]
 8009db6:	9303      	str	r3, [sp, #12]
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d80c      	bhi.n	8009dd6 <__multiply+0x9e>
 8009dbc:	2e00      	cmp	r6, #0
 8009dbe:	dd03      	ble.n	8009dc8 <__multiply+0x90>
 8009dc0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d05a      	beq.n	8009e7e <__multiply+0x146>
 8009dc8:	6106      	str	r6, [r0, #16]
 8009dca:	b005      	add	sp, #20
 8009dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dd0:	f843 2b04 	str.w	r2, [r3], #4
 8009dd4:	e7d8      	b.n	8009d88 <__multiply+0x50>
 8009dd6:	f8b3 a000 	ldrh.w	sl, [r3]
 8009dda:	f1ba 0f00 	cmp.w	sl, #0
 8009dde:	d024      	beq.n	8009e2a <__multiply+0xf2>
 8009de0:	f104 0e14 	add.w	lr, r4, #20
 8009de4:	46a9      	mov	r9, r5
 8009de6:	f04f 0c00 	mov.w	ip, #0
 8009dea:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009dee:	f8d9 1000 	ldr.w	r1, [r9]
 8009df2:	fa1f fb82 	uxth.w	fp, r2
 8009df6:	b289      	uxth	r1, r1
 8009df8:	fb0a 110b 	mla	r1, sl, fp, r1
 8009dfc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009e00:	f8d9 2000 	ldr.w	r2, [r9]
 8009e04:	4461      	add	r1, ip
 8009e06:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009e0a:	fb0a c20b 	mla	r2, sl, fp, ip
 8009e0e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009e12:	b289      	uxth	r1, r1
 8009e14:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009e18:	4577      	cmp	r7, lr
 8009e1a:	f849 1b04 	str.w	r1, [r9], #4
 8009e1e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009e22:	d8e2      	bhi.n	8009dea <__multiply+0xb2>
 8009e24:	9a01      	ldr	r2, [sp, #4]
 8009e26:	f845 c002 	str.w	ip, [r5, r2]
 8009e2a:	9a03      	ldr	r2, [sp, #12]
 8009e2c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009e30:	3304      	adds	r3, #4
 8009e32:	f1b9 0f00 	cmp.w	r9, #0
 8009e36:	d020      	beq.n	8009e7a <__multiply+0x142>
 8009e38:	6829      	ldr	r1, [r5, #0]
 8009e3a:	f104 0c14 	add.w	ip, r4, #20
 8009e3e:	46ae      	mov	lr, r5
 8009e40:	f04f 0a00 	mov.w	sl, #0
 8009e44:	f8bc b000 	ldrh.w	fp, [ip]
 8009e48:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009e4c:	fb09 220b 	mla	r2, r9, fp, r2
 8009e50:	4492      	add	sl, r2
 8009e52:	b289      	uxth	r1, r1
 8009e54:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009e58:	f84e 1b04 	str.w	r1, [lr], #4
 8009e5c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009e60:	f8be 1000 	ldrh.w	r1, [lr]
 8009e64:	0c12      	lsrs	r2, r2, #16
 8009e66:	fb09 1102 	mla	r1, r9, r2, r1
 8009e6a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009e6e:	4567      	cmp	r7, ip
 8009e70:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009e74:	d8e6      	bhi.n	8009e44 <__multiply+0x10c>
 8009e76:	9a01      	ldr	r2, [sp, #4]
 8009e78:	50a9      	str	r1, [r5, r2]
 8009e7a:	3504      	adds	r5, #4
 8009e7c:	e79a      	b.n	8009db4 <__multiply+0x7c>
 8009e7e:	3e01      	subs	r6, #1
 8009e80:	e79c      	b.n	8009dbc <__multiply+0x84>
 8009e82:	bf00      	nop
 8009e84:	0800aff3 	.word	0x0800aff3
 8009e88:	0800b004 	.word	0x0800b004

08009e8c <__pow5mult>:
 8009e8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e90:	4615      	mov	r5, r2
 8009e92:	f012 0203 	ands.w	r2, r2, #3
 8009e96:	4606      	mov	r6, r0
 8009e98:	460f      	mov	r7, r1
 8009e9a:	d007      	beq.n	8009eac <__pow5mult+0x20>
 8009e9c:	4c25      	ldr	r4, [pc, #148]	; (8009f34 <__pow5mult+0xa8>)
 8009e9e:	3a01      	subs	r2, #1
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009ea6:	f7ff fe9b 	bl	8009be0 <__multadd>
 8009eaa:	4607      	mov	r7, r0
 8009eac:	10ad      	asrs	r5, r5, #2
 8009eae:	d03d      	beq.n	8009f2c <__pow5mult+0xa0>
 8009eb0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009eb2:	b97c      	cbnz	r4, 8009ed4 <__pow5mult+0x48>
 8009eb4:	2010      	movs	r0, #16
 8009eb6:	f7ff fe1d 	bl	8009af4 <malloc>
 8009eba:	4602      	mov	r2, r0
 8009ebc:	6270      	str	r0, [r6, #36]	; 0x24
 8009ebe:	b928      	cbnz	r0, 8009ecc <__pow5mult+0x40>
 8009ec0:	4b1d      	ldr	r3, [pc, #116]	; (8009f38 <__pow5mult+0xac>)
 8009ec2:	481e      	ldr	r0, [pc, #120]	; (8009f3c <__pow5mult+0xb0>)
 8009ec4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009ec8:	f000 fb7c 	bl	800a5c4 <__assert_func>
 8009ecc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ed0:	6004      	str	r4, [r0, #0]
 8009ed2:	60c4      	str	r4, [r0, #12]
 8009ed4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009ed8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009edc:	b94c      	cbnz	r4, 8009ef2 <__pow5mult+0x66>
 8009ede:	f240 2171 	movw	r1, #625	; 0x271
 8009ee2:	4630      	mov	r0, r6
 8009ee4:	f7ff ff12 	bl	8009d0c <__i2b>
 8009ee8:	2300      	movs	r3, #0
 8009eea:	f8c8 0008 	str.w	r0, [r8, #8]
 8009eee:	4604      	mov	r4, r0
 8009ef0:	6003      	str	r3, [r0, #0]
 8009ef2:	f04f 0900 	mov.w	r9, #0
 8009ef6:	07eb      	lsls	r3, r5, #31
 8009ef8:	d50a      	bpl.n	8009f10 <__pow5mult+0x84>
 8009efa:	4639      	mov	r1, r7
 8009efc:	4622      	mov	r2, r4
 8009efe:	4630      	mov	r0, r6
 8009f00:	f7ff ff1a 	bl	8009d38 <__multiply>
 8009f04:	4639      	mov	r1, r7
 8009f06:	4680      	mov	r8, r0
 8009f08:	4630      	mov	r0, r6
 8009f0a:	f7ff fe47 	bl	8009b9c <_Bfree>
 8009f0e:	4647      	mov	r7, r8
 8009f10:	106d      	asrs	r5, r5, #1
 8009f12:	d00b      	beq.n	8009f2c <__pow5mult+0xa0>
 8009f14:	6820      	ldr	r0, [r4, #0]
 8009f16:	b938      	cbnz	r0, 8009f28 <__pow5mult+0x9c>
 8009f18:	4622      	mov	r2, r4
 8009f1a:	4621      	mov	r1, r4
 8009f1c:	4630      	mov	r0, r6
 8009f1e:	f7ff ff0b 	bl	8009d38 <__multiply>
 8009f22:	6020      	str	r0, [r4, #0]
 8009f24:	f8c0 9000 	str.w	r9, [r0]
 8009f28:	4604      	mov	r4, r0
 8009f2a:	e7e4      	b.n	8009ef6 <__pow5mult+0x6a>
 8009f2c:	4638      	mov	r0, r7
 8009f2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f32:	bf00      	nop
 8009f34:	0800b150 	.word	0x0800b150
 8009f38:	0800af81 	.word	0x0800af81
 8009f3c:	0800b004 	.word	0x0800b004

08009f40 <__lshift>:
 8009f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f44:	460c      	mov	r4, r1
 8009f46:	6849      	ldr	r1, [r1, #4]
 8009f48:	6923      	ldr	r3, [r4, #16]
 8009f4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009f4e:	68a3      	ldr	r3, [r4, #8]
 8009f50:	4607      	mov	r7, r0
 8009f52:	4691      	mov	r9, r2
 8009f54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009f58:	f108 0601 	add.w	r6, r8, #1
 8009f5c:	42b3      	cmp	r3, r6
 8009f5e:	db0b      	blt.n	8009f78 <__lshift+0x38>
 8009f60:	4638      	mov	r0, r7
 8009f62:	f7ff fddb 	bl	8009b1c <_Balloc>
 8009f66:	4605      	mov	r5, r0
 8009f68:	b948      	cbnz	r0, 8009f7e <__lshift+0x3e>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	4b2a      	ldr	r3, [pc, #168]	; (800a018 <__lshift+0xd8>)
 8009f6e:	482b      	ldr	r0, [pc, #172]	; (800a01c <__lshift+0xdc>)
 8009f70:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009f74:	f000 fb26 	bl	800a5c4 <__assert_func>
 8009f78:	3101      	adds	r1, #1
 8009f7a:	005b      	lsls	r3, r3, #1
 8009f7c:	e7ee      	b.n	8009f5c <__lshift+0x1c>
 8009f7e:	2300      	movs	r3, #0
 8009f80:	f100 0114 	add.w	r1, r0, #20
 8009f84:	f100 0210 	add.w	r2, r0, #16
 8009f88:	4618      	mov	r0, r3
 8009f8a:	4553      	cmp	r3, sl
 8009f8c:	db37      	blt.n	8009ffe <__lshift+0xbe>
 8009f8e:	6920      	ldr	r0, [r4, #16]
 8009f90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009f94:	f104 0314 	add.w	r3, r4, #20
 8009f98:	f019 091f 	ands.w	r9, r9, #31
 8009f9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009fa0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009fa4:	d02f      	beq.n	800a006 <__lshift+0xc6>
 8009fa6:	f1c9 0e20 	rsb	lr, r9, #32
 8009faa:	468a      	mov	sl, r1
 8009fac:	f04f 0c00 	mov.w	ip, #0
 8009fb0:	681a      	ldr	r2, [r3, #0]
 8009fb2:	fa02 f209 	lsl.w	r2, r2, r9
 8009fb6:	ea42 020c 	orr.w	r2, r2, ip
 8009fba:	f84a 2b04 	str.w	r2, [sl], #4
 8009fbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fc2:	4298      	cmp	r0, r3
 8009fc4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009fc8:	d8f2      	bhi.n	8009fb0 <__lshift+0x70>
 8009fca:	1b03      	subs	r3, r0, r4
 8009fcc:	3b15      	subs	r3, #21
 8009fce:	f023 0303 	bic.w	r3, r3, #3
 8009fd2:	3304      	adds	r3, #4
 8009fd4:	f104 0215 	add.w	r2, r4, #21
 8009fd8:	4290      	cmp	r0, r2
 8009fda:	bf38      	it	cc
 8009fdc:	2304      	movcc	r3, #4
 8009fde:	f841 c003 	str.w	ip, [r1, r3]
 8009fe2:	f1bc 0f00 	cmp.w	ip, #0
 8009fe6:	d001      	beq.n	8009fec <__lshift+0xac>
 8009fe8:	f108 0602 	add.w	r6, r8, #2
 8009fec:	3e01      	subs	r6, #1
 8009fee:	4638      	mov	r0, r7
 8009ff0:	612e      	str	r6, [r5, #16]
 8009ff2:	4621      	mov	r1, r4
 8009ff4:	f7ff fdd2 	bl	8009b9c <_Bfree>
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ffe:	f842 0f04 	str.w	r0, [r2, #4]!
 800a002:	3301      	adds	r3, #1
 800a004:	e7c1      	b.n	8009f8a <__lshift+0x4a>
 800a006:	3904      	subs	r1, #4
 800a008:	f853 2b04 	ldr.w	r2, [r3], #4
 800a00c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a010:	4298      	cmp	r0, r3
 800a012:	d8f9      	bhi.n	800a008 <__lshift+0xc8>
 800a014:	e7ea      	b.n	8009fec <__lshift+0xac>
 800a016:	bf00      	nop
 800a018:	0800aff3 	.word	0x0800aff3
 800a01c:	0800b004 	.word	0x0800b004

0800a020 <__mcmp>:
 800a020:	b530      	push	{r4, r5, lr}
 800a022:	6902      	ldr	r2, [r0, #16]
 800a024:	690c      	ldr	r4, [r1, #16]
 800a026:	1b12      	subs	r2, r2, r4
 800a028:	d10e      	bne.n	800a048 <__mcmp+0x28>
 800a02a:	f100 0314 	add.w	r3, r0, #20
 800a02e:	3114      	adds	r1, #20
 800a030:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a034:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a038:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a03c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a040:	42a5      	cmp	r5, r4
 800a042:	d003      	beq.n	800a04c <__mcmp+0x2c>
 800a044:	d305      	bcc.n	800a052 <__mcmp+0x32>
 800a046:	2201      	movs	r2, #1
 800a048:	4610      	mov	r0, r2
 800a04a:	bd30      	pop	{r4, r5, pc}
 800a04c:	4283      	cmp	r3, r0
 800a04e:	d3f3      	bcc.n	800a038 <__mcmp+0x18>
 800a050:	e7fa      	b.n	800a048 <__mcmp+0x28>
 800a052:	f04f 32ff 	mov.w	r2, #4294967295
 800a056:	e7f7      	b.n	800a048 <__mcmp+0x28>

0800a058 <__mdiff>:
 800a058:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a05c:	460c      	mov	r4, r1
 800a05e:	4606      	mov	r6, r0
 800a060:	4611      	mov	r1, r2
 800a062:	4620      	mov	r0, r4
 800a064:	4690      	mov	r8, r2
 800a066:	f7ff ffdb 	bl	800a020 <__mcmp>
 800a06a:	1e05      	subs	r5, r0, #0
 800a06c:	d110      	bne.n	800a090 <__mdiff+0x38>
 800a06e:	4629      	mov	r1, r5
 800a070:	4630      	mov	r0, r6
 800a072:	f7ff fd53 	bl	8009b1c <_Balloc>
 800a076:	b930      	cbnz	r0, 800a086 <__mdiff+0x2e>
 800a078:	4b3a      	ldr	r3, [pc, #232]	; (800a164 <__mdiff+0x10c>)
 800a07a:	4602      	mov	r2, r0
 800a07c:	f240 2132 	movw	r1, #562	; 0x232
 800a080:	4839      	ldr	r0, [pc, #228]	; (800a168 <__mdiff+0x110>)
 800a082:	f000 fa9f 	bl	800a5c4 <__assert_func>
 800a086:	2301      	movs	r3, #1
 800a088:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a08c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a090:	bfa4      	itt	ge
 800a092:	4643      	movge	r3, r8
 800a094:	46a0      	movge	r8, r4
 800a096:	4630      	mov	r0, r6
 800a098:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a09c:	bfa6      	itte	ge
 800a09e:	461c      	movge	r4, r3
 800a0a0:	2500      	movge	r5, #0
 800a0a2:	2501      	movlt	r5, #1
 800a0a4:	f7ff fd3a 	bl	8009b1c <_Balloc>
 800a0a8:	b920      	cbnz	r0, 800a0b4 <__mdiff+0x5c>
 800a0aa:	4b2e      	ldr	r3, [pc, #184]	; (800a164 <__mdiff+0x10c>)
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a0b2:	e7e5      	b.n	800a080 <__mdiff+0x28>
 800a0b4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a0b8:	6926      	ldr	r6, [r4, #16]
 800a0ba:	60c5      	str	r5, [r0, #12]
 800a0bc:	f104 0914 	add.w	r9, r4, #20
 800a0c0:	f108 0514 	add.w	r5, r8, #20
 800a0c4:	f100 0e14 	add.w	lr, r0, #20
 800a0c8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a0cc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a0d0:	f108 0210 	add.w	r2, r8, #16
 800a0d4:	46f2      	mov	sl, lr
 800a0d6:	2100      	movs	r1, #0
 800a0d8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a0dc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a0e0:	fa1f f883 	uxth.w	r8, r3
 800a0e4:	fa11 f18b 	uxtah	r1, r1, fp
 800a0e8:	0c1b      	lsrs	r3, r3, #16
 800a0ea:	eba1 0808 	sub.w	r8, r1, r8
 800a0ee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a0f2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a0f6:	fa1f f888 	uxth.w	r8, r8
 800a0fa:	1419      	asrs	r1, r3, #16
 800a0fc:	454e      	cmp	r6, r9
 800a0fe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a102:	f84a 3b04 	str.w	r3, [sl], #4
 800a106:	d8e7      	bhi.n	800a0d8 <__mdiff+0x80>
 800a108:	1b33      	subs	r3, r6, r4
 800a10a:	3b15      	subs	r3, #21
 800a10c:	f023 0303 	bic.w	r3, r3, #3
 800a110:	3304      	adds	r3, #4
 800a112:	3415      	adds	r4, #21
 800a114:	42a6      	cmp	r6, r4
 800a116:	bf38      	it	cc
 800a118:	2304      	movcc	r3, #4
 800a11a:	441d      	add	r5, r3
 800a11c:	4473      	add	r3, lr
 800a11e:	469e      	mov	lr, r3
 800a120:	462e      	mov	r6, r5
 800a122:	4566      	cmp	r6, ip
 800a124:	d30e      	bcc.n	800a144 <__mdiff+0xec>
 800a126:	f10c 0203 	add.w	r2, ip, #3
 800a12a:	1b52      	subs	r2, r2, r5
 800a12c:	f022 0203 	bic.w	r2, r2, #3
 800a130:	3d03      	subs	r5, #3
 800a132:	45ac      	cmp	ip, r5
 800a134:	bf38      	it	cc
 800a136:	2200      	movcc	r2, #0
 800a138:	441a      	add	r2, r3
 800a13a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a13e:	b17b      	cbz	r3, 800a160 <__mdiff+0x108>
 800a140:	6107      	str	r7, [r0, #16]
 800a142:	e7a3      	b.n	800a08c <__mdiff+0x34>
 800a144:	f856 8b04 	ldr.w	r8, [r6], #4
 800a148:	fa11 f288 	uxtah	r2, r1, r8
 800a14c:	1414      	asrs	r4, r2, #16
 800a14e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a152:	b292      	uxth	r2, r2
 800a154:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a158:	f84e 2b04 	str.w	r2, [lr], #4
 800a15c:	1421      	asrs	r1, r4, #16
 800a15e:	e7e0      	b.n	800a122 <__mdiff+0xca>
 800a160:	3f01      	subs	r7, #1
 800a162:	e7ea      	b.n	800a13a <__mdiff+0xe2>
 800a164:	0800aff3 	.word	0x0800aff3
 800a168:	0800b004 	.word	0x0800b004

0800a16c <__d2b>:
 800a16c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a170:	4689      	mov	r9, r1
 800a172:	2101      	movs	r1, #1
 800a174:	ec57 6b10 	vmov	r6, r7, d0
 800a178:	4690      	mov	r8, r2
 800a17a:	f7ff fccf 	bl	8009b1c <_Balloc>
 800a17e:	4604      	mov	r4, r0
 800a180:	b930      	cbnz	r0, 800a190 <__d2b+0x24>
 800a182:	4602      	mov	r2, r0
 800a184:	4b25      	ldr	r3, [pc, #148]	; (800a21c <__d2b+0xb0>)
 800a186:	4826      	ldr	r0, [pc, #152]	; (800a220 <__d2b+0xb4>)
 800a188:	f240 310a 	movw	r1, #778	; 0x30a
 800a18c:	f000 fa1a 	bl	800a5c4 <__assert_func>
 800a190:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a194:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a198:	bb35      	cbnz	r5, 800a1e8 <__d2b+0x7c>
 800a19a:	2e00      	cmp	r6, #0
 800a19c:	9301      	str	r3, [sp, #4]
 800a19e:	d028      	beq.n	800a1f2 <__d2b+0x86>
 800a1a0:	4668      	mov	r0, sp
 800a1a2:	9600      	str	r6, [sp, #0]
 800a1a4:	f7ff fd82 	bl	8009cac <__lo0bits>
 800a1a8:	9900      	ldr	r1, [sp, #0]
 800a1aa:	b300      	cbz	r0, 800a1ee <__d2b+0x82>
 800a1ac:	9a01      	ldr	r2, [sp, #4]
 800a1ae:	f1c0 0320 	rsb	r3, r0, #32
 800a1b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a1b6:	430b      	orrs	r3, r1
 800a1b8:	40c2      	lsrs	r2, r0
 800a1ba:	6163      	str	r3, [r4, #20]
 800a1bc:	9201      	str	r2, [sp, #4]
 800a1be:	9b01      	ldr	r3, [sp, #4]
 800a1c0:	61a3      	str	r3, [r4, #24]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	bf14      	ite	ne
 800a1c6:	2202      	movne	r2, #2
 800a1c8:	2201      	moveq	r2, #1
 800a1ca:	6122      	str	r2, [r4, #16]
 800a1cc:	b1d5      	cbz	r5, 800a204 <__d2b+0x98>
 800a1ce:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a1d2:	4405      	add	r5, r0
 800a1d4:	f8c9 5000 	str.w	r5, [r9]
 800a1d8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a1dc:	f8c8 0000 	str.w	r0, [r8]
 800a1e0:	4620      	mov	r0, r4
 800a1e2:	b003      	add	sp, #12
 800a1e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a1e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a1ec:	e7d5      	b.n	800a19a <__d2b+0x2e>
 800a1ee:	6161      	str	r1, [r4, #20]
 800a1f0:	e7e5      	b.n	800a1be <__d2b+0x52>
 800a1f2:	a801      	add	r0, sp, #4
 800a1f4:	f7ff fd5a 	bl	8009cac <__lo0bits>
 800a1f8:	9b01      	ldr	r3, [sp, #4]
 800a1fa:	6163      	str	r3, [r4, #20]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	6122      	str	r2, [r4, #16]
 800a200:	3020      	adds	r0, #32
 800a202:	e7e3      	b.n	800a1cc <__d2b+0x60>
 800a204:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a208:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a20c:	f8c9 0000 	str.w	r0, [r9]
 800a210:	6918      	ldr	r0, [r3, #16]
 800a212:	f7ff fd2b 	bl	8009c6c <__hi0bits>
 800a216:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a21a:	e7df      	b.n	800a1dc <__d2b+0x70>
 800a21c:	0800aff3 	.word	0x0800aff3
 800a220:	0800b004 	.word	0x0800b004

0800a224 <_calloc_r>:
 800a224:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a226:	fba1 2402 	umull	r2, r4, r1, r2
 800a22a:	b94c      	cbnz	r4, 800a240 <_calloc_r+0x1c>
 800a22c:	4611      	mov	r1, r2
 800a22e:	9201      	str	r2, [sp, #4]
 800a230:	f7fd ff2e 	bl	8008090 <_malloc_r>
 800a234:	9a01      	ldr	r2, [sp, #4]
 800a236:	4605      	mov	r5, r0
 800a238:	b930      	cbnz	r0, 800a248 <_calloc_r+0x24>
 800a23a:	4628      	mov	r0, r5
 800a23c:	b003      	add	sp, #12
 800a23e:	bd30      	pop	{r4, r5, pc}
 800a240:	220c      	movs	r2, #12
 800a242:	6002      	str	r2, [r0, #0]
 800a244:	2500      	movs	r5, #0
 800a246:	e7f8      	b.n	800a23a <_calloc_r+0x16>
 800a248:	4621      	mov	r1, r4
 800a24a:	f7fd fef8 	bl	800803e <memset>
 800a24e:	e7f4      	b.n	800a23a <_calloc_r+0x16>

0800a250 <_free_r>:
 800a250:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a252:	2900      	cmp	r1, #0
 800a254:	d044      	beq.n	800a2e0 <_free_r+0x90>
 800a256:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a25a:	9001      	str	r0, [sp, #4]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	f1a1 0404 	sub.w	r4, r1, #4
 800a262:	bfb8      	it	lt
 800a264:	18e4      	addlt	r4, r4, r3
 800a266:	f7ff fc4d 	bl	8009b04 <__malloc_lock>
 800a26a:	4a1e      	ldr	r2, [pc, #120]	; (800a2e4 <_free_r+0x94>)
 800a26c:	9801      	ldr	r0, [sp, #4]
 800a26e:	6813      	ldr	r3, [r2, #0]
 800a270:	b933      	cbnz	r3, 800a280 <_free_r+0x30>
 800a272:	6063      	str	r3, [r4, #4]
 800a274:	6014      	str	r4, [r2, #0]
 800a276:	b003      	add	sp, #12
 800a278:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a27c:	f7ff bc48 	b.w	8009b10 <__malloc_unlock>
 800a280:	42a3      	cmp	r3, r4
 800a282:	d908      	bls.n	800a296 <_free_r+0x46>
 800a284:	6825      	ldr	r5, [r4, #0]
 800a286:	1961      	adds	r1, r4, r5
 800a288:	428b      	cmp	r3, r1
 800a28a:	bf01      	itttt	eq
 800a28c:	6819      	ldreq	r1, [r3, #0]
 800a28e:	685b      	ldreq	r3, [r3, #4]
 800a290:	1949      	addeq	r1, r1, r5
 800a292:	6021      	streq	r1, [r4, #0]
 800a294:	e7ed      	b.n	800a272 <_free_r+0x22>
 800a296:	461a      	mov	r2, r3
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	b10b      	cbz	r3, 800a2a0 <_free_r+0x50>
 800a29c:	42a3      	cmp	r3, r4
 800a29e:	d9fa      	bls.n	800a296 <_free_r+0x46>
 800a2a0:	6811      	ldr	r1, [r2, #0]
 800a2a2:	1855      	adds	r5, r2, r1
 800a2a4:	42a5      	cmp	r5, r4
 800a2a6:	d10b      	bne.n	800a2c0 <_free_r+0x70>
 800a2a8:	6824      	ldr	r4, [r4, #0]
 800a2aa:	4421      	add	r1, r4
 800a2ac:	1854      	adds	r4, r2, r1
 800a2ae:	42a3      	cmp	r3, r4
 800a2b0:	6011      	str	r1, [r2, #0]
 800a2b2:	d1e0      	bne.n	800a276 <_free_r+0x26>
 800a2b4:	681c      	ldr	r4, [r3, #0]
 800a2b6:	685b      	ldr	r3, [r3, #4]
 800a2b8:	6053      	str	r3, [r2, #4]
 800a2ba:	4421      	add	r1, r4
 800a2bc:	6011      	str	r1, [r2, #0]
 800a2be:	e7da      	b.n	800a276 <_free_r+0x26>
 800a2c0:	d902      	bls.n	800a2c8 <_free_r+0x78>
 800a2c2:	230c      	movs	r3, #12
 800a2c4:	6003      	str	r3, [r0, #0]
 800a2c6:	e7d6      	b.n	800a276 <_free_r+0x26>
 800a2c8:	6825      	ldr	r5, [r4, #0]
 800a2ca:	1961      	adds	r1, r4, r5
 800a2cc:	428b      	cmp	r3, r1
 800a2ce:	bf04      	itt	eq
 800a2d0:	6819      	ldreq	r1, [r3, #0]
 800a2d2:	685b      	ldreq	r3, [r3, #4]
 800a2d4:	6063      	str	r3, [r4, #4]
 800a2d6:	bf04      	itt	eq
 800a2d8:	1949      	addeq	r1, r1, r5
 800a2da:	6021      	streq	r1, [r4, #0]
 800a2dc:	6054      	str	r4, [r2, #4]
 800a2de:	e7ca      	b.n	800a276 <_free_r+0x26>
 800a2e0:	b003      	add	sp, #12
 800a2e2:	bd30      	pop	{r4, r5, pc}
 800a2e4:	20001bc4 	.word	0x20001bc4

0800a2e8 <__ssputs_r>:
 800a2e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2ec:	688e      	ldr	r6, [r1, #8]
 800a2ee:	429e      	cmp	r6, r3
 800a2f0:	4682      	mov	sl, r0
 800a2f2:	460c      	mov	r4, r1
 800a2f4:	4690      	mov	r8, r2
 800a2f6:	461f      	mov	r7, r3
 800a2f8:	d838      	bhi.n	800a36c <__ssputs_r+0x84>
 800a2fa:	898a      	ldrh	r2, [r1, #12]
 800a2fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a300:	d032      	beq.n	800a368 <__ssputs_r+0x80>
 800a302:	6825      	ldr	r5, [r4, #0]
 800a304:	6909      	ldr	r1, [r1, #16]
 800a306:	eba5 0901 	sub.w	r9, r5, r1
 800a30a:	6965      	ldr	r5, [r4, #20]
 800a30c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a310:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a314:	3301      	adds	r3, #1
 800a316:	444b      	add	r3, r9
 800a318:	106d      	asrs	r5, r5, #1
 800a31a:	429d      	cmp	r5, r3
 800a31c:	bf38      	it	cc
 800a31e:	461d      	movcc	r5, r3
 800a320:	0553      	lsls	r3, r2, #21
 800a322:	d531      	bpl.n	800a388 <__ssputs_r+0xa0>
 800a324:	4629      	mov	r1, r5
 800a326:	f7fd feb3 	bl	8008090 <_malloc_r>
 800a32a:	4606      	mov	r6, r0
 800a32c:	b950      	cbnz	r0, 800a344 <__ssputs_r+0x5c>
 800a32e:	230c      	movs	r3, #12
 800a330:	f8ca 3000 	str.w	r3, [sl]
 800a334:	89a3      	ldrh	r3, [r4, #12]
 800a336:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a33a:	81a3      	strh	r3, [r4, #12]
 800a33c:	f04f 30ff 	mov.w	r0, #4294967295
 800a340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a344:	6921      	ldr	r1, [r4, #16]
 800a346:	464a      	mov	r2, r9
 800a348:	f7fd fe6b 	bl	8008022 <memcpy>
 800a34c:	89a3      	ldrh	r3, [r4, #12]
 800a34e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a352:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a356:	81a3      	strh	r3, [r4, #12]
 800a358:	6126      	str	r6, [r4, #16]
 800a35a:	6165      	str	r5, [r4, #20]
 800a35c:	444e      	add	r6, r9
 800a35e:	eba5 0509 	sub.w	r5, r5, r9
 800a362:	6026      	str	r6, [r4, #0]
 800a364:	60a5      	str	r5, [r4, #8]
 800a366:	463e      	mov	r6, r7
 800a368:	42be      	cmp	r6, r7
 800a36a:	d900      	bls.n	800a36e <__ssputs_r+0x86>
 800a36c:	463e      	mov	r6, r7
 800a36e:	6820      	ldr	r0, [r4, #0]
 800a370:	4632      	mov	r2, r6
 800a372:	4641      	mov	r1, r8
 800a374:	f000 f968 	bl	800a648 <memmove>
 800a378:	68a3      	ldr	r3, [r4, #8]
 800a37a:	1b9b      	subs	r3, r3, r6
 800a37c:	60a3      	str	r3, [r4, #8]
 800a37e:	6823      	ldr	r3, [r4, #0]
 800a380:	4433      	add	r3, r6
 800a382:	6023      	str	r3, [r4, #0]
 800a384:	2000      	movs	r0, #0
 800a386:	e7db      	b.n	800a340 <__ssputs_r+0x58>
 800a388:	462a      	mov	r2, r5
 800a38a:	f000 f977 	bl	800a67c <_realloc_r>
 800a38e:	4606      	mov	r6, r0
 800a390:	2800      	cmp	r0, #0
 800a392:	d1e1      	bne.n	800a358 <__ssputs_r+0x70>
 800a394:	6921      	ldr	r1, [r4, #16]
 800a396:	4650      	mov	r0, sl
 800a398:	f7ff ff5a 	bl	800a250 <_free_r>
 800a39c:	e7c7      	b.n	800a32e <__ssputs_r+0x46>
	...

0800a3a0 <_svfiprintf_r>:
 800a3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3a4:	4698      	mov	r8, r3
 800a3a6:	898b      	ldrh	r3, [r1, #12]
 800a3a8:	061b      	lsls	r3, r3, #24
 800a3aa:	b09d      	sub	sp, #116	; 0x74
 800a3ac:	4607      	mov	r7, r0
 800a3ae:	460d      	mov	r5, r1
 800a3b0:	4614      	mov	r4, r2
 800a3b2:	d50e      	bpl.n	800a3d2 <_svfiprintf_r+0x32>
 800a3b4:	690b      	ldr	r3, [r1, #16]
 800a3b6:	b963      	cbnz	r3, 800a3d2 <_svfiprintf_r+0x32>
 800a3b8:	2140      	movs	r1, #64	; 0x40
 800a3ba:	f7fd fe69 	bl	8008090 <_malloc_r>
 800a3be:	6028      	str	r0, [r5, #0]
 800a3c0:	6128      	str	r0, [r5, #16]
 800a3c2:	b920      	cbnz	r0, 800a3ce <_svfiprintf_r+0x2e>
 800a3c4:	230c      	movs	r3, #12
 800a3c6:	603b      	str	r3, [r7, #0]
 800a3c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3cc:	e0d1      	b.n	800a572 <_svfiprintf_r+0x1d2>
 800a3ce:	2340      	movs	r3, #64	; 0x40
 800a3d0:	616b      	str	r3, [r5, #20]
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	9309      	str	r3, [sp, #36]	; 0x24
 800a3d6:	2320      	movs	r3, #32
 800a3d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a3dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a3e0:	2330      	movs	r3, #48	; 0x30
 800a3e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a58c <_svfiprintf_r+0x1ec>
 800a3e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a3ea:	f04f 0901 	mov.w	r9, #1
 800a3ee:	4623      	mov	r3, r4
 800a3f0:	469a      	mov	sl, r3
 800a3f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3f6:	b10a      	cbz	r2, 800a3fc <_svfiprintf_r+0x5c>
 800a3f8:	2a25      	cmp	r2, #37	; 0x25
 800a3fa:	d1f9      	bne.n	800a3f0 <_svfiprintf_r+0x50>
 800a3fc:	ebba 0b04 	subs.w	fp, sl, r4
 800a400:	d00b      	beq.n	800a41a <_svfiprintf_r+0x7a>
 800a402:	465b      	mov	r3, fp
 800a404:	4622      	mov	r2, r4
 800a406:	4629      	mov	r1, r5
 800a408:	4638      	mov	r0, r7
 800a40a:	f7ff ff6d 	bl	800a2e8 <__ssputs_r>
 800a40e:	3001      	adds	r0, #1
 800a410:	f000 80aa 	beq.w	800a568 <_svfiprintf_r+0x1c8>
 800a414:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a416:	445a      	add	r2, fp
 800a418:	9209      	str	r2, [sp, #36]	; 0x24
 800a41a:	f89a 3000 	ldrb.w	r3, [sl]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	f000 80a2 	beq.w	800a568 <_svfiprintf_r+0x1c8>
 800a424:	2300      	movs	r3, #0
 800a426:	f04f 32ff 	mov.w	r2, #4294967295
 800a42a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a42e:	f10a 0a01 	add.w	sl, sl, #1
 800a432:	9304      	str	r3, [sp, #16]
 800a434:	9307      	str	r3, [sp, #28]
 800a436:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a43a:	931a      	str	r3, [sp, #104]	; 0x68
 800a43c:	4654      	mov	r4, sl
 800a43e:	2205      	movs	r2, #5
 800a440:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a444:	4851      	ldr	r0, [pc, #324]	; (800a58c <_svfiprintf_r+0x1ec>)
 800a446:	f7f5 fecb 	bl	80001e0 <memchr>
 800a44a:	9a04      	ldr	r2, [sp, #16]
 800a44c:	b9d8      	cbnz	r0, 800a486 <_svfiprintf_r+0xe6>
 800a44e:	06d0      	lsls	r0, r2, #27
 800a450:	bf44      	itt	mi
 800a452:	2320      	movmi	r3, #32
 800a454:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a458:	0711      	lsls	r1, r2, #28
 800a45a:	bf44      	itt	mi
 800a45c:	232b      	movmi	r3, #43	; 0x2b
 800a45e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a462:	f89a 3000 	ldrb.w	r3, [sl]
 800a466:	2b2a      	cmp	r3, #42	; 0x2a
 800a468:	d015      	beq.n	800a496 <_svfiprintf_r+0xf6>
 800a46a:	9a07      	ldr	r2, [sp, #28]
 800a46c:	4654      	mov	r4, sl
 800a46e:	2000      	movs	r0, #0
 800a470:	f04f 0c0a 	mov.w	ip, #10
 800a474:	4621      	mov	r1, r4
 800a476:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a47a:	3b30      	subs	r3, #48	; 0x30
 800a47c:	2b09      	cmp	r3, #9
 800a47e:	d94e      	bls.n	800a51e <_svfiprintf_r+0x17e>
 800a480:	b1b0      	cbz	r0, 800a4b0 <_svfiprintf_r+0x110>
 800a482:	9207      	str	r2, [sp, #28]
 800a484:	e014      	b.n	800a4b0 <_svfiprintf_r+0x110>
 800a486:	eba0 0308 	sub.w	r3, r0, r8
 800a48a:	fa09 f303 	lsl.w	r3, r9, r3
 800a48e:	4313      	orrs	r3, r2
 800a490:	9304      	str	r3, [sp, #16]
 800a492:	46a2      	mov	sl, r4
 800a494:	e7d2      	b.n	800a43c <_svfiprintf_r+0x9c>
 800a496:	9b03      	ldr	r3, [sp, #12]
 800a498:	1d19      	adds	r1, r3, #4
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	9103      	str	r1, [sp, #12]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	bfbb      	ittet	lt
 800a4a2:	425b      	neglt	r3, r3
 800a4a4:	f042 0202 	orrlt.w	r2, r2, #2
 800a4a8:	9307      	strge	r3, [sp, #28]
 800a4aa:	9307      	strlt	r3, [sp, #28]
 800a4ac:	bfb8      	it	lt
 800a4ae:	9204      	strlt	r2, [sp, #16]
 800a4b0:	7823      	ldrb	r3, [r4, #0]
 800a4b2:	2b2e      	cmp	r3, #46	; 0x2e
 800a4b4:	d10c      	bne.n	800a4d0 <_svfiprintf_r+0x130>
 800a4b6:	7863      	ldrb	r3, [r4, #1]
 800a4b8:	2b2a      	cmp	r3, #42	; 0x2a
 800a4ba:	d135      	bne.n	800a528 <_svfiprintf_r+0x188>
 800a4bc:	9b03      	ldr	r3, [sp, #12]
 800a4be:	1d1a      	adds	r2, r3, #4
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	9203      	str	r2, [sp, #12]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	bfb8      	it	lt
 800a4c8:	f04f 33ff 	movlt.w	r3, #4294967295
 800a4cc:	3402      	adds	r4, #2
 800a4ce:	9305      	str	r3, [sp, #20]
 800a4d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a59c <_svfiprintf_r+0x1fc>
 800a4d4:	7821      	ldrb	r1, [r4, #0]
 800a4d6:	2203      	movs	r2, #3
 800a4d8:	4650      	mov	r0, sl
 800a4da:	f7f5 fe81 	bl	80001e0 <memchr>
 800a4de:	b140      	cbz	r0, 800a4f2 <_svfiprintf_r+0x152>
 800a4e0:	2340      	movs	r3, #64	; 0x40
 800a4e2:	eba0 000a 	sub.w	r0, r0, sl
 800a4e6:	fa03 f000 	lsl.w	r0, r3, r0
 800a4ea:	9b04      	ldr	r3, [sp, #16]
 800a4ec:	4303      	orrs	r3, r0
 800a4ee:	3401      	adds	r4, #1
 800a4f0:	9304      	str	r3, [sp, #16]
 800a4f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4f6:	4826      	ldr	r0, [pc, #152]	; (800a590 <_svfiprintf_r+0x1f0>)
 800a4f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a4fc:	2206      	movs	r2, #6
 800a4fe:	f7f5 fe6f 	bl	80001e0 <memchr>
 800a502:	2800      	cmp	r0, #0
 800a504:	d038      	beq.n	800a578 <_svfiprintf_r+0x1d8>
 800a506:	4b23      	ldr	r3, [pc, #140]	; (800a594 <_svfiprintf_r+0x1f4>)
 800a508:	bb1b      	cbnz	r3, 800a552 <_svfiprintf_r+0x1b2>
 800a50a:	9b03      	ldr	r3, [sp, #12]
 800a50c:	3307      	adds	r3, #7
 800a50e:	f023 0307 	bic.w	r3, r3, #7
 800a512:	3308      	adds	r3, #8
 800a514:	9303      	str	r3, [sp, #12]
 800a516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a518:	4433      	add	r3, r6
 800a51a:	9309      	str	r3, [sp, #36]	; 0x24
 800a51c:	e767      	b.n	800a3ee <_svfiprintf_r+0x4e>
 800a51e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a522:	460c      	mov	r4, r1
 800a524:	2001      	movs	r0, #1
 800a526:	e7a5      	b.n	800a474 <_svfiprintf_r+0xd4>
 800a528:	2300      	movs	r3, #0
 800a52a:	3401      	adds	r4, #1
 800a52c:	9305      	str	r3, [sp, #20]
 800a52e:	4619      	mov	r1, r3
 800a530:	f04f 0c0a 	mov.w	ip, #10
 800a534:	4620      	mov	r0, r4
 800a536:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a53a:	3a30      	subs	r2, #48	; 0x30
 800a53c:	2a09      	cmp	r2, #9
 800a53e:	d903      	bls.n	800a548 <_svfiprintf_r+0x1a8>
 800a540:	2b00      	cmp	r3, #0
 800a542:	d0c5      	beq.n	800a4d0 <_svfiprintf_r+0x130>
 800a544:	9105      	str	r1, [sp, #20]
 800a546:	e7c3      	b.n	800a4d0 <_svfiprintf_r+0x130>
 800a548:	fb0c 2101 	mla	r1, ip, r1, r2
 800a54c:	4604      	mov	r4, r0
 800a54e:	2301      	movs	r3, #1
 800a550:	e7f0      	b.n	800a534 <_svfiprintf_r+0x194>
 800a552:	ab03      	add	r3, sp, #12
 800a554:	9300      	str	r3, [sp, #0]
 800a556:	462a      	mov	r2, r5
 800a558:	4b0f      	ldr	r3, [pc, #60]	; (800a598 <_svfiprintf_r+0x1f8>)
 800a55a:	a904      	add	r1, sp, #16
 800a55c:	4638      	mov	r0, r7
 800a55e:	f7fd feab 	bl	80082b8 <_printf_float>
 800a562:	1c42      	adds	r2, r0, #1
 800a564:	4606      	mov	r6, r0
 800a566:	d1d6      	bne.n	800a516 <_svfiprintf_r+0x176>
 800a568:	89ab      	ldrh	r3, [r5, #12]
 800a56a:	065b      	lsls	r3, r3, #25
 800a56c:	f53f af2c 	bmi.w	800a3c8 <_svfiprintf_r+0x28>
 800a570:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a572:	b01d      	add	sp, #116	; 0x74
 800a574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a578:	ab03      	add	r3, sp, #12
 800a57a:	9300      	str	r3, [sp, #0]
 800a57c:	462a      	mov	r2, r5
 800a57e:	4b06      	ldr	r3, [pc, #24]	; (800a598 <_svfiprintf_r+0x1f8>)
 800a580:	a904      	add	r1, sp, #16
 800a582:	4638      	mov	r0, r7
 800a584:	f7fe f93c 	bl	8008800 <_printf_i>
 800a588:	e7eb      	b.n	800a562 <_svfiprintf_r+0x1c2>
 800a58a:	bf00      	nop
 800a58c:	0800b15c 	.word	0x0800b15c
 800a590:	0800b166 	.word	0x0800b166
 800a594:	080082b9 	.word	0x080082b9
 800a598:	0800a2e9 	.word	0x0800a2e9
 800a59c:	0800b162 	.word	0x0800b162

0800a5a0 <_read_r>:
 800a5a0:	b538      	push	{r3, r4, r5, lr}
 800a5a2:	4d07      	ldr	r5, [pc, #28]	; (800a5c0 <_read_r+0x20>)
 800a5a4:	4604      	mov	r4, r0
 800a5a6:	4608      	mov	r0, r1
 800a5a8:	4611      	mov	r1, r2
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	602a      	str	r2, [r5, #0]
 800a5ae:	461a      	mov	r2, r3
 800a5b0:	f7f6 ff1a 	bl	80013e8 <_read>
 800a5b4:	1c43      	adds	r3, r0, #1
 800a5b6:	d102      	bne.n	800a5be <_read_r+0x1e>
 800a5b8:	682b      	ldr	r3, [r5, #0]
 800a5ba:	b103      	cbz	r3, 800a5be <_read_r+0x1e>
 800a5bc:	6023      	str	r3, [r4, #0]
 800a5be:	bd38      	pop	{r3, r4, r5, pc}
 800a5c0:	20001bcc 	.word	0x20001bcc

0800a5c4 <__assert_func>:
 800a5c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a5c6:	4614      	mov	r4, r2
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	4b09      	ldr	r3, [pc, #36]	; (800a5f0 <__assert_func+0x2c>)
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	4605      	mov	r5, r0
 800a5d0:	68d8      	ldr	r0, [r3, #12]
 800a5d2:	b14c      	cbz	r4, 800a5e8 <__assert_func+0x24>
 800a5d4:	4b07      	ldr	r3, [pc, #28]	; (800a5f4 <__assert_func+0x30>)
 800a5d6:	9100      	str	r1, [sp, #0]
 800a5d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a5dc:	4906      	ldr	r1, [pc, #24]	; (800a5f8 <__assert_func+0x34>)
 800a5de:	462b      	mov	r3, r5
 800a5e0:	f000 f80e 	bl	800a600 <fiprintf>
 800a5e4:	f000 faa0 	bl	800ab28 <abort>
 800a5e8:	4b04      	ldr	r3, [pc, #16]	; (800a5fc <__assert_func+0x38>)
 800a5ea:	461c      	mov	r4, r3
 800a5ec:	e7f3      	b.n	800a5d6 <__assert_func+0x12>
 800a5ee:	bf00      	nop
 800a5f0:	20000010 	.word	0x20000010
 800a5f4:	0800b16d 	.word	0x0800b16d
 800a5f8:	0800b17a 	.word	0x0800b17a
 800a5fc:	0800b1a8 	.word	0x0800b1a8

0800a600 <fiprintf>:
 800a600:	b40e      	push	{r1, r2, r3}
 800a602:	b503      	push	{r0, r1, lr}
 800a604:	4601      	mov	r1, r0
 800a606:	ab03      	add	r3, sp, #12
 800a608:	4805      	ldr	r0, [pc, #20]	; (800a620 <fiprintf+0x20>)
 800a60a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a60e:	6800      	ldr	r0, [r0, #0]
 800a610:	9301      	str	r3, [sp, #4]
 800a612:	f000 f88b 	bl	800a72c <_vfiprintf_r>
 800a616:	b002      	add	sp, #8
 800a618:	f85d eb04 	ldr.w	lr, [sp], #4
 800a61c:	b003      	add	sp, #12
 800a61e:	4770      	bx	lr
 800a620:	20000010 	.word	0x20000010

0800a624 <__ascii_mbtowc>:
 800a624:	b082      	sub	sp, #8
 800a626:	b901      	cbnz	r1, 800a62a <__ascii_mbtowc+0x6>
 800a628:	a901      	add	r1, sp, #4
 800a62a:	b142      	cbz	r2, 800a63e <__ascii_mbtowc+0x1a>
 800a62c:	b14b      	cbz	r3, 800a642 <__ascii_mbtowc+0x1e>
 800a62e:	7813      	ldrb	r3, [r2, #0]
 800a630:	600b      	str	r3, [r1, #0]
 800a632:	7812      	ldrb	r2, [r2, #0]
 800a634:	1e10      	subs	r0, r2, #0
 800a636:	bf18      	it	ne
 800a638:	2001      	movne	r0, #1
 800a63a:	b002      	add	sp, #8
 800a63c:	4770      	bx	lr
 800a63e:	4610      	mov	r0, r2
 800a640:	e7fb      	b.n	800a63a <__ascii_mbtowc+0x16>
 800a642:	f06f 0001 	mvn.w	r0, #1
 800a646:	e7f8      	b.n	800a63a <__ascii_mbtowc+0x16>

0800a648 <memmove>:
 800a648:	4288      	cmp	r0, r1
 800a64a:	b510      	push	{r4, lr}
 800a64c:	eb01 0402 	add.w	r4, r1, r2
 800a650:	d902      	bls.n	800a658 <memmove+0x10>
 800a652:	4284      	cmp	r4, r0
 800a654:	4623      	mov	r3, r4
 800a656:	d807      	bhi.n	800a668 <memmove+0x20>
 800a658:	1e43      	subs	r3, r0, #1
 800a65a:	42a1      	cmp	r1, r4
 800a65c:	d008      	beq.n	800a670 <memmove+0x28>
 800a65e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a662:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a666:	e7f8      	b.n	800a65a <memmove+0x12>
 800a668:	4402      	add	r2, r0
 800a66a:	4601      	mov	r1, r0
 800a66c:	428a      	cmp	r2, r1
 800a66e:	d100      	bne.n	800a672 <memmove+0x2a>
 800a670:	bd10      	pop	{r4, pc}
 800a672:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a676:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a67a:	e7f7      	b.n	800a66c <memmove+0x24>

0800a67c <_realloc_r>:
 800a67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a680:	4680      	mov	r8, r0
 800a682:	4614      	mov	r4, r2
 800a684:	460e      	mov	r6, r1
 800a686:	b921      	cbnz	r1, 800a692 <_realloc_r+0x16>
 800a688:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a68c:	4611      	mov	r1, r2
 800a68e:	f7fd bcff 	b.w	8008090 <_malloc_r>
 800a692:	b92a      	cbnz	r2, 800a6a0 <_realloc_r+0x24>
 800a694:	f7ff fddc 	bl	800a250 <_free_r>
 800a698:	4625      	mov	r5, r4
 800a69a:	4628      	mov	r0, r5
 800a69c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6a0:	f000 faae 	bl	800ac00 <_malloc_usable_size_r>
 800a6a4:	4284      	cmp	r4, r0
 800a6a6:	4607      	mov	r7, r0
 800a6a8:	d802      	bhi.n	800a6b0 <_realloc_r+0x34>
 800a6aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a6ae:	d812      	bhi.n	800a6d6 <_realloc_r+0x5a>
 800a6b0:	4621      	mov	r1, r4
 800a6b2:	4640      	mov	r0, r8
 800a6b4:	f7fd fcec 	bl	8008090 <_malloc_r>
 800a6b8:	4605      	mov	r5, r0
 800a6ba:	2800      	cmp	r0, #0
 800a6bc:	d0ed      	beq.n	800a69a <_realloc_r+0x1e>
 800a6be:	42bc      	cmp	r4, r7
 800a6c0:	4622      	mov	r2, r4
 800a6c2:	4631      	mov	r1, r6
 800a6c4:	bf28      	it	cs
 800a6c6:	463a      	movcs	r2, r7
 800a6c8:	f7fd fcab 	bl	8008022 <memcpy>
 800a6cc:	4631      	mov	r1, r6
 800a6ce:	4640      	mov	r0, r8
 800a6d0:	f7ff fdbe 	bl	800a250 <_free_r>
 800a6d4:	e7e1      	b.n	800a69a <_realloc_r+0x1e>
 800a6d6:	4635      	mov	r5, r6
 800a6d8:	e7df      	b.n	800a69a <_realloc_r+0x1e>

0800a6da <__sfputc_r>:
 800a6da:	6893      	ldr	r3, [r2, #8]
 800a6dc:	3b01      	subs	r3, #1
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	b410      	push	{r4}
 800a6e2:	6093      	str	r3, [r2, #8]
 800a6e4:	da08      	bge.n	800a6f8 <__sfputc_r+0x1e>
 800a6e6:	6994      	ldr	r4, [r2, #24]
 800a6e8:	42a3      	cmp	r3, r4
 800a6ea:	db01      	blt.n	800a6f0 <__sfputc_r+0x16>
 800a6ec:	290a      	cmp	r1, #10
 800a6ee:	d103      	bne.n	800a6f8 <__sfputc_r+0x1e>
 800a6f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a6f4:	f000 b94a 	b.w	800a98c <__swbuf_r>
 800a6f8:	6813      	ldr	r3, [r2, #0]
 800a6fa:	1c58      	adds	r0, r3, #1
 800a6fc:	6010      	str	r0, [r2, #0]
 800a6fe:	7019      	strb	r1, [r3, #0]
 800a700:	4608      	mov	r0, r1
 800a702:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a706:	4770      	bx	lr

0800a708 <__sfputs_r>:
 800a708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a70a:	4606      	mov	r6, r0
 800a70c:	460f      	mov	r7, r1
 800a70e:	4614      	mov	r4, r2
 800a710:	18d5      	adds	r5, r2, r3
 800a712:	42ac      	cmp	r4, r5
 800a714:	d101      	bne.n	800a71a <__sfputs_r+0x12>
 800a716:	2000      	movs	r0, #0
 800a718:	e007      	b.n	800a72a <__sfputs_r+0x22>
 800a71a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a71e:	463a      	mov	r2, r7
 800a720:	4630      	mov	r0, r6
 800a722:	f7ff ffda 	bl	800a6da <__sfputc_r>
 800a726:	1c43      	adds	r3, r0, #1
 800a728:	d1f3      	bne.n	800a712 <__sfputs_r+0xa>
 800a72a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a72c <_vfiprintf_r>:
 800a72c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a730:	460d      	mov	r5, r1
 800a732:	b09d      	sub	sp, #116	; 0x74
 800a734:	4614      	mov	r4, r2
 800a736:	4698      	mov	r8, r3
 800a738:	4606      	mov	r6, r0
 800a73a:	b118      	cbz	r0, 800a744 <_vfiprintf_r+0x18>
 800a73c:	6983      	ldr	r3, [r0, #24]
 800a73e:	b90b      	cbnz	r3, 800a744 <_vfiprintf_r+0x18>
 800a740:	f7fd fb9a 	bl	8007e78 <__sinit>
 800a744:	4b89      	ldr	r3, [pc, #548]	; (800a96c <_vfiprintf_r+0x240>)
 800a746:	429d      	cmp	r5, r3
 800a748:	d11b      	bne.n	800a782 <_vfiprintf_r+0x56>
 800a74a:	6875      	ldr	r5, [r6, #4]
 800a74c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a74e:	07d9      	lsls	r1, r3, #31
 800a750:	d405      	bmi.n	800a75e <_vfiprintf_r+0x32>
 800a752:	89ab      	ldrh	r3, [r5, #12]
 800a754:	059a      	lsls	r2, r3, #22
 800a756:	d402      	bmi.n	800a75e <_vfiprintf_r+0x32>
 800a758:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a75a:	f7fd fc50 	bl	8007ffe <__retarget_lock_acquire_recursive>
 800a75e:	89ab      	ldrh	r3, [r5, #12]
 800a760:	071b      	lsls	r3, r3, #28
 800a762:	d501      	bpl.n	800a768 <_vfiprintf_r+0x3c>
 800a764:	692b      	ldr	r3, [r5, #16]
 800a766:	b9eb      	cbnz	r3, 800a7a4 <_vfiprintf_r+0x78>
 800a768:	4629      	mov	r1, r5
 800a76a:	4630      	mov	r0, r6
 800a76c:	f000 f96e 	bl	800aa4c <__swsetup_r>
 800a770:	b1c0      	cbz	r0, 800a7a4 <_vfiprintf_r+0x78>
 800a772:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a774:	07dc      	lsls	r4, r3, #31
 800a776:	d50e      	bpl.n	800a796 <_vfiprintf_r+0x6a>
 800a778:	f04f 30ff 	mov.w	r0, #4294967295
 800a77c:	b01d      	add	sp, #116	; 0x74
 800a77e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a782:	4b7b      	ldr	r3, [pc, #492]	; (800a970 <_vfiprintf_r+0x244>)
 800a784:	429d      	cmp	r5, r3
 800a786:	d101      	bne.n	800a78c <_vfiprintf_r+0x60>
 800a788:	68b5      	ldr	r5, [r6, #8]
 800a78a:	e7df      	b.n	800a74c <_vfiprintf_r+0x20>
 800a78c:	4b79      	ldr	r3, [pc, #484]	; (800a974 <_vfiprintf_r+0x248>)
 800a78e:	429d      	cmp	r5, r3
 800a790:	bf08      	it	eq
 800a792:	68f5      	ldreq	r5, [r6, #12]
 800a794:	e7da      	b.n	800a74c <_vfiprintf_r+0x20>
 800a796:	89ab      	ldrh	r3, [r5, #12]
 800a798:	0598      	lsls	r0, r3, #22
 800a79a:	d4ed      	bmi.n	800a778 <_vfiprintf_r+0x4c>
 800a79c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a79e:	f7fd fc2f 	bl	8008000 <__retarget_lock_release_recursive>
 800a7a2:	e7e9      	b.n	800a778 <_vfiprintf_r+0x4c>
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	9309      	str	r3, [sp, #36]	; 0x24
 800a7a8:	2320      	movs	r3, #32
 800a7aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a7ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7b2:	2330      	movs	r3, #48	; 0x30
 800a7b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a978 <_vfiprintf_r+0x24c>
 800a7b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a7bc:	f04f 0901 	mov.w	r9, #1
 800a7c0:	4623      	mov	r3, r4
 800a7c2:	469a      	mov	sl, r3
 800a7c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7c8:	b10a      	cbz	r2, 800a7ce <_vfiprintf_r+0xa2>
 800a7ca:	2a25      	cmp	r2, #37	; 0x25
 800a7cc:	d1f9      	bne.n	800a7c2 <_vfiprintf_r+0x96>
 800a7ce:	ebba 0b04 	subs.w	fp, sl, r4
 800a7d2:	d00b      	beq.n	800a7ec <_vfiprintf_r+0xc0>
 800a7d4:	465b      	mov	r3, fp
 800a7d6:	4622      	mov	r2, r4
 800a7d8:	4629      	mov	r1, r5
 800a7da:	4630      	mov	r0, r6
 800a7dc:	f7ff ff94 	bl	800a708 <__sfputs_r>
 800a7e0:	3001      	adds	r0, #1
 800a7e2:	f000 80aa 	beq.w	800a93a <_vfiprintf_r+0x20e>
 800a7e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7e8:	445a      	add	r2, fp
 800a7ea:	9209      	str	r2, [sp, #36]	; 0x24
 800a7ec:	f89a 3000 	ldrb.w	r3, [sl]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	f000 80a2 	beq.w	800a93a <_vfiprintf_r+0x20e>
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	f04f 32ff 	mov.w	r2, #4294967295
 800a7fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a800:	f10a 0a01 	add.w	sl, sl, #1
 800a804:	9304      	str	r3, [sp, #16]
 800a806:	9307      	str	r3, [sp, #28]
 800a808:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a80c:	931a      	str	r3, [sp, #104]	; 0x68
 800a80e:	4654      	mov	r4, sl
 800a810:	2205      	movs	r2, #5
 800a812:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a816:	4858      	ldr	r0, [pc, #352]	; (800a978 <_vfiprintf_r+0x24c>)
 800a818:	f7f5 fce2 	bl	80001e0 <memchr>
 800a81c:	9a04      	ldr	r2, [sp, #16]
 800a81e:	b9d8      	cbnz	r0, 800a858 <_vfiprintf_r+0x12c>
 800a820:	06d1      	lsls	r1, r2, #27
 800a822:	bf44      	itt	mi
 800a824:	2320      	movmi	r3, #32
 800a826:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a82a:	0713      	lsls	r3, r2, #28
 800a82c:	bf44      	itt	mi
 800a82e:	232b      	movmi	r3, #43	; 0x2b
 800a830:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a834:	f89a 3000 	ldrb.w	r3, [sl]
 800a838:	2b2a      	cmp	r3, #42	; 0x2a
 800a83a:	d015      	beq.n	800a868 <_vfiprintf_r+0x13c>
 800a83c:	9a07      	ldr	r2, [sp, #28]
 800a83e:	4654      	mov	r4, sl
 800a840:	2000      	movs	r0, #0
 800a842:	f04f 0c0a 	mov.w	ip, #10
 800a846:	4621      	mov	r1, r4
 800a848:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a84c:	3b30      	subs	r3, #48	; 0x30
 800a84e:	2b09      	cmp	r3, #9
 800a850:	d94e      	bls.n	800a8f0 <_vfiprintf_r+0x1c4>
 800a852:	b1b0      	cbz	r0, 800a882 <_vfiprintf_r+0x156>
 800a854:	9207      	str	r2, [sp, #28]
 800a856:	e014      	b.n	800a882 <_vfiprintf_r+0x156>
 800a858:	eba0 0308 	sub.w	r3, r0, r8
 800a85c:	fa09 f303 	lsl.w	r3, r9, r3
 800a860:	4313      	orrs	r3, r2
 800a862:	9304      	str	r3, [sp, #16]
 800a864:	46a2      	mov	sl, r4
 800a866:	e7d2      	b.n	800a80e <_vfiprintf_r+0xe2>
 800a868:	9b03      	ldr	r3, [sp, #12]
 800a86a:	1d19      	adds	r1, r3, #4
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	9103      	str	r1, [sp, #12]
 800a870:	2b00      	cmp	r3, #0
 800a872:	bfbb      	ittet	lt
 800a874:	425b      	neglt	r3, r3
 800a876:	f042 0202 	orrlt.w	r2, r2, #2
 800a87a:	9307      	strge	r3, [sp, #28]
 800a87c:	9307      	strlt	r3, [sp, #28]
 800a87e:	bfb8      	it	lt
 800a880:	9204      	strlt	r2, [sp, #16]
 800a882:	7823      	ldrb	r3, [r4, #0]
 800a884:	2b2e      	cmp	r3, #46	; 0x2e
 800a886:	d10c      	bne.n	800a8a2 <_vfiprintf_r+0x176>
 800a888:	7863      	ldrb	r3, [r4, #1]
 800a88a:	2b2a      	cmp	r3, #42	; 0x2a
 800a88c:	d135      	bne.n	800a8fa <_vfiprintf_r+0x1ce>
 800a88e:	9b03      	ldr	r3, [sp, #12]
 800a890:	1d1a      	adds	r2, r3, #4
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	9203      	str	r2, [sp, #12]
 800a896:	2b00      	cmp	r3, #0
 800a898:	bfb8      	it	lt
 800a89a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a89e:	3402      	adds	r4, #2
 800a8a0:	9305      	str	r3, [sp, #20]
 800a8a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a988 <_vfiprintf_r+0x25c>
 800a8a6:	7821      	ldrb	r1, [r4, #0]
 800a8a8:	2203      	movs	r2, #3
 800a8aa:	4650      	mov	r0, sl
 800a8ac:	f7f5 fc98 	bl	80001e0 <memchr>
 800a8b0:	b140      	cbz	r0, 800a8c4 <_vfiprintf_r+0x198>
 800a8b2:	2340      	movs	r3, #64	; 0x40
 800a8b4:	eba0 000a 	sub.w	r0, r0, sl
 800a8b8:	fa03 f000 	lsl.w	r0, r3, r0
 800a8bc:	9b04      	ldr	r3, [sp, #16]
 800a8be:	4303      	orrs	r3, r0
 800a8c0:	3401      	adds	r4, #1
 800a8c2:	9304      	str	r3, [sp, #16]
 800a8c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8c8:	482c      	ldr	r0, [pc, #176]	; (800a97c <_vfiprintf_r+0x250>)
 800a8ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a8ce:	2206      	movs	r2, #6
 800a8d0:	f7f5 fc86 	bl	80001e0 <memchr>
 800a8d4:	2800      	cmp	r0, #0
 800a8d6:	d03f      	beq.n	800a958 <_vfiprintf_r+0x22c>
 800a8d8:	4b29      	ldr	r3, [pc, #164]	; (800a980 <_vfiprintf_r+0x254>)
 800a8da:	bb1b      	cbnz	r3, 800a924 <_vfiprintf_r+0x1f8>
 800a8dc:	9b03      	ldr	r3, [sp, #12]
 800a8de:	3307      	adds	r3, #7
 800a8e0:	f023 0307 	bic.w	r3, r3, #7
 800a8e4:	3308      	adds	r3, #8
 800a8e6:	9303      	str	r3, [sp, #12]
 800a8e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8ea:	443b      	add	r3, r7
 800a8ec:	9309      	str	r3, [sp, #36]	; 0x24
 800a8ee:	e767      	b.n	800a7c0 <_vfiprintf_r+0x94>
 800a8f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a8f4:	460c      	mov	r4, r1
 800a8f6:	2001      	movs	r0, #1
 800a8f8:	e7a5      	b.n	800a846 <_vfiprintf_r+0x11a>
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	3401      	adds	r4, #1
 800a8fe:	9305      	str	r3, [sp, #20]
 800a900:	4619      	mov	r1, r3
 800a902:	f04f 0c0a 	mov.w	ip, #10
 800a906:	4620      	mov	r0, r4
 800a908:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a90c:	3a30      	subs	r2, #48	; 0x30
 800a90e:	2a09      	cmp	r2, #9
 800a910:	d903      	bls.n	800a91a <_vfiprintf_r+0x1ee>
 800a912:	2b00      	cmp	r3, #0
 800a914:	d0c5      	beq.n	800a8a2 <_vfiprintf_r+0x176>
 800a916:	9105      	str	r1, [sp, #20]
 800a918:	e7c3      	b.n	800a8a2 <_vfiprintf_r+0x176>
 800a91a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a91e:	4604      	mov	r4, r0
 800a920:	2301      	movs	r3, #1
 800a922:	e7f0      	b.n	800a906 <_vfiprintf_r+0x1da>
 800a924:	ab03      	add	r3, sp, #12
 800a926:	9300      	str	r3, [sp, #0]
 800a928:	462a      	mov	r2, r5
 800a92a:	4b16      	ldr	r3, [pc, #88]	; (800a984 <_vfiprintf_r+0x258>)
 800a92c:	a904      	add	r1, sp, #16
 800a92e:	4630      	mov	r0, r6
 800a930:	f7fd fcc2 	bl	80082b8 <_printf_float>
 800a934:	4607      	mov	r7, r0
 800a936:	1c78      	adds	r0, r7, #1
 800a938:	d1d6      	bne.n	800a8e8 <_vfiprintf_r+0x1bc>
 800a93a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a93c:	07d9      	lsls	r1, r3, #31
 800a93e:	d405      	bmi.n	800a94c <_vfiprintf_r+0x220>
 800a940:	89ab      	ldrh	r3, [r5, #12]
 800a942:	059a      	lsls	r2, r3, #22
 800a944:	d402      	bmi.n	800a94c <_vfiprintf_r+0x220>
 800a946:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a948:	f7fd fb5a 	bl	8008000 <__retarget_lock_release_recursive>
 800a94c:	89ab      	ldrh	r3, [r5, #12]
 800a94e:	065b      	lsls	r3, r3, #25
 800a950:	f53f af12 	bmi.w	800a778 <_vfiprintf_r+0x4c>
 800a954:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a956:	e711      	b.n	800a77c <_vfiprintf_r+0x50>
 800a958:	ab03      	add	r3, sp, #12
 800a95a:	9300      	str	r3, [sp, #0]
 800a95c:	462a      	mov	r2, r5
 800a95e:	4b09      	ldr	r3, [pc, #36]	; (800a984 <_vfiprintf_r+0x258>)
 800a960:	a904      	add	r1, sp, #16
 800a962:	4630      	mov	r0, r6
 800a964:	f7fd ff4c 	bl	8008800 <_printf_i>
 800a968:	e7e4      	b.n	800a934 <_vfiprintf_r+0x208>
 800a96a:	bf00      	nop
 800a96c:	0800aefc 	.word	0x0800aefc
 800a970:	0800af1c 	.word	0x0800af1c
 800a974:	0800aedc 	.word	0x0800aedc
 800a978:	0800b15c 	.word	0x0800b15c
 800a97c:	0800b166 	.word	0x0800b166
 800a980:	080082b9 	.word	0x080082b9
 800a984:	0800a709 	.word	0x0800a709
 800a988:	0800b162 	.word	0x0800b162

0800a98c <__swbuf_r>:
 800a98c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a98e:	460e      	mov	r6, r1
 800a990:	4614      	mov	r4, r2
 800a992:	4605      	mov	r5, r0
 800a994:	b118      	cbz	r0, 800a99e <__swbuf_r+0x12>
 800a996:	6983      	ldr	r3, [r0, #24]
 800a998:	b90b      	cbnz	r3, 800a99e <__swbuf_r+0x12>
 800a99a:	f7fd fa6d 	bl	8007e78 <__sinit>
 800a99e:	4b21      	ldr	r3, [pc, #132]	; (800aa24 <__swbuf_r+0x98>)
 800a9a0:	429c      	cmp	r4, r3
 800a9a2:	d12b      	bne.n	800a9fc <__swbuf_r+0x70>
 800a9a4:	686c      	ldr	r4, [r5, #4]
 800a9a6:	69a3      	ldr	r3, [r4, #24]
 800a9a8:	60a3      	str	r3, [r4, #8]
 800a9aa:	89a3      	ldrh	r3, [r4, #12]
 800a9ac:	071a      	lsls	r2, r3, #28
 800a9ae:	d52f      	bpl.n	800aa10 <__swbuf_r+0x84>
 800a9b0:	6923      	ldr	r3, [r4, #16]
 800a9b2:	b36b      	cbz	r3, 800aa10 <__swbuf_r+0x84>
 800a9b4:	6923      	ldr	r3, [r4, #16]
 800a9b6:	6820      	ldr	r0, [r4, #0]
 800a9b8:	1ac0      	subs	r0, r0, r3
 800a9ba:	6963      	ldr	r3, [r4, #20]
 800a9bc:	b2f6      	uxtb	r6, r6
 800a9be:	4283      	cmp	r3, r0
 800a9c0:	4637      	mov	r7, r6
 800a9c2:	dc04      	bgt.n	800a9ce <__swbuf_r+0x42>
 800a9c4:	4621      	mov	r1, r4
 800a9c6:	4628      	mov	r0, r5
 800a9c8:	f7ff f842 	bl	8009a50 <_fflush_r>
 800a9cc:	bb30      	cbnz	r0, 800aa1c <__swbuf_r+0x90>
 800a9ce:	68a3      	ldr	r3, [r4, #8]
 800a9d0:	3b01      	subs	r3, #1
 800a9d2:	60a3      	str	r3, [r4, #8]
 800a9d4:	6823      	ldr	r3, [r4, #0]
 800a9d6:	1c5a      	adds	r2, r3, #1
 800a9d8:	6022      	str	r2, [r4, #0]
 800a9da:	701e      	strb	r6, [r3, #0]
 800a9dc:	6963      	ldr	r3, [r4, #20]
 800a9de:	3001      	adds	r0, #1
 800a9e0:	4283      	cmp	r3, r0
 800a9e2:	d004      	beq.n	800a9ee <__swbuf_r+0x62>
 800a9e4:	89a3      	ldrh	r3, [r4, #12]
 800a9e6:	07db      	lsls	r3, r3, #31
 800a9e8:	d506      	bpl.n	800a9f8 <__swbuf_r+0x6c>
 800a9ea:	2e0a      	cmp	r6, #10
 800a9ec:	d104      	bne.n	800a9f8 <__swbuf_r+0x6c>
 800a9ee:	4621      	mov	r1, r4
 800a9f0:	4628      	mov	r0, r5
 800a9f2:	f7ff f82d 	bl	8009a50 <_fflush_r>
 800a9f6:	b988      	cbnz	r0, 800aa1c <__swbuf_r+0x90>
 800a9f8:	4638      	mov	r0, r7
 800a9fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9fc:	4b0a      	ldr	r3, [pc, #40]	; (800aa28 <__swbuf_r+0x9c>)
 800a9fe:	429c      	cmp	r4, r3
 800aa00:	d101      	bne.n	800aa06 <__swbuf_r+0x7a>
 800aa02:	68ac      	ldr	r4, [r5, #8]
 800aa04:	e7cf      	b.n	800a9a6 <__swbuf_r+0x1a>
 800aa06:	4b09      	ldr	r3, [pc, #36]	; (800aa2c <__swbuf_r+0xa0>)
 800aa08:	429c      	cmp	r4, r3
 800aa0a:	bf08      	it	eq
 800aa0c:	68ec      	ldreq	r4, [r5, #12]
 800aa0e:	e7ca      	b.n	800a9a6 <__swbuf_r+0x1a>
 800aa10:	4621      	mov	r1, r4
 800aa12:	4628      	mov	r0, r5
 800aa14:	f000 f81a 	bl	800aa4c <__swsetup_r>
 800aa18:	2800      	cmp	r0, #0
 800aa1a:	d0cb      	beq.n	800a9b4 <__swbuf_r+0x28>
 800aa1c:	f04f 37ff 	mov.w	r7, #4294967295
 800aa20:	e7ea      	b.n	800a9f8 <__swbuf_r+0x6c>
 800aa22:	bf00      	nop
 800aa24:	0800aefc 	.word	0x0800aefc
 800aa28:	0800af1c 	.word	0x0800af1c
 800aa2c:	0800aedc 	.word	0x0800aedc

0800aa30 <__ascii_wctomb>:
 800aa30:	b149      	cbz	r1, 800aa46 <__ascii_wctomb+0x16>
 800aa32:	2aff      	cmp	r2, #255	; 0xff
 800aa34:	bf85      	ittet	hi
 800aa36:	238a      	movhi	r3, #138	; 0x8a
 800aa38:	6003      	strhi	r3, [r0, #0]
 800aa3a:	700a      	strbls	r2, [r1, #0]
 800aa3c:	f04f 30ff 	movhi.w	r0, #4294967295
 800aa40:	bf98      	it	ls
 800aa42:	2001      	movls	r0, #1
 800aa44:	4770      	bx	lr
 800aa46:	4608      	mov	r0, r1
 800aa48:	4770      	bx	lr
	...

0800aa4c <__swsetup_r>:
 800aa4c:	4b32      	ldr	r3, [pc, #200]	; (800ab18 <__swsetup_r+0xcc>)
 800aa4e:	b570      	push	{r4, r5, r6, lr}
 800aa50:	681d      	ldr	r5, [r3, #0]
 800aa52:	4606      	mov	r6, r0
 800aa54:	460c      	mov	r4, r1
 800aa56:	b125      	cbz	r5, 800aa62 <__swsetup_r+0x16>
 800aa58:	69ab      	ldr	r3, [r5, #24]
 800aa5a:	b913      	cbnz	r3, 800aa62 <__swsetup_r+0x16>
 800aa5c:	4628      	mov	r0, r5
 800aa5e:	f7fd fa0b 	bl	8007e78 <__sinit>
 800aa62:	4b2e      	ldr	r3, [pc, #184]	; (800ab1c <__swsetup_r+0xd0>)
 800aa64:	429c      	cmp	r4, r3
 800aa66:	d10f      	bne.n	800aa88 <__swsetup_r+0x3c>
 800aa68:	686c      	ldr	r4, [r5, #4]
 800aa6a:	89a3      	ldrh	r3, [r4, #12]
 800aa6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aa70:	0719      	lsls	r1, r3, #28
 800aa72:	d42c      	bmi.n	800aace <__swsetup_r+0x82>
 800aa74:	06dd      	lsls	r5, r3, #27
 800aa76:	d411      	bmi.n	800aa9c <__swsetup_r+0x50>
 800aa78:	2309      	movs	r3, #9
 800aa7a:	6033      	str	r3, [r6, #0]
 800aa7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aa80:	81a3      	strh	r3, [r4, #12]
 800aa82:	f04f 30ff 	mov.w	r0, #4294967295
 800aa86:	e03e      	b.n	800ab06 <__swsetup_r+0xba>
 800aa88:	4b25      	ldr	r3, [pc, #148]	; (800ab20 <__swsetup_r+0xd4>)
 800aa8a:	429c      	cmp	r4, r3
 800aa8c:	d101      	bne.n	800aa92 <__swsetup_r+0x46>
 800aa8e:	68ac      	ldr	r4, [r5, #8]
 800aa90:	e7eb      	b.n	800aa6a <__swsetup_r+0x1e>
 800aa92:	4b24      	ldr	r3, [pc, #144]	; (800ab24 <__swsetup_r+0xd8>)
 800aa94:	429c      	cmp	r4, r3
 800aa96:	bf08      	it	eq
 800aa98:	68ec      	ldreq	r4, [r5, #12]
 800aa9a:	e7e6      	b.n	800aa6a <__swsetup_r+0x1e>
 800aa9c:	0758      	lsls	r0, r3, #29
 800aa9e:	d512      	bpl.n	800aac6 <__swsetup_r+0x7a>
 800aaa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aaa2:	b141      	cbz	r1, 800aab6 <__swsetup_r+0x6a>
 800aaa4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aaa8:	4299      	cmp	r1, r3
 800aaaa:	d002      	beq.n	800aab2 <__swsetup_r+0x66>
 800aaac:	4630      	mov	r0, r6
 800aaae:	f7ff fbcf 	bl	800a250 <_free_r>
 800aab2:	2300      	movs	r3, #0
 800aab4:	6363      	str	r3, [r4, #52]	; 0x34
 800aab6:	89a3      	ldrh	r3, [r4, #12]
 800aab8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aabc:	81a3      	strh	r3, [r4, #12]
 800aabe:	2300      	movs	r3, #0
 800aac0:	6063      	str	r3, [r4, #4]
 800aac2:	6923      	ldr	r3, [r4, #16]
 800aac4:	6023      	str	r3, [r4, #0]
 800aac6:	89a3      	ldrh	r3, [r4, #12]
 800aac8:	f043 0308 	orr.w	r3, r3, #8
 800aacc:	81a3      	strh	r3, [r4, #12]
 800aace:	6923      	ldr	r3, [r4, #16]
 800aad0:	b94b      	cbnz	r3, 800aae6 <__swsetup_r+0x9a>
 800aad2:	89a3      	ldrh	r3, [r4, #12]
 800aad4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aad8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aadc:	d003      	beq.n	800aae6 <__swsetup_r+0x9a>
 800aade:	4621      	mov	r1, r4
 800aae0:	4630      	mov	r0, r6
 800aae2:	f000 f84d 	bl	800ab80 <__smakebuf_r>
 800aae6:	89a0      	ldrh	r0, [r4, #12]
 800aae8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aaec:	f010 0301 	ands.w	r3, r0, #1
 800aaf0:	d00a      	beq.n	800ab08 <__swsetup_r+0xbc>
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	60a3      	str	r3, [r4, #8]
 800aaf6:	6963      	ldr	r3, [r4, #20]
 800aaf8:	425b      	negs	r3, r3
 800aafa:	61a3      	str	r3, [r4, #24]
 800aafc:	6923      	ldr	r3, [r4, #16]
 800aafe:	b943      	cbnz	r3, 800ab12 <__swsetup_r+0xc6>
 800ab00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ab04:	d1ba      	bne.n	800aa7c <__swsetup_r+0x30>
 800ab06:	bd70      	pop	{r4, r5, r6, pc}
 800ab08:	0781      	lsls	r1, r0, #30
 800ab0a:	bf58      	it	pl
 800ab0c:	6963      	ldrpl	r3, [r4, #20]
 800ab0e:	60a3      	str	r3, [r4, #8]
 800ab10:	e7f4      	b.n	800aafc <__swsetup_r+0xb0>
 800ab12:	2000      	movs	r0, #0
 800ab14:	e7f7      	b.n	800ab06 <__swsetup_r+0xba>
 800ab16:	bf00      	nop
 800ab18:	20000010 	.word	0x20000010
 800ab1c:	0800aefc 	.word	0x0800aefc
 800ab20:	0800af1c 	.word	0x0800af1c
 800ab24:	0800aedc 	.word	0x0800aedc

0800ab28 <abort>:
 800ab28:	b508      	push	{r3, lr}
 800ab2a:	2006      	movs	r0, #6
 800ab2c:	f000 f898 	bl	800ac60 <raise>
 800ab30:	2001      	movs	r0, #1
 800ab32:	f7f6 fc4f 	bl	80013d4 <_exit>

0800ab36 <__swhatbuf_r>:
 800ab36:	b570      	push	{r4, r5, r6, lr}
 800ab38:	460e      	mov	r6, r1
 800ab3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab3e:	2900      	cmp	r1, #0
 800ab40:	b096      	sub	sp, #88	; 0x58
 800ab42:	4614      	mov	r4, r2
 800ab44:	461d      	mov	r5, r3
 800ab46:	da08      	bge.n	800ab5a <__swhatbuf_r+0x24>
 800ab48:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	602a      	str	r2, [r5, #0]
 800ab50:	061a      	lsls	r2, r3, #24
 800ab52:	d410      	bmi.n	800ab76 <__swhatbuf_r+0x40>
 800ab54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab58:	e00e      	b.n	800ab78 <__swhatbuf_r+0x42>
 800ab5a:	466a      	mov	r2, sp
 800ab5c:	f000 f89c 	bl	800ac98 <_fstat_r>
 800ab60:	2800      	cmp	r0, #0
 800ab62:	dbf1      	blt.n	800ab48 <__swhatbuf_r+0x12>
 800ab64:	9a01      	ldr	r2, [sp, #4]
 800ab66:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ab6a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ab6e:	425a      	negs	r2, r3
 800ab70:	415a      	adcs	r2, r3
 800ab72:	602a      	str	r2, [r5, #0]
 800ab74:	e7ee      	b.n	800ab54 <__swhatbuf_r+0x1e>
 800ab76:	2340      	movs	r3, #64	; 0x40
 800ab78:	2000      	movs	r0, #0
 800ab7a:	6023      	str	r3, [r4, #0]
 800ab7c:	b016      	add	sp, #88	; 0x58
 800ab7e:	bd70      	pop	{r4, r5, r6, pc}

0800ab80 <__smakebuf_r>:
 800ab80:	898b      	ldrh	r3, [r1, #12]
 800ab82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ab84:	079d      	lsls	r5, r3, #30
 800ab86:	4606      	mov	r6, r0
 800ab88:	460c      	mov	r4, r1
 800ab8a:	d507      	bpl.n	800ab9c <__smakebuf_r+0x1c>
 800ab8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ab90:	6023      	str	r3, [r4, #0]
 800ab92:	6123      	str	r3, [r4, #16]
 800ab94:	2301      	movs	r3, #1
 800ab96:	6163      	str	r3, [r4, #20]
 800ab98:	b002      	add	sp, #8
 800ab9a:	bd70      	pop	{r4, r5, r6, pc}
 800ab9c:	ab01      	add	r3, sp, #4
 800ab9e:	466a      	mov	r2, sp
 800aba0:	f7ff ffc9 	bl	800ab36 <__swhatbuf_r>
 800aba4:	9900      	ldr	r1, [sp, #0]
 800aba6:	4605      	mov	r5, r0
 800aba8:	4630      	mov	r0, r6
 800abaa:	f7fd fa71 	bl	8008090 <_malloc_r>
 800abae:	b948      	cbnz	r0, 800abc4 <__smakebuf_r+0x44>
 800abb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abb4:	059a      	lsls	r2, r3, #22
 800abb6:	d4ef      	bmi.n	800ab98 <__smakebuf_r+0x18>
 800abb8:	f023 0303 	bic.w	r3, r3, #3
 800abbc:	f043 0302 	orr.w	r3, r3, #2
 800abc0:	81a3      	strh	r3, [r4, #12]
 800abc2:	e7e3      	b.n	800ab8c <__smakebuf_r+0xc>
 800abc4:	4b0d      	ldr	r3, [pc, #52]	; (800abfc <__smakebuf_r+0x7c>)
 800abc6:	62b3      	str	r3, [r6, #40]	; 0x28
 800abc8:	89a3      	ldrh	r3, [r4, #12]
 800abca:	6020      	str	r0, [r4, #0]
 800abcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abd0:	81a3      	strh	r3, [r4, #12]
 800abd2:	9b00      	ldr	r3, [sp, #0]
 800abd4:	6163      	str	r3, [r4, #20]
 800abd6:	9b01      	ldr	r3, [sp, #4]
 800abd8:	6120      	str	r0, [r4, #16]
 800abda:	b15b      	cbz	r3, 800abf4 <__smakebuf_r+0x74>
 800abdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abe0:	4630      	mov	r0, r6
 800abe2:	f000 f86b 	bl	800acbc <_isatty_r>
 800abe6:	b128      	cbz	r0, 800abf4 <__smakebuf_r+0x74>
 800abe8:	89a3      	ldrh	r3, [r4, #12]
 800abea:	f023 0303 	bic.w	r3, r3, #3
 800abee:	f043 0301 	orr.w	r3, r3, #1
 800abf2:	81a3      	strh	r3, [r4, #12]
 800abf4:	89a0      	ldrh	r0, [r4, #12]
 800abf6:	4305      	orrs	r5, r0
 800abf8:	81a5      	strh	r5, [r4, #12]
 800abfa:	e7cd      	b.n	800ab98 <__smakebuf_r+0x18>
 800abfc:	08007e11 	.word	0x08007e11

0800ac00 <_malloc_usable_size_r>:
 800ac00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac04:	1f18      	subs	r0, r3, #4
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	bfbc      	itt	lt
 800ac0a:	580b      	ldrlt	r3, [r1, r0]
 800ac0c:	18c0      	addlt	r0, r0, r3
 800ac0e:	4770      	bx	lr

0800ac10 <_raise_r>:
 800ac10:	291f      	cmp	r1, #31
 800ac12:	b538      	push	{r3, r4, r5, lr}
 800ac14:	4604      	mov	r4, r0
 800ac16:	460d      	mov	r5, r1
 800ac18:	d904      	bls.n	800ac24 <_raise_r+0x14>
 800ac1a:	2316      	movs	r3, #22
 800ac1c:	6003      	str	r3, [r0, #0]
 800ac1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac22:	bd38      	pop	{r3, r4, r5, pc}
 800ac24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ac26:	b112      	cbz	r2, 800ac2e <_raise_r+0x1e>
 800ac28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac2c:	b94b      	cbnz	r3, 800ac42 <_raise_r+0x32>
 800ac2e:	4620      	mov	r0, r4
 800ac30:	f000 f830 	bl	800ac94 <_getpid_r>
 800ac34:	462a      	mov	r2, r5
 800ac36:	4601      	mov	r1, r0
 800ac38:	4620      	mov	r0, r4
 800ac3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac3e:	f000 b817 	b.w	800ac70 <_kill_r>
 800ac42:	2b01      	cmp	r3, #1
 800ac44:	d00a      	beq.n	800ac5c <_raise_r+0x4c>
 800ac46:	1c59      	adds	r1, r3, #1
 800ac48:	d103      	bne.n	800ac52 <_raise_r+0x42>
 800ac4a:	2316      	movs	r3, #22
 800ac4c:	6003      	str	r3, [r0, #0]
 800ac4e:	2001      	movs	r0, #1
 800ac50:	e7e7      	b.n	800ac22 <_raise_r+0x12>
 800ac52:	2400      	movs	r4, #0
 800ac54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ac58:	4628      	mov	r0, r5
 800ac5a:	4798      	blx	r3
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	e7e0      	b.n	800ac22 <_raise_r+0x12>

0800ac60 <raise>:
 800ac60:	4b02      	ldr	r3, [pc, #8]	; (800ac6c <raise+0xc>)
 800ac62:	4601      	mov	r1, r0
 800ac64:	6818      	ldr	r0, [r3, #0]
 800ac66:	f7ff bfd3 	b.w	800ac10 <_raise_r>
 800ac6a:	bf00      	nop
 800ac6c:	20000010 	.word	0x20000010

0800ac70 <_kill_r>:
 800ac70:	b538      	push	{r3, r4, r5, lr}
 800ac72:	4d07      	ldr	r5, [pc, #28]	; (800ac90 <_kill_r+0x20>)
 800ac74:	2300      	movs	r3, #0
 800ac76:	4604      	mov	r4, r0
 800ac78:	4608      	mov	r0, r1
 800ac7a:	4611      	mov	r1, r2
 800ac7c:	602b      	str	r3, [r5, #0]
 800ac7e:	f7f6 fb99 	bl	80013b4 <_kill>
 800ac82:	1c43      	adds	r3, r0, #1
 800ac84:	d102      	bne.n	800ac8c <_kill_r+0x1c>
 800ac86:	682b      	ldr	r3, [r5, #0]
 800ac88:	b103      	cbz	r3, 800ac8c <_kill_r+0x1c>
 800ac8a:	6023      	str	r3, [r4, #0]
 800ac8c:	bd38      	pop	{r3, r4, r5, pc}
 800ac8e:	bf00      	nop
 800ac90:	20001bcc 	.word	0x20001bcc

0800ac94 <_getpid_r>:
 800ac94:	f7f6 bb86 	b.w	80013a4 <_getpid>

0800ac98 <_fstat_r>:
 800ac98:	b538      	push	{r3, r4, r5, lr}
 800ac9a:	4d07      	ldr	r5, [pc, #28]	; (800acb8 <_fstat_r+0x20>)
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	4604      	mov	r4, r0
 800aca0:	4608      	mov	r0, r1
 800aca2:	4611      	mov	r1, r2
 800aca4:	602b      	str	r3, [r5, #0]
 800aca6:	f7f6 fbe4 	bl	8001472 <_fstat>
 800acaa:	1c43      	adds	r3, r0, #1
 800acac:	d102      	bne.n	800acb4 <_fstat_r+0x1c>
 800acae:	682b      	ldr	r3, [r5, #0]
 800acb0:	b103      	cbz	r3, 800acb4 <_fstat_r+0x1c>
 800acb2:	6023      	str	r3, [r4, #0]
 800acb4:	bd38      	pop	{r3, r4, r5, pc}
 800acb6:	bf00      	nop
 800acb8:	20001bcc 	.word	0x20001bcc

0800acbc <_isatty_r>:
 800acbc:	b538      	push	{r3, r4, r5, lr}
 800acbe:	4d06      	ldr	r5, [pc, #24]	; (800acd8 <_isatty_r+0x1c>)
 800acc0:	2300      	movs	r3, #0
 800acc2:	4604      	mov	r4, r0
 800acc4:	4608      	mov	r0, r1
 800acc6:	602b      	str	r3, [r5, #0]
 800acc8:	f7f6 fbe3 	bl	8001492 <_isatty>
 800accc:	1c43      	adds	r3, r0, #1
 800acce:	d102      	bne.n	800acd6 <_isatty_r+0x1a>
 800acd0:	682b      	ldr	r3, [r5, #0]
 800acd2:	b103      	cbz	r3, 800acd6 <_isatty_r+0x1a>
 800acd4:	6023      	str	r3, [r4, #0]
 800acd6:	bd38      	pop	{r3, r4, r5, pc}
 800acd8:	20001bcc 	.word	0x20001bcc

0800acdc <_init>:
 800acdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acde:	bf00      	nop
 800ace0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ace2:	bc08      	pop	{r3}
 800ace4:	469e      	mov	lr, r3
 800ace6:	4770      	bx	lr

0800ace8 <_fini>:
 800ace8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acea:	bf00      	nop
 800acec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acee:	bc08      	pop	{r3}
 800acf0:	469e      	mov	lr, r3
 800acf2:	4770      	bx	lr
