# gpu    sm   mem   enc   dec
# Idx     %     %     %     %
    1     0     0     0     0
    1     1     0     0     0
    1    24    11     0     0
    1    45    25     0     0
    1    63    40     0     0
    1    81    53     0     0
    1    79    53     0     0
    1    79    53     0     0
    1    77    51     0     0
    1    82    54     0     0
    1    82    54     0     0
    1    80    53     0     0
    1    79    52     0     0
    1    80    52     0     0
    1    79    53     0     0
    1    82    54     0     0
    1    82    54     0     0
    1    80    53     0     0
    1    78    51     0     0
    1    79    53     0     0
    1    80    52     0     0
    1    83    54     0     0
    1    79    52     0     0
    1    79    52     0     0
    1    80    52     0     0
    1    81    54     0     0
    1    80    53     0     0
    1    80    52     0     0
    1    81    54     0     0
    1    83    55     0     0
    1    83    55     0     0
    1    81    54     0     0
    1    79    53     0     0
    1    81    53     0     0
    1    83    55     0     0
    1    84    55     0     0
    1    79    52     0     0
    1    80    52     0     0
    1    79    52     0     0
    1    81    54     0     0
    1    80    53     0     0
    1    82    54     0     0
    1    82    54     0     0
    1    82    54     0     0
# gpu    sm   mem   enc   dec
# Idx     %     %     %     %
    1    84    55     0     0
    1    82    53     0     0
    1    81    53     0     0
    1    79    52     0     0
    1    82    54     0     0
    1    81    53     0     0
    1    82    54     0     0
    1    79    52     0     0
    1    83    54     0     0
    1    82    54     0     0
    1    81    53     0     0
    1    80    53     0     0
    1    83    54     0     0
    1    79    52     0     0
    1    82    54     0     0
    1    82    54     0     0
    1    79    53     0     0
    1    82    54     0     0
    1    75    49     0     0
    1    59    35     0     0
    1    50    30     0     0
    1    50    30     0     0
