# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/imports/nibbles/FullAdder.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/mux16to1.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/LogicUnitI.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/ArithmeticUnitI.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/Decoder.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/imports/files/Register16.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/mux16to1_16.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/Zero.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/Shifter.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/LogicUnit.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/Buf.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/ArithmeticUnit.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/RegisterFile.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/FunctionalUnit.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/DataMemory.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sources_1/imports/sources_1/new/DataPath.vhd"
vhdl xil_defaultlib  "../../../project_1.3.srcs/sim_1/imports/new/SimulDataPath.vhd"

# Do not sort compile order
nosort
