# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../eel4783_hw1.srcs/sources_1/new/Mux_VHDL.vhd" \
"../../../../eel4783_hw1.srcs/sim_1/new/Mux_TB_VHDL.vhd" \

# Do not sort compile order
nosort
