
*** Running vivado
    with args -log bram_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_wrapper.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/binh/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top bram_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5245
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2556.855 ; gain = 250.828 ; free physical = 57172 ; free virtual = 62118
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bram_wrapper' [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/hdl/bram_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bram' [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-6157] synthesizing module 'bram_accel_top_0_1' [/home/binh/Documents/aes128/kria/kria.runs/synth_1/.Xil/Vivado-5205-binh-VirtualBox/realtime/bram_accel_top_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_accel_top_0_1' (0#1) [/home/binh/Documents/aes128/kria/kria.runs/synth_1/.Xil/Vivado-5205-binh-VirtualBox/realtime/bram_accel_top_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bram_proc_sys_reset_0_0' [/home/binh/Documents/aes128/kria/kria.runs/synth_1/.Xil/Vivado-5205-binh-VirtualBox/realtime/bram_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_proc_sys_reset_0_0' (0#1) [/home/binh/Documents/aes128/kria/kria.runs/synth_1/.Xil/Vivado-5205-binh-VirtualBox/realtime/bram_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bram_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/synth/bram.v:186]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bram_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/synth/bram.v:186]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bram_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/synth/bram.v:186]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bram_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/synth/bram.v:186]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'bram_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/synth/bram.v:186]
INFO: [Synth 8-6157] synthesizing module 'bram_zynq_ultra_ps_e_0_0' [/home/binh/Documents/aes128/kria/kria.runs/synth_1/.Xil/Vivado-5205-binh-VirtualBox/realtime/bram_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram_zynq_ultra_ps_e_0_0' (0#1) [/home/binh/Documents/aes128/kria/kria.runs/synth_1/.Xil/Vivado-5205-binh-VirtualBox/realtime/bram_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram' (0#1) [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bram_wrapper' (0#1) [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/hdl/bram_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2621.793 ; gain = 315.766 ; free physical = 57084 ; free virtual = 62032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2630.699 ; gain = 324.672 ; free physical = 57084 ; free virtual = 62032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2630.699 ; gain = 324.672 ; free physical = 57084 ; free virtual = 62032
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2630.699 ; gain = 0.000 ; free physical = 57084 ; free virtual = 62032
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/ip/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'bram_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/ip/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'bram_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/ip/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0_in_context.xdc] for cell 'bram_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/ip/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0_in_context.xdc] for cell 'bram_i/proc_sys_reset_0'
Parsing XDC File [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/ip/bram_accel_top_0_1/bram_accel_top_0_1/bram_accel_top_0_1_in_context.xdc] for cell 'bram_i/accel_top_0'
Finished Parsing XDC File [/home/binh/Documents/aes128/kria/kria.gen/sources_1/bd/bram/ip/bram_accel_top_0_1/bram_accel_top_0_1/bram_accel_top_0_1_in_context.xdc] for cell 'bram_i/accel_top_0'
Parsing XDC File [/home/binh/Documents/aes128/kria/kria.srcs/constrs_1/new/fan_constraint.xdc]
Finished Parsing XDC File [/home/binh/Documents/aes128/kria/kria.srcs/constrs_1/new/fan_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binh/Documents/aes128/kria/kria.srcs/constrs_1/new/fan_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bram_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bram_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/binh/Documents/aes128/kria/kria.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/binh/Documents/aes128/kria/kria.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.594 ; gain = 0.000 ; free physical = 57022 ; free virtual = 61981
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.594 ; gain = 0.000 ; free physical = 57022 ; free virtual = 61981
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.594 ; gain = 376.566 ; free physical = 57014 ; free virtual = 61962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.594 ; gain = 376.566 ; free physical = 57014 ; free virtual = 61962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bram_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_i/accel_top_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.594 ; gain = 376.566 ; free physical = 57014 ; free virtual = 61962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2682.594 ; gain = 376.566 ; free physical = 57012 ; free virtual = 61960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.594 ; gain = 376.566 ; free physical = 56959 ; free virtual = 61931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3160.836 ; gain = 854.809 ; free physical = 56501 ; free virtual = 61512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3160.836 ; gain = 854.809 ; free physical = 56501 ; free virtual = 61512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3170.852 ; gain = 864.824 ; free physical = 56493 ; free virtual = 61503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3185.727 ; gain = 879.699 ; free physical = 56494 ; free virtual = 61505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3185.727 ; gain = 879.699 ; free physical = 56494 ; free virtual = 61505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3185.727 ; gain = 879.699 ; free physical = 56494 ; free virtual = 61505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3185.727 ; gain = 879.699 ; free physical = 56494 ; free virtual = 61505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3185.727 ; gain = 879.699 ; free physical = 56494 ; free virtual = 61505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3185.727 ; gain = 879.699 ; free physical = 56494 ; free virtual = 61505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |bram_accel_top_0_1       |         1|
|2     |bram_proc_sys_reset_0_0  |         1|
|3     |bram_zynq_ultra_ps_e_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |bram_accel_top_0       |     1|
|2     |bram_proc_sys_reset_0  |     1|
|3     |bram_zynq_ultra_ps_e_0 |     1|
|4     |OBUF                   |     1|
+------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3185.727 ; gain = 879.699 ; free physical = 56494 ; free virtual = 61505
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3185.727 ; gain = 827.805 ; free physical = 56494 ; free virtual = 61505
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3185.734 ; gain = 879.699 ; free physical = 56494 ; free virtual = 61505
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3199.664 ; gain = 0.000 ; free physical = 56762 ; free virtual = 61773
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3221.477 ; gain = 0.000 ; free physical = 56739 ; free virtual = 61751
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 66f45fe2
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3221.477 ; gain = 1788.488 ; free physical = 56739 ; free virtual = 61751
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2728.988; main = 2445.869; forked = 363.358
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4169.844; main = 3221.480; forked = 998.988
INFO: [Common 17-1381] The checkpoint '/home/binh/Documents/aes128/kria/kria.runs/synth_1/bram_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bram_wrapper_utilization_synth.rpt -pb bram_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  8 13:48:23 2023...
