WARNING: file globals.py: line 182: Failed to find coverage installation. This can be installed with pip3 install coverage

|==============================================================================|
|=========                      OpenRAM v1.1.18                       =========|
|=========                                                            =========|
|=========               VLSI Design and Automation Lab               =========|
|=========        Computer Science and Engineering Department         =========|
|=========            University of California Santa Cruz             =========|
|=========                                                            =========|
|=========          Usage help: openram-user-group@ucsc.edu           =========|
|=========        Development help: openram-dev-group@ucsc.edu        =========|
|=========        Temp dir: /tmp/openram_tuankiet_13734_temp/         =========|
|=========                See LICENSE for license info                =========|
|==============================================================================|
** Start: 01/14/2022 15:10:24
Technology: lapis20
Total size: 8192 bits
Word size: 16
Words: 512
Banks: 1
Write size: None
RW ports: 1
R-only ports: 0
W-only ports: 0
DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
Words per row: 8
Output files are: 
/ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.lvs
/ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.sp
/ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.v
/ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.lib
/ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.py
/ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.html
/ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.log
/ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.lef
/ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.gds
** Submodules: 10.4 seconds
** Placement: 0.0 seconds
**** Retrieving pins: 0.0 seconds
**** Analyzing pins: 0.0 seconds
**** Finding blockages: 2.5 seconds
**** Converting blockages: 0.2 seconds
**** Converting pins: 0.1 seconds
**** Separating adjacent pins: 0.0 seconds
**** Enclosing pins: 0.1 seconds
*** Finding pins and blockages: 35.6 seconds
*** Maze routing pins: 85.3 seconds
*** Init supply router: 0.0 seconds
**** Retrieving pins: 0.1 seconds
**** Analyzing pins: 0.7 seconds
**** Finding blockages: 4.5 seconds
**** Converting blockages: 0.1 seconds
WARNING: file pin_group.py: line 666:   Expanding conversion (gnd layer=m3 ll=v[21.8,66.88] ur=v[22.36,67.44])

WARNING: file pin_group.py: line 666:   Expanding conversion (gnd layer=m3 ll=v[33.05,66.88] ur=v[33.61,67.44])

**** Converting pins: 2.0 seconds
**** Separating adjacent pins: 5.4 seconds
**** Enclosing pins: 8.9 seconds
*** Finding pins and blockages: 57.3 seconds
*** Routing supply rails: 176.8 seconds
*** Simple overlap routing: 0.0 seconds
*** 1 step routing: 0.3 seconds
*** Maze routing supplies: 0.0 seconds
** Routing: 457.8 seconds
WARNING: file calibre.py: line 297: sram_1rw0r0w_16_512_lapis20	Geometries: 2317771	Checks: 490	Errors: 133

** Verification: 25.4 seconds
** SRAM creation: 501.3 seconds
SP: Writing to /ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.sp
** Spice writing: 10.6 seconds
GDS: Writing to /ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.gds
** GDS: 6.6 seconds
LEF: Writing to /ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.lef
** LEF: 3.5 seconds
LVS: Writing to /ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.lvs.sp
** LVS writing: 3.5 seconds
LIB: Characterizing... 
WARNING: file lib.py: line 776: Failed to retrieve git id

WARNING: file lib.py: line 776: Failed to retrieve git id

WARNING: file lib.py: line 776: Failed to retrieve git id

** Characterization: 28.0 seconds
Config: Writing to /ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.py
** Config: 0.0 seconds
Datasheet: Writing to /ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.html
** Datasheet: 0.0 seconds
Verilog: Writing to /ldisk/home/etc/tuankiet/Documents/teehw-vlsi-master/tech/lapis200/lib/OpenRAM/build/macro/sram_1rw0r0w_16_512_lapis20/sram_1rw0r0w_16_512_lapis20.v
** Verilog: 0.0 seconds
** End: 553.6 seconds
