Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 14:01:11 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.722        0.000                      0                  146        0.064        0.000                      0                  146        4.020        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.722        0.000                      0                  146        0.064        0.000                      0                  146        4.020        0.000                       0                   130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 2.109ns (22.834%)  route 7.127ns (77.166%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=88, routed)          1.110     6.709    MINESWEEP/RANDOM/bomb1_reg_n_0_[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124     6.833 f  MINESWEEP/RANDOM/bomb1[3]_i_40/O
                         net (fo=3, routed)           1.056     7.889    MINESWEEP/RANDOM/bomb1[3]_i_40_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  MINESWEEP/RANDOM/bomb1[3]_i_32/O
                         net (fo=17, routed)          0.677     8.690    MINESWEEP/RANDOM/bomb1[3]_i_32_n_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.116     8.806 r  MINESWEEP/RANDOM/bomb1[3]_i_62/O
                         net (fo=1, routed)           0.463     9.269    MINESWEEP/RANDOM/bomb1[3]_i_62_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.328     9.597 r  MINESWEEP/RANDOM/bomb1[3]_i_47/O
                         net (fo=1, routed)           0.647    10.244    MINESWEEP/RANDOM/bomb1[3]_i_47_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    10.368 r  MINESWEEP/RANDOM/bomb1[3]_i_26/O
                         net (fo=3, routed)           0.434    10.802    MINESWEEP/RANDOM/bomb1[3]_i_26_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124    10.926 r  MINESWEEP/RANDOM/bomb1[3]_i_10/O
                         net (fo=11, routed)          0.546    11.471    MINESWEEP/RANDOM/bomb1[3]_i_10_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.117    11.588 r  MINESWEEP/RANDOM/bomb1[1]_i_3/O
                         net (fo=3, routed)           0.841    12.429    MINESWEEP/RANDOM/bomb1[1]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.348    12.777 r  MINESWEEP/RANDOM/bomb1[3]_i_14/O
                         net (fo=1, routed)           0.582    13.359    MINESWEEP/RANDOM/bomb1[3]_i_14_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124    13.483 r  MINESWEEP/RANDOM/bomb1[3]_i_5/O
                         net (fo=4, routed)           0.772    14.255    MINESWEEP/RANDOM/bomb1[3]_i_5_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I4_O)        0.124    14.379 r  MINESWEEP/RANDOM/bomb1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.379    MINESWEEP/RANDOM/bomb1CollDet[2]
    SLICE_X1Y61          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.506    14.847    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X1Y61          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y61          FDCE (Setup_fdce_C_D)        0.032    15.102    MINESWEEP/RANDOM/bomb1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.379    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 2.109ns (22.842%)  route 7.124ns (77.158%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=88, routed)          1.110     6.709    MINESWEEP/RANDOM/bomb1_reg_n_0_[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124     6.833 f  MINESWEEP/RANDOM/bomb1[3]_i_40/O
                         net (fo=3, routed)           1.056     7.889    MINESWEEP/RANDOM/bomb1[3]_i_40_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  MINESWEEP/RANDOM/bomb1[3]_i_32/O
                         net (fo=17, routed)          0.677     8.690    MINESWEEP/RANDOM/bomb1[3]_i_32_n_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.116     8.806 r  MINESWEEP/RANDOM/bomb1[3]_i_62/O
                         net (fo=1, routed)           0.463     9.269    MINESWEEP/RANDOM/bomb1[3]_i_62_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.328     9.597 r  MINESWEEP/RANDOM/bomb1[3]_i_47/O
                         net (fo=1, routed)           0.647    10.244    MINESWEEP/RANDOM/bomb1[3]_i_47_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    10.368 r  MINESWEEP/RANDOM/bomb1[3]_i_26/O
                         net (fo=3, routed)           0.434    10.802    MINESWEEP/RANDOM/bomb1[3]_i_26_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124    10.926 r  MINESWEEP/RANDOM/bomb1[3]_i_10/O
                         net (fo=11, routed)          0.546    11.471    MINESWEEP/RANDOM/bomb1[3]_i_10_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.117    11.588 r  MINESWEEP/RANDOM/bomb1[1]_i_3/O
                         net (fo=3, routed)           0.841    12.429    MINESWEEP/RANDOM/bomb1[1]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.348    12.777 r  MINESWEEP/RANDOM/bomb1[3]_i_14/O
                         net (fo=1, routed)           0.582    13.359    MINESWEEP/RANDOM/bomb1[3]_i_14_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124    13.483 r  MINESWEEP/RANDOM/bomb1[3]_i_5/O
                         net (fo=4, routed)           0.769    14.252    MINESWEEP/RANDOM/bomb1[3]_i_5_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.124    14.376 r  MINESWEEP/RANDOM/bomb1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.376    MINESWEEP/RANDOM/bomb1CollDet[0]
    SLICE_X6Y60          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.505    14.846    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X6Y60          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X6Y60          FDCE (Setup_fdce_C_D)        0.079    15.161    MINESWEEP/RANDOM/bomb1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 2.031ns (22.434%)  route 7.022ns (77.566%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=43, routed)          1.119     6.681    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[4]_0[2]
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.297     6.978 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_53/O
                         net (fo=1, routed)           0.573     7.551    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_53_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.675 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27/O
                         net (fo=19, routed)          0.836     8.510    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.124     8.634 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_65/O
                         net (fo=4, routed)           0.589     9.223    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_65_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.347 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_48/O
                         net (fo=3, routed)           0.504     9.851    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_48_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.124     9.975 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_21/O
                         net (fo=3, routed)           0.861    10.836    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_21_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I1_O)        0.124    10.960 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_8/O
                         net (fo=14, routed)          0.667    11.627    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_8_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I0_O)        0.120    11.747 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_2/O
                         net (fo=3, routed)           0.651    12.398    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.327    12.725 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_15/O
                         net (fo=1, routed)           0.639    13.364    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_15_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.488 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_3/O
                         net (fo=4, routed)           0.584    14.072    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_3_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I2_O)        0.124    14.196 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[2]_i_1/O
                         net (fo=1, routed)           0.000    14.196    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X0Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.506    14.847    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X0Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y61          FDCE (Setup_fdce_C_D)        0.032    15.102    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.031ns (22.483%)  route 7.002ns (77.517%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=43, routed)          1.119     6.681    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[4]_0[2]
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.297     6.978 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_53/O
                         net (fo=1, routed)           0.573     7.551    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_53_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.675 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27/O
                         net (fo=19, routed)          0.836     8.510    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.124     8.634 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_65/O
                         net (fo=4, routed)           0.589     9.223    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_65_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.347 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_48/O
                         net (fo=3, routed)           0.504     9.851    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_48_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.124     9.975 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_21/O
                         net (fo=3, routed)           0.861    10.836    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_21_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I1_O)        0.124    10.960 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_8/O
                         net (fo=14, routed)          0.667    11.627    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_8_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I0_O)        0.120    11.747 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_2/O
                         net (fo=3, routed)           0.651    12.398    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.327    12.725 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_15/O
                         net (fo=1, routed)           0.639    13.364    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_15_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.488 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_3/O
                         net (fo=4, routed)           0.564    14.052    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_3_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I1_O)        0.124    14.176 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_1/O
                         net (fo=1, routed)           0.000    14.176    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X3Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.506    14.847    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y61          FDCE (Setup_fdce_C_D)        0.029    15.099    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.176    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.018ns  (logic 2.109ns (23.386%)  route 6.909ns (76.614%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=88, routed)          1.110     6.709    MINESWEEP/RANDOM/bomb1_reg_n_0_[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124     6.833 f  MINESWEEP/RANDOM/bomb1[3]_i_40/O
                         net (fo=3, routed)           1.056     7.889    MINESWEEP/RANDOM/bomb1[3]_i_40_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  MINESWEEP/RANDOM/bomb1[3]_i_32/O
                         net (fo=17, routed)          0.677     8.690    MINESWEEP/RANDOM/bomb1[3]_i_32_n_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.116     8.806 r  MINESWEEP/RANDOM/bomb1[3]_i_62/O
                         net (fo=1, routed)           0.463     9.269    MINESWEEP/RANDOM/bomb1[3]_i_62_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.328     9.597 r  MINESWEEP/RANDOM/bomb1[3]_i_47/O
                         net (fo=1, routed)           0.647    10.244    MINESWEEP/RANDOM/bomb1[3]_i_47_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    10.368 r  MINESWEEP/RANDOM/bomb1[3]_i_26/O
                         net (fo=3, routed)           0.434    10.802    MINESWEEP/RANDOM/bomb1[3]_i_26_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124    10.926 r  MINESWEEP/RANDOM/bomb1[3]_i_10/O
                         net (fo=11, routed)          0.546    11.471    MINESWEEP/RANDOM/bomb1[3]_i_10_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.117    11.588 r  MINESWEEP/RANDOM/bomb1[1]_i_3/O
                         net (fo=3, routed)           0.841    12.429    MINESWEEP/RANDOM/bomb1[1]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.348    12.777 r  MINESWEEP/RANDOM/bomb1[3]_i_14/O
                         net (fo=1, routed)           0.582    13.359    MINESWEEP/RANDOM/bomb1[3]_i_14_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124    13.483 r  MINESWEEP/RANDOM/bomb1[3]_i_5/O
                         net (fo=4, routed)           0.554    14.037    MINESWEEP/RANDOM/bomb1[3]_i_5_n_0
    SLICE_X7Y58          LUT6 (Prop_lut6_I3_O)        0.124    14.161 r  MINESWEEP/RANDOM/bomb1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.161    MINESWEEP/RANDOM/bomb1CollDet[1]
    SLICE_X7Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.506    14.847    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
                         clock pessimism              0.296    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X7Y58          FDCE (Setup_fdce_C_D)        0.031    15.139    MINESWEEP/RANDOM/bomb1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -14.161    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 2.109ns (23.329%)  route 6.931ns (76.671%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X7Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  MINESWEEP/RANDOM/bomb1_reg[1]/Q
                         net (fo=88, routed)          1.110     6.709    MINESWEEP/RANDOM/bomb1_reg_n_0_[1]
    SLICE_X7Y59          LUT6 (Prop_lut6_I3_O)        0.124     6.833 f  MINESWEEP/RANDOM/bomb1[3]_i_40/O
                         net (fo=3, routed)           1.056     7.889    MINESWEEP/RANDOM/bomb1[3]_i_40_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I0_O)        0.124     8.013 r  MINESWEEP/RANDOM/bomb1[3]_i_32/O
                         net (fo=17, routed)          0.677     8.690    MINESWEEP/RANDOM/bomb1[3]_i_32_n_0
    SLICE_X8Y59          LUT4 (Prop_lut4_I2_O)        0.116     8.806 r  MINESWEEP/RANDOM/bomb1[3]_i_62/O
                         net (fo=1, routed)           0.463     9.269    MINESWEEP/RANDOM/bomb1[3]_i_62_n_0
    SLICE_X11Y59         LUT6 (Prop_lut6_I5_O)        0.328     9.597 r  MINESWEEP/RANDOM/bomb1[3]_i_47/O
                         net (fo=1, routed)           0.647    10.244    MINESWEEP/RANDOM/bomb1[3]_i_47_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    10.368 r  MINESWEEP/RANDOM/bomb1[3]_i_26/O
                         net (fo=3, routed)           0.434    10.802    MINESWEEP/RANDOM/bomb1[3]_i_26_n_0
    SLICE_X8Y59          LUT6 (Prop_lut6_I0_O)        0.124    10.926 r  MINESWEEP/RANDOM/bomb1[3]_i_10/O
                         net (fo=11, routed)          0.546    11.471    MINESWEEP/RANDOM/bomb1[3]_i_10_n_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.117    11.588 r  MINESWEEP/RANDOM/bomb1[1]_i_3/O
                         net (fo=3, routed)           0.841    12.429    MINESWEEP/RANDOM/bomb1[1]_i_3_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.348    12.777 r  MINESWEEP/RANDOM/bomb1[3]_i_14/O
                         net (fo=1, routed)           0.582    13.359    MINESWEEP/RANDOM/bomb1[3]_i_14_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124    13.483 r  MINESWEEP/RANDOM/bomb1[3]_i_5/O
                         net (fo=4, routed)           0.576    14.059    MINESWEEP/RANDOM/bomb1[3]_i_5_n_0
    SLICE_X6Y58          LUT5 (Prop_lut5_I3_O)        0.124    14.183 r  MINESWEEP/RANDOM/bomb1[3]_i_1/O
                         net (fo=1, routed)           0.000    14.183    MINESWEEP/RANDOM/bomb1CollDet[3]
    SLICE_X6Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.506    14.847    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X6Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[3]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X6Y58          FDCE (Setup_fdce_C_D)        0.079    15.165    MINESWEEP/RANDOM/bomb1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.950ns  (logic 2.031ns (22.694%)  route 6.919ns (77.306%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=43, routed)          1.119     6.681    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[4]_0[2]
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.297     6.978 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_53/O
                         net (fo=1, routed)           0.573     7.551    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_53_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.675 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27/O
                         net (fo=19, routed)          0.836     8.510    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.124     8.634 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_65/O
                         net (fo=4, routed)           0.589     9.223    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_65_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.347 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_48/O
                         net (fo=3, routed)           0.504     9.851    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_48_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.124     9.975 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_21/O
                         net (fo=3, routed)           0.861    10.836    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_21_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I1_O)        0.124    10.960 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_8/O
                         net (fo=14, routed)          0.667    11.627    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_8_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I0_O)        0.120    11.747 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_2/O
                         net (fo=3, routed)           0.651    12.398    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.327    12.725 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_15/O
                         net (fo=1, routed)           0.639    13.364    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_15_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.488 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_3/O
                         net (fo=4, routed)           0.481    13.969    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_3_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.124    14.093 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_1/O
                         net (fo=1, routed)           0.000    14.093    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X3Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.506    14.847    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y61          FDCE (Setup_fdce_C_D)        0.031    15.101    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[1]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.093    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 2.031ns (22.668%)  route 6.929ns (77.332%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.622     5.143    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y58          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  MINESWEEP/RANDOM/bomb2_reg[2]/Q
                         net (fo=43, routed)          1.119     6.681    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[4]_0[2]
    SLICE_X3Y57          LUT6 (Prop_lut6_I3_O)        0.297     6.978 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_53/O
                         net (fo=1, routed)           0.573     7.551    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_53_n_0
    SLICE_X3Y58          LUT6 (Prop_lut6_I5_O)        0.124     7.675 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27/O
                         net (fo=19, routed)          0.836     8.510    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_27_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.124     8.634 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_65/O
                         net (fo=4, routed)           0.589     9.223    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_65_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.347 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_48/O
                         net (fo=3, routed)           0.504     9.851    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_48_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.124     9.975 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_21/O
                         net (fo=3, routed)           0.861    10.836    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_21_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I1_O)        0.124    10.960 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_8/O
                         net (fo=14, routed)          0.667    11.627    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_8_n_0
    SLICE_X3Y61          LUT4 (Prop_lut4_I0_O)        0.120    11.747 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_2/O
                         net (fo=3, routed)           0.651    12.398    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[1]_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I0_O)        0.327    12.725 f  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_15/O
                         net (fo=1, routed)           0.639    13.364    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_15_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.124    13.488 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_3/O
                         net (fo=4, routed)           0.491    13.979    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[3]_i_3_n_0
    SLICE_X2Y61          LUT5 (Prop_lut5_I1_O)        0.124    14.103 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local[0]_i_1/O
                         net (fo=1, routed)           0.000    14.103    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X2Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.506    14.847    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X2Y61          FDCE (Setup_fdce_C_D)        0.079    15.149    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb2Local_reg[0]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.505ns  (logic 1.927ns (22.657%)  route 6.578ns (77.343%))
  Logic Levels:           10  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.620     5.141    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  MINESWEEP/RANDOM/bomb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.419     5.560 r  MINESWEEP/RANDOM/bomb3_reg[2]/Q
                         net (fo=54, routed)          1.137     6.697    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[4]_0[2]
    SLICE_X4Y61          LUT6 (Prop_lut6_I1_O)        0.299     6.996 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_24/O
                         net (fo=3, routed)           0.625     7.621    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_24_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_13/O
                         net (fo=3, routed)           0.617     8.362    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_13_n_0
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.486 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_3/O
                         net (fo=10, routed)          0.747     9.233    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I2_O)        0.124     9.357 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_21/O
                         net (fo=3, routed)           0.509     9.867    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_21_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.124     9.991 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_11/O
                         net (fo=11, routed)          0.739    10.730    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_11_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I2_O)        0.124    10.854 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_19/O
                         net (fo=3, routed)           0.995    11.849    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_19_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    11.973 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_9/O
                         net (fo=2, routed)           0.648    12.621    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_9_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.124    12.745 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_4/O
                         net (fo=4, routed)           0.560    13.305    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_4_n_0
    SLICE_X7Y63          LUT5 (Prop_lut5_I3_O)        0.124    13.429 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_3/O
                         net (fo=1, routed)           0.000    13.429    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_3_n_0
    SLICE_X7Y63          MUXF7 (Prop_muxf7_I1_O)      0.217    13.646 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.646    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X7Y63          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.502    14.843    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y63          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[3]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y63          FDCE (Setup_fdce_C_D)        0.064    15.143    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[3]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  1.497    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 1.924ns (22.529%)  route 6.616ns (77.471%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.620     5.141    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y61          FDCE                                         r  MINESWEEP/RANDOM/bomb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDCE (Prop_fdce_C_Q)         0.419     5.560 r  MINESWEEP/RANDOM/bomb3_reg[2]/Q
                         net (fo=54, routed)          1.137     6.697    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[4]_0[2]
    SLICE_X4Y61          LUT6 (Prop_lut6_I1_O)        0.299     6.996 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_24/O
                         net (fo=3, routed)           0.625     7.621    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_24_n_0
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.124     7.745 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_13/O
                         net (fo=3, routed)           0.617     8.362    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_13_n_0
    SLICE_X2Y62          LUT4 (Prop_lut4_I2_O)        0.124     8.486 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_3/O
                         net (fo=10, routed)          0.747     9.233    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_3_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I2_O)        0.124     9.357 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_21/O
                         net (fo=3, routed)           0.509     9.867    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_21_n_0
    SLICE_X4Y63          LUT6 (Prop_lut6_I1_O)        0.124     9.991 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_11/O
                         net (fo=11, routed)          0.739    10.730    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_11_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I2_O)        0.124    10.854 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_19/O
                         net (fo=3, routed)           0.995    11.849    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_19_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I1_O)        0.124    11.973 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_9/O
                         net (fo=2, routed)           0.648    12.621    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[3]_i_9_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.124    12.745 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_4/O
                         net (fo=4, routed)           0.598    13.343    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[0]_i_4_n_0
    SLICE_X6Y63          LUT6 (Prop_lut6_I4_O)        0.124    13.467 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[2]_i_3/O
                         net (fo=1, routed)           0.000    13.467    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local[2]_i_3_n_0
    SLICE_X6Y63          MUXF7 (Prop_muxf7_I1_O)      0.214    13.681 r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.681    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X6Y63          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.502    14.843    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y63          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[2]/C
                         clock pessimism              0.271    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y63          FDCE (Setup_fdce_C_D)        0.113    15.192    MINESWEEP/RANDOM/COLLISIONCHAIN/bomb3Local_reg[2]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                  1.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.247ns (54.590%)  route 0.205ns (45.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.205     1.831    MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1_n_0
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.099     1.930 r  MINESWEEP/MOVE_SYNC_gate__1/O
                         net (fo=1, routed)           0.000     1.930    MINESWEEP/MOVE_SYNC_gate__1_n_0
    SLICE_X6Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.120     1.866    MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.244ns (46.212%)  route 0.284ns (53.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.148     1.625 r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/Q
                         net (fo=1, routed)           0.284     1.909    MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1_n_0
    SLICE_X6Y50          LUT2 (Prop_lut2_I0_O)        0.096     2.005 r  MINESWEEP/MOVE_SYNC_gate__2/O
                         net (fo=1, routed)           0.000     2.005    MINESWEEP/MOVE_SYNC_gate__2_n_0
    SLICE_X6Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.131     1.877    MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.562     1.445    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  MINESWEEP/RANDOM/bombLocation_reg[1]/Q
                         net (fo=1, routed)           0.110     1.696    MINESWEEP/TILEDRIVE/D[1]
    SLICE_X9Y60          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.831     1.959    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y60          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[1]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X9Y60          FDCE (Hold_fdce_C_D)         0.075     1.536    MINESWEEP/TILEDRIVE/tiles_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.560     1.443    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y64          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[0]/Q
                         net (fo=1, routed)           0.116     1.701    MINESWEEP/RANDOM/finalBombLocations[0]
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.956    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X8Y63          FDCE (Hold_fdce_C_D)         0.075     1.533    MINESWEEP/RANDOM/bombLocation_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.562     1.445    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y61         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[7]/Q
                         net (fo=1, routed)           0.116     1.725    MINESWEEP/RANDOM/finalBombLocations[7]
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.831     1.959    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[7]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X9Y61          FDCE (Hold_fdce_C_D)         0.076     1.557    MINESWEEP/RANDOM/bombLocation_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.560     1.443    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y63         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[8]/Q
                         net (fo=1, routed)           0.117     1.724    MINESWEEP/RANDOM/finalBombLocations[8]
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.956    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X8Y63          FDCE (Hold_fdce_C_D)         0.064     1.542    MINESWEEP/RANDOM/bombLocation_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.560     1.443    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.141     1.584 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[14]/Q
                         net (fo=1, routed)           0.112     1.696    MINESWEEP/RANDOM/finalBombLocations[14]
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.828     1.956    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X8Y63          FDCE (Hold_fdce_C_D)         0.053     1.509    MINESWEEP/RANDOM/bombLocation_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.486%)  route 0.112ns (40.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.562     1.445    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X10Y61         FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y61         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[1]/Q
                         net (fo=1, routed)           0.112     1.721    MINESWEEP/RANDOM/finalBombLocations[1]
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.831     1.959    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X9Y61          FDCE (Hold_fdce_C_D)         0.046     1.527    MINESWEEP/RANDOM/bombLocation_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bombLocation_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.560     1.443    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDCE (Prop_fdce_C_Q)         0.164     1.607 r  MINESWEEP/RANDOM/bombLocation_reg[0]/Q
                         net (fo=1, routed)           0.116     1.723    MINESWEEP/TILEDRIVE/D[0]
    SLICE_X8Y61          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.831     1.959    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X8Y61          FDCE (Hold_fdce_C_D)         0.060     1.521    MINESWEEP/TILEDRIVE/tiles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.562     1.445    MINESWEEP/RANDOM/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  MINESWEEP/RANDOM/COLLISIONCHAIN/finalBombLocations_reg[2]/Q
                         net (fo=1, routed)           0.104     1.713    MINESWEEP/RANDOM/finalBombLocations[2]
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.831     1.959    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X9Y61          FDCE (Hold_fdce_C_D)         0.047     1.505    MINESWEEP/RANDOM/bombLocation_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y51    MINESWEEP/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y51    MINESWEEP/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y49    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y50    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y49    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y49    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y49    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y49    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y51    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y50   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.043ns  (logic 4.113ns (51.145%)  route 3.929ns (48.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.552     5.073    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.419     5.492 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           3.929     9.421    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.694    13.116 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.116    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 4.019ns (49.993%)  route 4.020ns (50.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y60          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           4.020     9.614    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.114 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.114    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.033ns  (logic 4.154ns (51.707%)  route 3.880ns (48.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.554     5.075    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.478     5.553 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.880     9.432    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.676    13.108 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.108    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 4.022ns (50.611%)  route 3.925ns (49.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.619     5.140    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X6Y62          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDCE (Prop_fdce_C_Q)         0.518     5.658 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.925     9.583    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.087 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.087    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.980ns  (logic 4.166ns (52.212%)  route 3.813ns (47.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.554     5.075    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.478     5.553 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.813     9.366    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.688    13.055 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.055    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.930ns  (logic 4.043ns (50.989%)  route 3.887ns (49.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y60          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.887     9.480    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.006 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.006    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 4.024ns (50.973%)  route 3.871ns (49.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y60          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.871     9.464    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.971 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.971    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 4.022ns (51.365%)  route 3.808ns (48.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.555     5.076    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y60          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.808     9.402    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.906 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.906    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.630ns  (logic 4.112ns (53.891%)  route 3.518ns (46.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.552     5.073    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X9Y63          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.419     5.492 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.518     9.010    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.693    12.703 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.703    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 4.156ns (54.918%)  route 3.412ns (45.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.554     5.075    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y61          FDCE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDCE (Prop_fdce_C_Q)         0.478     5.553 r  MINESWEEP/TILEDRIVE/tiles_reg[2]/Q
                         net (fo=1, routed)           3.412     8.964    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.678    12.642 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.642    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.189ns (49.946%)  route 0.189ns (50.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.189     1.806    MINESWEEP/currState[0]
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.048     1.854 r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.854    MINESWEEP/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X7Y52          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.189ns (49.158%)  route 0.195ns (50.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.195     1.812    MINESWEEP/currState[0]
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.048     1.860 r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.860    MINESWEEP/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X4Y50          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.186ns (43.203%)  route 0.245ns (56.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.189     1.806    MINESWEEP/currState[0]
    SLICE_X7Y52          LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.055     1.906    MINESWEEP/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X6Y52          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.186ns (42.602%)  route 0.251ns (57.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.195     1.812    MINESWEEP/currState[0]
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.857 r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.055     1.912    MINESWEEP/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X5Y50          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.249%)  route 0.313ns (62.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/FSM_sequential_currState_reg[0]/Q
                         net (fo=39, routed)          0.313     1.930    MINESWEEP/currState[0]
    SLICE_X3Y52          LUT3 (Prop_lut3_I2_O)        0.045     1.975 r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.975    MINESWEEP/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X3Y52          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.227ns (44.397%)  route 0.284ns (55.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.128     1.603 f  MINESWEEP/FSM_sequential_currState_reg[1]/Q
                         net (fo=38, routed)          0.284     1.888    MINESWEEP/currState[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I1_O)        0.099     1.987 r  MINESWEEP/MOVE_FSM.moveTraker_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.987    MINESWEEP/MOVE_FSM.moveTraker_reg[1]_i_1_n_0
    SLICE_X2Y51          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.189ns (35.714%)  route 0.340ns (64.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.176     1.795    MINESWEEP/MOVE_SYNC[0].playerMoveSynch_reg
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.048     1.843 r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1/O
                         net (fo=1, routed)           0.164     2.006    MINESWEEP/MOVE_FSM.moveTraker_reg[0]_i_1_n_0
    SLICE_X1Y51          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.228ns (39.928%)  route 0.343ns (60.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.343     1.946    MINESWEEP/MOVE_SYNC[13].playerMoveSynch_reg
    SLICE_X4Y53          LUT3 (Prop_lut3_I0_O)        0.100     2.046 r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.046    MINESWEEP/MOVE_FSM.moveTraker_reg[13]_i_1_n_0
    SLICE_X4Y53          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.225ns (35.974%)  route 0.400ns (64.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.400     2.004    MINESWEEP/MOVE_SYNC[5].playerMoveSynch_reg
    SLICE_X7Y53          LUT3 (Prop_lut3_I0_O)        0.097     2.101 r  MINESWEEP/MOVE_FSM.moveTraker_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.101    MINESWEEP/MOVE_FSM.moveTraker_reg[5]_i_1_n_0
    SLICE_X7Y53          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.639ns  (logic 0.186ns (29.126%)  route 0.453ns (70.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.340     1.957    MINESWEEP/MOVE_SYNC[14].playerMoveSynch_reg
    SLICE_X6Y53          LUT3 (Prop_lut3_I0_O)        0.045     2.002 r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.112     2.114    MINESWEEP/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X6Y54          LDCE                                         r  MINESWEEP/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 2.455ns (29.747%)  route 5.798ns (70.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.839     5.291    MINESWEEP/sw_IBUF[9]
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.415    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.816 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.816    MINESWEEP/nextState2_carry_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.973 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.574     6.547    MINESWEEP/RANDOM/CO[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.321     6.868 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.385     8.254    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.435     4.776    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[0]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 2.455ns (29.747%)  route 5.798ns (70.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.839     5.291    MINESWEEP/sw_IBUF[9]
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.415    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.816 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.816    MINESWEEP/nextState2_carry_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.973 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.574     6.547    MINESWEEP/RANDOM/CO[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.321     6.868 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.385     8.254    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.435     4.776    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[10]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 2.455ns (29.747%)  route 5.798ns (70.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.839     5.291    MINESWEEP/sw_IBUF[9]
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.415    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.816 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.816    MINESWEEP/nextState2_carry_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.973 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.574     6.547    MINESWEEP/RANDOM/CO[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.321     6.868 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.385     8.254    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.435     4.776    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[11]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 2.455ns (29.747%)  route 5.798ns (70.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.839     5.291    MINESWEEP/sw_IBUF[9]
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.415    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.816 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.816    MINESWEEP/nextState2_carry_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.973 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.574     6.547    MINESWEEP/RANDOM/CO[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.321     6.868 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.385     8.254    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.435     4.776    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[12]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 2.455ns (29.747%)  route 5.798ns (70.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.839     5.291    MINESWEEP/sw_IBUF[9]
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.415    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.816 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.816    MINESWEEP/nextState2_carry_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.973 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.574     6.547    MINESWEEP/RANDOM/CO[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.321     6.868 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.385     8.254    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.435     4.776    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[13]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 2.455ns (29.747%)  route 5.798ns (70.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.839     5.291    MINESWEEP/sw_IBUF[9]
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.415    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.816 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.816    MINESWEEP/nextState2_carry_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.973 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.574     6.547    MINESWEEP/RANDOM/CO[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.321     6.868 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.385     8.254    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.435     4.776    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[14]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 2.455ns (29.747%)  route 5.798ns (70.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.839     5.291    MINESWEEP/sw_IBUF[9]
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.415    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.816 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.816    MINESWEEP/nextState2_carry_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.973 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.574     6.547    MINESWEEP/RANDOM/CO[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.321     6.868 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.385     8.254    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.435     4.776    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[15]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.254ns  (logic 2.455ns (29.747%)  route 5.798ns (70.253%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.839     5.291    MINESWEEP/sw_IBUF[9]
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.415    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.816 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.816    MINESWEEP/nextState2_carry_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.973 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.574     6.547    MINESWEEP/RANDOM/CO[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.321     6.868 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.385     8.254    MINESWEEP/RANDOM/moveDet
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.435     4.776    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[8]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.788ns  (logic 2.455ns (31.524%)  route 5.333ns (68.476%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.839     5.291    MINESWEEP/sw_IBUF[9]
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.415    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.816 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.816    MINESWEEP/nextState2_carry_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.973 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.574     6.547    MINESWEEP/RANDOM/CO[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.321     6.868 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.920     7.788    MINESWEEP/RANDOM/moveDet
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.437     4.778    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[1]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            MINESWEEP/RANDOM/bombLocation_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.788ns  (logic 2.455ns (31.524%)  route 5.333ns (68.476%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=4, routed)           3.839     5.291    MINESWEEP/sw_IBUF[9]
    SLICE_X4Y51          LUT6 (Prop_lut6_I2_O)        0.124     5.415 r  MINESWEEP/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     5.415    MINESWEEP/nextState2_carry_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.816 r  MINESWEEP/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.816    MINESWEEP/nextState2_carry_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.973 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.574     6.547    MINESWEEP/RANDOM/CO[0]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.321     6.868 r  MINESWEEP/RANDOM/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.920     7.788    MINESWEEP/RANDOM/moveDet
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         1.437     4.778    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y61          FDCE                                         r  MINESWEEP/RANDOM/bombLocation_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.444ns (48.553%)  route 0.470ns (51.447%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X4Y52          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.171     0.329    MINESWEEP/RANDOM/nextState2_carry__0[0]
    SLICE_X4Y52          LUT6 (Prop_lut6_I3_O)        0.045     0.374 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.374    MINESWEEP/RANDOM_n_3
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.502 f  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.299     0.801    MINESWEEP/nextState2
    SLICE_X5Y51          LUT4 (Prop_lut4_I3_O)        0.113     0.914 r  MINESWEEP/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.914    MINESWEEP/nextState[1]
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[1]/C

Slack:                    inf
  Source:                 MINESWEEP/MOVE_FSM.moveTraker_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.445ns (48.609%)  route 0.470ns (51.391%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          LDCE                         0.000     0.000 r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/G
    SLICE_X4Y52          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVE_FSM.moveTraker_reg[12]/Q
                         net (fo=3, routed)           0.171     0.329    MINESWEEP/RANDOM/nextState2_carry__0[0]
    SLICE_X4Y52          LUT6 (Prop_lut6_I3_O)        0.045     0.374 r  MINESWEEP/RANDOM/nextState2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.374    MINESWEEP/RANDOM_n_3
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.502 r  MINESWEEP/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           0.299     0.801    MINESWEEP/nextState2
    SLICE_X5Y51          LUT5 (Prop_lut5_I4_O)        0.114     0.915 r  MINESWEEP/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000     0.915    MINESWEEP/nextState[0]
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.222ns (21.848%)  route 0.794ns (78.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.794     1.016    MINESWEEP/btnU_IBUF
    SLICE_X3Y50          FDCE                                         f  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.222ns (21.848%)  route 0.794ns (78.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.794     1.016    MINESWEEP/btnU_IBUF
    SLICE_X3Y50          FDCE                                         f  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.222ns (21.848%)  route 0.794ns (78.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.794     1.016    MINESWEEP/btnU_IBUF
    SLICE_X3Y50          FDCE                                         f  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.222ns (21.848%)  route 0.794ns (78.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.794     1.016    MINESWEEP/btnU_IBUF
    SLICE_X3Y50          FDCE                                         f  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.864     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y50          FDCE                                         r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.232ns (22.278%)  route 0.809ns (77.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.809     1.040    MINESWEEP/sw_IBUF[2]
    SLICE_X6Y49          SRL16E                                       r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y49          SRL16E                                       r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.222ns (20.777%)  route 0.846ns (79.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.846     1.068    MINESWEEP/btnU_IBUF
    SLICE_X7Y49          FDCE                                         f  MINESWEEP/MOVE_SYNC_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MINESWEEP/MOVE_SYNC_c/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c_0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.222ns (20.777%)  route 0.846ns (79.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.846     1.068    MINESWEEP/btnU_IBUF
    SLICE_X7Y49          FDCE                                         f  MINESWEEP/MOVE_SYNC_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.222ns (20.777%)  route 0.846ns (79.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=97, routed)          0.846     1.068    MINESWEEP/btnU_IBUF
    SLICE_X7Y49          FDCE                                         f  MINESWEEP/MOVE_SYNC_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=129, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y49          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C





