|whack_a_a_mole_game
clk => clk.IN6
rst_n => rst_n.IN11
sw => comb.IN0
c[1] => c[1].IN1
c[2] => c[2].IN1
c[3] => c[3].IN1
c[4] => c[4].IN1
r[1] << scankeyboard_debounce:scankeyboard_debounce_inst.r
r[2] << scankeyboard_debounce:scankeyboard_debounce_inst.r
r[3] << scankeyboard_debounce:scankeyboard_debounce_inst.r
r[4] << scankeyboard_debounce:scankeyboard_debounce_inst.r
seg_data1[0] << seg7:seg7_inst1.seg_data
seg_data1[1] << seg7:seg7_inst1.seg_data
seg_data1[2] << seg7:seg7_inst1.seg_data
seg_data1[3] << seg7:seg7_inst1.seg_data
seg_data1[4] << seg7:seg7_inst1.seg_data
seg_data1[5] << seg7:seg7_inst1.seg_data
seg_data1[6] << seg7:seg7_inst1.seg_data
seg_data2[0] << seg7:seg7_inst2.seg_data
seg_data2[1] << seg7:seg7_inst2.seg_data
seg_data2[2] << seg7:seg7_inst2.seg_data
seg_data2[3] << seg7:seg7_inst2.seg_data
seg_data2[4] << seg7:seg7_inst2.seg_data
seg_data2[5] << seg7:seg7_inst2.seg_data
seg_data2[6] << seg7:seg7_inst2.seg_data
seg_data3[0] << seg7:seg7_inst3.seg_data
seg_data3[1] << seg7:seg7_inst3.seg_data
seg_data3[2] << seg7:seg7_inst3.seg_data
seg_data3[3] << seg7:seg7_inst3.seg_data
seg_data3[4] << seg7:seg7_inst3.seg_data
seg_data3[5] << seg7:seg7_inst3.seg_data
seg_data3[6] << seg7:seg7_inst3.seg_data
seg_data4[0] << seg7:seg7_inst4.seg_data
seg_data4[1] << seg7:seg7_inst4.seg_data
seg_data4[2] << seg7:seg7_inst4.seg_data
seg_data4[3] << seg7:seg7_inst4.seg_data
seg_data4[4] << seg7:seg7_inst4.seg_data
seg_data4[5] << seg7:seg7_inst4.seg_data
seg_data4[6] << seg7:seg7_inst4.seg_data
seg_data5[0] << seg7:seg7_inst5.seg_data
seg_data5[1] << seg7:seg7_inst5.seg_data
seg_data5[2] << seg7:seg7_inst5.seg_data
seg_data5[3] << seg7:seg7_inst5.seg_data
seg_data5[4] << seg7:seg7_inst5.seg_data
seg_data5[5] << seg7:seg7_inst5.seg_data
seg_data5[6] << seg7:seg7_inst5.seg_data
seg_data6[0] << seg7:seg7_inst6.seg_data
seg_data6[1] << seg7:seg7_inst6.seg_data
seg_data6[2] << seg7:seg7_inst6.seg_data
seg_data6[3] << seg7:seg7_inst6.seg_data
seg_data6[4] << seg7:seg7_inst6.seg_data
seg_data6[5] << seg7:seg7_inst6.seg_data
seg_data6[6] << seg7:seg7_inst6.seg_data
vga_hs << vga_driver:vga_driver_inst.vga_hs
vga_vs << vga_driver:vga_driver_inst.vga_vs
vga_rgb[0] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[1] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[2] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[3] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[4] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[5] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[6] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[7] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[8] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[9] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[10] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[11] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[12] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[13] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[14] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[15] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[16] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[17] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[18] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[19] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[20] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[21] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[22] << vga_driver:vga_driver_inst.vga_rgb
vga_rgb[23] << vga_driver:vga_driver_inst.vga_rgb
vga_clk_o << vga_driver:vga_driver_inst.vga_clk_o
vga_blank << vga_driver:vga_driver_inst.vga_blank
vga_sync << vga_driver:vga_driver_inst.vga_sync
beep << autoplay:autoplay_inst.beep_out


|whack_a_a_mole_game|scankeyboard_debounce:scankeyboard_debounce_inst
clk => keyvalue[0]~reg0.CLK
clk => keyvalue[1]~reg0.CLK
clk => keyvalue[2]~reg0.CLK
clk => keyvalue[3]~reg0.CLK
clk => keyvalue[4]~reg0.CLK
clk => keyflag[0].CLK
clk => keyflag[1].CLK
clk => keyflag[2].CLK
clk => keyflag[3].CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => q[0].CLK
clk => q[1].CLK
clk => time_cnt[0].CLK
clk => time_cnt[1].CLK
clk => time_cnt[2].CLK
clk => time_cnt[3].CLK
clk => time_cnt[4].CLK
clk => time_cnt[5].CLK
clk => time_cnt[6].CLK
clk => time_cnt[7].CLK
clk => time_cnt[8].CLK
clk => time_cnt[9].CLK
clk => time_cnt[10].CLK
clk => time_cnt[11].CLK
clk => time_cnt[12].CLK
clk => time_cnt[13].CLK
clk => time_cnt[14].CLK
clk => time_cnt[15].CLK
clk => time_cnt[16].CLK
clk => time_cnt[17].CLK
clk => time_cnt[18].CLK
clk => time_cnt[19].CLK
clk => time_cnt[20].CLK
clk => time_cnt[21].CLK
clk => time_cnt[22].CLK
clk => time_cnt[23].CLK
clk => time_cnt[24].CLK
clk => time_cnt[25].CLK
rst_n => time_cnt[0].ACLR
rst_n => time_cnt[1].ACLR
rst_n => time_cnt[2].ACLR
rst_n => time_cnt[3].ACLR
rst_n => time_cnt[4].ACLR
rst_n => time_cnt[5].ACLR
rst_n => time_cnt[6].ACLR
rst_n => time_cnt[7].ACLR
rst_n => time_cnt[8].ACLR
rst_n => time_cnt[9].ACLR
rst_n => time_cnt[10].ACLR
rst_n => time_cnt[11].ACLR
rst_n => time_cnt[12].ACLR
rst_n => time_cnt[13].ACLR
rst_n => time_cnt[14].ACLR
rst_n => time_cnt[15].ACLR
rst_n => time_cnt[16].ACLR
rst_n => time_cnt[17].ACLR
rst_n => time_cnt[18].ACLR
rst_n => time_cnt[19].ACLR
rst_n => time_cnt[20].ACLR
rst_n => time_cnt[21].ACLR
rst_n => time_cnt[22].ACLR
rst_n => time_cnt[23].ACLR
rst_n => time_cnt[24].ACLR
rst_n => time_cnt[25].ACLR
rst_n => r[1]~reg0.ACLR
rst_n => r[2]~reg0.PRESET
rst_n => r[3]~reg0.PRESET
rst_n => r[4]~reg0.PRESET
rst_n => keyvalue[0]~reg0.ACLR
rst_n => keyvalue[1]~reg0.ACLR
rst_n => keyvalue[2]~reg0.ACLR
rst_n => keyvalue[3]~reg0.ACLR
rst_n => keyvalue[4]~reg0.PRESET
rst_n => q[0].ACLR
rst_n => q[1].ACLR
rst_n => keyflag[0].PRESET
rst_n => keyflag[1].PRESET
rst_n => keyflag[2].PRESET
rst_n => keyflag[3].PRESET
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c[1] => c4[1].DATAIN
c[1] => c3[1].DATAIN
c[1] => c2[1].DATAIN
c[1] => c1[1].DATAIN
c[2] => c4[2].DATAIN
c[2] => c3[2].DATAIN
c[2] => c2[2].DATAIN
c[2] => c1[2].DATAIN
c[3] => c4[3].DATAIN
c[3] => c3[3].DATAIN
c[3] => c2[3].DATAIN
c[3] => c1[3].DATAIN
c[4] => c4[4].DATAIN
c[4] => c3[4].DATAIN
c[4] => c2[4].DATAIN
c[4] => c1[4].DATAIN
keyvalue[0] <= keyvalue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyvalue[1] <= keyvalue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyvalue[2] <= keyvalue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyvalue[3] <= keyvalue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyvalue[4] <= keyvalue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyfinish <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|radom:radom_inst
clk => m[0]~reg0.CLK
clk => m[1]~reg0.CLK
clk => m[2]~reg0.CLK
clk => m[3]~reg0.CLK
rst_n => m[0]~reg0.ACLR
rst_n => m[1]~reg0.ACLR
rst_n => m[2]~reg0.ACLR
rst_n => m[3]~reg0.ACLR
m[0] <= m[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[1] <= m[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[2] <= m[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m[3] <= m[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|whack_a_a_mole_game_ctl:whack_a_a_mole_game_ctl_inst
clk => num[0].CLK
clk => num[1].CLK
clk => num[2].CLK
clk => num[3].CLK
clk => num[4].CLK
clk => num[5].CLK
clk => num[6].CLK
clk => num[7].CLK
clk => num[8].CLK
clk => num[9].CLK
clk => num[10].CLK
clk => num[11].CLK
clk => num[12].CLK
clk => num[13].CLK
clk => num[14].CLK
clk => num[15].CLK
clk => num[16].CLK
clk => num[17].CLK
clk => num[18].CLK
clk => num[19].CLK
clk => num[20].CLK
clk => num[21].CLK
clk => num[22].CLK
clk => num[23].CLK
clk => num[24].CLK
clk => num[25].CLK
clk => num[26].CLK
clk => num[27].CLK
clk => num[28].CLK
clk => num[29].CLK
clk => num[30].CLK
clk => num[31].CLK
clk => m_to_dis[0]~reg0.CLK
clk => m_to_dis[1]~reg0.CLK
clk => m_to_dis[2]~reg0.CLK
clk => m_to_dis[3]~reg0.CLK
clk => state[0]~reg0.CLK
clk => state[1]~reg0.CLK
clk => state[2]~reg0.CLK
clk => state[3]~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => mode~reg0.CLK
clk => page[0]~reg0.CLK
clk => page[1]~reg0.CLK
clk => key_n2[0].CLK
clk => key_n2[1].CLK
clk => key_n2[2].CLK
clk => key_n2[3].CLK
clk => key_n2[4].CLK
clk => key_n2[5].CLK
clk => key_n2[6].CLK
clk => key_n2[7].CLK
clk => key_n2[8].CLK
clk => key_n2[9].CLK
clk => key_n2[10].CLK
clk => key_n2[11].CLK
clk => key_n2[12].CLK
clk => key_n2[13].CLK
clk => key_n2[14].CLK
clk => key_n2[15].CLK
clk => key_n1[0].CLK
clk => key_n1[1].CLK
clk => key_n1[2].CLK
clk => key_n1[3].CLK
clk => key_n1[4].CLK
clk => key_n1[5].CLK
clk => key_n1[6].CLK
clk => key_n1[7].CLK
clk => key_n1[8].CLK
clk => key_n1[9].CLK
clk => key_n1[10].CLK
clk => key_n1[11].CLK
clk => key_n1[12].CLK
clk => key_n1[13].CLK
clk => key_n1[14].CLK
clk => key_n1[15].CLK
clk => key[0].CLK
clk => key[1].CLK
clk => key[2].CLK
clk => key[3].CLK
clk => key[4].CLK
clk => key[5].CLK
clk => key[6].CLK
clk => key[7].CLK
clk => key[8].CLK
clk => key[9].CLK
clk => key[10].CLK
clk => key[11].CLK
clk => key[12].CLK
clk => key[13].CLK
clk => key[14].CLK
clk => key[15].CLK
rst_n => num[0].ACLR
rst_n => num[1].ACLR
rst_n => num[2].ACLR
rst_n => num[3].ACLR
rst_n => num[4].ACLR
rst_n => num[5].ACLR
rst_n => num[6].ACLR
rst_n => num[7].ACLR
rst_n => num[8].ACLR
rst_n => num[9].ACLR
rst_n => num[10].ACLR
rst_n => num[11].ACLR
rst_n => num[12].ACLR
rst_n => num[13].ACLR
rst_n => num[14].ACLR
rst_n => num[15].ACLR
rst_n => num[16].ACLR
rst_n => num[17].ACLR
rst_n => num[18].ACLR
rst_n => num[19].ACLR
rst_n => num[20].ACLR
rst_n => num[21].ACLR
rst_n => num[22].ACLR
rst_n => num[23].ACLR
rst_n => num[24].ACLR
rst_n => num[25].ACLR
rst_n => num[26].ACLR
rst_n => num[27].ACLR
rst_n => num[28].ACLR
rst_n => num[29].ACLR
rst_n => num[30].ACLR
rst_n => num[31].ACLR
rst_n => m_to_dis[0]~reg0.ACLR
rst_n => m_to_dis[1]~reg0.ACLR
rst_n => m_to_dis[2]~reg0.ACLR
rst_n => m_to_dis[3]~reg0.ACLR
rst_n => state[0]~reg0.ACLR
rst_n => state[1]~reg0.ACLR
rst_n => state[2]~reg0.ACLR
rst_n => state[3]~reg0.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => cnt[20].ACLR
rst_n => cnt[21].ACLR
rst_n => cnt[22].ACLR
rst_n => cnt[23].ACLR
rst_n => cnt[24].ACLR
rst_n => cnt[25].ACLR
rst_n => cnt[26].ACLR
rst_n => cnt[27].ACLR
rst_n => cnt[28].ACLR
rst_n => cnt[29].ACLR
rst_n => cnt[30].ACLR
rst_n => cnt[31].ACLR
rst_n => mode~reg0.ACLR
rst_n => page[0]~reg0.ACLR
rst_n => page[1]~reg0.ACLR
rst_n => key[0].ACLR
rst_n => key[1].ACLR
rst_n => key[2].ACLR
rst_n => key[3].ACLR
rst_n => key[4].ACLR
rst_n => key[5].ACLR
rst_n => key[6].ACLR
rst_n => key[7].ACLR
rst_n => key[8].ACLR
rst_n => key[9].ACLR
rst_n => key[10].ACLR
rst_n => key[11].ACLR
rst_n => key[12].ACLR
rst_n => key[13].ACLR
rst_n => key[14].ACLR
rst_n => key[15].ACLR
rst_n => key_n2[0].ACLR
rst_n => key_n2[1].ACLR
rst_n => key_n2[2].ACLR
rst_n => key_n2[3].ACLR
rst_n => key_n2[4].ACLR
rst_n => key_n2[5].ACLR
rst_n => key_n2[6].ACLR
rst_n => key_n2[7].ACLR
rst_n => key_n2[8].ACLR
rst_n => key_n2[9].ACLR
rst_n => key_n2[10].ACLR
rst_n => key_n2[11].ACLR
rst_n => key_n2[12].ACLR
rst_n => key_n2[13].ACLR
rst_n => key_n2[14].ACLR
rst_n => key_n2[15].ACLR
rst_n => key_n1[0].ACLR
rst_n => key_n1[1].ACLR
rst_n => key_n1[2].ACLR
rst_n => key_n1[3].ACLR
rst_n => key_n1[4].ACLR
rst_n => key_n1[5].ACLR
rst_n => key_n1[6].ACLR
rst_n => key_n1[7].ACLR
rst_n => key_n1[8].ACLR
rst_n => key_n1[9].ACLR
rst_n => key_n1[10].ACLR
rst_n => key_n1[11].ACLR
rst_n => key_n1[12].ACLR
rst_n => key_n1[13].ACLR
rst_n => key_n1[14].ACLR
rst_n => key_n1[15].ACLR
keyvalue[0] => Decoder0.IN4
keyvalue[1] => Decoder0.IN3
keyvalue[2] => Decoder0.IN2
keyvalue[3] => Decoder0.IN1
keyvalue[4] => Decoder0.IN0
keyfinish => ~NO_FANOUT~
m[0] => m_to_dis.DATAB
m[1] => m_to_dis.DATAB
m[2] => m_to_dis.DATAB
m[3] => m_to_dis.DATAB
page[0] <= page[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
page[1] <= page[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mode <= mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[0] <= state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[1] <= state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[2] <= state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[3] <= state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_to_dis[0] <= m_to_dis[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_to_dis[1] <= m_to_dis[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_to_dis[2] <= m_to_dis[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m_to_dis[3] <= m_to_dis[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
din[0] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
din[1] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
din[2] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
din[3] <= Mod5.DB_MAX_OUTPUT_PORT_TYPE
din[4] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
din[5] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
din[6] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
din[7] <= Mod4.DB_MAX_OUTPUT_PORT_TYPE
din[8] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
din[9] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
din[10] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
din[11] <= Mod3.DB_MAX_OUTPUT_PORT_TYPE
din[12] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
din[13] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
din[14] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
din[15] <= Mod2.DB_MAX_OUTPUT_PORT_TYPE
din[16] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
din[17] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
din[18] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
din[19] <= Mod1.DB_MAX_OUTPUT_PORT_TYPE
din[20] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
din[21] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
din[22] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE
din[23] <= Mod0.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|vga_display:vga_display_inst
vga_clk => vga_clk.IN2
sys_rst_n => pixel_data[0]~reg0.PRESET
sys_rst_n => pixel_data[1]~reg0.PRESET
sys_rst_n => pixel_data[2]~reg0.PRESET
sys_rst_n => pixel_data[3]~reg0.PRESET
sys_rst_n => pixel_data[4]~reg0.PRESET
sys_rst_n => pixel_data[5]~reg0.PRESET
sys_rst_n => pixel_data[6]~reg0.PRESET
sys_rst_n => pixel_data[7]~reg0.PRESET
sys_rst_n => pixel_data[8]~reg0.PRESET
sys_rst_n => pixel_data[9]~reg0.PRESET
sys_rst_n => pixel_data[10]~reg0.PRESET
sys_rst_n => pixel_data[11]~reg0.PRESET
sys_rst_n => pixel_data[12]~reg0.PRESET
sys_rst_n => pixel_data[13]~reg0.PRESET
sys_rst_n => pixel_data[14]~reg0.PRESET
sys_rst_n => pixel_data[15]~reg0.PRESET
sys_rst_n => pixel_data[16]~reg0.PRESET
sys_rst_n => pixel_data[17]~reg0.PRESET
sys_rst_n => pixel_data[18]~reg0.PRESET
sys_rst_n => pixel_data[19]~reg0.PRESET
sys_rst_n => pixel_data[20]~reg0.PRESET
sys_rst_n => pixel_data[21]~reg0.PRESET
sys_rst_n => pixel_data[22]~reg0.PRESET
sys_rst_n => pixel_data[23]~reg0.PRESET
sys_rst_n => rom1_addr[0].ACLR
sys_rst_n => rom1_addr[1].ACLR
sys_rst_n => rom1_addr[2].ACLR
sys_rst_n => rom1_addr[3].ACLR
sys_rst_n => rom1_addr[4].ACLR
sys_rst_n => rom1_addr[5].ACLR
sys_rst_n => rom1_addr[6].ACLR
sys_rst_n => rom1_addr[7].ACLR
sys_rst_n => rom1_addr[8].ACLR
sys_rst_n => rom1_addr[9].ACLR
sys_rst_n => rom1_addr[10].ACLR
sys_rst_n => rom1_addr[11].ACLR
sys_rst_n => rom1_addr[12].ACLR
sys_rst_n => rom1_addr[13].ACLR
sys_rst_n => rom1_addr[14].ACLR
sys_rst_n => rom2_addr[0].ACLR
sys_rst_n => rom2_addr[1].ACLR
sys_rst_n => rom2_addr[2].ACLR
sys_rst_n => rom2_addr[3].ACLR
sys_rst_n => rom2_addr[4].ACLR
sys_rst_n => rom2_addr[5].ACLR
sys_rst_n => rom2_addr[6].ACLR
sys_rst_n => rom2_addr[7].ACLR
sys_rst_n => rom2_addr[8].ACLR
sys_rst_n => rom2_addr[9].ACLR
sys_rst_n => rom2_addr[10].ACLR
sys_rst_n => rom2_addr[11].ACLR
sys_rst_n => rom2_addr[12].ACLR
sys_rst_n => rom2_addr[13].ACLR
sys_rst_n => rom2_addr[14].ACLR
page[0] => Equal0.IN1
page[0] => Equal1.IN1
page[0] => Equal5.IN0
page[1] => Equal0.IN0
page[1] => Equal1.IN0
page[1] => Equal5.IN1
mode => pixel_data.DATAA
mode => pixel_data.DATAA
mode => pixel_data.DATAA
mode => pixel_data.DATAA
state[0] => Equal2.IN3
state[0] => Equal3.IN3
state[0] => Equal4.IN2
state[1] => Equal2.IN2
state[1] => Equal3.IN2
state[1] => Equal4.IN3
state[2] => Equal2.IN1
state[2] => Equal3.IN1
state[2] => Equal4.IN1
state[3] => Equal2.IN0
state[3] => Equal3.IN0
state[3] => Equal4.IN0
m[0] => Decoder0.IN1
m[0] => LessThan22.IN16
m[0] => Add11.IN18
m[0] => Add14.IN20
m[0] => LessThan22.IN18
m[0] => Add11.IN20
m[0] => Add14.IN22
m[1] => Decoder0.IN0
m[1] => LessThan22.IN17
m[1] => Add11.IN19
m[1] => Add14.IN21
m[2] => Decoder1.IN1
m[2] => LessThan24.IN16
m[2] => Add12.IN14
m[2] => LessThan24.IN22
m[2] => Add12.IN20
m[3] => Decoder1.IN0
m[3] => LessThan24.IN15
m[3] => Add12.IN13
m[3] => LessThan24.IN21
m[3] => Add12.IN19
pixel_xpos[0] => LessThan0.IN22
pixel_xpos[0] => LessThan1.IN22
pixel_xpos[0] => LessThan6.IN22
pixel_xpos[0] => LessThan7.IN22
pixel_xpos[0] => LessThan10.IN22
pixel_xpos[0] => LessThan11.IN22
pixel_xpos[0] => LessThan12.IN22
pixel_xpos[0] => LessThan13.IN22
pixel_xpos[0] => LessThan14.IN22
pixel_xpos[0] => LessThan15.IN22
pixel_xpos[0] => LessThan22.IN22
pixel_xpos[0] => LessThan23.IN22
pixel_xpos[0] => LessThan26.IN22
pixel_xpos[0] => LessThan27.IN22
pixel_xpos[0] => LessThan30.IN22
pixel_xpos[0] => LessThan31.IN22
pixel_xpos[0] => Add8.IN7
pixel_xpos[0] => Add9.IN9
pixel_xpos[0] => Add10.IN9
pixel_xpos[0] => Add13.IN8
pixel_xpos[0] => Equal6.IN10
pixel_xpos[1] => LessThan0.IN21
pixel_xpos[1] => LessThan1.IN21
pixel_xpos[1] => LessThan6.IN21
pixel_xpos[1] => LessThan7.IN21
pixel_xpos[1] => LessThan10.IN21
pixel_xpos[1] => LessThan11.IN21
pixel_xpos[1] => LessThan12.IN21
pixel_xpos[1] => LessThan13.IN21
pixel_xpos[1] => LessThan14.IN21
pixel_xpos[1] => LessThan15.IN21
pixel_xpos[1] => LessThan22.IN21
pixel_xpos[1] => LessThan23.IN21
pixel_xpos[1] => LessThan26.IN21
pixel_xpos[1] => LessThan27.IN21
pixel_xpos[1] => LessThan30.IN21
pixel_xpos[1] => LessThan31.IN21
pixel_xpos[1] => Add8.IN6
pixel_xpos[1] => Add9.IN8
pixel_xpos[1] => Add10.IN8
pixel_xpos[1] => Add13.IN7
pixel_xpos[1] => Equal6.IN9
pixel_xpos[2] => LessThan0.IN20
pixel_xpos[2] => LessThan1.IN20
pixel_xpos[2] => LessThan6.IN20
pixel_xpos[2] => LessThan7.IN20
pixel_xpos[2] => LessThan10.IN20
pixel_xpos[2] => LessThan11.IN20
pixel_xpos[2] => LessThan12.IN20
pixel_xpos[2] => LessThan13.IN20
pixel_xpos[2] => LessThan14.IN20
pixel_xpos[2] => LessThan15.IN20
pixel_xpos[2] => LessThan22.IN20
pixel_xpos[2] => LessThan23.IN20
pixel_xpos[2] => LessThan26.IN20
pixel_xpos[2] => LessThan27.IN20
pixel_xpos[2] => LessThan30.IN20
pixel_xpos[2] => LessThan31.IN20
pixel_xpos[2] => Add8.IN5
pixel_xpos[2] => Add9.IN7
pixel_xpos[2] => Add10.IN7
pixel_xpos[2] => Add13.IN6
pixel_xpos[2] => Equal6.IN8
pixel_xpos[3] => LessThan0.IN19
pixel_xpos[3] => LessThan1.IN19
pixel_xpos[3] => LessThan6.IN19
pixel_xpos[3] => LessThan7.IN19
pixel_xpos[3] => LessThan10.IN19
pixel_xpos[3] => LessThan11.IN19
pixel_xpos[3] => LessThan12.IN19
pixel_xpos[3] => LessThan13.IN19
pixel_xpos[3] => LessThan14.IN19
pixel_xpos[3] => LessThan15.IN19
pixel_xpos[3] => LessThan22.IN19
pixel_xpos[3] => LessThan23.IN19
pixel_xpos[3] => LessThan26.IN19
pixel_xpos[3] => LessThan27.IN19
pixel_xpos[3] => LessThan30.IN19
pixel_xpos[3] => LessThan31.IN19
pixel_xpos[3] => Add8.IN4
pixel_xpos[3] => Add9.IN6
pixel_xpos[3] => Add10.IN6
pixel_xpos[3] => Add13.IN5
pixel_xpos[3] => Equal6.IN7
pixel_xpos[4] => Add0.IN14
pixel_xpos[4] => Add2.IN14
pixel_xpos[4] => Add4.IN14
pixel_xpos[4] => Add6.IN14
pixel_xpos[4] => LessThan0.IN18
pixel_xpos[4] => LessThan1.IN18
pixel_xpos[4] => LessThan6.IN18
pixel_xpos[4] => LessThan7.IN18
pixel_xpos[4] => LessThan10.IN18
pixel_xpos[4] => LessThan11.IN18
pixel_xpos[4] => LessThan12.IN18
pixel_xpos[4] => LessThan13.IN18
pixel_xpos[4] => LessThan14.IN18
pixel_xpos[4] => LessThan15.IN18
pixel_xpos[4] => LessThan22.IN12
pixel_xpos[4] => LessThan23.IN18
pixel_xpos[4] => LessThan26.IN18
pixel_xpos[4] => LessThan27.IN18
pixel_xpos[4] => LessThan30.IN18
pixel_xpos[4] => LessThan31.IN18
pixel_xpos[4] => Equal6.IN6
pixel_xpos[5] => Add0.IN13
pixel_xpos[5] => Add2.IN13
pixel_xpos[5] => Add4.IN13
pixel_xpos[5] => Add6.IN13
pixel_xpos[5] => LessThan0.IN17
pixel_xpos[5] => LessThan1.IN17
pixel_xpos[5] => LessThan6.IN17
pixel_xpos[5] => LessThan7.IN17
pixel_xpos[5] => LessThan10.IN17
pixel_xpos[5] => LessThan11.IN17
pixel_xpos[5] => LessThan12.IN17
pixel_xpos[5] => LessThan13.IN17
pixel_xpos[5] => LessThan14.IN17
pixel_xpos[5] => LessThan15.IN17
pixel_xpos[5] => LessThan22.IN11
pixel_xpos[5] => LessThan23.IN17
pixel_xpos[5] => LessThan26.IN17
pixel_xpos[5] => LessThan27.IN17
pixel_xpos[5] => LessThan30.IN17
pixel_xpos[5] => LessThan31.IN17
pixel_xpos[5] => Equal6.IN5
pixel_xpos[6] => Add0.IN12
pixel_xpos[6] => Add2.IN12
pixel_xpos[6] => Add4.IN12
pixel_xpos[6] => Add6.IN12
pixel_xpos[6] => LessThan0.IN16
pixel_xpos[6] => LessThan1.IN16
pixel_xpos[6] => LessThan6.IN16
pixel_xpos[6] => LessThan7.IN16
pixel_xpos[6] => LessThan10.IN16
pixel_xpos[6] => LessThan11.IN16
pixel_xpos[6] => LessThan12.IN16
pixel_xpos[6] => LessThan13.IN16
pixel_xpos[6] => LessThan14.IN16
pixel_xpos[6] => LessThan15.IN16
pixel_xpos[6] => LessThan22.IN10
pixel_xpos[6] => LessThan23.IN16
pixel_xpos[6] => LessThan26.IN16
pixel_xpos[6] => LessThan27.IN16
pixel_xpos[6] => LessThan30.IN16
pixel_xpos[6] => LessThan31.IN16
pixel_xpos[6] => Equal6.IN4
pixel_xpos[7] => Add0.IN11
pixel_xpos[7] => Add2.IN11
pixel_xpos[7] => Add4.IN11
pixel_xpos[7] => Add6.IN11
pixel_xpos[7] => LessThan0.IN15
pixel_xpos[7] => LessThan1.IN15
pixel_xpos[7] => LessThan6.IN15
pixel_xpos[7] => LessThan7.IN15
pixel_xpos[7] => LessThan10.IN15
pixel_xpos[7] => LessThan11.IN15
pixel_xpos[7] => LessThan12.IN15
pixel_xpos[7] => LessThan13.IN15
pixel_xpos[7] => LessThan14.IN15
pixel_xpos[7] => LessThan15.IN15
pixel_xpos[7] => LessThan22.IN9
pixel_xpos[7] => LessThan23.IN15
pixel_xpos[7] => LessThan26.IN15
pixel_xpos[7] => LessThan27.IN15
pixel_xpos[7] => LessThan30.IN15
pixel_xpos[7] => LessThan31.IN15
pixel_xpos[7] => Equal6.IN3
pixel_xpos[8] => Add0.IN10
pixel_xpos[8] => Add2.IN10
pixel_xpos[8] => Add4.IN10
pixel_xpos[8] => Add6.IN10
pixel_xpos[8] => LessThan0.IN14
pixel_xpos[8] => LessThan1.IN14
pixel_xpos[8] => LessThan6.IN14
pixel_xpos[8] => LessThan7.IN14
pixel_xpos[8] => LessThan10.IN14
pixel_xpos[8] => LessThan11.IN14
pixel_xpos[8] => LessThan12.IN14
pixel_xpos[8] => LessThan13.IN14
pixel_xpos[8] => LessThan14.IN14
pixel_xpos[8] => LessThan15.IN14
pixel_xpos[8] => LessThan22.IN8
pixel_xpos[8] => LessThan23.IN14
pixel_xpos[8] => LessThan26.IN14
pixel_xpos[8] => LessThan27.IN14
pixel_xpos[8] => LessThan30.IN14
pixel_xpos[8] => LessThan31.IN14
pixel_xpos[8] => Equal6.IN2
pixel_xpos[9] => Add0.IN9
pixel_xpos[9] => Add2.IN9
pixel_xpos[9] => Add4.IN9
pixel_xpos[9] => Add6.IN9
pixel_xpos[9] => LessThan0.IN13
pixel_xpos[9] => LessThan1.IN13
pixel_xpos[9] => LessThan6.IN13
pixel_xpos[9] => LessThan7.IN13
pixel_xpos[9] => LessThan10.IN13
pixel_xpos[9] => LessThan11.IN13
pixel_xpos[9] => LessThan12.IN13
pixel_xpos[9] => LessThan13.IN13
pixel_xpos[9] => LessThan14.IN13
pixel_xpos[9] => LessThan15.IN13
pixel_xpos[9] => LessThan22.IN7
pixel_xpos[9] => LessThan23.IN13
pixel_xpos[9] => LessThan26.IN13
pixel_xpos[9] => LessThan27.IN13
pixel_xpos[9] => LessThan30.IN13
pixel_xpos[9] => LessThan31.IN13
pixel_xpos[9] => Equal6.IN1
pixel_xpos[10] => Add0.IN8
pixel_xpos[10] => Add2.IN8
pixel_xpos[10] => Add4.IN8
pixel_xpos[10] => Add6.IN8
pixel_xpos[10] => LessThan0.IN12
pixel_xpos[10] => LessThan1.IN12
pixel_xpos[10] => LessThan6.IN12
pixel_xpos[10] => LessThan7.IN12
pixel_xpos[10] => LessThan10.IN12
pixel_xpos[10] => LessThan11.IN12
pixel_xpos[10] => LessThan12.IN12
pixel_xpos[10] => LessThan13.IN12
pixel_xpos[10] => LessThan14.IN12
pixel_xpos[10] => LessThan15.IN12
pixel_xpos[10] => LessThan22.IN6
pixel_xpos[10] => LessThan23.IN12
pixel_xpos[10] => LessThan26.IN12
pixel_xpos[10] => LessThan27.IN12
pixel_xpos[10] => LessThan30.IN12
pixel_xpos[10] => LessThan31.IN12
pixel_xpos[10] => Equal6.IN0
pixel_ypos[0] => LessThan2.IN22
pixel_ypos[0] => LessThan3.IN22
pixel_ypos[0] => LessThan4.IN22
pixel_ypos[0] => LessThan5.IN22
pixel_ypos[0] => LessThan8.IN22
pixel_ypos[0] => LessThan9.IN22
pixel_ypos[0] => LessThan16.IN22
pixel_ypos[0] => LessThan17.IN22
pixel_ypos[0] => LessThan18.IN22
pixel_ypos[0] => LessThan19.IN22
pixel_ypos[0] => LessThan20.IN22
pixel_ypos[0] => LessThan21.IN22
pixel_ypos[0] => LessThan24.IN14
pixel_ypos[0] => LessThan25.IN22
pixel_ypos[0] => LessThan28.IN22
pixel_ypos[0] => LessThan29.IN22
pixel_ypos[0] => Mux64.IN67
pixel_ypos[0] => Mux129.IN64
pixel_ypos[0] => Mux194.IN64
pixel_ypos[0] => Mux259.IN64
pixel_ypos[0] => Equal7.IN10
pixel_ypos[1] => Add3.IN20
pixel_ypos[1] => Add5.IN20
pixel_ypos[1] => Add7.IN20
pixel_ypos[1] => LessThan2.IN21
pixel_ypos[1] => LessThan3.IN21
pixel_ypos[1] => LessThan4.IN21
pixel_ypos[1] => LessThan5.IN21
pixel_ypos[1] => LessThan8.IN21
pixel_ypos[1] => LessThan9.IN21
pixel_ypos[1] => LessThan16.IN21
pixel_ypos[1] => LessThan17.IN21
pixel_ypos[1] => LessThan18.IN21
pixel_ypos[1] => LessThan19.IN21
pixel_ypos[1] => LessThan20.IN21
pixel_ypos[1] => LessThan21.IN21
pixel_ypos[1] => LessThan24.IN13
pixel_ypos[1] => LessThan25.IN21
pixel_ypos[1] => LessThan28.IN21
pixel_ypos[1] => LessThan29.IN21
pixel_ypos[1] => Mux64.IN66
pixel_ypos[1] => Equal7.IN9
pixel_ypos[2] => Add3.IN19
pixel_ypos[2] => Add5.IN19
pixel_ypos[2] => Add7.IN19
pixel_ypos[2] => LessThan2.IN20
pixel_ypos[2] => LessThan3.IN20
pixel_ypos[2] => LessThan4.IN20
pixel_ypos[2] => LessThan5.IN20
pixel_ypos[2] => LessThan8.IN20
pixel_ypos[2] => LessThan9.IN20
pixel_ypos[2] => LessThan16.IN20
pixel_ypos[2] => LessThan17.IN20
pixel_ypos[2] => LessThan18.IN20
pixel_ypos[2] => LessThan19.IN20
pixel_ypos[2] => LessThan20.IN20
pixel_ypos[2] => LessThan21.IN20
pixel_ypos[2] => LessThan24.IN12
pixel_ypos[2] => LessThan25.IN20
pixel_ypos[2] => LessThan28.IN20
pixel_ypos[2] => LessThan29.IN20
pixel_ypos[2] => Mux64.IN65
pixel_ypos[2] => Equal7.IN8
pixel_ypos[3] => Add3.IN18
pixel_ypos[3] => Add5.IN18
pixel_ypos[3] => Add7.IN18
pixel_ypos[3] => LessThan2.IN19
pixel_ypos[3] => LessThan3.IN19
pixel_ypos[3] => LessThan4.IN19
pixel_ypos[3] => LessThan5.IN19
pixel_ypos[3] => LessThan8.IN19
pixel_ypos[3] => LessThan9.IN19
pixel_ypos[3] => LessThan16.IN19
pixel_ypos[3] => LessThan17.IN19
pixel_ypos[3] => LessThan18.IN19
pixel_ypos[3] => LessThan19.IN19
pixel_ypos[3] => LessThan20.IN19
pixel_ypos[3] => LessThan21.IN19
pixel_ypos[3] => LessThan24.IN11
pixel_ypos[3] => LessThan25.IN19
pixel_ypos[3] => LessThan28.IN19
pixel_ypos[3] => LessThan29.IN19
pixel_ypos[3] => Mux64.IN64
pixel_ypos[3] => Equal7.IN7
pixel_ypos[4] => Add1.IN14
pixel_ypos[4] => Add3.IN17
pixel_ypos[4] => Add5.IN17
pixel_ypos[4] => Add7.IN17
pixel_ypos[4] => LessThan2.IN18
pixel_ypos[4] => LessThan3.IN18
pixel_ypos[4] => LessThan4.IN18
pixel_ypos[4] => LessThan5.IN18
pixel_ypos[4] => LessThan8.IN18
pixel_ypos[4] => LessThan9.IN18
pixel_ypos[4] => LessThan16.IN18
pixel_ypos[4] => LessThan17.IN18
pixel_ypos[4] => LessThan18.IN18
pixel_ypos[4] => LessThan19.IN18
pixel_ypos[4] => LessThan20.IN18
pixel_ypos[4] => LessThan21.IN18
pixel_ypos[4] => LessThan24.IN10
pixel_ypos[4] => LessThan25.IN18
pixel_ypos[4] => LessThan28.IN18
pixel_ypos[4] => LessThan29.IN18
pixel_ypos[4] => Equal7.IN6
pixel_ypos[5] => Add1.IN13
pixel_ypos[5] => Add3.IN16
pixel_ypos[5] => Add5.IN16
pixel_ypos[5] => Add7.IN16
pixel_ypos[5] => LessThan2.IN17
pixel_ypos[5] => LessThan3.IN17
pixel_ypos[5] => LessThan4.IN17
pixel_ypos[5] => LessThan5.IN17
pixel_ypos[5] => LessThan8.IN17
pixel_ypos[5] => LessThan9.IN17
pixel_ypos[5] => LessThan16.IN17
pixel_ypos[5] => LessThan17.IN17
pixel_ypos[5] => LessThan18.IN17
pixel_ypos[5] => LessThan19.IN17
pixel_ypos[5] => LessThan20.IN17
pixel_ypos[5] => LessThan21.IN17
pixel_ypos[5] => LessThan24.IN9
pixel_ypos[5] => LessThan25.IN17
pixel_ypos[5] => LessThan28.IN17
pixel_ypos[5] => LessThan29.IN17
pixel_ypos[5] => Equal7.IN5
pixel_ypos[6] => Add1.IN12
pixel_ypos[6] => Add3.IN15
pixel_ypos[6] => Add5.IN15
pixel_ypos[6] => Add7.IN15
pixel_ypos[6] => LessThan2.IN16
pixel_ypos[6] => LessThan3.IN16
pixel_ypos[6] => LessThan4.IN16
pixel_ypos[6] => LessThan5.IN16
pixel_ypos[6] => LessThan8.IN16
pixel_ypos[6] => LessThan9.IN16
pixel_ypos[6] => LessThan16.IN16
pixel_ypos[6] => LessThan17.IN16
pixel_ypos[6] => LessThan18.IN16
pixel_ypos[6] => LessThan19.IN16
pixel_ypos[6] => LessThan20.IN16
pixel_ypos[6] => LessThan21.IN16
pixel_ypos[6] => LessThan24.IN8
pixel_ypos[6] => LessThan25.IN16
pixel_ypos[6] => LessThan28.IN16
pixel_ypos[6] => LessThan29.IN16
pixel_ypos[6] => Equal7.IN4
pixel_ypos[7] => Add1.IN11
pixel_ypos[7] => Add3.IN14
pixel_ypos[7] => Add5.IN14
pixel_ypos[7] => Add7.IN14
pixel_ypos[7] => LessThan2.IN15
pixel_ypos[7] => LessThan3.IN15
pixel_ypos[7] => LessThan4.IN15
pixel_ypos[7] => LessThan5.IN15
pixel_ypos[7] => LessThan8.IN15
pixel_ypos[7] => LessThan9.IN15
pixel_ypos[7] => LessThan16.IN15
pixel_ypos[7] => LessThan17.IN15
pixel_ypos[7] => LessThan18.IN15
pixel_ypos[7] => LessThan19.IN15
pixel_ypos[7] => LessThan20.IN15
pixel_ypos[7] => LessThan21.IN15
pixel_ypos[7] => LessThan24.IN7
pixel_ypos[7] => LessThan25.IN15
pixel_ypos[7] => LessThan28.IN15
pixel_ypos[7] => LessThan29.IN15
pixel_ypos[7] => Equal7.IN3
pixel_ypos[8] => Add1.IN10
pixel_ypos[8] => Add3.IN13
pixel_ypos[8] => Add5.IN13
pixel_ypos[8] => Add7.IN13
pixel_ypos[8] => LessThan2.IN14
pixel_ypos[8] => LessThan3.IN14
pixel_ypos[8] => LessThan4.IN14
pixel_ypos[8] => LessThan5.IN14
pixel_ypos[8] => LessThan8.IN14
pixel_ypos[8] => LessThan9.IN14
pixel_ypos[8] => LessThan16.IN14
pixel_ypos[8] => LessThan17.IN14
pixel_ypos[8] => LessThan18.IN14
pixel_ypos[8] => LessThan19.IN14
pixel_ypos[8] => LessThan20.IN14
pixel_ypos[8] => LessThan21.IN14
pixel_ypos[8] => LessThan24.IN6
pixel_ypos[8] => LessThan25.IN14
pixel_ypos[8] => LessThan28.IN14
pixel_ypos[8] => LessThan29.IN14
pixel_ypos[8] => Equal7.IN2
pixel_ypos[9] => Add1.IN9
pixel_ypos[9] => Add3.IN12
pixel_ypos[9] => Add5.IN12
pixel_ypos[9] => Add7.IN12
pixel_ypos[9] => LessThan2.IN13
pixel_ypos[9] => LessThan3.IN13
pixel_ypos[9] => LessThan4.IN13
pixel_ypos[9] => LessThan5.IN13
pixel_ypos[9] => LessThan8.IN13
pixel_ypos[9] => LessThan9.IN13
pixel_ypos[9] => LessThan16.IN13
pixel_ypos[9] => LessThan17.IN13
pixel_ypos[9] => LessThan18.IN13
pixel_ypos[9] => LessThan19.IN13
pixel_ypos[9] => LessThan20.IN13
pixel_ypos[9] => LessThan21.IN13
pixel_ypos[9] => LessThan24.IN5
pixel_ypos[9] => LessThan25.IN13
pixel_ypos[9] => LessThan28.IN13
pixel_ypos[9] => LessThan29.IN13
pixel_ypos[9] => Equal7.IN1
pixel_ypos[10] => Add1.IN8
pixel_ypos[10] => Add3.IN11
pixel_ypos[10] => Add5.IN11
pixel_ypos[10] => Add7.IN11
pixel_ypos[10] => LessThan2.IN12
pixel_ypos[10] => LessThan3.IN12
pixel_ypos[10] => LessThan4.IN12
pixel_ypos[10] => LessThan5.IN12
pixel_ypos[10] => LessThan8.IN12
pixel_ypos[10] => LessThan9.IN12
pixel_ypos[10] => LessThan16.IN12
pixel_ypos[10] => LessThan17.IN12
pixel_ypos[10] => LessThan18.IN12
pixel_ypos[10] => LessThan19.IN12
pixel_ypos[10] => LessThan20.IN12
pixel_ypos[10] => LessThan21.IN12
pixel_ypos[10] => LessThan24.IN4
pixel_ypos[10] => LessThan25.IN12
pixel_ypos[10] => LessThan28.IN12
pixel_ypos[10] => LessThan29.IN12
pixel_ypos[10] => Equal7.IN0
pixel_data[0] <= pixel_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[1] <= pixel_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[2] <= pixel_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[3] <= pixel_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[4] <= pixel_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[5] <= pixel_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[6] <= pixel_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[7] <= pixel_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[8] <= pixel_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[9] <= pixel_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[10] <= pixel_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[11] <= pixel_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[12] <= pixel_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[13] <= pixel_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[14] <= pixel_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[15] <= pixel_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[16] <= pixel_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[17] <= pixel_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[18] <= pixel_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[19] <= pixel_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[20] <= pixel_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[21] <= pixel_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[22] <= pixel_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[23] <= pixel_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|vga_display:vga_display_inst|pic1_rom:pic1_rom_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|whack_a_a_mole_game|vga_display:vga_display_inst|pic1_rom:pic1_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_2ga1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ga1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ga1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ga1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ga1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ga1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ga1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ga1:auto_generated.address_a[6]
address_a[7] => altsyncram_2ga1:auto_generated.address_a[7]
address_a[8] => altsyncram_2ga1:auto_generated.address_a[8]
address_a[9] => altsyncram_2ga1:auto_generated.address_a[9]
address_a[10] => altsyncram_2ga1:auto_generated.address_a[10]
address_a[11] => altsyncram_2ga1:auto_generated.address_a[11]
address_a[12] => altsyncram_2ga1:auto_generated.address_a[12]
address_a[13] => altsyncram_2ga1:auto_generated.address_a[13]
address_a[14] => altsyncram_2ga1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ga1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ga1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ga1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ga1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2ga1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2ga1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2ga1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2ga1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2ga1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2ga1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2ga1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2ga1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2ga1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2ga1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2ga1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2ga1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2ga1:auto_generated.q_a[15]
q_a[16] <= altsyncram_2ga1:auto_generated.q_a[16]
q_a[17] <= altsyncram_2ga1:auto_generated.q_a[17]
q_a[18] <= altsyncram_2ga1:auto_generated.q_a[18]
q_a[19] <= altsyncram_2ga1:auto_generated.q_a[19]
q_a[20] <= altsyncram_2ga1:auto_generated.q_a[20]
q_a[21] <= altsyncram_2ga1:auto_generated.q_a[21]
q_a[22] <= altsyncram_2ga1:auto_generated.q_a[22]
q_a[23] <= altsyncram_2ga1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|whack_a_a_mole_game|vga_display:vga_display_inst|pic1_rom:pic1_rom_inst|altsyncram:altsyncram_component|altsyncram_2ga1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_lsa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_lsa:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => rden_a_store.CLK
q_a[0] <= mux_job:mux2.result[0]
q_a[1] <= mux_job:mux2.result[1]
q_a[2] <= mux_job:mux2.result[2]
q_a[3] <= mux_job:mux2.result[3]
q_a[4] <= mux_job:mux2.result[4]
q_a[5] <= mux_job:mux2.result[5]
q_a[6] <= mux_job:mux2.result[6]
q_a[7] <= mux_job:mux2.result[7]
q_a[8] <= mux_job:mux2.result[8]
q_a[9] <= mux_job:mux2.result[9]
q_a[10] <= mux_job:mux2.result[10]
q_a[11] <= mux_job:mux2.result[11]
q_a[12] <= mux_job:mux2.result[12]
q_a[13] <= mux_job:mux2.result[13]
q_a[14] <= mux_job:mux2.result[14]
q_a[15] <= mux_job:mux2.result[15]
q_a[16] <= mux_job:mux2.result[16]
q_a[17] <= mux_job:mux2.result[17]
q_a[18] <= mux_job:mux2.result[18]
q_a[19] <= mux_job:mux2.result[19]
q_a[20] <= mux_job:mux2.result[20]
q_a[21] <= mux_job:mux2.result[21]
q_a[22] <= mux_job:mux2.result[22]
q_a[23] <= mux_job:mux2.result[23]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => ram_block1a64.PORTARE
rden_a => ram_block1a65.PORTARE
rden_a => ram_block1a66.PORTARE
rden_a => ram_block1a67.PORTARE
rden_a => ram_block1a68.PORTARE
rden_a => ram_block1a69.PORTARE
rden_a => ram_block1a70.PORTARE
rden_a => ram_block1a71.PORTARE
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN


|whack_a_a_mole_game|vga_display:vga_display_inst|pic1_rom:pic1_rom_inst|altsyncram:altsyncram_component|altsyncram_2ga1:auto_generated|decode_lsa:rden_decode
data[0] => w_anode302w[1].IN0
data[0] => w_anode315w[1].IN1
data[0] => w_anode323w[1].IN0
data[0] => w_anode331w[1].IN1
data[1] => w_anode302w[2].IN0
data[1] => w_anode315w[2].IN0
data[1] => w_anode323w[2].IN1
data[1] => w_anode331w[2].IN1
enable => w_anode302w[1].IN0
enable => w_anode315w[1].IN0
enable => w_anode323w[1].IN0
enable => w_anode331w[1].IN0
eq[0] <= w_anode302w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode315w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode323w[2].DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|vga_display:vga_display_inst|pic1_rom:pic1_rom_inst|altsyncram:altsyncram_component|altsyncram_2ga1:auto_generated|mux_job:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data1_wire[0].IN0
data[25] => data1_wire[1].IN0
data[26] => data1_wire[2].IN0
data[27] => data1_wire[3].IN0
data[28] => data1_wire[4].IN0
data[29] => data1_wire[5].IN0
data[30] => data1_wire[6].IN0
data[31] => data1_wire[7].IN0
data[32] => data1_wire[8].IN0
data[33] => data1_wire[9].IN0
data[34] => data1_wire[10].IN0
data[35] => data1_wire[11].IN0
data[36] => data1_wire[12].IN0
data[37] => data1_wire[13].IN0
data[38] => data1_wire[14].IN0
data[39] => data1_wire[15].IN0
data[40] => data1_wire[16].IN0
data[41] => data1_wire[17].IN0
data[42] => data1_wire[18].IN0
data[43] => data1_wire[19].IN0
data[44] => data1_wire[20].IN0
data[45] => data1_wire[21].IN0
data[46] => data1_wire[22].IN0
data[47] => data1_wire[23].IN0
data[48] => data2_wire[0].IN0
data[49] => data2_wire[1].IN0
data[50] => data2_wire[2].IN0
data[51] => data2_wire[3].IN0
data[52] => data2_wire[4].IN0
data[53] => data2_wire[5].IN0
data[54] => data2_wire[6].IN0
data[55] => data2_wire[7].IN0
data[56] => data2_wire[8].IN0
data[57] => data2_wire[9].IN0
data[58] => data2_wire[10].IN0
data[59] => data2_wire[11].IN0
data[60] => data2_wire[12].IN0
data[61] => data2_wire[13].IN0
data[62] => data2_wire[14].IN0
data[63] => data2_wire[15].IN0
data[64] => data2_wire[16].IN0
data[65] => data2_wire[17].IN0
data[66] => data2_wire[18].IN0
data[67] => data2_wire[19].IN0
data[68] => data2_wire[20].IN0
data[69] => data2_wire[21].IN0
data[70] => data2_wire[22].IN0
data[71] => data2_wire[23].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[23].IN0
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|whack_a_a_mole_game|vga_display:vga_display_inst|pic2_rom:pic2_rom_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
rden => rden.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|whack_a_a_mole_game|vga_display:vga_display_inst|pic2_rom:pic2_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_3ga1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_3ga1:auto_generated.address_a[0]
address_a[1] => altsyncram_3ga1:auto_generated.address_a[1]
address_a[2] => altsyncram_3ga1:auto_generated.address_a[2]
address_a[3] => altsyncram_3ga1:auto_generated.address_a[3]
address_a[4] => altsyncram_3ga1:auto_generated.address_a[4]
address_a[5] => altsyncram_3ga1:auto_generated.address_a[5]
address_a[6] => altsyncram_3ga1:auto_generated.address_a[6]
address_a[7] => altsyncram_3ga1:auto_generated.address_a[7]
address_a[8] => altsyncram_3ga1:auto_generated.address_a[8]
address_a[9] => altsyncram_3ga1:auto_generated.address_a[9]
address_a[10] => altsyncram_3ga1:auto_generated.address_a[10]
address_a[11] => altsyncram_3ga1:auto_generated.address_a[11]
address_a[12] => altsyncram_3ga1:auto_generated.address_a[12]
address_a[13] => altsyncram_3ga1:auto_generated.address_a[13]
address_a[14] => altsyncram_3ga1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3ga1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_3ga1:auto_generated.q_a[0]
q_a[1] <= altsyncram_3ga1:auto_generated.q_a[1]
q_a[2] <= altsyncram_3ga1:auto_generated.q_a[2]
q_a[3] <= altsyncram_3ga1:auto_generated.q_a[3]
q_a[4] <= altsyncram_3ga1:auto_generated.q_a[4]
q_a[5] <= altsyncram_3ga1:auto_generated.q_a[5]
q_a[6] <= altsyncram_3ga1:auto_generated.q_a[6]
q_a[7] <= altsyncram_3ga1:auto_generated.q_a[7]
q_a[8] <= altsyncram_3ga1:auto_generated.q_a[8]
q_a[9] <= altsyncram_3ga1:auto_generated.q_a[9]
q_a[10] <= altsyncram_3ga1:auto_generated.q_a[10]
q_a[11] <= altsyncram_3ga1:auto_generated.q_a[11]
q_a[12] <= altsyncram_3ga1:auto_generated.q_a[12]
q_a[13] <= altsyncram_3ga1:auto_generated.q_a[13]
q_a[14] <= altsyncram_3ga1:auto_generated.q_a[14]
q_a[15] <= altsyncram_3ga1:auto_generated.q_a[15]
q_a[16] <= altsyncram_3ga1:auto_generated.q_a[16]
q_a[17] <= altsyncram_3ga1:auto_generated.q_a[17]
q_a[18] <= altsyncram_3ga1:auto_generated.q_a[18]
q_a[19] <= altsyncram_3ga1:auto_generated.q_a[19]
q_a[20] <= altsyncram_3ga1:auto_generated.q_a[20]
q_a[21] <= altsyncram_3ga1:auto_generated.q_a[21]
q_a[22] <= altsyncram_3ga1:auto_generated.q_a[22]
q_a[23] <= altsyncram_3ga1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|whack_a_a_mole_game|vga_display:vga_display_inst|pic2_rom:pic2_rom_inst|altsyncram:altsyncram_component|altsyncram_3ga1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_lsa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_lsa:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => rden_a_store.CLK
q_a[0] <= mux_job:mux2.result[0]
q_a[1] <= mux_job:mux2.result[1]
q_a[2] <= mux_job:mux2.result[2]
q_a[3] <= mux_job:mux2.result[3]
q_a[4] <= mux_job:mux2.result[4]
q_a[5] <= mux_job:mux2.result[5]
q_a[6] <= mux_job:mux2.result[6]
q_a[7] <= mux_job:mux2.result[7]
q_a[8] <= mux_job:mux2.result[8]
q_a[9] <= mux_job:mux2.result[9]
q_a[10] <= mux_job:mux2.result[10]
q_a[11] <= mux_job:mux2.result[11]
q_a[12] <= mux_job:mux2.result[12]
q_a[13] <= mux_job:mux2.result[13]
q_a[14] <= mux_job:mux2.result[14]
q_a[15] <= mux_job:mux2.result[15]
q_a[16] <= mux_job:mux2.result[16]
q_a[17] <= mux_job:mux2.result[17]
q_a[18] <= mux_job:mux2.result[18]
q_a[19] <= mux_job:mux2.result[19]
q_a[20] <= mux_job:mux2.result[20]
q_a[21] <= mux_job:mux2.result[21]
q_a[22] <= mux_job:mux2.result[22]
q_a[23] <= mux_job:mux2.result[23]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => ram_block1a64.PORTARE
rden_a => ram_block1a65.PORTARE
rden_a => ram_block1a66.PORTARE
rden_a => ram_block1a67.PORTARE
rden_a => ram_block1a68.PORTARE
rden_a => ram_block1a69.PORTARE
rden_a => ram_block1a70.PORTARE
rden_a => ram_block1a71.PORTARE
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN


|whack_a_a_mole_game|vga_display:vga_display_inst|pic2_rom:pic2_rom_inst|altsyncram:altsyncram_component|altsyncram_3ga1:auto_generated|decode_lsa:rden_decode
data[0] => w_anode302w[1].IN0
data[0] => w_anode315w[1].IN1
data[0] => w_anode323w[1].IN0
data[0] => w_anode331w[1].IN1
data[1] => w_anode302w[2].IN0
data[1] => w_anode315w[2].IN0
data[1] => w_anode323w[2].IN1
data[1] => w_anode331w[2].IN1
enable => w_anode302w[1].IN0
enable => w_anode315w[1].IN0
enable => w_anode323w[1].IN0
enable => w_anode331w[1].IN0
eq[0] <= w_anode302w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode315w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode323w[2].DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|vga_display:vga_display_inst|pic2_rom:pic2_rom_inst|altsyncram:altsyncram_component|altsyncram_3ga1:auto_generated|mux_job:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data1_wire[0].IN0
data[25] => data1_wire[1].IN0
data[26] => data1_wire[2].IN0
data[27] => data1_wire[3].IN0
data[28] => data1_wire[4].IN0
data[29] => data1_wire[5].IN0
data[30] => data1_wire[6].IN0
data[31] => data1_wire[7].IN0
data[32] => data1_wire[8].IN0
data[33] => data1_wire[9].IN0
data[34] => data1_wire[10].IN0
data[35] => data1_wire[11].IN0
data[36] => data1_wire[12].IN0
data[37] => data1_wire[13].IN0
data[38] => data1_wire[14].IN0
data[39] => data1_wire[15].IN0
data[40] => data1_wire[16].IN0
data[41] => data1_wire[17].IN0
data[42] => data1_wire[18].IN0
data[43] => data1_wire[19].IN0
data[44] => data1_wire[20].IN0
data[45] => data1_wire[21].IN0
data[46] => data1_wire[22].IN0
data[47] => data1_wire[23].IN0
data[48] => data2_wire[0].IN0
data[49] => data2_wire[1].IN0
data[50] => data2_wire[2].IN0
data[51] => data2_wire[3].IN0
data[52] => data2_wire[4].IN0
data[53] => data2_wire[5].IN0
data[54] => data2_wire[6].IN0
data[55] => data2_wire[7].IN0
data[56] => data2_wire[8].IN0
data[57] => data2_wire[9].IN0
data[58] => data2_wire[10].IN0
data[59] => data2_wire[11].IN0
data[60] => data2_wire[12].IN0
data[61] => data2_wire[13].IN0
data[62] => data2_wire[14].IN0
data[63] => data2_wire[15].IN0
data[64] => data2_wire[16].IN0
data[65] => data2_wire[17].IN0
data[66] => data2_wire[18].IN0
data[67] => data2_wire[19].IN0
data[68] => data2_wire[20].IN0
data[69] => data2_wire[21].IN0
data[70] => data2_wire[22].IN0
data[71] => data2_wire[23].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[23].IN0
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|whack_a_a_mole_game|vga_driver:vga_driver_inst
vga_clk => cnt_v[0].CLK
vga_clk => cnt_v[1].CLK
vga_clk => cnt_v[2].CLK
vga_clk => cnt_v[3].CLK
vga_clk => cnt_v[4].CLK
vga_clk => cnt_v[5].CLK
vga_clk => cnt_v[6].CLK
vga_clk => cnt_v[7].CLK
vga_clk => cnt_v[8].CLK
vga_clk => cnt_v[9].CLK
vga_clk => cnt_v[10].CLK
vga_clk => cnt_h[0].CLK
vga_clk => cnt_h[1].CLK
vga_clk => cnt_h[2].CLK
vga_clk => cnt_h[3].CLK
vga_clk => cnt_h[4].CLK
vga_clk => cnt_h[5].CLK
vga_clk => cnt_h[6].CLK
vga_clk => cnt_h[7].CLK
vga_clk => cnt_h[8].CLK
vga_clk => cnt_h[9].CLK
vga_clk => cnt_h[10].CLK
vga_clk => vga_clk_o.DATAIN
sys_rst_n => cnt_h[0].ACLR
sys_rst_n => cnt_h[1].ACLR
sys_rst_n => cnt_h[2].ACLR
sys_rst_n => cnt_h[3].ACLR
sys_rst_n => cnt_h[4].ACLR
sys_rst_n => cnt_h[5].ACLR
sys_rst_n => cnt_h[6].ACLR
sys_rst_n => cnt_h[7].ACLR
sys_rst_n => cnt_h[8].ACLR
sys_rst_n => cnt_h[9].ACLR
sys_rst_n => cnt_h[10].ACLR
sys_rst_n => cnt_v[0].ACLR
sys_rst_n => cnt_v[1].ACLR
sys_rst_n => cnt_v[2].ACLR
sys_rst_n => cnt_v[3].ACLR
sys_rst_n => cnt_v[4].ACLR
sys_rst_n => cnt_v[5].ACLR
sys_rst_n => cnt_v[6].ACLR
sys_rst_n => cnt_v[7].ACLR
sys_rst_n => cnt_v[8].ACLR
sys_rst_n => cnt_v[9].ACLR
sys_rst_n => cnt_v[10].ACLR
vga_hs <= LessThan2.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[3] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[4] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[5] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[6] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[7] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[8] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[9] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[10] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[11] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[12] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[13] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[14] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[15] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[16] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[17] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[18] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[19] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[20] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[21] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[22] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[23] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_clk_o <= vga_clk.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank.DB_MAX_OUTPUT_PORT_TYPE
vga_sync <= <VCC>
pixel_data[0] => vga_rgb.DATAB
pixel_data[1] => vga_rgb.DATAB
pixel_data[2] => vga_rgb.DATAB
pixel_data[3] => vga_rgb.DATAB
pixel_data[4] => vga_rgb.DATAB
pixel_data[5] => vga_rgb.DATAB
pixel_data[6] => vga_rgb.DATAB
pixel_data[7] => vga_rgb.DATAB
pixel_data[8] => vga_rgb.DATAB
pixel_data[9] => vga_rgb.DATAB
pixel_data[10] => vga_rgb.DATAB
pixel_data[11] => vga_rgb.DATAB
pixel_data[12] => vga_rgb.DATAB
pixel_data[13] => vga_rgb.DATAB
pixel_data[14] => vga_rgb.DATAB
pixel_data[15] => vga_rgb.DATAB
pixel_data[16] => vga_rgb.DATAB
pixel_data[17] => vga_rgb.DATAB
pixel_data[18] => vga_rgb.DATAB
pixel_data[19] => vga_rgb.DATAB
pixel_data[20] => vga_rgb.DATAB
pixel_data[21] => vga_rgb.DATAB
pixel_data[22] => vga_rgb.DATAB
pixel_data[23] => vga_rgb.DATAB
pixel_xpos[0] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[1] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[2] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[3] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[4] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[5] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[6] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[7] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[8] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[9] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[10] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[0] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[1] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[2] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[3] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[4] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[5] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[6] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[7] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[8] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[9] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[10] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|seg7:seg7_inst1
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
seg_data[0] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|seg7:seg7_inst2
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
seg_data[0] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|seg7:seg7_inst3
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
seg_data[0] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|seg7:seg7_inst4
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
seg_data[0] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|seg7:seg7_inst5
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
seg_data[0] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|seg7:seg7_inst6
d[0] => Decoder0.IN3
d[1] => Decoder0.IN2
d[2] => Decoder0.IN1
d[3] => Decoder0.IN0
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
rst_n => seg_data.OUTPUTSELECT
seg_data[0] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[1] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[2] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[3] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[4] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[5] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE
seg_data[6] <= seg_data.DB_MAX_OUTPUT_PORT_TYPE


|whack_a_a_mole_game|autoplay:autoplay_inst
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => cnt[25].CLK
clk => cnt[26].CLK
clk => cnt[27].CLK
clk => cnt[28].CLK
clk => cnt[29].CLK
clk => cnt[30].CLK
clk => cnt[31].CLK
clk => beep_out~reg0.CLK
clk => SLen1[0].CLK
clk => SLen1[1].CLK
clk => SLen1[2].CLK
clk => SLen1[3].CLK
clk => SLen1[4].CLK
clk => SLen1[5].CLK
clk => SLen1[6].CLK
clk => SLen1[7].CLK
clk => dis_fre[0].CLK
clk => dis_fre[1].CLK
clk => dis_fre[2].CLK
clk => dis_fre[3].CLK
clk => fre_cnt_cur[0].CLK
clk => fre_cnt_cur[1].CLK
clk => fre_cnt_cur[2].CLK
clk => fre_cnt_cur[3].CLK
clk => fre_cnt_cur[4].CLK
clk => fre_cnt_cur[5].CLK
clk => fre_cnt_cur[6].CLK
clk => fre_cnt_cur[7].CLK
clk => fre_cnt_cur[8].CLK
clk => fre_cnt_cur[9].CLK
clk => fre_cnt_cur[10].CLK
clk => fre_cnt_cur[11].CLK
clk => fre_cnt_cur[12].CLK
clk => fre_cnt_cur[13].CLK
clk => fre_cnt_cur[14].CLK
clk => fre_cnt_cur[15].CLK
clk => fre_cnt_cur[16].CLK
clk => fre_cnt_cur[17].CLK
clk => fre_cnt_cur[18].CLK
clk => fre_cnt_cur[19].CLK
clk => fre_cnt_cur[20].CLK
clk => fre_cnt_cur[21].CLK
clk => fre_cnt_cur[22].CLK
clk => fre_cnt_cur[23].CLK
clk => fre_cnt_cur[24].CLK
clk => fre_cnt_cur[25].CLK
clk => fre_cnt_cur[26].CLK
clk => fre_cnt_cur[27].CLK
clk => fre_cnt_cur[28].CLK
clk => fre_cnt_cur[29].CLK
clk => fre_cnt_cur[30].CLK
clk => fre_cnt_cur[31].CLK
clk => CurrentFre[0].CLK
clk => CurrentFre[1].CLK
clk => CurrentFre[2].CLK
clk => CurrentFre[3].CLK
clk => CurrentFre[4].CLK
clk => CurrentFre[5].CLK
clk => CurrentFre[6].CLK
clk => CurrentFre[7].CLK
clk => CurrentFre[8].CLK
clk => CurrentFre[9].CLK
clk => CurrentFre[10].CLK
clk => CurrentFre[11].CLK
clk => CurrentFre[12].CLK
clk => CurrentFre[13].CLK
clk => CurrentFre[14].CLK
clk => CurrentFre[15].CLK
clk => dis[0]~reg0.CLK
clk => dis[1]~reg0.CLK
clk => dis[2]~reg0.CLK
clk => dis[3]~reg0.CLK
clk => dis[4]~reg0.CLK
clk => dis[5]~reg0.CLK
clk => dis[6]~reg0.CLK
clk => dis[7]~reg0.CLK
clk => dis[8]~reg0.CLK
clk => dis[9]~reg0.CLK
clk => dis[10]~reg0.CLK
clk => dis[11]~reg0.CLK
clk => dis[12]~reg0.CLK
clk => dis[13]~reg0.CLK
clk => dis[14]~reg0.CLK
clk => dis[15]~reg0.CLK
clk => cnt1[0].CLK
clk => cnt1[1].CLK
clk => cnt1[2].CLK
clk => cnt1[3].CLK
clk => cnt1[4].CLK
clk => cnt1[5].CLK
clk => cnt1[6].CLK
clk => cnt1[7].CLK
clk => cnt1[8].CLK
clk => cnt1[9].CLK
clk => cnt1[10].CLK
clk => cnt1[11].CLK
clk => cnt1[12].CLK
clk => cnt1[13].CLK
clk => cnt1[14].CLK
clk => cnt1[15].CLK
clk => cnt1[16].CLK
clk => cnt1[17].CLK
clk => cnt1[18].CLK
clk => cnt1[19].CLK
clk => cnt1[20].CLK
clk => cnt1[21].CLK
clk => cnt1[22].CLK
clk => cnt1[23].CLK
clk => cnt1[24].CLK
clk => cnt1[25].CLK
clk => cnt1[26].CLK
clk => cnt1[27].CLK
clk => cnt1[28].CLK
clk => cnt1[29].CLK
clk => cnt1[30].CLK
clk => cnt1[31].CLK
clk => FD[0].CLK
clk => FD[1].CLK
clk => FD[2].CLK
clk => FD[3].CLK
clk => FD[4].CLK
clk => FD[5].CLK
clk => FD[6].CLK
clk => FD[7].CLK
clk => XG[0].CLK
clk => XG[1].CLK
clk => XG[2].CLK
clk => XG[3].CLK
clk => XG[4].CLK
clk => XG[5].CLK
clk => XG[6].CLK
clk => XG[7].CLK
clk => SLen[0].CLK
clk => SLen[1].CLK
clk => SLen[2].CLK
clk => SLen[3].CLK
clk => SLen[4].CLK
clk => SLen[5].CLK
clk => SLen[6].CLK
clk => SLen[7].CLK
clk => SH[0].CLK
clk => SH[1].CLK
clk => SH[2].CLK
clk => SH[3].CLK
clk => SH[4].CLK
clk => SH[5].CLK
clk => SH[6].CLK
clk => SH[7].CLK
clk => SM[0].CLK
clk => SM[1].CLK
clk => SM[2].CLK
clk => SM[3].CLK
clk => SM[4].CLK
clk => SM[5].CLK
clk => SM[6].CLK
clk => SM[7].CLK
clk => SL[0].CLK
clk => SL[1].CLK
clk => SL[2].CLK
clk => SL[3].CLK
clk => SL[4].CLK
clk => SL[5].CLK
clk => SL[6].CLK
clk => SL[7].CLK
clk => LDiv2[0].CLK
clk => LDiv2[1].CLK
clk => LDiv2[2].CLK
clk => LDiv2[3].CLK
clk => LDiv2[4].CLK
clk => LDiv2[5].CLK
clk => LDiv2[6].CLK
clk => LDiv2[7].CLK
clk => LDiv2[8].CLK
clk => LDiv2[9].CLK
clk => LDiv2[10].CLK
clk => LDiv2[11].CLK
clk => LDiv2[12].CLK
clk => LDiv2[13].CLK
clk => LDiv2[14].CLK
clk => LDiv2[15].CLK
clk => LDiv2[16].CLK
clk => LDiv2[17].CLK
clk => LDiv2[18].CLK
clk => LDiv2[19].CLK
clk => LDiv2[20].CLK
clk => LDiv2[21].CLK
clk => LDiv2[22].CLK
clk => LDiv2[23].CLK
clk => LDiv2[24].CLK
clk => LDiv2[25].CLK
clk => LDiv2[26].CLK
clk => LDiv2[27].CLK
clk => LDiv2[28].CLK
clk => LDiv2[29].CLK
clk => LDiv2[30].CLK
clk => LDiv2[31].CLK
clk => LDiv1[0].CLK
clk => LDiv1[1].CLK
clk => LDiv1[2].CLK
clk => LDiv1[3].CLK
clk => LDiv1[4].CLK
clk => LDiv1[5].CLK
clk => LDiv1[6].CLK
clk => LDiv1[7].CLK
clk => LDiv1[8].CLK
clk => LDiv1[9].CLK
clk => LDiv1[10].CLK
clk => LDiv1[11].CLK
clk => LDiv1[12].CLK
clk => LDiv1[13].CLK
clk => LDiv1[14].CLK
clk => LDiv1[15].CLK
clk => LDiv1[16].CLK
clk => LDiv1[17].CLK
clk => LDiv1[18].CLK
clk => LDiv1[19].CLK
clk => LDiv1[20].CLK
clk => LDiv1[21].CLK
clk => LDiv1[22].CLK
clk => LDiv1[23].CLK
clk => LDiv1[24].CLK
clk => LDiv1[25].CLK
clk => LDiv1[26].CLK
clk => LDiv1[27].CLK
clk => LDiv1[28].CLK
clk => LDiv1[29].CLK
clk => LDiv1[30].CLK
clk => LDiv1[31].CLK
clk => LDiv[0].CLK
clk => LDiv[1].CLK
clk => LDiv[2].CLK
clk => LDiv[3].CLK
clk => LDiv[4].CLK
clk => LDiv[5].CLK
clk => LDiv[6].CLK
clk => LDiv[7].CLK
clk => LDiv[8].CLK
clk => LDiv[9].CLK
clk => LDiv[10].CLK
clk => LDiv[11].CLK
clk => LDiv[12].CLK
clk => LDiv[13].CLK
clk => LDiv[14].CLK
clk => LDiv[15].CLK
clk => LDiv[16].CLK
clk => LDiv[17].CLK
clk => LDiv[18].CLK
clk => LDiv[19].CLK
clk => LDiv[20].CLK
clk => LDiv[21].CLK
clk => LDiv[22].CLK
clk => LDiv[23].CLK
clk => LDiv[24].CLK
clk => LDiv[25].CLK
clk => LDiv[26].CLK
clk => LDiv[27].CLK
clk => LDiv[28].CLK
clk => LDiv[29].CLK
clk => LDiv[30].CLK
clk => LDiv[31].CLK
clk => LDiv4[0].CLK
clk => LDiv4[1].CLK
clk => LDiv4[2].CLK
clk => LDiv4[3].CLK
clk => LDiv4[4].CLK
clk => LDiv4[5].CLK
clk => LDiv4[6].CLK
clk => LDiv4[7].CLK
clk => LDiv4[8].CLK
clk => LDiv4[9].CLK
clk => LDiv4[10].CLK
clk => LDiv4[11].CLK
clk => LDiv4[12].CLK
clk => LDiv4[13].CLK
clk => LDiv4[14].CLK
clk => LDiv4[15].CLK
clk => LDiv4[16].CLK
clk => LDiv4[17].CLK
clk => LDiv4[18].CLK
clk => LDiv4[19].CLK
clk => LDiv4[20].CLK
clk => LDiv4[21].CLK
clk => LDiv4[22].CLK
clk => LDiv4[23].CLK
clk => LDiv4[24].CLK
clk => LDiv4[25].CLK
clk => LDiv4[26].CLK
clk => LDiv4[27].CLK
clk => LDiv4[28].CLK
clk => LDiv4[29].CLK
clk => LDiv4[30].CLK
clk => LDiv4[31].CLK
clk => LDiv0[0].CLK
clk => LDiv0[1].CLK
clk => LDiv0[2].CLK
clk => LDiv0[3].CLK
clk => LDiv0[4].CLK
clk => LDiv0[5].CLK
clk => LDiv0[6].CLK
clk => LDiv0[7].CLK
clk => LDiv0[8].CLK
clk => LDiv0[9].CLK
clk => LDiv0[10].CLK
clk => LDiv0[11].CLK
clk => LDiv0[12].CLK
clk => LDiv0[13].CLK
clk => LDiv0[14].CLK
clk => LDiv0[15].CLK
clk => LDiv0[16].CLK
clk => LDiv0[17].CLK
clk => LDiv0[18].CLK
clk => LDiv0[19].CLK
clk => LDiv0[20].CLK
clk => LDiv0[21].CLK
clk => LDiv0[22].CLK
clk => LDiv0[23].CLK
clk => LDiv0[24].CLK
clk => LDiv0[25].CLK
clk => LDiv0[26].CLK
clk => LDiv0[27].CLK
clk => LDiv0[28].CLK
clk => LDiv0[29].CLK
clk => LDiv0[30].CLK
clk => LDiv0[31].CLK
clk => Length[0].CLK
clk => Length[1].CLK
clk => Length[2].CLK
clk => Length[3].CLK
clk => Length[4].CLK
clk => Length[5].CLK
clk => Length[6].CLK
clk => Length[7].CLK
clk => Length[8].CLK
clk => Length[9].CLK
clk => Length[10].CLK
clk => Length[11].CLK
clk => Length[12].CLK
clk => Length[13].CLK
clk => Length[14].CLK
clk => Length[15].CLK
clk => Tone[0].CLK
clk => Tone[1].CLK
clk => Tone[2].CLK
clk => Tone[3].CLK
clk => Tone[4].CLK
clk => Tone[5].CLK
clk => Tone[6].CLK
clk => Tone[7].CLK
clk => Tone[8].CLK
clk => Tone[9].CLK
clk => Tone[10].CLK
clk => Tone[11].CLK
clk => Tone[12].CLK
clk => Tone[13].CLK
clk => Tone[14].CLK
clk => Tone[15].CLK
clk => Point[0].CLK
clk => Point[1].CLK
clk => Point[2].CLK
clk => Point[3].CLK
clk => Point[4].CLK
clk => Point[5].CLK
clk => Point[6].CLK
clk => Point[7].CLK
clk => Point[8].CLK
clk => Point[9].CLK
clk => Point[10].CLK
clk => state~11.DATAIN
rst_n => dis_fre[0].ACLR
rst_n => dis_fre[1].ACLR
rst_n => dis_fre[2].ACLR
rst_n => dis_fre[3].ACLR
rst_n => fre_cnt_cur[0].ACLR
rst_n => fre_cnt_cur[1].ACLR
rst_n => fre_cnt_cur[2].ACLR
rst_n => fre_cnt_cur[3].ACLR
rst_n => fre_cnt_cur[4].ACLR
rst_n => fre_cnt_cur[5].ACLR
rst_n => fre_cnt_cur[6].ACLR
rst_n => fre_cnt_cur[7].ACLR
rst_n => fre_cnt_cur[8].ACLR
rst_n => fre_cnt_cur[9].ACLR
rst_n => fre_cnt_cur[10].ACLR
rst_n => fre_cnt_cur[11].ACLR
rst_n => fre_cnt_cur[12].ACLR
rst_n => fre_cnt_cur[13].ACLR
rst_n => fre_cnt_cur[14].ACLR
rst_n => fre_cnt_cur[15].ACLR
rst_n => fre_cnt_cur[16].ACLR
rst_n => fre_cnt_cur[17].ACLR
rst_n => fre_cnt_cur[18].ACLR
rst_n => fre_cnt_cur[19].ACLR
rst_n => fre_cnt_cur[20].ACLR
rst_n => fre_cnt_cur[21].ACLR
rst_n => fre_cnt_cur[22].ACLR
rst_n => fre_cnt_cur[23].ACLR
rst_n => fre_cnt_cur[24].ACLR
rst_n => fre_cnt_cur[25].ACLR
rst_n => fre_cnt_cur[26].ACLR
rst_n => fre_cnt_cur[27].ACLR
rst_n => fre_cnt_cur[28].ACLR
rst_n => fre_cnt_cur[29].ACLR
rst_n => fre_cnt_cur[30].ACLR
rst_n => fre_cnt_cur[31].ACLR
rst_n => CurrentFre[0].ACLR
rst_n => CurrentFre[1].ACLR
rst_n => CurrentFre[2].ACLR
rst_n => CurrentFre[3].ACLR
rst_n => CurrentFre[4].ACLR
rst_n => CurrentFre[5].ACLR
rst_n => CurrentFre[6].ACLR
rst_n => CurrentFre[7].ACLR
rst_n => CurrentFre[8].ACLR
rst_n => CurrentFre[9].ACLR
rst_n => CurrentFre[10].ACLR
rst_n => CurrentFre[11].ACLR
rst_n => CurrentFre[12].ACLR
rst_n => CurrentFre[13].ACLR
rst_n => CurrentFre[14].ACLR
rst_n => CurrentFre[15].ACLR
rst_n => dis[0]~reg0.ACLR
rst_n => dis[1]~reg0.ACLR
rst_n => dis[2]~reg0.ACLR
rst_n => dis[3]~reg0.ACLR
rst_n => dis[4]~reg0.ACLR
rst_n => dis[5]~reg0.ACLR
rst_n => dis[6]~reg0.ACLR
rst_n => dis[7]~reg0.ACLR
rst_n => dis[8]~reg0.ACLR
rst_n => dis[9]~reg0.ACLR
rst_n => dis[10]~reg0.ACLR
rst_n => dis[11]~reg0.ACLR
rst_n => dis[12]~reg0.ACLR
rst_n => dis[13]~reg0.ACLR
rst_n => dis[14]~reg0.ACLR
rst_n => dis[15]~reg0.ACLR
rst_n => cnt1[0].ACLR
rst_n => cnt1[1].ACLR
rst_n => cnt1[2].ACLR
rst_n => cnt1[3].ACLR
rst_n => cnt1[4].ACLR
rst_n => cnt1[5].ACLR
rst_n => cnt1[6].ACLR
rst_n => cnt1[7].ACLR
rst_n => cnt1[8].ACLR
rst_n => cnt1[9].ACLR
rst_n => cnt1[10].ACLR
rst_n => cnt1[11].ACLR
rst_n => cnt1[12].ACLR
rst_n => cnt1[13].ACLR
rst_n => cnt1[14].ACLR
rst_n => cnt1[15].ACLR
rst_n => cnt1[16].ACLR
rst_n => cnt1[17].ACLR
rst_n => cnt1[18].ACLR
rst_n => cnt1[19].ACLR
rst_n => cnt1[20].ACLR
rst_n => cnt1[21].ACLR
rst_n => cnt1[22].ACLR
rst_n => cnt1[23].ACLR
rst_n => cnt1[24].ACLR
rst_n => cnt1[25].ACLR
rst_n => cnt1[26].ACLR
rst_n => cnt1[27].ACLR
rst_n => cnt1[28].ACLR
rst_n => cnt1[29].ACLR
rst_n => cnt1[30].ACLR
rst_n => cnt1[31].ACLR
rst_n => FD[0].ACLR
rst_n => FD[1].ACLR
rst_n => FD[2].ACLR
rst_n => FD[3].ACLR
rst_n => FD[4].ACLR
rst_n => FD[5].ACLR
rst_n => FD[6].ACLR
rst_n => FD[7].ACLR
rst_n => XG[0].ACLR
rst_n => XG[1].ACLR
rst_n => XG[2].ACLR
rst_n => XG[3].ACLR
rst_n => XG[4].ACLR
rst_n => XG[5].ACLR
rst_n => XG[6].ACLR
rst_n => XG[7].ACLR
rst_n => SLen[0].ACLR
rst_n => SLen[1].ACLR
rst_n => SLen[2].ACLR
rst_n => SLen[3].ACLR
rst_n => SLen[4].ACLR
rst_n => SLen[5].ACLR
rst_n => SLen[6].ACLR
rst_n => SLen[7].ACLR
rst_n => SH[0].ACLR
rst_n => SH[1].ACLR
rst_n => SH[2].ACLR
rst_n => SH[3].ACLR
rst_n => SH[4].ACLR
rst_n => SH[5].ACLR
rst_n => SH[6].ACLR
rst_n => SH[7].ACLR
rst_n => SM[0].ACLR
rst_n => SM[1].ACLR
rst_n => SM[2].ACLR
rst_n => SM[3].ACLR
rst_n => SM[4].ACLR
rst_n => SM[5].ACLR
rst_n => SM[6].ACLR
rst_n => SM[7].ACLR
rst_n => SL[0].ACLR
rst_n => SL[1].ACLR
rst_n => SL[2].ACLR
rst_n => SL[3].ACLR
rst_n => SL[4].ACLR
rst_n => SL[5].ACLR
rst_n => SL[6].ACLR
rst_n => SL[7].ACLR
rst_n => LDiv2[0].ACLR
rst_n => LDiv2[1].ACLR
rst_n => LDiv2[2].ACLR
rst_n => LDiv2[3].ACLR
rst_n => LDiv2[4].ACLR
rst_n => LDiv2[5].ACLR
rst_n => LDiv2[6].ACLR
rst_n => LDiv2[7].ACLR
rst_n => LDiv2[8].ACLR
rst_n => LDiv2[9].ACLR
rst_n => LDiv2[10].ACLR
rst_n => LDiv2[11].ACLR
rst_n => LDiv2[12].ACLR
rst_n => LDiv2[13].ACLR
rst_n => LDiv2[14].ACLR
rst_n => LDiv2[15].ACLR
rst_n => LDiv2[16].ACLR
rst_n => LDiv2[17].ACLR
rst_n => LDiv2[18].ACLR
rst_n => LDiv2[19].ACLR
rst_n => LDiv2[20].ACLR
rst_n => LDiv2[21].ACLR
rst_n => LDiv2[22].ACLR
rst_n => LDiv2[23].ACLR
rst_n => LDiv2[24].ACLR
rst_n => LDiv2[25].ACLR
rst_n => LDiv2[26].ACLR
rst_n => LDiv2[27].ACLR
rst_n => LDiv2[28].ACLR
rst_n => LDiv2[29].ACLR
rst_n => LDiv2[30].ACLR
rst_n => LDiv2[31].ACLR
rst_n => LDiv1[0].ACLR
rst_n => LDiv1[1].ACLR
rst_n => LDiv1[2].ACLR
rst_n => LDiv1[3].ACLR
rst_n => LDiv1[4].ACLR
rst_n => LDiv1[5].ACLR
rst_n => LDiv1[6].ACLR
rst_n => LDiv1[7].ACLR
rst_n => LDiv1[8].ACLR
rst_n => LDiv1[9].ACLR
rst_n => LDiv1[10].ACLR
rst_n => LDiv1[11].ACLR
rst_n => LDiv1[12].ACLR
rst_n => LDiv1[13].ACLR
rst_n => LDiv1[14].ACLR
rst_n => LDiv1[15].ACLR
rst_n => LDiv1[16].ACLR
rst_n => LDiv1[17].ACLR
rst_n => LDiv1[18].ACLR
rst_n => LDiv1[19].ACLR
rst_n => LDiv1[20].ACLR
rst_n => LDiv1[21].ACLR
rst_n => LDiv1[22].ACLR
rst_n => LDiv1[23].ACLR
rst_n => LDiv1[24].ACLR
rst_n => LDiv1[25].ACLR
rst_n => LDiv1[26].ACLR
rst_n => LDiv1[27].ACLR
rst_n => LDiv1[28].ACLR
rst_n => LDiv1[29].ACLR
rst_n => LDiv1[30].ACLR
rst_n => LDiv1[31].ACLR
rst_n => LDiv[0].ACLR
rst_n => LDiv[1].ACLR
rst_n => LDiv[2].ACLR
rst_n => LDiv[3].ACLR
rst_n => LDiv[4].ACLR
rst_n => LDiv[5].ACLR
rst_n => LDiv[6].ACLR
rst_n => LDiv[7].ACLR
rst_n => LDiv[8].ACLR
rst_n => LDiv[9].ACLR
rst_n => LDiv[10].ACLR
rst_n => LDiv[11].ACLR
rst_n => LDiv[12].ACLR
rst_n => LDiv[13].ACLR
rst_n => LDiv[14].ACLR
rst_n => LDiv[15].ACLR
rst_n => LDiv[16].ACLR
rst_n => LDiv[17].ACLR
rst_n => LDiv[18].ACLR
rst_n => LDiv[19].ACLR
rst_n => LDiv[20].ACLR
rst_n => LDiv[21].ACLR
rst_n => LDiv[22].ACLR
rst_n => LDiv[23].ACLR
rst_n => LDiv[24].ACLR
rst_n => LDiv[25].ACLR
rst_n => LDiv[26].ACLR
rst_n => LDiv[27].ACLR
rst_n => LDiv[28].ACLR
rst_n => LDiv[29].ACLR
rst_n => LDiv[30].ACLR
rst_n => LDiv[31].ACLR
rst_n => LDiv4[0].ACLR
rst_n => LDiv4[1].ACLR
rst_n => LDiv4[2].ACLR
rst_n => LDiv4[3].ACLR
rst_n => LDiv4[4].ACLR
rst_n => LDiv4[5].ACLR
rst_n => LDiv4[6].ACLR
rst_n => LDiv4[7].ACLR
rst_n => LDiv4[8].ACLR
rst_n => LDiv4[9].ACLR
rst_n => LDiv4[10].ACLR
rst_n => LDiv4[11].ACLR
rst_n => LDiv4[12].ACLR
rst_n => LDiv4[13].ACLR
rst_n => LDiv4[14].ACLR
rst_n => LDiv4[15].ACLR
rst_n => LDiv4[16].ACLR
rst_n => LDiv4[17].ACLR
rst_n => LDiv4[18].ACLR
rst_n => LDiv4[19].ACLR
rst_n => LDiv4[20].ACLR
rst_n => LDiv4[21].ACLR
rst_n => LDiv4[22].ACLR
rst_n => LDiv4[23].ACLR
rst_n => LDiv4[24].ACLR
rst_n => LDiv4[25].ACLR
rst_n => LDiv4[26].ACLR
rst_n => LDiv4[27].ACLR
rst_n => LDiv4[28].ACLR
rst_n => LDiv4[29].ACLR
rst_n => LDiv4[30].ACLR
rst_n => LDiv4[31].ACLR
rst_n => LDiv0[0].ACLR
rst_n => LDiv0[1].ACLR
rst_n => LDiv0[2].ACLR
rst_n => LDiv0[3].ACLR
rst_n => LDiv0[4].ACLR
rst_n => LDiv0[5].ACLR
rst_n => LDiv0[6].ACLR
rst_n => LDiv0[7].ACLR
rst_n => LDiv0[8].ACLR
rst_n => LDiv0[9].ACLR
rst_n => LDiv0[10].ACLR
rst_n => LDiv0[11].ACLR
rst_n => LDiv0[12].ACLR
rst_n => LDiv0[13].ACLR
rst_n => LDiv0[14].ACLR
rst_n => LDiv0[15].ACLR
rst_n => LDiv0[16].ACLR
rst_n => LDiv0[17].ACLR
rst_n => LDiv0[18].ACLR
rst_n => LDiv0[19].ACLR
rst_n => LDiv0[20].ACLR
rst_n => LDiv0[21].ACLR
rst_n => LDiv0[22].ACLR
rst_n => LDiv0[23].ACLR
rst_n => LDiv0[24].ACLR
rst_n => LDiv0[25].ACLR
rst_n => LDiv0[26].ACLR
rst_n => LDiv0[27].ACLR
rst_n => LDiv0[28].ACLR
rst_n => LDiv0[29].ACLR
rst_n => LDiv0[30].ACLR
rst_n => LDiv0[31].ACLR
rst_n => Length[0].ACLR
rst_n => Length[1].ACLR
rst_n => Length[2].ACLR
rst_n => Length[3].ACLR
rst_n => Length[4].ACLR
rst_n => Length[5].ACLR
rst_n => Length[6].ACLR
rst_n => Length[7].ACLR
rst_n => Length[8].ACLR
rst_n => Length[9].ACLR
rst_n => Length[10].ACLR
rst_n => Length[11].ACLR
rst_n => Length[12].ACLR
rst_n => Length[13].ACLR
rst_n => Length[14].ACLR
rst_n => Length[15].ACLR
rst_n => Tone[0].ACLR
rst_n => Tone[1].ACLR
rst_n => Tone[2].ACLR
rst_n => Tone[3].ACLR
rst_n => Tone[4].ACLR
rst_n => Tone[5].ACLR
rst_n => Tone[6].ACLR
rst_n => Tone[7].ACLR
rst_n => Tone[8].ACLR
rst_n => Tone[9].ACLR
rst_n => Tone[10].ACLR
rst_n => Tone[11].ACLR
rst_n => Tone[12].ACLR
rst_n => Tone[13].ACLR
rst_n => Tone[14].ACLR
rst_n => Tone[15].ACLR
rst_n => Point[0].ACLR
rst_n => Point[1].ACLR
rst_n => Point[2].ACLR
rst_n => Point[3].ACLR
rst_n => Point[4].ACLR
rst_n => Point[5].ACLR
rst_n => Point[6].ACLR
rst_n => Point[7].ACLR
rst_n => Point[8].ACLR
rst_n => Point[9].ACLR
rst_n => Point[10].ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => cnt[20].ACLR
rst_n => cnt[21].ACLR
rst_n => cnt[22].ACLR
rst_n => cnt[23].ACLR
rst_n => cnt[24].ACLR
rst_n => cnt[25].ACLR
rst_n => cnt[26].ACLR
rst_n => cnt[27].ACLR
rst_n => cnt[28].ACLR
rst_n => cnt[29].ACLR
rst_n => cnt[30].ACLR
rst_n => cnt[31].ACLR
rst_n => beep_out~reg0.ACLR
rst_n => state~13.DATAIN
rst_n => SLen1[7].ENA
rst_n => SLen1[6].ENA
rst_n => SLen1[5].ENA
rst_n => SLen1[4].ENA
rst_n => SLen1[3].ENA
rst_n => SLen1[2].ENA
rst_n => SLen1[1].ENA
rst_n => SLen1[0].ENA
signature[0] => Mux0.IN19
signature[0] => Mux1.IN19
signature[0] => Mux2.IN19
signature[0] => Mux3.IN19
signature[0] => Mux4.IN19
signature[0] => Mux5.IN19
signature[0] => Mux6.IN19
signature[0] => Mux7.IN19
signature[0] => Mux8.IN19
signature[0] => Mux9.IN19
signature[0] => Mux10.IN19
signature[0] => Mux11.IN19
signature[0] => Mux12.IN19
signature[0] => Mux13.IN19
signature[0] => Mux14.IN19
signature[0] => Mux15.IN19
signature[0] => Mux16.IN19
signature[0] => Mux17.IN19
signature[0] => Mux36.IN19
signature[0] => Mux37.IN19
signature[0] => Mux38.IN19
signature[0] => Mux39.IN19
signature[0] => Mux40.IN19
signature[0] => Mux41.IN19
signature[0] => Mux42.IN19
signature[0] => Mux43.IN19
signature[0] => Mux44.IN19
signature[0] => Mux45.IN19
signature[0] => Mux46.IN19
signature[0] => Mux47.IN19
signature[0] => Mux48.IN19
signature[0] => Mux49.IN19
signature[0] => Mux50.IN19
signature[0] => Mux51.IN19
signature[0] => Mux52.IN19
signature[0] => Mux53.IN19
signature[0] => Mux72.IN19
signature[0] => Mux73.IN19
signature[0] => Mux74.IN19
signature[0] => Mux75.IN19
signature[0] => Mux76.IN19
signature[0] => Mux77.IN19
signature[0] => Mux78.IN19
signature[0] => Mux79.IN19
signature[0] => Mux80.IN19
signature[0] => Mux81.IN19
signature[0] => Mux82.IN19
signature[0] => Mux83.IN19
signature[0] => Mux84.IN19
signature[0] => Mux85.IN19
signature[0] => Mux86.IN19
signature[0] => Mux87.IN19
signature[0] => Mux88.IN19
signature[0] => Mux89.IN19
signature[0] => Mux108.IN19
signature[0] => Mux109.IN19
signature[0] => Mux110.IN19
signature[0] => Mux111.IN19
signature[0] => Mux112.IN19
signature[0] => Mux113.IN19
signature[0] => Mux114.IN19
signature[0] => Mux115.IN19
signature[0] => Mux116.IN19
signature[0] => Mux117.IN19
signature[0] => Mux118.IN19
signature[0] => Mux119.IN19
signature[0] => Mux120.IN19
signature[0] => Mux121.IN19
signature[0] => Mux122.IN19
signature[0] => Mux123.IN19
signature[0] => Mux124.IN19
signature[0] => Mux125.IN19
signature[0] => Mux144.IN19
signature[0] => Mux145.IN19
signature[0] => Mux146.IN19
signature[0] => Mux147.IN19
signature[0] => Mux148.IN19
signature[0] => Mux149.IN19
signature[0] => Mux150.IN19
signature[0] => Mux151.IN19
signature[0] => Mux152.IN19
signature[0] => Mux153.IN19
signature[0] => Mux154.IN19
signature[0] => Mux155.IN19
signature[0] => Mux156.IN19
signature[0] => Mux157.IN19
signature[0] => Mux158.IN19
signature[0] => Mux159.IN19
signature[0] => Mux160.IN19
signature[0] => Mux161.IN19
signature[0] => Mux180.IN19
signature[0] => Mux181.IN19
signature[0] => Mux182.IN19
signature[0] => Mux183.IN19
signature[0] => Mux184.IN19
signature[0] => Mux185.IN19
signature[0] => Mux186.IN19
signature[0] => Mux187.IN19
signature[0] => Mux188.IN19
signature[0] => Mux189.IN19
signature[0] => Mux190.IN19
signature[0] => Mux191.IN19
signature[0] => Mux192.IN19
signature[0] => Mux193.IN19
signature[0] => Mux194.IN19
signature[0] => Mux195.IN19
signature[0] => Mux196.IN19
signature[0] => Mux197.IN19
signature[0] => LessThan0.IN10
signature[0] => Mux216.IN19
signature[0] => Mux217.IN19
signature[0] => LessThan2.IN12
signature[0] => Mux220.IN19
signature[0] => Mux221.IN19
signature[0] => LessThan4.IN12
signature[0] => Mux224.IN19
signature[0] => Mux225.IN19
signature[0] => LessThan6.IN12
signature[0] => Mux228.IN19
signature[0] => Mux229.IN19
signature[0] => LessThan8.IN12
signature[0] => Mux232.IN19
signature[0] => Mux233.IN19
signature[0] => LessThan10.IN12
signature[0] => Mux236.IN19
signature[0] => Mux237.IN19
signature[0] => Add2.IN5
signature[0] => Add6.IN5
signature[0] => Add10.IN5
signature[0] => Add14.IN5
signature[0] => Add18.IN5
signature[0] => Add22.IN5
signature[1] => Mux0.IN18
signature[1] => Mux1.IN18
signature[1] => Mux2.IN18
signature[1] => Mux3.IN18
signature[1] => Mux4.IN18
signature[1] => Mux5.IN18
signature[1] => Mux6.IN18
signature[1] => Mux7.IN18
signature[1] => Mux8.IN18
signature[1] => Mux9.IN18
signature[1] => Mux10.IN18
signature[1] => Mux11.IN18
signature[1] => Mux12.IN18
signature[1] => Mux13.IN18
signature[1] => Mux14.IN18
signature[1] => Mux15.IN18
signature[1] => Mux16.IN18
signature[1] => Mux17.IN18
signature[1] => Mux72.IN18
signature[1] => Mux73.IN18
signature[1] => Mux74.IN18
signature[1] => Mux75.IN18
signature[1] => Mux76.IN18
signature[1] => Mux77.IN18
signature[1] => Mux78.IN18
signature[1] => Mux79.IN18
signature[1] => Mux80.IN18
signature[1] => Mux81.IN18
signature[1] => Mux82.IN18
signature[1] => Mux83.IN18
signature[1] => Mux84.IN18
signature[1] => Mux85.IN18
signature[1] => Mux86.IN18
signature[1] => Mux87.IN18
signature[1] => Mux88.IN18
signature[1] => Mux89.IN18
signature[1] => Mux144.IN18
signature[1] => Mux145.IN18
signature[1] => Mux146.IN18
signature[1] => Mux147.IN18
signature[1] => Mux148.IN18
signature[1] => Mux149.IN18
signature[1] => Mux150.IN18
signature[1] => Mux151.IN18
signature[1] => Mux152.IN18
signature[1] => Mux153.IN18
signature[1] => Mux154.IN18
signature[1] => Mux155.IN18
signature[1] => Mux156.IN18
signature[1] => Mux157.IN18
signature[1] => Mux158.IN18
signature[1] => Mux159.IN18
signature[1] => Mux160.IN18
signature[1] => Mux161.IN18
signature[1] => LessThan0.IN9
signature[1] => Mux216.IN18
signature[1] => Mux217.IN18
signature[1] => LessThan4.IN11
signature[1] => Mux224.IN18
signature[1] => Mux225.IN18
signature[1] => LessThan8.IN11
signature[1] => Mux232.IN18
signature[1] => Mux233.IN18
signature[1] => Add2.IN4
signature[1] => Add4.IN4
signature[1] => Add6.IN4
signature[1] => Add10.IN3
signature[1] => Add12.IN4
signature[1] => Add14.IN4
signature[1] => Add18.IN3
signature[1] => Add20.IN4
signature[1] => Add22.IN4
signature[2] => Mux9.IN17
signature[2] => Mux10.IN17
signature[2] => Mux11.IN17
signature[2] => Mux12.IN17
signature[2] => Mux13.IN17
signature[2] => Mux14.IN17
signature[2] => Mux15.IN17
signature[2] => Mux16.IN17
signature[2] => Mux17.IN17
signature[2] => Mux153.IN17
signature[2] => Mux154.IN17
signature[2] => Mux155.IN17
signature[2] => Mux156.IN17
signature[2] => Mux157.IN17
signature[2] => Mux158.IN17
signature[2] => Mux159.IN17
signature[2] => Mux160.IN17
signature[2] => Mux161.IN17
signature[2] => LessThan0.IN8
signature[2] => Add0.IN6
signature[2] => Mux217.IN17
signature[2] => LessThan8.IN10
signature[2] => Add15.IN8
signature[2] => Mux233.IN17
signature[2] => Add2.IN3
signature[2] => Add4.IN3
signature[2] => Add6.IN3
signature[2] => Add8.IN3
signature[2] => Add10.IN4
signature[2] => Add12.IN3
signature[2] => Add14.IN3
signature[2] => Add18.IN2
signature[2] => Add20.IN2
signature[2] => Add22.IN2
signature[3] => Mux9.IN16
signature[3] => Mux10.IN16
signature[3] => Mux11.IN16
signature[3] => Mux12.IN16
signature[3] => Mux13.IN16
signature[3] => Mux14.IN16
signature[3] => Mux15.IN16
signature[3] => Mux16.IN16
signature[3] => Mux17.IN16
signature[3] => LessThan0.IN7
signature[3] => Add0.IN5
signature[3] => Mux217.IN16
signature[3] => Add2.IN2
signature[3] => Add4.IN2
signature[3] => Add6.IN2
signature[3] => Add8.IN2
signature[3] => Add10.IN2
signature[3] => Add12.IN2
signature[3] => Add14.IN2
signature[3] => Add16.IN2
signature[3] => Add18.IN4
signature[3] => Add20.IN3
signature[3] => Add22.IN3
signature[4] => LessThan0.IN6
signature[4] => Add0.IN4
signature[4] => Add2.IN1
signature[4] => Add4.IN1
signature[4] => Add6.IN1
signature[4] => Add8.IN1
signature[4] => Add10.IN1
signature[4] => Add12.IN1
signature[4] => Add14.IN1
signature[4] => Add16.IN1
signature[4] => Add18.IN1
signature[4] => Add20.IN1
signature[4] => Add22.IN1
octachord[0] => Equal0.IN61
octachord[0] => Equal1.IN61
octachord[1] => Equal0.IN30
octachord[1] => Equal1.IN60
beep_out <= beep_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
speed[0] => Decoder1.IN3
speed[0] => Decoder2.IN2
speed[1] => Decoder0.IN2
speed[1] => Decoder1.IN2
speed[1] => Decoder2.IN1
speed[2] => Decoder0.IN1
speed[2] => Decoder1.IN1
speed[3] => Decoder0.IN0
speed[3] => Decoder1.IN0
speed[3] => Decoder2.IN0
dis[0] <= dis[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[1] <= dis[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[2] <= dis[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[3] <= dis[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[4] <= dis[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[5] <= dis[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[6] <= dis[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[7] <= dis[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[8] <= dis[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[9] <= dis[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[10] <= dis[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[11] <= dis[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[12] <= dis[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[13] <= dis[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[14] <= dis[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dis[15] <= dis[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


