{
  "creator": "Yosys 0.48+45 (git sha1 8acc77c1e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
  "modules": {
    "RegFile_32x4": {
      "attributes": {
        "BD_reg": 1,
        "AD_reg": 0,
        "BelMap": 1,
        "FABulous": 1,
        "dynports": 1,
        "cells_not_processed": 1,
        "src": "demo/Tile/RegFile/RegFile_32x4.v:20.1-73.10"
      },
      "parameter_default_values": {
        "NoConfigBits": 2
      },
      "ports": {
        "D": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5 ]
        },
        "W_ADR": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10 ]
        },
        "W_en": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "AD": {
          "direction": "output",
          "bits": [ 12, 13, 14, 15 ]
        },
        "A_ADR": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20 ]
        },
        "BD": {
          "direction": "output",
          "bits": [ 21, 22, 23, 24 ]
        },
        "B_ADR": {
          "direction": "input",
          "bits": [ 25, 26, 27, 28, 29 ]
        },
        "UserCLK": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "ConfigBits": {
          "direction": "input",
          "bits": [ 31, 32 ]
        }
      },
      "cells": {
        "$auto$proc_memwr.cc:45:proc_memwr$127": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": 5,
            "CLK_ENABLE": 1,
            "CLK_POLARITY": 1,
            "MEMID": "\\mem",
            "PORTID": 0,
            "PRIORITY_MASK": 0,
            "WIDTH": 4
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:58.13-58.28"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 33, 34, 35, 36, 37 ],
            "CLK": [ 30 ],
            "DATA": [ 38, 39, 40, 41 ],
            "EN": [ 42, 43, 44, 45 ]
          }
        },
        "$eq$demo/Tile/RegFile/RegFile_32x4.v:57$39": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:57.13-57.25"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ "1" ],
            "Y": [ 46 ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$48": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 48,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$49": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 49,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$50": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 50,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$51": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 51,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$52": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 52,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$53": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 53,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$54": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 54,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$55": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 55,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$56": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 56,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$57": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 57,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$58": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 58,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$59": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 59,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$60": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 60,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$61": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 61,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$62": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 62,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$63": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 63,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$64": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 64,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$65": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 65,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$66": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 66,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$67": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 67,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$68": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 68,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$69": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 69,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$70": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 70,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$71": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 71,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$72": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 72,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$73": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 73,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$74": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 74,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$75": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 75,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$76": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 76,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$77": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 77,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$78": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 78,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$meminit$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$79": {
          "hide_name": 1,
          "type": "$meminit_v2",
          "parameters": {
            "ABITS": 32,
            "MEMID": "\\mem",
            "PRIORITY": 79,
            "WIDTH": 4,
            "WORDS": 1
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:51.13-51.29"
          },
          "port_directions": {
            "ADDR": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DATA": [ "0", "0", "0", "0" ],
            "EN": [ "1", "1", "1", "1" ]
          }
        },
        "$memrd$\\mem$demo/Tile/RegFile/RegFile_32x4.v:62$43": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 5,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\mem",
            "TRANSPARENT": 0,
            "WIDTH": 4
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:62.22-62.25"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 16, 17, 18, 19, 20 ],
            "CLK": [ "x" ],
            "DATA": [ 47, 48, 49, 50 ],
            "EN": [ "x" ]
          }
        },
        "$memrd$\\mem$demo/Tile/RegFile/RegFile_32x4.v:63$44": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": 5,
            "CLK_ENABLE": 0,
            "CLK_POLARITY": 0,
            "MEMID": "\\mem",
            "TRANSPARENT": 0,
            "WIDTH": 4
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:63.22-63.25"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 25, 26, 27, 28, 29 ],
            "CLK": [ "x" ],
            "DATA": [ 51, 52, 53, 54 ],
            "EN": [ "x" ]
          }
        },
        "$procdff$122": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:65.5-68.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 30 ],
            "D": [ 47, 48, 49, 50 ],
            "Q": [ 55, 56, 57, 58 ]
          }
        },
        "$procdff$123": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:65.5-68.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 30 ],
            "D": [ 51, 52, 53, 54 ],
            "Q": [ 59, 60, 61, 62 ]
          }
        },
        "$procdff$124": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 5
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:56.5-60.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 30 ],
            "D": [ 33, 34, 35, 36, 37 ],
            "Q": [ 63, 64, 65, 66, 67 ]
          }
        },
        "$procdff$125": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:56.5-60.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 30 ],
            "D": [ 38, 39, 40, 41 ],
            "Q": [ 68, 69, 70, 71 ]
          }
        },
        "$procdff$126": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 4
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:56.5-60.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 30 ],
            "D": [ 42, 43, 44, 45 ],
            "Q": [ 72, 73, 74, 75 ]
          }
        },
        "$procmux$114": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "demo/Tile/RegFile/RegFile_32x4.v:57.13-57.25|demo/Tile/RegFile/RegFile_32x4.v:57.9-59.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1" ],
            "S": [ 46 ],
            "Y": [ 42, 43, 44, 45 ]
          }
        },
        "$procmux$117": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "full_case": 1,
            "src": "demo/Tile/RegFile/RegFile_32x4.v:57.13-57.25|demo/Tile/RegFile/RegFile_32x4.v:57.9-59.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x" ],
            "B": [ 2, 3, 4, 5 ],
            "S": [ 46 ],
            "Y": [ 38, 39, 40, 41 ]
          }
        },
        "$procmux$120": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 5
          },
          "attributes": {
            "full_case": 1,
            "src": "demo/Tile/RegFile/RegFile_32x4.v:57.13-57.25|demo/Tile/RegFile/RegFile_32x4.v:57.9-59.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 6, 7, 8, 9, 10 ],
            "S": [ 46 ],
            "Y": [ 33, 34, 35, 36, 37 ]
          }
        },
        "$ternary$demo/Tile/RegFile/RegFile_32x4.v:70$46": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:70.17-70.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 47, 48, 49, 50 ],
            "B": [ 55, 56, 57, 58 ],
            "S": [ 31 ],
            "Y": [ 12, 13, 14, 15 ]
          }
        },
        "$ternary$demo/Tile/RegFile/RegFile_32x4.v:71$47": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 4
          },
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:71.17-71.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51, 52, 53, 54 ],
            "B": [ 59, 60, 61, 62 ],
            "S": [ 32 ],
            "Y": [ 21, 22, 23, 24 ]
          }
        }
      },
      "memories": {
        "mem": {
          "hide_name": 0,
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:39.15-39.18"
          },
          "width": 4,
          "start_offset": 0,
          "size": 32
        }
      },
      "netnames": {
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$10_EN[3:0]$89": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$11_EN[3:0]$90": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$12_EN[3:0]$91": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$13_EN[3:0]$92": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$14_EN[3:0]$93": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$15_EN[3:0]$94": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$16_EN[3:0]$95": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$17_EN[3:0]$96": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$18_EN[3:0]$97": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$19_EN[3:0]$98": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$20_EN[3:0]$99": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$21_EN[3:0]$100": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$22_EN[3:0]$101": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$23_EN[3:0]$102": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$24_EN[3:0]$103": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$25_EN[3:0]$104": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$26_EN[3:0]$105": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$27_EN[3:0]$106": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$28_EN[3:0]$107": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$29_EN[3:0]$108": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$2_EN[3:0]$81": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$30_EN[3:0]$109": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$31_EN[3:0]$110": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$32_EN[3:0]$111": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$33_EN[3:0]$112": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$3_EN[3:0]$82": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$4_EN[3:0]$83": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$5_EN[3:0]$84": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$6_EN[3:0]$85": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$7_EN[3:0]$86": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$8_EN[3:0]$87": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$9_EN[3:0]$88": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:58$34_ADDR[4:0]$36": {
          "hide_name": 1,
          "bits": [ 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:56.5-60.8"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:58$34_DATA[3:0]$37": {
          "hide_name": 1,
          "bits": [ 38, 39, 40, 41 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:56.5-60.8"
          }
        },
        "$0$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:58$34_EN[3:0]$38": {
          "hide_name": 1,
          "bits": [ 42, 43, 44, 45 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:56.5-60.8"
          }
        },
        "$0\\AD_reg[3:0]": {
          "hide_name": 1,
          "bits": [ 47, 48, 49, 50 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:65.5-68.8"
          }
        },
        "$0\\BD_reg[3:0]": {
          "hide_name": 1,
          "bits": [ 51, 52, 53, 54 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:65.5-68.8"
          }
        },
        "$0\\i[31:0]": {
          "hide_name": 1,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$1$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:58$34_ADDR[4:0]$40": {
          "hide_name": 1,
          "bits": [ 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:56.5-60.8"
          }
        },
        "$1$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:58$34_DATA[3:0]$41": {
          "hide_name": 1,
          "bits": [ 38, 39, 40, 41 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:56.5-60.8"
          }
        },
        "$1$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:58$34_EN[3:0]$42": {
          "hide_name": 1,
          "bits": [ 42, 43, 44, 45 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:56.5-60.8"
          }
        },
        "$eq$demo/Tile/RegFile/RegFile_32x4.v:57$39_Y": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:57.13-57.25"
          }
        },
        "$memrd$\\mem$demo/Tile/RegFile/RegFile_32x4.v:62$43_DATA": {
          "hide_name": 1,
          "bits": [ 47, 48, 49, 50 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:62.22-62.25"
          }
        },
        "$memrd$\\mem$demo/Tile/RegFile/RegFile_32x4.v:63$44_DATA": {
          "hide_name": 1,
          "bits": [ 51, 52, 53, 54 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:63.22-63.25"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$10_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$11_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$12_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$13_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$14_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$15_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$16_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$17_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$18_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$19_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$20_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$21_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$22_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$23_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$24_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$25_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$26_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$27_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$28_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$29_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$2_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$30_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$31_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$32_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$33_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$3_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$4_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$5_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$6_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$7_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$8_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:51$9_EN": {
          "hide_name": 1,
          "bits": [ "1", "1", "1", "1" ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:58$34_ADDR": {
          "hide_name": 1,
          "bits": [ 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:58$34_DATA": {
          "hide_name": 1,
          "bits": [ 68, 69, 70, 71 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$memwr$\\mem$demo/Tile/RegFile/RegFile_32x4.v:58$34_EN": {
          "hide_name": 1,
          "bits": [ 72, 73, 74, 75 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:0.0-0.0"
          }
        },
        "$procmux$114_Y": {
          "hide_name": 1,
          "bits": [ 42, 43, 44, 45 ],
          "attributes": {
          }
        },
        "$procmux$115_CMP": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "$procmux$117_Y": {
          "hide_name": 1,
          "bits": [ 38, 39, 40, 41 ],
          "attributes": {
          }
        },
        "$procmux$118_CMP": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "$procmux$120_Y": {
          "hide_name": 1,
          "bits": [ 33, 34, 35, 36, 37 ],
          "attributes": {
          }
        },
        "$procmux$121_CMP": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
          }
        },
        "$ternary$demo/Tile/RegFile/RegFile_32x4.v:70$46_Y": {
          "hide_name": 1,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:70.17-70.49"
          }
        },
        "$ternary$demo/Tile/RegFile/RegFile_32x4.v:71$47_Y": {
          "hide_name": 1,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:71.17-71.49"
          }
        },
        "AD": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:26.18-26.20"
          }
        },
        "AD_comb": {
          "hide_name": 0,
          "bits": [ 47, 48, 49, 50 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:41.16-41.23"
          }
        },
        "AD_reg": {
          "hide_name": 0,
          "bits": [ 55, 56, 57, 58 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:44.15-44.21"
          }
        },
        "A_ADR": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:27.17-27.22"
          }
        },
        "BD": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:29.18-29.20"
          }
        },
        "BD_comb": {
          "hide_name": 0,
          "bits": [ 51, 52, 53, 54 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:42.16-42.23"
          }
        },
        "BD_reg": {
          "hide_name": 0,
          "bits": [ 59, 60, 61, 62 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:45.15-45.21"
          }
        },
        "B_ADR": {
          "hide_name": 0,
          "bits": [ 25, 26, 27, 28, 29 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:30.17-30.22"
          }
        },
        "ConfigBits": {
          "hide_name": 0,
          "bits": [ 31, 32 ],
          "attributes": {
            "FABulous": 1,
            "GLOBAL": 1,
            "src": "demo/Tile/RegFile/RegFile_32x4.v:34.53-34.63"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:22.17-22.18"
          }
        },
        "UserCLK": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "EXTERNAL": 1,
            "FABulous": 1,
            "SHARED_PORT": 1,
            "src": "demo/Tile/RegFile/RegFile_32x4.v:32.49-32.56"
          }
        },
        "W_ADR": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:23.17-23.22"
          }
        },
        "W_en": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:24.11-24.15"
          }
        },
        "i": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "src": "demo/Tile/RegFile/RegFile_32x4.v:47.13-47.14"
          }
        }
      }
    }
  }
}
