# 4x4 DRAM Design â€“ VLSI Project

## Overview
Academic VLSI project focused on the design and analysis of a 4x4 DRAM array at the circuit level.

## Key Components
- DRAM memory cell design
- Row and column decoders
- Sense amplifiers
- Read/write and refresh operations

## Tools & Technologies
- CMOS VLSI design principles
- LTSpice / Cadence (schematic-level design)
- Timing and power analysis

## Description
This project demonstrates end-to-end DRAM design concepts, emphasizing reliability, timing correctness, and efficient area utilization.
