library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;


package pkg is
    type t_array is array (natural range <>) of signed;
end package;

package body pkg is
end package body;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library work;
use work.pkg.all;

entity sogi is
generic(
    WIDTH : integer := 16
);
port (
    clk : in  std_logic;
    rst : in  std_logic;
    ce  : in  std_logic;
    v_n : in  signed(WIDTH-1 downto 0);
    v   : out signed(2*WIDTH-1 downto 0);
    qv  : out signed(2*WIDTH-1 downto 0)
    );
end sogi;

architecture Behavioral of sogi is
    
component shift_buffer
    generic(
        DATA_WIDTH  : integer := 32;
        FIXED_POINT : integer := 16;
        INIT        : real := 0.0;
        DEPTH       : integer := 4
    );
port(
    clk      : in std_logic;
    rst      : in std_logic;
    ce       : in std_logic;
    data_in  : in signed(WIDTH-1 downto 0);
    data_out : out t_array(0 to DEPTH-1)(DATA_WIDTH-1 downto 0)
);   
end component;    

signal array_v_n      : t_array(0 to 2)(WIDTH-1 downto 0);

signal r_v            : signed(2*WIDTH-1 downto 0) := (OTHERS => '0');
signal a_mul_reg_1    : signed(63 downto 0) := (OTHERS => '0');
signal a_add_reg      : signed(63 downto 0) := (OTHERS => '0');

signal r_qv           : signed(2*WIDTH-1 downto 0) := (OTHERS => '0');
signal b_mul_reg_1    : signed(63 downto 0) := (OTHERS => '0');
signal b_add_reg      : signed(63 downto 0) := (OTHERS => '0');


constant x      : signed(31 downto 0) := x"00246567";  -- +0.0088857659
constant y      : signed(31 downto 0) := x"00002965";  -- +0.0000394784
constant D      : signed(31 downto 0) := x"40248ECC";  -- +4.0089252443
constant inv_D  : signed(31 downto 0) := x"03FDB861";  -- +0.2494434141
constant M0     : signed(31 downto 0) := x"7FFFAD35";  -- +7.9999210432
constant M1     : signed(31 downto 0) := x"3FDBC3FF";  -- +3.9911537125
constant ky     : signed(31 downto 0) := x"00001D45";  -- +0.0000279155

--constant x      : signed(31 downto 0) := x"001C6F38";  -- +0.0069420046
--constant y      : signed(31 downto 0) := x"00001944";  -- +0.0000240957
--constant D      : signed(31 downto 0) := x"401C887C";  -- +4.0069661003
--constant inv_D  : signed(31 downto 0) := x"03FE3843";  -- +0.2495653756
--constant M0     : signed(31 downto 0) := x"7FFFCD78";  -- +7.9999518086
--constant M1     : signed(31 downto 0) := x"3FE3AA0C";  -- +3.9930820911
--constant ky     : signed(31 downto 0) := x"000011DE";  -- +0.0000170382

begin

u_shift_buffer_v : shift_buffer
generic map(
    DATA_WIDTH  => WIDTH,
    FIXED_POINT => 0,
    INIT   => 0.0,
    DEPTH    => 3
)
port map(
    clk      => clk,
    rst      => rst,
    ce       => ce,
    data_in  => v_n,
    data_out => array_v_n
 );

process(clk)
variable sub_var   : signed(31 downto 0);
variable mul_var_1 : signed(63 downto 0);
variable mul_var_2 : signed(63 downto 0);
variable out_var   : signed(63 downto 0);
begin
    if(rising_edge(clk)) then
        if(rst = '1') then
            a_mul_reg_1 <= (OTHERS => '0');
            a_add_reg   <= (OTHERS => '0');
            r_v         <= (OTHERS => '0');
        else    
            if(ce = '1') then
                out_var   := shift_right(resize(a_add_reg, 32) * inv_D, 28);       
                sub_var   := resize(v_n - array_v_n(1), 32);
                a_mul_reg_1 <= x * sub_var;
                mul_var_1 := M0 * resize(out_var, 32);
                mul_var_2 := M1 * r_v;
                a_add_reg   <= (shift_right(a_mul_reg_1, 16) + shift_right(mul_var_1, 28) - shift_right(mul_var_2, 28));  
                r_v         <= resize(out_var, 2*WIDTH);
            end if;
        end if;
    end if;
end process;

process(clk)
variable sub_var   : signed(31 downto 0);
variable mul_var_1 : signed(63 downto 0);
variable mul_var_2 : signed(63 downto 0);
variable out_var   : signed(63 downto 0);
begin
    if(rising_edge(clk)) then
        if(rst = '1') then
            b_mul_reg_1 <= (OTHERS => '0');
            b_add_reg   <= (OTHERS => '0');
            r_qv        <= (OTHERS => '0');
        else
            if(ce = '1') then
                out_var   := shift_right(resize(b_add_reg, 32) * inv_D, 28);       
                sub_var   := resize(v_n + shift_left(resize(array_v_n(0), 32), 1) + array_v_n(1), 32);
                b_mul_reg_1 <= ky * sub_var;
                mul_var_1 := M0 * resize(out_var, 32);
                mul_var_2 := M1 * r_qv;
                b_add_reg   <= (shift_right(b_mul_reg_1, 16) + shift_right(mul_var_1, 28) - shift_right(mul_var_2, 28));
                r_qv        <= resize(out_var(31 downto 0), 2*WIDTH);
            end if;
        end if;
    end if;
end process;

v  <= r_v;
qv <= r_qv;

end Behavioral;