BIT,FUNC_0
ID_AA64DFR0_EL1,VAR_0
ID_AA64DFR0_PMSVER_SHIFT,VAR_1
SPE_PMU_FEAT_ARCH_INST,VAR_2
SPE_PMU_FEAT_DEV_PROBED,VAR_3
SPE_PMU_FEAT_ERND,VAR_4
SPE_PMU_FEAT_FILT_EVT,VAR_5
SPE_PMU_FEAT_FILT_LAT,VAR_6
SPE_PMU_FEAT_FILT_TYP,VAR_7
SPE_PMU_FEAT_LDS,VAR_8
SYS_PMBIDR_EL1,VAR_9
SYS_PMBIDR_EL1_ALIGN_MASK,VAR_10
SYS_PMBIDR_EL1_ALIGN_SHIFT,VAR_11
SYS_PMBIDR_EL1_P_SHIFT,VAR_12
SYS_PMSIDR_EL1,VAR_13
SYS_PMSIDR_EL1_ARCHINST_SHIFT,VAR_14
SYS_PMSIDR_EL1_COUNTSIZE_MASK,VAR_15
SYS_PMSIDR_EL1_COUNTSIZE_SHIFT,VAR_16
SYS_PMSIDR_EL1_ERND_SHIFT,VAR_17
SYS_PMSIDR_EL1_FE_SHIFT,VAR_18
SYS_PMSIDR_EL1_FL_SHIFT,VAR_19
SYS_PMSIDR_EL1_FT_SHIFT,VAR_20
SYS_PMSIDR_EL1_INTERVAL_MASK,VAR_21
SYS_PMSIDR_EL1_INTERVAL_SHIFT,VAR_22
SYS_PMSIDR_EL1_LDS_SHIFT,VAR_23
SYS_PMSIDR_EL1_MAXSIZE_MASK,VAR_24
SYS_PMSIDR_EL1_MAXSIZE_SHIFT,VAR_25
SZ_2K,VAR_26
cpuid_feature_extract_unsigned_field,FUNC_1
cpumask_pr_args,FUNC_2
dev_err,FUNC_3
dev_info,FUNC_4
dev_warn,FUNC_5
read_cpuid,FUNC_6
read_sysreg_s,FUNC_7
smp_processor_id,FUNC_8
__arm_spe_pmu_dev_probe,FUNC_9
info,VAR_27
fld,VAR_28
reg,VAR_29
spe_pmu,VAR_30
dev,VAR_31
