{
  "design": {
    "design_info": {
      "boundary_crc": "0x3D11AE00FBE1D625",
      "device": "xc7a100tcsg324-1",
      "name": "top",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_2": "",
      "blk_mem_gen_3": "",
      "blk_mem_gen_4": "",
      "blk_mem_gen_5": "",
      "clk_wiz_0": "",
      "fp_sop_0": "",
      "img_window_v2_0": "",
      "kernel_bank_v2_0": "",
      "proc_sys_reset_0": "",
      "bram_controller_v2_0": "",
      "master_controller_v2_0": "",
      "uart_0": ""
    },
    "ports": {
      "RX": {
        "direction": "I"
      },
      "TX": {
        "direction": "O"
      },
      "cts": {
        "direction": "I"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "rts": {
        "direction": "O"
      },
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "top_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "top_blk_mem_gen_0_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Read_Width_A": {
            "value": "8"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "518"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "top_blk_mem_gen_1_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Read_Width_A": {
            "value": "8"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "518"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "top_blk_mem_gen_2_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Read_Width_A": {
            "value": "8"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "518"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "top_blk_mem_gen_3_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Read_Width_A": {
            "value": "8"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "518"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_4": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "top_blk_mem_gen_4_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Read_Width_A": {
            "value": "8"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "518"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_5": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "top_blk_mem_gen_5_0",
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Operating_Mode_A": {
            "value": "READ_FIRST"
          },
          "Read_Width_A": {
            "value": "8"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "518"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "top_clk_wiz_0_0",
        "parameters": {
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "fp_sop_0": {
        "vlnv": "xilinx.com:hls:fp_sop:1.0",
        "xci_name": "top_fp_sop_0_0"
      },
      "img_window_v2_0": {
        "vlnv": "xilinx.com:module_ref:img_window_v2:1.0",
        "xci_name": "top_img_window_v2_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "img_window_v2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "uart_sopu_rts": {
            "direction": "I"
          },
          "uart_sopu_rtr": {
            "direction": "I"
          },
          "uart_sopu_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "fake_sopu_rts": {
            "direction": "I"
          },
          "ilb_sopu_rts": {
            "direction": "I"
          },
          "ilb_sopu_data0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_data1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_data2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_data3": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_data4": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_data5": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "kernel_full": {
            "direction": "I"
          },
          "img_wd_reg0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg2": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg3": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg4": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg5": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg6": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg7": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg8": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg9": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg10": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg11": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg12": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg13": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg14": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg15": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg16": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg17": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg18": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg19": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg20": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg21": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg22": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg23": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg24": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg25": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg26": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg27": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg28": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg29": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg30": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg31": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg32": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg33": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg34": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg35": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg36": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg37": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg38": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg39": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg40": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg41": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg42": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg43": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg44": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg45": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg46": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg47": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "img_wd_reg48": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "kernel_bank_v2_0": {
        "vlnv": "xilinx.com:module_ref:kernel_bank_v2:1.0",
        "xci_name": "top_kernel_bank_v2_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "kernel_bank_v2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "uart_sopu_rts": {
            "direction": "I"
          },
          "uart_sopu_rtr": {
            "direction": "I"
          },
          "uart_sopu_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "kernel_full": {
            "direction": "O"
          },
          "kernel_reg0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg2": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg3": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg4": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg5": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg6": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg7": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg8": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg9": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg10": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg11": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg12": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg13": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg14": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg15": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg16": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg17": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg18": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg19": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg20": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg21": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg22": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg23": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg24": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg25": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg26": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg27": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg28": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg29": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg30": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg31": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg32": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg33": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg34": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg35": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg36": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg37": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg38": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg39": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg40": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg41": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg42": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg43": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg44": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg45": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg46": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg47": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_reg48": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "top_proc_sys_reset_0_0"
      },
      "bram_controller_v2_0": {
        "vlnv": "xilinx.com:module_ref:bram_controller_v2:1.0",
        "xci_name": "top_bram_controller_v2_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bram_controller_v2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "conv_bram_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "conv_bram_rtr": {
            "direction": "O"
          },
          "conv_bram_rts": {
            "direction": "I"
          },
          "bram_conv_data_0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "bram_conv_data_1": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "bram_conv_data_2": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "bram_conv_data_3": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "bram_conv_data_4": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "bram_conv_data_5": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "bram_conv_rts": {
            "direction": "O"
          },
          "bram_write_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "addr": {
            "direction": "O",
            "left": "9",
            "right": "0"
          },
          "ena_0": {
            "direction": "O"
          },
          "ena_1": {
            "direction": "O"
          },
          "ena_2": {
            "direction": "O"
          },
          "ena_3": {
            "direction": "O"
          },
          "ena_4": {
            "direction": "O"
          },
          "ena_5": {
            "direction": "O"
          },
          "wena_0": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "wena_1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "wena_2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "wena_3": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "wena_4": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "wena_5": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "data_0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_3": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_4": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_5": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "master_controller_v2_0": {
        "vlnv": "xilinx.com:module_ref:master_controller_v2:1.0",
        "xci_name": "top_master_controller_v2_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "master_controller_v2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "uart_sopu_rts": {
            "direction": "I"
          },
          "fake_sopu_rts": {
            "direction": "O"
          },
          "uart_sopu_rtr": {
            "direction": "O"
          },
          "uart_sopu_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "sopu_uart_rts": {
            "direction": "O"
          },
          "sopu_uart_rtr": {
            "direction": "I"
          },
          "sopu_uart_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "sopu_ilb_rts": {
            "direction": "O"
          },
          "sopu_ilb_rtr": {
            "direction": "I"
          },
          "sopu_ilb_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_rts": {
            "direction": "I"
          },
          "ilb_sopu_data0": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_data1": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_data2": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_data3": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_data4": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ilb_sopu_data5": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "kernel_full": {
            "direction": "I"
          },
          "fp_enable": {
            "direction": "O"
          },
          "fp_out_valid": {
            "direction": "I"
          },
          "fp_out_data": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "uart_0": {
        "vlnv": "xilinx.com:module_ref:uart:1.0",
        "xci_name": "top_uart_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "uart_x_rtr": {
            "direction": "I"
          },
          "uart_x_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "uart_x_rts": {
            "direction": "O"
          },
          "x_uart_rts": {
            "direction": "I"
          },
          "x_uart_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "x_uart_rtr": {
            "direction": "O"
          },
          "RX": {
            "direction": "I"
          },
          "rts": {
            "direction": "O"
          },
          "TX": {
            "direction": "O"
          },
          "cts": {
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "master_controller_v2_0/uart_sopu_rtr",
          "img_window_v2_0/uart_sopu_rtr",
          "kernel_bank_v2_0/uart_sopu_rtr",
          "uart_0/uart_x_rtr"
        ]
      },
      "RX_1": {
        "ports": [
          "RX",
          "uart_0/RX"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "bram_controller_v2_0/data_0"
        ]
      },
      "blk_mem_gen_1_douta": {
        "ports": [
          "blk_mem_gen_1/douta",
          "bram_controller_v2_0/data_1"
        ]
      },
      "blk_mem_gen_2_douta": {
        "ports": [
          "blk_mem_gen_2/douta",
          "bram_controller_v2_0/data_2"
        ]
      },
      "blk_mem_gen_3_douta": {
        "ports": [
          "blk_mem_gen_3/douta",
          "bram_controller_v2_0/data_3"
        ]
      },
      "blk_mem_gen_4_douta": {
        "ports": [
          "blk_mem_gen_4/douta",
          "bram_controller_v2_0/data_4"
        ]
      },
      "blk_mem_gen_5_douta": {
        "ports": [
          "blk_mem_gen_5/douta",
          "bram_controller_v2_0/data_5"
        ]
      },
      "bram_controller_v2_0_addr": {
        "ports": [
          "bram_controller_v2_0/addr",
          "blk_mem_gen_0/addra",
          "blk_mem_gen_1/addra",
          "blk_mem_gen_2/addra",
          "blk_mem_gen_3/addra",
          "blk_mem_gen_4/addra",
          "blk_mem_gen_5/addra"
        ]
      },
      "bram_controller_v2_0_bram_conv_data_0": {
        "ports": [
          "bram_controller_v2_0/bram_conv_data_0",
          "img_window_v2_0/ilb_sopu_data0",
          "master_controller_v2_0/ilb_sopu_data0"
        ]
      },
      "bram_controller_v2_0_bram_conv_data_1": {
        "ports": [
          "bram_controller_v2_0/bram_conv_data_1",
          "img_window_v2_0/ilb_sopu_data1",
          "master_controller_v2_0/ilb_sopu_data1"
        ]
      },
      "bram_controller_v2_0_bram_conv_data_2": {
        "ports": [
          "bram_controller_v2_0/bram_conv_data_2",
          "img_window_v2_0/ilb_sopu_data2",
          "master_controller_v2_0/ilb_sopu_data2"
        ]
      },
      "bram_controller_v2_0_bram_conv_data_3": {
        "ports": [
          "bram_controller_v2_0/bram_conv_data_3",
          "img_window_v2_0/ilb_sopu_data3",
          "master_controller_v2_0/ilb_sopu_data3"
        ]
      },
      "bram_controller_v2_0_bram_conv_data_4": {
        "ports": [
          "bram_controller_v2_0/bram_conv_data_4",
          "img_window_v2_0/ilb_sopu_data4",
          "master_controller_v2_0/ilb_sopu_data4"
        ]
      },
      "bram_controller_v2_0_bram_conv_data_5": {
        "ports": [
          "bram_controller_v2_0/bram_conv_data_5",
          "img_window_v2_0/ilb_sopu_data5",
          "master_controller_v2_0/ilb_sopu_data5"
        ]
      },
      "bram_controller_v2_0_bram_conv_rts": {
        "ports": [
          "bram_controller_v2_0/bram_conv_rts",
          "img_window_v2_0/ilb_sopu_rts",
          "master_controller_v2_0/ilb_sopu_rts"
        ]
      },
      "bram_controller_v2_0_bram_write_data": {
        "ports": [
          "bram_controller_v2_0/bram_write_data",
          "blk_mem_gen_0/dina",
          "blk_mem_gen_1/dina",
          "blk_mem_gen_2/dina",
          "blk_mem_gen_3/dina",
          "blk_mem_gen_4/dina",
          "blk_mem_gen_5/dina"
        ]
      },
      "bram_controller_v2_0_conv_bram_rtr": {
        "ports": [
          "bram_controller_v2_0/conv_bram_rtr",
          "master_controller_v2_0/sopu_ilb_rtr"
        ]
      },
      "bram_controller_v2_0_ena_0": {
        "ports": [
          "bram_controller_v2_0/ena_0",
          "blk_mem_gen_0/ena"
        ]
      },
      "bram_controller_v2_0_ena_1": {
        "ports": [
          "bram_controller_v2_0/ena_1",
          "blk_mem_gen_1/ena"
        ]
      },
      "bram_controller_v2_0_ena_2": {
        "ports": [
          "bram_controller_v2_0/ena_2",
          "blk_mem_gen_2/ena"
        ]
      },
      "bram_controller_v2_0_ena_3": {
        "ports": [
          "bram_controller_v2_0/ena_3",
          "blk_mem_gen_3/ena"
        ]
      },
      "bram_controller_v2_0_ena_4": {
        "ports": [
          "bram_controller_v2_0/ena_4",
          "blk_mem_gen_4/ena"
        ]
      },
      "bram_controller_v2_0_ena_5": {
        "ports": [
          "bram_controller_v2_0/ena_5",
          "blk_mem_gen_5/ena"
        ]
      },
      "bram_controller_v2_0_wena_0": {
        "ports": [
          "bram_controller_v2_0/wena_0",
          "blk_mem_gen_0/wea"
        ]
      },
      "bram_controller_v2_0_wena_1": {
        "ports": [
          "bram_controller_v2_0/wena_1",
          "blk_mem_gen_1/wea"
        ]
      },
      "bram_controller_v2_0_wena_2": {
        "ports": [
          "bram_controller_v2_0/wena_2",
          "blk_mem_gen_2/wea"
        ]
      },
      "bram_controller_v2_0_wena_3": {
        "ports": [
          "bram_controller_v2_0/wena_3",
          "blk_mem_gen_3/wea"
        ]
      },
      "bram_controller_v2_0_wena_4": {
        "ports": [
          "bram_controller_v2_0/wena_4",
          "blk_mem_gen_4/wea"
        ]
      },
      "bram_controller_v2_0_wena_5": {
        "ports": [
          "bram_controller_v2_0/wena_5",
          "blk_mem_gen_5/wea"
        ]
      },
      "clk_1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_1/clka",
          "blk_mem_gen_2/clka",
          "blk_mem_gen_3/clka",
          "blk_mem_gen_4/clka",
          "blk_mem_gen_5/clka",
          "fp_sop_0/ap_clk",
          "img_window_v2_0/clk",
          "kernel_bank_v2_0/clk",
          "bram_controller_v2_0/clk",
          "master_controller_v2_0/clk",
          "uart_0/clk"
        ]
      },
      "cts_1": {
        "ports": [
          "cts",
          "uart_0/cts"
        ]
      },
      "fp_sop_0_out_val_V": {
        "ports": [
          "fp_sop_0/out_val",
          "master_controller_v2_0/fp_out_data"
        ]
      },
      "fp_sop_0_out_val_V_ap_vld": {
        "ports": [
          "fp_sop_0/out_val_ap_vld",
          "master_controller_v2_0/fp_out_valid"
        ]
      },
      "img_window_v2_0_img_wd_reg0": {
        "ports": [
          "img_window_v2_0/img_wd_reg0",
          "fp_sop_0/pixel_window_0"
        ]
      },
      "img_window_v2_0_img_wd_reg1": {
        "ports": [
          "img_window_v2_0/img_wd_reg1",
          "fp_sop_0/pixel_window_1"
        ]
      },
      "img_window_v2_0_img_wd_reg2": {
        "ports": [
          "img_window_v2_0/img_wd_reg2",
          "fp_sop_0/pixel_window_2"
        ]
      },
      "img_window_v2_0_img_wd_reg3": {
        "ports": [
          "img_window_v2_0/img_wd_reg3",
          "fp_sop_0/pixel_window_3"
        ]
      },
      "img_window_v2_0_img_wd_reg4": {
        "ports": [
          "img_window_v2_0/img_wd_reg4",
          "fp_sop_0/pixel_window_4"
        ]
      },
      "img_window_v2_0_img_wd_reg5": {
        "ports": [
          "img_window_v2_0/img_wd_reg5",
          "fp_sop_0/pixel_window_5"
        ]
      },
      "img_window_v2_0_img_wd_reg6": {
        "ports": [
          "img_window_v2_0/img_wd_reg6",
          "fp_sop_0/pixel_window_6"
        ]
      },
      "img_window_v2_0_img_wd_reg7": {
        "ports": [
          "img_window_v2_0/img_wd_reg7",
          "fp_sop_0/pixel_window_7"
        ]
      },
      "img_window_v2_0_img_wd_reg8": {
        "ports": [
          "img_window_v2_0/img_wd_reg8",
          "fp_sop_0/pixel_window_8"
        ]
      },
      "img_window_v2_0_img_wd_reg9": {
        "ports": [
          "img_window_v2_0/img_wd_reg9",
          "fp_sop_0/pixel_window_9"
        ]
      },
      "img_window_v2_0_img_wd_reg10": {
        "ports": [
          "img_window_v2_0/img_wd_reg10",
          "fp_sop_0/pixel_window_10"
        ]
      },
      "img_window_v2_0_img_wd_reg11": {
        "ports": [
          "img_window_v2_0/img_wd_reg11",
          "fp_sop_0/pixel_window_11"
        ]
      },
      "img_window_v2_0_img_wd_reg12": {
        "ports": [
          "img_window_v2_0/img_wd_reg12",
          "fp_sop_0/pixel_window_12"
        ]
      },
      "img_window_v2_0_img_wd_reg13": {
        "ports": [
          "img_window_v2_0/img_wd_reg13",
          "fp_sop_0/pixel_window_13"
        ]
      },
      "img_window_v2_0_img_wd_reg14": {
        "ports": [
          "img_window_v2_0/img_wd_reg14",
          "fp_sop_0/pixel_window_14"
        ]
      },
      "img_window_v2_0_img_wd_reg15": {
        "ports": [
          "img_window_v2_0/img_wd_reg15",
          "fp_sop_0/pixel_window_15"
        ]
      },
      "img_window_v2_0_img_wd_reg16": {
        "ports": [
          "img_window_v2_0/img_wd_reg16",
          "fp_sop_0/pixel_window_16"
        ]
      },
      "img_window_v2_0_img_wd_reg17": {
        "ports": [
          "img_window_v2_0/img_wd_reg17",
          "fp_sop_0/pixel_window_17"
        ]
      },
      "img_window_v2_0_img_wd_reg18": {
        "ports": [
          "img_window_v2_0/img_wd_reg18",
          "fp_sop_0/pixel_window_18"
        ]
      },
      "img_window_v2_0_img_wd_reg19": {
        "ports": [
          "img_window_v2_0/img_wd_reg19",
          "fp_sop_0/pixel_window_19"
        ]
      },
      "img_window_v2_0_img_wd_reg20": {
        "ports": [
          "img_window_v2_0/img_wd_reg20",
          "fp_sop_0/pixel_window_20"
        ]
      },
      "img_window_v2_0_img_wd_reg21": {
        "ports": [
          "img_window_v2_0/img_wd_reg21",
          "fp_sop_0/pixel_window_21"
        ]
      },
      "img_window_v2_0_img_wd_reg22": {
        "ports": [
          "img_window_v2_0/img_wd_reg22",
          "fp_sop_0/pixel_window_22"
        ]
      },
      "img_window_v2_0_img_wd_reg23": {
        "ports": [
          "img_window_v2_0/img_wd_reg23",
          "fp_sop_0/pixel_window_23"
        ]
      },
      "img_window_v2_0_img_wd_reg24": {
        "ports": [
          "img_window_v2_0/img_wd_reg24",
          "fp_sop_0/pixel_window_24"
        ]
      },
      "img_window_v2_0_img_wd_reg25": {
        "ports": [
          "img_window_v2_0/img_wd_reg25",
          "fp_sop_0/pixel_window_25"
        ]
      },
      "img_window_v2_0_img_wd_reg26": {
        "ports": [
          "img_window_v2_0/img_wd_reg26",
          "fp_sop_0/pixel_window_26"
        ]
      },
      "img_window_v2_0_img_wd_reg27": {
        "ports": [
          "img_window_v2_0/img_wd_reg27",
          "fp_sop_0/pixel_window_27"
        ]
      },
      "img_window_v2_0_img_wd_reg28": {
        "ports": [
          "img_window_v2_0/img_wd_reg28",
          "fp_sop_0/pixel_window_28"
        ]
      },
      "img_window_v2_0_img_wd_reg29": {
        "ports": [
          "img_window_v2_0/img_wd_reg29",
          "fp_sop_0/pixel_window_29"
        ]
      },
      "img_window_v2_0_img_wd_reg30": {
        "ports": [
          "img_window_v2_0/img_wd_reg30",
          "fp_sop_0/pixel_window_30"
        ]
      },
      "img_window_v2_0_img_wd_reg31": {
        "ports": [
          "img_window_v2_0/img_wd_reg31",
          "fp_sop_0/pixel_window_31"
        ]
      },
      "img_window_v2_0_img_wd_reg32": {
        "ports": [
          "img_window_v2_0/img_wd_reg32",
          "fp_sop_0/pixel_window_32"
        ]
      },
      "img_window_v2_0_img_wd_reg33": {
        "ports": [
          "img_window_v2_0/img_wd_reg33",
          "fp_sop_0/pixel_window_33"
        ]
      },
      "img_window_v2_0_img_wd_reg34": {
        "ports": [
          "img_window_v2_0/img_wd_reg34",
          "fp_sop_0/pixel_window_34"
        ]
      },
      "img_window_v2_0_img_wd_reg35": {
        "ports": [
          "img_window_v2_0/img_wd_reg35",
          "fp_sop_0/pixel_window_35"
        ]
      },
      "img_window_v2_0_img_wd_reg36": {
        "ports": [
          "img_window_v2_0/img_wd_reg36",
          "fp_sop_0/pixel_window_36"
        ]
      },
      "img_window_v2_0_img_wd_reg37": {
        "ports": [
          "img_window_v2_0/img_wd_reg37",
          "fp_sop_0/pixel_window_37"
        ]
      },
      "img_window_v2_0_img_wd_reg38": {
        "ports": [
          "img_window_v2_0/img_wd_reg38",
          "fp_sop_0/pixel_window_38"
        ]
      },
      "img_window_v2_0_img_wd_reg39": {
        "ports": [
          "img_window_v2_0/img_wd_reg39",
          "fp_sop_0/pixel_window_39"
        ]
      },
      "img_window_v2_0_img_wd_reg40": {
        "ports": [
          "img_window_v2_0/img_wd_reg40",
          "fp_sop_0/pixel_window_40"
        ]
      },
      "img_window_v2_0_img_wd_reg41": {
        "ports": [
          "img_window_v2_0/img_wd_reg41",
          "fp_sop_0/pixel_window_41"
        ]
      },
      "img_window_v2_0_img_wd_reg42": {
        "ports": [
          "img_window_v2_0/img_wd_reg42",
          "fp_sop_0/pixel_window_42"
        ]
      },
      "img_window_v2_0_img_wd_reg43": {
        "ports": [
          "img_window_v2_0/img_wd_reg43",
          "fp_sop_0/pixel_window_43"
        ]
      },
      "img_window_v2_0_img_wd_reg44": {
        "ports": [
          "img_window_v2_0/img_wd_reg44",
          "fp_sop_0/pixel_window_44"
        ]
      },
      "img_window_v2_0_img_wd_reg45": {
        "ports": [
          "img_window_v2_0/img_wd_reg45",
          "fp_sop_0/pixel_window_45"
        ]
      },
      "img_window_v2_0_img_wd_reg46": {
        "ports": [
          "img_window_v2_0/img_wd_reg46",
          "fp_sop_0/pixel_window_46"
        ]
      },
      "img_window_v2_0_img_wd_reg47": {
        "ports": [
          "img_window_v2_0/img_wd_reg47",
          "fp_sop_0/pixel_window_47"
        ]
      },
      "img_window_v2_0_img_wd_reg48": {
        "ports": [
          "img_window_v2_0/img_wd_reg48",
          "fp_sop_0/pixel_window_48"
        ]
      },
      "kernel_bank_v2_0_kernel_full": {
        "ports": [
          "kernel_bank_v2_0/kernel_full",
          "img_window_v2_0/kernel_full",
          "master_controller_v2_0/kernel_full"
        ]
      },
      "kernel_bank_v2_0_kernel_reg0": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg0",
          "fp_sop_0/kernel_patch_0"
        ]
      },
      "kernel_bank_v2_0_kernel_reg1": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg1",
          "fp_sop_0/kernel_patch_1"
        ]
      },
      "kernel_bank_v2_0_kernel_reg2": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg2",
          "fp_sop_0/kernel_patch_2"
        ]
      },
      "kernel_bank_v2_0_kernel_reg3": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg3",
          "fp_sop_0/kernel_patch_3"
        ]
      },
      "kernel_bank_v2_0_kernel_reg4": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg4",
          "fp_sop_0/kernel_patch_4"
        ]
      },
      "kernel_bank_v2_0_kernel_reg5": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg5",
          "fp_sop_0/kernel_patch_5"
        ]
      },
      "kernel_bank_v2_0_kernel_reg6": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg6",
          "fp_sop_0/kernel_patch_6"
        ]
      },
      "kernel_bank_v2_0_kernel_reg7": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg7",
          "fp_sop_0/kernel_patch_7"
        ]
      },
      "kernel_bank_v2_0_kernel_reg8": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg8",
          "fp_sop_0/kernel_patch_8"
        ]
      },
      "kernel_bank_v2_0_kernel_reg9": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg9",
          "fp_sop_0/kernel_patch_9"
        ]
      },
      "kernel_bank_v2_0_kernel_reg10": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg10",
          "fp_sop_0/kernel_patch_10"
        ]
      },
      "kernel_bank_v2_0_kernel_reg11": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg11",
          "fp_sop_0/kernel_patch_11"
        ]
      },
      "kernel_bank_v2_0_kernel_reg12": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg12",
          "fp_sop_0/kernel_patch_12"
        ]
      },
      "kernel_bank_v2_0_kernel_reg13": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg13",
          "fp_sop_0/kernel_patch_13"
        ]
      },
      "kernel_bank_v2_0_kernel_reg14": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg14",
          "fp_sop_0/kernel_patch_14"
        ]
      },
      "kernel_bank_v2_0_kernel_reg15": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg15",
          "fp_sop_0/kernel_patch_15"
        ]
      },
      "kernel_bank_v2_0_kernel_reg16": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg16",
          "fp_sop_0/kernel_patch_16"
        ]
      },
      "kernel_bank_v2_0_kernel_reg17": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg17",
          "fp_sop_0/kernel_patch_17"
        ]
      },
      "kernel_bank_v2_0_kernel_reg18": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg18",
          "fp_sop_0/kernel_patch_18"
        ]
      },
      "kernel_bank_v2_0_kernel_reg19": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg19",
          "fp_sop_0/kernel_patch_19"
        ]
      },
      "kernel_bank_v2_0_kernel_reg20": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg20",
          "fp_sop_0/kernel_patch_20"
        ]
      },
      "kernel_bank_v2_0_kernel_reg21": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg21",
          "fp_sop_0/kernel_patch_21"
        ]
      },
      "kernel_bank_v2_0_kernel_reg22": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg22",
          "fp_sop_0/kernel_patch_22"
        ]
      },
      "kernel_bank_v2_0_kernel_reg23": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg23",
          "fp_sop_0/kernel_patch_23"
        ]
      },
      "kernel_bank_v2_0_kernel_reg24": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg24",
          "fp_sop_0/kernel_patch_24"
        ]
      },
      "kernel_bank_v2_0_kernel_reg25": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg25",
          "fp_sop_0/kernel_patch_25"
        ]
      },
      "kernel_bank_v2_0_kernel_reg26": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg26",
          "fp_sop_0/kernel_patch_26"
        ]
      },
      "kernel_bank_v2_0_kernel_reg27": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg27",
          "fp_sop_0/kernel_patch_27"
        ]
      },
      "kernel_bank_v2_0_kernel_reg28": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg28",
          "fp_sop_0/kernel_patch_28"
        ]
      },
      "kernel_bank_v2_0_kernel_reg29": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg29",
          "fp_sop_0/kernel_patch_29"
        ]
      },
      "kernel_bank_v2_0_kernel_reg30": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg30",
          "fp_sop_0/kernel_patch_30"
        ]
      },
      "kernel_bank_v2_0_kernel_reg31": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg31",
          "fp_sop_0/kernel_patch_31"
        ]
      },
      "kernel_bank_v2_0_kernel_reg32": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg32",
          "fp_sop_0/kernel_patch_32"
        ]
      },
      "kernel_bank_v2_0_kernel_reg33": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg33",
          "fp_sop_0/kernel_patch_33"
        ]
      },
      "kernel_bank_v2_0_kernel_reg34": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg34",
          "fp_sop_0/kernel_patch_34"
        ]
      },
      "kernel_bank_v2_0_kernel_reg35": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg35",
          "fp_sop_0/kernel_patch_35"
        ]
      },
      "kernel_bank_v2_0_kernel_reg36": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg36",
          "fp_sop_0/kernel_patch_36"
        ]
      },
      "kernel_bank_v2_0_kernel_reg37": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg37",
          "fp_sop_0/kernel_patch_37"
        ]
      },
      "kernel_bank_v2_0_kernel_reg38": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg38",
          "fp_sop_0/kernel_patch_38"
        ]
      },
      "kernel_bank_v2_0_kernel_reg39": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg39",
          "fp_sop_0/kernel_patch_39"
        ]
      },
      "kernel_bank_v2_0_kernel_reg40": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg40",
          "fp_sop_0/kernel_patch_40"
        ]
      },
      "kernel_bank_v2_0_kernel_reg41": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg41",
          "fp_sop_0/kernel_patch_41"
        ]
      },
      "kernel_bank_v2_0_kernel_reg42": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg42",
          "fp_sop_0/kernel_patch_42"
        ]
      },
      "kernel_bank_v2_0_kernel_reg43": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg43",
          "fp_sop_0/kernel_patch_43"
        ]
      },
      "kernel_bank_v2_0_kernel_reg44": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg44",
          "fp_sop_0/kernel_patch_44"
        ]
      },
      "kernel_bank_v2_0_kernel_reg45": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg45",
          "fp_sop_0/kernel_patch_45"
        ]
      },
      "kernel_bank_v2_0_kernel_reg46": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg46",
          "fp_sop_0/kernel_patch_46"
        ]
      },
      "kernel_bank_v2_0_kernel_reg47": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg47",
          "fp_sop_0/kernel_patch_47"
        ]
      },
      "kernel_bank_v2_0_kernel_reg48": {
        "ports": [
          "kernel_bank_v2_0/kernel_reg48",
          "fp_sop_0/kernel_patch_48"
        ]
      },
      "master_controller_v2_0_fake_sopu_rts": {
        "ports": [
          "master_controller_v2_0/fake_sopu_rts",
          "img_window_v2_0/fake_sopu_rts"
        ]
      },
      "master_controller_v2_0_fp_enable": {
        "ports": [
          "master_controller_v2_0/fp_enable",
          "fp_sop_0/ap_start"
        ]
      },
      "master_controller_v2_0_sopu_ilb_data": {
        "ports": [
          "master_controller_v2_0/sopu_ilb_data",
          "bram_controller_v2_0/conv_bram_data"
        ]
      },
      "master_controller_v2_0_sopu_ilb_rts": {
        "ports": [
          "master_controller_v2_0/sopu_ilb_rts",
          "bram_controller_v2_0/conv_bram_rts"
        ]
      },
      "master_controller_v2_0_sopu_uart_data": {
        "ports": [
          "master_controller_v2_0/sopu_uart_data",
          "uart_0/x_uart_data"
        ]
      },
      "master_controller_v2_0_sopu_uart_rts": {
        "ports": [
          "master_controller_v2_0/sopu_uart_rts",
          "uart_0/x_uart_rts"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "img_window_v2_0/rst",
          "kernel_bank_v2_0/rst",
          "bram_controller_v2_0/rst",
          "master_controller_v2_0/rst",
          "uart_0/rst"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "fp_sop_0/ap_rst"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/resetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "uart_0_TX": {
        "ports": [
          "uart_0/TX",
          "TX"
        ]
      },
      "uart_0_rts": {
        "ports": [
          "uart_0/rts",
          "rts"
        ]
      },
      "uart_0_uart_x_data": {
        "ports": [
          "uart_0/uart_x_data",
          "img_window_v2_0/uart_sopu_data",
          "kernel_bank_v2_0/uart_sopu_data",
          "master_controller_v2_0/uart_sopu_data"
        ]
      },
      "uart_0_uart_x_rts": {
        "ports": [
          "uart_0/uart_x_rts",
          "img_window_v2_0/uart_sopu_rts",
          "kernel_bank_v2_0/uart_sopu_rts",
          "master_controller_v2_0/uart_sopu_rts"
        ]
      },
      "uart_0_x_uart_rtr": {
        "ports": [
          "uart_0/x_uart_rtr",
          "master_controller_v2_0/sopu_uart_rtr"
        ]
      }
    }
  }
}