<html>

<head>
<meta http-equiv="Content-Type"
content="text/html; charset=iso-8859-1">
<meta name="Author" content="Andrew March">
<meta name="GENERATOR" content="Microsoft FrontPage Express 2.0">
<title>Andrew's EEC-IV pages - Index</title>
</head>

<body background="green_st.gif">

<p align="center"><font color="#FFFF00" size="6"
face="Comic Sans MS">Andrew's EEC-IV pages</font> <br>
<font color="#003300"><i><tt>Last modified 09-Apr-00</tt></i></font>
<br>
</p>

<hr>

<p align="center"><font color="#660000" size="5"
face="Comic Sans MS">Projects for the Ford EEC-IV engine control
unit</font> </p>

<blockquote>
    <p><a href=".\J3 adapter\j3.htm"><b>J3 service port</b></a> <br>
    Logic analyser capture of MBUS signals on the J3 service port
    of an EEC-IV and EEC-V.</p>
    <p><a href=".\EEC Sucka\eecsucka.htm"><b>EECSucka ROM dumper</b></a> <br>
    This dumper copies the EEC's ROM to your PC's hard disk.
    Complete plans and software are provided for EEC-IV and EEC-V
    versions. This device DOES NOT make changes to the ROM. It
    simply extracts a copy of your EEC's ROM for code analysis or
    use with an extrnal ROM J3 adaptor.</p>
    <p><a href=".\J3 adapter\j3adapt.htm"><b>Homebrew J3 adaptor</b></a> <br>
    The J3 service port allows connection of an external ROM to
    over-ride the factory engine calibration contained within the
    EEC-IV's internal ROM. Here are plans for a hand-wired
    &quot;J3 adaptor&quot; that squeezes all the decoding logic
    into a single EPLD. A programming file for the EPLD is
    provided. </p>
    <p><a href="j3sim.htm"><b>J3 service port simulator</b></a> <br>
    This simulator lets your PC control J3 adaptors or other
    devices designed for attachment to the J3 service port. It's
    handy for testing home-brew designs or even dumping ROMs from
    commercial adaptors. A circuit diagram and DOS software
    including source code are provided. </p>
    <p><a href="suprchps.gif"><b>Superchips J3 adaptor schematic</b></a>
    <br>
    Trace-out of a Superchips J3 adaptor used with an EEC-V. The
    PCB is marked E2 LSI&nbsp; EEC Rev 2.0. The ROM is a 28F010
    FLASH. The RST and PAUSE lines of the J3 connector have been
    wired to the FLASH's Vpp and WE pins to allow reprogramming
    via the J3 connector (unplugged from the EEC). </p>
    <p><b>Useful links:</b> <br>
    The EEC-IV mailing list is meeting place for like minded
    souls: <br>
    <a
    href="http://eelink.umich.edu/~p-nowak/eec-efi/EEC-Mailadddrop.html"><b>http://eelink.umich.edu/~p-nowak/eec-efi/EEC-Mailadddrop.html</b></a>
    </p>
    <p>Tom Cloud has produced a comprehensive technical document
    on the EEC-IV: <br>
    <a href="http://www2.austin.cc.tx.us/ESA/tc_eec.htm"><b>http://www2.austin.cc.tx.us/ESA/tc_eec.htm</b></a>
    <br>
    &nbsp;</p>
</blockquote>

<hr>

<p align="center"><a href="index.htm"><font color="#3333FF"><u>Back
to home page</u></font></a> </p>
</body>
</html>
