{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730999903557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730999903558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 14:18:23 2024 " "Processing started: Thu Nov  7 14:18:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730999903558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730999903558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memoria2 -c memoria2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off memoria2 -c memoria2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730999903558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730999903971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730999903971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoria2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memoria2 " "Found entity 1: memoria2" {  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730999911070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730999911070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoria2 " "Elaborating entity \"memoria2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730999911258 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d " "Converted elements in bus name \"d\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[0\] d0 " "Converted element name(s) from \"d\[0\]\" to \"d0\"" {  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -400 -720 -656 -381 "d\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730999911275 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[1\] d1 " "Converted element name(s) from \"d\[1\]\" to \"d1\"" {  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -376 -720 -654 -357 "d\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730999911275 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[2\] d2 " "Converted element name(s) from \"d\[2\]\" to \"d2\"" {  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -352 -720 -653 -333 "d\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730999911275 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[3\] d3 " "Converted element name(s) from \"d\[3\]\" to \"d3\"" {  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -328 -728 -656 -309 "d\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730999911275 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[0\] d0 " "Converted element name(s) from \"d\[0\]\" to \"d0\"" {  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -168 -1064 -1009 -149 "d\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730999911275 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[1\] d1 " "Converted element name(s) from \"d\[1\]\" to \"d1\"" {  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -136 -1064 -998 -117 "d\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730999911275 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[2\] d2 " "Converted element name(s) from \"d\[2\]\" to \"d2\"" {  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -104 -1064 -1001 -85 "d\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730999911275 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[3\] d3 " "Converted element name(s) from \"d\[3\]\" to \"d3\"" {  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -72 -1064 -1003 -53 "d\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730999911275 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d\[3..0\] d3..0 " "Converted element name(s) from \"d\[3..0\]\" to \"d3..0\"" {  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -112 -704 -624 -88 "d\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1730999911275 ""}  } { { "memoria2.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -400 -720 -656 -381 "d\[0\]" "" } { -376 -720 -654 -357 "d\[1\]" "" } { -352 -720 -653 -333 "d\[2\]" "" } { -328 -728 -656 -309 "d\[3\]" "" } { -168 -1064 -1009 -149 "d\[0\]" "" } { -136 -1064 -998 -117 "d\[1\]" "" } { -104 -1064 -1001 -85 "d\[2\]" "" } { -72 -1064 -1003 -53 "d\[3\]" "" } { -112 -704 -624 -88 "d\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1730999911275 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aula04.bdf 1 1 " "Using design file aula04.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aula04 " "Found entity 1: aula04" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/aula04.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730999911287 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730999911287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aula04 aula04:inst75 " "Elaborating entity \"aula04\" for hierarchy \"aula04:inst75\"" {  } { { "memoria2.bdf" "inst75" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/memoria2.bdf" { { -144 32 176 16 "inst75" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730999911287 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst21 " "Block or symbol \"OR4\" of instance \"inst21\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/aula04.bdf" { { 2040 416 480 2120 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1730999911300 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst64 " "Block or symbol \"NOT\" of instance \"inst64\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/aula04.bdf" { { 960 176 224 992 "inst64" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1730999911300 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst71 " "Block or symbol \"NOT\" of instance \"inst71\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/aula04.bdf" { { 1232 72 120 1264 "inst71" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1730999911300 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst76 " "Block or symbol \"NOT\" of instance \"inst76\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/aula04.bdf" { { 1400 160 208 1432 "inst76" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1730999911300 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst78 " "Block or symbol \"NOT\" of instance \"inst78\" overlaps another block or symbol" {  } { { "aula04.bdf" "" { Schematic "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/aula04.bdf" { { 1432 240 288 1464 "inst78" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1730999911300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "parte04.vhd 2 1 " "Using design file parte04.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parte04-behavior " "Found design unit 1: parte04-behavior" {  } { { "parte04.vhd" "" { Text "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/parte04.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730999911662 ""} { "Info" "ISGN_ENTITY_NAME" "1 parte04 " "Found entity 1: parte04" {  } { { "parte04.vhd" "" { Text "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/parte04.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730999911662 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1730999911662 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "STATES parte04.vhd(57) " "VHDL error at parte04.vhd(57): object \"STATES\" is used but not declared" {  } { { "parte04.vhd" "" { Text "C:/Users/maico/Desktop/4Semestre/GitHub/SSC0108-Pratica-em-Sistemas-Digitais-2024/Aula 7 - Memory Blocks/parte4/parte04.vhd" 57 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1730999911663 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730999911771 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov  7 14:18:31 2024 " "Processing ended: Thu Nov  7 14:18:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730999911771 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730999911771 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730999911771 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730999911771 ""}
