<?xml version="1.0" encoding="UTF-8"?>
<register_list name="System" xmlns="http://www.arm.com/core_reg" xmlns:tcf="http://com.arm.targetconfigurationeditor" xmlns:xi="http://www.w3.org/2001/XInclude" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd">
  <!--PLEASE DO NOT EDIT THIS FILE - Generated from sysreg XML-->
  <!--Not true, hand edited for SDDEBUG-17852 :-( -->
  <register_group name="PSTATE" display_by_default="true">
    <gui_name language="en">PSTATE</gui_name>
    <description language="en">PSTATE</description>
    <register access="RO" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-currentel.html" name="CurrentEL" size="4">
      <gui_name language="en">CurrentEL</gui_name>
      <description language="en">Holds the current Exception level.</description>
      <bitField enumerationId="CurrentEL_EL" name="EL">
        <gui_name language="en">EL</gui_name>
        <description language="en">Current Exception level.</description>
        <definition>[3:2]</definition>
      </bitField>
      <device_register high_bit="3" low_bit="2" name="CPSR" shift="2"/>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-daif.html" name="DAIF" size="4">
      <gui_name language="en">DAIF</gui_name>
      <description language="en">Allows access to the interrupt mask bits.</description>
      <bitField enumerationId="DAIF_D" name="D">
        <gui_name language="en">D</gui_name>
        <description language="en">Process state D mask.</description>
        <definition>[9]</definition>
      </bitField>
      <bitField enumerationId="DAIF_A" name="A">
        <gui_name language="en">A</gui_name>
        <description language="en">SError (System Error) mask bit.</description>
        <definition>[8]</definition>
      </bitField>
      <bitField enumerationId="DAIF_I" name="I">
        <gui_name language="en">I</gui_name>
        <description language="en">IRQ mask bit.</description>
        <definition>[7]</definition>
      </bitField>
      <bitField enumerationId="DAIF_F" name="F">
        <gui_name language="en">F</gui_name>
        <description language="en">FIQ mask bit.</description>
        <definition>[6]</definition>
      </bitField>
      <device_register high_bit="9" low_bit="6" name="CPSR" shift="6"/>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-nzcv.html" name="NZCV" size="4">
      <gui_name language="en">NZCV</gui_name>
      <description language="en">Allows access to the condition flags.</description>
      <bitField name="N">
        <gui_name language="en">N</gui_name>
        <description language="en">Negative condition flag. Set to bit[31] of the result of the last flag-setting instruction. If the result is regarded as a two's complement signed integer, then N is set to 1 if the result was negative, and N is set to 0 if the result was positive or zero.</description>
        <definition>[31]</definition>
      </bitField>
      <bitField name="Z">
        <gui_name language="en">Z</gui_name>
        <description language="en">Zero condition flag. Set to 1 if the result of the last flag-setting instruction was zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.</description>
        <definition>[30]</definition>
      </bitField>
      <bitField name="C">
        <gui_name language="en">C</gui_name>
        <description language="en">Carry condition flag. Set to 1 if the last flag-setting instruction resulted in a carry condition, for example an unsigned overflow on an addition.</description>
        <definition>[29]</definition>
      </bitField>
      <bitField name="V">
        <gui_name language="en">V</gui_name>
        <description language="en">Overflow condition flag. Set to 1 if the last flag-setting instruction resulted in an overflow condition, for example a signed overflow on an addition.</description>
        <definition>[28]</definition>
      </bitField>
      <device_register high_bit="31" low_bit="28" name="CPSR" shift="28"/>
    </register>
    <register access="RW" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch64-spsel.html" name="SPSel" size="4">
      <gui_name language="en">SPSel</gui_name>
      <description language="en">Allows the Stack Pointer to be selected between SP_EL0 and SP_ELx.</description>
      <bitField enumerationId="SPSel_SP" name="SP">
        <gui_name language="en">SP</gui_name>
        <description language="en">Stack pointer to use.</description>
        <definition>[0]</definition>
      </bitField>
      <device_register high_bit="0" low_bit="0" name="CPSR" shift="0"/>
    </register>
    <register access="RW" name="Mode" size="4">
        <gui_name language="en">Mode</gui_name>
        <description language="en">Use this to change the core mode. Please ensure that SCR_EL3, HCR_EL2 are consistent with the new mode.</description>
        <bitField enumerationId="V8_MODES" name="M">
            <gui_name language="en">M</gui_name>
            <description language="en">Current core mode.</description>
            <definition>[4:0]</definition>
        </bitField>
        <device_register high_bit="4" low_bit="0" name="CPSR" shift="0"/>
    </register>
  </register_group>
  <tcf:enumeration name="CurrentEL_EL">
    <tcf:enumItem description="EL0" name="EL0" number="0"/>
    <tcf:enumItem description="EL1" name="EL1" number="1"/>
    <tcf:enumItem description="EL2" name="EL2" number="2"/>
    <tcf:enumItem description="EL3" name="EL3" number="3"/>
  </tcf:enumeration>
  <tcf:enumeration name="DAIF_D">
    <tcf:enumItem description="Debug exceptions from Watchpoint, Breakpoint, and Software step debug events targeted at the current Exception level are not masked." name="Debug_exceptions_from_Watchpoint_Breakpoint_and_Software_step_debug_events_targeted_at_the_current_Exception_level_are_not_masked" number="0"/>
    <tcf:enumItem description="Debug exceptions from Watchpoint, Breakpoint, and Software step debug events targeted at the current Exception level are masked." name="Debug_exceptions_from_Watchpoint_Breakpoint_and_Software_step_debug_events_targeted_at_the_current_Exception_level_are_masked" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DAIF_A">
    <tcf:enumItem description="Exception not masked." name="Exception_not_masked" number="0"/>
    <tcf:enumItem description="Exception masked." name="Exception_masked" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DAIF_I">
    <tcf:enumItem description="Exception not masked." name="Exception_not_masked" number="0"/>
    <tcf:enumItem description="Exception masked." name="Exception_masked" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="DAIF_F">
    <tcf:enumItem description="Exception not masked." name="Exception_not_masked" number="0"/>
    <tcf:enumItem description="Exception masked." name="Exception_masked" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="SPSel_SP">
    <tcf:enumItem description="Use SP_EL0 at all Exception levels." name="Use_SP_EL0_at_all_Exception_levels" number="0"/>
    <tcf:enumItem description="Use SP_ELx for Exception level ELx." name="Use_SP_ELx_for_Exception_level_ELx" number="1"/>
  </tcf:enumeration>
  <tcf:enumeration name="V8_MODES" values="AArch64_EL0t=0x0,AArch64_EL1t=0x04,AArch64_EL1h=0x05,AArch64_EL2t=0x08,AArch64_EL2h=0x09,AArch64_EL3t=0x0C,AArch64_EL3h=0x0D,AArch32_USR=0x10,AArch32_FIQ=0x11,AArch32_IRQ=0x12,AArch32_SVC=0x13,AArch32_MON=0x16,AArch32_UND=0x1B,AArch32_ABT=0x17,AArch32_HYP=0x1A,AArch32_SYS=0x1F"/>
</register_list>
