VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/dec.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: dec

# Loading Architecture Description
# Loading Architecture Description took 0.36 seconds (max_rss 80.1 MiB, delta_rss +64.9 MiB)

Timing analysis: ON
Circuit netlist file: dec.net
Circuit placement file: dec.place
Circuit routing file: dec.route
Circuit SDC file: dec.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 4.77 seconds (max_rss 953.8 MiB, delta_rss +873.8 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/dec.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 551
    .input :       8
    .output:     256
    6-LUT  :     287
  Nets  : 295
    Avg Fanout:     3.2
    Max Fanout:    31.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1235
  Timing Graph Edges: 1624
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'dec.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/dec.blif'.

After removing unused inputs...
	total blocks: 551, total nets: 295, total inputs: 8, total outputs: 256
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    22/551       3%                            2     7 x 5     
    44/551       7%                            3     7 x 5     
    66/551      11%                            4     8 x 6     
    88/551      15%                            5     8 x 6     
   110/551      19%                            6     8 x 6     
   132/551      23%                            7     9 x 7     
   154/551      27%                            8     9 x 7     
   176/551      31%                            9     9 x 7     
   198/551      35%                           10    10 x 7     
   220/551      39%                           11    10 x 7     
   242/551      43%                           13    11 x 8     
   264/551      47%                           14    11 x 8     
   286/551      51%                           17    11 x 8     
   308/551      55%                           37    12 x 9     
   330/551      59%                           59    15 x 11    
   352/551      63%                           81    18 x 13    
   374/551      67%                          103    21 x 16    
   396/551      71%                          125    24 x 18    
   418/551      75%                          147    27 x 20    
   440/551      79%                          169    31 x 23    
   462/551      83%                          191    34 x 25    
   484/551      87%                          213    37 x 27    
   506/551      91%                          235    40 x 30    
   528/551      95%                          257    43 x 32    
   550/551      99%                          279    46 x 34    
Incr Slack updates 1 in 1.0129e-05 sec
Full Max Req/Worst Slack updates 1 in 4.278e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.6651e-05 sec
FPGA sized to 46 x 34 (auto)
Device Utilization: 0.10 (target 1.00)
	Block Utilization: 1.00 Type: io
	Block Utilization: 0.01 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        264                               0.969697                     0.030303   
       PLL          0                                      0                            0   
       LAB         17                                14.6471                      16.4706   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 7 out of 295 nets, 288 nets not absorbed.

Netlist conversion complete.

# Packing took 0.30 seconds (max_rss 953.8 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'dec.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.032669 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.03 seconds (max_rss 979.7 MiB, delta_rss +25.9 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 264
   pad       : 264
    inpad    : 8
    outpad   : 256
  LAB        : 17
   alm       : 145
    lut      : 287
     lut6    : 287
      lut    : 287

# Create Device
## Build Device Grid
FPGA sized to 46 x 34: 1564 grid tiles (auto)

Resource usage...
	Netlist
		264	blocks of type: io
	Architecture
		264	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		17	blocks of type: LAB
	Architecture
		1140	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		7	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		60	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		3	blocks of type: M144K

Device Utilization: 0.10 (target 1.00)
	Physical Tile io:
	Block Utilization: 1.00 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 980.1 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:191708
OPIN->CHANX/CHANY edge count before creating direct connections: 1005020
OPIN->CHANX/CHANY edge count after creating direct connections: 1057226
CHAN->CHAN type edge count:2883326
## Build routing resource graph took 2.37 seconds (max_rss 1087.7 MiB, delta_rss +107.6 MiB)
  RR Graph Nodes: 419490
  RR Graph Edges: 4132260
# Create Device took 2.43 seconds (max_rss 1087.7 MiB, delta_rss +107.6 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 18.24 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 18.24 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 4.93 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 4.93 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)

There are 505 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 8445

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 33.7789 td_cost: 2.48567e-07
Initial placement estimated Critical Path Delay (CPD): 7.70085 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1824.95 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -7.70085 ns

Initial placement estimated setup slack histogram:
[ -7.7e-09: -7.6e-09)  4 (  1.6%) |***
[ -7.6e-09: -7.5e-09)  8 (  3.1%) |*****
[ -7.5e-09: -7.3e-09) 23 (  9.0%) |****************
[ -7.3e-09: -7.2e-09) 52 ( 20.3%) |************************************
[ -7.2e-09: -7.1e-09) 70 ( 27.3%) |************************************************
[ -7.1e-09:   -7e-09) 44 ( 17.2%) |******************************
[   -7e-09: -6.8e-09) 28 ( 10.9%) |*******************
[ -6.8e-09: -6.7e-09) 23 (  9.0%) |****************
[ -6.7e-09: -6.6e-09)  1 (  0.4%) |*
[ -6.6e-09: -6.5e-09)  3 (  1.2%) |**
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 920
Warning 5: Starting t: 96 of 281 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.0e-04   0.979      32.22 2.2693e-07   7.594  -1.79e+03   -7.594   0.438  0.0093   45.0     1.00       920  0.200
   2    0.0 1.9e-04   0.980      31.66 2.172e-07    7.476  -1.78e+03   -7.476   0.390  0.0084   44.9     1.01      1840  0.950
   3    0.0 1.8e-04   0.990      31.19 2.1145e-07   7.236  -1.76e+03   -7.236   0.357  0.0043   42.7     1.37      2760  0.950
   4    0.0 1.7e-04   0.996      31.00 1.916e-07    7.356  -1.73e+03   -7.356   0.346  0.0025   39.1     1.94      3680  0.950
   5    0.0 1.6e-04   0.993      30.71 1.8345e-07   7.291  -1.72e+03   -7.291   0.326  0.0030   35.4     2.52      4600  0.950
   6    0.0 1.6e-04   0.996      30.43 1.8392e-07   7.122  -1.72e+03   -7.122   0.297  0.0022   31.4     3.17      5520  0.950
   7    0.0 1.5e-04   0.998      30.39 1.7522e-07   7.126  -1.71e+03   -7.126   0.325  0.0018   26.9     3.88      6440  0.950
   8    0.0 1.4e-04   0.993      30.00 1.5055e-07   7.338  -1.71e+03   -7.338   0.325  0.0029   23.8     4.37      7360  0.950
   9    0.0 1.3e-04   0.987      29.18 1.6725e-07   7.126  -1.71e+03   -7.126   0.277  0.0056   21.1     4.81      8280  0.950
  10    0.0 1.3e-04   0.985      28.52 1.5675e-07   7.167  -1.72e+03   -7.167   0.300  0.0083   17.6     5.35      9200  0.950
  11    0.0 1.2e-04   0.992      28.08 1.417e-07    7.262  -1.72e+03   -7.262   0.275  0.0041   15.2     5.75     10120  0.950
  12    0.0 1.1e-04   0.992      27.83 1.3777e-07   7.201  -1.71e+03   -7.201   0.288  0.0042   12.7     6.14     11040  0.950
  13    0.0 1.1e-04   0.992      27.62 1.4879e-07   7.096  -1.71e+03   -7.096   0.282  0.0034   10.7     6.45     11960  0.950
  14    0.0 1.0e-04   0.994      27.47 1.4723e-07   7.096  -1.71e+03   -7.096   0.302  0.0033    9.0     6.72     12880  0.950
  15    0.0 9.8e-05   0.995      27.40 1.4258e-07   7.095  -1.71e+03   -7.095   0.279  0.0021    7.8     6.92     13800  0.950
  16    0.0 9.4e-05   0.994      27.24 1.4086e-07   7.096  -1.71e+03   -7.096   0.357  0.0024    6.5     7.12     14720  0.950
  17    0.0 8.9e-05   0.995      27.05 1.36e-07     7.123  -1.71e+03   -7.123   0.360  0.0025    6.0     7.21     15640  0.950
  18    0.0 8.4e-05   0.997      26.91 1.4496e-07   7.058  -1.71e+03   -7.058   0.320  0.0017    5.5     7.28     16560  0.950
  19    0.0 8.0e-05   0.996      26.56 1.32e-07     7.155  -1.71e+03   -7.155   0.348  0.0025    4.8     7.39     17480  0.950
  20    0.0 7.6e-05   0.998      26.38 1.4317e-07   7.077  -1.71e+03   -7.077   0.305  0.0019    4.4     7.46     18400  0.950
  21    0.0 7.2e-05   0.997      26.32 1.4119e-07   7.077  -1.71e+03   -7.077   0.346  0.0018    3.8     7.55     19320  0.950
  22    0.0 6.9e-05   0.998      26.17 1.2603e-07   7.178  -1.71e+03   -7.178   0.317  0.0015    3.4     7.61     20240  0.950
  23    0.0 6.5e-05   0.997      26.01 1.2408e-07   7.199  -1.71e+03   -7.199   0.296  0.0018    3.0     7.68     21160  0.950
  24    0.0 6.2e-05   0.998      25.97 1.2416e-07   7.191  -1.71e+03   -7.191   0.324  0.0011    2.6     7.75     22080  0.950
  25    0.0 5.9e-05   0.997      25.90 1.3536e-07   7.105  -1.71e+03   -7.105   0.349  0.0022    2.3     7.79     23000  0.950
  26    0.0 5.6e-05   0.999      25.86 1.3409e-07   7.104  -1.71e+03   -7.104   0.322  0.0007    2.1     7.83     23920  0.950
  27    0.0 5.3e-05   0.999      25.85 1.1983e-07   7.207  -1.71e+03   -7.207   0.332  0.0006    1.8     7.87     24840  0.950
  28    0.0 5.1e-05   0.998      25.81 1.2317e-07   7.178  -1.71e+03   -7.178   0.325  0.0013    1.6     7.90     25760  0.950
  29    0.0 4.8e-05   0.998      25.77 1.2208e-07   7.180  -1.71e+03   -7.180   0.315  0.0005    1.4     7.93     26680  0.950
  30    0.0 4.6e-05   0.999      25.76 1.2611e-07   7.147  -1.71e+03   -7.147   0.296  0.0004    1.3     7.96     27600  0.950
  31    0.0 4.3e-05   0.999      25.74 1.215e-07    7.180  -1.71e+03   -7.180   0.277  0.0005    1.1     7.99     28520  0.950
  32    0.0 4.1e-05   0.998      25.73 1.21e-07     7.180  -1.71e+03   -7.180   0.274  0.0007    1.0     8.00     29440  0.950
  33    0.0 3.9e-05   0.998      25.72 1.1686e-07   7.207  -1.71e+03   -7.207   0.305  0.0006    1.0     8.00     30360  0.950
  34    0.0 3.7e-05   0.999      25.74 1.2457e-07   7.147  -1.71e+03   -7.147   0.260  0.0004    1.0     8.00     31280  0.950
  35    0.0 3.5e-05   0.999      25.73 1.2439e-07   7.147  -1.71e+03   -7.147   0.258  0.0005    1.0     8.00     32200  0.950
  36    0.0 3.4e-05   0.999      25.73 1.2467e-07   7.147  -1.71e+03   -7.147   0.273  0.0003    1.0     8.00     33120  0.950
  37    0.0 3.2e-05   0.999      25.72 1.2034e-07   7.180  -1.71e+03   -7.180   0.280  0.0004    1.0     8.00     34040  0.950
  38    0.0 3.0e-05   0.999      25.72 1.2447e-07   7.147  -1.71e+03   -7.147   0.258  0.0005    1.0     8.00     34960  0.950
  39    0.0 2.9e-05   0.999      25.72 1.1985e-07   7.180  -1.71e+03   -7.180   0.270  0.0003    1.0     8.00     35880  0.950
  40    0.0 2.7e-05   0.999      25.72 1.2437e-07   7.147  -1.71e+03   -7.147   0.249  0.0004    1.0     8.00     36800  0.950
  41    0.0 2.6e-05   0.999      25.72 1.2877e-07   7.114  -1.71e+03   -7.114   0.255  0.0004    1.0     8.00     37720  0.950
  42    0.0 2.5e-05   0.999      25.73 1.2876e-07   7.114  -1.71e+03   -7.114   0.236  0.0004    1.0     8.00     38640  0.950
  43    0.0 2.3e-05   0.999      25.73 1.2805e-07   7.120  -1.71e+03   -7.120   0.263  0.0003    1.0     8.00     39560  0.950
  44    0.0 2.2e-05   0.999      25.73 1.2605e-07   7.135  -1.71e+03   -7.135   0.241  0.0005    1.0     8.00     40480  0.950
  45    0.0 2.1e-05   0.999      25.73 1.3133e-07   7.092  -1.71e+03   -7.092   0.252  0.0004    1.0     8.00     41400  0.950
  46    0.0 2.0e-05   1.000      25.74 1.3125e-07   7.092  -1.71e+03   -7.092   0.254  0.0003    1.0     8.00     42320  0.950
  47    0.0 1.9e-05   0.999      25.73 1.2516e-07   7.135  -1.71e+03   -7.135   0.263  0.0003    1.0     8.00     43240  0.950
  48    0.0 1.8e-05   0.999      25.73 1.2802e-07   7.114  -1.71e+03   -7.114   0.246  0.0002    1.0     8.00     44160  0.950
  49    0.0 0.0e+00   0.999      25.73 1.2816e-07   7.114  -1.71e+03   -7.114   0.109  0.0004    1.0     8.00     45080  0.950
## Placement Quench took 0.00 seconds (max_rss 1087.7 MiB)
post-quench CPD = 7.09206 (ns) 

BB estimate of min-dist (placement) wire length: 6434

Completed placement consistency check successfully.

Swaps called: 45361

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 7.09206 ns, Fmax: 141.003 MHz
Placement estimated setup Worst Negative Slack (sWNS): -7.09206 ns
Placement estimated setup Total Negative Slack (sTNS): -1709.69 ns

Placement estimated setup slack histogram:
[ -7.1e-09:   -7e-09) 10 (  3.9%) |*********
[   -7e-09: -6.9e-09) 22 (  8.6%) |********************
[ -6.9e-09: -6.8e-09) 45 ( 17.6%) |*****************************************
[ -6.8e-09: -6.7e-09) 45 ( 17.6%) |*****************************************
[ -6.7e-09: -6.6e-09) 53 ( 20.7%) |************************************************
[ -6.6e-09: -6.5e-09) 34 ( 13.3%) |*******************************
[ -6.5e-09: -6.4e-09) 32 ( 12.5%) |*****************************
[ -6.4e-09: -6.3e-09) 11 (  4.3%) |**********
[ -6.3e-09: -6.2e-09)  3 (  1.2%) |***
[ -6.2e-09: -6.1e-09)  1 (  0.4%) |*

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.9987, bb_cost: 25.7346, td_cost: 1.31092e-07, 

Placement resource usage:
  io  implemented as io : 264
  LAB implemented as LAB: 17

Placement number of temperatures: 49
Placement total # of swap attempts: 45361
	Swaps accepted: 13472 (29.7 %)
	Swaps rejected: 29790 (65.7 %)
	Swaps aborted:  2099 ( 4.6 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                23.42            31.77           68.23          0.00         
                   Median                 23.02            31.84           61.75          6.42         
                   Centroid               23.43            30.97           62.16          6.88         
                   W. Centroid            23.24            31.75           61.74          6.52         
                   W. Median              0.25             11.61           78.57          9.82         
                   Crit. Uniform          0.05             4.76            95.24          0.00         
                   Feasible Region        0.05             9.09            90.91          0.00         

LAB                Uniform                1.55             2.98            97.02          0.00         
                   Median                 1.55             4.42            95.58          0.00         
                   Centroid               1.49             5.19            94.81          0.00         
                   W. Centroid            1.46             4.82            95.18          0.00         
                   W. Median              0.02             0.00            100.00         0.00         
                   Crit. Uniform          0.26             0.00            100.00         0.00         
                   Feasible Region        0.23             0.00            100.00         0.00         


Placement Quench timing analysis took 0.000274754 seconds (0.000243024 STA, 3.173e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0157828 seconds (0.0144299 STA, 0.0013529 slack) (51 full updates: 51 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.07 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.8:      0.9)  19 (  3.8%) |**
[      0.9:        1) 486 ( 96.2%) |***********************************************
## Initializing router criticalities took 0.00 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  864803     288     505     311 ( 0.074%)    8778 ( 1.2%)    7.472     -1784.     -7.472      0.000      0.000      N/A
Incr Slack updates 51 in 0.00042114 sec
Full Max Req/Worst Slack updates 31 in 9.512e-05 sec
Incr Max Req/Worst Slack updates 20 in 7.8184e-05 sec
Incr Criticality updates 8 in 0.000120445 sec
Full Criticality updates 43 in 0.000474089 sec
   2    0.0     0.5    5  550343     171     388     109 ( 0.026%)    8626 ( 1.2%)    7.472     -1792.     -7.472      0.000      0.000      N/A
   3    0.0     0.6    0  310793      75     284      91 ( 0.022%)    8559 ( 1.2%)    7.454     -1786.     -7.454      0.000      0.000      N/A
   4    0.0     0.8    2  216508      48     248      53 ( 0.013%)    8662 ( 1.2%)    7.492     -1802.     -7.492      0.000      0.000      N/A
   5    0.0     1.1    1  185152      34     236      39 ( 0.009%)    8674 ( 1.2%)    7.457     -1789.     -7.457      0.000      0.000      N/A
   6    0.0     1.4    0  137005      25     213      26 ( 0.006%)    8567 ( 1.2%)    7.492     -1805.     -7.492      0.000      0.000      N/A
   7    0.0     1.9    0  177098      33     227      21 ( 0.005%)    8670 ( 1.2%)    7.561     -1810.     -7.561      0.000      0.000      N/A
   8    0.0     2.4    0  172379      33     235      16 ( 0.004%)    8617 ( 1.2%)    7.576     -1810.     -7.576      0.000      0.000      N/A
   9    0.0     3.1    1  173627      34     236       9 ( 0.002%)    8620 ( 1.2%)    7.523     -1803.     -7.523      0.000      0.000      N/A
  10    0.0     4.1    0  163793      30     216       5 ( 0.001%)    8621 ( 1.2%)    7.535     -1805.     -7.535      0.000      0.000       16
  11    0.0     5.3    0  164330      31     217       5 ( 0.001%)    8643 ( 1.2%)    7.523     -1803.     -7.523      0.000      0.000       14
  12    0.0     6.9    0  156555      29     213       1 ( 0.000%)    8621 ( 1.2%)    7.535     -1805.     -7.535      0.000      0.000       15
  13    0.0     9.0    0  156208      29     213       1 ( 0.000%)    8647 ( 1.2%)    7.523     -1803.     -7.523      0.000      0.000       13
  14    0.0    11.6    0  153919      29     213       0 ( 0.000%)    8621 ( 1.2%)    7.535     -1805.     -7.535      0.000      0.000       13
Restoring best routing
Critical path: 7.53467 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)   1 (  0.2%) |
[      0.8:      0.9)  68 ( 13.5%) |*******
[      0.9:        1) 436 ( 86.3%) |***********************************************
Router Stats: total_nets_routed: 889 total_connections_routed: 3644 total_heap_pushes: 3582513 total_heap_pops: 549834 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 3582513 total_external_heap_pops: 549834 total_external_SOURCE_pushes: 3644 total_external_SOURCE_pops: 3116 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 3644 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 3644 total_external_SINK_pushes: 38216 total_external_SINK_pops: 36995 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 39876 total_external_IPIN_pops: 38225 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 110114 total_external_OPIN_pops: 108904 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 4901 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 4901 total_external_CHANX_pushes: 1657819 total_external_CHANX_pops: 183002 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 14994 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 14994 total_external_CHANY_pushes: 1732844 total_external_CHANY_pops: 179592 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 17326 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 17326 total_number_of_adding_all_rt: 66075 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.32 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -77981553
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)
Found 878 mismatches between routing and packing results.
Fixed 246 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1087.7 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        264                               0.969697                     0.030303   
       PLL          0                                      0                            0   
       LAB         17                                14.6471                      16.4706   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 7 out of 295 nets, 288 nets not absorbed.


Average number of bends per net: 2.19792  Maximum # of bends: 12

Number of global nets: 0
Number of routed nets (nonglobal): 288
Wire length results (in units of 1 clb segments)...
	Total wirelength: 8621, average net length: 29.9340
	Maximum net length: 156

Wire length results in terms of physical segments...
	Total wiring segments used: 1529, average wire segments per net: 5.30903
	Maximum segments used by a net: 24
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)    0 (  0.0%) |
[        0:      0.1) 2970 (100.0%) |**********************************************
Maximum routing channel utilization:     0.096 at (27,25)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      13   5.630      250
                         1      11   4.261      250
                         2       8   0.935      250
                         3      10   2.239      250
                         4       1   0.239      250
                         5       3   0.087      250
                         6       3   0.783      250
                         7      11   3.630      250
                         8       2   0.761      250
                         9       3   0.457      250
                        10       2   0.370      250
                        11      14   3.457      250
                        12       3   1.391      250
                        13       5   3.413      250
                        14       6   3.087      250
                        15       5   2.630      250
                        16      10   3.043      250
                        17      13   2.391      250
                        18      19   5.717      250
                        19      20   8.304      250
                        20      16   5.565      250
                        21      23   7.304      250
                        22       4   1.674      250
                        23       7   2.674      250
                        24       8   3.000      250
                        25      24   8.565      250
                        26       4   1.174      250
                        27       3   0.978      250
                        28       4   2.522      250
                        29       3   0.935      250
                        30      11   2.522      250
                        31       1   0.239      250
                        32      14   8.848      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      10   5.706      250
                         1      13   1.853      250
                         2      10   2.000      250
                         3       1   0.294      250
                         4       1   0.029      250
                         5       2   0.265      250
                         6       3   0.382      250
                         7      12   1.471      250
                         8      16   5.235      250
                         9       8   1.059      250
                        10       2   0.206      250
                        11       5   2.059      250
                        12       2   1.000      250
                        13       2   0.412      250
                        14       6   1.618      250
                        15       3   1.676      250
                        16       7   2.824      250
                        17       2   1.382      250
                        18      21  10.206      250
                        19      42  15.882      250
                        20      38  10.382      250
                        21      15   5.647      250
                        22       4   1.941      250
                        23       9   5.441      250
                        24       6   2.412      250
                        25       3   1.294      250
                        26      16   5.588      250
                        27      14   5.794      250
                        28       3   0.824      250
                        29      14   3.794      250
                        30      12   2.441      250
                        31       8   1.706      250
                        32      13   3.824      250
                        33       3   1.000      250
                        34       3   0.441      250
                        35       3   1.088      250
                        36       2   0.147      250
                        37       5   1.588      250
                        38       3   0.735      250
                        39       3   0.529      250
                        40       2   0.265      250
                        41       3   0.882      250
                        42       2   0.324      250
                        43       7   3.206      250
                        44       7   3.000      250

Total tracks in x-direction: 8250, in y-direction: 11250

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 2.43568e+07, per logic tile: 15573.4

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  83754
                                                      Y      4  85050
                                                      X     16   4136
                                                      Y     16   4494

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00712
                                            16      0.0409

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00728
                                            16      0.0323

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4          0.0072
                             L16          0.0364

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0      0.0072
                            L16    1      0.0364

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  5.2e-09:  5.4e-09)  1 (  0.4%) |*
[  5.4e-09:  5.5e-09)  2 (  0.8%) |**
[  5.5e-09:  5.7e-09)  7 (  2.7%) |******
[  5.7e-09:  5.8e-09) 31 ( 12.1%) |**************************
[  5.8e-09:    6e-09) 57 ( 22.3%) |************************************************
[    6e-09:  6.2e-09) 49 ( 19.1%) |*****************************************
[  6.2e-09:  6.3e-09) 37 ( 14.5%) |*******************************
[  6.3e-09:  6.5e-09) 35 ( 13.7%) |*****************************
[  6.5e-09:  6.6e-09) 30 ( 11.7%) |*************************
[  6.6e-09:  6.8e-09)  7 (  2.7%) |******

Final critical path delay (least slack): 7.53467 ns, Fmax: 132.72 MHz
Final setup Worst Negative Slack (sWNS): -7.53467 ns
Final setup Total Negative Slack (sTNS): -1804.55 ns

Final setup slack histogram:
[ -7.5e-09: -7.4e-09)  6 (  2.3%) |*****
[ -7.4e-09: -7.3e-09) 33 ( 12.9%) |***************************
[ -7.3e-09: -7.1e-09) 59 ( 23.0%) |************************************************
[ -7.1e-09:   -7e-09) 48 ( 18.8%) |***************************************
[   -7e-09: -6.9e-09) 47 ( 18.4%) |**************************************
[ -6.9e-09: -6.8e-09) 35 ( 13.7%) |****************************
[ -6.8e-09: -6.6e-09) 17 (  6.6%) |**************
[ -6.6e-09: -6.5e-09)  7 (  2.7%) |******
[ -6.5e-09: -6.4e-09)  3 (  1.2%) |**
[ -6.4e-09: -6.2e-09)  1 (  0.4%) |*

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 7.053e-06 sec
Full Max Req/Worst Slack updates 1 in 4.418e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.4137e-05 sec
Flow timing analysis took 0.0327244 seconds (0.0303274 STA, 0.00239695 slack) (68 full updates: 52 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 32.02 seconds (max_rss 1087.7 MiB)
Incr Slack updates 15 in 0.000124801 sec
Full Max Req/Worst Slack updates 6 in 2.5607e-05 sec
Incr Max Req/Worst Slack updates 9 in 6.5321e-05 sec
Incr Criticality updates 1 in 1.5138e-05 sec
Full Criticality updates 14 in 0.000227096 sec
