

================================================================
== Vivado HLS Report for 'my_filter_v1'
================================================================
* Date:           Fri Jan  8 20:54:59 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.741 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   639826|   639826| 6.398 ms | 6.398 ms |  639826|  639826|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop_y_0           |   213248|   213248|      1666|          -|          -|    128|    no    |
        | + Loop_x_0          |     1664|     1664|        13|          -|          -|    128|    no    |
        |- Loop_y_1_Loop_x_1  |    32790|    32790|        25|          2|          1|  16384|    yes   |
        |- Loop_y_2           |    49408|    49408|       386|          -|          -|    128|    no    |
        | + Loop_x_2          |      384|      384|         3|          -|          -|    128|    no    |
        |- Loop_y_3           |   213248|   213248|      1666|          -|          -|    128|    no    |
        | + Loop_x_3          |     1664|     1664|        13|          -|          -|    128|    no    |
        |- Loop_y_4_Loop_x_4  |    16406|    16406|        24|          1|          1|  16384|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 25
  * Pipeline-1: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 95
* Pipeline : 2
  Pipeline-0 : II = 2, D = 25, States = { 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
  Pipeline-1 : II = 1, D = 24, States = { 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 21 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 8 
21 --> 46 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 21 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 56 53 
53 --> 54 52 
54 --> 55 
55 --> 53 
56 --> 57 
57 --> 58 71 
58 --> 59 57 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 58 
71 --> 95 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 71 
95 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%fx_V = alloca [16384 x i8], align 1" [divergent.cpp:65]   --->   Operation 96 'alloca' 'fx_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%fy_V = alloca [16384 x i8], align 1" [divergent.cpp:66]   --->   Operation 97 'alloca' 'fy_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%fxx = alloca [16384 x i8], align 1"   --->   Operation 98 'alloca' 'fxx' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%fyy = alloca [16384 x i8], align 1"   --->   Operation 99 'alloca' 'fyy' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%fxy = alloca [16384 x i8], align 1"   --->   Operation 100 'alloca' 'fxy' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%adj_fx = alloca [16384 x i8], align 1"   --->   Operation 101 'alloca' 'adj_fx' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%adj_fy = alloca [16384 x i8], align 1"   --->   Operation 102 'alloca' 'adj_fy' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%Sxf_V = alloca [16384 x i8], align 1" [divergent.cpp:75]   --->   Operation 103 'alloca' 'Sxf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%Syf_V = alloca [16384 x i8], align 1" [divergent.cpp:76]   --->   Operation 104 'alloca' 'Syf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%gx = alloca [16384 x i8], align 1"   --->   Operation 105 'alloca' 'gx' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%gy = alloca [16384 x i8], align 1"   --->   Operation 106 'alloca' 'gy' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%g3x_V = alloca [16384 x i8], align 1" [divergent.cpp:88]   --->   Operation 107 'alloca' 'g3x_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%gxx = alloca [16384 x i8], align 1"   --->   Operation 108 'alloca' 'gxx' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%g4y_V = alloca [16384 x i8], align 1" [divergent.cpp:90]   --->   Operation 109 'alloca' 'g4y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%gyy = alloca [16384 x i8], align 1"   --->   Operation 110 'alloca' 'gyy' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%g5x_V = alloca [16384 x i8], align 1" [divergent.cpp:92]   --->   Operation 111 'alloca' 'g5x_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%gxy = alloca [16384 x i8], align 1"   --->   Operation 112 'alloca' 'gxy' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%Sxtf_V = alloca [16384 x i8], align 1" [divergent.cpp:96]   --->   Operation 113 'alloca' 'Sxtf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%Sytf_V = alloca [16384 x i8], align 1" [divergent.cpp:97]   --->   Operation 114 'alloca' 'Sytf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%temp_cross6_V = alloca [16384 x i8], align 1" [divergent.cpp:163]   --->   Operation 115 'alloca' 'temp_cross6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%temp_cross7_V = alloca [16384 x i8], align 1" [divergent.cpp:164]   --->   Operation 116 'alloca' 'temp_cross7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%cross_X = alloca [16384 x i8], align 1"   --->   Operation 117 'alloca' 'cross_X' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%cross_Y = alloca [16384 x i8], align 1"   --->   Operation 118 'alloca' 'cross_Y' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 119 [2/2] (2.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %fx_V, [16384 x i8]* %f_V)" [divergent.cpp:100]   --->   Operation 119 'call' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 120 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %fx_V, [16384 x i8]* %f_V)" [divergent.cpp:100]   --->   Operation 120 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 121 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fy_V, [16384 x i8]* %f_V)" [divergent.cpp:101]   --->   Operation 121 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 122 [2/2] (2.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %fxx, [16384 x i8]* %fx_V)" [divergent.cpp:102]   --->   Operation 122 'call' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 123 [2/2] (2.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %adj_fx, [16384 x i8]* %adjChImg_V)" [divergent.cpp:106]   --->   Operation 123 'call' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 124 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fy_V, [16384 x i8]* %f_V)" [divergent.cpp:101]   --->   Operation 124 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %fxx, [16384 x i8]* %fx_V)" [divergent.cpp:102]   --->   Operation 125 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %adj_fx, [16384 x i8]* %adjChImg_V)" [divergent.cpp:106]   --->   Operation 126 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 127 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fyy, [16384 x i8]* %fy_V)" [divergent.cpp:103]   --->   Operation 127 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fxy, [16384 x i8]* %fx_V)" [divergent.cpp:104]   --->   Operation 128 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 129 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %adj_fy, [16384 x i8]* %adjChImg_V)" [divergent.cpp:107]   --->   Operation 129 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 130 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fyy, [16384 x i8]* %fy_V)" [divergent.cpp:103]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 131 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %fxy, [16384 x i8]* %fx_V)" [divergent.cpp:104]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %adj_fy, [16384 x i8]* %adjChImg_V)" [divergent.cpp:107]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 133 [1/1] (1.76ns)   --->   "br label %0" [divergent.cpp:111]   --->   Operation 133 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 2.52>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%y_0 = phi i8 [ 0, %arrayctor.loop4.preheader ], [ %y_1, %Loop_y_0_end ]"   --->   Operation 134 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln111 = icmp eq i8 %y_0, -128" [divergent.cpp:111]   --->   Operation 135 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 136 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (1.91ns)   --->   "%y_1 = add i8 %y_0, 1" [divergent.cpp:111]   --->   Operation 137 'add' 'y_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln111, label %.preheader920.preheader.preheader, label %Loop_y_0_begin" [divergent.cpp:111]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str336) nounwind" [divergent.cpp:112]   --->   Operation 139 'specloopname' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str336)" [divergent.cpp:112]   --->   Operation 140 'specregionbegin' 'tmp_15' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_16 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %y_0, i7 0)" [divergent.cpp:115]   --->   Operation 141 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i15 %tmp_16 to i16" [divergent.cpp:113]   --->   Operation 142 'zext' 'zext_ln113' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (1.76ns)   --->   "br label %1" [divergent.cpp:113]   --->   Operation 143 'br' <Predicate = (!icmp_ln111)> <Delay = 1.76>
ST_7 : Operation 144 [1/1] (1.76ns)   --->   "br label %.preheader920.preheader" [divergent.cpp:124]   --->   Operation 144 'br' <Predicate = (icmp_ln111)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 5.19>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%x_0 = phi i8 [ 0, %Loop_y_0_begin ], [ %x_1, %_ifconv ]"   --->   Operation 145 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (1.55ns)   --->   "%icmp_ln113 = icmp eq i8 %x_0, -128" [divergent.cpp:113]   --->   Operation 146 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 147 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (1.91ns)   --->   "%x_1 = add i8 %x_0, 1" [divergent.cpp:113]   --->   Operation 148 'add' 'x_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %Loop_y_0_end, label %_ifconv" [divergent.cpp:113]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %x_0 to i16" [divergent.cpp:115]   --->   Operation 150 'zext' 'zext_ln215' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (1.94ns)   --->   "%add_ln215 = add i16 %zext_ln113, %zext_ln215" [divergent.cpp:115]   --->   Operation 151 'add' 'add_ln215' <Predicate = (!icmp_ln113)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i16 %add_ln215 to i64" [divergent.cpp:115]   --->   Operation 152 'zext' 'zext_ln215_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%f_V_addr = getelementptr [16384 x i8]* %f_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:115]   --->   Operation 153 'getelementptr' 'f_V_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%adjChImg_V_addr = getelementptr [16384 x i8]* %adjChImg_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:115]   --->   Operation 154 'getelementptr' 'adjChImg_V_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%fx_V_addr = getelementptr [16384 x i8]* %fx_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:115]   --->   Operation 155 'getelementptr' 'fx_V_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%fy_V_addr = getelementptr [16384 x i8]* %fy_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:116]   --->   Operation 156 'getelementptr' 'fy_V_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%adj_fx_addr = getelementptr [16384 x i8]* %adj_fx, i64 0, i64 %zext_ln215_1" [divergent.cpp:115]   --->   Operation 157 'getelementptr' 'adj_fx_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%adj_fy_addr = getelementptr [16384 x i8]* %adj_fy, i64 0, i64 %zext_ln215_1" [divergent.cpp:116]   --->   Operation 158 'getelementptr' 'adj_fy_addr' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 159 [2/2] (3.25ns)   --->   "%adjChImg_V_load = load i8* %adjChImg_V_addr, align 1" [divergent.cpp:115]   --->   Operation 159 'load' 'adjChImg_V_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 160 [2/2] (3.25ns)   --->   "%fx_V_load = load i8* %fx_V_addr, align 1" [divergent.cpp:115]   --->   Operation 160 'load' 'fx_V_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 161 [2/2] (3.25ns)   --->   "%adj_fx_load = load i8* %adj_fx_addr, align 1" [divergent.cpp:115]   --->   Operation 161 'load' 'adj_fx_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 162 [2/2] (3.25ns)   --->   "%f_V_load = load i8* %f_V_addr, align 1" [divergent.cpp:115]   --->   Operation 162 'load' 'f_V_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 163 [2/2] (3.25ns)   --->   "%fy_V_load = load i8* %fy_V_addr, align 1" [divergent.cpp:116]   --->   Operation 163 'load' 'fy_V_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 164 [2/2] (3.25ns)   --->   "%adj_fy_load = load i8* %adj_fy_addr, align 1" [divergent.cpp:116]   --->   Operation 164 'load' 'adj_fy_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 165 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str336, i32 %tmp_15)" [divergent.cpp:118]   --->   Operation 165 'specregionend' 'empty_26' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "br label %0" [divergent.cpp:111]   --->   Operation 166 'br' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 167 [1/2] (3.25ns)   --->   "%adjChImg_V_load = load i8* %adjChImg_V_addr, align 1" [divergent.cpp:115]   --->   Operation 167 'load' 'adjChImg_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 168 [1/2] (3.25ns)   --->   "%fx_V_load = load i8* %fx_V_addr, align 1" [divergent.cpp:115]   --->   Operation 168 'load' 'fx_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 169 [1/2] (3.25ns)   --->   "%adj_fx_load = load i8* %adj_fx_addr, align 1" [divergent.cpp:115]   --->   Operation 169 'load' 'adj_fx_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 170 [1/2] (3.25ns)   --->   "%f_V_load = load i8* %f_V_addr, align 1" [divergent.cpp:115]   --->   Operation 170 'load' 'f_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 171 [1/2] (3.25ns)   --->   "%fy_V_load = load i8* %fy_V_addr, align 1" [divergent.cpp:116]   --->   Operation 171 'load' 'fy_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 172 [1/2] (3.25ns)   --->   "%adj_fy_load = load i8* %adj_fy_addr, align 1" [divergent.cpp:116]   --->   Operation 172 'load' 'adj_fy_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 10 <SV = 9> <Delay = 7.19>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %adjChImg_V_load to i16" [divergent.cpp:115]   --->   Operation 173 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %fx_V_load to i16" [divergent.cpp:115]   --->   Operation 174 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (4.17ns)   --->   "%ret_V = mul i16 %lhs_V, %rhs_V" [divergent.cpp:115]   --->   Operation 175 'mul' 'ret_V' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i8 %adj_fx_load to i16" [divergent.cpp:115]   --->   Operation 176 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %f_V_load to i16" [divergent.cpp:115]   --->   Operation 177 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (3.36ns) (grouped into DSP with root node ret_V_2)   --->   "%ret_V_1 = mul i16 %lhs_V_1, %rhs_V_1" [divergent.cpp:115]   --->   Operation 178 'mul' 'ret_V_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 179 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_2 = sub i16 %ret_V, %ret_V_1" [divergent.cpp:115]   --->   Operation 179 'sub' 'ret_V_2' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i8 %fy_V_load to i16" [divergent.cpp:116]   --->   Operation 180 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (4.17ns)   --->   "%ret_V_3 = mul i16 %lhs_V, %rhs_V_2" [divergent.cpp:116]   --->   Operation 181 'mul' 'ret_V_3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i8 %adj_fy_load to i16" [divergent.cpp:116]   --->   Operation 182 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (3.36ns) (grouped into DSP with root node ret_V_5)   --->   "%ret_V_4 = mul i16 %rhs_V_1, %lhs_V_2" [divergent.cpp:116]   --->   Operation 183 'mul' 'ret_V_4' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 184 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_5 = sub i16 %ret_V_3, %ret_V_4" [divergent.cpp:116]   --->   Operation 184 'sub' 'ret_V_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1429_14 = sext i16 %ret_V_2 to i32" [divergent.cpp:115]   --->   Operation 185 'sext' 'sext_ln1429_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [6/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429_14 to double" [divergent.cpp:115]   --->   Operation 186 'sitodp' 'val_assign' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1429_15 = sext i16 %ret_V_5 to i32" [divergent.cpp:116]   --->   Operation 187 'sext' 'sext_ln1429_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [6/6] (6.28ns)   --->   "%val_assign_1 = sitofp i32 %sext_ln1429_15 to double" [divergent.cpp:116]   --->   Operation 188 'sitodp' 'val_assign_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 189 [5/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429_14 to double" [divergent.cpp:115]   --->   Operation 189 'sitodp' 'val_assign' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 190 [5/6] (6.28ns)   --->   "%val_assign_1 = sitofp i32 %sext_ln1429_15 to double" [divergent.cpp:116]   --->   Operation 190 'sitodp' 'val_assign_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 191 [4/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429_14 to double" [divergent.cpp:115]   --->   Operation 191 'sitodp' 'val_assign' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 192 [4/6] (6.28ns)   --->   "%val_assign_1 = sitofp i32 %sext_ln1429_15 to double" [divergent.cpp:116]   --->   Operation 192 'sitodp' 'val_assign_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 193 [3/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429_14 to double" [divergent.cpp:115]   --->   Operation 193 'sitodp' 'val_assign' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 194 [3/6] (6.28ns)   --->   "%val_assign_1 = sitofp i32 %sext_ln1429_15 to double" [divergent.cpp:116]   --->   Operation 194 'sitodp' 'val_assign_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.28>
ST_15 : Operation 195 [2/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429_14 to double" [divergent.cpp:115]   --->   Operation 195 'sitodp' 'val_assign' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 196 [2/6] (6.28ns)   --->   "%val_assign_1 = sitofp i32 %sext_ln1429_15 to double" [divergent.cpp:116]   --->   Operation 196 'sitodp' 'val_assign_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.28>
ST_16 : Operation 197 [1/6] (6.28ns)   --->   "%val_assign = sitofp i32 %sext_ln1429_14 to double" [divergent.cpp:115]   --->   Operation 197 'sitodp' 'val_assign' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 198 [1/6] (6.28ns)   --->   "%val_assign_1 = sitofp i32 %sext_ln1429_15 to double" [divergent.cpp:116]   --->   Operation 198 'sitodp' 'val_assign_1' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.76>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%reg_V = bitcast double %val_assign to i64" [divergent.cpp:115]   --->   Operation 199 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln310_7 = trunc i64 %reg_V to i63" [divergent.cpp:115]   --->   Operation 200 'trunc' 'trunc_ln310_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)" [divergent.cpp:115]   --->   Operation 201 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V, i32 52, i32 62)" [divergent.cpp:115]   --->   Operation 202 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%exp_V = zext i11 %p_Result_s to i12" [divergent.cpp:115]   --->   Operation 203 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln331_7 = trunc i64 %reg_V to i8" [divergent.cpp:115]   --->   Operation 204 'trunc' 'trunc_ln331_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 205 [1/1] (2.78ns)   --->   "%icmp_ln326 = icmp eq i63 %trunc_ln310_7, 0" [divergent.cpp:115]   --->   Operation 205 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 206 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, %exp_V" [divergent.cpp:115]   --->   Operation 206 'sub' 'sh_amt' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (1.88ns)   --->   "%icmp_ln330 = icmp eq i11 %p_Result_s, -973" [divergent.cpp:115]   --->   Operation 207 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (1.99ns)   --->   "%icmp_ln332 = icmp sgt i12 %sh_amt, 0" [divergent.cpp:115]   --->   Operation 208 'icmp' 'icmp_ln332' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (1.99ns)   --->   "%icmp_ln333 = icmp slt i12 %sh_amt, 54" [divergent.cpp:115]   --->   Operation 209 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.97ns)   --->   "%or_ln330 = or i1 %icmp_ln326, %icmp_ln330" [divergent.cpp:115]   --->   Operation 210 'or' 'or_ln330' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%reg_V_8 = bitcast double %val_assign_1 to i64" [divergent.cpp:116]   --->   Operation 211 'bitcast' 'reg_V_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln310_8 = trunc i64 %reg_V_8 to i63" [divergent.cpp:116]   --->   Operation 212 'trunc' 'trunc_ln310_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_8, i32 63)" [divergent.cpp:116]   --->   Operation 213 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_s_25 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_8, i32 52, i32 62)" [divergent.cpp:116]   --->   Operation 214 'partselect' 'p_Result_s_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%exp_V_8 = zext i11 %p_Result_s_25 to i12" [divergent.cpp:116]   --->   Operation 215 'zext' 'exp_V_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln331_8 = trunc i64 %reg_V_8 to i8" [divergent.cpp:116]   --->   Operation 216 'trunc' 'trunc_ln331_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (2.78ns)   --->   "%icmp_ln326_3 = icmp eq i63 %trunc_ln310_8, 0" [divergent.cpp:116]   --->   Operation 217 'icmp' 'icmp_ln326_3' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 218 [1/1] (1.54ns)   --->   "%sh_amt_16 = sub i12 1075, %exp_V_8" [divergent.cpp:116]   --->   Operation 218 'sub' 'sh_amt_16' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (1.88ns)   --->   "%icmp_ln330_3 = icmp eq i11 %p_Result_s_25, -973" [divergent.cpp:116]   --->   Operation 219 'icmp' 'icmp_ln330_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [1/1] (1.99ns)   --->   "%icmp_ln332_3 = icmp sgt i12 %sh_amt_16, 0" [divergent.cpp:116]   --->   Operation 220 'icmp' 'icmp_ln332_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 221 [1/1] (1.99ns)   --->   "%icmp_ln333_3 = icmp slt i12 %sh_amt_16, 54" [divergent.cpp:116]   --->   Operation 221 'icmp' 'icmp_ln333_3' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (0.97ns)   --->   "%or_ln330_1 = or i1 %icmp_ln326_3, %icmp_ln330_3" [divergent.cpp:116]   --->   Operation 222 'or' 'or_ln330_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.74>
ST_18 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%trunc_ln318_7 = trunc i64 %reg_V to i52" [divergent.cpp:115]   --->   Operation 223 'trunc' 'trunc_ln318_7' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%tmp_17 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_7)" [divergent.cpp:115]   --->   Operation 224 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%sext_ln329 = sext i12 %sh_amt to i32" [divergent.cpp:115]   --->   Operation 225 'sext' 'sext_ln329' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (1.54ns)   --->   "%sh_amt_15 = sub i12 0, %sh_amt" [divergent.cpp:115]   --->   Operation 226 'sub' 'sh_amt_15' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%trunc_ln342_7 = trunc i12 %sh_amt_15 to i8" [divergent.cpp:115]   --->   Operation 227 'trunc' 'trunc_ln342_7' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_60 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_15, i32 3, i32 10)" [divergent.cpp:115]   --->   Operation 228 'partselect' 'tmp_60' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (1.55ns)   --->   "%icmp_ln343_7 = icmp slt i8 %tmp_60, 1" [divergent.cpp:115]   --->   Operation 229 'icmp' 'icmp_ln343_7' <Predicate = (!icmp_ln326)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%zext_ln334 = zext i32 %sext_ln329 to i53" [divergent.cpp:115]   --->   Operation 230 'zext' 'zext_ln334' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%lshr_ln334 = lshr i53 %tmp_17, %zext_ln334" [divergent.cpp:115]   --->   Operation 231 'lshr' 'lshr_ln334' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%trunc_ln334_7 = trunc i53 %lshr_ln334 to i8" [divergent.cpp:115]   --->   Operation 232 'trunc' 'trunc_ln334_7' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%shl_ln345 = shl i8 %trunc_ln331_7, %trunc_ln342_7" [divergent.cpp:115]   --->   Operation 233 'shl' 'shl_ln345' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node and_ln332)   --->   "%xor_ln330 = xor i1 %or_ln330, true" [divergent.cpp:115]   --->   Operation 234 'xor' 'xor_ln330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 235 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332 = and i1 %icmp_ln332, %xor_ln330" [divergent.cpp:115]   --->   Operation 235 'and' 'and_ln332' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%and_ln333 = and i1 %and_ln332, %icmp_ln333" [divergent.cpp:115]   --->   Operation 236 'and' 'and_ln333' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 237 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333 = select i1 %and_ln333, i8 %trunc_ln334_7, i8 0" [divergent.cpp:115]   --->   Operation 237 'select' 'select_ln333' <Predicate = (!icmp_ln326)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln343)   --->   "%or_ln332 = or i1 %or_ln330, %icmp_ln332" [divergent.cpp:115]   --->   Operation 238 'or' 'or_ln332' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln343)   --->   "%xor_ln332 = xor i1 %or_ln332, true" [divergent.cpp:115]   --->   Operation 239 'xor' 'xor_ln332' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 240 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343 = and i1 %icmp_ln343_7, %xor_ln332" [divergent.cpp:115]   --->   Operation 240 'and' 'and_ln343' <Predicate = (!icmp_ln326)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln326)   --->   "%select_ln343 = select i1 %and_ln343, i8 %shl_ln345, i8 %select_ln333" [divergent.cpp:115]   --->   Operation 241 'select' 'select_ln343' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326 = select i1 %icmp_ln326, i8 0, i8 %select_ln343" [divergent.cpp:115]   --->   Operation 242 'select' 'select_ln326' <Predicate = true> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_2)   --->   "%trunc_ln318_8 = trunc i64 %reg_V_8 to i52" [divergent.cpp:116]   --->   Operation 243 'trunc' 'trunc_ln318_8' <Predicate = (!icmp_ln326_3)> <Delay = 0.00>
ST_18 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_2)   --->   "%tmp_23 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_8)" [divergent.cpp:116]   --->   Operation 244 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln326_3)> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_2)   --->   "%sext_ln329_2 = sext i12 %sh_amt_16 to i32" [divergent.cpp:116]   --->   Operation 245 'sext' 'sext_ln329_2' <Predicate = (!icmp_ln326_3)> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (1.54ns)   --->   "%sh_amt_17 = sub i12 0, %sh_amt_16" [divergent.cpp:116]   --->   Operation 246 'sub' 'sh_amt_17' <Predicate = (!icmp_ln326_3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_1)   --->   "%trunc_ln342_8 = trunc i12 %sh_amt_17 to i8" [divergent.cpp:116]   --->   Operation 247 'trunc' 'trunc_ln342_8' <Predicate = (!icmp_ln326_3)> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_17, i32 3, i32 10)" [divergent.cpp:116]   --->   Operation 248 'partselect' 'tmp_63' <Predicate = (!icmp_ln326_3)> <Delay = 0.00>
ST_18 : Operation 249 [1/1] (1.55ns)   --->   "%icmp_ln343_8 = icmp slt i8 %tmp_63, 1" [divergent.cpp:116]   --->   Operation 249 'icmp' 'icmp_ln343_8' <Predicate = (!icmp_ln326_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_2)   --->   "%zext_ln334_2 = zext i32 %sext_ln329_2 to i53" [divergent.cpp:116]   --->   Operation 250 'zext' 'zext_ln334_2' <Predicate = (!icmp_ln326_3)> <Delay = 0.00>
ST_18 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_2)   --->   "%lshr_ln334_2 = lshr i53 %tmp_23, %zext_ln334_2" [divergent.cpp:116]   --->   Operation 251 'lshr' 'lshr_ln334_2' <Predicate = (!icmp_ln326_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_2)   --->   "%trunc_ln334_8 = trunc i53 %lshr_ln334_2 to i8" [divergent.cpp:116]   --->   Operation 252 'trunc' 'trunc_ln334_8' <Predicate = (!icmp_ln326_3)> <Delay = 0.00>
ST_18 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_1)   --->   "%shl_ln345_3 = shl i8 %trunc_ln331_8, %trunc_ln342_8" [divergent.cpp:116]   --->   Operation 253 'shl' 'shl_ln345_3' <Predicate = (!icmp_ln326_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_1)   --->   "%xor_ln330_1 = xor i1 %or_ln330_1, true" [divergent.cpp:116]   --->   Operation 254 'xor' 'xor_ln330_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_1 = and i1 %icmp_ln332_3, %xor_ln330_1" [divergent.cpp:116]   --->   Operation 255 'and' 'and_ln332_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_2)   --->   "%and_ln333_2 = and i1 %and_ln332_1, %icmp_ln333_3" [divergent.cpp:116]   --->   Operation 256 'and' 'and_ln333_2' <Predicate = (!icmp_ln326_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 257 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_2 = select i1 %and_ln333_2, i8 %trunc_ln334_8, i8 0" [divergent.cpp:116]   --->   Operation 257 'select' 'select_ln333_2' <Predicate = (!icmp_ln326_3)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_1)   --->   "%or_ln332_1 = or i1 %or_ln330_1, %icmp_ln332_3" [divergent.cpp:116]   --->   Operation 258 'or' 'or_ln332_1' <Predicate = (!icmp_ln326_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_1)   --->   "%xor_ln332_1 = xor i1 %or_ln332_1, true" [divergent.cpp:116]   --->   Operation 259 'xor' 'xor_ln332_1' <Predicate = (!icmp_ln326_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_1 = and i1 %icmp_ln343_8, %xor_ln332_1" [divergent.cpp:116]   --->   Operation 260 'and' 'and_ln343_1' <Predicate = (!icmp_ln326_3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_1)   --->   "%select_ln343_1 = select i1 %and_ln343_1, i8 %shl_ln345_3, i8 %select_ln333_2" [divergent.cpp:116]   --->   Operation 261 'select' 'select_ln343_1' <Predicate = (!icmp_ln326_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 262 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_1 = select i1 %icmp_ln326_3, i8 0, i8 %select_ln343_1" [divergent.cpp:116]   --->   Operation 262 'select' 'select_ln326_1' <Predicate = true> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.65>
ST_19 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)" [divergent.cpp:115]   --->   Operation 263 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%select_ln336_7 = select i1 %tmp_61, i8 -1, i8 0" [divergent.cpp:115]   --->   Operation 264 'select' 'select_ln336_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%xor_ln333 = xor i1 %icmp_ln333, true" [divergent.cpp:115]   --->   Operation 265 'xor' 'xor_ln333' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%and_ln333_1 = and i1 %and_ln332, %xor_ln333" [divergent.cpp:115]   --->   Operation 266 'and' 'and_ln333_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 267 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_1 = select i1 %and_ln333_1, i8 %select_ln336_7, i8 %select_ln326" [divergent.cpp:115]   --->   Operation 267 'select' 'select_ln333_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%xor_ln326 = xor i1 %icmp_ln326, true" [divergent.cpp:115]   --->   Operation 268 'xor' 'xor_ln326' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %icmp_ln330, %xor_ln326" [divergent.cpp:115]   --->   Operation 269 'and' 'and_ln330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i8 %trunc_ln331_7, i8 %select_ln333_1" [divergent.cpp:115]   --->   Operation 270 'select' 'select_ln330' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 271 [1/1] (1.91ns)   --->   "%sub_ln461 = sub i8 0, %select_ln330" [divergent.cpp:115]   --->   Operation 271 'sub' 'sub_ln461' <Predicate = (p_Result_18)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 272 [1/1] (1.24ns)   --->   "%select_ln351 = select i1 %p_Result_18, i8 %sub_ln461, i8 %select_ln330" [divergent.cpp:115]   --->   Operation 272 'select' 'select_ln351' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_3)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_8, i32 63)" [divergent.cpp:116]   --->   Operation 273 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_3)   --->   "%select_ln336_8 = select i1 %tmp_64, i8 -1, i8 0" [divergent.cpp:116]   --->   Operation 274 'select' 'select_ln336_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_3)   --->   "%xor_ln333_1 = xor i1 %icmp_ln333_3, true" [divergent.cpp:116]   --->   Operation 275 'xor' 'xor_ln333_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_3)   --->   "%and_ln333_3 = and i1 %and_ln332_1, %xor_ln333_1" [divergent.cpp:116]   --->   Operation 276 'and' 'and_ln333_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_3 = select i1 %and_ln333_3, i8 %select_ln336_8, i8 %select_ln326_1" [divergent.cpp:116]   --->   Operation 277 'select' 'select_ln333_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%xor_ln326_1 = xor i1 %icmp_ln326_3, true" [divergent.cpp:116]   --->   Operation 278 'xor' 'xor_ln326_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%and_ln330_1 = and i1 %icmp_ln330_3, %xor_ln326_1" [divergent.cpp:116]   --->   Operation 279 'and' 'and_ln330_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 280 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_1 = select i1 %and_ln330_1, i8 %trunc_ln331_8, i8 %select_ln333_3" [divergent.cpp:116]   --->   Operation 280 'select' 'select_ln330_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 281 [1/1] (1.91ns)   --->   "%sub_ln461_3 = sub i8 0, %select_ln330_1" [divergent.cpp:116]   --->   Operation 281 'sub' 'sub_ln461_3' <Predicate = (p_Result_19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 282 [1/1] (1.24ns)   --->   "%select_ln351_2 = select i1 %p_Result_19, i8 %sub_ln461_3, i8 %select_ln330_1" [divergent.cpp:116]   --->   Operation 282 'select' 'select_ln351_2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str437) nounwind" [divergent.cpp:114]   --->   Operation 283 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%Sxf_V_addr = getelementptr [16384 x i8]* %Sxf_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:115]   --->   Operation 284 'getelementptr' 'Sxf_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%Syf_V_addr = getelementptr [16384 x i8]* %Syf_V, i64 0, i64 %zext_ln215_1" [divergent.cpp:116]   --->   Operation 285 'getelementptr' 'Syf_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (3.25ns)   --->   "store i8 %select_ln351, i8* %Sxf_V_addr, align 1" [divergent.cpp:115]   --->   Operation 286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_20 : Operation 287 [1/1] (3.25ns)   --->   "store i8 %select_ln351_2, i8* %Syf_V_addr, align 1" [divergent.cpp:116]   --->   Operation 287 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "br label %1" [divergent.cpp:113]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 7> <Delay = 8.36>
ST_21 : Operation 289 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ %add_ln124, %Loop_x_1_end ], [ 0, %.preheader920.preheader.preheader ]" [divergent.cpp:124]   --->   Operation 289 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 290 [1/1] (0.00ns)   --->   "%y76_0 = phi i8 [ %select_ln129_1, %Loop_x_1_end ], [ 0, %.preheader920.preheader.preheader ]" [divergent.cpp:129]   --->   Operation 290 'phi' 'y76_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%x77_0 = phi i8 [ %x_4, %Loop_x_1_end ], [ 0, %.preheader920.preheader.preheader ]"   --->   Operation 291 'phi' 'x77_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (2.31ns)   --->   "%icmp_ln124 = icmp eq i15 %indvar_flatten, -16384" [divergent.cpp:124]   --->   Operation 292 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 293 [1/1] (1.94ns)   --->   "%add_ln124 = add i15 %indvar_flatten, 1" [divergent.cpp:124]   --->   Operation 293 'add' 'add_ln124' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %arrayctor.loop82.preheader, label %Loop_x_1_begin" [divergent.cpp:124]   --->   Operation 294 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (1.91ns)   --->   "%y = add i8 1, %y76_0" [divergent.cpp:124]   --->   Operation 295 'add' 'y' <Predicate = (!icmp_ln124)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 296 [1/1] (1.55ns)   --->   "%icmp_ln126 = icmp eq i8 %x77_0, -128" [divergent.cpp:126]   --->   Operation 296 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln124)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 297 [1/1] (1.24ns)   --->   "%select_ln129 = select i1 %icmp_ln126, i8 0, i8 %x77_0" [divergent.cpp:129]   --->   Operation 297 'select' 'select_ln129' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 298 [1/1] (1.24ns)   --->   "%select_ln129_1 = select i1 %icmp_ln126, i8 %y, i8 %y76_0" [divergent.cpp:129]   --->   Operation 298 'select' 'select_ln129_1' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_22 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln129_1, i7 0)" [divergent.cpp:129]   --->   Operation 299 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i15 %tmp_22 to i16" [divergent.cpp:127]   --->   Operation 300 'zext' 'zext_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %select_ln129 to i16" [divergent.cpp:129]   --->   Operation 301 'zext' 'zext_ln544' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 302 [1/1] (1.94ns)   --->   "%add_ln544 = add i16 %zext_ln544, %zext_ln127" [divergent.cpp:129]   --->   Operation 302 'add' 'add_ln544' <Predicate = (!icmp_ln124)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i16 %add_ln544 to i64" [divergent.cpp:129]   --->   Operation 303 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%fx_V_addr_1 = getelementptr [16384 x i8]* %fx_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:129]   --->   Operation 304 'getelementptr' 'fx_V_addr_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%fy_V_addr_1 = getelementptr [16384 x i8]* %fy_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:130]   --->   Operation 305 'getelementptr' 'fy_V_addr_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.00ns)   --->   "%fxx_addr = getelementptr [16384 x i8]* %fxx, i64 0, i64 %zext_ln544_1" [divergent.cpp:131]   --->   Operation 306 'getelementptr' 'fxx_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%fyy_addr = getelementptr [16384 x i8]* %fyy, i64 0, i64 %zext_ln544_1" [divergent.cpp:132]   --->   Operation 307 'getelementptr' 'fyy_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%fxy_addr = getelementptr [16384 x i8]* %fxy, i64 0, i64 %zext_ln544_1" [divergent.cpp:133]   --->   Operation 308 'getelementptr' 'fxy_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%Sxf_V_addr_1 = getelementptr [16384 x i8]* %Sxf_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:134]   --->   Operation 309 'getelementptr' 'Sxf_V_addr_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%Syf_V_addr_1 = getelementptr [16384 x i8]* %Syf_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:135]   --->   Operation 310 'getelementptr' 'Syf_V_addr_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 311 [2/2] (3.25ns)   --->   "%fx_V_load_1 = load i8* %fx_V_addr_1, align 1" [divergent.cpp:129]   --->   Operation 311 'load' 'fx_V_load_1' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_21 : Operation 312 [2/2] (3.25ns)   --->   "%fy_V_load_1 = load i8* %fy_V_addr_1, align 1" [divergent.cpp:130]   --->   Operation 312 'load' 'fy_V_load_1' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_21 : Operation 313 [2/2] (3.25ns)   --->   "%fxx_load = load i8* %fxx_addr, align 1" [divergent.cpp:131]   --->   Operation 313 'load' 'fxx_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_21 : Operation 314 [2/2] (3.25ns)   --->   "%fyy_load = load i8* %fyy_addr, align 1" [divergent.cpp:132]   --->   Operation 314 'load' 'fyy_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_21 : Operation 315 [2/2] (3.25ns)   --->   "%fxy_load = load i8* %fxy_addr, align 1" [divergent.cpp:133]   --->   Operation 315 'load' 'fxy_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_21 : Operation 316 [2/2] (3.25ns)   --->   "%Sxf_V_load = load i8* %Sxf_V_addr_1, align 1" [divergent.cpp:134]   --->   Operation 316 'load' 'Sxf_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_21 : Operation 317 [2/2] (3.25ns)   --->   "%Syf_V_load = load i8* %Syf_V_addr_1, align 1" [divergent.cpp:135]   --->   Operation 317 'load' 'Syf_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 22 <SV = 8> <Delay = 3.25>
ST_22 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str639)" [divergent.cpp:127]   --->   Operation 318 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_22 : Operation 319 [1/2] (3.25ns)   --->   "%fx_V_load_1 = load i8* %fx_V_addr_1, align 1" [divergent.cpp:129]   --->   Operation 319 'load' 'fx_V_load_1' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_22 : Operation 320 [1/2] (3.25ns)   --->   "%fy_V_load_1 = load i8* %fy_V_addr_1, align 1" [divergent.cpp:130]   --->   Operation 320 'load' 'fy_V_load_1' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_22 : Operation 321 [1/2] (3.25ns)   --->   "%fxx_load = load i8* %fxx_addr, align 1" [divergent.cpp:131]   --->   Operation 321 'load' 'fxx_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_22 : Operation 322 [1/2] (3.25ns)   --->   "%fyy_load = load i8* %fyy_addr, align 1" [divergent.cpp:132]   --->   Operation 322 'load' 'fyy_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_22 : Operation 323 [1/2] (3.25ns)   --->   "%fxy_load = load i8* %fxy_addr, align 1" [divergent.cpp:133]   --->   Operation 323 'load' 'fxy_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_22 : Operation 324 [1/2] (3.25ns)   --->   "%Sxf_V_load = load i8* %Sxf_V_addr_1, align 1" [divergent.cpp:134]   --->   Operation 324 'load' 'Sxf_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_22 : Operation 325 [1/2] (3.25ns)   --->   "%Syf_V_load = load i8* %Syf_V_addr_1, align 1" [divergent.cpp:135]   --->   Operation 325 'load' 'Syf_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_22 : Operation 326 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str639, i32 %tmp_19)" [divergent.cpp:150]   --->   Operation 326 'specregionend' 'empty_27' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_22 : Operation 327 [1/1] (1.91ns)   --->   "%x_4 = add i8 %select_ln129, 1" [divergent.cpp:126]   --->   Operation 327 'add' 'x_4' <Predicate = (!icmp_ln124)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "br label %.preheader920.preheader"   --->   Operation 328 'br' <Predicate = (!icmp_ln124)> <Delay = 0.00>

State 23 <SV = 9> <Delay = 6.28>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1429 = sext i8 %fx_V_load_1 to i32" [divergent.cpp:129]   --->   Operation 329 'sext' 'sext_ln1429' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_23 : Operation 330 [6/6] (6.28ns)   --->   "%tmp = sitofp i32 %sext_ln1429 to double" [divergent.cpp:129]   --->   Operation 330 'sitodp' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1429_2 = sext i8 %fy_V_load_1 to i32" [divergent.cpp:130]   --->   Operation 331 'sext' 'sext_ln1429_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_23 : Operation 332 [6/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %sext_ln1429_2 to double" [divergent.cpp:130]   --->   Operation 332 'sitodp' 'tmp_8' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1429_4 = sext i8 %fxx_load to i32" [divergent.cpp:131]   --->   Operation 333 'sext' 'sext_ln1429_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_23 : Operation 334 [6/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %sext_ln1429_4 to double" [divergent.cpp:131]   --->   Operation 334 'sitodp' 'tmp_s' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1429_6 = sext i8 %fyy_load to i32" [divergent.cpp:132]   --->   Operation 335 'sext' 'sext_ln1429_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_23 : Operation 336 [6/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %sext_ln1429_6 to double" [divergent.cpp:132]   --->   Operation 336 'sitodp' 'tmp_3' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln1429_8 = sext i8 %fxy_load to i32" [divergent.cpp:133]   --->   Operation 337 'sext' 'sext_ln1429_8' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_23 : Operation 338 [6/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %sext_ln1429_8 to double" [divergent.cpp:133]   --->   Operation 338 'sitodp' 'tmp_7' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1429_10 = sext i8 %Sxf_V_load to i32" [divergent.cpp:134]   --->   Operation 339 'sext' 'sext_ln1429_10' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_23 : Operation 340 [6/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %sext_ln1429_10 to double" [divergent.cpp:134]   --->   Operation 340 'sitodp' 'tmp_11' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1429_12 = sext i8 %Syf_V_load to i32" [divergent.cpp:135]   --->   Operation 341 'sext' 'sext_ln1429_12' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_23 : Operation 342 [6/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %sext_ln1429_12 to double" [divergent.cpp:135]   --->   Operation 342 'sitodp' 'tmp_13' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 10> <Delay = 6.28>
ST_24 : Operation 343 [5/6] (6.28ns)   --->   "%tmp = sitofp i32 %sext_ln1429 to double" [divergent.cpp:129]   --->   Operation 343 'sitodp' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 344 [5/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %sext_ln1429_2 to double" [divergent.cpp:130]   --->   Operation 344 'sitodp' 'tmp_8' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 345 [5/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %sext_ln1429_4 to double" [divergent.cpp:131]   --->   Operation 345 'sitodp' 'tmp_s' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 346 [5/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %sext_ln1429_6 to double" [divergent.cpp:132]   --->   Operation 346 'sitodp' 'tmp_3' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 347 [5/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %sext_ln1429_8 to double" [divergent.cpp:133]   --->   Operation 347 'sitodp' 'tmp_7' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 348 [5/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %sext_ln1429_10 to double" [divergent.cpp:134]   --->   Operation 348 'sitodp' 'tmp_11' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 349 [5/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %sext_ln1429_12 to double" [divergent.cpp:135]   --->   Operation 349 'sitodp' 'tmp_13' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 11> <Delay = 6.28>
ST_25 : Operation 350 [1/1] (0.00ns)   --->   "%g1_V_addr = getelementptr [16384 x i8]* %g1_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:129]   --->   Operation 350 'getelementptr' 'g1_V_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_25 : Operation 351 [1/1] (0.00ns)   --->   "%g2_V_addr = getelementptr [16384 x i8]* %g2_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:130]   --->   Operation 351 'getelementptr' 'g2_V_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_25 : Operation 352 [1/1] (0.00ns)   --->   "%g3_V_addr = getelementptr [16384 x i8]* %g3_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:131]   --->   Operation 352 'getelementptr' 'g3_V_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_25 : Operation 353 [1/1] (0.00ns)   --->   "%g4_V_addr = getelementptr [16384 x i8]* %g4_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:132]   --->   Operation 353 'getelementptr' 'g4_V_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%g5_V_addr = getelementptr [16384 x i8]* %g5_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:133]   --->   Operation 354 'getelementptr' 'g5_V_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.00ns)   --->   "%g6_V_addr_2 = getelementptr [16384 x i8]* %g6_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:134]   --->   Operation 355 'getelementptr' 'g6_V_addr_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_25 : Operation 356 [1/1] (0.00ns)   --->   "%g7_V_addr_2 = getelementptr [16384 x i8]* %g7_V, i64 0, i64 %zext_ln544_1" [divergent.cpp:135]   --->   Operation 356 'getelementptr' 'g7_V_addr_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_25 : Operation 357 [4/6] (6.28ns)   --->   "%tmp = sitofp i32 %sext_ln1429 to double" [divergent.cpp:129]   --->   Operation 357 'sitodp' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 358 [2/2] (3.25ns)   --->   "%g1_V_load = load i8* %g1_V_addr, align 1" [divergent.cpp:129]   --->   Operation 358 'load' 'g1_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_25 : Operation 359 [4/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %sext_ln1429_2 to double" [divergent.cpp:130]   --->   Operation 359 'sitodp' 'tmp_8' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 360 [2/2] (3.25ns)   --->   "%g2_V_load = load i8* %g2_V_addr, align 1" [divergent.cpp:130]   --->   Operation 360 'load' 'g2_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_25 : Operation 361 [4/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %sext_ln1429_4 to double" [divergent.cpp:131]   --->   Operation 361 'sitodp' 'tmp_s' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 362 [2/2] (3.25ns)   --->   "%g3_V_load = load i8* %g3_V_addr, align 1" [divergent.cpp:131]   --->   Operation 362 'load' 'g3_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_25 : Operation 363 [4/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %sext_ln1429_6 to double" [divergent.cpp:132]   --->   Operation 363 'sitodp' 'tmp_3' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 364 [2/2] (3.25ns)   --->   "%g4_V_load = load i8* %g4_V_addr, align 1" [divergent.cpp:132]   --->   Operation 364 'load' 'g4_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_25 : Operation 365 [4/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %sext_ln1429_8 to double" [divergent.cpp:133]   --->   Operation 365 'sitodp' 'tmp_7' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 366 [4/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %sext_ln1429_10 to double" [divergent.cpp:134]   --->   Operation 366 'sitodp' 'tmp_11' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 367 [4/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %sext_ln1429_12 to double" [divergent.cpp:135]   --->   Operation 367 'sitodp' 'tmp_13' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 12> <Delay = 6.28>
ST_26 : Operation 368 [3/6] (6.28ns)   --->   "%tmp = sitofp i32 %sext_ln1429 to double" [divergent.cpp:129]   --->   Operation 368 'sitodp' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 369 [1/2] (3.25ns)   --->   "%g1_V_load = load i8* %g1_V_addr, align 1" [divergent.cpp:129]   --->   Operation 369 'load' 'g1_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_26 : Operation 370 [3/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %sext_ln1429_2 to double" [divergent.cpp:130]   --->   Operation 370 'sitodp' 'tmp_8' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 371 [1/2] (3.25ns)   --->   "%g2_V_load = load i8* %g2_V_addr, align 1" [divergent.cpp:130]   --->   Operation 371 'load' 'g2_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_26 : Operation 372 [3/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %sext_ln1429_4 to double" [divergent.cpp:131]   --->   Operation 372 'sitodp' 'tmp_s' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 373 [1/2] (3.25ns)   --->   "%g3_V_load = load i8* %g3_V_addr, align 1" [divergent.cpp:131]   --->   Operation 373 'load' 'g3_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_26 : Operation 374 [3/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %sext_ln1429_6 to double" [divergent.cpp:132]   --->   Operation 374 'sitodp' 'tmp_3' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 375 [1/2] (3.25ns)   --->   "%g4_V_load = load i8* %g4_V_addr, align 1" [divergent.cpp:132]   --->   Operation 375 'load' 'g4_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_26 : Operation 376 [3/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %sext_ln1429_8 to double" [divergent.cpp:133]   --->   Operation 376 'sitodp' 'tmp_7' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 377 [3/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %sext_ln1429_10 to double" [divergent.cpp:134]   --->   Operation 377 'sitodp' 'tmp_11' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 378 [3/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %sext_ln1429_12 to double" [divergent.cpp:135]   --->   Operation 378 'sitodp' 'tmp_13' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 13> <Delay = 6.28>
ST_27 : Operation 379 [2/6] (6.28ns)   --->   "%tmp = sitofp i32 %sext_ln1429 to double" [divergent.cpp:129]   --->   Operation 379 'sitodp' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 380 [2/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %sext_ln1429_2 to double" [divergent.cpp:130]   --->   Operation 380 'sitodp' 'tmp_8' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 381 [2/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %sext_ln1429_4 to double" [divergent.cpp:131]   --->   Operation 381 'sitodp' 'tmp_s' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 382 [2/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %sext_ln1429_6 to double" [divergent.cpp:132]   --->   Operation 382 'sitodp' 'tmp_3' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 383 [2/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %sext_ln1429_8 to double" [divergent.cpp:133]   --->   Operation 383 'sitodp' 'tmp_7' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 384 [2/2] (3.25ns)   --->   "%g5_V_load = load i8* %g5_V_addr, align 1" [divergent.cpp:133]   --->   Operation 384 'load' 'g5_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_27 : Operation 385 [2/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %sext_ln1429_10 to double" [divergent.cpp:134]   --->   Operation 385 'sitodp' 'tmp_11' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 386 [2/2] (3.25ns)   --->   "%g6_V_load_2 = load i8* %g6_V_addr_2, align 1" [divergent.cpp:134]   --->   Operation 386 'load' 'g6_V_load_2' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_27 : Operation 387 [2/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %sext_ln1429_12 to double" [divergent.cpp:135]   --->   Operation 387 'sitodp' 'tmp_13' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 388 [2/2] (3.25ns)   --->   "%g7_V_load_2 = load i8* %g7_V_addr_2, align 1" [divergent.cpp:135]   --->   Operation 388 'load' 'g7_V_load_2' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 28 <SV = 14> <Delay = 6.28>
ST_28 : Operation 389 [1/6] (6.28ns)   --->   "%tmp = sitofp i32 %sext_ln1429 to double" [divergent.cpp:129]   --->   Operation 389 'sitodp' 'tmp' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1429_1 = sext i8 %g1_V_load to i32" [divergent.cpp:129]   --->   Operation 390 'sext' 'sext_ln1429_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_28 : Operation 391 [6/6] (6.28ns)   --->   "%tmp_1 = sitofp i32 %sext_ln1429_1 to double" [divergent.cpp:129]   --->   Operation 391 'sitodp' 'tmp_1' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 392 [1/6] (6.28ns)   --->   "%tmp_8 = sitofp i32 %sext_ln1429_2 to double" [divergent.cpp:130]   --->   Operation 392 'sitodp' 'tmp_8' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1429_3 = sext i8 %g2_V_load to i32" [divergent.cpp:130]   --->   Operation 393 'sext' 'sext_ln1429_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_28 : Operation 394 [6/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %sext_ln1429_3 to double" [divergent.cpp:130]   --->   Operation 394 'sitodp' 'tmp_9' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 395 [1/6] (6.28ns)   --->   "%tmp_s = sitofp i32 %sext_ln1429_4 to double" [divergent.cpp:131]   --->   Operation 395 'sitodp' 'tmp_s' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1429_5 = sext i8 %g3_V_load to i32" [divergent.cpp:131]   --->   Operation 396 'sext' 'sext_ln1429_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_28 : Operation 397 [6/6] (6.28ns)   --->   "%tmp_2 = sitofp i32 %sext_ln1429_5 to double" [divergent.cpp:131]   --->   Operation 397 'sitodp' 'tmp_2' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 398 [1/6] (6.28ns)   --->   "%tmp_3 = sitofp i32 %sext_ln1429_6 to double" [divergent.cpp:132]   --->   Operation 398 'sitodp' 'tmp_3' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1429_7 = sext i8 %g4_V_load to i32" [divergent.cpp:132]   --->   Operation 399 'sext' 'sext_ln1429_7' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_28 : Operation 400 [6/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %sext_ln1429_7 to double" [divergent.cpp:132]   --->   Operation 400 'sitodp' 'tmp_4' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 401 [1/6] (6.28ns)   --->   "%tmp_7 = sitofp i32 %sext_ln1429_8 to double" [divergent.cpp:133]   --->   Operation 401 'sitodp' 'tmp_7' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 402 [1/2] (3.25ns)   --->   "%g5_V_load = load i8* %g5_V_addr, align 1" [divergent.cpp:133]   --->   Operation 402 'load' 'g5_V_load' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_28 : Operation 403 [1/6] (6.28ns)   --->   "%tmp_11 = sitofp i32 %sext_ln1429_10 to double" [divergent.cpp:134]   --->   Operation 403 'sitodp' 'tmp_11' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 404 [1/2] (3.25ns)   --->   "%g6_V_load_2 = load i8* %g6_V_addr_2, align 1" [divergent.cpp:134]   --->   Operation 404 'load' 'g6_V_load_2' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_28 : Operation 405 [1/6] (6.28ns)   --->   "%tmp_13 = sitofp i32 %sext_ln1429_12 to double" [divergent.cpp:135]   --->   Operation 405 'sitodp' 'tmp_13' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 406 [1/2] (3.25ns)   --->   "%g7_V_load_2 = load i8* %g7_V_addr_2, align 1" [divergent.cpp:135]   --->   Operation 406 'load' 'g7_V_load_2' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 29 <SV = 15> <Delay = 7.78>
ST_29 : Operation 407 [6/6] (7.78ns)   --->   "%i_op_assign = fmul double %tmp, 4.000000e-01" [divergent.cpp:129]   --->   Operation 407 'dmul' 'i_op_assign' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 408 [5/6] (6.28ns)   --->   "%tmp_1 = sitofp i32 %sext_ln1429_1 to double" [divergent.cpp:129]   --->   Operation 408 'sitodp' 'tmp_1' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 409 [6/6] (7.78ns)   --->   "%i_op_assign_2 = fmul double %tmp_8, 4.000000e-01" [divergent.cpp:130]   --->   Operation 409 'dmul' 'i_op_assign_2' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 410 [5/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %sext_ln1429_3 to double" [divergent.cpp:130]   --->   Operation 410 'sitodp' 'tmp_9' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 411 [6/6] (7.78ns)   --->   "%i_op_assign_3 = fmul double %tmp_s, 4.000000e-01" [divergent.cpp:131]   --->   Operation 411 'dmul' 'i_op_assign_3' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 412 [5/6] (6.28ns)   --->   "%tmp_2 = sitofp i32 %sext_ln1429_5 to double" [divergent.cpp:131]   --->   Operation 412 'sitodp' 'tmp_2' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 413 [6/6] (7.78ns)   --->   "%i_op_assign_4 = fmul double %tmp_3, 4.000000e-01" [divergent.cpp:132]   --->   Operation 413 'dmul' 'i_op_assign_4' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 414 [5/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %sext_ln1429_7 to double" [divergent.cpp:132]   --->   Operation 414 'sitodp' 'tmp_4' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 16> <Delay = 7.78>
ST_30 : Operation 415 [5/6] (7.78ns)   --->   "%i_op_assign = fmul double %tmp, 4.000000e-01" [divergent.cpp:129]   --->   Operation 415 'dmul' 'i_op_assign' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 416 [4/6] (6.28ns)   --->   "%tmp_1 = sitofp i32 %sext_ln1429_1 to double" [divergent.cpp:129]   --->   Operation 416 'sitodp' 'tmp_1' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 417 [5/6] (7.78ns)   --->   "%i_op_assign_2 = fmul double %tmp_8, 4.000000e-01" [divergent.cpp:130]   --->   Operation 417 'dmul' 'i_op_assign_2' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 418 [4/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %sext_ln1429_3 to double" [divergent.cpp:130]   --->   Operation 418 'sitodp' 'tmp_9' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 419 [5/6] (7.78ns)   --->   "%i_op_assign_3 = fmul double %tmp_s, 4.000000e-01" [divergent.cpp:131]   --->   Operation 419 'dmul' 'i_op_assign_3' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 420 [4/6] (6.28ns)   --->   "%tmp_2 = sitofp i32 %sext_ln1429_5 to double" [divergent.cpp:131]   --->   Operation 420 'sitodp' 'tmp_2' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 421 [5/6] (7.78ns)   --->   "%i_op_assign_4 = fmul double %tmp_3, 4.000000e-01" [divergent.cpp:132]   --->   Operation 421 'dmul' 'i_op_assign_4' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 422 [4/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %sext_ln1429_7 to double" [divergent.cpp:132]   --->   Operation 422 'sitodp' 'tmp_4' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 423 [6/6] (7.78ns)   --->   "%i_op_assign_5 = fmul double %tmp_7, 4.000000e-01" [divergent.cpp:133]   --->   Operation 423 'dmul' 'i_op_assign_5' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln1429_9 = sext i8 %g5_V_load to i32" [divergent.cpp:133]   --->   Operation 424 'sext' 'sext_ln1429_9' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_30 : Operation 425 [6/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %sext_ln1429_9 to double" [divergent.cpp:133]   --->   Operation 425 'sitodp' 'tmp_10' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 426 [6/6] (7.78ns)   --->   "%i_op_assign_6 = fmul double %tmp_11, 4.000000e-01" [divergent.cpp:134]   --->   Operation 426 'dmul' 'i_op_assign_6' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1429_11 = sext i8 %g6_V_load_2 to i32" [divergent.cpp:134]   --->   Operation 427 'sext' 'sext_ln1429_11' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_30 : Operation 428 [6/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %sext_ln1429_11 to double" [divergent.cpp:134]   --->   Operation 428 'sitodp' 'tmp_12' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 429 [6/6] (7.78ns)   --->   "%i_op_assign_7 = fmul double %tmp_13, 4.000000e-01" [divergent.cpp:135]   --->   Operation 429 'dmul' 'i_op_assign_7' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln1429_13 = sext i8 %g7_V_load_2 to i32" [divergent.cpp:135]   --->   Operation 430 'sext' 'sext_ln1429_13' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_30 : Operation 431 [6/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %sext_ln1429_13 to double" [divergent.cpp:135]   --->   Operation 431 'sitodp' 'tmp_14' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 17> <Delay = 7.78>
ST_31 : Operation 432 [4/6] (7.78ns)   --->   "%i_op_assign = fmul double %tmp, 4.000000e-01" [divergent.cpp:129]   --->   Operation 432 'dmul' 'i_op_assign' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 433 [3/6] (6.28ns)   --->   "%tmp_1 = sitofp i32 %sext_ln1429_1 to double" [divergent.cpp:129]   --->   Operation 433 'sitodp' 'tmp_1' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 434 [4/6] (7.78ns)   --->   "%i_op_assign_2 = fmul double %tmp_8, 4.000000e-01" [divergent.cpp:130]   --->   Operation 434 'dmul' 'i_op_assign_2' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 435 [3/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %sext_ln1429_3 to double" [divergent.cpp:130]   --->   Operation 435 'sitodp' 'tmp_9' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 436 [4/6] (7.78ns)   --->   "%i_op_assign_3 = fmul double %tmp_s, 4.000000e-01" [divergent.cpp:131]   --->   Operation 436 'dmul' 'i_op_assign_3' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 437 [3/6] (6.28ns)   --->   "%tmp_2 = sitofp i32 %sext_ln1429_5 to double" [divergent.cpp:131]   --->   Operation 437 'sitodp' 'tmp_2' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 438 [4/6] (7.78ns)   --->   "%i_op_assign_4 = fmul double %tmp_3, 4.000000e-01" [divergent.cpp:132]   --->   Operation 438 'dmul' 'i_op_assign_4' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 439 [3/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %sext_ln1429_7 to double" [divergent.cpp:132]   --->   Operation 439 'sitodp' 'tmp_4' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 440 [5/6] (7.78ns)   --->   "%i_op_assign_5 = fmul double %tmp_7, 4.000000e-01" [divergent.cpp:133]   --->   Operation 440 'dmul' 'i_op_assign_5' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 441 [5/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %sext_ln1429_9 to double" [divergent.cpp:133]   --->   Operation 441 'sitodp' 'tmp_10' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 442 [5/6] (7.78ns)   --->   "%i_op_assign_6 = fmul double %tmp_11, 4.000000e-01" [divergent.cpp:134]   --->   Operation 442 'dmul' 'i_op_assign_6' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 443 [5/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %sext_ln1429_11 to double" [divergent.cpp:134]   --->   Operation 443 'sitodp' 'tmp_12' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 444 [5/6] (7.78ns)   --->   "%i_op_assign_7 = fmul double %tmp_13, 4.000000e-01" [divergent.cpp:135]   --->   Operation 444 'dmul' 'i_op_assign_7' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 445 [5/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %sext_ln1429_13 to double" [divergent.cpp:135]   --->   Operation 445 'sitodp' 'tmp_14' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 18> <Delay = 7.78>
ST_32 : Operation 446 [3/6] (7.78ns)   --->   "%i_op_assign = fmul double %tmp, 4.000000e-01" [divergent.cpp:129]   --->   Operation 446 'dmul' 'i_op_assign' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 447 [2/6] (6.28ns)   --->   "%tmp_1 = sitofp i32 %sext_ln1429_1 to double" [divergent.cpp:129]   --->   Operation 447 'sitodp' 'tmp_1' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 448 [3/6] (7.78ns)   --->   "%i_op_assign_2 = fmul double %tmp_8, 4.000000e-01" [divergent.cpp:130]   --->   Operation 448 'dmul' 'i_op_assign_2' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 449 [2/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %sext_ln1429_3 to double" [divergent.cpp:130]   --->   Operation 449 'sitodp' 'tmp_9' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 450 [3/6] (7.78ns)   --->   "%i_op_assign_3 = fmul double %tmp_s, 4.000000e-01" [divergent.cpp:131]   --->   Operation 450 'dmul' 'i_op_assign_3' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 451 [2/6] (6.28ns)   --->   "%tmp_2 = sitofp i32 %sext_ln1429_5 to double" [divergent.cpp:131]   --->   Operation 451 'sitodp' 'tmp_2' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 452 [3/6] (7.78ns)   --->   "%i_op_assign_4 = fmul double %tmp_3, 4.000000e-01" [divergent.cpp:132]   --->   Operation 452 'dmul' 'i_op_assign_4' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 453 [2/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %sext_ln1429_7 to double" [divergent.cpp:132]   --->   Operation 453 'sitodp' 'tmp_4' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 454 [4/6] (7.78ns)   --->   "%i_op_assign_5 = fmul double %tmp_7, 4.000000e-01" [divergent.cpp:133]   --->   Operation 454 'dmul' 'i_op_assign_5' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 455 [4/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %sext_ln1429_9 to double" [divergent.cpp:133]   --->   Operation 455 'sitodp' 'tmp_10' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 456 [4/6] (7.78ns)   --->   "%i_op_assign_6 = fmul double %tmp_11, 4.000000e-01" [divergent.cpp:134]   --->   Operation 456 'dmul' 'i_op_assign_6' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 457 [4/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %sext_ln1429_11 to double" [divergent.cpp:134]   --->   Operation 457 'sitodp' 'tmp_12' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 458 [4/6] (7.78ns)   --->   "%i_op_assign_7 = fmul double %tmp_13, 4.000000e-01" [divergent.cpp:135]   --->   Operation 458 'dmul' 'i_op_assign_7' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 459 [4/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %sext_ln1429_13 to double" [divergent.cpp:135]   --->   Operation 459 'sitodp' 'tmp_14' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 19> <Delay = 7.78>
ST_33 : Operation 460 [2/6] (7.78ns)   --->   "%i_op_assign = fmul double %tmp, 4.000000e-01" [divergent.cpp:129]   --->   Operation 460 'dmul' 'i_op_assign' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 461 [1/6] (6.28ns)   --->   "%tmp_1 = sitofp i32 %sext_ln1429_1 to double" [divergent.cpp:129]   --->   Operation 461 'sitodp' 'tmp_1' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 462 [2/6] (7.78ns)   --->   "%i_op_assign_2 = fmul double %tmp_8, 4.000000e-01" [divergent.cpp:130]   --->   Operation 462 'dmul' 'i_op_assign_2' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 463 [1/6] (6.28ns)   --->   "%tmp_9 = sitofp i32 %sext_ln1429_3 to double" [divergent.cpp:130]   --->   Operation 463 'sitodp' 'tmp_9' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 464 [2/6] (7.78ns)   --->   "%i_op_assign_3 = fmul double %tmp_s, 4.000000e-01" [divergent.cpp:131]   --->   Operation 464 'dmul' 'i_op_assign_3' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 465 [1/6] (6.28ns)   --->   "%tmp_2 = sitofp i32 %sext_ln1429_5 to double" [divergent.cpp:131]   --->   Operation 465 'sitodp' 'tmp_2' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 466 [2/6] (7.78ns)   --->   "%i_op_assign_4 = fmul double %tmp_3, 4.000000e-01" [divergent.cpp:132]   --->   Operation 466 'dmul' 'i_op_assign_4' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 467 [1/6] (6.28ns)   --->   "%tmp_4 = sitofp i32 %sext_ln1429_7 to double" [divergent.cpp:132]   --->   Operation 467 'sitodp' 'tmp_4' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 468 [3/6] (7.78ns)   --->   "%i_op_assign_5 = fmul double %tmp_7, 4.000000e-01" [divergent.cpp:133]   --->   Operation 468 'dmul' 'i_op_assign_5' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 469 [3/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %sext_ln1429_9 to double" [divergent.cpp:133]   --->   Operation 469 'sitodp' 'tmp_10' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 470 [3/6] (7.78ns)   --->   "%i_op_assign_6 = fmul double %tmp_11, 4.000000e-01" [divergent.cpp:134]   --->   Operation 470 'dmul' 'i_op_assign_6' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 471 [3/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %sext_ln1429_11 to double" [divergent.cpp:134]   --->   Operation 471 'sitodp' 'tmp_12' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 472 [3/6] (7.78ns)   --->   "%i_op_assign_7 = fmul double %tmp_13, 4.000000e-01" [divergent.cpp:135]   --->   Operation 472 'dmul' 'i_op_assign_7' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 473 [3/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %sext_ln1429_13 to double" [divergent.cpp:135]   --->   Operation 473 'sitodp' 'tmp_14' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 20> <Delay = 7.78>
ST_34 : Operation 474 [1/6] (7.78ns)   --->   "%i_op_assign = fmul double %tmp, 4.000000e-01" [divergent.cpp:129]   --->   Operation 474 'dmul' 'i_op_assign' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 475 [1/6] (7.78ns)   --->   "%i_op_assign_2 = fmul double %tmp_8, 4.000000e-01" [divergent.cpp:130]   --->   Operation 475 'dmul' 'i_op_assign_2' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 476 [1/6] (7.78ns)   --->   "%i_op_assign_3 = fmul double %tmp_s, 4.000000e-01" [divergent.cpp:131]   --->   Operation 476 'dmul' 'i_op_assign_3' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 477 [1/6] (7.78ns)   --->   "%i_op_assign_4 = fmul double %tmp_3, 4.000000e-01" [divergent.cpp:132]   --->   Operation 477 'dmul' 'i_op_assign_4' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 478 [2/6] (7.78ns)   --->   "%i_op_assign_5 = fmul double %tmp_7, 4.000000e-01" [divergent.cpp:133]   --->   Operation 478 'dmul' 'i_op_assign_5' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 479 [2/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %sext_ln1429_9 to double" [divergent.cpp:133]   --->   Operation 479 'sitodp' 'tmp_10' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 480 [2/6] (7.78ns)   --->   "%i_op_assign_6 = fmul double %tmp_11, 4.000000e-01" [divergent.cpp:134]   --->   Operation 480 'dmul' 'i_op_assign_6' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 481 [2/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %sext_ln1429_11 to double" [divergent.cpp:134]   --->   Operation 481 'sitodp' 'tmp_12' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 482 [2/6] (7.78ns)   --->   "%i_op_assign_7 = fmul double %tmp_13, 4.000000e-01" [divergent.cpp:135]   --->   Operation 482 'dmul' 'i_op_assign_7' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 483 [2/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %sext_ln1429_13 to double" [divergent.cpp:135]   --->   Operation 483 'sitodp' 'tmp_14' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 21> <Delay = 8.23>
ST_35 : Operation 484 [5/5] (8.23ns)   --->   "%val_assign_2 = fadd double %tmp_1, %i_op_assign" [divergent.cpp:129]   --->   Operation 484 'dadd' 'val_assign_2' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 485 [5/5] (8.23ns)   --->   "%val_assign_3 = fadd double %tmp_9, %i_op_assign_2" [divergent.cpp:130]   --->   Operation 485 'dadd' 'val_assign_3' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 486 [5/5] (8.23ns)   --->   "%val_assign_4 = fadd double %tmp_2, %i_op_assign_3" [divergent.cpp:131]   --->   Operation 486 'dadd' 'val_assign_4' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 487 [5/5] (8.23ns)   --->   "%val_assign_5 = fadd double %tmp_4, %i_op_assign_4" [divergent.cpp:132]   --->   Operation 487 'dadd' 'val_assign_5' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 488 [1/6] (7.78ns)   --->   "%i_op_assign_5 = fmul double %tmp_7, 4.000000e-01" [divergent.cpp:133]   --->   Operation 488 'dmul' 'i_op_assign_5' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 489 [1/6] (6.28ns)   --->   "%tmp_10 = sitofp i32 %sext_ln1429_9 to double" [divergent.cpp:133]   --->   Operation 489 'sitodp' 'tmp_10' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 490 [1/6] (7.78ns)   --->   "%i_op_assign_6 = fmul double %tmp_11, 4.000000e-01" [divergent.cpp:134]   --->   Operation 490 'dmul' 'i_op_assign_6' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 491 [1/6] (6.28ns)   --->   "%tmp_12 = sitofp i32 %sext_ln1429_11 to double" [divergent.cpp:134]   --->   Operation 491 'sitodp' 'tmp_12' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 492 [1/6] (7.78ns)   --->   "%i_op_assign_7 = fmul double %tmp_13, 4.000000e-01" [divergent.cpp:135]   --->   Operation 492 'dmul' 'i_op_assign_7' <Predicate = (!icmp_ln124)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 493 [1/6] (6.28ns)   --->   "%tmp_14 = sitofp i32 %sext_ln1429_13 to double" [divergent.cpp:135]   --->   Operation 493 'sitodp' 'tmp_14' <Predicate = (!icmp_ln124)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 22> <Delay = 8.23>
ST_36 : Operation 494 [4/5] (8.23ns)   --->   "%val_assign_2 = fadd double %tmp_1, %i_op_assign" [divergent.cpp:129]   --->   Operation 494 'dadd' 'val_assign_2' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 495 [4/5] (8.23ns)   --->   "%val_assign_3 = fadd double %tmp_9, %i_op_assign_2" [divergent.cpp:130]   --->   Operation 495 'dadd' 'val_assign_3' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 496 [4/5] (8.23ns)   --->   "%val_assign_4 = fadd double %tmp_2, %i_op_assign_3" [divergent.cpp:131]   --->   Operation 496 'dadd' 'val_assign_4' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 497 [4/5] (8.23ns)   --->   "%val_assign_5 = fadd double %tmp_4, %i_op_assign_4" [divergent.cpp:132]   --->   Operation 497 'dadd' 'val_assign_5' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 498 [5/5] (8.23ns)   --->   "%val_assign_6 = fadd double %tmp_10, %i_op_assign_5" [divergent.cpp:133]   --->   Operation 498 'dadd' 'val_assign_6' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 499 [5/5] (8.23ns)   --->   "%val_assign_7 = fadd double %tmp_12, %i_op_assign_6" [divergent.cpp:134]   --->   Operation 499 'dadd' 'val_assign_7' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 500 [5/5] (8.23ns)   --->   "%val_assign_8 = fadd double %tmp_14, %i_op_assign_7" [divergent.cpp:135]   --->   Operation 500 'dadd' 'val_assign_8' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 23> <Delay = 8.23>
ST_37 : Operation 501 [3/5] (8.23ns)   --->   "%val_assign_2 = fadd double %tmp_1, %i_op_assign" [divergent.cpp:129]   --->   Operation 501 'dadd' 'val_assign_2' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 502 [3/5] (8.23ns)   --->   "%val_assign_3 = fadd double %tmp_9, %i_op_assign_2" [divergent.cpp:130]   --->   Operation 502 'dadd' 'val_assign_3' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 503 [3/5] (8.23ns)   --->   "%val_assign_4 = fadd double %tmp_2, %i_op_assign_3" [divergent.cpp:131]   --->   Operation 503 'dadd' 'val_assign_4' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 504 [3/5] (8.23ns)   --->   "%val_assign_5 = fadd double %tmp_4, %i_op_assign_4" [divergent.cpp:132]   --->   Operation 504 'dadd' 'val_assign_5' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 505 [4/5] (8.23ns)   --->   "%val_assign_6 = fadd double %tmp_10, %i_op_assign_5" [divergent.cpp:133]   --->   Operation 505 'dadd' 'val_assign_6' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 506 [4/5] (8.23ns)   --->   "%val_assign_7 = fadd double %tmp_12, %i_op_assign_6" [divergent.cpp:134]   --->   Operation 506 'dadd' 'val_assign_7' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 507 [4/5] (8.23ns)   --->   "%val_assign_8 = fadd double %tmp_14, %i_op_assign_7" [divergent.cpp:135]   --->   Operation 507 'dadd' 'val_assign_8' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 8.23>
ST_38 : Operation 508 [2/5] (8.23ns)   --->   "%val_assign_2 = fadd double %tmp_1, %i_op_assign" [divergent.cpp:129]   --->   Operation 508 'dadd' 'val_assign_2' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 509 [2/5] (8.23ns)   --->   "%val_assign_3 = fadd double %tmp_9, %i_op_assign_2" [divergent.cpp:130]   --->   Operation 509 'dadd' 'val_assign_3' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 510 [2/5] (8.23ns)   --->   "%val_assign_4 = fadd double %tmp_2, %i_op_assign_3" [divergent.cpp:131]   --->   Operation 510 'dadd' 'val_assign_4' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 511 [2/5] (8.23ns)   --->   "%val_assign_5 = fadd double %tmp_4, %i_op_assign_4" [divergent.cpp:132]   --->   Operation 511 'dadd' 'val_assign_5' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 512 [3/5] (8.23ns)   --->   "%val_assign_6 = fadd double %tmp_10, %i_op_assign_5" [divergent.cpp:133]   --->   Operation 512 'dadd' 'val_assign_6' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 513 [3/5] (8.23ns)   --->   "%val_assign_7 = fadd double %tmp_12, %i_op_assign_6" [divergent.cpp:134]   --->   Operation 513 'dadd' 'val_assign_7' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 514 [3/5] (8.23ns)   --->   "%val_assign_8 = fadd double %tmp_14, %i_op_assign_7" [divergent.cpp:135]   --->   Operation 514 'dadd' 'val_assign_8' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 25> <Delay = 8.23>
ST_39 : Operation 515 [1/5] (8.23ns)   --->   "%val_assign_2 = fadd double %tmp_1, %i_op_assign" [divergent.cpp:129]   --->   Operation 515 'dadd' 'val_assign_2' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 516 [1/5] (8.23ns)   --->   "%val_assign_3 = fadd double %tmp_9, %i_op_assign_2" [divergent.cpp:130]   --->   Operation 516 'dadd' 'val_assign_3' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 517 [1/5] (8.23ns)   --->   "%val_assign_4 = fadd double %tmp_2, %i_op_assign_3" [divergent.cpp:131]   --->   Operation 517 'dadd' 'val_assign_4' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 518 [1/5] (8.23ns)   --->   "%val_assign_5 = fadd double %tmp_4, %i_op_assign_4" [divergent.cpp:132]   --->   Operation 518 'dadd' 'val_assign_5' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 519 [2/5] (8.23ns)   --->   "%val_assign_6 = fadd double %tmp_10, %i_op_assign_5" [divergent.cpp:133]   --->   Operation 519 'dadd' 'val_assign_6' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 520 [2/5] (8.23ns)   --->   "%val_assign_7 = fadd double %tmp_12, %i_op_assign_6" [divergent.cpp:134]   --->   Operation 520 'dadd' 'val_assign_7' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 521 [2/5] (8.23ns)   --->   "%val_assign_8 = fadd double %tmp_14, %i_op_assign_7" [divergent.cpp:135]   --->   Operation 521 'dadd' 'val_assign_8' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 26> <Delay = 8.23>
ST_40 : Operation 522 [1/1] (0.00ns)   --->   "%reg_V_9 = bitcast double %val_assign_2 to i64" [divergent.cpp:129]   --->   Operation 522 'bitcast' 'reg_V_9' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln310 = trunc i64 %reg_V_9 to i63" [divergent.cpp:129]   --->   Operation 523 'trunc' 'trunc_ln310' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 524 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_9, i32 63)" [divergent.cpp:129]   --->   Operation 524 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 525 [1/1] (0.00ns)   --->   "%p_Result_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_9, i32 52, i32 62)" [divergent.cpp:129]   --->   Operation 525 'partselect' 'p_Result_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 526 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i11 %p_Result_4 to i12" [divergent.cpp:129]   --->   Operation 526 'zext' 'exp_V_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i64 %reg_V_9 to i8" [divergent.cpp:129]   --->   Operation 527 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 528 [1/1] (2.78ns)   --->   "%icmp_ln326_1 = icmp eq i63 %trunc_ln310, 0" [divergent.cpp:129]   --->   Operation 528 'icmp' 'icmp_ln326_1' <Predicate = (!icmp_ln124)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 529 [1/1] (1.54ns)   --->   "%sh_amt_1 = sub i12 1075, %exp_V_1" [divergent.cpp:129]   --->   Operation 529 'sub' 'sh_amt_1' <Predicate = (!icmp_ln124)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 530 [1/1] (1.88ns)   --->   "%icmp_ln330_1 = icmp eq i11 %p_Result_4, -973" [divergent.cpp:129]   --->   Operation 530 'icmp' 'icmp_ln330_1' <Predicate = (!icmp_ln124)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 531 [1/1] (1.99ns)   --->   "%icmp_ln332_1 = icmp sgt i12 %sh_amt_1, 0" [divergent.cpp:129]   --->   Operation 531 'icmp' 'icmp_ln332_1' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 532 [1/1] (1.99ns)   --->   "%icmp_ln333_1 = icmp slt i12 %sh_amt_1, 54" [divergent.cpp:129]   --->   Operation 532 'icmp' 'icmp_ln333_1' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 533 [1/1] (0.97ns)   --->   "%or_ln330_2 = or i1 %icmp_ln326_1, %icmp_ln330_1" [divergent.cpp:129]   --->   Operation 533 'or' 'or_ln330_2' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 534 [1/1] (0.00ns)   --->   "%reg_V_10 = bitcast double %val_assign_3 to i64" [divergent.cpp:130]   --->   Operation 534 'bitcast' 'reg_V_10' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln310_1 = trunc i64 %reg_V_10 to i63" [divergent.cpp:130]   --->   Operation 535 'trunc' 'trunc_ln310_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 536 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_10, i32 63)" [divergent.cpp:130]   --->   Operation 536 'bitselect' 'p_Result_21' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 537 [1/1] (0.00ns)   --->   "%p_Result_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_10, i32 52, i32 62)" [divergent.cpp:130]   --->   Operation 537 'partselect' 'p_Result_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 538 [1/1] (0.00ns)   --->   "%exp_V_2 = zext i11 %p_Result_3 to i12" [divergent.cpp:130]   --->   Operation 538 'zext' 'exp_V_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln331_1 = trunc i64 %reg_V_10 to i8" [divergent.cpp:130]   --->   Operation 539 'trunc' 'trunc_ln331_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 540 [1/1] (2.78ns)   --->   "%icmp_ln326_5 = icmp eq i63 %trunc_ln310_1, 0" [divergent.cpp:130]   --->   Operation 540 'icmp' 'icmp_ln326_5' <Predicate = (!icmp_ln124)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 541 [1/1] (1.54ns)   --->   "%sh_amt_3 = sub i12 1075, %exp_V_2" [divergent.cpp:130]   --->   Operation 541 'sub' 'sh_amt_3' <Predicate = (!icmp_ln124)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 542 [1/1] (1.88ns)   --->   "%icmp_ln330_5 = icmp eq i11 %p_Result_3, -973" [divergent.cpp:130]   --->   Operation 542 'icmp' 'icmp_ln330_5' <Predicate = (!icmp_ln124)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 543 [1/1] (1.99ns)   --->   "%icmp_ln332_5 = icmp sgt i12 %sh_amt_3, 0" [divergent.cpp:130]   --->   Operation 543 'icmp' 'icmp_ln332_5' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 544 [1/1] (1.99ns)   --->   "%icmp_ln333_5 = icmp slt i12 %sh_amt_3, 54" [divergent.cpp:130]   --->   Operation 544 'icmp' 'icmp_ln333_5' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 545 [1/1] (0.97ns)   --->   "%or_ln330_3 = or i1 %icmp_ln326_5, %icmp_ln330_5" [divergent.cpp:130]   --->   Operation 545 'or' 'or_ln330_3' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 546 [1/1] (0.00ns)   --->   "%reg_V_11 = bitcast double %val_assign_4 to i64" [divergent.cpp:131]   --->   Operation 546 'bitcast' 'reg_V_11' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln310_2 = trunc i64 %reg_V_11 to i63" [divergent.cpp:131]   --->   Operation 547 'trunc' 'trunc_ln310_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 548 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_11, i32 63)" [divergent.cpp:131]   --->   Operation 548 'bitselect' 'p_Result_22' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 549 [1/1] (0.00ns)   --->   "%p_Result_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_11, i32 52, i32 62)" [divergent.cpp:131]   --->   Operation 549 'partselect' 'p_Result_1' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 550 [1/1] (0.00ns)   --->   "%exp_V_3 = zext i11 %p_Result_1 to i12" [divergent.cpp:131]   --->   Operation 550 'zext' 'exp_V_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln331_2 = trunc i64 %reg_V_11 to i8" [divergent.cpp:131]   --->   Operation 551 'trunc' 'trunc_ln331_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 552 [1/1] (2.78ns)   --->   "%icmp_ln326_7 = icmp eq i63 %trunc_ln310_2, 0" [divergent.cpp:131]   --->   Operation 552 'icmp' 'icmp_ln326_7' <Predicate = (!icmp_ln124)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 553 [1/1] (1.54ns)   --->   "%sh_amt_5 = sub i12 1075, %exp_V_3" [divergent.cpp:131]   --->   Operation 553 'sub' 'sh_amt_5' <Predicate = (!icmp_ln124)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 554 [1/1] (1.88ns)   --->   "%icmp_ln330_7 = icmp eq i11 %p_Result_1, -973" [divergent.cpp:131]   --->   Operation 554 'icmp' 'icmp_ln330_7' <Predicate = (!icmp_ln124)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 555 [1/1] (1.99ns)   --->   "%icmp_ln332_7 = icmp sgt i12 %sh_amt_5, 0" [divergent.cpp:131]   --->   Operation 555 'icmp' 'icmp_ln332_7' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 556 [1/1] (1.99ns)   --->   "%icmp_ln333_7 = icmp slt i12 %sh_amt_5, 54" [divergent.cpp:131]   --->   Operation 556 'icmp' 'icmp_ln333_7' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 557 [1/1] (0.97ns)   --->   "%or_ln330_4 = or i1 %icmp_ln326_7, %icmp_ln330_7" [divergent.cpp:131]   --->   Operation 557 'or' 'or_ln330_4' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 558 [1/1] (0.00ns)   --->   "%reg_V_12 = bitcast double %val_assign_5 to i64" [divergent.cpp:132]   --->   Operation 558 'bitcast' 'reg_V_12' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln310_3 = trunc i64 %reg_V_12 to i63" [divergent.cpp:132]   --->   Operation 559 'trunc' 'trunc_ln310_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 560 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_12, i32 63)" [divergent.cpp:132]   --->   Operation 560 'bitselect' 'p_Result_23' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 561 [1/1] (0.00ns)   --->   "%p_Result_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_12, i32 52, i32 62)" [divergent.cpp:132]   --->   Operation 561 'partselect' 'p_Result_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 562 [1/1] (0.00ns)   --->   "%exp_V_4 = zext i11 %p_Result_2 to i12" [divergent.cpp:132]   --->   Operation 562 'zext' 'exp_V_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln331_3 = trunc i64 %reg_V_12 to i8" [divergent.cpp:132]   --->   Operation 563 'trunc' 'trunc_ln331_3' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_40 : Operation 564 [1/1] (2.78ns)   --->   "%icmp_ln326_8 = icmp eq i63 %trunc_ln310_3, 0" [divergent.cpp:132]   --->   Operation 564 'icmp' 'icmp_ln326_8' <Predicate = (!icmp_ln124)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 565 [1/1] (1.54ns)   --->   "%sh_amt_7 = sub i12 1075, %exp_V_4" [divergent.cpp:132]   --->   Operation 565 'sub' 'sh_amt_7' <Predicate = (!icmp_ln124)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 566 [1/1] (1.88ns)   --->   "%icmp_ln330_8 = icmp eq i11 %p_Result_2, -973" [divergent.cpp:132]   --->   Operation 566 'icmp' 'icmp_ln330_8' <Predicate = (!icmp_ln124)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 567 [1/5] (8.23ns)   --->   "%val_assign_6 = fadd double %tmp_10, %i_op_assign_5" [divergent.cpp:133]   --->   Operation 567 'dadd' 'val_assign_6' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 568 [1/5] (8.23ns)   --->   "%val_assign_7 = fadd double %tmp_12, %i_op_assign_6" [divergent.cpp:134]   --->   Operation 568 'dadd' 'val_assign_7' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 569 [1/5] (8.23ns)   --->   "%val_assign_8 = fadd double %tmp_14, %i_op_assign_7" [divergent.cpp:135]   --->   Operation 569 'dadd' 'val_assign_8' <Predicate = (!icmp_ln124)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 27> <Delay = 8.74>
ST_41 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_4)   --->   "%trunc_ln318 = trunc i64 %reg_V_9 to i52" [divergent.cpp:129]   --->   Operation 570 'trunc' 'trunc_ln318' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00>
ST_41 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_4)   --->   "%tmp_20 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318)" [divergent.cpp:129]   --->   Operation 571 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00>
ST_41 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_4)   --->   "%sext_ln329_1 = sext i12 %sh_amt_1 to i32" [divergent.cpp:129]   --->   Operation 572 'sext' 'sext_ln329_1' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00>
ST_41 : Operation 573 [1/1] (1.54ns)   --->   "%sh_amt_2 = sub i12 0, %sh_amt_1" [divergent.cpp:129]   --->   Operation 573 'sub' 'sh_amt_2' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_2)   --->   "%trunc_ln342 = trunc i12 %sh_amt_2 to i8" [divergent.cpp:129]   --->   Operation 574 'trunc' 'trunc_ln342' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00>
ST_41 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_2, i32 3, i32 10)" [divergent.cpp:129]   --->   Operation 575 'partselect' 'tmp_38' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00>
ST_41 : Operation 576 [1/1] (1.55ns)   --->   "%icmp_ln343 = icmp slt i8 %tmp_38, 1" [divergent.cpp:129]   --->   Operation 576 'icmp' 'icmp_ln343' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_4)   --->   "%zext_ln334_1 = zext i32 %sext_ln329_1 to i53" [divergent.cpp:129]   --->   Operation 577 'zext' 'zext_ln334_1' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00>
ST_41 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_4)   --->   "%lshr_ln334_1 = lshr i53 %tmp_20, %zext_ln334_1" [divergent.cpp:129]   --->   Operation 578 'lshr' 'lshr_ln334_1' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_4)   --->   "%trunc_ln334 = trunc i53 %lshr_ln334_1 to i8" [divergent.cpp:129]   --->   Operation 579 'trunc' 'trunc_ln334' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00>
ST_41 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_2)   --->   "%shl_ln345_1 = shl i8 %trunc_ln331, %trunc_ln342" [divergent.cpp:129]   --->   Operation 580 'shl' 'shl_ln345_1' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_2)   --->   "%xor_ln330_2 = xor i1 %or_ln330_2, true" [divergent.cpp:129]   --->   Operation 581 'xor' 'xor_ln330_2' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 582 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_2 = and i1 %icmp_ln332_1, %xor_ln330_2" [divergent.cpp:129]   --->   Operation 582 'and' 'and_ln332_2' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_4)   --->   "%and_ln333_4 = and i1 %and_ln332_2, %icmp_ln333_1" [divergent.cpp:129]   --->   Operation 583 'and' 'and_ln333_4' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 584 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_4 = select i1 %and_ln333_4, i8 %trunc_ln334, i8 0" [divergent.cpp:129]   --->   Operation 584 'select' 'select_ln333_4' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_2)   --->   "%or_ln332_2 = or i1 %or_ln330_2, %icmp_ln332_1" [divergent.cpp:129]   --->   Operation 585 'or' 'or_ln332_2' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_2)   --->   "%xor_ln332_2 = xor i1 %or_ln332_2, true" [divergent.cpp:129]   --->   Operation 586 'xor' 'xor_ln332_2' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 587 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_2 = and i1 %icmp_ln343, %xor_ln332_2" [divergent.cpp:129]   --->   Operation 587 'and' 'and_ln343_2' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_2)   --->   "%select_ln343_2 = select i1 %and_ln343_2, i8 %shl_ln345_1, i8 %select_ln333_4" [divergent.cpp:129]   --->   Operation 588 'select' 'select_ln343_2' <Predicate = (!icmp_ln124 & !icmp_ln326_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 589 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_2 = select i1 %icmp_ln326_1, i8 0, i8 %select_ln343_2" [divergent.cpp:129]   --->   Operation 589 'select' 'select_ln326_2' <Predicate = (!icmp_ln124)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_6)   --->   "%trunc_ln318_1 = trunc i64 %reg_V_10 to i52" [divergent.cpp:130]   --->   Operation 590 'trunc' 'trunc_ln318_1' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00>
ST_41 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_6)   --->   "%tmp_25 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_1)" [divergent.cpp:130]   --->   Operation 591 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00>
ST_41 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_6)   --->   "%sext_ln329_4 = sext i12 %sh_amt_3 to i32" [divergent.cpp:130]   --->   Operation 592 'sext' 'sext_ln329_4' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00>
ST_41 : Operation 593 [1/1] (1.54ns)   --->   "%sh_amt_4 = sub i12 0, %sh_amt_3" [divergent.cpp:130]   --->   Operation 593 'sub' 'sh_amt_4' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_3)   --->   "%trunc_ln342_1 = trunc i12 %sh_amt_4 to i8" [divergent.cpp:130]   --->   Operation 594 'trunc' 'trunc_ln342_1' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00>
ST_41 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_4, i32 3, i32 10)" [divergent.cpp:130]   --->   Operation 595 'partselect' 'tmp_41' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00>
ST_41 : Operation 596 [1/1] (1.55ns)   --->   "%icmp_ln343_1 = icmp slt i8 %tmp_41, 1" [divergent.cpp:130]   --->   Operation 596 'icmp' 'icmp_ln343_1' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_6)   --->   "%zext_ln334_4 = zext i32 %sext_ln329_4 to i53" [divergent.cpp:130]   --->   Operation 597 'zext' 'zext_ln334_4' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00>
ST_41 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_6)   --->   "%lshr_ln334_4 = lshr i53 %tmp_25, %zext_ln334_4" [divergent.cpp:130]   --->   Operation 598 'lshr' 'lshr_ln334_4' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_6)   --->   "%trunc_ln334_1 = trunc i53 %lshr_ln334_4 to i8" [divergent.cpp:130]   --->   Operation 599 'trunc' 'trunc_ln334_1' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00>
ST_41 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_3)   --->   "%shl_ln345_5 = shl i8 %trunc_ln331_1, %trunc_ln342_1" [divergent.cpp:130]   --->   Operation 600 'shl' 'shl_ln345_5' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_3)   --->   "%xor_ln330_3 = xor i1 %or_ln330_3, true" [divergent.cpp:130]   --->   Operation 601 'xor' 'xor_ln330_3' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 602 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_3 = and i1 %icmp_ln332_5, %xor_ln330_3" [divergent.cpp:130]   --->   Operation 602 'and' 'and_ln332_3' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_6)   --->   "%and_ln333_6 = and i1 %and_ln332_3, %icmp_ln333_5" [divergent.cpp:130]   --->   Operation 603 'and' 'and_ln333_6' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 604 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_6 = select i1 %and_ln333_6, i8 %trunc_ln334_1, i8 0" [divergent.cpp:130]   --->   Operation 604 'select' 'select_ln333_6' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_3)   --->   "%or_ln332_3 = or i1 %or_ln330_3, %icmp_ln332_5" [divergent.cpp:130]   --->   Operation 605 'or' 'or_ln332_3' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_3)   --->   "%xor_ln332_3 = xor i1 %or_ln332_3, true" [divergent.cpp:130]   --->   Operation 606 'xor' 'xor_ln332_3' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 607 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_3 = and i1 %icmp_ln343_1, %xor_ln332_3" [divergent.cpp:130]   --->   Operation 607 'and' 'and_ln343_3' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_3)   --->   "%select_ln343_3 = select i1 %and_ln343_3, i8 %shl_ln345_5, i8 %select_ln333_6" [divergent.cpp:130]   --->   Operation 608 'select' 'select_ln343_3' <Predicate = (!icmp_ln124 & !icmp_ln326_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 609 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_3 = select i1 %icmp_ln326_5, i8 0, i8 %select_ln343_3" [divergent.cpp:130]   --->   Operation 609 'select' 'select_ln326_3' <Predicate = (!icmp_ln124)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_8)   --->   "%trunc_ln318_2 = trunc i64 %reg_V_11 to i52" [divergent.cpp:131]   --->   Operation 610 'trunc' 'trunc_ln318_2' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00>
ST_41 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_8)   --->   "%tmp_29 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_2)" [divergent.cpp:131]   --->   Operation 611 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00>
ST_41 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_8)   --->   "%sext_ln329_7 = sext i12 %sh_amt_5 to i32" [divergent.cpp:131]   --->   Operation 612 'sext' 'sext_ln329_7' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00>
ST_41 : Operation 613 [1/1] (1.54ns)   --->   "%sh_amt_6 = sub i12 0, %sh_amt_5" [divergent.cpp:131]   --->   Operation 613 'sub' 'sh_amt_6' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_4)   --->   "%trunc_ln342_2 = trunc i12 %sh_amt_6 to i8" [divergent.cpp:131]   --->   Operation 614 'trunc' 'trunc_ln342_2' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00>
ST_41 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_6, i32 3, i32 10)" [divergent.cpp:131]   --->   Operation 615 'partselect' 'tmp_44' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00>
ST_41 : Operation 616 [1/1] (1.55ns)   --->   "%icmp_ln343_2 = icmp slt i8 %tmp_44, 1" [divergent.cpp:131]   --->   Operation 616 'icmp' 'icmp_ln343_2' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_8)   --->   "%zext_ln334_7 = zext i32 %sext_ln329_7 to i53" [divergent.cpp:131]   --->   Operation 617 'zext' 'zext_ln334_7' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00>
ST_41 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_8)   --->   "%lshr_ln334_7 = lshr i53 %tmp_29, %zext_ln334_7" [divergent.cpp:131]   --->   Operation 618 'lshr' 'lshr_ln334_7' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_8)   --->   "%trunc_ln334_2 = trunc i53 %lshr_ln334_7 to i8" [divergent.cpp:131]   --->   Operation 619 'trunc' 'trunc_ln334_2' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00>
ST_41 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_4)   --->   "%shl_ln345_7 = shl i8 %trunc_ln331_2, %trunc_ln342_2" [divergent.cpp:131]   --->   Operation 620 'shl' 'shl_ln345_7' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_4)   --->   "%xor_ln330_4 = xor i1 %or_ln330_4, true" [divergent.cpp:131]   --->   Operation 621 'xor' 'xor_ln330_4' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 622 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_4 = and i1 %icmp_ln332_7, %xor_ln330_4" [divergent.cpp:131]   --->   Operation 622 'and' 'and_ln332_4' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_8)   --->   "%and_ln333_8 = and i1 %and_ln332_4, %icmp_ln333_7" [divergent.cpp:131]   --->   Operation 623 'and' 'and_ln333_8' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 624 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_8 = select i1 %and_ln333_8, i8 %trunc_ln334_2, i8 0" [divergent.cpp:131]   --->   Operation 624 'select' 'select_ln333_8' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_4)   --->   "%or_ln332_4 = or i1 %or_ln330_4, %icmp_ln332_7" [divergent.cpp:131]   --->   Operation 625 'or' 'or_ln332_4' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_4)   --->   "%xor_ln332_4 = xor i1 %or_ln332_4, true" [divergent.cpp:131]   --->   Operation 626 'xor' 'xor_ln332_4' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 627 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_4 = and i1 %icmp_ln343_2, %xor_ln332_4" [divergent.cpp:131]   --->   Operation 627 'and' 'and_ln343_4' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_4)   --->   "%select_ln343_4 = select i1 %and_ln343_4, i8 %shl_ln345_7, i8 %select_ln333_8" [divergent.cpp:131]   --->   Operation 628 'select' 'select_ln343_4' <Predicate = (!icmp_ln124 & !icmp_ln326_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 629 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_4 = select i1 %icmp_ln326_7, i8 0, i8 %select_ln343_4" [divergent.cpp:131]   --->   Operation 629 'select' 'select_ln326_4' <Predicate = (!icmp_ln124)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_10)   --->   "%trunc_ln318_3 = trunc i64 %reg_V_12 to i52" [divergent.cpp:132]   --->   Operation 630 'trunc' 'trunc_ln318_3' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00>
ST_41 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_10)   --->   "%tmp_30 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_3)" [divergent.cpp:132]   --->   Operation 631 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00>
ST_41 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_10)   --->   "%sext_ln329_8 = sext i12 %sh_amt_7 to i32" [divergent.cpp:132]   --->   Operation 632 'sext' 'sext_ln329_8' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00>
ST_41 : Operation 633 [1/1] (1.99ns)   --->   "%icmp_ln332_8 = icmp sgt i12 %sh_amt_7, 0" [divergent.cpp:132]   --->   Operation 633 'icmp' 'icmp_ln332_8' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 634 [1/1] (1.99ns)   --->   "%icmp_ln333_8 = icmp slt i12 %sh_amt_7, 54" [divergent.cpp:132]   --->   Operation 634 'icmp' 'icmp_ln333_8' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_10)   --->   "%zext_ln334_8 = zext i32 %sext_ln329_8 to i53" [divergent.cpp:132]   --->   Operation 635 'zext' 'zext_ln334_8' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00>
ST_41 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_10)   --->   "%lshr_ln334_8 = lshr i53 %tmp_30, %zext_ln334_8" [divergent.cpp:132]   --->   Operation 636 'lshr' 'lshr_ln334_8' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_10)   --->   "%trunc_ln334_3 = trunc i53 %lshr_ln334_8 to i8" [divergent.cpp:132]   --->   Operation 637 'trunc' 'trunc_ln334_3' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00>
ST_41 : Operation 638 [1/1] (0.97ns)   --->   "%or_ln330_5 = or i1 %icmp_ln326_8, %icmp_ln330_8" [divergent.cpp:132]   --->   Operation 638 'or' 'or_ln330_5' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_5)   --->   "%xor_ln330_5 = xor i1 %or_ln330_5, true" [divergent.cpp:132]   --->   Operation 639 'xor' 'xor_ln330_5' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 640 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_5 = and i1 %icmp_ln332_8, %xor_ln330_5" [divergent.cpp:132]   --->   Operation 640 'and' 'and_ln332_5' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_10)   --->   "%and_ln333_10 = and i1 %and_ln332_5, %icmp_ln333_8" [divergent.cpp:132]   --->   Operation 641 'and' 'and_ln333_10' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 642 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_10 = select i1 %and_ln333_10, i8 %trunc_ln334_3, i8 0" [divergent.cpp:132]   --->   Operation 642 'select' 'select_ln333_10' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 643 [1/1] (0.00ns)   --->   "%reg_V_13 = bitcast double %val_assign_6 to i64" [divergent.cpp:133]   --->   Operation 643 'bitcast' 'reg_V_13' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln310_4 = trunc i64 %reg_V_13 to i63" [divergent.cpp:133]   --->   Operation 644 'trunc' 'trunc_ln310_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 645 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_13, i32 63)" [divergent.cpp:133]   --->   Operation 645 'bitselect' 'p_Result_24' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 646 [1/1] (0.00ns)   --->   "%p_Result_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_13, i32 52, i32 62)" [divergent.cpp:133]   --->   Operation 646 'partselect' 'p_Result_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 647 [1/1] (0.00ns)   --->   "%exp_V_5 = zext i11 %p_Result_5 to i12" [divergent.cpp:133]   --->   Operation 647 'zext' 'exp_V_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln331_4 = trunc i64 %reg_V_13 to i8" [divergent.cpp:133]   --->   Operation 648 'trunc' 'trunc_ln331_4' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 649 [1/1] (2.78ns)   --->   "%icmp_ln326_9 = icmp eq i63 %trunc_ln310_4, 0" [divergent.cpp:133]   --->   Operation 649 'icmp' 'icmp_ln326_9' <Predicate = (!icmp_ln124)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 650 [1/1] (1.54ns)   --->   "%sh_amt_9 = sub i12 1075, %exp_V_5" [divergent.cpp:133]   --->   Operation 650 'sub' 'sh_amt_9' <Predicate = (!icmp_ln124)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 651 [1/1] (1.88ns)   --->   "%icmp_ln330_9 = icmp eq i11 %p_Result_5, -973" [divergent.cpp:133]   --->   Operation 651 'icmp' 'icmp_ln330_9' <Predicate = (!icmp_ln124)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 652 [1/1] (1.99ns)   --->   "%icmp_ln332_9 = icmp sgt i12 %sh_amt_9, 0" [divergent.cpp:133]   --->   Operation 652 'icmp' 'icmp_ln332_9' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 653 [1/1] (1.99ns)   --->   "%icmp_ln333_9 = icmp slt i12 %sh_amt_9, 54" [divergent.cpp:133]   --->   Operation 653 'icmp' 'icmp_ln333_9' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 654 [1/1] (0.97ns)   --->   "%or_ln330_6 = or i1 %icmp_ln326_9, %icmp_ln330_9" [divergent.cpp:133]   --->   Operation 654 'or' 'or_ln330_6' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 655 [1/1] (0.00ns)   --->   "%reg_V_14 = bitcast double %val_assign_7 to i64" [divergent.cpp:134]   --->   Operation 655 'bitcast' 'reg_V_14' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln310_5 = trunc i64 %reg_V_14 to i63" [divergent.cpp:134]   --->   Operation 656 'trunc' 'trunc_ln310_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 657 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_14, i32 63)" [divergent.cpp:134]   --->   Operation 657 'bitselect' 'p_Result_25' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 658 [1/1] (0.00ns)   --->   "%p_Result_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_14, i32 52, i32 62)" [divergent.cpp:134]   --->   Operation 658 'partselect' 'p_Result_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 659 [1/1] (0.00ns)   --->   "%exp_V_6 = zext i11 %p_Result_6 to i12" [divergent.cpp:134]   --->   Operation 659 'zext' 'exp_V_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln331_5 = trunc i64 %reg_V_14 to i8" [divergent.cpp:134]   --->   Operation 660 'trunc' 'trunc_ln331_5' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 661 [1/1] (2.78ns)   --->   "%icmp_ln326_10 = icmp eq i63 %trunc_ln310_5, 0" [divergent.cpp:134]   --->   Operation 661 'icmp' 'icmp_ln326_10' <Predicate = (!icmp_ln124)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 662 [1/1] (1.54ns)   --->   "%sh_amt_11 = sub i12 1075, %exp_V_6" [divergent.cpp:134]   --->   Operation 662 'sub' 'sh_amt_11' <Predicate = (!icmp_ln124)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 663 [1/1] (1.88ns)   --->   "%icmp_ln330_10 = icmp eq i11 %p_Result_6, -973" [divergent.cpp:134]   --->   Operation 663 'icmp' 'icmp_ln330_10' <Predicate = (!icmp_ln124)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 664 [1/1] (1.99ns)   --->   "%icmp_ln332_10 = icmp sgt i12 %sh_amt_11, 0" [divergent.cpp:134]   --->   Operation 664 'icmp' 'icmp_ln332_10' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 665 [1/1] (1.99ns)   --->   "%icmp_ln333_10 = icmp slt i12 %sh_amt_11, 54" [divergent.cpp:134]   --->   Operation 665 'icmp' 'icmp_ln333_10' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 666 [1/1] (0.97ns)   --->   "%or_ln330_7 = or i1 %icmp_ln326_10, %icmp_ln330_10" [divergent.cpp:134]   --->   Operation 666 'or' 'or_ln330_7' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 667 [1/1] (0.00ns)   --->   "%reg_V_15 = bitcast double %val_assign_8 to i64" [divergent.cpp:135]   --->   Operation 667 'bitcast' 'reg_V_15' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln310_6 = trunc i64 %reg_V_15 to i63" [divergent.cpp:135]   --->   Operation 668 'trunc' 'trunc_ln310_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 669 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_15, i32 63)" [divergent.cpp:135]   --->   Operation 669 'bitselect' 'p_Result_26' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 670 [1/1] (0.00ns)   --->   "%p_Result_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_15, i32 52, i32 62)" [divergent.cpp:135]   --->   Operation 670 'partselect' 'p_Result_9' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 671 [1/1] (0.00ns)   --->   "%exp_V_7 = zext i11 %p_Result_9 to i12" [divergent.cpp:135]   --->   Operation 671 'zext' 'exp_V_7' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln331_6 = trunc i64 %reg_V_15 to i8" [divergent.cpp:135]   --->   Operation 672 'trunc' 'trunc_ln331_6' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_41 : Operation 673 [1/1] (2.78ns)   --->   "%icmp_ln326_11 = icmp eq i63 %trunc_ln310_6, 0" [divergent.cpp:135]   --->   Operation 673 'icmp' 'icmp_ln326_11' <Predicate = (!icmp_ln124)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 674 [1/1] (1.54ns)   --->   "%sh_amt_13 = sub i12 1075, %exp_V_7" [divergent.cpp:135]   --->   Operation 674 'sub' 'sh_amt_13' <Predicate = (!icmp_ln124)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 675 [1/1] (1.88ns)   --->   "%icmp_ln330_11 = icmp eq i11 %p_Result_9, -973" [divergent.cpp:135]   --->   Operation 675 'icmp' 'icmp_ln330_11' <Predicate = (!icmp_ln124)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 676 [1/1] (1.99ns)   --->   "%icmp_ln332_11 = icmp sgt i12 %sh_amt_13, 0" [divergent.cpp:135]   --->   Operation 676 'icmp' 'icmp_ln332_11' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 677 [1/1] (1.99ns)   --->   "%icmp_ln333_11 = icmp slt i12 %sh_amt_13, 54" [divergent.cpp:135]   --->   Operation 677 'icmp' 'icmp_ln333_11' <Predicate = (!icmp_ln124)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 678 [1/1] (0.97ns)   --->   "%or_ln330_8 = or i1 %icmp_ln326_11, %icmp_ln330_11" [divergent.cpp:135]   --->   Operation 678 'or' 'or_ln330_8' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 28> <Delay = 8.74>
ST_42 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_5)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_9, i32 63)" [divergent.cpp:129]   --->   Operation 679 'bitselect' 'tmp_39' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_42 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_5)   --->   "%select_ln336 = select i1 %tmp_39, i8 -1, i8 0" [divergent.cpp:129]   --->   Operation 680 'select' 'select_ln336' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_5)   --->   "%xor_ln333_2 = xor i1 %icmp_ln333_1, true" [divergent.cpp:129]   --->   Operation 681 'xor' 'xor_ln333_2' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_5)   --->   "%and_ln333_5 = and i1 %and_ln332_2, %xor_ln333_2" [divergent.cpp:129]   --->   Operation 682 'and' 'and_ln333_5' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 683 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_5 = select i1 %and_ln333_5, i8 %select_ln336, i8 %select_ln326_2" [divergent.cpp:129]   --->   Operation 683 'select' 'select_ln333_5' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%xor_ln326_2 = xor i1 %icmp_ln326_1, true" [divergent.cpp:129]   --->   Operation 684 'xor' 'xor_ln326_2' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_2)   --->   "%and_ln330_2 = and i1 %icmp_ln330_1, %xor_ln326_2" [divergent.cpp:129]   --->   Operation 685 'and' 'and_ln330_2' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 686 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_2 = select i1 %and_ln330_2, i8 %trunc_ln331, i8 %select_ln333_5" [divergent.cpp:129]   --->   Operation 686 'select' 'select_ln330_2' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 687 [1/1] (1.91ns)   --->   "%sub_ln461_1 = sub i8 0, %select_ln330_2" [divergent.cpp:129]   --->   Operation 687 'sub' 'sub_ln461_1' <Predicate = (!icmp_ln124 & p_Result_20)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 688 [1/1] (1.24ns)   --->   "%select_ln351_1 = select i1 %p_Result_20, i8 %sub_ln461_1, i8 %select_ln330_2" [divergent.cpp:129]   --->   Operation 688 'select' 'select_ln351_1' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_7)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_10, i32 63)" [divergent.cpp:130]   --->   Operation 689 'bitselect' 'tmp_42' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_42 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_7)   --->   "%select_ln336_1 = select i1 %tmp_42, i8 -1, i8 0" [divergent.cpp:130]   --->   Operation 690 'select' 'select_ln336_1' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_7)   --->   "%xor_ln333_3 = xor i1 %icmp_ln333_5, true" [divergent.cpp:130]   --->   Operation 691 'xor' 'xor_ln333_3' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_7)   --->   "%and_ln333_7 = and i1 %and_ln332_3, %xor_ln333_3" [divergent.cpp:130]   --->   Operation 692 'and' 'and_ln333_7' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 693 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_7 = select i1 %and_ln333_7, i8 %select_ln336_1, i8 %select_ln326_3" [divergent.cpp:130]   --->   Operation 693 'select' 'select_ln333_7' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%xor_ln326_3 = xor i1 %icmp_ln326_5, true" [divergent.cpp:130]   --->   Operation 694 'xor' 'xor_ln326_3' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_3)   --->   "%and_ln330_3 = and i1 %icmp_ln330_5, %xor_ln326_3" [divergent.cpp:130]   --->   Operation 695 'and' 'and_ln330_3' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 696 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_3 = select i1 %and_ln330_3, i8 %trunc_ln331_1, i8 %select_ln333_7" [divergent.cpp:130]   --->   Operation 696 'select' 'select_ln330_3' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 697 [1/1] (1.91ns)   --->   "%sub_ln461_5 = sub i8 0, %select_ln330_3" [divergent.cpp:130]   --->   Operation 697 'sub' 'sub_ln461_5' <Predicate = (!icmp_ln124 & p_Result_21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 698 [1/1] (1.24ns)   --->   "%select_ln351_4 = select i1 %p_Result_21, i8 %sub_ln461_5, i8 %select_ln330_3" [divergent.cpp:130]   --->   Operation 698 'select' 'select_ln351_4' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_9)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_11, i32 63)" [divergent.cpp:131]   --->   Operation 699 'bitselect' 'tmp_45' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_42 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_9)   --->   "%select_ln336_2 = select i1 %tmp_45, i8 -1, i8 0" [divergent.cpp:131]   --->   Operation 700 'select' 'select_ln336_2' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_9)   --->   "%xor_ln333_4 = xor i1 %icmp_ln333_7, true" [divergent.cpp:131]   --->   Operation 701 'xor' 'xor_ln333_4' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_9)   --->   "%and_ln333_9 = and i1 %and_ln332_4, %xor_ln333_4" [divergent.cpp:131]   --->   Operation 702 'and' 'and_ln333_9' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 703 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_9 = select i1 %and_ln333_9, i8 %select_ln336_2, i8 %select_ln326_4" [divergent.cpp:131]   --->   Operation 703 'select' 'select_ln333_9' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%xor_ln326_4 = xor i1 %icmp_ln326_7, true" [divergent.cpp:131]   --->   Operation 704 'xor' 'xor_ln326_4' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%and_ln330_4 = and i1 %icmp_ln330_7, %xor_ln326_4" [divergent.cpp:131]   --->   Operation 705 'and' 'and_ln330_4' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 706 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_4 = select i1 %and_ln330_4, i8 %trunc_ln331_2, i8 %select_ln333_9" [divergent.cpp:131]   --->   Operation 706 'select' 'select_ln330_4' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 707 [1/1] (1.91ns)   --->   "%sub_ln461_7 = sub i8 0, %select_ln330_4" [divergent.cpp:131]   --->   Operation 707 'sub' 'sub_ln461_7' <Predicate = (!icmp_ln124 & p_Result_22)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 708 [1/1] (1.24ns)   --->   "%select_ln351_7 = select i1 %p_Result_22, i8 %sub_ln461_7, i8 %select_ln330_4" [divergent.cpp:131]   --->   Operation 708 'select' 'select_ln351_7' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 709 [1/1] (1.54ns)   --->   "%sh_amt_8 = sub i12 0, %sh_amt_7" [divergent.cpp:132]   --->   Operation 709 'sub' 'sh_amt_8' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_5)   --->   "%trunc_ln342_3 = trunc i12 %sh_amt_8 to i8" [divergent.cpp:132]   --->   Operation 710 'trunc' 'trunc_ln342_3' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00>
ST_42 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_8, i32 3, i32 10)" [divergent.cpp:132]   --->   Operation 711 'partselect' 'tmp_47' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00>
ST_42 : Operation 712 [1/1] (1.55ns)   --->   "%icmp_ln343_3 = icmp slt i8 %tmp_47, 1" [divergent.cpp:132]   --->   Operation 712 'icmp' 'icmp_ln343_3' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_11)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_12, i32 63)" [divergent.cpp:132]   --->   Operation 713 'bitselect' 'tmp_48' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_42 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_11)   --->   "%select_ln336_3 = select i1 %tmp_48, i8 -1, i8 0" [divergent.cpp:132]   --->   Operation 714 'select' 'select_ln336_3' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_5)   --->   "%shl_ln345_8 = shl i8 %trunc_ln331_3, %trunc_ln342_3" [divergent.cpp:132]   --->   Operation 715 'shl' 'shl_ln345_8' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_5)   --->   "%or_ln332_5 = or i1 %or_ln330_5, %icmp_ln332_8" [divergent.cpp:132]   --->   Operation 716 'or' 'or_ln332_5' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_5)   --->   "%xor_ln332_5 = xor i1 %or_ln332_5, true" [divergent.cpp:132]   --->   Operation 717 'xor' 'xor_ln332_5' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 718 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_5 = and i1 %icmp_ln343_3, %xor_ln332_5" [divergent.cpp:132]   --->   Operation 718 'and' 'and_ln343_5' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_5)   --->   "%select_ln343_5 = select i1 %and_ln343_5, i8 %shl_ln345_8, i8 %select_ln333_10" [divergent.cpp:132]   --->   Operation 719 'select' 'select_ln343_5' <Predicate = (!icmp_ln124 & !icmp_ln326_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 720 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_5 = select i1 %icmp_ln326_8, i8 0, i8 %select_ln343_5" [divergent.cpp:132]   --->   Operation 720 'select' 'select_ln326_5' <Predicate = (!icmp_ln124)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_11)   --->   "%xor_ln333_5 = xor i1 %icmp_ln333_8, true" [divergent.cpp:132]   --->   Operation 721 'xor' 'xor_ln333_5' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_11)   --->   "%and_ln333_11 = and i1 %and_ln332_5, %xor_ln333_5" [divergent.cpp:132]   --->   Operation 722 'and' 'and_ln333_11' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 723 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_11 = select i1 %and_ln333_11, i8 %select_ln336_3, i8 %select_ln326_5" [divergent.cpp:132]   --->   Operation 723 'select' 'select_ln333_11' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_12)   --->   "%trunc_ln318_4 = trunc i64 %reg_V_13 to i52" [divergent.cpp:133]   --->   Operation 724 'trunc' 'trunc_ln318_4' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00>
ST_42 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_12)   --->   "%tmp_31 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_4)" [divergent.cpp:133]   --->   Operation 725 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00>
ST_42 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_12)   --->   "%sext_ln329_9 = sext i12 %sh_amt_9 to i32" [divergent.cpp:133]   --->   Operation 726 'sext' 'sext_ln329_9' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00>
ST_42 : Operation 727 [1/1] (1.54ns)   --->   "%sh_amt_10 = sub i12 0, %sh_amt_9" [divergent.cpp:133]   --->   Operation 727 'sub' 'sh_amt_10' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_6)   --->   "%trunc_ln342_4 = trunc i12 %sh_amt_10 to i8" [divergent.cpp:133]   --->   Operation 728 'trunc' 'trunc_ln342_4' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00>
ST_42 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_10, i32 3, i32 10)" [divergent.cpp:133]   --->   Operation 729 'partselect' 'tmp_50' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00>
ST_42 : Operation 730 [1/1] (1.55ns)   --->   "%icmp_ln343_4 = icmp slt i8 %tmp_50, 1" [divergent.cpp:133]   --->   Operation 730 'icmp' 'icmp_ln343_4' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_12)   --->   "%zext_ln334_9 = zext i32 %sext_ln329_9 to i53" [divergent.cpp:133]   --->   Operation 731 'zext' 'zext_ln334_9' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00>
ST_42 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_12)   --->   "%lshr_ln334_9 = lshr i53 %tmp_31, %zext_ln334_9" [divergent.cpp:133]   --->   Operation 732 'lshr' 'lshr_ln334_9' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_12)   --->   "%trunc_ln334_4 = trunc i53 %lshr_ln334_9 to i8" [divergent.cpp:133]   --->   Operation 733 'trunc' 'trunc_ln334_4' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00>
ST_42 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_6)   --->   "%shl_ln345_9 = shl i8 %trunc_ln331_4, %trunc_ln342_4" [divergent.cpp:133]   --->   Operation 734 'shl' 'shl_ln345_9' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_6)   --->   "%xor_ln330_6 = xor i1 %or_ln330_6, true" [divergent.cpp:133]   --->   Operation 735 'xor' 'xor_ln330_6' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 736 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_6 = and i1 %icmp_ln332_9, %xor_ln330_6" [divergent.cpp:133]   --->   Operation 736 'and' 'and_ln332_6' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_12)   --->   "%and_ln333_12 = and i1 %and_ln332_6, %icmp_ln333_9" [divergent.cpp:133]   --->   Operation 737 'and' 'and_ln333_12' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 738 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_12 = select i1 %and_ln333_12, i8 %trunc_ln334_4, i8 0" [divergent.cpp:133]   --->   Operation 738 'select' 'select_ln333_12' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_6)   --->   "%or_ln332_6 = or i1 %or_ln330_6, %icmp_ln332_9" [divergent.cpp:133]   --->   Operation 739 'or' 'or_ln332_6' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_6)   --->   "%xor_ln332_6 = xor i1 %or_ln332_6, true" [divergent.cpp:133]   --->   Operation 740 'xor' 'xor_ln332_6' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 741 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_6 = and i1 %icmp_ln343_4, %xor_ln332_6" [divergent.cpp:133]   --->   Operation 741 'and' 'and_ln343_6' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_6)   --->   "%select_ln343_6 = select i1 %and_ln343_6, i8 %shl_ln345_9, i8 %select_ln333_12" [divergent.cpp:133]   --->   Operation 742 'select' 'select_ln343_6' <Predicate = (!icmp_ln124 & !icmp_ln326_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 743 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_6 = select i1 %icmp_ln326_9, i8 0, i8 %select_ln343_6" [divergent.cpp:133]   --->   Operation 743 'select' 'select_ln326_6' <Predicate = (!icmp_ln124)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_14)   --->   "%trunc_ln318_5 = trunc i64 %reg_V_14 to i52" [divergent.cpp:134]   --->   Operation 744 'trunc' 'trunc_ln318_5' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00>
ST_42 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_14)   --->   "%tmp_32 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_5)" [divergent.cpp:134]   --->   Operation 745 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00>
ST_42 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_14)   --->   "%sext_ln329_10 = sext i12 %sh_amt_11 to i32" [divergent.cpp:134]   --->   Operation 746 'sext' 'sext_ln329_10' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00>
ST_42 : Operation 747 [1/1] (1.54ns)   --->   "%sh_amt_12 = sub i12 0, %sh_amt_11" [divergent.cpp:134]   --->   Operation 747 'sub' 'sh_amt_12' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_7)   --->   "%trunc_ln342_5 = trunc i12 %sh_amt_12 to i8" [divergent.cpp:134]   --->   Operation 748 'trunc' 'trunc_ln342_5' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00>
ST_42 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_12, i32 3, i32 10)" [divergent.cpp:134]   --->   Operation 749 'partselect' 'tmp_53' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00>
ST_42 : Operation 750 [1/1] (1.55ns)   --->   "%icmp_ln343_5 = icmp slt i8 %tmp_53, 1" [divergent.cpp:134]   --->   Operation 750 'icmp' 'icmp_ln343_5' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_14)   --->   "%zext_ln334_10 = zext i32 %sext_ln329_10 to i53" [divergent.cpp:134]   --->   Operation 751 'zext' 'zext_ln334_10' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00>
ST_42 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_14)   --->   "%lshr_ln334_10 = lshr i53 %tmp_32, %zext_ln334_10" [divergent.cpp:134]   --->   Operation 752 'lshr' 'lshr_ln334_10' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_14)   --->   "%trunc_ln334_5 = trunc i53 %lshr_ln334_10 to i8" [divergent.cpp:134]   --->   Operation 753 'trunc' 'trunc_ln334_5' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00>
ST_42 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_7)   --->   "%shl_ln345_10 = shl i8 %trunc_ln331_5, %trunc_ln342_5" [divergent.cpp:134]   --->   Operation 754 'shl' 'shl_ln345_10' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_7)   --->   "%xor_ln330_7 = xor i1 %or_ln330_7, true" [divergent.cpp:134]   --->   Operation 755 'xor' 'xor_ln330_7' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 756 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_7 = and i1 %icmp_ln332_10, %xor_ln330_7" [divergent.cpp:134]   --->   Operation 756 'and' 'and_ln332_7' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_14)   --->   "%and_ln333_14 = and i1 %and_ln332_7, %icmp_ln333_10" [divergent.cpp:134]   --->   Operation 757 'and' 'and_ln333_14' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 758 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_14 = select i1 %and_ln333_14, i8 %trunc_ln334_5, i8 0" [divergent.cpp:134]   --->   Operation 758 'select' 'select_ln333_14' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_7)   --->   "%or_ln332_7 = or i1 %or_ln330_7, %icmp_ln332_10" [divergent.cpp:134]   --->   Operation 759 'or' 'or_ln332_7' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_7)   --->   "%xor_ln332_7 = xor i1 %or_ln332_7, true" [divergent.cpp:134]   --->   Operation 760 'xor' 'xor_ln332_7' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 761 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_7 = and i1 %icmp_ln343_5, %xor_ln332_7" [divergent.cpp:134]   --->   Operation 761 'and' 'and_ln343_7' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_7)   --->   "%select_ln343_7 = select i1 %and_ln343_7, i8 %shl_ln345_10, i8 %select_ln333_14" [divergent.cpp:134]   --->   Operation 762 'select' 'select_ln343_7' <Predicate = (!icmp_ln124 & !icmp_ln326_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 763 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_7 = select i1 %icmp_ln326_10, i8 0, i8 %select_ln343_7" [divergent.cpp:134]   --->   Operation 763 'select' 'select_ln326_7' <Predicate = (!icmp_ln124)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_16)   --->   "%trunc_ln318_6 = trunc i64 %reg_V_15 to i52" [divergent.cpp:135]   --->   Operation 764 'trunc' 'trunc_ln318_6' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00>
ST_42 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_16)   --->   "%tmp_33 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_6)" [divergent.cpp:135]   --->   Operation 765 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00>
ST_42 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_16)   --->   "%sext_ln329_11 = sext i12 %sh_amt_13 to i32" [divergent.cpp:135]   --->   Operation 766 'sext' 'sext_ln329_11' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00>
ST_42 : Operation 767 [1/1] (1.54ns)   --->   "%sh_amt_14 = sub i12 0, %sh_amt_13" [divergent.cpp:135]   --->   Operation 767 'sub' 'sh_amt_14' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_8)   --->   "%trunc_ln342_6 = trunc i12 %sh_amt_14 to i8" [divergent.cpp:135]   --->   Operation 768 'trunc' 'trunc_ln342_6' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00>
ST_42 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_14, i32 3, i32 10)" [divergent.cpp:135]   --->   Operation 769 'partselect' 'tmp_56' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00>
ST_42 : Operation 770 [1/1] (1.55ns)   --->   "%icmp_ln343_6 = icmp slt i8 %tmp_56, 1" [divergent.cpp:135]   --->   Operation 770 'icmp' 'icmp_ln343_6' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_16)   --->   "%zext_ln334_11 = zext i32 %sext_ln329_11 to i53" [divergent.cpp:135]   --->   Operation 771 'zext' 'zext_ln334_11' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00>
ST_42 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_16)   --->   "%lshr_ln334_11 = lshr i53 %tmp_33, %zext_ln334_11" [divergent.cpp:135]   --->   Operation 772 'lshr' 'lshr_ln334_11' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_16)   --->   "%trunc_ln334_6 = trunc i53 %lshr_ln334_11 to i8" [divergent.cpp:135]   --->   Operation 773 'trunc' 'trunc_ln334_6' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00>
ST_42 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_8)   --->   "%shl_ln345_11 = shl i8 %trunc_ln331_6, %trunc_ln342_6" [divergent.cpp:135]   --->   Operation 774 'shl' 'shl_ln345_11' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_8)   --->   "%xor_ln330_8 = xor i1 %or_ln330_8, true" [divergent.cpp:135]   --->   Operation 775 'xor' 'xor_ln330_8' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 776 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_8 = and i1 %icmp_ln332_11, %xor_ln330_8" [divergent.cpp:135]   --->   Operation 776 'and' 'and_ln332_8' <Predicate = (!icmp_ln124)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_16)   --->   "%and_ln333_16 = and i1 %and_ln332_8, %icmp_ln333_11" [divergent.cpp:135]   --->   Operation 777 'and' 'and_ln333_16' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 778 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_16 = select i1 %and_ln333_16, i8 %trunc_ln334_6, i8 0" [divergent.cpp:135]   --->   Operation 778 'select' 'select_ln333_16' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_8)   --->   "%or_ln332_8 = or i1 %or_ln330_8, %icmp_ln332_11" [divergent.cpp:135]   --->   Operation 779 'or' 'or_ln332_8' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_8)   --->   "%xor_ln332_8 = xor i1 %or_ln332_8, true" [divergent.cpp:135]   --->   Operation 780 'xor' 'xor_ln332_8' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 781 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_8 = and i1 %icmp_ln343_6, %xor_ln332_8" [divergent.cpp:135]   --->   Operation 781 'and' 'and_ln343_8' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_8)   --->   "%select_ln343_8 = select i1 %and_ln343_8, i8 %shl_ln345_11, i8 %select_ln333_16" [divergent.cpp:135]   --->   Operation 782 'select' 'select_ln343_8' <Predicate = (!icmp_ln124 & !icmp_ln326_11)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 783 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_8 = select i1 %icmp_ln326_11, i8 0, i8 %select_ln343_8" [divergent.cpp:135]   --->   Operation 783 'select' 'select_ln326_8' <Predicate = (!icmp_ln124)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_58 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_1, i32 1, i32 7)" [divergent.cpp:136]   --->   Operation 784 'partselect' 'tmp_58' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_42 : Operation 785 [1/1] (1.48ns)   --->   "%icmp_ln895 = icmp sgt i7 %tmp_58, 0" [divergent.cpp:136]   --->   Operation 785 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln124)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 786 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %2, label %._crit_edge" [divergent.cpp:136]   --->   Operation 786 'br' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_42 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_65 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_4, i32 1, i32 7)" [divergent.cpp:138]   --->   Operation 787 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 788 [1/1] (1.48ns)   --->   "%icmp_ln895_1 = icmp sgt i7 %tmp_65, 0" [divergent.cpp:138]   --->   Operation 788 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 789 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_1, label %3, label %._crit_edge921" [divergent.cpp:138]   --->   Operation 789 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_66 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_7, i32 1, i32 7)" [divergent.cpp:140]   --->   Operation 790 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 791 [1/1] (1.48ns)   --->   "%icmp_ln895_2 = icmp sgt i7 %tmp_66, 0" [divergent.cpp:140]   --->   Operation 791 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 792 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_2, label %4, label %._crit_edge922" [divergent.cpp:140]   --->   Operation 792 'br' <Predicate = true> <Delay = 0.00>

State 43 <SV = 29> <Delay = 7.66>
ST_43 : Operation 793 [1/1] (3.25ns)   --->   "store i8 %select_ln351_1, i8* %g1_V_addr, align 1" [divergent.cpp:129]   --->   Operation 793 'store' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_43 : Operation 794 [1/1] (3.25ns)   --->   "store i8 %select_ln351_4, i8* %g2_V_addr, align 1" [divergent.cpp:130]   --->   Operation 794 'store' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_43 : Operation 795 [1/1] (3.25ns)   --->   "store i8 %select_ln351_7, i8* %g3_V_addr, align 1" [divergent.cpp:131]   --->   Operation 795 'store' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_43 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%xor_ln326_5 = xor i1 %icmp_ln326_8, true" [divergent.cpp:132]   --->   Operation 796 'xor' 'xor_ln326_5' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%and_ln330_5 = and i1 %icmp_ln330_8, %xor_ln326_5" [divergent.cpp:132]   --->   Operation 797 'and' 'and_ln330_5' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 798 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_5 = select i1 %and_ln330_5, i8 %trunc_ln331_3, i8 %select_ln333_11" [divergent.cpp:132]   --->   Operation 798 'select' 'select_ln330_5' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 799 [1/1] (1.91ns)   --->   "%sub_ln461_8 = sub i8 0, %select_ln330_5" [divergent.cpp:132]   --->   Operation 799 'sub' 'sub_ln461_8' <Predicate = (!icmp_ln124 & p_Result_23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 800 [1/1] (1.24ns)   --->   "%select_ln351_8 = select i1 %p_Result_23, i8 %sub_ln461_8, i8 %select_ln330_5" [divergent.cpp:132]   --->   Operation 800 'select' 'select_ln351_8' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 801 [1/1] (3.25ns)   --->   "store i8 %select_ln351_8, i8* %g4_V_addr, align 1" [divergent.cpp:132]   --->   Operation 801 'store' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_43 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_13)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_13, i32 63)" [divergent.cpp:133]   --->   Operation 802 'bitselect' 'tmp_51' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_43 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_13)   --->   "%select_ln336_4 = select i1 %tmp_51, i8 -1, i8 0" [divergent.cpp:133]   --->   Operation 803 'select' 'select_ln336_4' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_13)   --->   "%xor_ln333_6 = xor i1 %icmp_ln333_9, true" [divergent.cpp:133]   --->   Operation 804 'xor' 'xor_ln333_6' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_13)   --->   "%and_ln333_13 = and i1 %and_ln332_6, %xor_ln333_6" [divergent.cpp:133]   --->   Operation 805 'and' 'and_ln333_13' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 806 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_13 = select i1 %and_ln333_13, i8 %select_ln336_4, i8 %select_ln326_6" [divergent.cpp:133]   --->   Operation 806 'select' 'select_ln333_13' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%xor_ln326_6 = xor i1 %icmp_ln326_9, true" [divergent.cpp:133]   --->   Operation 807 'xor' 'xor_ln326_6' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%and_ln330_6 = and i1 %icmp_ln330_9, %xor_ln326_6" [divergent.cpp:133]   --->   Operation 808 'and' 'and_ln330_6' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 809 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_6 = select i1 %and_ln330_6, i8 %trunc_ln331_4, i8 %select_ln333_13" [divergent.cpp:133]   --->   Operation 809 'select' 'select_ln330_6' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 810 [1/1] (1.91ns)   --->   "%sub_ln461_9 = sub i8 0, %select_ln330_6" [divergent.cpp:133]   --->   Operation 810 'sub' 'sub_ln461_9' <Predicate = (!icmp_ln124 & p_Result_24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 811 [1/1] (1.24ns)   --->   "%select_ln351_9 = select i1 %p_Result_24, i8 %sub_ln461_9, i8 %select_ln330_6" [divergent.cpp:133]   --->   Operation 811 'select' 'select_ln351_9' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_15)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_14, i32 63)" [divergent.cpp:134]   --->   Operation 812 'bitselect' 'tmp_54' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_43 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_15)   --->   "%select_ln336_5 = select i1 %tmp_54, i8 -1, i8 0" [divergent.cpp:134]   --->   Operation 813 'select' 'select_ln336_5' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_15)   --->   "%xor_ln333_7 = xor i1 %icmp_ln333_10, true" [divergent.cpp:134]   --->   Operation 814 'xor' 'xor_ln333_7' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_15)   --->   "%and_ln333_15 = and i1 %and_ln332_7, %xor_ln333_7" [divergent.cpp:134]   --->   Operation 815 'and' 'and_ln333_15' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 816 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_15 = select i1 %and_ln333_15, i8 %select_ln336_5, i8 %select_ln326_7" [divergent.cpp:134]   --->   Operation 816 'select' 'select_ln333_15' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_7)   --->   "%xor_ln326_7 = xor i1 %icmp_ln326_10, true" [divergent.cpp:134]   --->   Operation 817 'xor' 'xor_ln326_7' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_7)   --->   "%and_ln330_7 = and i1 %icmp_ln330_10, %xor_ln326_7" [divergent.cpp:134]   --->   Operation 818 'and' 'and_ln330_7' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 819 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_7 = select i1 %and_ln330_7, i8 %trunc_ln331_5, i8 %select_ln333_15" [divergent.cpp:134]   --->   Operation 819 'select' 'select_ln330_7' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 820 [1/1] (1.91ns)   --->   "%sub_ln461_10 = sub i8 0, %select_ln330_7" [divergent.cpp:134]   --->   Operation 820 'sub' 'sub_ln461_10' <Predicate = (!icmp_ln124 & p_Result_25)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 821 [1/1] (1.24ns)   --->   "%select_ln351_10 = select i1 %p_Result_25, i8 %sub_ln461_10, i8 %select_ln330_7" [divergent.cpp:134]   --->   Operation 821 'select' 'select_ln351_10' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_17)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_15, i32 63)" [divergent.cpp:135]   --->   Operation 822 'bitselect' 'tmp_57' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_43 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_17)   --->   "%select_ln336_6 = select i1 %tmp_57, i8 -1, i8 0" [divergent.cpp:135]   --->   Operation 823 'select' 'select_ln336_6' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_17)   --->   "%xor_ln333_8 = xor i1 %icmp_ln333_11, true" [divergent.cpp:135]   --->   Operation 824 'xor' 'xor_ln333_8' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_17)   --->   "%and_ln333_17 = and i1 %and_ln332_8, %xor_ln333_8" [divergent.cpp:135]   --->   Operation 825 'and' 'and_ln333_17' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 826 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_17 = select i1 %and_ln333_17, i8 %select_ln336_6, i8 %select_ln326_8" [divergent.cpp:135]   --->   Operation 826 'select' 'select_ln333_17' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_8)   --->   "%xor_ln326_8 = xor i1 %icmp_ln326_11, true" [divergent.cpp:135]   --->   Operation 827 'xor' 'xor_ln326_8' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_8)   --->   "%and_ln330_8 = and i1 %icmp_ln330_11, %xor_ln326_8" [divergent.cpp:135]   --->   Operation 828 'and' 'and_ln330_8' <Predicate = (!icmp_ln124)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 829 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_8 = select i1 %and_ln330_8, i8 %trunc_ln331_6, i8 %select_ln333_17" [divergent.cpp:135]   --->   Operation 829 'select' 'select_ln330_8' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 830 [1/1] (1.91ns)   --->   "%sub_ln461_11 = sub i8 0, %select_ln330_8" [divergent.cpp:135]   --->   Operation 830 'sub' 'sub_ln461_11' <Predicate = (!icmp_ln124 & p_Result_26)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 831 [1/1] (1.24ns)   --->   "%select_ln351_11 = select i1 %p_Result_26, i8 %sub_ln461_11, i8 %select_ln330_8" [divergent.cpp:135]   --->   Operation 831 'select' 'select_ln351_11' <Predicate = (!icmp_ln124)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_67 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_8, i32 1, i32 7)" [divergent.cpp:142]   --->   Operation 832 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 833 [1/1] (1.48ns)   --->   "%icmp_ln895_3 = icmp sgt i7 %tmp_67, 0" [divergent.cpp:142]   --->   Operation 833 'icmp' 'icmp_ln895_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 834 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_3, label %5, label %._crit_edge923" [divergent.cpp:142]   --->   Operation 834 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 835 [1/1] (0.00ns)   --->   "%tmp_68 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_9, i32 1, i32 7)" [divergent.cpp:144]   --->   Operation 835 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 836 [1/1] (1.48ns)   --->   "%icmp_ln895_4 = icmp sgt i7 %tmp_68, 0" [divergent.cpp:144]   --->   Operation 836 'icmp' 'icmp_ln895_4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 837 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_4, label %6, label %._crit_edge924" [divergent.cpp:144]   --->   Operation 837 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 838 [1/1] (0.00ns)   --->   "%tmp_69 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_10, i32 1, i32 7)" [divergent.cpp:146]   --->   Operation 838 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 839 [1/1] (1.48ns)   --->   "%icmp_ln895_5 = icmp sgt i7 %tmp_69, 0" [divergent.cpp:146]   --->   Operation 839 'icmp' 'icmp_ln895_5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 840 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_5, label %7, label %._crit_edge925" [divergent.cpp:146]   --->   Operation 840 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_79 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %select_ln351_11, i32 1, i32 7)" [divergent.cpp:148]   --->   Operation 841 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 842 [1/1] (1.48ns)   --->   "%icmp_ln895_6 = icmp sgt i7 %tmp_79, 0" [divergent.cpp:148]   --->   Operation 842 'icmp' 'icmp_ln895_6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 843 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_6, label %8, label %Loop_x_1_end" [divergent.cpp:148]   --->   Operation 843 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 30> <Delay = 3.25>
ST_44 : Operation 844 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_y_1_Loop_x_1_st)"   --->   Operation 844 'specloopname' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_44 : Operation 845 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 845 'speclooptripcount' 'empty_28' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_44 : Operation 846 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str639) nounwind" [divergent.cpp:127]   --->   Operation 846 'specloopname' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_44 : Operation 847 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str235) nounwind" [divergent.cpp:128]   --->   Operation 847 'specpipeline' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_44 : Operation 848 [1/1] (3.25ns)   --->   "store i8 %select_ln351_9, i8* %g5_V_addr, align 1" [divergent.cpp:133]   --->   Operation 848 'store' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_44 : Operation 849 [1/1] (3.25ns)   --->   "store i8 %select_ln351_10, i8* %g6_V_addr_2, align 1" [divergent.cpp:134]   --->   Operation 849 'store' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_44 : Operation 850 [1/1] (3.25ns)   --->   "store i8 %select_ln351_11, i8* %g7_V_addr_2, align 1" [divergent.cpp:135]   --->   Operation 850 'store' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_44 : Operation 851 [1/1] (3.25ns)   --->   "store i8 1, i8* %g1_V_addr, align 1" [divergent.cpp:137]   --->   Operation 851 'store' <Predicate = (icmp_ln895)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_44 : Operation 852 [1/1] (0.00ns)   --->   "br label %._crit_edge" [divergent.cpp:137]   --->   Operation 852 'br' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_44 : Operation 853 [1/1] (3.25ns)   --->   "store i8 1, i8* %g2_V_addr, align 1" [divergent.cpp:139]   --->   Operation 853 'store' <Predicate = (icmp_ln895_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_44 : Operation 854 [1/1] (0.00ns)   --->   "br label %._crit_edge921" [divergent.cpp:139]   --->   Operation 854 'br' <Predicate = (icmp_ln895_1)> <Delay = 0.00>
ST_44 : Operation 855 [1/1] (3.25ns)   --->   "store i8 1, i8* %g3_V_addr, align 1" [divergent.cpp:141]   --->   Operation 855 'store' <Predicate = (icmp_ln895_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_44 : Operation 856 [1/1] (0.00ns)   --->   "br label %._crit_edge922" [divergent.cpp:141]   --->   Operation 856 'br' <Predicate = (icmp_ln895_2)> <Delay = 0.00>
ST_44 : Operation 857 [1/1] (3.25ns)   --->   "store i8 1, i8* %g4_V_addr, align 1" [divergent.cpp:143]   --->   Operation 857 'store' <Predicate = (icmp_ln895_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_44 : Operation 858 [1/1] (0.00ns)   --->   "br label %._crit_edge923" [divergent.cpp:143]   --->   Operation 858 'br' <Predicate = (icmp_ln895_3)> <Delay = 0.00>

State 45 <SV = 31> <Delay = 3.25>
ST_45 : Operation 859 [1/1] (3.25ns)   --->   "store i8 1, i8* %g5_V_addr, align 1" [divergent.cpp:145]   --->   Operation 859 'store' <Predicate = (icmp_ln895_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_45 : Operation 860 [1/1] (0.00ns)   --->   "br label %._crit_edge924" [divergent.cpp:145]   --->   Operation 860 'br' <Predicate = (icmp_ln895_4)> <Delay = 0.00>
ST_45 : Operation 861 [1/1] (3.25ns)   --->   "store i8 1, i8* %g6_V_addr_2, align 1" [divergent.cpp:147]   --->   Operation 861 'store' <Predicate = (icmp_ln895_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_45 : Operation 862 [1/1] (0.00ns)   --->   "br label %._crit_edge925" [divergent.cpp:147]   --->   Operation 862 'br' <Predicate = (icmp_ln895_5)> <Delay = 0.00>
ST_45 : Operation 863 [1/1] (3.25ns)   --->   "store i8 1, i8* %g7_V_addr_2, align 1" [divergent.cpp:149]   --->   Operation 863 'store' <Predicate = (icmp_ln895_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_45 : Operation 864 [1/1] (0.00ns)   --->   "br label %Loop_x_1_end" [divergent.cpp:149]   --->   Operation 864 'br' <Predicate = (icmp_ln895_6)> <Delay = 0.00>

State 46 <SV = 8> <Delay = 2.00>
ST_46 : Operation 865 [2/2] (2.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %g5x_V, [16384 x i8]* %g5_V)" [divergent.cpp:159]   --->   Operation 865 'call' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 9> <Delay = 0.00>
ST_47 : Operation 866 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %g5x_V, [16384 x i8]* %g5_V)" [divergent.cpp:159]   --->   Operation 866 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 10> <Delay = 2.02>
ST_48 : Operation 867 [2/2] (2.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %gx, [16384 x i8]* %g1_V)" [divergent.cpp:153]   --->   Operation 867 'call' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 868 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gy, [16384 x i8]* %g2_V)" [divergent.cpp:154]   --->   Operation 868 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 869 [2/2] (2.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %g3x_V, [16384 x i8]* %g3_V)" [divergent.cpp:155]   --->   Operation 869 'call' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 870 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %g4y_V, [16384 x i8]* %g4_V)" [divergent.cpp:157]   --->   Operation 870 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 871 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gxy, [16384 x i8]* %g5x_V)" [divergent.cpp:160]   --->   Operation 871 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 11> <Delay = 0.00>
ST_49 : Operation 872 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %gx, [16384 x i8]* %g1_V)" [divergent.cpp:153]   --->   Operation 872 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 873 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gy, [16384 x i8]* %g2_V)" [divergent.cpp:154]   --->   Operation 873 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 874 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %g3x_V, [16384 x i8]* %g3_V)" [divergent.cpp:155]   --->   Operation 874 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 875 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %g4y_V, [16384 x i8]* %g4_V)" [divergent.cpp:157]   --->   Operation 875 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 876 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gxy, [16384 x i8]* %g5x_V)" [divergent.cpp:160]   --->   Operation 876 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 12> <Delay = 2.02>
ST_50 : Operation 877 [2/2] (2.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %gxx, [16384 x i8]* %g3x_V)" [divergent.cpp:156]   --->   Operation 877 'call' <Predicate = true> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_50 : Operation 878 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gyy, [16384 x i8]* %g4y_V)" [divergent.cpp:158]   --->   Operation 878 'call' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 13> <Delay = 1.76>
ST_51 : Operation 879 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %gxx, [16384 x i8]* %g3x_V)" [divergent.cpp:156]   --->   Operation 879 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 880 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %gyy, [16384 x i8]* %g4y_V)" [divergent.cpp:158]   --->   Operation 880 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 881 [1/1] (1.76ns)   --->   "br label %.preheader919" [divergent.cpp:167]   --->   Operation 881 'br' <Predicate = true> <Delay = 1.76>

State 52 <SV = 14> <Delay = 2.52>
ST_52 : Operation 882 [1/1] (0.00ns)   --->   "%y95_0 = phi i8 [ %y_2, %Loop_y_2_end ], [ 0, %arrayctor.loop82.preheader ]"   --->   Operation 882 'phi' 'y95_0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 883 [1/1] (1.55ns)   --->   "%icmp_ln167 = icmp eq i8 %y95_0, -128" [divergent.cpp:167]   --->   Operation 883 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 884 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 884 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 885 [1/1] (1.91ns)   --->   "%y_2 = add i8 %y95_0, 1" [divergent.cpp:167]   --->   Operation 885 'add' 'y_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 886 [1/1] (0.00ns)   --->   "br i1 %icmp_ln167, label %11, label %Loop_y_2_begin" [divergent.cpp:167]   --->   Operation 886 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 887 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str740) nounwind" [divergent.cpp:168]   --->   Operation 887 'specloopname' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_52 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str740)" [divergent.cpp:168]   --->   Operation 888 'specregionbegin' 'tmp_18' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_52 : Operation 889 [1/1] (0.00ns)   --->   "%tmp_34 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %y95_0, i7 0)" [divergent.cpp:172]   --->   Operation 889 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_52 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i15 %tmp_34 to i16" [divergent.cpp:169]   --->   Operation 890 'zext' 'zext_ln169' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_52 : Operation 891 [1/1] (1.76ns)   --->   "br label %9" [divergent.cpp:169]   --->   Operation 891 'br' <Predicate = (!icmp_ln167)> <Delay = 1.76>
ST_52 : Operation 892 [2/2] (2.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %cross_X, [16384 x i8]* %temp_cross6_V)" [divergent.cpp:176]   --->   Operation 892 'call' <Predicate = (icmp_ln167)> <Delay = 2.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 893 [2/2] (2.02ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %cross_Y, [16384 x i8]* %temp_cross7_V)" [divergent.cpp:177]   --->   Operation 893 'call' <Predicate = (icmp_ln167)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 15> <Delay = 5.19>
ST_53 : Operation 894 [1/1] (0.00ns)   --->   "%x96_0 = phi i8 [ 0, %Loop_y_2_begin ], [ %x, %10 ]"   --->   Operation 894 'phi' 'x96_0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 895 [1/1] (1.55ns)   --->   "%icmp_ln169 = icmp eq i8 %x96_0, -128" [divergent.cpp:169]   --->   Operation 895 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 896 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 896 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 897 [1/1] (1.91ns)   --->   "%x = add i8 %x96_0, 1" [divergent.cpp:169]   --->   Operation 897 'add' 'x' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 898 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %Loop_y_2_end, label %10" [divergent.cpp:169]   --->   Operation 898 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i8 %x96_0 to i16" [divergent.cpp:172]   --->   Operation 899 'zext' 'zext_ln215_2' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_53 : Operation 900 [1/1] (1.94ns)   --->   "%add_ln215_1 = add i16 %zext_ln169, %zext_ln215_2" [divergent.cpp:172]   --->   Operation 900 'add' 'add_ln215_1' <Predicate = (!icmp_ln169)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i16 %add_ln215_1 to i64" [divergent.cpp:172]   --->   Operation 901 'zext' 'zext_ln215_3' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_53 : Operation 902 [1/1] (0.00ns)   --->   "%adjChImg_V_addr_1 = getelementptr [16384 x i8]* %adjChImg_V, i64 0, i64 %zext_ln215_3" [divergent.cpp:172]   --->   Operation 902 'getelementptr' 'adjChImg_V_addr_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_53 : Operation 903 [1/1] (0.00ns)   --->   "%g6_V_addr = getelementptr [16384 x i8]* %g6_V, i64 0, i64 %zext_ln215_3" [divergent.cpp:172]   --->   Operation 903 'getelementptr' 'g6_V_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_53 : Operation 904 [1/1] (0.00ns)   --->   "%g7_V_addr = getelementptr [16384 x i8]* %g7_V, i64 0, i64 %zext_ln215_3" [divergent.cpp:173]   --->   Operation 904 'getelementptr' 'g7_V_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_53 : Operation 905 [2/2] (3.25ns)   --->   "%adjChImg_V_load_1 = load i8* %adjChImg_V_addr_1, align 1" [divergent.cpp:172]   --->   Operation 905 'load' 'adjChImg_V_load_1' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_53 : Operation 906 [2/2] (3.25ns)   --->   "%g6_V_load = load i8* %g6_V_addr, align 1" [divergent.cpp:172]   --->   Operation 906 'load' 'g6_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_53 : Operation 907 [2/2] (3.25ns)   --->   "%g7_V_load = load i8* %g7_V_addr, align 1" [divergent.cpp:173]   --->   Operation 907 'load' 'g7_V_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_53 : Operation 908 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str740, i32 %tmp_18)" [divergent.cpp:175]   --->   Operation 908 'specregionend' 'empty_31' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_53 : Operation 909 [1/1] (0.00ns)   --->   "br label %.preheader919" [divergent.cpp:167]   --->   Operation 909 'br' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 54 <SV = 16> <Delay = 7.42>
ST_54 : Operation 910 [1/2] (3.25ns)   --->   "%adjChImg_V_load_1 = load i8* %adjChImg_V_addr_1, align 1" [divergent.cpp:172]   --->   Operation 910 'load' 'adjChImg_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_54 : Operation 911 [1/2] (3.25ns)   --->   "%g6_V_load = load i8* %g6_V_addr, align 1" [divergent.cpp:172]   --->   Operation 911 'load' 'g6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_54 : Operation 912 [1/1] (4.17ns)   --->   "%mul_ln68 = mul i8 %g6_V_load, %adjChImg_V_load_1" [divergent.cpp:172]   --->   Operation 912 'mul' 'mul_ln68' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 913 [1/2] (3.25ns)   --->   "%g7_V_load = load i8* %g7_V_addr, align 1" [divergent.cpp:173]   --->   Operation 913 'load' 'g7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_54 : Operation 914 [1/1] (4.17ns)   --->   "%mul_ln68_1 = mul i8 %g7_V_load, %adjChImg_V_load_1" [divergent.cpp:173]   --->   Operation 914 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 17> <Delay = 3.25>
ST_55 : Operation 915 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str841) nounwind" [divergent.cpp:170]   --->   Operation 915 'specloopname' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 916 [1/1] (0.00ns)   --->   "%temp_cross6_V_addr = getelementptr [16384 x i8]* %temp_cross6_V, i64 0, i64 %zext_ln215_3" [divergent.cpp:172]   --->   Operation 916 'getelementptr' 'temp_cross6_V_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 917 [1/1] (0.00ns)   --->   "%temp_cross7_V_addr = getelementptr [16384 x i8]* %temp_cross7_V, i64 0, i64 %zext_ln215_3" [divergent.cpp:173]   --->   Operation 917 'getelementptr' 'temp_cross7_V_addr' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 918 [1/1] (3.25ns)   --->   "store i8 %mul_ln68, i8* %temp_cross6_V_addr, align 1" [divergent.cpp:172]   --->   Operation 918 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_55 : Operation 919 [1/1] (3.25ns)   --->   "store i8 %mul_ln68_1, i8* %temp_cross7_V_addr, align 1" [divergent.cpp:173]   --->   Operation 919 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_55 : Operation 920 [1/1] (0.00ns)   --->   "br label %9" [divergent.cpp:169]   --->   Operation 920 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 15> <Delay = 1.76>
ST_56 : Operation 921 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fx6([16384 x i8]* %cross_X, [16384 x i8]* %temp_cross6_V)" [divergent.cpp:176]   --->   Operation 921 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 922 [1/2] (0.00ns)   --->   "call fastcc void @my_filter_fy5([16384 x i8]* %cross_Y, [16384 x i8]* %temp_cross7_V)" [divergent.cpp:177]   --->   Operation 922 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 923 [1/1] (1.76ns)   --->   "br label %12" [divergent.cpp:180]   --->   Operation 923 'br' <Predicate = true> <Delay = 1.76>

State 57 <SV = 16> <Delay = 2.52>
ST_57 : Operation 924 [1/1] (0.00ns)   --->   "%y97_0 = phi i8 [ 0, %11 ], [ %y_4, %Loop_y_3_end ]"   --->   Operation 924 'phi' 'y97_0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 925 [1/1] (1.55ns)   --->   "%icmp_ln180 = icmp eq i8 %y97_0, -128" [divergent.cpp:180]   --->   Operation 925 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 926 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 926 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 927 [1/1] (1.91ns)   --->   "%y_4 = add i8 %y97_0, 1" [divergent.cpp:180]   --->   Operation 927 'add' 'y_4' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 928 [1/1] (0.00ns)   --->   "br i1 %icmp_ln180, label %.preheader.preheader.preheader, label %Loop_y_3_begin" [divergent.cpp:180]   --->   Operation 928 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 929 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str942) nounwind" [divergent.cpp:181]   --->   Operation 929 'specloopname' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_57 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str942)" [divergent.cpp:181]   --->   Operation 930 'specregionbegin' 'tmp_21' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_57 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_35 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %y97_0, i7 0)" [divergent.cpp:184]   --->   Operation 931 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_57 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i15 %tmp_35 to i16" [divergent.cpp:182]   --->   Operation 932 'zext' 'zext_ln182' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_57 : Operation 933 [1/1] (1.76ns)   --->   "br label %13" [divergent.cpp:182]   --->   Operation 933 'br' <Predicate = (!icmp_ln180)> <Delay = 1.76>
ST_57 : Operation 934 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [divergent.cpp:189]   --->   Operation 934 'br' <Predicate = (icmp_ln180)> <Delay = 1.76>

State 58 <SV = 17> <Delay = 5.19>
ST_58 : Operation 935 [1/1] (0.00ns)   --->   "%x98_0 = phi i8 [ 0, %Loop_y_3_begin ], [ %x_3, %_ifconv217 ]"   --->   Operation 935 'phi' 'x98_0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 936 [1/1] (1.55ns)   --->   "%icmp_ln182 = icmp eq i8 %x98_0, -128" [divergent.cpp:182]   --->   Operation 936 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 937 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 937 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 938 [1/1] (1.91ns)   --->   "%x_3 = add i8 %x98_0, 1" [divergent.cpp:182]   --->   Operation 938 'add' 'x_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 939 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %Loop_y_3_end, label %_ifconv217" [divergent.cpp:182]   --->   Operation 939 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i8 %x98_0 to i16" [divergent.cpp:184]   --->   Operation 940 'zext' 'zext_ln215_4' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_58 : Operation 941 [1/1] (1.94ns)   --->   "%add_ln215_2 = add i16 %zext_ln182, %zext_ln215_4" [divergent.cpp:184]   --->   Operation 941 'add' 'add_ln215_2' <Predicate = (!icmp_ln182)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i16 %add_ln215_2 to i64" [divergent.cpp:184]   --->   Operation 942 'zext' 'zext_ln215_5' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_58 : Operation 943 [1/1] (0.00ns)   --->   "%g6_V_addr_1 = getelementptr [16384 x i8]* %g6_V, i64 0, i64 %zext_ln215_5" [divergent.cpp:184]   --->   Operation 943 'getelementptr' 'g6_V_addr_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_58 : Operation 944 [1/1] (0.00ns)   --->   "%g7_V_addr_1 = getelementptr [16384 x i8]* %g7_V, i64 0, i64 %zext_ln215_5" [divergent.cpp:185]   --->   Operation 944 'getelementptr' 'g7_V_addr_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_58 : Operation 945 [1/1] (0.00ns)   --->   "%adj_fx_addr_1 = getelementptr [16384 x i8]* %adj_fx, i64 0, i64 %zext_ln215_5" [divergent.cpp:184]   --->   Operation 945 'getelementptr' 'adj_fx_addr_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_58 : Operation 946 [1/1] (0.00ns)   --->   "%adj_fy_addr_1 = getelementptr [16384 x i8]* %adj_fy, i64 0, i64 %zext_ln215_5" [divergent.cpp:185]   --->   Operation 946 'getelementptr' 'adj_fy_addr_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_58 : Operation 947 [2/2] (3.25ns)   --->   "%adj_fx_load_1 = load i8* %adj_fx_addr_1, align 1" [divergent.cpp:184]   --->   Operation 947 'load' 'adj_fx_load_1' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_58 : Operation 948 [2/2] (3.25ns)   --->   "%g6_V_load_1 = load i8* %g6_V_addr_1, align 1" [divergent.cpp:184]   --->   Operation 948 'load' 'g6_V_load_1' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_58 : Operation 949 [2/2] (3.25ns)   --->   "%adj_fy_load_1 = load i8* %adj_fy_addr_1, align 1" [divergent.cpp:185]   --->   Operation 949 'load' 'adj_fy_load_1' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_58 : Operation 950 [2/2] (3.25ns)   --->   "%g7_V_load_1 = load i8* %g7_V_addr_1, align 1" [divergent.cpp:185]   --->   Operation 950 'load' 'g7_V_load_1' <Predicate = (!icmp_ln182)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_58 : Operation 951 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str942, i32 %tmp_21)" [divergent.cpp:187]   --->   Operation 951 'specregionend' 'empty_34' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_58 : Operation 952 [1/1] (0.00ns)   --->   "br label %12" [divergent.cpp:180]   --->   Operation 952 'br' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 59 <SV = 18> <Delay = 3.25>
ST_59 : Operation 953 [1/1] (0.00ns)   --->   "%cross_X_addr = getelementptr [16384 x i8]* %cross_X, i64 0, i64 %zext_ln215_5" [divergent.cpp:184]   --->   Operation 953 'getelementptr' 'cross_X_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 954 [1/1] (0.00ns)   --->   "%cross_Y_addr = getelementptr [16384 x i8]* %cross_Y, i64 0, i64 %zext_ln215_5" [divergent.cpp:185]   --->   Operation 954 'getelementptr' 'cross_Y_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 955 [1/2] (3.25ns)   --->   "%adj_fx_load_1 = load i8* %adj_fx_addr_1, align 1" [divergent.cpp:184]   --->   Operation 955 'load' 'adj_fx_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_59 : Operation 956 [1/2] (3.25ns)   --->   "%g6_V_load_1 = load i8* %g6_V_addr_1, align 1" [divergent.cpp:184]   --->   Operation 956 'load' 'g6_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_59 : Operation 957 [2/2] (3.25ns)   --->   "%cross_X_load = load i8* %cross_X_addr, align 1" [divergent.cpp:184]   --->   Operation 957 'load' 'cross_X_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_59 : Operation 958 [1/2] (3.25ns)   --->   "%adj_fy_load_1 = load i8* %adj_fy_addr_1, align 1" [divergent.cpp:185]   --->   Operation 958 'load' 'adj_fy_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_59 : Operation 959 [1/2] (3.25ns)   --->   "%g7_V_load_1 = load i8* %g7_V_addr_1, align 1" [divergent.cpp:185]   --->   Operation 959 'load' 'g7_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_59 : Operation 960 [2/2] (3.25ns)   --->   "%cross_Y_load = load i8* %cross_Y_addr, align 1" [divergent.cpp:185]   --->   Operation 960 'load' 'cross_Y_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 60 <SV = 19> <Delay = 6.38>
ST_60 : Operation 961 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i8 %adj_fx_load_1 to i16" [divergent.cpp:184]   --->   Operation 961 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 962 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i8 %g6_V_load_1 to i16" [divergent.cpp:184]   --->   Operation 962 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 963 [1/1] (3.36ns) (grouped into DSP with root node ret_V_10)   --->   "%ret_V_9 = mul i16 %lhs_V_5, %rhs_V_4" [divergent.cpp:184]   --->   Operation 963 'mul' 'ret_V_9' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 964 [1/2] (3.25ns)   --->   "%cross_X_load = load i8* %cross_X_addr, align 1" [divergent.cpp:184]   --->   Operation 964 'load' 'cross_X_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_60 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i8 %cross_X_load to i16" [divergent.cpp:184]   --->   Operation 965 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 966 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_10 = sub i16 %sext_ln215, %ret_V_9" [divergent.cpp:184]   --->   Operation 966 'sub' 'ret_V_10' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 967 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i8 %adj_fy_load_1 to i16" [divergent.cpp:185]   --->   Operation 967 'sext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 968 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i8 %g7_V_load_1 to i16" [divergent.cpp:185]   --->   Operation 968 'sext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 969 [1/1] (3.36ns) (grouped into DSP with root node ret_V_12)   --->   "%ret_V_11 = mul i16 %lhs_V_6, %rhs_V_5" [divergent.cpp:185]   --->   Operation 969 'mul' 'ret_V_11' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 970 [1/2] (3.25ns)   --->   "%cross_Y_load = load i8* %cross_Y_addr, align 1" [divergent.cpp:185]   --->   Operation 970 'load' 'cross_Y_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_60 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i8 %cross_Y_load to i16" [divergent.cpp:185]   --->   Operation 971 'sext' 'sext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 972 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_12 = sub i16 %sext_ln215_11, %ret_V_11" [divergent.cpp:185]   --->   Operation 972 'sub' 'ret_V_12' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 20> <Delay = 6.28>
ST_61 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1429_18 = sext i16 %ret_V_10 to i32" [divergent.cpp:184]   --->   Operation 973 'sext' 'sext_ln1429_18' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 974 [6/6] (6.28ns)   --->   "%val_assign_9 = sitofp i32 %sext_ln1429_18 to double" [divergent.cpp:184]   --->   Operation 974 'sitodp' 'val_assign_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln1429_19 = sext i16 %ret_V_12 to i32" [divergent.cpp:185]   --->   Operation 975 'sext' 'sext_ln1429_19' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 976 [6/6] (6.28ns)   --->   "%val_assign_10 = sitofp i32 %sext_ln1429_19 to double" [divergent.cpp:185]   --->   Operation 976 'sitodp' 'val_assign_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 21> <Delay = 6.28>
ST_62 : Operation 977 [5/6] (6.28ns)   --->   "%val_assign_9 = sitofp i32 %sext_ln1429_18 to double" [divergent.cpp:184]   --->   Operation 977 'sitodp' 'val_assign_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 978 [5/6] (6.28ns)   --->   "%val_assign_10 = sitofp i32 %sext_ln1429_19 to double" [divergent.cpp:185]   --->   Operation 978 'sitodp' 'val_assign_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 22> <Delay = 6.28>
ST_63 : Operation 979 [4/6] (6.28ns)   --->   "%val_assign_9 = sitofp i32 %sext_ln1429_18 to double" [divergent.cpp:184]   --->   Operation 979 'sitodp' 'val_assign_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 980 [4/6] (6.28ns)   --->   "%val_assign_10 = sitofp i32 %sext_ln1429_19 to double" [divergent.cpp:185]   --->   Operation 980 'sitodp' 'val_assign_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 23> <Delay = 6.28>
ST_64 : Operation 981 [3/6] (6.28ns)   --->   "%val_assign_9 = sitofp i32 %sext_ln1429_18 to double" [divergent.cpp:184]   --->   Operation 981 'sitodp' 'val_assign_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 982 [3/6] (6.28ns)   --->   "%val_assign_10 = sitofp i32 %sext_ln1429_19 to double" [divergent.cpp:185]   --->   Operation 982 'sitodp' 'val_assign_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 24> <Delay = 6.28>
ST_65 : Operation 983 [2/6] (6.28ns)   --->   "%val_assign_9 = sitofp i32 %sext_ln1429_18 to double" [divergent.cpp:184]   --->   Operation 983 'sitodp' 'val_assign_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 984 [2/6] (6.28ns)   --->   "%val_assign_10 = sitofp i32 %sext_ln1429_19 to double" [divergent.cpp:185]   --->   Operation 984 'sitodp' 'val_assign_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 25> <Delay = 6.28>
ST_66 : Operation 985 [1/6] (6.28ns)   --->   "%val_assign_9 = sitofp i32 %sext_ln1429_18 to double" [divergent.cpp:184]   --->   Operation 985 'sitodp' 'val_assign_9' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 986 [1/6] (6.28ns)   --->   "%val_assign_10 = sitofp i32 %sext_ln1429_19 to double" [divergent.cpp:185]   --->   Operation 986 'sitodp' 'val_assign_10' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 26> <Delay = 3.76>
ST_67 : Operation 987 [1/1] (0.00ns)   --->   "%reg_V_16 = bitcast double %val_assign_9 to i64" [divergent.cpp:184]   --->   Operation 987 'bitcast' 'reg_V_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 988 [1/1] (0.00ns)   --->   "%trunc_ln310_10 = trunc i64 %reg_V_16 to i63" [divergent.cpp:184]   --->   Operation 988 'trunc' 'trunc_ln310_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 989 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_16, i32 63)" [divergent.cpp:184]   --->   Operation 989 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 990 [1/1] (0.00ns)   --->   "%p_Result_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_16, i32 52, i32 62)" [divergent.cpp:184]   --->   Operation 990 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 991 [1/1] (0.00ns)   --->   "%exp_V_10 = zext i11 %p_Result_8 to i12" [divergent.cpp:184]   --->   Operation 991 'zext' 'exp_V_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln331_10 = trunc i64 %reg_V_16 to i8" [divergent.cpp:184]   --->   Operation 992 'trunc' 'trunc_ln331_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 993 [1/1] (2.78ns)   --->   "%icmp_ln326_2 = icmp eq i63 %trunc_ln310_10, 0" [divergent.cpp:184]   --->   Operation 993 'icmp' 'icmp_ln326_2' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 994 [1/1] (1.54ns)   --->   "%sh_amt_20 = sub i12 1075, %exp_V_10" [divergent.cpp:184]   --->   Operation 994 'sub' 'sh_amt_20' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 995 [1/1] (1.88ns)   --->   "%icmp_ln330_2 = icmp eq i11 %p_Result_8, -973" [divergent.cpp:184]   --->   Operation 995 'icmp' 'icmp_ln330_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 996 [1/1] (1.99ns)   --->   "%icmp_ln332_2 = icmp sgt i12 %sh_amt_20, 0" [divergent.cpp:184]   --->   Operation 996 'icmp' 'icmp_ln332_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 997 [1/1] (1.99ns)   --->   "%icmp_ln333_2 = icmp slt i12 %sh_amt_20, 54" [divergent.cpp:184]   --->   Operation 997 'icmp' 'icmp_ln333_2' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 998 [1/1] (0.97ns)   --->   "%or_ln330_9 = or i1 %icmp_ln326_2, %icmp_ln330_2" [divergent.cpp:184]   --->   Operation 998 'or' 'or_ln330_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 999 [1/1] (0.00ns)   --->   "%reg_V_17 = bitcast double %val_assign_10 to i64" [divergent.cpp:185]   --->   Operation 999 'bitcast' 'reg_V_17' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln310_11 = trunc i64 %reg_V_17 to i63" [divergent.cpp:185]   --->   Operation 1000 'trunc' 'trunc_ln310_11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1001 [1/1] (0.00ns)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_17, i32 63)" [divergent.cpp:185]   --->   Operation 1001 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1002 [1/1] (0.00ns)   --->   "%p_Result_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_17, i32 52, i32 62)" [divergent.cpp:185]   --->   Operation 1002 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1003 [1/1] (0.00ns)   --->   "%exp_V_11 = zext i11 %p_Result_10 to i12" [divergent.cpp:185]   --->   Operation 1003 'zext' 'exp_V_11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln331_11 = trunc i64 %reg_V_17 to i8" [divergent.cpp:185]   --->   Operation 1004 'trunc' 'trunc_ln331_11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 1005 [1/1] (2.78ns)   --->   "%icmp_ln326_6 = icmp eq i63 %trunc_ln310_11, 0" [divergent.cpp:185]   --->   Operation 1005 'icmp' 'icmp_ln326_6' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1006 [1/1] (1.54ns)   --->   "%sh_amt_22 = sub i12 1075, %exp_V_11" [divergent.cpp:185]   --->   Operation 1006 'sub' 'sh_amt_22' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1007 [1/1] (1.88ns)   --->   "%icmp_ln330_6 = icmp eq i11 %p_Result_10, -973" [divergent.cpp:185]   --->   Operation 1007 'icmp' 'icmp_ln330_6' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1008 [1/1] (1.99ns)   --->   "%icmp_ln332_6 = icmp sgt i12 %sh_amt_22, 0" [divergent.cpp:185]   --->   Operation 1008 'icmp' 'icmp_ln332_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1009 [1/1] (1.99ns)   --->   "%icmp_ln333_6 = icmp slt i12 %sh_amt_22, 54" [divergent.cpp:185]   --->   Operation 1009 'icmp' 'icmp_ln333_6' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1010 [1/1] (0.97ns)   --->   "%or_ln330_10 = or i1 %icmp_ln326_6, %icmp_ln330_6" [divergent.cpp:185]   --->   Operation 1010 'or' 'or_ln330_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 27> <Delay = 8.74>
ST_68 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_18)   --->   "%trunc_ln318_10 = trunc i64 %reg_V_16 to i52" [divergent.cpp:184]   --->   Operation 1011 'trunc' 'trunc_ln318_10' <Predicate = (!icmp_ln326_2)> <Delay = 0.00>
ST_68 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_18)   --->   "%tmp_24 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_10)" [divergent.cpp:184]   --->   Operation 1012 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln326_2)> <Delay = 0.00>
ST_68 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_18)   --->   "%sext_ln329_3 = sext i12 %sh_amt_20 to i32" [divergent.cpp:184]   --->   Operation 1013 'sext' 'sext_ln329_3' <Predicate = (!icmp_ln326_2)> <Delay = 0.00>
ST_68 : Operation 1014 [1/1] (1.54ns)   --->   "%sh_amt_21 = sub i12 0, %sh_amt_20" [divergent.cpp:184]   --->   Operation 1014 'sub' 'sh_amt_21' <Predicate = (!icmp_ln326_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_9)   --->   "%trunc_ln342_10 = trunc i12 %sh_amt_21 to i8" [divergent.cpp:184]   --->   Operation 1015 'trunc' 'trunc_ln342_10' <Predicate = (!icmp_ln326_2)> <Delay = 0.00>
ST_68 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_21, i32 3, i32 10)" [divergent.cpp:184]   --->   Operation 1016 'partselect' 'tmp_74' <Predicate = (!icmp_ln326_2)> <Delay = 0.00>
ST_68 : Operation 1017 [1/1] (1.55ns)   --->   "%icmp_ln343_10 = icmp slt i8 %tmp_74, 1" [divergent.cpp:184]   --->   Operation 1017 'icmp' 'icmp_ln343_10' <Predicate = (!icmp_ln326_2)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_18)   --->   "%zext_ln334_3 = zext i32 %sext_ln329_3 to i53" [divergent.cpp:184]   --->   Operation 1018 'zext' 'zext_ln334_3' <Predicate = (!icmp_ln326_2)> <Delay = 0.00>
ST_68 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_18)   --->   "%lshr_ln334_3 = lshr i53 %tmp_24, %zext_ln334_3" [divergent.cpp:184]   --->   Operation 1019 'lshr' 'lshr_ln334_3' <Predicate = (!icmp_ln326_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_18)   --->   "%trunc_ln334_10 = trunc i53 %lshr_ln334_3 to i8" [divergent.cpp:184]   --->   Operation 1020 'trunc' 'trunc_ln334_10' <Predicate = (!icmp_ln326_2)> <Delay = 0.00>
ST_68 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_9)   --->   "%shl_ln345_2 = shl i8 %trunc_ln331_10, %trunc_ln342_10" [divergent.cpp:184]   --->   Operation 1021 'shl' 'shl_ln345_2' <Predicate = (!icmp_ln326_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_9)   --->   "%xor_ln330_9 = xor i1 %or_ln330_9, true" [divergent.cpp:184]   --->   Operation 1022 'xor' 'xor_ln330_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1023 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_9 = and i1 %icmp_ln332_2, %xor_ln330_9" [divergent.cpp:184]   --->   Operation 1023 'and' 'and_ln332_9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_18)   --->   "%and_ln333_18 = and i1 %and_ln332_9, %icmp_ln333_2" [divergent.cpp:184]   --->   Operation 1024 'and' 'and_ln333_18' <Predicate = (!icmp_ln326_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1025 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_18 = select i1 %and_ln333_18, i8 %trunc_ln334_10, i8 0" [divergent.cpp:184]   --->   Operation 1025 'select' 'select_ln333_18' <Predicate = (!icmp_ln326_2)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_9)   --->   "%or_ln332_9 = or i1 %or_ln330_9, %icmp_ln332_2" [divergent.cpp:184]   --->   Operation 1026 'or' 'or_ln332_9' <Predicate = (!icmp_ln326_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_9)   --->   "%xor_ln332_9 = xor i1 %or_ln332_9, true" [divergent.cpp:184]   --->   Operation 1027 'xor' 'xor_ln332_9' <Predicate = (!icmp_ln326_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1028 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_9 = and i1 %icmp_ln343_10, %xor_ln332_9" [divergent.cpp:184]   --->   Operation 1028 'and' 'and_ln343_9' <Predicate = (!icmp_ln326_2)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_9)   --->   "%select_ln343_9 = select i1 %and_ln343_9, i8 %shl_ln345_2, i8 %select_ln333_18" [divergent.cpp:184]   --->   Operation 1029 'select' 'select_ln343_9' <Predicate = (!icmp_ln326_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1030 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_9 = select i1 %icmp_ln326_2, i8 0, i8 %select_ln343_9" [divergent.cpp:184]   --->   Operation 1030 'select' 'select_ln326_9' <Predicate = true> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_20)   --->   "%trunc_ln318_11 = trunc i64 %reg_V_17 to i52" [divergent.cpp:185]   --->   Operation 1031 'trunc' 'trunc_ln318_11' <Predicate = (!icmp_ln326_6)> <Delay = 0.00>
ST_68 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_20)   --->   "%tmp_28 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_11)" [divergent.cpp:185]   --->   Operation 1032 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln326_6)> <Delay = 0.00>
ST_68 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_20)   --->   "%sext_ln329_6 = sext i12 %sh_amt_22 to i32" [divergent.cpp:185]   --->   Operation 1033 'sext' 'sext_ln329_6' <Predicate = (!icmp_ln326_6)> <Delay = 0.00>
ST_68 : Operation 1034 [1/1] (1.54ns)   --->   "%sh_amt_23 = sub i12 0, %sh_amt_22" [divergent.cpp:185]   --->   Operation 1034 'sub' 'sh_amt_23' <Predicate = (!icmp_ln326_6)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_10)   --->   "%trunc_ln342_11 = trunc i12 %sh_amt_23 to i8" [divergent.cpp:185]   --->   Operation 1035 'trunc' 'trunc_ln342_11' <Predicate = (!icmp_ln326_6)> <Delay = 0.00>
ST_68 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_23, i32 3, i32 10)" [divergent.cpp:185]   --->   Operation 1036 'partselect' 'tmp_77' <Predicate = (!icmp_ln326_6)> <Delay = 0.00>
ST_68 : Operation 1037 [1/1] (1.55ns)   --->   "%icmp_ln343_11 = icmp slt i8 %tmp_77, 1" [divergent.cpp:185]   --->   Operation 1037 'icmp' 'icmp_ln343_11' <Predicate = (!icmp_ln326_6)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_20)   --->   "%zext_ln334_6 = zext i32 %sext_ln329_6 to i53" [divergent.cpp:185]   --->   Operation 1038 'zext' 'zext_ln334_6' <Predicate = (!icmp_ln326_6)> <Delay = 0.00>
ST_68 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_20)   --->   "%lshr_ln334_6 = lshr i53 %tmp_28, %zext_ln334_6" [divergent.cpp:185]   --->   Operation 1039 'lshr' 'lshr_ln334_6' <Predicate = (!icmp_ln326_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_20)   --->   "%trunc_ln334_11 = trunc i53 %lshr_ln334_6 to i8" [divergent.cpp:185]   --->   Operation 1040 'trunc' 'trunc_ln334_11' <Predicate = (!icmp_ln326_6)> <Delay = 0.00>
ST_68 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_10)   --->   "%shl_ln345_6 = shl i8 %trunc_ln331_11, %trunc_ln342_11" [divergent.cpp:185]   --->   Operation 1041 'shl' 'shl_ln345_6' <Predicate = (!icmp_ln326_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_10)   --->   "%xor_ln330_10 = xor i1 %or_ln330_10, true" [divergent.cpp:185]   --->   Operation 1042 'xor' 'xor_ln330_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1043 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_10 = and i1 %icmp_ln332_6, %xor_ln330_10" [divergent.cpp:185]   --->   Operation 1043 'and' 'and_ln332_10' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_20)   --->   "%and_ln333_20 = and i1 %and_ln332_10, %icmp_ln333_6" [divergent.cpp:185]   --->   Operation 1044 'and' 'and_ln333_20' <Predicate = (!icmp_ln326_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1045 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_20 = select i1 %and_ln333_20, i8 %trunc_ln334_11, i8 0" [divergent.cpp:185]   --->   Operation 1045 'select' 'select_ln333_20' <Predicate = (!icmp_ln326_6)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_10)   --->   "%or_ln332_10 = or i1 %or_ln330_10, %icmp_ln332_6" [divergent.cpp:185]   --->   Operation 1046 'or' 'or_ln332_10' <Predicate = (!icmp_ln326_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_10)   --->   "%xor_ln332_10 = xor i1 %or_ln332_10, true" [divergent.cpp:185]   --->   Operation 1047 'xor' 'xor_ln332_10' <Predicate = (!icmp_ln326_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1048 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_10 = and i1 %icmp_ln343_11, %xor_ln332_10" [divergent.cpp:185]   --->   Operation 1048 'and' 'and_ln343_10' <Predicate = (!icmp_ln326_6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_10)   --->   "%select_ln343_10 = select i1 %and_ln343_10, i8 %shl_ln345_6, i8 %select_ln333_20" [divergent.cpp:185]   --->   Operation 1049 'select' 'select_ln343_10' <Predicate = (!icmp_ln326_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 1050 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_10 = select i1 %icmp_ln326_6, i8 0, i8 %select_ln343_10" [divergent.cpp:185]   --->   Operation 1050 'select' 'select_ln326_10' <Predicate = true> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 28> <Delay = 5.65>
ST_69 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_19)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_16, i32 63)" [divergent.cpp:184]   --->   Operation 1051 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_19)   --->   "%select_ln336_10 = select i1 %tmp_75, i8 -1, i8 0" [divergent.cpp:184]   --->   Operation 1052 'select' 'select_ln336_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_19)   --->   "%xor_ln333_9 = xor i1 %icmp_ln333_2, true" [divergent.cpp:184]   --->   Operation 1053 'xor' 'xor_ln333_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_19)   --->   "%and_ln333_19 = and i1 %and_ln332_9, %xor_ln333_9" [divergent.cpp:184]   --->   Operation 1054 'and' 'and_ln333_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1055 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_19 = select i1 %and_ln333_19, i8 %select_ln336_10, i8 %select_ln326_9" [divergent.cpp:184]   --->   Operation 1055 'select' 'select_ln333_19' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_9)   --->   "%xor_ln326_9 = xor i1 %icmp_ln326_2, true" [divergent.cpp:184]   --->   Operation 1056 'xor' 'xor_ln326_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_9)   --->   "%and_ln330_9 = and i1 %icmp_ln330_2, %xor_ln326_9" [divergent.cpp:184]   --->   Operation 1057 'and' 'and_ln330_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1058 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_9 = select i1 %and_ln330_9, i8 %trunc_ln331_10, i8 %select_ln333_19" [divergent.cpp:184]   --->   Operation 1058 'select' 'select_ln330_9' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1059 [1/1] (1.91ns)   --->   "%sub_ln461_2 = sub i8 0, %select_ln330_9" [divergent.cpp:184]   --->   Operation 1059 'sub' 'sub_ln461_2' <Predicate = (p_Result_27)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1060 [1/1] (1.24ns)   --->   "%select_ln351_3 = select i1 %p_Result_27, i8 %sub_ln461_2, i8 %select_ln330_9" [divergent.cpp:184]   --->   Operation 1060 'select' 'select_ln351_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_21)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_17, i32 63)" [divergent.cpp:185]   --->   Operation 1061 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_21)   --->   "%select_ln336_11 = select i1 %tmp_78, i8 -1, i8 0" [divergent.cpp:185]   --->   Operation 1062 'select' 'select_ln336_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_21)   --->   "%xor_ln333_10 = xor i1 %icmp_ln333_6, true" [divergent.cpp:185]   --->   Operation 1063 'xor' 'xor_ln333_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_21)   --->   "%and_ln333_21 = and i1 %and_ln332_10, %xor_ln333_10" [divergent.cpp:185]   --->   Operation 1064 'and' 'and_ln333_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1065 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_21 = select i1 %and_ln333_21, i8 %select_ln336_11, i8 %select_ln326_10" [divergent.cpp:185]   --->   Operation 1065 'select' 'select_ln333_21' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_10)   --->   "%xor_ln326_10 = xor i1 %icmp_ln326_6, true" [divergent.cpp:185]   --->   Operation 1066 'xor' 'xor_ln326_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_10)   --->   "%and_ln330_10 = and i1 %icmp_ln330_6, %xor_ln326_10" [divergent.cpp:185]   --->   Operation 1067 'and' 'and_ln330_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1068 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_10 = select i1 %and_ln330_10, i8 %trunc_ln331_11, i8 %select_ln333_21" [divergent.cpp:185]   --->   Operation 1068 'select' 'select_ln330_10' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 1069 [1/1] (1.91ns)   --->   "%sub_ln461_6 = sub i8 0, %select_ln330_10" [divergent.cpp:185]   --->   Operation 1069 'sub' 'sub_ln461_6' <Predicate = (p_Result_28)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1070 [1/1] (1.24ns)   --->   "%select_ln351_6 = select i1 %p_Result_28, i8 %sub_ln461_6, i8 %select_ln330_10" [divergent.cpp:185]   --->   Operation 1070 'select' 'select_ln351_6' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 70 <SV = 29> <Delay = 3.25>
ST_70 : Operation 1071 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1043) nounwind" [divergent.cpp:183]   --->   Operation 1071 'specloopname' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1072 [1/1] (0.00ns)   --->   "%Sxtf_V_addr_1 = getelementptr [16384 x i8]* %Sxtf_V, i64 0, i64 %zext_ln215_5" [divergent.cpp:184]   --->   Operation 1072 'getelementptr' 'Sxtf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1073 [1/1] (0.00ns)   --->   "%Sytf_V_addr_1 = getelementptr [16384 x i8]* %Sytf_V, i64 0, i64 %zext_ln215_5" [divergent.cpp:185]   --->   Operation 1073 'getelementptr' 'Sytf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1074 [1/1] (3.25ns)   --->   "store i8 %select_ln351_3, i8* %Sxtf_V_addr_1, align 1" [divergent.cpp:184]   --->   Operation 1074 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_70 : Operation 1075 [1/1] (3.25ns)   --->   "store i8 %select_ln351_6, i8* %Sytf_V_addr_1, align 1" [divergent.cpp:185]   --->   Operation 1075 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_70 : Operation 1076 [1/1] (0.00ns)   --->   "br label %13" [divergent.cpp:182]   --->   Operation 1076 'br' <Predicate = true> <Delay = 0.00>

State 71 <SV = 17> <Delay = 8.36>
ST_71 : Operation 1077 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i15 [ %add_ln189, %Loop_x_4 ], [ 0, %.preheader.preheader.preheader ]" [divergent.cpp:189]   --->   Operation 1077 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1078 [1/1] (0.00ns)   --->   "%y99_0 = phi i8 [ %select_ln194_1, %Loop_x_4 ], [ 0, %.preheader.preheader.preheader ]" [divergent.cpp:194]   --->   Operation 1078 'phi' 'y99_0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1079 [1/1] (0.00ns)   --->   "%x100_0 = phi i8 [ %x_2, %Loop_x_4 ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 1079 'phi' 'x100_0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1080 [1/1] (2.31ns)   --->   "%icmp_ln189 = icmp eq i15 %indvar_flatten11, -16384" [divergent.cpp:189]   --->   Operation 1080 'icmp' 'icmp_ln189' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1081 [1/1] (1.94ns)   --->   "%add_ln189 = add i15 %indvar_flatten11, 1" [divergent.cpp:189]   --->   Operation 1081 'add' 'add_ln189' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1082 [1/1] (0.00ns)   --->   "br i1 %icmp_ln189, label %14, label %Loop_x_4" [divergent.cpp:189]   --->   Operation 1082 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1083 [1/1] (1.91ns)   --->   "%y_3 = add i8 1, %y99_0" [divergent.cpp:189]   --->   Operation 1083 'add' 'y_3' <Predicate = (!icmp_ln189)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1084 [1/1] (1.55ns)   --->   "%icmp_ln191 = icmp eq i8 %x100_0, -128" [divergent.cpp:191]   --->   Operation 1084 'icmp' 'icmp_ln191' <Predicate = (!icmp_ln189)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1085 [1/1] (1.24ns)   --->   "%select_ln194 = select i1 %icmp_ln191, i8 0, i8 %x100_0" [divergent.cpp:194]   --->   Operation 1085 'select' 'select_ln194' <Predicate = (!icmp_ln189)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 1086 [1/1] (1.24ns)   --->   "%select_ln194_1 = select i1 %icmp_ln191, i8 %y_3, i8 %y99_0" [divergent.cpp:194]   --->   Operation 1086 'select' 'select_ln194_1' <Predicate = (!icmp_ln189)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_36 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln194_1, i7 0)" [divergent.cpp:194]   --->   Operation 1087 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_71 : Operation 1088 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i15 %tmp_36 to i16" [divergent.cpp:192]   --->   Operation 1088 'zext' 'zext_ln192' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_71 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %select_ln194 to i16" [divergent.cpp:194]   --->   Operation 1089 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_71 : Operation 1090 [1/1] (1.94ns)   --->   "%add_ln544_1 = add i16 %zext_ln544_2, %zext_ln192" [divergent.cpp:194]   --->   Operation 1090 'add' 'add_ln544_1' <Predicate = (!icmp_ln189)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i16 %add_ln544_1 to i64" [divergent.cpp:194]   --->   Operation 1091 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_71 : Operation 1092 [1/1] (0.00ns)   --->   "%gx_addr = getelementptr [16384 x i8]* %gx, i64 0, i64 %zext_ln544_3" [divergent.cpp:194]   --->   Operation 1092 'getelementptr' 'gx_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_71 : Operation 1093 [1/1] (0.00ns)   --->   "%gy_addr = getelementptr [16384 x i8]* %gy, i64 0, i64 %zext_ln544_3" [divergent.cpp:194]   --->   Operation 1093 'getelementptr' 'gy_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_71 : Operation 1094 [1/1] (0.00ns)   --->   "%gxx_addr = getelementptr [16384 x i8]* %gxx, i64 0, i64 %zext_ln544_3" [divergent.cpp:194]   --->   Operation 1094 'getelementptr' 'gxx_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_71 : Operation 1095 [1/1] (0.00ns)   --->   "%gyy_addr = getelementptr [16384 x i8]* %gyy, i64 0, i64 %zext_ln544_3" [divergent.cpp:194]   --->   Operation 1095 'getelementptr' 'gyy_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_71 : Operation 1096 [1/1] (0.00ns)   --->   "%Sxtf_V_addr = getelementptr [16384 x i8]* %Sxtf_V, i64 0, i64 %zext_ln544_3" [divergent.cpp:194]   --->   Operation 1096 'getelementptr' 'Sxtf_V_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_71 : Operation 1097 [1/1] (0.00ns)   --->   "%Sytf_V_addr = getelementptr [16384 x i8]* %Sytf_V, i64 0, i64 %zext_ln544_3" [divergent.cpp:194]   --->   Operation 1097 'getelementptr' 'Sytf_V_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_71 : Operation 1098 [2/2] (3.25ns)   --->   "%gx_load = load i8* %gx_addr, align 1" [divergent.cpp:194]   --->   Operation 1098 'load' 'gx_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_71 : Operation 1099 [2/2] (3.25ns)   --->   "%gy_load = load i8* %gy_addr, align 1" [divergent.cpp:194]   --->   Operation 1099 'load' 'gy_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_71 : Operation 1100 [2/2] (3.25ns)   --->   "%gxx_load = load i8* %gxx_addr, align 1" [divergent.cpp:194]   --->   Operation 1100 'load' 'gxx_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_71 : Operation 1101 [2/2] (3.25ns)   --->   "%gyy_load = load i8* %gyy_addr, align 1" [divergent.cpp:194]   --->   Operation 1101 'load' 'gyy_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_71 : Operation 1102 [2/2] (3.25ns)   --->   "%Sxtf_V_load = load i8* %Sxtf_V_addr, align 1" [divergent.cpp:194]   --->   Operation 1102 'load' 'Sxtf_V_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_71 : Operation 1103 [2/2] (3.25ns)   --->   "%Sytf_V_load = load i8* %Sytf_V_addr, align 1" [divergent.cpp:194]   --->   Operation 1103 'load' 'Sytf_V_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_71 : Operation 1104 [1/1] (1.91ns)   --->   "%x_2 = add i8 1, %select_ln194" [divergent.cpp:191]   --->   Operation 1104 'add' 'x_2' <Predicate = (!icmp_ln189)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 18> <Delay = 6.99>
ST_72 : Operation 1105 [1/1] (0.00ns)   --->   "%f_V_addr_1 = getelementptr [16384 x i8]* %f_V, i64 0, i64 %zext_ln544_3" [divergent.cpp:194]   --->   Operation 1105 'getelementptr' 'f_V_addr_1' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_72 : Operation 1106 [1/1] (0.00ns)   --->   "%gxy_addr = getelementptr [16384 x i8]* %gxy, i64 0, i64 %zext_ln544_3" [divergent.cpp:194]   --->   Operation 1106 'getelementptr' 'gxy_addr' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_72 : Operation 1107 [1/2] (3.25ns)   --->   "%gx_load = load i8* %gx_addr, align 1" [divergent.cpp:194]   --->   Operation 1107 'load' 'gx_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_72 : Operation 1108 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i8 %gx_load to i9" [divergent.cpp:194]   --->   Operation 1108 'sext' 'lhs_V_3' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_72 : Operation 1109 [1/2] (3.25ns)   --->   "%gy_load = load i8* %gy_addr, align 1" [divergent.cpp:194]   --->   Operation 1109 'load' 'gy_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_72 : Operation 1110 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i8 %gy_load to i9" [divergent.cpp:194]   --->   Operation 1110 'sext' 'rhs_V_3' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_72 : Operation 1111 [1/1] (1.91ns)   --->   "%ret_V_6 = add nsw i9 %rhs_V_3, %lhs_V_3" [divergent.cpp:194]   --->   Operation 1111 'add' 'ret_V_6' <Predicate = (!icmp_ln189)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1112 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i9 %ret_V_6 to i10" [divergent.cpp:194]   --->   Operation 1112 'sext' 'lhs_V_4' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_72 : Operation 1113 [1/2] (3.25ns)   --->   "%gxx_load = load i8* %gxx_addr, align 1" [divergent.cpp:194]   --->   Operation 1113 'load' 'gxx_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_72 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln215_12 = sext i8 %gxx_load to i9" [divergent.cpp:194]   --->   Operation 1114 'sext' 'sext_ln215_12' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_72 : Operation 1115 [1/2] (3.25ns)   --->   "%gyy_load = load i8* %gyy_addr, align 1" [divergent.cpp:194]   --->   Operation 1115 'load' 'gyy_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_72 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln1353_1 = sext i8 %gyy_load to i9" [divergent.cpp:194]   --->   Operation 1116 'sext' 'sext_ln1353_1' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_72 : Operation 1117 [1/1] (1.91ns)   --->   "%add_ln1353 = add i9 %sext_ln1353_1, %sext_ln215_12" [divergent.cpp:194]   --->   Operation 1117 'add' 'add_ln1353' <Predicate = (!icmp_ln189)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln1353_2 = sext i9 %add_ln1353 to i10" [divergent.cpp:194]   --->   Operation 1118 'sext' 'sext_ln1353_2' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_72 : Operation 1119 [1/1] (1.82ns)   --->   "%ret_V_7 = add i10 %lhs_V_4, %sext_ln1353_2" [divergent.cpp:194]   --->   Operation 1119 'add' 'ret_V_7' <Predicate = (!icmp_ln189)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1120 [2/2] (3.25ns)   --->   "%gxy_load = load i8* %gxy_addr, align 1" [divergent.cpp:194]   --->   Operation 1120 'load' 'gxy_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_72 : Operation 1121 [1/2] (3.25ns)   --->   "%Sxtf_V_load = load i8* %Sxtf_V_addr, align 1" [divergent.cpp:194]   --->   Operation 1121 'load' 'Sxtf_V_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_72 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln215_13 = sext i8 %Sxtf_V_load to i9" [divergent.cpp:194]   --->   Operation 1122 'sext' 'sext_ln215_13' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_72 : Operation 1123 [1/2] (3.25ns)   --->   "%Sytf_V_load = load i8* %Sytf_V_addr, align 1" [divergent.cpp:194]   --->   Operation 1123 'load' 'Sytf_V_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_72 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln1353_3 = sext i8 %Sytf_V_load to i9" [divergent.cpp:194]   --->   Operation 1124 'sext' 'sext_ln1353_3' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_72 : Operation 1125 [1/1] (1.91ns)   --->   "%add_ln1353_3 = add i9 %sext_ln1353_3, %sext_ln215_13" [divergent.cpp:194]   --->   Operation 1125 'add' 'add_ln1353_3' <Predicate = (!icmp_ln189)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 19> <Delay = 7.01>
ST_73 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln1353 = sext i10 %ret_V_7 to i11" [divergent.cpp:194]   --->   Operation 1126 'sext' 'sext_ln1353' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_73 : Operation 1127 [1/2] (3.25ns)   --->   "%gxy_load = load i8* %gxy_addr, align 1" [divergent.cpp:194]   --->   Operation 1127 'load' 'gxy_load' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_73 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i8 %gxy_load to i11" [divergent.cpp:194]   --->   Operation 1128 'sext' 'sext_ln215_6' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_73 : Operation 1129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1353_2 = add i11 %sext_ln215_6, %sext_ln1353" [divergent.cpp:194]   --->   Operation 1129 'add' 'add_ln1353_2' <Predicate = (!icmp_ln189)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln1353_4 = sext i9 %add_ln1353_3 to i11" [divergent.cpp:194]   --->   Operation 1130 'sext' 'sext_ln1353_4' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_73 : Operation 1131 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%ret_V_8 = add i11 %add_ln1353_2, %sext_ln1353_4" [divergent.cpp:194]   --->   Operation 1131 'add' 'ret_V_8' <Predicate = (!icmp_ln189)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 74 <SV = 20> <Delay = 6.28>
ST_74 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln1429_16 = sext i11 %ret_V_8 to i32" [divergent.cpp:194]   --->   Operation 1132 'sext' 'sext_ln1429_16' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_74 : Operation 1133 [6/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %sext_ln1429_16 to double" [divergent.cpp:194]   --->   Operation 1133 'sitodp' 'tmp_5' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 21> <Delay = 6.28>
ST_75 : Operation 1134 [5/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %sext_ln1429_16 to double" [divergent.cpp:194]   --->   Operation 1134 'sitodp' 'tmp_5' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 22> <Delay = 6.28>
ST_76 : Operation 1135 [4/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %sext_ln1429_16 to double" [divergent.cpp:194]   --->   Operation 1135 'sitodp' 'tmp_5' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 23> <Delay = 6.28>
ST_77 : Operation 1136 [3/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %sext_ln1429_16 to double" [divergent.cpp:194]   --->   Operation 1136 'sitodp' 'tmp_5' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 24> <Delay = 6.28>
ST_78 : Operation 1137 [2/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %sext_ln1429_16 to double" [divergent.cpp:194]   --->   Operation 1137 'sitodp' 'tmp_5' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_78 : Operation 1138 [2/2] (3.25ns)   --->   "%f_V_load_1 = load i8* %f_V_addr_1, align 1" [divergent.cpp:194]   --->   Operation 1138 'load' 'f_V_load_1' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 79 <SV = 25> <Delay = 6.28>
ST_79 : Operation 1139 [1/6] (6.28ns)   --->   "%tmp_5 = sitofp i32 %sext_ln1429_16 to double" [divergent.cpp:194]   --->   Operation 1139 'sitodp' 'tmp_5' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_79 : Operation 1140 [1/2] (3.25ns)   --->   "%f_V_load_1 = load i8* %f_V_addr_1, align 1" [divergent.cpp:194]   --->   Operation 1140 'load' 'f_V_load_1' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 80 <SV = 26> <Delay = 7.78>
ST_80 : Operation 1141 [6/6] (7.78ns)   --->   "%i_op_assign_1 = fmul double %tmp_5, 2.000000e-02" [divergent.cpp:194]   --->   Operation 1141 'dmul' 'i_op_assign_1' <Predicate = (!icmp_ln189)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln1429_17 = sext i8 %f_V_load_1 to i32" [divergent.cpp:194]   --->   Operation 1142 'sext' 'sext_ln1429_17' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_80 : Operation 1143 [6/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %sext_ln1429_17 to double" [divergent.cpp:194]   --->   Operation 1143 'sitodp' 'tmp_6' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 27> <Delay = 7.78>
ST_81 : Operation 1144 [5/6] (7.78ns)   --->   "%i_op_assign_1 = fmul double %tmp_5, 2.000000e-02" [divergent.cpp:194]   --->   Operation 1144 'dmul' 'i_op_assign_1' <Predicate = (!icmp_ln189)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1145 [5/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %sext_ln1429_17 to double" [divergent.cpp:194]   --->   Operation 1145 'sitodp' 'tmp_6' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 28> <Delay = 7.78>
ST_82 : Operation 1146 [4/6] (7.78ns)   --->   "%i_op_assign_1 = fmul double %tmp_5, 2.000000e-02" [divergent.cpp:194]   --->   Operation 1146 'dmul' 'i_op_assign_1' <Predicate = (!icmp_ln189)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1147 [4/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %sext_ln1429_17 to double" [divergent.cpp:194]   --->   Operation 1147 'sitodp' 'tmp_6' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 29> <Delay = 7.78>
ST_83 : Operation 1148 [3/6] (7.78ns)   --->   "%i_op_assign_1 = fmul double %tmp_5, 2.000000e-02" [divergent.cpp:194]   --->   Operation 1148 'dmul' 'i_op_assign_1' <Predicate = (!icmp_ln189)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1149 [3/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %sext_ln1429_17 to double" [divergent.cpp:194]   --->   Operation 1149 'sitodp' 'tmp_6' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 30> <Delay = 7.78>
ST_84 : Operation 1150 [2/6] (7.78ns)   --->   "%i_op_assign_1 = fmul double %tmp_5, 2.000000e-02" [divergent.cpp:194]   --->   Operation 1150 'dmul' 'i_op_assign_1' <Predicate = (!icmp_ln189)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1151 [2/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %sext_ln1429_17 to double" [divergent.cpp:194]   --->   Operation 1151 'sitodp' 'tmp_6' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 31> <Delay = 7.78>
ST_85 : Operation 1152 [1/6] (7.78ns)   --->   "%i_op_assign_1 = fmul double %tmp_5, 2.000000e-02" [divergent.cpp:194]   --->   Operation 1152 'dmul' 'i_op_assign_1' <Predicate = (!icmp_ln189)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1153 [1/6] (6.28ns)   --->   "%tmp_6 = sitofp i32 %sext_ln1429_17 to double" [divergent.cpp:194]   --->   Operation 1153 'sitodp' 'tmp_6' <Predicate = (!icmp_ln189)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 32> <Delay = 8.23>
ST_86 : Operation 1154 [5/5] (8.23ns)   --->   "%val_assign_s = fsub double %tmp_6, %i_op_assign_1" [divergent.cpp:194]   --->   Operation 1154 'dsub' 'val_assign_s' <Predicate = (!icmp_ln189)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 33> <Delay = 8.23>
ST_87 : Operation 1155 [4/5] (8.23ns)   --->   "%val_assign_s = fsub double %tmp_6, %i_op_assign_1" [divergent.cpp:194]   --->   Operation 1155 'dsub' 'val_assign_s' <Predicate = (!icmp_ln189)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 34> <Delay = 8.23>
ST_88 : Operation 1156 [3/5] (8.23ns)   --->   "%val_assign_s = fsub double %tmp_6, %i_op_assign_1" [divergent.cpp:194]   --->   Operation 1156 'dsub' 'val_assign_s' <Predicate = (!icmp_ln189)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 35> <Delay = 8.23>
ST_89 : Operation 1157 [2/5] (8.23ns)   --->   "%val_assign_s = fsub double %tmp_6, %i_op_assign_1" [divergent.cpp:194]   --->   Operation 1157 'dsub' 'val_assign_s' <Predicate = (!icmp_ln189)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 36> <Delay = 8.23>
ST_90 : Operation 1158 [1/5] (8.23ns)   --->   "%val_assign_s = fsub double %tmp_6, %i_op_assign_1" [divergent.cpp:194]   --->   Operation 1158 'dsub' 'val_assign_s' <Predicate = (!icmp_ln189)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 37> <Delay = 3.76>
ST_91 : Operation 1159 [1/1] (0.00ns)   --->   "%reg_V_18 = bitcast double %val_assign_s to i64" [divergent.cpp:194]   --->   Operation 1159 'bitcast' 'reg_V_18' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_91 : Operation 1160 [1/1] (0.00ns)   --->   "%trunc_ln310_9 = trunc i64 %reg_V_18 to i63" [divergent.cpp:194]   --->   Operation 1160 'trunc' 'trunc_ln310_9' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_91 : Operation 1161 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_18, i32 63)" [divergent.cpp:194]   --->   Operation 1161 'bitselect' 'p_Result_29' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_91 : Operation 1162 [1/1] (0.00ns)   --->   "%p_Result_7 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_18, i32 52, i32 62)" [divergent.cpp:194]   --->   Operation 1162 'partselect' 'p_Result_7' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_91 : Operation 1163 [1/1] (0.00ns)   --->   "%exp_V_9 = zext i11 %p_Result_7 to i12" [divergent.cpp:194]   --->   Operation 1163 'zext' 'exp_V_9' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_91 : Operation 1164 [1/1] (0.00ns)   --->   "%trunc_ln331_9 = trunc i64 %reg_V_18 to i8" [divergent.cpp:194]   --->   Operation 1164 'trunc' 'trunc_ln331_9' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_91 : Operation 1165 [1/1] (2.78ns)   --->   "%icmp_ln326_4 = icmp eq i63 %trunc_ln310_9, 0" [divergent.cpp:194]   --->   Operation 1165 'icmp' 'icmp_ln326_4' <Predicate = (!icmp_ln189)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1166 [1/1] (1.54ns)   --->   "%sh_amt_18 = sub i12 1075, %exp_V_9" [divergent.cpp:194]   --->   Operation 1166 'sub' 'sh_amt_18' <Predicate = (!icmp_ln189)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1167 [1/1] (1.88ns)   --->   "%icmp_ln330_4 = icmp eq i11 %p_Result_7, -973" [divergent.cpp:194]   --->   Operation 1167 'icmp' 'icmp_ln330_4' <Predicate = (!icmp_ln189)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1168 [1/1] (1.99ns)   --->   "%icmp_ln332_4 = icmp sgt i12 %sh_amt_18, 0" [divergent.cpp:194]   --->   Operation 1168 'icmp' 'icmp_ln332_4' <Predicate = (!icmp_ln189)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1169 [1/1] (1.99ns)   --->   "%icmp_ln333_4 = icmp slt i12 %sh_amt_18, 54" [divergent.cpp:194]   --->   Operation 1169 'icmp' 'icmp_ln333_4' <Predicate = (!icmp_ln189)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1170 [1/1] (0.97ns)   --->   "%or_ln330_11 = or i1 %icmp_ln326_4, %icmp_ln330_4" [divergent.cpp:194]   --->   Operation 1170 'or' 'or_ln330_11' <Predicate = (!icmp_ln189)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 38> <Delay = 8.74>
ST_92 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_22)   --->   "%trunc_ln318_9 = trunc i64 %reg_V_18 to i52" [divergent.cpp:194]   --->   Operation 1171 'trunc' 'trunc_ln318_9' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00>
ST_92 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_22)   --->   "%tmp_27 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_9)" [divergent.cpp:194]   --->   Operation 1172 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00>
ST_92 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_22)   --->   "%sext_ln329_5 = sext i12 %sh_amt_18 to i32" [divergent.cpp:194]   --->   Operation 1173 'sext' 'sext_ln329_5' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00>
ST_92 : Operation 1174 [1/1] (1.54ns)   --->   "%sh_amt_19 = sub i12 0, %sh_amt_18" [divergent.cpp:194]   --->   Operation 1174 'sub' 'sh_amt_19' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_11)   --->   "%trunc_ln342_9 = trunc i12 %sh_amt_19 to i8" [divergent.cpp:194]   --->   Operation 1175 'trunc' 'trunc_ln342_9' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00>
ST_92 : Operation 1176 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt_19, i32 3, i32 10)" [divergent.cpp:194]   --->   Operation 1176 'partselect' 'tmp_71' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00>
ST_92 : Operation 1177 [1/1] (1.55ns)   --->   "%icmp_ln343_9 = icmp slt i8 %tmp_71, 1" [divergent.cpp:194]   --->   Operation 1177 'icmp' 'icmp_ln343_9' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_22)   --->   "%zext_ln334_5 = zext i32 %sext_ln329_5 to i53" [divergent.cpp:194]   --->   Operation 1178 'zext' 'zext_ln334_5' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00>
ST_92 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_22)   --->   "%lshr_ln334_5 = lshr i53 %tmp_27, %zext_ln334_5" [divergent.cpp:194]   --->   Operation 1179 'lshr' 'lshr_ln334_5' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_22)   --->   "%trunc_ln334_9 = trunc i53 %lshr_ln334_5 to i8" [divergent.cpp:194]   --->   Operation 1180 'trunc' 'trunc_ln334_9' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00>
ST_92 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_11)   --->   "%shl_ln345_4 = shl i8 %trunc_ln331_9, %trunc_ln342_9" [divergent.cpp:194]   --->   Operation 1181 'shl' 'shl_ln345_4' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node and_ln332_11)   --->   "%xor_ln330_11 = xor i1 %or_ln330_11, true" [divergent.cpp:194]   --->   Operation 1182 'xor' 'xor_ln330_11' <Predicate = (!icmp_ln189)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1183 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln332_11 = and i1 %icmp_ln332_4, %xor_ln330_11" [divergent.cpp:194]   --->   Operation 1183 'and' 'and_ln332_11' <Predicate = (!icmp_ln189)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_22)   --->   "%and_ln333_22 = and i1 %and_ln332_11, %icmp_ln333_4" [divergent.cpp:194]   --->   Operation 1184 'and' 'and_ln333_22' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1185 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_22 = select i1 %and_ln333_22, i8 %trunc_ln334_9, i8 0" [divergent.cpp:194]   --->   Operation 1185 'select' 'select_ln333_22' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_11)   --->   "%or_ln332_11 = or i1 %or_ln330_11, %icmp_ln332_4" [divergent.cpp:194]   --->   Operation 1186 'or' 'or_ln332_11' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node and_ln343_11)   --->   "%xor_ln332_11 = xor i1 %or_ln332_11, true" [divergent.cpp:194]   --->   Operation 1187 'xor' 'xor_ln332_11' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1188 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln343_11 = and i1 %icmp_ln343_9, %xor_ln332_11" [divergent.cpp:194]   --->   Operation 1188 'and' 'and_ln343_11' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln326_11)   --->   "%select_ln343_11 = select i1 %and_ln343_11, i8 %shl_ln345_4, i8 %select_ln333_22" [divergent.cpp:194]   --->   Operation 1189 'select' 'select_ln343_11' <Predicate = (!icmp_ln189 & !icmp_ln326_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1190 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln326_11 = select i1 %icmp_ln326_4, i8 0, i8 %select_ln343_11" [divergent.cpp:194]   --->   Operation 1190 'select' 'select_ln326_11' <Predicate = (!icmp_ln189)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 93 <SV = 39> <Delay = 5.65>
ST_93 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_23)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_18, i32 63)" [divergent.cpp:194]   --->   Operation 1191 'bitselect' 'tmp_72' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_93 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_23)   --->   "%select_ln336_9 = select i1 %tmp_72, i8 -1, i8 0" [divergent.cpp:194]   --->   Operation 1192 'select' 'select_ln336_9' <Predicate = (!icmp_ln189)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_23)   --->   "%xor_ln333_11 = xor i1 %icmp_ln333_4, true" [divergent.cpp:194]   --->   Operation 1193 'xor' 'xor_ln333_11' <Predicate = (!icmp_ln189)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_23)   --->   "%and_ln333_23 = and i1 %and_ln332_11, %xor_ln333_11" [divergent.cpp:194]   --->   Operation 1194 'and' 'and_ln333_23' <Predicate = (!icmp_ln189)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1195 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln333_23 = select i1 %and_ln333_23, i8 %select_ln336_9, i8 %select_ln326_11" [divergent.cpp:194]   --->   Operation 1195 'select' 'select_ln333_23' <Predicate = (!icmp_ln189)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_11)   --->   "%xor_ln326_11 = xor i1 %icmp_ln326_4, true" [divergent.cpp:194]   --->   Operation 1196 'xor' 'xor_ln326_11' <Predicate = (!icmp_ln189)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_11)   --->   "%and_ln330_11 = and i1 %icmp_ln330_4, %xor_ln326_11" [divergent.cpp:194]   --->   Operation 1197 'and' 'and_ln330_11' <Predicate = (!icmp_ln189)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1198 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln330_11 = select i1 %and_ln330_11, i8 %trunc_ln331_9, i8 %select_ln333_23" [divergent.cpp:194]   --->   Operation 1198 'select' 'select_ln330_11' <Predicate = (!icmp_ln189)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 1199 [1/1] (1.91ns)   --->   "%sub_ln461_4 = sub i8 0, %select_ln330_11" [divergent.cpp:194]   --->   Operation 1199 'sub' 'sub_ln461_4' <Predicate = (!icmp_ln189 & p_Result_29)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1200 [1/1] (1.24ns)   --->   "%select_ln351_5 = select i1 %p_Result_29, i8 %sub_ln461_4, i8 %select_ln330_11" [divergent.cpp:194]   --->   Operation 1200 'select' 'select_ln351_5' <Predicate = (!icmp_ln189)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 94 <SV = 40> <Delay = 3.25>
ST_94 : Operation 1201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Loop_y_4_Loop_x_4_st)"   --->   Operation 1201 'specloopname' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_94 : Operation 1202 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 1202 'speclooptripcount' 'empty_35' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_94 : Operation 1203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1245) nounwind" [divergent.cpp:192]   --->   Operation 1203 'specloopname' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_94 : Operation 1204 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1245)" [divergent.cpp:192]   --->   Operation 1204 'specregionbegin' 'tmp_26' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_94 : Operation 1205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str235) nounwind" [divergent.cpp:193]   --->   Operation 1205 'specpipeline' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_94 : Operation 1206 [1/1] (3.25ns)   --->   "store i8 %select_ln351_5, i8* %f_V_addr_1, align 1" [divergent.cpp:194]   --->   Operation 1206 'store' <Predicate = (!icmp_ln189)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_94 : Operation 1207 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1245, i32 %tmp_26)" [divergent.cpp:196]   --->   Operation 1207 'specregionend' 'empty_36' <Predicate = (!icmp_ln189)> <Delay = 0.00>
ST_94 : Operation 1208 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 1208 'br' <Predicate = (!icmp_ln189)> <Delay = 0.00>

State 95 <SV = 18> <Delay = 0.00>
ST_95 : Operation 1209 [1/1] (0.00ns)   --->   "ret void" [divergent.cpp:200]   --->   Operation 1209 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('fx.V', divergent.cpp:65) [10]  (0 ns)
	'call' operation ('call_ln100', divergent.cpp:100) to 'my_filter_fx6' [33]  (2 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.03ns
The critical path consists of the following:
	'call' operation ('call_ln101', divergent.cpp:101) to 'my_filter_fy5' [34]  (2.03 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.03ns
The critical path consists of the following:
	'call' operation ('call_ln103', divergent.cpp:103) to 'my_filter_fy5' [36]  (2.03 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y') with incoming values : ('y', divergent.cpp:111) [42]  (1.77 ns)

 <State 7>: 2.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln111', divergent.cpp:111) [43]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 8>: 5.2ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', divergent.cpp:113) [54]  (0 ns)
	'add' operation ('add_ln215', divergent.cpp:115) [62]  (1.94 ns)
	'getelementptr' operation ('adjChImg_V_addr', divergent.cpp:115) [65]  (0 ns)
	'load' operation ('adjChImg_V_load', divergent.cpp:115) on array 'adjChImg_V' [72]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('adjChImg_V_load', divergent.cpp:115) on array 'adjChImg_V' [72]  (3.25 ns)

 <State 10>: 7.19ns
The critical path consists of the following:
	'mul' operation ('ret.V', divergent.cpp:115) [76]  (4.17 ns)
	'sub' operation of DSP[82] ('ret.V', divergent.cpp:115) [82]  (3.02 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:115) [84]  (6.28 ns)

 <State 12>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:115) [84]  (6.28 ns)

 <State 13>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:115) [84]  (6.28 ns)

 <State 14>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:115) [84]  (6.28 ns)

 <State 15>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:115) [84]  (6.28 ns)

 <State 16>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:115) [84]  (6.28 ns)

 <State 17>: 3.76ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln326', divergent.cpp:115) [93]  (2.79 ns)
	'or' operation ('or_ln330', divergent.cpp:115) [109]  (0.978 ns)

 <State 18>: 8.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln330', divergent.cpp:115) [110]  (0 ns)
	'and' operation ('and_ln332', divergent.cpp:115) [111]  (0.978 ns)
	'and' operation ('and_ln333', divergent.cpp:115) [112]  (0 ns)
	'select' operation ('select_ln333', divergent.cpp:115) [113]  (4.61 ns)
	'select' operation ('select_ln343', divergent.cpp:115) [117]  (0 ns)
	'select' operation ('select_ln326', divergent.cpp:115) [118]  (3.15 ns)

 <State 19>: 5.66ns
The critical path consists of the following:
	'select' operation ('select_ln336_7', divergent.cpp:115) [107]  (0 ns)
	'select' operation ('select_ln333_1', divergent.cpp:115) [121]  (1.25 ns)
	'select' operation ('select_ln330', divergent.cpp:115) [124]  (1.25 ns)
	'sub' operation ('sub_ln461', divergent.cpp:115) [125]  (1.92 ns)
	'select' operation ('select_ln351', divergent.cpp:115) [126]  (1.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Sxf_V_addr', divergent.cpp:115) [70]  (0 ns)
	'store' operation ('store_ln115', divergent.cpp:115) of variable 'select_ln351', divergent.cpp:115 on array 'Sxf.V', divergent.cpp:75 [127]  (3.25 ns)

 <State 21>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y76_0', divergent.cpp:129) with incoming values : ('select_ln129_1', divergent.cpp:129) [188]  (0 ns)
	'add' operation ('y', divergent.cpp:124) [194]  (1.92 ns)
	'select' operation ('select_ln129_1', divergent.cpp:129) [199]  (1.25 ns)
	'add' operation ('add_ln544', divergent.cpp:129) [206]  (1.94 ns)
	'getelementptr' operation ('fx_V_addr_1', divergent.cpp:129) [215]  (0 ns)
	'load' operation ('fx_V_load_1', divergent.cpp:129) on array 'fx.V', divergent.cpp:65 [222]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'load' operation ('fx_V_load_1', divergent.cpp:129) on array 'fx.V', divergent.cpp:65 [222]  (3.25 ns)

 <State 23>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', divergent.cpp:129) [224]  (6.28 ns)

 <State 24>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', divergent.cpp:129) [224]  (6.28 ns)

 <State 25>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', divergent.cpp:129) [224]  (6.28 ns)

 <State 26>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', divergent.cpp:129) [224]  (6.28 ns)

 <State 27>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', divergent.cpp:129) [224]  (6.28 ns)

 <State 28>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', divergent.cpp:129) [224]  (6.28 ns)

 <State 29>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:129) [225]  (7.79 ns)

 <State 30>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:129) [225]  (7.79 ns)

 <State 31>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:129) [225]  (7.79 ns)

 <State 32>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:129) [225]  (7.79 ns)

 <State 33>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:129) [225]  (7.79 ns)

 <State 34>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:129) [225]  (7.79 ns)

 <State 35>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', divergent.cpp:129) [229]  (8.23 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', divergent.cpp:129) [229]  (8.23 ns)

 <State 37>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', divergent.cpp:129) [229]  (8.23 ns)

 <State 38>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', divergent.cpp:129) [229]  (8.23 ns)

 <State 39>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', divergent.cpp:129) [229]  (8.23 ns)

 <State 40>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('val', divergent.cpp:133) [433]  (8.23 ns)

 <State 41>: 8.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln330_2', divergent.cpp:129) [255]  (0 ns)
	'and' operation ('and_ln332_2', divergent.cpp:129) [256]  (0.978 ns)
	'and' operation ('and_ln333_4', divergent.cpp:129) [257]  (0 ns)
	'select' operation ('select_ln333_4', divergent.cpp:129) [258]  (4.61 ns)
	'select' operation ('select_ln343_2', divergent.cpp:129) [262]  (0 ns)
	'select' operation ('select_ln326_2', divergent.cpp:129) [263]  (3.15 ns)

 <State 42>: 8.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln330_6', divergent.cpp:133) [459]  (0 ns)
	'and' operation ('and_ln332_6', divergent.cpp:133) [460]  (0.978 ns)
	'and' operation ('and_ln333_12', divergent.cpp:133) [461]  (0 ns)
	'select' operation ('select_ln333_12', divergent.cpp:133) [462]  (4.61 ns)
	'select' operation ('select_ln343_6', divergent.cpp:133) [466]  (0 ns)
	'select' operation ('select_ln326_6', divergent.cpp:133) [467]  (3.15 ns)

 <State 43>: 7.67ns
The critical path consists of the following:
	'xor' operation ('xor_ln326_5', divergent.cpp:132) [420]  (0 ns)
	'and' operation ('and_ln330_5', divergent.cpp:132) [421]  (0 ns)
	'select' operation ('select_ln330_5', divergent.cpp:132) [422]  (1.25 ns)
	'sub' operation ('sub_ln461_8', divergent.cpp:132) [423]  (1.92 ns)
	'select' operation ('select_ln351_8', divergent.cpp:132) [424]  (1.25 ns)
	'store' operation ('store_ln132', divergent.cpp:132) of variable 'select_ln351_8', divergent.cpp:132 on array 'g4_V' [425]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln133', divergent.cpp:133) of variable 'select_ln351_9', divergent.cpp:133 on array 'g5_V' [476]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln145', divergent.cpp:145) of constant 1 on array 'g5_V' [611]  (3.25 ns)

 <State 46>: 2ns
The critical path consists of the following:
	'call' operation ('call_ln159', divergent.cpp:159) to 'my_filter_fx6' [638]  (2 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 2.03ns
The critical path consists of the following:
	'call' operation ('call_ln154', divergent.cpp:154) to 'my_filter_fy5' [633]  (2.03 ns)

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 2.03ns
The critical path consists of the following:
	'call' operation ('call_ln158', divergent.cpp:158) to 'my_filter_fy5' [637]  (2.03 ns)

 <State 51>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y') with incoming values : ('y', divergent.cpp:167) [642]  (1.77 ns)

 <State 52>: 2.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln167', divergent.cpp:167) [643]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 53>: 5.2ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', divergent.cpp:169) [654]  (0 ns)
	'add' operation ('add_ln215_1', divergent.cpp:172) [662]  (1.94 ns)
	'getelementptr' operation ('adjChImg_V_addr_1', divergent.cpp:172) [664]  (0 ns)
	'load' operation ('adjChImg_V_load_1', divergent.cpp:172) on array 'adjChImg_V' [669]  (3.25 ns)

 <State 54>: 7.42ns
The critical path consists of the following:
	'load' operation ('adjChImg_V_load_1', divergent.cpp:172) on array 'adjChImg_V' [669]  (3.25 ns)
	'mul' operation ('mul_ln68', divergent.cpp:172) [671]  (4.17 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('temp_cross6_V_addr', divergent.cpp:172) [667]  (0 ns)
	'store' operation ('store_ln172', divergent.cpp:172) of variable 'mul_ln68', divergent.cpp:172 on array 'temp_cross6.V', divergent.cpp:163 [672]  (3.25 ns)

 <State 56>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y') with incoming values : ('y', divergent.cpp:180) [685]  (1.77 ns)

 <State 57>: 2.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln180', divergent.cpp:180) [686]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 58>: 5.2ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', divergent.cpp:182) [697]  (0 ns)
	'add' operation ('add_ln215_2', divergent.cpp:184) [705]  (1.94 ns)
	'getelementptr' operation ('adj_fx_addr_1', divergent.cpp:184) [709]  (0 ns)
	'load' operation ('adj_fx_load_1', divergent.cpp:184) on array 'adj_fx' [715]  (3.25 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('cross_X_addr', divergent.cpp:184) [713]  (0 ns)
	'load' operation ('cross_X_load', divergent.cpp:184) on array 'cross_X' [720]  (3.25 ns)

 <State 60>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[722] ('ret.V', divergent.cpp:184) [719]  (3.36 ns)
	'sub' operation of DSP[722] ('ret.V', divergent.cpp:184) [722]  (3.02 ns)

 <State 61>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:184) [724]  (6.28 ns)

 <State 62>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:184) [724]  (6.28 ns)

 <State 63>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:184) [724]  (6.28 ns)

 <State 64>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:184) [724]  (6.28 ns)

 <State 65>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:184) [724]  (6.28 ns)

 <State 66>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('val', divergent.cpp:184) [724]  (6.28 ns)

 <State 67>: 3.76ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln326_2', divergent.cpp:184) [733]  (2.79 ns)
	'or' operation ('or_ln330_9', divergent.cpp:184) [749]  (0.978 ns)

 <State 68>: 8.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln330_9', divergent.cpp:184) [750]  (0 ns)
	'and' operation ('and_ln332_9', divergent.cpp:184) [751]  (0.978 ns)
	'and' operation ('and_ln333_18', divergent.cpp:184) [752]  (0 ns)
	'select' operation ('select_ln333_18', divergent.cpp:184) [753]  (4.61 ns)
	'select' operation ('select_ln343_9', divergent.cpp:184) [757]  (0 ns)
	'select' operation ('select_ln326_9', divergent.cpp:184) [758]  (3.15 ns)

 <State 69>: 5.66ns
The critical path consists of the following:
	'select' operation ('select_ln336_10', divergent.cpp:184) [747]  (0 ns)
	'select' operation ('select_ln333_19', divergent.cpp:184) [761]  (1.25 ns)
	'select' operation ('select_ln330_9', divergent.cpp:184) [764]  (1.25 ns)
	'sub' operation ('sub_ln461_2', divergent.cpp:184) [765]  (1.92 ns)
	'select' operation ('select_ln351_3', divergent.cpp:184) [766]  (1.25 ns)

 <State 70>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('Sxtf_V_addr_1', divergent.cpp:184) [711]  (0 ns)
	'store' operation ('store_ln184', divergent.cpp:184) of variable 'select_ln351_3', divergent.cpp:184 on array 'Sxtf.V', divergent.cpp:96 [767]  (3.25 ns)

 <State 71>: 8.36ns
The critical path consists of the following:
	'phi' operation ('y99_0', divergent.cpp:194) with incoming values : ('select_ln194_1', divergent.cpp:194) [829]  (0 ns)
	'add' operation ('y', divergent.cpp:189) [835]  (1.92 ns)
	'select' operation ('select_ln194_1', divergent.cpp:194) [840]  (1.25 ns)
	'add' operation ('add_ln544_1', divergent.cpp:194) [847]  (1.94 ns)
	'getelementptr' operation ('gx_addr', divergent.cpp:194) [850]  (0 ns)
	'load' operation ('gx_load', divergent.cpp:194) on array 'gx' [857]  (3.25 ns)

 <State 72>: 6.99ns
The critical path consists of the following:
	'load' operation ('gx_load', divergent.cpp:194) on array 'gx' [857]  (3.25 ns)
	'add' operation ('ret.V', divergent.cpp:194) [861]  (1.92 ns)
	'add' operation ('ret.V', divergent.cpp:194) [869]  (1.82 ns)

 <State 73>: 7.01ns
The critical path consists of the following:
	'load' operation ('gxy_load', divergent.cpp:194) on array 'gxy' [871]  (3.25 ns)
	'add' operation ('add_ln1353_2', divergent.cpp:194) [877]  (0 ns)
	'add' operation ('ret.V', divergent.cpp:194) [880]  (3.76 ns)

 <State 74>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_5', divergent.cpp:194) [882]  (6.28 ns)

 <State 75>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_5', divergent.cpp:194) [882]  (6.28 ns)

 <State 76>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_5', divergent.cpp:194) [882]  (6.28 ns)

 <State 77>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_5', divergent.cpp:194) [882]  (6.28 ns)

 <State 78>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_5', divergent.cpp:194) [882]  (6.28 ns)

 <State 79>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_5', divergent.cpp:194) [882]  (6.28 ns)

 <State 80>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:194) [883]  (7.79 ns)

 <State 81>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:194) [883]  (7.79 ns)

 <State 82>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:194) [883]  (7.79 ns)

 <State 83>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:194) [883]  (7.79 ns)

 <State 84>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:194) [883]  (7.79 ns)

 <State 85>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('i_op', divergent.cpp:194) [883]  (7.79 ns)

 <State 86>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('val', divergent.cpp:194) [887]  (8.23 ns)

 <State 87>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('val', divergent.cpp:194) [887]  (8.23 ns)

 <State 88>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('val', divergent.cpp:194) [887]  (8.23 ns)

 <State 89>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('val', divergent.cpp:194) [887]  (8.23 ns)

 <State 90>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('val', divergent.cpp:194) [887]  (8.23 ns)

 <State 91>: 3.76ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln326_4', divergent.cpp:194) [896]  (2.79 ns)
	'or' operation ('or_ln330_11', divergent.cpp:194) [912]  (0.978 ns)

 <State 92>: 8.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln330_11', divergent.cpp:194) [913]  (0 ns)
	'and' operation ('and_ln332_11', divergent.cpp:194) [914]  (0.978 ns)
	'and' operation ('and_ln333_22', divergent.cpp:194) [915]  (0 ns)
	'select' operation ('select_ln333_22', divergent.cpp:194) [916]  (4.61 ns)
	'select' operation ('select_ln343_11', divergent.cpp:194) [920]  (0 ns)
	'select' operation ('select_ln326_11', divergent.cpp:194) [921]  (3.15 ns)

 <State 93>: 5.66ns
The critical path consists of the following:
	'select' operation ('select_ln336_9', divergent.cpp:194) [910]  (0 ns)
	'select' operation ('select_ln333_23', divergent.cpp:194) [924]  (1.25 ns)
	'select' operation ('select_ln330_11', divergent.cpp:194) [927]  (1.25 ns)
	'sub' operation ('sub_ln461_4', divergent.cpp:194) [928]  (1.92 ns)
	'select' operation ('select_ln351_5', divergent.cpp:194) [929]  (1.25 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln194', divergent.cpp:194) of variable 'select_ln351_5', divergent.cpp:194 on array 'f_V' [930]  (3.25 ns)

 <State 95>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
