[01/16 18:56:32      0s] 
[01/16 18:56:32      0s] Cadence Innovus(TM) Implementation System.
[01/16 18:56:32      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/16 18:56:32      0s] 
[01/16 18:56:32      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[01/16 18:56:32      0s] Options:	
[01/16 18:56:32      0s] Date:		Thu Jan 16 18:56:32 2025
[01/16 18:56:32      0s] Host:		vlsicadclient07 (x86_64 w/Linux 3.10.0-957.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
[01/16 18:56:32      0s] OS:		Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
[01/16 18:56:32      0s] 
[01/16 18:56:32      0s] License:
[01/16 18:56:32      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[01/16 18:56:32      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/16 18:56:46      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[01/16 18:56:48      9s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[01/16 18:56:48      9s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[01/16 18:56:48      9s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[01/16 18:56:48      9s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[01/16 18:56:48      9s] @(#)CDS: CPE v21.10-p004
[01/16 18:56:48      9s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/16 18:56:48      9s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[01/16 18:56:48      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/16 18:56:48      9s] @(#)CDS: RCDB 11.15.0
[01/16 18:56:48      9s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[01/16 18:56:48      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_13343_vlsicadclient07_vlsiuser21_wh2kgd.

[01/16 18:56:48      9s] Change the soft stacksize limit to 0.2%RAM (71 mbytes). Set global soft_stack_size_limit to change the value.
[01/16 18:56:50     11s] 
[01/16 18:56:50     11s] **INFO:  MMMC transition support version v31-84 
[01/16 18:56:50     11s] 
[01/16 18:56:50     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/16 18:56:50     11s] <CMD> suppressMessage ENCEXT-2799
[01/16 18:56:50     11s] <CMD> getVersion
[01/16 18:56:50     11s] [INFO] Loading PVS 21.12 fill procedures
[01/16 18:56:50     11s] <CMD> win
[01/16 19:00:38     13s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsiuser21/cds.lib - Unable to open library umc110ae at path /home/vlsiuser21/umc110ae: Invalid Lib Path..
[01/16 21:59:12   2718s] <CMD> set init_gnd_net VSS
[01/16 21:59:12   2718s] <CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[01/16 21:59:12   2718s] <CMD> set init_verilog ../synthesis/reports/hdl_synthesis.v
[01/16 21:59:12   2718s] <CMD> set init_mmmc_file counter.view
[01/16 21:59:12   2718s] <CMD> set init_pwr_net VDD
[01/16 21:59:12   2718s] <CMD> init_design
[01/16 21:59:13   2718s] #% Begin Load MMMC data ... (date=01/16 21:59:13, mem=701.3M)
[01/16 21:59:13   2718s] #% End Load MMMC data ... (date=01/16 21:59:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=701.5M, current mem=701.5M)
[01/16 21:59:13   2718s] 
[01/16 21:59:13   2718s] Loading LEF file ../lef/gsclib045_tech.lef ...
[01/16 21:59:13   2718s] 
[01/16 21:59:13   2718s] Loading LEF file ../lef/gsclib045_macro.lef ...
[01/16 21:59:13   2718s] Set DBUPerIGU to M2 pitch 400.
[01/16 21:59:13   2719s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/16 21:59:13   2719s] Type 'man IMPLF-200' for more detail.
[01/16 21:59:13   2719s] 
[01/16 21:59:13   2719s] viaInitial starts at Thu Jan 16 21:59:13 2025
viaInitial ends at Thu Jan 16 21:59:13 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[01/16 21:59:13   2719s] Loading view definition file from counter.view
[01/16 21:59:13   2719s] Reading max_timing timing library '/home/vlsiuser21/Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
[01/16 21:59:13   2719s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser21/Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
[01/16 21:59:13   2719s] Read 480 cells in library 'slow_vdd1v0' 
[01/16 21:59:13   2719s] Reading min_timing timing library '/home/vlsiuser21/Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
[01/16 21:59:13   2719s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser21/Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
[01/16 21:59:13   2719s] Read 480 cells in library 'fast_vdd1v0' 
[01/16 21:59:13   2719s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:00.0, peak res=773.9M, current mem=719.6M)
[01/16 21:59:13   2719s] *** End library_loading (cpu=0.01min, real=0.00min, mem=16.9M, fe_cpu=45.33min, fe_real=182.68min, fe_mem=829.5M) ***
[01/16 21:59:13   2719s] #% Begin Load netlist data ... (date=01/16 21:59:13, mem=719.6M)
[01/16 21:59:13   2719s] *** Begin netlist parsing (mem=829.5M) ***
[01/16 21:59:13   2719s] Created 480 new cells from 2 timing libraries.
[01/16 21:59:13   2719s] Reading netlist ...
[01/16 21:59:13   2719s] Backslashed names will retain backslash and a trailing blank character.
[01/16 21:59:13   2719s] Reading verilog netlist '../synthesis/reports/hdl_synthesis.v'
[01/16 21:59:13   2719s] 
[01/16 21:59:13   2719s] *** Memory Usage v#1 (Current mem = 829.496M, initial mem = 316.848M) ***
[01/16 21:59:13   2719s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=829.5M) ***
[01/16 21:59:13   2719s] #% End Load netlist data ... (date=01/16 21:59:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=729.4M, current mem=729.4M)
[01/16 21:59:13   2719s] Top level cell is counter.
[01/16 21:59:14   2719s] Hooked 960 DB cells to tlib cells.
[01/16 21:59:14   2719s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:01.0, peak res=745.1M, current mem=745.1M)
[01/16 21:59:14   2719s] Starting recursive module instantiation check.
[01/16 21:59:14   2719s] No recursion found.
[01/16 21:59:14   2719s] Building hierarchical netlist for Cell counter ...
[01/16 21:59:14   2719s] *** Netlist is unique.
[01/16 21:59:14   2719s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[01/16 21:59:14   2719s] ** info: there are 1055 modules.
[01/16 21:59:14   2719s] ** info: there are 21 stdCell insts.
[01/16 21:59:14   2719s] 
[01/16 21:59:14   2719s] *** Memory Usage v#1 (Current mem = 883.922M, initial mem = 316.848M) ***
[01/16 21:59:14   2719s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 21:59:14   2719s] Type 'man IMPFP-3961' for more detail.
[01/16 21:59:14   2719s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 21:59:14   2719s] Type 'man IMPFP-3961' for more detail.
[01/16 21:59:14   2719s] Set Default Net Delay as 1000 ps.
[01/16 21:59:14   2719s] Set Default Net Load as 0.5 pF. 
[01/16 21:59:14   2719s] Set Default Input Pin Transition as 0.1 ps.
[01/16 21:59:14   2720s] Extraction setup Started 
[01/16 21:59:14   2720s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[01/16 21:59:14   2720s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[01/16 21:59:14   2720s] Type 'man IMPEXT-6202' for more detail.
[01/16 21:59:14   2720s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[01/16 21:59:14   2720s] Cap table was created using Encounter 10.10-b056_1.
[01/16 21:59:14   2720s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[01/16 21:59:14   2720s] Set Shrink Factor to 0.90000
[01/16 21:59:14   2720s] Importing multi-corner RC tables ... 
[01/16 21:59:14   2720s] Summary of Active RC-Corners : 
[01/16 21:59:14   2720s]  
[01/16 21:59:14   2720s]  Analysis View: wc
[01/16 21:59:14   2720s]     RC-Corner Name        : rccorners
[01/16 21:59:14   2720s]     RC-Corner Index       : 0
[01/16 21:59:14   2720s]     RC-Corner Temperature : 25 Celsius
[01/16 21:59:14   2720s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/16 21:59:14   2720s]     RC-Corner PreRoute Res Factor         : 1
[01/16 21:59:14   2720s]     RC-Corner PreRoute Cap Factor         : 1
[01/16 21:59:14   2720s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/16 21:59:14   2720s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/16 21:59:14   2720s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/16 21:59:14   2720s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/16 21:59:14   2720s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/16 21:59:14   2720s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/16 21:59:14   2720s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/16 21:59:14   2720s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[01/16 21:59:14   2720s]  
[01/16 21:59:14   2720s]  Analysis View: bc
[01/16 21:59:14   2720s]     RC-Corner Name        : rccorners
[01/16 21:59:14   2720s]     RC-Corner Index       : 0
[01/16 21:59:14   2720s]     RC-Corner Temperature : 25 Celsius
[01/16 21:59:14   2720s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[01/16 21:59:14   2720s]     RC-Corner PreRoute Res Factor         : 1
[01/16 21:59:14   2720s]     RC-Corner PreRoute Cap Factor         : 1
[01/16 21:59:14   2720s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[01/16 21:59:14   2720s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[01/16 21:59:14   2720s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[01/16 21:59:14   2720s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[01/16 21:59:14   2720s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[01/16 21:59:14   2720s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[01/16 21:59:14   2720s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[01/16 21:59:14   2720s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[01/16 21:59:14   2720s] LayerId::1 widthSet size::4
[01/16 21:59:14   2720s] LayerId::2 widthSet size::4
[01/16 21:59:14   2720s] LayerId::3 widthSet size::4
[01/16 21:59:14   2720s] LayerId::4 widthSet size::4
[01/16 21:59:14   2720s] LayerId::5 widthSet size::4
[01/16 21:59:14   2720s] LayerId::6 widthSet size::4
[01/16 21:59:14   2720s] LayerId::7 widthSet size::5
[01/16 21:59:14   2720s] LayerId::8 widthSet size::5
[01/16 21:59:14   2720s] LayerId::9 widthSet size::5
[01/16 21:59:14   2720s] LayerId::10 widthSet size::4
[01/16 21:59:14   2720s] LayerId::11 widthSet size::3
[01/16 21:59:14   2720s] Updating RC grid for preRoute extraction ...
[01/16 21:59:14   2720s] eee: pegSigSF::1.070000
[01/16 21:59:14   2720s] Initializing multi-corner capacitance tables ... 
[01/16 21:59:14   2720s] Initializing multi-corner resistance tables ...
[01/16 21:59:14   2720s] Creating RPSQ from WeeR and WRes ...
[01/16 21:59:14   2720s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 21:59:14   2720s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 21:59:14   2720s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 21:59:14   2720s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[01/16 21:59:14   2720s] *Info: initialize multi-corner CTS.
[01/16 21:59:14   2720s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=999.9M, current mem=772.8M)
[01/16 21:59:14   2720s] Reading timing constraints file 'counter_sdc.sdc' ...
[01/16 21:59:14   2720s] Current (total cpu=0:45:20, real=3:02:42, peak res=1017.9M, current mem=1017.9M)
[01/16 21:59:14   2720s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counter_sdc.sdc, Line 9).
[01/16 21:59:14   2720s] 
[01/16 21:59:14   2720s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counter_sdc.sdc, Line 10).
[01/16 21:59:14   2720s] 
[01/16 21:59:14   2720s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SE' (File counter_sdc.sdc, Line 28).
[01/16 21:59:14   2720s] 
[01/16 21:59:14   2720s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SE' (File counter_sdc.sdc, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '' (File counter_sdc.sdc, Line 28).

INFO (CTE): Reading of timing constraints file counter_sdc.sdc completed, with 3 Warnings and 2 Errors.
[01/16 21:59:14   2720s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1037.4M, current mem=1037.4M)
[01/16 21:59:14   2720s] Current (total cpu=0:45:20, real=3:02:42, peak res=1037.4M, current mem=1037.4M)
[01/16 21:59:14   2720s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/16 21:59:14   2720s] 
[01/16 21:59:14   2720s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/16 21:59:14   2720s] Summary for sequential cells identification: 
[01/16 21:59:14   2720s]   Identified SBFF number: 104
[01/16 21:59:14   2720s]   Identified MBFF number: 0
[01/16 21:59:14   2720s]   Identified SB Latch number: 0
[01/16 21:59:14   2720s]   Identified MB Latch number: 0
[01/16 21:59:14   2720s]   Not identified SBFF number: 16
[01/16 21:59:14   2720s]   Not identified MBFF number: 0
[01/16 21:59:14   2720s]   Not identified SB Latch number: 0
[01/16 21:59:14   2720s]   Not identified MB Latch number: 0
[01/16 21:59:14   2720s]   Number of sequential cells which are not FFs: 32
[01/16 21:59:14   2720s] Total number of combinational cells: 318
[01/16 21:59:14   2720s] Total number of sequential cells: 152
[01/16 21:59:14   2720s] Total number of tristate cells: 10
[01/16 21:59:14   2720s] Total number of level shifter cells: 0
[01/16 21:59:14   2720s] Total number of power gating cells: 0
[01/16 21:59:14   2720s] Total number of isolation cells: 0
[01/16 21:59:14   2720s] Total number of power switch cells: 0
[01/16 21:59:14   2720s] Total number of pulse generator cells: 0
[01/16 21:59:14   2720s] Total number of always on buffers: 0
[01/16 21:59:14   2720s] Total number of retention cells: 0
[01/16 21:59:14   2720s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[01/16 21:59:14   2720s] Total number of usable buffers: 16
[01/16 21:59:14   2720s] List of unusable buffers:
[01/16 21:59:14   2720s] Total number of unusable buffers: 0
[01/16 21:59:14   2720s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[01/16 21:59:14   2720s] Total number of usable inverters: 19
[01/16 21:59:14   2720s] List of unusable inverters:
[01/16 21:59:14   2720s] Total number of unusable inverters: 0
[01/16 21:59:14   2720s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[01/16 21:59:14   2720s] Total number of identified usable delay cells: 8
[01/16 21:59:14   2720s] List of identified unusable delay cells:
[01/16 21:59:14   2720s] Total number of identified unusable delay cells: 0
[01/16 21:59:14   2720s] 
[01/16 21:59:14   2720s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/16 21:59:14   2720s] 
[01/16 21:59:14   2720s] TimeStamp Deleting Cell Server Begin ...
[01/16 21:59:14   2720s] 
[01/16 21:59:14   2720s] TimeStamp Deleting Cell Server End ...
[01/16 21:59:14   2720s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.5M, current mem=1059.5M)
[01/16 21:59:14   2720s] 
[01/16 21:59:14   2720s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/16 21:59:14   2720s] Summary for sequential cells identification: 
[01/16 21:59:14   2720s]   Identified SBFF number: 104
[01/16 21:59:14   2720s]   Identified MBFF number: 0
[01/16 21:59:14   2720s]   Identified SB Latch number: 0
[01/16 21:59:14   2720s]   Identified MB Latch number: 0
[01/16 21:59:14   2720s]   Not identified SBFF number: 16
[01/16 21:59:14   2720s]   Not identified MBFF number: 0
[01/16 21:59:14   2720s]   Not identified SB Latch number: 0
[01/16 21:59:14   2720s]   Not identified MB Latch number: 0
[01/16 21:59:14   2720s]   Number of sequential cells which are not FFs: 32
[01/16 21:59:14   2720s]  Visiting view : wc
[01/16 21:59:14   2720s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[01/16 21:59:14   2720s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/16 21:59:14   2720s]  Visiting view : bc
[01/16 21:59:14   2720s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[01/16 21:59:14   2720s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/16 21:59:14   2720s] TLC MultiMap info (StdDelay):
[01/16 21:59:14   2720s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/16 21:59:14   2720s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[01/16 21:59:14   2720s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/16 21:59:14   2720s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[01/16 21:59:14   2720s]  Setting StdDelay to: 36.8ps
[01/16 21:59:14   2720s] 
[01/16 21:59:14   2720s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/16 21:59:14   2720s] 
[01/16 21:59:14   2720s] *** Summary of all messages that are not suppressed in this session:
[01/16 21:59:14   2720s] Severity  ID               Count  Summary                                  
[01/16 21:59:14   2720s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/16 21:59:14   2720s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[01/16 21:59:14   2720s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[01/16 21:59:14   2720s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[01/16 21:59:14   2720s] ERROR     TCLCMD-917           2  Cannot find '%s' that match '%s'         
[01/16 21:59:14   2720s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/16 21:59:14   2720s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/16 21:59:14   2720s] *** Message Summary: 9 warning(s), 2 error(s)
[01/16 21:59:14   2720s] 
[01/16 22:00:21   2738s] <CMD> gui_select -rect {3.18700 9.86050 12.63500 -1.39750}
[01/16 22:00:24   2739s] <CMD> gui_select -rect {8.35900 -0.43200 14.39350 -0.39750}
[01/16 22:00:26   2740s] <CMD> gui_select -rect {4.04900 4.89550 6.08350 4.70600}
[01/16 22:00:35   2744s] <CMD> uiSetTool move
[01/16 22:00:45   2748s] <CMD> selectObject IO_Pin clk
[01/16 22:00:45   2748s] Press the <F3> key to bring up the form.
[01/16 22:01:18   2759s] <CMD> uiSetTool select
[01/16 22:01:20   2760s] <CMD> gui_select -rect {1.70400 9.91250 9.18650 -0.84550}
[01/16 22:01:20   2760s] <CMD> deselectAll
[01/16 22:01:22   2761s] <CMD> zoomBox 0.14400 -1.29250 24.51450 10.46050
[01/16 22:01:23   2761s] <CMD> zoomBox 1.31700 -0.67200 18.92500 7.81950
[01/16 22:01:23   2761s] <CMD> zoomBox -0.57250 -1.66100 28.09950 12.16650
[01/16 22:01:23   2761s] <CMD> zoomBox -1.43750 -2.11150 32.29550 14.15650
[01/16 22:01:23   2761s] <CMD> zoomBox -3.64250 -3.26500 43.04700 19.25150
[01/16 22:01:24   2761s] <CMD> zoomBox -5.04500 -3.99800 49.88400 22.49200
[01/16 22:01:29   2764s] <CMD> gui_select -rect {-3.29450 8.85050 16.22650 -1.19050}
[01/16 22:01:31   2765s] <CMD> gui_select -rect {1.42900 2.50900 4.30250 3.26850}
[01/16 22:01:31   2765s] <CMD> deselectAll
[01/16 22:01:33   2766s] <CMD> gui_select -rect {-3.26150 13.47500 16.25950 -2.90800}
[01/16 22:01:37   2767s] <CMD> gui_select -rect {1.82550 -2.18150 3.34450 -1.81800}
[01/16 22:01:37   2767s] <CMD> deselectAll
[01/16 22:01:39   2768s] <CMD> gui_select -rect {-3.09600 10.53500 17.94400 -2.61100}
[01/16 22:01:40   2769s] <CMD> panPage 1 0
[01/16 22:01:41   2769s] <CMD> panPage -1 0
[01/16 22:01:42   2769s] <CMD> panPage -1 0
[01/16 22:01:43   2769s] <CMD> panPage 0 1
[01/16 22:01:43   2769s] <CMD> panPage 0 -1
[01/16 22:01:44   2769s] <CMD> panPage 0 -1
[01/16 22:01:46   2770s] <CMD> deselectAll
[01/16 22:01:47   2770s] <CMD> zoomBox -17.60450 -9.60150 29.08500 12.91500
[01/16 22:01:48   2771s] <CMD> zoomBox -14.22700 -7.60950 25.45900 11.52950
[01/16 22:01:58   2773s] <CMD> zoomBox -11.17350 -6.09150 22.55950 10.17650
[01/16 22:08:10   2872s] <CMD> getIoFlowFlag
[01/16 22:11:12   2921s] <CMD> setIoFlowFlag 0
[01/16 22:11:12   2921s] <CMD> floorPlan -site CoreSite -r 0.705736690054 0.699959 5.0 5.0 5.0 5.0
[01/16 22:11:12   2921s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 22:11:12   2921s] Type 'man IMPFP-3961' for more detail.
[01/16 22:11:12   2921s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 22:11:12   2921s] Type 'man IMPFP-3961' for more detail.
[01/16 22:11:12   2921s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/16 22:11:12   2921s] <CMD> uiSetTool select
[01/16 22:11:12   2921s] <CMD> getIoFlowFlag
[01/16 22:11:12   2921s] <CMD> fit
[01/16 22:11:14   2922s] <CMD> setIoFlowFlag 0
[01/16 22:11:14   2922s] <CMD> floorPlan -site CoreSite -r 0.45 0.697368 5.0 5.13 5.0 5.13
[01/16 22:11:14   2922s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 22:11:14   2922s] Type 'man IMPFP-3961' for more detail.
[01/16 22:11:14   2922s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 22:11:14   2922s] Type 'man IMPFP-3961' for more detail.
[01/16 22:11:14   2922s] <CMD> uiSetTool select
[01/16 22:11:14   2922s] <CMD> getIoFlowFlag
[01/16 22:11:14   2922s] <CMD> fit
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingOffset 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingThreshold 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingLayers {}
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingOffset 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingThreshold 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingLayers {}
[01/16 22:12:20   2940s] <CMD> set sprCreateIeStripeWidth 10.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeStripeWidth 10.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingOffset 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingThreshold 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/16 22:12:20   2940s] <CMD> set sprCreateIeRingLayers {}
[01/16 22:12:21   2940s] <CMD> set sprCreateIeStripeWidth 10.0
[01/16 22:12:21   2940s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/16 22:19:25   3053s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/16 22:19:25   3053s] The ring targets are set to core/block ring wires.
[01/16 22:19:25   3053s] addRing command will consider rows while creating rings.
[01/16 22:19:25   3053s] addRing command will disallow rings to go over rows.
[01/16 22:19:25   3053s] addRing command will ignore shorts while creating rings.
[01/16 22:19:25   3053s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal10 bottom Metal10 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 5 bottom 5 left 5 right 5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/16 22:19:25   3053s] 
[01/16 22:19:25   3053s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1350.7M)
[01/16 22:19:25   3053s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/16 22:19:25   3053s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/16 22:19:25   3053s] Type 'man IMPPP-4051' for more detail.
[01/16 22:19:30   3054s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/16 22:19:30   3054s] The ring targets are set to core/block ring wires.
[01/16 22:19:30   3054s] addRing command will consider rows while creating rings.
[01/16 22:19:30   3054s] addRing command will disallow rings to go over rows.
[01/16 22:19:30   3054s] addRing command will ignore shorts while creating rings.
[01/16 22:19:30   3054s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal10 bottom Metal10 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 5 bottom 5 left 5 right 5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/16 22:19:30   3054s] 
[01/16 22:19:30   3054s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1350.7M)
[01/16 22:19:30   3054s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[01/16 22:19:30   3054s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[01/16 22:19:30   3054s] Type 'man IMPPP-4051' for more detail.
[01/16 22:21:34   3089s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/16 22:21:34   3089s] The ring targets are set to core/block ring wires.
[01/16 22:21:34   3089s] addRing command will consider rows while creating rings.
[01/16 22:21:34   3089s] addRing command will disallow rings to go over rows.
[01/16 22:21:34   3089s] addRing command will ignore shorts while creating rings.
[01/16 22:21:34   3089s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/16 22:21:34   3089s] 
[01/16 22:21:34   3089s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.7M)
[01/16 22:21:34   3089s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:21:34   3089s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:21:34   3089s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:21:34   3089s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:21:34   3089s] Ring generation is complete.
[01/16 22:21:34   3089s] vias are now being generated.
[01/16 22:21:34   3089s] addRing created 8 wires.
[01/16 22:21:34   3089s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/16 22:21:34   3089s] +--------+----------------+----------------+
[01/16 22:21:34   3089s] |  Layer |     Created    |     Deleted    |
[01/16 22:21:34   3089s] +--------+----------------+----------------+
[01/16 22:21:34   3089s] | Metal10|        4       |       NA       |
[01/16 22:21:34   3089s] |  Via10 |        8       |        0       |
[01/16 22:21:34   3089s] | Metal11|        4       |       NA       |
[01/16 22:21:34   3089s] +--------+----------------+----------------+
[01/16 22:22:40   3106s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/16 22:22:40   3106s] The ring targets are set to core/block ring wires.
[01/16 22:22:40   3106s] addRing command will consider rows while creating rings.
[01/16 22:22:40   3106s] addRing command will disallow rings to go over rows.
[01/16 22:22:40   3106s] addRing command will ignore shorts while creating rings.
[01/16 22:22:40   3106s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/16 22:22:40   3106s] 
[01/16 22:22:40   3106s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.7M)
[01/16 22:22:40   3106s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:22:40   3106s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:22:40   3106s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:22:40   3106s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:22:40   3106s] Ring generation is complete.
[01/16 22:22:43   3107s] <CMD> getIoFlowFlag
[01/16 22:23:17   3117s] <CMD> setIoFlowFlag 0
[01/16 22:23:17   3117s] <CMD> floorPlan -site CoreSite -r 0.45 0.697368 4.0 4.0 4.0 4.0
[01/16 22:23:17   3117s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 22:23:17   3117s] Type 'man IMPFP-3961' for more detail.
[01/16 22:23:17   3117s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 22:23:17   3117s] Type 'man IMPFP-3961' for more detail.
[01/16 22:23:17   3117s] <CMD> uiSetTool select
[01/16 22:23:17   3117s] <CMD> getIoFlowFlag
[01/16 22:23:17   3117s] <CMD> fit
[01/16 22:23:53   3126s] <CMD> zoomBox -1.89800 0.43750 27.57150 14.64950
[01/16 22:23:55   3127s] <CMD> setIoFlowFlag 0
[01/16 22:23:55   3127s] <CMD> floorPlan -site CoreSite -r 0.45 0.697368 5.0 5.13 5.0 5.13
[01/16 22:23:55   3127s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 22:23:55   3127s] Type 'man IMPFP-3961' for more detail.
[01/16 22:23:55   3127s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 22:23:55   3127s] Type 'man IMPFP-3961' for more detail.
[01/16 22:23:55   3127s] <CMD> uiSetTool select
[01/16 22:23:55   3127s] <CMD> getIoFlowFlag
[01/16 22:23:55   3127s] <CMD> fit
[01/16 22:24:04   3129s] <CMD> setIoFlowFlag 0
[01/16 22:24:04   3129s] <CMD> floorPlan -site CoreSite -r 0.45 0.697368 5.0 5.13 5.0 5.13
[01/16 22:24:04   3129s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 22:24:04   3129s] Type 'man IMPFP-3961' for more detail.
[01/16 22:24:04   3129s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/16 22:24:04   3129s] Type 'man IMPFP-3961' for more detail.
[01/16 22:24:04   3129s] <CMD> uiSetTool select
[01/16 22:24:04   3129s] <CMD> getIoFlowFlag
[01/16 22:24:04   3129s] <CMD> fit
[01/16 22:25:47   3157s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/16 22:25:47   3157s] The ring targets are set to core/block ring wires.
[01/16 22:25:47   3157s] addRing command will consider rows while creating rings.
[01/16 22:25:47   3157s] addRing command will disallow rings to go over rows.
[01/16 22:25:47   3157s] addRing command will ignore shorts while creating rings.
[01/16 22:25:47   3157s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/16 22:25:47   3157s] 
[01/16 22:25:47   3157s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.7M)
[01/16 22:25:47   3157s] **WARN: (IMPPP-136):	The currently specified top spacing 0.200000  is less than the required spacing 1.250000 for widths specified as 0.800000 and 0.800000.
[01/16 22:25:47   3157s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:25:47   3157s] **WARN: (IMPPP-136):	The currently specified bottom spacing 0.200000  is less than the required spacing 1.250000 for widths specified as 0.800000 and 0.800000.
[01/16 22:25:47   3157s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:25:47   3157s] **WARN: (IMPPP-136):	The currently specified left spacing 0.200000  is less than the required spacing 1.250000 for widths specified as 0.800000 and 0.800000.
[01/16 22:25:47   3157s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:25:47   3157s] **WARN: (IMPPP-136):	The currently specified right spacing 0.200000  is less than the required spacing 1.250000 for widths specified as 0.800000 and 0.800000.
[01/16 22:25:47   3157s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:25:47   3157s] Ring generation is complete.
[01/16 22:25:47   3157s] vias are now being generated.
[01/16 22:25:47   3157s] addRing created 4 wires.
[01/16 22:25:47   3157s] ViaGen created 4 vias, deleted 4 vias to avoid violation.
[01/16 22:25:47   3157s] +--------+----------------+----------------+
[01/16 22:25:47   3157s] |  Layer |     Created    |     Deleted    |
[01/16 22:25:47   3157s] +--------+----------------+----------------+
[01/16 22:25:47   3157s] | Metal10|        2       |       NA       |
[01/16 22:25:47   3157s] |  Via10 |        4       |        4       |
[01/16 22:25:47   3157s] | Metal11|        2       |       NA       |
[01/16 22:25:47   3157s] +--------+----------------+----------------+
[01/16 22:26:22   3167s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/16 22:26:22   3167s] The ring targets are set to core/block ring wires.
[01/16 22:26:22   3167s] addRing command will consider rows while creating rings.
[01/16 22:26:22   3167s] addRing command will disallow rings to go over rows.
[01/16 22:26:22   3167s] addRing command will ignore shorts while creating rings.
[01/16 22:26:22   3167s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/16 22:26:22   3167s] 
[01/16 22:26:22   3167s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.7M)
[01/16 22:26:22   3167s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:26:22   3167s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:26:22   3167s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:26:22   3167s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:26:22   3167s] Ring generation is complete.
[01/16 22:27:32   3188s] <CMD> selectWire 3.8000 12.4700 21.4000 13.1700 11 VDD
[01/16 22:27:47   3193s] <CMD> gui_select -rect {1.86950 14.90600 23.91650 2.42850}
[01/16 22:27:47   3193s] <CMD> deselectAll
[01/16 22:31:05   3245s] <CMD> deselectAll
[01/16 22:34:39   3302s] <CMD> uiSetTool move
[01/16 22:34:41   3303s] <CMD> selectWire 3.8000 12.4700 21.4000 13.1700 11 VDD
[01/16 22:34:41   3303s] <CMD> getExtractRCMode -relative_c_th -quiet
[01/16 22:34:41   3303s] <CMD> getExtractRCMode -coupling_c_th -quiet
[01/16 22:34:41   3303s] <CMD> getExtractRCMode -total_c_th -quiet
[01/16 22:34:41   3303s] <CMD> getDesignMode -pessimisticMode -quiet
[01/16 22:34:41   3303s] <CMD> getExtractRCMode -lefTechFileMap -quiet
[01/16 22:34:41   3303s] <CMD> getExtractRCMode -turboReduce -quiet
[01/16 22:34:41   3303s] <CMD> getExtractRCMode -coupled -quiet
[01/16 22:34:41   3303s] #create default rule from bind_ndr_rule rule=0x7f2120e92ab0 0x7f20ebfcc558
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[01/16 22:34:41   3303s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/16 22:35:19   3315s] <CMD> deleteSelectedFromFPlan
[01/16 22:35:25   3318s] <CMD> selectWire 3.8000 3.9300 21.4000 4.6300 11 VDD
[01/16 22:35:58   3331s] <CMD> deleteSelectedFromFPlan
[01/16 22:36:16   3338s] <CMD> selectWire 21.6000 3.0300 22.3000 14.0700 10 VSS
[01/16 22:36:20   3339s] <CMD> deselectAll
[01/16 22:36:20   3339s] <CMD> selectWire 20.7000 3.9300 21.4000 13.1700 10 VDD
[01/16 22:36:40   3347s] <CMD> deleteSelectedFromFPlan
[01/16 22:36:47   3349s] <CMD> selectWire 3.8000 3.9300 4.5000 13.1700 10 VDD
[01/16 22:36:48   3350s] <CMD> deleteSelectedFromFPlan
[01/16 22:36:51   3350s] <CMD> selectWire 2.9000 3.0300 3.6000 14.0700 10 VSS
[01/16 22:37:02   3355s] <CMD> uiSetTool move
[01/16 22:37:04   3356s] <CMD> uiSetTool select
[01/16 22:37:05   3357s] <CMD> deselectAll
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingOffset 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingThreshold 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingLayers {}
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingOffset 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingThreshold 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingLayers {}
[01/16 22:40:08   3405s] <CMD> set sprCreateIeStripeWidth 10.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeStripeWidth 10.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingOffset 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingThreshold 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeRingLayers {}
[01/16 22:40:08   3405s] <CMD> set sprCreateIeStripeWidth 10.0
[01/16 22:40:08   3405s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/16 22:41:59   3435s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/16 22:41:59   3435s] addStripe will allow jog to connect padcore ring and block ring.
[01/16 22:41:59   3435s] 
[01/16 22:41:59   3435s] Stripes will stop at the boundary of the specified area.
[01/16 22:41:59   3435s] When breaking rings, the power planner will consider the existence of blocks.
[01/16 22:41:59   3435s] Stripes will not extend to closest target.
[01/16 22:41:59   3435s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/16 22:41:59   3435s] Stripes will not be created over regions without power planning wires.
[01/16 22:41:59   3435s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/16 22:41:59   3435s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/16 22:41:59   3435s] Offset for stripe breaking is set to 0.
[01/16 22:41:59   3435s] <CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.22 -spacing 0.2 -set_to_set_distance 5 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/16 22:41:59   3435s] 
[01/16 22:41:59   3435s] Initialize fgc environment(mem: 1382.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.4M)
[01/16 22:41:59   3435s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.4M)
[01/16 22:41:59   3435s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.4M)
[01/16 22:41:59   3435s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1382.4M)
[01/16 22:41:59   3435s] **WARN: (IMPPP-193):	The currently specified  spacing 0.200000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[01/16 22:41:59   3435s] Starting stripe generation ...
[01/16 22:41:59   3435s] Non-Default Mode Option Settings :
[01/16 22:41:59   3435s]   NONE
[01/16 22:41:59   3435s] Stripe generation is complete.
[01/16 22:41:59   3435s] vias are now being generated.
[01/16 22:41:59   3435s] addStripe created 6 wires.
[01/16 22:41:59   3435s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[01/16 22:41:59   3435s] +--------+----------------+----------------+
[01/16 22:41:59   3435s] |  Layer |     Created    |     Deleted    |
[01/16 22:41:59   3435s] +--------+----------------+----------------+
[01/16 22:41:59   3435s] | Metal10|        6       |       NA       |
[01/16 22:41:59   3435s] |  Via10 |       12       |        0       |
[01/16 22:41:59   3435s] +--------+----------------+----------------+
[01/16 22:43:25   3463s] <CMD> saveFPlan counter.fp
[01/16 22:44:59   3489s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/16 22:44:59   3489s] <CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
[01/16 22:44:59   3489s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[01/16 22:44:59   3489s] *** Begin SPECIAL ROUTE on Thu Jan 16 22:44:59 2025 ***
[01/16 22:44:59   3489s] SPECIAL ROUTE ran on directory: /home/vlsiuser21/Downloads/files_rtl3gds/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
[01/16 22:44:59   3489s] SPECIAL ROUTE ran on machine: vlsicadclient07 (Linux 3.10.0-957.el7.x86_64 x86_64 890Mhz)
[01/16 22:44:59   3489s] 
[01/16 22:44:59   3489s] Begin option processing ...
[01/16 22:44:59   3489s] srouteConnectPowerBump set to false
[01/16 22:44:59   3489s] routeSelectNet set to "VDD VSS"
[01/16 22:44:59   3489s] routeSpecial set to true
[01/16 22:44:59   3489s] srouteBottomLayerLimit set to 1
[01/16 22:44:59   3489s] srouteBottomTargetLayerLimit set to 1
[01/16 22:44:59   3489s] srouteConnectBlockPin set to false
[01/16 22:44:59   3489s] srouteConnectConverterPin set to false
[01/16 22:44:59   3489s] srouteConnectPadPin set to false
[01/16 22:44:59   3489s] srouteConnectStripe set to false
[01/16 22:44:59   3489s] srouteCrossoverViaBottomLayer set to 1
[01/16 22:44:59   3489s] srouteCrossoverViaTopLayer set to 11
[01/16 22:44:59   3489s] srouteFollowCorePinEnd set to 3
[01/16 22:44:59   3489s] srouteFollowPadPin set to false
[01/16 22:44:59   3489s] srouteJogControl set to "preferWithChanges differentLayer"
[01/16 22:44:59   3489s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/16 22:44:59   3489s] sroutePadPinAllPorts set to true
[01/16 22:44:59   3489s] sroutePreserveExistingRoutes set to true
[01/16 22:44:59   3489s] srouteRoutePowerBarPortOnBothDir set to true
[01/16 22:44:59   3489s] srouteStopBlockPin set to "nearestTarget"
[01/16 22:44:59   3489s] srouteTopLayerLimit set to 11
[01/16 22:44:59   3489s] srouteTopTargetLayerLimit set to 11
[01/16 22:44:59   3489s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2693.00 megs.
[01/16 22:44:59   3489s] 
[01/16 22:44:59   3489s] Reading DB technology information...
[01/16 22:44:59   3489s] Finished reading DB technology information.
[01/16 22:44:59   3489s] Reading floorplan and netlist information...
[01/16 22:44:59   3489s] Finished reading floorplan and netlist information.
[01/16 22:44:59   3489s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/16 22:44:59   3489s] Read in 24 layers, 11 routing layers, 1 overlap layer
[01/16 22:44:59   3489s] Read in 2 nondefault rules, 0 used
[01/16 22:44:59   3489s] Read in 574 macros, 9 used
[01/16 22:44:59   3489s] Read in 9 components
[01/16 22:44:59   3489s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[01/16 22:44:59   3489s] Read in 10 logical pins
[01/16 22:44:59   3489s] Read in 10 nets
[01/16 22:44:59   3489s] Read in 2 special nets, 2 routed
[01/16 22:44:59   3489s] 2 nets selected.
[01/16 22:44:59   3489s] 
[01/16 22:44:59   3489s] Begin power routing ...
[01/16 22:44:59   3489s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[01/16 22:44:59   3489s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/16 22:44:59   3489s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[01/16 22:44:59   3489s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[01/16 22:44:59   3489s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/16 22:44:59   3489s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/16 22:44:59   3489s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/16 22:44:59   3489s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/16 22:44:59   3489s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/16 22:44:59   3489s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/16 22:44:59   3489s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/16 22:44:59   3489s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/16 22:44:59   3489s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[01/16 22:44:59   3489s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/16 22:44:59   3489s] CPU time for VDD FollowPin 0 seconds
[01/16 22:44:59   3489s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[01/16 22:44:59   3489s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[01/16 22:44:59   3489s] CPU time for VSS FollowPin 0 seconds
[01/16 22:44:59   3489s]   Number of Core ports routed: 10
[01/16 22:44:59   3489s]   Number of Followpin connections: 5
[01/16 22:44:59   3489s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2707.00 megs.
[01/16 22:44:59   3489s] 
[01/16 22:44:59   3489s] 
[01/16 22:44:59   3489s] 
[01/16 22:44:59   3489s]  Begin updating DB with routing results ...
[01/16 22:44:59   3489s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/16 22:44:59   3489s] Pin and blockage extraction finished
[01/16 22:44:59   3489s] 
[01/16 22:44:59   3489s] sroute created 15 wires.
[01/16 22:44:59   3489s] ViaGen created 90 vias, deleted 0 via to avoid violation.
[01/16 22:44:59   3489s] +--------+----------------+----------------+
[01/16 22:44:59   3489s] |  Layer |     Created    |     Deleted    |
[01/16 22:44:59   3489s] +--------+----------------+----------------+
[01/16 22:44:59   3489s] | Metal1 |       15       |       NA       |
[01/16 22:44:59   3489s] |  Via1  |       10       |        0       |
[01/16 22:44:59   3489s] |  Via2  |       10       |        0       |
[01/16 22:44:59   3489s] |  Via3  |       10       |        0       |
[01/16 22:44:59   3489s] |  Via4  |       10       |        0       |
[01/16 22:44:59   3489s] |  Via5  |       10       |        0       |
[01/16 22:44:59   3489s] |  Via6  |       10       |        0       |
[01/16 22:44:59   3489s] |  Via7  |       10       |        0       |
[01/16 22:44:59   3489s] |  Via8  |       10       |        0       |
[01/16 22:44:59   3489s] |  Via9  |       10       |        0       |
[01/16 22:44:59   3489s] +--------+----------------+----------------+
[01/16 22:48:28   3546s] invalid command name "read_def"
[01/16 22:57:55   3696s] <CMD> setScanReorderMode -compLogic true
[01/16 22:58:44   3708s] <CMD> place_opt_design
[01/16 22:58:44   3708s] **INFO: User settings:
[01/16 22:58:44   3708s] setDelayCalMode -engine        aae
[01/16 22:58:44   3708s] setScanReorderMode -compLogic  true
[01/16 22:58:44   3708s] 
[01/16 22:58:44   3708s] *** place_opt_design #1 [begin] : totSession cpu/real = 1:01:48.8/4:02:10.4 (0.3), mem = 1403.9M
[01/16 22:58:44   3708s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/16 22:58:44   3708s] *** Starting GigaPlace ***
[01/16 22:58:44   3708s] #optDebug: fT-E <X 2 3 1 0>
[01/16 22:58:44   3708s] OPERPROF: Starting DPlace-Init at level 1, MEM:1403.9M, EPOCH TIME: 1737048524.103399
[01/16 22:58:44   3708s] z: 2, totalTracks: 1
[01/16 22:58:44   3708s] z: 4, totalTracks: 1
[01/16 22:58:44   3708s] z: 6, totalTracks: 1
[01/16 22:58:44   3708s] z: 8, totalTracks: 1
[01/16 22:58:44   3708s] All LLGs are deleted
[01/16 22:58:44   3708s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1403.9M, EPOCH TIME: 1737048524.183193
[01/16 22:58:44   3708s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1403.9M, EPOCH TIME: 1737048524.183511
[01/16 22:58:44   3708s] # Building counter llgBox search-tree.
[01/16 22:58:44   3708s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1403.9M, EPOCH TIME: 1737048524.183604
[01/16 22:58:44   3708s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1403.9M, EPOCH TIME: 1737048524.184366
[01/16 22:58:44   3708s] Core basic site is CoreSite
[01/16 22:58:44   3708s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1403.9M, EPOCH TIME: 1737048524.197194
[01/16 22:58:44   3708s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.003, MEM:1427.9M, EPOCH TIME: 1737048524.200386
[01/16 22:58:44   3708s] Use non-trimmed site array because memory saving is not enough.
[01/16 22:58:44   3708s] SiteArray: non-trimmed site array dimensions = 4 x 76
[01/16 22:58:44   3708s] SiteArray: use 4,096 bytes
[01/16 22:58:44   3708s] SiteArray: current memory after site array memory allocation 1427.9M
[01/16 22:58:44   3708s] SiteArray: FP blocked sites are writable
[01/16 22:58:44   3708s] Estimated cell power/ground rail width = 0.160 um
[01/16 22:58:44   3708s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 22:58:44   3708s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1427.9M, EPOCH TIME: 1737048524.201008
[01/16 22:58:44   3708s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1427.9M, EPOCH TIME: 1737048524.201070
[01/16 22:58:44   3708s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1427.9M, EPOCH TIME: 1737048524.201829
[01/16 22:58:44   3708s] 
[01/16 22:58:44   3708s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:44   3708s] OPERPROF:     Starting CMU at level 3, MEM:1427.9M, EPOCH TIME: 1737048524.201968
[01/16 22:58:44   3708s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1427.9M, EPOCH TIME: 1737048524.202148
[01/16 22:58:44   3708s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1427.9M, EPOCH TIME: 1737048524.202209
[01/16 22:58:44   3708s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1427.9MB).
[01/16 22:58:44   3708s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.099, MEM:1427.9M, EPOCH TIME: 1737048524.202627
[01/16 22:58:44   3708s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1427.9M, EPOCH TIME: 1737048524.202672
[01/16 22:58:44   3708s] All LLGs are deleted
[01/16 22:58:44   3708s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1427.9M, EPOCH TIME: 1737048524.203079
[01/16 22:58:44   3708s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1427.9M, EPOCH TIME: 1737048524.203247
[01/16 22:58:44   3708s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:1415.9M, EPOCH TIME: 1737048524.205256
[01/16 22:58:44   3708s] *** GlobalPlace #1 [begin] : totSession cpu/real = 1:01:49.0/4:02:10.6 (0.3), mem = 1415.9M
[01/16 22:58:44   3708s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/16 22:58:44   3708s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 8, percentage of missing scan cell = 0.00% (0 / 8)
[01/16 22:58:44   3709s] no activity file in design. spp won't run.
[01/16 22:58:44   3709s] 
[01/16 22:58:44   3709s] TimeStamp Deleting Cell Server Begin ...
[01/16 22:58:44   3709s] 
[01/16 22:58:44   3709s] TimeStamp Deleting Cell Server End ...
[01/16 22:58:44   3709s] #Start colorize_geometry on Thu Jan 16 22:58:44 2025
[01/16 22:58:44   3709s] #
[01/16 22:58:44   3709s] ### Time Record (colorize_geometry) is installed.
[01/16 22:58:44   3709s] ### Time Record (Pre Callback) is installed.
[01/16 22:58:44   3709s] ### Time Record (Pre Callback) is uninstalled.
[01/16 22:58:44   3709s] ### Time Record (DB Import) is installed.
[01/16 22:58:44   3709s] ### info: trigger incremental cell import ( 574 new cells ).
[01/16 22:58:44   3709s] ### info: trigger incremental reloading library data ( #cell = 574 ).
[01/16 22:58:44   3709s] #WARNING (NRDB-166) Boundary for CELL_VIEW counter,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[01/16 22:58:44   3709s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1464261213 placement=984943660 pin_access=1 inst_pattern=1
[01/16 22:58:44   3709s] ### Time Record (DB Import) is uninstalled.
[01/16 22:58:44   3709s] ### Time Record (DB Export) is installed.
[01/16 22:58:44   3709s] Extracting standard cell pins and blockage ...... 
[01/16 22:58:44   3709s] Pin and blockage extraction finished
[01/16 22:58:44   3709s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1464261213 placement=984943660 pin_access=1 inst_pattern=1
[01/16 22:58:44   3709s] ### Time Record (DB Export) is uninstalled.
[01/16 22:58:44   3709s] ### Time Record (Post Callback) is installed.
[01/16 22:58:44   3709s] ### Time Record (Post Callback) is uninstalled.
[01/16 22:58:44   3709s] #
[01/16 22:58:44   3709s] #colorize_geometry statistics:
[01/16 22:58:44   3709s] #Cpu time = 00:00:00
[01/16 22:58:44   3709s] #Elapsed time = 00:00:00
[01/16 22:58:44   3709s] #Increased memory = 31.45 (MB)
[01/16 22:58:44   3709s] #Total memory = 1264.84 (MB)
[01/16 22:58:44   3709s] #Peak memory = 1265.75 (MB)
[01/16 22:58:44   3709s] #Number of warnings = 1
[01/16 22:58:44   3709s] #Total number of warnings = 17
[01/16 22:58:44   3709s] #Number of fails = 0
[01/16 22:58:44   3709s] #Total number of fails = 0
[01/16 22:58:44   3709s] #Complete colorize_geometry on Thu Jan 16 22:58:44 2025
[01/16 22:58:44   3709s] #
[01/16 22:58:44   3709s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[01/16 22:58:44   3709s] ### Time Record (colorize_geometry) is uninstalled.
[01/16 22:58:44   3709s] ### 
[01/16 22:58:44   3709s] ###   Scalability Statistics
[01/16 22:58:44   3709s] ### 
[01/16 22:58:44   3709s] ### ------------------------+----------------+----------------+----------------+
[01/16 22:58:44   3709s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/16 22:58:44   3709s] ### ------------------------+----------------+----------------+----------------+
[01/16 22:58:44   3709s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/16 22:58:44   3709s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/16 22:58:44   3709s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/16 22:58:44   3709s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/16 22:58:44   3709s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/16 22:58:44   3709s] ### ------------------------+----------------+----------------+----------------+
[01/16 22:58:44   3709s] ### 
[01/16 22:58:44   3709s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:44   3709s] ### Creating LA Mngr. totSessionCpu=1:01:49 mem=1447.9M
[01/16 22:58:44   3709s] ### Creating LA Mngr, finished. totSessionCpu=1:01:49 mem=1447.9M
[01/16 22:58:44   3709s] *** Start deleteBufferTree ***
[01/16 22:58:44   3709s] Info: Detect buffers to remove automatically.
[01/16 22:58:44   3709s] Analyzing netlist ...
[01/16 22:58:44   3709s] Updating netlist
[01/16 22:58:44   3709s] 
[01/16 22:58:44   3709s] *summary: 0 instances (buffers/inverters) removed
[01/16 22:58:44   3709s] *** Finish deleteBufferTree (0:00:00.1) ***
[01/16 22:58:44   3709s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/16 22:58:44   3709s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1468.6M, EPOCH TIME: 1737048524.606682
[01/16 22:58:44   3709s] Deleted 0 physical inst  (cell - / prefix -).
[01/16 22:58:44   3709s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1468.6M, EPOCH TIME: 1737048524.606824
[01/16 22:58:44   3709s] INFO: #ExclusiveGroups=0
[01/16 22:58:44   3709s] INFO: There are no Exclusive Groups.
[01/16 22:58:44   3709s] No user-set net weight.
[01/16 22:58:44   3709s] Net fanout histogram:
[01/16 22:58:44   3709s] 2		: 7 (29.2%) nets
[01/16 22:58:44   3709s] 3		: 4 (16.7%) nets
[01/16 22:58:44   3709s] 4     -	14	: 13 (54.2%) nets
[01/16 22:58:44   3709s] 15    -	39	: 0 (0.0%) nets
[01/16 22:58:44   3709s] 40    -	79	: 0 (0.0%) nets
[01/16 22:58:44   3709s] 80    -	159	: 0 (0.0%) nets
[01/16 22:58:44   3709s] 160   -	319	: 0 (0.0%) nets
[01/16 22:58:44   3709s] 320   -	639	: 0 (0.0%) nets
[01/16 22:58:44   3709s] 640   -	1279	: 0 (0.0%) nets
[01/16 22:58:44   3709s] 1280  -	2559	: 0 (0.0%) nets
[01/16 22:58:44   3709s] 2560  -	5119	: 0 (0.0%) nets
[01/16 22:58:44   3709s] 5120+		: 0 (0.0%) nets
[01/16 22:58:44   3709s] no activity file in design. spp won't run.
[01/16 22:58:44   3709s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/16 22:58:44   3709s] Scan chains were not defined.
[01/16 22:58:44   3709s] z: 2, totalTracks: 1
[01/16 22:58:44   3709s] z: 4, totalTracks: 1
[01/16 22:58:44   3709s] z: 6, totalTracks: 1
[01/16 22:58:44   3709s] z: 8, totalTracks: 1
[01/16 22:58:44   3709s] #spOpts: minPadR=1.1 
[01/16 22:58:44   3709s] All LLGs are deleted
[01/16 22:58:44   3709s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1468.6M, EPOCH TIME: 1737048524.609703
[01/16 22:58:44   3709s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1468.6M, EPOCH TIME: 1737048524.609910
[01/16 22:58:44   3709s] #std cell=21 (0 fixed + 21 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[01/16 22:58:44   3709s] #ioInst=0 #net=24 #term=88 #term/net=3.67, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[01/16 22:58:44   3709s] stdCell: 21 single + 0 double + 0 multi
[01/16 22:58:44   3709s] Total standard cell length = 0.0424 (mm), area = 0.0001 (mm^2)
[01/16 22:58:44   3709s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1468.6M, EPOCH TIME: 1737048524.610166
[01/16 22:58:44   3709s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1468.6M, EPOCH TIME: 1737048524.611002
[01/16 22:58:44   3709s] Core basic site is CoreSite
[01/16 22:58:44   3709s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1468.6M, EPOCH TIME: 1737048524.624436
[01/16 22:58:44   3709s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:1468.6M, EPOCH TIME: 1737048524.628041
[01/16 22:58:44   3709s] SiteArray: non-trimmed site array dimensions = 4 x 76
[01/16 22:58:44   3709s] SiteArray: use 4,096 bytes
[01/16 22:58:44   3709s] SiteArray: current memory after site array memory allocation 1468.6M
[01/16 22:58:44   3709s] SiteArray: FP blocked sites are writable
[01/16 22:58:44   3709s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 22:58:44   3709s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1468.6M, EPOCH TIME: 1737048524.629871
[01/16 22:58:44   3709s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1468.6M, EPOCH TIME: 1737048524.630002
[01/16 22:58:44   3709s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1468.6M, EPOCH TIME: 1737048524.630643
[01/16 22:58:44   3709s] 
[01/16 22:58:44   3709s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:44   3709s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:1468.6M, EPOCH TIME: 1737048524.630901
[01/16 22:58:44   3709s] 
[01/16 22:58:44   3709s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:44   3709s] OPERPROF: Starting pre-place ADS at level 1, MEM:1468.6M, EPOCH TIME: 1737048524.631029
[01/16 22:58:44   3709s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1468.6M, EPOCH TIME: 1737048524.631110
[01/16 22:58:44   3709s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1468.6M, EPOCH TIME: 1737048524.631155
[01/16 22:58:44   3709s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1468.6M, EPOCH TIME: 1737048524.631208
[01/16 22:58:44   3709s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1468.6M, EPOCH TIME: 1737048524.631252
[01/16 22:58:44   3709s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1468.6M, EPOCH TIME: 1737048524.631292
[01/16 22:58:44   3709s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1468.6M, EPOCH TIME: 1737048524.631348
[01/16 22:58:44   3709s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1468.6M, EPOCH TIME: 1737048524.631396
[01/16 22:58:44   3709s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1468.6M, EPOCH TIME: 1737048524.631441
[01/16 22:58:44   3709s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1468.6M, EPOCH TIME: 1737048524.631524
[01/16 22:58:44   3709s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1468.6M, EPOCH TIME: 1737048524.631566
[01/16 22:58:44   3709s] Skip auto density screen due to aggressive settings.
[01/16 22:58:44   3709s] res site 1.
[01/16 22:58:44   3709s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1468.6M, EPOCH TIME: 1737048524.631667
[01/16 22:58:44   3709s] Average module density = 0.697.
[01/16 22:58:44   3709s] Density for the design = 0.697.
[01/16 22:58:44   3709s]        = stdcell_area 212 sites (73 um^2) / alloc_area 304 sites (104 um^2).
[01/16 22:58:44   3709s] Pin Density = 0.2895.
[01/16 22:58:44   3709s]             = total # of pins 88 / total area 304.
[01/16 22:58:44   3709s] OPERPROF: Starting spMPad at level 1, MEM:1355.6M, EPOCH TIME: 1737048524.633702
[01/16 22:58:44   3709s] OPERPROF:   Starting spContextMPad at level 2, MEM:1355.6M, EPOCH TIME: 1737048524.633760
[01/16 22:58:44   3709s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1355.6M, EPOCH TIME: 1737048524.633803
[01/16 22:58:44   3709s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1355.6M, EPOCH TIME: 1737048524.633847
[01/16 22:58:44   3709s] Initial padding reaches pin density 0.444 for top
[01/16 22:58:44   3709s] InitPadU 0.697 -> 0.822 for top
[01/16 22:58:44   3709s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1355.6M, EPOCH TIME: 1737048524.634037
[01/16 22:58:44   3709s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1355.6M, EPOCH TIME: 1737048524.634093
[01/16 22:58:44   3709s] === lastAutoLevel = 4 
[01/16 22:58:44   3709s] OPERPROF: Starting spInitNetWt at level 1, MEM:1355.6M, EPOCH TIME: 1737048524.634232
[01/16 22:58:44   3709s] no activity file in design. spp won't run.
[01/16 22:58:44   3709s] [spp] 0
[01/16 22:58:44   3709s] [adp] 0:1:1:3
[01/16 22:58:44   3709s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1355.6M, EPOCH TIME: 1737048524.634360
[01/16 22:58:44   3709s] Clock gating cells determined by native netlist tracing.
[01/16 22:58:44   3709s] no activity file in design. spp won't run.
[01/16 22:58:44   3709s] no activity file in design. spp won't run.
[01/16 22:58:44   3709s] OPERPROF: Starting npMain at level 1, MEM:1355.6M, EPOCH TIME: 1737048524.634510
[01/16 22:58:45   3709s] OPERPROF:   Starting npPlace at level 2, MEM:1355.6M, EPOCH TIME: 1737048525.637273
[01/16 22:58:45   3709s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[01/16 22:58:45   3709s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[01/16 22:58:45   3709s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1355.6M
[01/16 22:58:45   3709s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[01/16 22:58:45   3709s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[01/16 22:58:45   3709s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1355.6M
[01/16 22:58:45   3709s] OPERPROF:     Starting InitSKP at level 3, MEM:1355.6M, EPOCH TIME: 1737048525.640286
[01/16 22:58:45   3709s] 
[01/16 22:58:45   3709s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/16 22:58:45   3709s] TLC MultiMap info (StdDelay):
[01/16 22:58:45   3709s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/16 22:58:45   3709s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[01/16 22:58:45   3709s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/16 22:58:45   3709s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[01/16 22:58:45   3709s]  Setting StdDelay to: 36.8ps
[01/16 22:58:45   3709s] 
[01/16 22:58:45   3709s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/16 22:58:45   3709s] 
[01/16 22:58:45   3709s] TimeStamp Deleting Cell Server Begin ...
[01/16 22:58:45   3709s] 
[01/16 22:58:45   3709s] TimeStamp Deleting Cell Server End ...
[01/16 22:58:45   3709s] 
[01/16 22:58:45   3709s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/16 22:58:45   3709s] TLC MultiMap info (StdDelay):
[01/16 22:58:45   3709s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/16 22:58:45   3709s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[01/16 22:58:45   3709s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/16 22:58:45   3709s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[01/16 22:58:45   3709s]  Setting StdDelay to: 36.8ps
[01/16 22:58:45   3709s] 
[01/16 22:58:45   3709s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/16 22:58:46   3709s] 
[01/16 22:58:46   3709s] TimeStamp Deleting Cell Server Begin ...
[01/16 22:58:46   3709s] 
[01/16 22:58:46   3709s] TimeStamp Deleting Cell Server End ...
[01/16 22:58:46   3709s] 
[01/16 22:58:46   3709s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/16 22:58:46   3709s] TLC MultiMap info (StdDelay):
[01/16 22:58:46   3709s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/16 22:58:46   3709s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[01/16 22:58:46   3709s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/16 22:58:46   3709s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[01/16 22:58:46   3709s]  Setting StdDelay to: 36.8ps
[01/16 22:58:46   3709s] 
[01/16 22:58:46   3709s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/16 22:58:46   3709s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
[01/16 22:58:46   3709s] OPERPROF:     Finished InitSKP at level 3, CPU:0.570, REAL:0.574, MEM:1415.9M, EPOCH TIME: 1737048526.213869
[01/16 22:58:46   3709s] exp_mt_sequential is set from setPlaceMode option to 1
[01/16 22:58:46   3709s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[01/16 22:58:46   3709s] place_exp_mt_interval set to default 32
[01/16 22:58:46   3709s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/16 22:58:46   3709s] Iteration  3: Total net bbox = 1.115e+00 (9.91e-01 1.24e-01)
[01/16 22:58:46   3709s]               Est.  stn bbox = 1.224e+00 (1.09e+00 1.32e-01)
[01/16 22:58:46   3709s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1391.8M
[01/16 22:58:46   3709s] Iteration  4: Total net bbox = 5.728e+01 (3.97e+01 1.76e+01)
[01/16 22:58:46   3709s]               Est.  stn bbox = 6.563e+01 (4.57e+01 2.00e+01)
[01/16 22:58:46   3709s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1391.8M
[01/16 22:58:46   3709s] Iteration  5: Total net bbox = 5.728e+01 (3.97e+01 1.76e+01)
[01/16 22:58:46   3709s]               Est.  stn bbox = 6.563e+01 (4.57e+01 2.00e+01)
[01/16 22:58:46   3709s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1391.8M
[01/16 22:58:46   3709s] OPERPROF:   Finished npPlace at level 2, CPU:0.600, REAL:0.605, MEM:1391.8M, EPOCH TIME: 1737048526.242378
[01/16 22:58:46   3709s] OPERPROF: Finished npMain at level 1, CPU:0.610, REAL:1.608, MEM:1391.8M, EPOCH TIME: 1737048526.242637
[01/16 22:58:46   3709s] [adp] clock
[01/16 22:58:46   3709s] [adp] weight, nr nets, wire length
[01/16 22:58:46   3709s] [adp]      0        1  26.926000
[01/16 22:58:46   3709s] [adp] data
[01/16 22:58:46   3709s] [adp] weight, nr nets, wire length
[01/16 22:58:46   3709s] [adp]      0       23  246.772500
[01/16 22:58:46   3709s] [adp] 0.000000|0.000000|0.000000
[01/16 22:58:46   3709s] Iteration  6: Total net bbox = 2.737e+02 (1.70e+02 1.04e+02)
[01/16 22:58:46   3709s]               Est.  stn bbox = 2.980e+02 (1.85e+02 1.13e+02)
[01/16 22:58:46   3709s]               cpu = 0:00:00.6 real = 0:00:02.0 mem = 1391.8M
[01/16 22:58:46   3709s] Clear WL Bound Manager after Global Placement... 
[01/16 22:58:46   3709s] Finished Global Placement (cpu=0:00:00.6, real=0:00:02.0, mem=1391.8M)
[01/16 22:58:46   3709s] Keep Tdgp Graph and DB for later use
[01/16 22:58:46   3709s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[01/16 22:58:46   3709s] Saved padding area to DB
[01/16 22:58:46   3709s] All LLGs are deleted
[01/16 22:58:46   3709s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1391.8M, EPOCH TIME: 1737048526.243806
[01/16 22:58:46   3709s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1391.8M, EPOCH TIME: 1737048526.244067
[01/16 22:58:46   3709s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[01/16 22:58:46   3709s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:02.0
[01/16 22:58:46   3709s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/16 22:58:46   3709s] Type 'man IMPSP-9025' for more detail.
[01/16 22:58:46   3709s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1391.8M, EPOCH TIME: 1737048526.246091
[01/16 22:58:46   3709s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1391.8M, EPOCH TIME: 1737048526.246280
[01/16 22:58:46   3709s] z: 2, totalTracks: 1
[01/16 22:58:46   3709s] z: 4, totalTracks: 1
[01/16 22:58:46   3709s] z: 6, totalTracks: 1
[01/16 22:58:46   3709s] z: 8, totalTracks: 1
[01/16 22:58:46   3709s] #spOpts: minPadR=1.1 mergeVia=F 
[01/16 22:58:46   3709s] All LLGs are deleted
[01/16 22:58:46   3709s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1391.8M, EPOCH TIME: 1737048526.250217
[01/16 22:58:46   3709s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1391.8M, EPOCH TIME: 1737048526.250502
[01/16 22:58:46   3709s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1391.8M, EPOCH TIME: 1737048526.250565
[01/16 22:58:46   3709s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1391.8M, EPOCH TIME: 1737048526.251369
[01/16 22:58:46   3709s] Core basic site is CoreSite
[01/16 22:58:46   3709s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1391.8M, EPOCH TIME: 1737048526.264420
[01/16 22:58:46   3709s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:1407.8M, EPOCH TIME: 1737048526.267490
[01/16 22:58:46   3709s] Fast DP-INIT is on for default
[01/16 22:58:46   3709s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 22:58:46   3709s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.017, MEM:1407.8M, EPOCH TIME: 1737048526.268364
[01/16 22:58:46   3709s] 
[01/16 22:58:46   3709s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:46   3709s] OPERPROF:       Starting CMU at level 4, MEM:1407.8M, EPOCH TIME: 1737048526.268523
[01/16 22:58:46   3709s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1407.8M, EPOCH TIME: 1737048526.268766
[01/16 22:58:46   3709s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1407.8M, EPOCH TIME: 1737048526.268824
[01/16 22:58:46   3709s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1407.8MB).
[01/16 22:58:46   3709s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.023, MEM:1407.8M, EPOCH TIME: 1737048526.268929
[01/16 22:58:46   3709s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.023, MEM:1407.8M, EPOCH TIME: 1737048526.268979
[01/16 22:58:46   3709s] TDRefine: refinePlace mode is spiral
[01/16 22:58:46   3709s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13343.1
[01/16 22:58:46   3709s] OPERPROF: Starting RefinePlace at level 1, MEM:1407.8M, EPOCH TIME: 1737048526.269042
[01/16 22:58:46   3709s] *** Starting refinePlace (1:01:50 mem=1407.8M) ***
[01/16 22:58:46   3709s] Total net bbox length = 2.737e+02 (1.698e+02 1.039e+02) (ext = 1.816e+02)
[01/16 22:58:46   3709s] 
[01/16 22:58:46   3709s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:46   3709s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/16 22:58:46   3709s] (I)      Default power domain name = counter
[01/16 22:58:46   3709s] .Default power domain name = counter
[01/16 22:58:46   3709s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1407.8M, EPOCH TIME: 1737048526.270629
[01/16 22:58:46   3709s] Starting refinePlace ...
[01/16 22:58:46   3709s] Default power domain name = counter
[01/16 22:58:46   3709s] .Default power domain name = counter
[01/16 22:58:46   3709s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/16 22:58:46   3709s] ** Cut row section cpu time 0:00:00.0.
[01/16 22:58:46   3709s]    Spread Effort: high, standalone mode, useDDP on.
[01/16 22:58:46   3709s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1407.8MB) @(1:01:50 - 1:01:50).
[01/16 22:58:46   3709s] Move report: preRPlace moves 21 insts, mean move: 1.59 um, max move: 2.77 um 
[01/16 22:58:46   3709s] 	Max move on inst (g188__6260): (7.16, 8.66) --> (6.20, 6.84)
[01/16 22:58:46   3709s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[01/16 22:58:46   3709s] wireLenOptFixPriorityInst 0 inst fixed
[01/16 22:58:46   3709s] Placement tweakage begins.
[01/16 22:58:46   3709s] wire length = 1.520e+02
[01/16 22:58:46   3710s] wire length = 1.505e+02
[01/16 22:58:46   3710s] Placement tweakage ends.
[01/16 22:58:46   3710s] Move report: tweak moves 6 insts, mean move: 1.00 um, max move: 1.20 um 
[01/16 22:58:46   3710s] 	Max move on inst (g194__6783): (13.20, 6.84) --> (12.00, 6.84)
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/16 22:58:46   3710s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/16 22:58:46   3710s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/16 22:58:46   3710s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/16 22:58:46   3710s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1407.8MB) @(1:01:50 - 1:01:50).
[01/16 22:58:46   3710s] Move report: Detail placement moves 21 insts, mean move: 1.58 um, max move: 2.77 um 
[01/16 22:58:46   3710s] 	Max move on inst (g188__6260): (7.16, 8.66) --> (6.20, 6.84)
[01/16 22:58:46   3710s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1407.8MB
[01/16 22:58:46   3710s] Statistics of distance of Instance movement in refine placement:
[01/16 22:58:46   3710s]   maximum (X+Y) =         2.77 um
[01/16 22:58:46   3710s]   inst (g188__6260) with max move: (7.1575, 8.6555) -> (6.2, 6.84)
[01/16 22:58:46   3710s]   mean    (X+Y) =         1.58 um
[01/16 22:58:46   3710s] Summary Report:
[01/16 22:58:46   3710s] Instances move: 21 (out of 21 movable)
[01/16 22:58:46   3710s] Instances flipped: 0
[01/16 22:58:46   3710s] Mean displacement: 1.58 um
[01/16 22:58:46   3710s] Max displacement: 2.77 um (Instance: g188__6260) (7.1575, 8.6555) -> (6.2, 6.84)
[01/16 22:58:46   3710s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
[01/16 22:58:46   3710s] Total instances moved : 21
[01/16 22:58:46   3710s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.011, MEM:1407.8M, EPOCH TIME: 1737048526.281773
[01/16 22:58:46   3710s] Total net bbox length = 2.949e+02 (1.737e+02 1.212e+02) (ext = 1.678e+02)
[01/16 22:58:46   3710s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1407.8MB
[01/16 22:58:46   3710s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1407.8MB) @(1:01:50 - 1:01:50).
[01/16 22:58:46   3710s] *** Finished refinePlace (1:01:50 mem=1407.8M) ***
[01/16 22:58:46   3710s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13343.1
[01/16 22:58:46   3710s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.013, MEM:1407.8M, EPOCH TIME: 1737048526.282045
[01/16 22:58:46   3710s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1407.8M, EPOCH TIME: 1737048526.282094
[01/16 22:58:46   3710s] All LLGs are deleted
[01/16 22:58:46   3710s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1407.8M, EPOCH TIME: 1737048526.282512
[01/16 22:58:46   3710s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1407.8M, EPOCH TIME: 1737048526.282708
[01/16 22:58:46   3710s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1407.8M, EPOCH TIME: 1737048526.283521
[01/16 22:58:46   3710s] *** Finished Initial Placement (cpu=0:00:00.7, real=0:00:02.0, mem=1407.8M) ***
[01/16 22:58:46   3710s] z: 2, totalTracks: 1
[01/16 22:58:46   3710s] z: 4, totalTracks: 1
[01/16 22:58:46   3710s] z: 6, totalTracks: 1
[01/16 22:58:46   3710s] z: 8, totalTracks: 1
[01/16 22:58:46   3710s] #spOpts: minPadR=1.1 mergeVia=F 
[01/16 22:58:46   3710s] All LLGs are deleted
[01/16 22:58:46   3710s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1407.8M, EPOCH TIME: 1737048526.285535
[01/16 22:58:46   3710s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1407.8M, EPOCH TIME: 1737048526.285729
[01/16 22:58:46   3710s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1407.8M, EPOCH TIME: 1737048526.285784
[01/16 22:58:46   3710s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1407.8M, EPOCH TIME: 1737048526.286568
[01/16 22:58:46   3710s] Core basic site is CoreSite
[01/16 22:58:46   3710s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1407.8M, EPOCH TIME: 1737048526.299147
[01/16 22:58:46   3710s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:1407.8M, EPOCH TIME: 1737048526.302204
[01/16 22:58:46   3710s] Fast DP-INIT is on for default
[01/16 22:58:46   3710s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 22:58:46   3710s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1407.8M, EPOCH TIME: 1737048526.303253
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:46   3710s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1407.8M, EPOCH TIME: 1737048526.303384
[01/16 22:58:46   3710s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1407.8M, EPOCH TIME: 1737048526.303506
[01/16 22:58:46   3710s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1407.8M, EPOCH TIME: 1737048526.303575
[01/16 22:58:46   3710s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[01/16 22:58:46   3710s] Density distribution unevenness ratio = 0.000%
[01/16 22:58:46   3710s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1407.8M, EPOCH TIME: 1737048526.303633
[01/16 22:58:46   3710s] All LLGs are deleted
[01/16 22:58:46   3710s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1407.8M, EPOCH TIME: 1737048526.304032
[01/16 22:58:46   3710s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1407.8M, EPOCH TIME: 1737048526.304218
[01/16 22:58:46   3710s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1407.8M, EPOCH TIME: 1737048526.304922
[01/16 22:58:46   3710s] Effort level <high> specified for tdgp_reg2reg_default path_group
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s] *** Start incrementalPlace ***
[01/16 22:58:46   3710s] User Input Parameters:
[01/16 22:58:46   3710s] - Congestion Driven    : On
[01/16 22:58:46   3710s] - Timing Driven        : On
[01/16 22:58:46   3710s] - Area-Violation Based : On
[01/16 22:58:46   3710s] - Start Rollback Level : -5
[01/16 22:58:46   3710s] - Legalized            : On
[01/16 22:58:46   3710s] - Window Based         : Off
[01/16 22:58:46   3710s] - eDen incr mode       : Off
[01/16 22:58:46   3710s] - Small incr mode      : Off
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s] No Views given, use default active views for adaptive view pruning
[01/16 22:58:46   3710s] SKP will enable view:
[01/16 22:58:46   3710s]   wc
[01/16 22:58:46   3710s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1409.8M, EPOCH TIME: 1737048526.311034
[01/16 22:58:46   3710s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:1409.8M, EPOCH TIME: 1737048526.317040
[01/16 22:58:46   3710s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1409.8M, EPOCH TIME: 1737048526.317142
[01/16 22:58:46   3710s] Starting Early Global Route congestion estimation: mem = 1409.8M
[01/16 22:58:46   3710s] ==================== Layers =====================
[01/16 22:58:46   3710s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:46   3710s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/16 22:58:46   3710s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:46   3710s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/16 22:58:46   3710s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/16 22:58:46   3710s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:46   3710s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/16 22:58:46   3710s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/16 22:58:46   3710s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/16 22:58:46   3710s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/16 22:58:46   3710s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/16 22:58:46   3710s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/16 22:58:46   3710s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/16 22:58:46   3710s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/16 22:58:46   3710s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/16 22:58:46   3710s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/16 22:58:46   3710s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/16 22:58:46   3710s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/16 22:58:46   3710s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/16 22:58:46   3710s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/16 22:58:46   3710s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:46   3710s] (I)      Started Import and model ( Curr Mem: 1409.82 MB )
[01/16 22:58:46   3710s] (I)      Default power domain name = counter
[01/16 22:58:46   3710s] .== Non-default Options ==
[01/16 22:58:46   3710s] (I)      Maximum routing layer                              : 11
[01/16 22:58:46   3710s] (I)      Number of threads                                  : 1
[01/16 22:58:46   3710s] (I)      Use non-blocking free Dbs wires                    : false
[01/16 22:58:46   3710s] (I)      Method to set GCell size                           : row
[01/16 22:58:46   3710s] (I)      Counted 139 PG shapes. We will not process PG shapes layer by layer.
[01/16 22:58:46   3710s] (I)      Use row-based GCell size
[01/16 22:58:46   3710s] (I)      Use row-based GCell align
[01/16 22:58:46   3710s] (I)      layer 0 area = 80000
[01/16 22:58:46   3710s] (I)      layer 1 area = 80000
[01/16 22:58:46   3710s] (I)      layer 2 area = 80000
[01/16 22:58:46   3710s] (I)      layer 3 area = 80000
[01/16 22:58:46   3710s] (I)      layer 4 area = 80000
[01/16 22:58:46   3710s] (I)      layer 5 area = 80000
[01/16 22:58:46   3710s] (I)      layer 6 area = 80000
[01/16 22:58:46   3710s] (I)      layer 7 area = 80000
[01/16 22:58:46   3710s] (I)      layer 8 area = 80000
[01/16 22:58:46   3710s] (I)      layer 9 area = 400000
[01/16 22:58:46   3710s] (I)      layer 10 area = 400000
[01/16 22:58:46   3710s] (I)      GCell unit size   : 3420
[01/16 22:58:46   3710s] (I)      GCell multiplier  : 1
[01/16 22:58:46   3710s] (I)      GCell row height  : 3420
[01/16 22:58:46   3710s] (I)      Actual row height : 3420
[01/16 22:58:46   3710s] (I)      GCell align ref   : 10000 10260
[01/16 22:58:46   3710s] [NR-eGR] Track table information for default rule: 
[01/16 22:58:46   3710s] [NR-eGR] Metal1 has no routable track
[01/16 22:58:46   3710s] [NR-eGR] Metal2 has single uniform track structure
[01/16 22:58:46   3710s] [NR-eGR] Metal3 has single uniform track structure
[01/16 22:58:46   3710s] [NR-eGR] Metal4 has single uniform track structure
[01/16 22:58:46   3710s] [NR-eGR] Metal5 has single uniform track structure
[01/16 22:58:46   3710s] [NR-eGR] Metal6 has single uniform track structure
[01/16 22:58:46   3710s] [NR-eGR] Metal7 has single uniform track structure
[01/16 22:58:46   3710s] [NR-eGR] Metal8 has single uniform track structure
[01/16 22:58:46   3710s] [NR-eGR] Metal9 has single uniform track structure
[01/16 22:58:46   3710s] [NR-eGR] Metal10 has single uniform track structure
[01/16 22:58:46   3710s] [NR-eGR] Metal11 has single uniform track structure
[01/16 22:58:46   3710s] (I)      ==================== Default via =====================
[01/16 22:58:46   3710s] (I)      +----+------------------+----------------------------+
[01/16 22:58:46   3710s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/16 22:58:46   3710s] (I)      +----+------------------+----------------------------+
[01/16 22:58:46   3710s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/16 22:58:46   3710s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/16 22:58:46   3710s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/16 22:58:46   3710s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/16 22:58:46   3710s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/16 22:58:46   3710s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/16 22:58:46   3710s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/16 22:58:46   3710s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/16 22:58:46   3710s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/16 22:58:46   3710s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/16 22:58:46   3710s] (I)      +----+------------------+----------------------------+
[01/16 22:58:46   3710s] [NR-eGR] Read 224 PG shapes
[01/16 22:58:46   3710s] [NR-eGR] Read 0 clock shapes
[01/16 22:58:46   3710s] [NR-eGR] Read 0 other shapes
[01/16 22:58:46   3710s] [NR-eGR] #Routing Blockages  : 0
[01/16 22:58:46   3710s] [NR-eGR] #Instance Blockages : 0
[01/16 22:58:46   3710s] [NR-eGR] #PG Blockages       : 224
[01/16 22:58:46   3710s] [NR-eGR] #Halo Blockages     : 0
[01/16 22:58:46   3710s] [NR-eGR] #Boundary Blockages : 0
[01/16 22:58:46   3710s] [NR-eGR] #Clock Blockages    : 0
[01/16 22:58:46   3710s] [NR-eGR] #Other Blockages    : 0
[01/16 22:58:46   3710s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/16 22:58:46   3710s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/16 22:58:46   3710s] [NR-eGR] Read 24 nets ( ignored 0 )
[01/16 22:58:46   3710s] (I)      early_global_route_priority property id does not exist.
[01/16 22:58:46   3710s] (I)      Read Num Blocks=224  Num Prerouted Wires=0  Num CS=0
[01/16 22:58:46   3710s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:46   3710s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:46   3710s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:46   3710s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:46   3710s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:46   3710s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:46   3710s] (I)      Layer 7 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:46   3710s] (I)      Layer 8 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:46   3710s] (I)      Layer 9 (V) : #blockages 40 : #preroutes 0
[01/16 22:58:46   3710s] (I)      Layer 10 (H) : #blockages 24 : #preroutes 0
[01/16 22:58:46   3710s] (I)      Number of ignored nets                =      0
[01/16 22:58:46   3710s] (I)      Number of connected nets              =      0
[01/16 22:58:46   3710s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/16 22:58:46   3710s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/16 22:58:46   3710s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/16 22:58:46   3710s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/16 22:58:46   3710s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/16 22:58:46   3710s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/16 22:58:46   3710s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/16 22:58:46   3710s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/16 22:58:46   3710s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/16 22:58:46   3710s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/16 22:58:46   3710s] (I)      Ndr track 0 does not exist
[01/16 22:58:46   3710s] (I)      ---------------------Grid Graph Info--------------------
[01/16 22:58:46   3710s] (I)      Routing area        : (0, 0) - (50400, 34200)
[01/16 22:58:46   3710s] (I)      Core area           : (10000, 10260) - (40400, 23940)
[01/16 22:58:46   3710s] (I)      Site width          :   400  (dbu)
[01/16 22:58:46   3710s] (I)      Row height          :  3420  (dbu)
[01/16 22:58:46   3710s] (I)      GCell row height    :  3420  (dbu)
[01/16 22:58:46   3710s] (I)      GCell width         :  3420  (dbu)
[01/16 22:58:46   3710s] (I)      GCell height        :  3420  (dbu)
[01/16 22:58:46   3710s] (I)      Grid                :    14    10    11
[01/16 22:58:46   3710s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/16 22:58:46   3710s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/16 22:58:46   3710s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/16 22:58:46   3710s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/16 22:58:46   3710s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/16 22:58:46   3710s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/16 22:58:46   3710s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/16 22:58:46   3710s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/16 22:58:46   3710s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/16 22:58:46   3710s] (I)      Total num of tracks :     0   126    90   126    90   126    90   126    90    49    35
[01/16 22:58:46   3710s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/16 22:58:46   3710s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/16 22:58:46   3710s] (I)      --------------------------------------------------------
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s] [NR-eGR] ============ Routing rule table ============
[01/16 22:58:46   3710s] [NR-eGR] Rule id: 0  Nets: 24
[01/16 22:58:46   3710s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/16 22:58:46   3710s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/16 22:58:46   3710s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/16 22:58:46   3710s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/16 22:58:46   3710s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/16 22:58:46   3710s] [NR-eGR] ========================================
[01/16 22:58:46   3710s] [NR-eGR] 
[01/16 22:58:46   3710s] (I)      =============== Blocked Tracks ===============
[01/16 22:58:46   3710s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:46   3710s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/16 22:58:46   3710s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:46   3710s] (I)      |     1 |       0 |        0 |         0.00% |
[01/16 22:58:46   3710s] (I)      |     2 |    1260 |       92 |         7.30% |
[01/16 22:58:46   3710s] (I)      |     3 |    1260 |       28 |         2.22% |
[01/16 22:58:46   3710s] (I)      |     4 |    1260 |       92 |         7.30% |
[01/16 22:58:46   3710s] (I)      |     5 |    1260 |       28 |         2.22% |
[01/16 22:58:46   3710s] (I)      |     6 |    1260 |       92 |         7.30% |
[01/16 22:58:46   3710s] (I)      |     7 |    1260 |       28 |         2.22% |
[01/16 22:58:46   3710s] (I)      |     8 |    1260 |       92 |         7.30% |
[01/16 22:58:46   3710s] (I)      |     9 |    1260 |       56 |         4.44% |
[01/16 22:58:46   3710s] (I)      |    10 |     490 |      114 |        23.27% |
[01/16 22:58:46   3710s] (I)      |    11 |     490 |      122 |        24.90% |
[01/16 22:58:46   3710s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:46   3710s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1409.82 MB )
[01/16 22:58:46   3710s] (I)      Reset routing kernel
[01/16 22:58:46   3710s] (I)      Started Global Routing ( Curr Mem: 1409.82 MB )
[01/16 22:58:46   3710s] (I)      totalPins=78  totalGlobalPin=69 (88.46%)
[01/16 22:58:46   3710s] (I)      total 2D Cap : 10614 = (5310 H, 5304 V)
[01/16 22:58:46   3710s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 11]
[01/16 22:58:46   3710s] (I)      
[01/16 22:58:46   3710s] (I)      ============  Phase 1a Route ============
[01/16 22:58:46   3710s] (I)      Usage: 81 = (44 H, 37 V) = (0.83% H, 0.70% V) = (7.524e+01um H, 6.327e+01um V)
[01/16 22:58:46   3710s] (I)      
[01/16 22:58:46   3710s] (I)      ============  Phase 1b Route ============
[01/16 22:58:46   3710s] (I)      Usage: 81 = (44 H, 37 V) = (0.83% H, 0.70% V) = (7.524e+01um H, 6.327e+01um V)
[01/16 22:58:46   3710s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.385100e+02um
[01/16 22:58:46   3710s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/16 22:58:46   3710s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/16 22:58:46   3710s] (I)      
[01/16 22:58:46   3710s] (I)      ============  Phase 1c Route ============
[01/16 22:58:46   3710s] (I)      Usage: 81 = (44 H, 37 V) = (0.83% H, 0.70% V) = (7.524e+01um H, 6.327e+01um V)
[01/16 22:58:46   3710s] (I)      
[01/16 22:58:46   3710s] (I)      ============  Phase 1d Route ============
[01/16 22:58:46   3710s] (I)      Usage: 81 = (44 H, 37 V) = (0.83% H, 0.70% V) = (7.524e+01um H, 6.327e+01um V)
[01/16 22:58:46   3710s] (I)      
[01/16 22:58:46   3710s] (I)      ============  Phase 1e Route ============
[01/16 22:58:46   3710s] (I)      Usage: 81 = (44 H, 37 V) = (0.83% H, 0.70% V) = (7.524e+01um H, 6.327e+01um V)
[01/16 22:58:46   3710s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.385100e+02um
[01/16 22:58:46   3710s] (I)      
[01/16 22:58:46   3710s] (I)      ============  Phase 1l Route ============
[01/16 22:58:46   3710s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/16 22:58:46   3710s] (I)      Layer  2:       1109        61         0           0        1077    ( 0.00%) 
[01/16 22:58:46   3710s] (I)      Layer  3:       1150        44         0           0        1170    ( 0.00%) 
[01/16 22:58:46   3710s] (I)      Layer  4:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:46   3710s] (I)      Layer  5:       1150         0         0           0        1170    ( 0.00%) 
[01/16 22:58:46   3710s] (I)      Layer  6:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:46   3710s] (I)      Layer  7:       1150         0         0           0        1170    ( 0.00%) 
[01/16 22:58:46   3710s] (I)      Layer  8:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:46   3710s] (I)      Layer  9:       1140         0         0           0        1170    ( 0.00%) 
[01/16 22:58:46   3710s] (I)      Layer 10:        333         0         0          41         390    ( 9.52%) 
[01/16 22:58:46   3710s] (I)      Layer 11:        338         0         0          79         389    (16.92%) 
[01/16 22:58:46   3710s] (I)      Total:          9697       105         0         120        9765    ( 1.21%) 
[01/16 22:58:46   3710s] (I)      
[01/16 22:58:46   3710s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/16 22:58:46   3710s] [NR-eGR]                        OverCon            
[01/16 22:58:46   3710s] [NR-eGR]                         #Gcell     %Gcell
[01/16 22:58:46   3710s] [NR-eGR]        Layer             (1-0)    OverCon
[01/16 22:58:46   3710s] [NR-eGR] ----------------------------------------------
[01/16 22:58:46   3710s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR] ----------------------------------------------
[01/16 22:58:46   3710s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/16 22:58:46   3710s] [NR-eGR] 
[01/16 22:58:46   3710s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1409.82 MB )
[01/16 22:58:46   3710s] (I)      total 2D Cap : 10646 = (5326 H, 5320 V)
[01/16 22:58:46   3710s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/16 22:58:46   3710s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1409.8M
[01/16 22:58:46   3710s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.015, MEM:1409.8M, EPOCH TIME: 1737048526.332295
[01/16 22:58:46   3710s] OPERPROF: Starting HotSpotCal at level 1, MEM:1409.8M, EPOCH TIME: 1737048526.332344
[01/16 22:58:46   3710s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:46   3710s] [hotspot] |            |   max hotspot | total hotspot |
[01/16 22:58:46   3710s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:46   3710s] [hotspot] | normalized |          0.00 |          0.00 |
[01/16 22:58:46   3710s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:46   3710s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/16 22:58:46   3710s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/16 22:58:46   3710s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1409.8M, EPOCH TIME: 1737048526.332540
[01/16 22:58:46   3710s] Skipped repairing congestion.
[01/16 22:58:46   3710s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1409.8M, EPOCH TIME: 1737048526.332612
[01/16 22:58:46   3710s] Starting Early Global Route wiring: mem = 1409.8M
[01/16 22:58:46   3710s] (I)      ============= Track Assignment ============
[01/16 22:58:46   3710s] (I)      Started Track Assignment (1T) ( Curr Mem: 1409.82 MB )
[01/16 22:58:46   3710s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/16 22:58:46   3710s] (I)      Run Multi-thread track assignment
[01/16 22:58:46   3710s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1409.82 MB )
[01/16 22:58:46   3710s] (I)      Started Export ( Curr Mem: 1409.82 MB )
[01/16 22:58:46   3710s] [NR-eGR]                  Length (um)  Vias 
[01/16 22:58:46   3710s] [NR-eGR] -----------------------------------
[01/16 22:58:46   3710s] [NR-eGR]  Metal1   (1H)             0    78 
[01/16 22:58:46   3710s] [NR-eGR]  Metal2   (2V)            70    97 
[01/16 22:58:46   3710s] [NR-eGR]  Metal3   (3H)            83     0 
[01/16 22:58:46   3710s] [NR-eGR]  Metal4   (4V)             0     0 
[01/16 22:58:46   3710s] [NR-eGR]  Metal5   (5H)             0     0 
[01/16 22:58:46   3710s] [NR-eGR]  Metal6   (6V)             0     0 
[01/16 22:58:46   3710s] [NR-eGR]  Metal7   (7H)             0     0 
[01/16 22:58:46   3710s] [NR-eGR]  Metal8   (8V)             0     0 
[01/16 22:58:46   3710s] [NR-eGR]  Metal9   (9H)             0     0 
[01/16 22:58:46   3710s] [NR-eGR]  Metal10  (10V)            0     0 
[01/16 22:58:46   3710s] [NR-eGR]  Metal11  (11H)            0     0 
[01/16 22:58:46   3710s] [NR-eGR] -----------------------------------
[01/16 22:58:46   3710s] [NR-eGR]           Total          153   175 
[01/16 22:58:46   3710s] [NR-eGR] --------------------------------------------------------------------------
[01/16 22:58:46   3710s] [NR-eGR] Total half perimeter of net bounding box: 295um
[01/16 22:58:46   3710s] [NR-eGR] Total length: 153um, number of vias: 175
[01/16 22:58:46   3710s] [NR-eGR] --------------------------------------------------------------------------
[01/16 22:58:46   3710s] [NR-eGR] Total eGR-routed clock nets wire length: 27um, number of vias: 18
[01/16 22:58:46   3710s] [NR-eGR] --------------------------------------------------------------------------
[01/16 22:58:46   3710s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1409.82 MB )
[01/16 22:58:46   3710s] Early Global Route wiring runtime: 0.00 seconds, mem = 1409.8M
[01/16 22:58:46   3710s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.004, MEM:1409.8M, EPOCH TIME: 1737048526.336486
[01/16 22:58:46   3710s] 0 delay mode for cte disabled.
[01/16 22:58:46   3710s] SKP cleared!
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s] *** Finished incrementalPlace (cpu=0:00:00.0, real=0:00:00.0)***
[01/16 22:58:46   3710s] Tdgp not successfully inited but do clear! skip clearing
[01/16 22:58:46   3710s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1401.8M **
[01/16 22:58:46   3710s] AAE DB initialization (MEM=1416.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/16 22:58:46   3710s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/16 22:58:46   3710s] VSMManager cleared!
[01/16 22:58:46   3710s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:01.5/0:00:02.6 (0.6), totSession cpu/real = 1:01:50.5/4:02:13.1 (0.3), mem = 1416.2M
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s] =============================================================================================
[01/16 22:58:46   3710s]  Step TAT Report for GlobalPlace #1                                             21.10-p004_1
[01/16 22:58:46   3710s] =============================================================================================
[01/16 22:58:46   3710s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/16 22:58:46   3710s] ---------------------------------------------------------------------------------------------
[01/16 22:58:46   3710s] [ CellServerInit         ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[01/16 22:58:46   3710s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:46   3710s] [ MISC                   ]          0:00:02.5  (  99.1 % )     0:00:02.5 /  0:00:01.5    0.6
[01/16 22:58:46   3710s] ---------------------------------------------------------------------------------------------
[01/16 22:58:46   3710s]  GlobalPlace #1 TOTAL               0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:01.5    0.6
[01/16 22:58:46   3710s] ---------------------------------------------------------------------------------------------
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s] Enable CTE adjustment.
[01/16 22:58:46   3710s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1221.6M, totSessionCpu=1:01:50 **
[01/16 22:58:46   3710s] **WARN: (IMPOPT-576):	10 nets have unplaced terms. 
[01/16 22:58:46   3710s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/16 22:58:46   3710s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:46   3710s] [EEQ-INFO] #EEQ #Cell
[01/16 22:58:46   3710s] [EEQ-INFO] 1    567
[01/16 22:58:46   3710s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 567(567)
[01/16 22:58:46   3710s] *** InitOpt #1 [begin] : totSession cpu/real = 1:01:50.5/4:02:13.1 (0.3), mem = 1416.2M
[01/16 22:58:46   3710s] GigaOpt running with 1 threads.
[01/16 22:58:46   3710s] Info: 1 threads available for lower-level modules during optimization.
[01/16 22:58:46   3710s] OPERPROF: Starting DPlace-Init at level 1, MEM:1416.2M, EPOCH TIME: 1737048526.773268
[01/16 22:58:46   3710s] z: 2, totalTracks: 1
[01/16 22:58:46   3710s] z: 4, totalTracks: 1
[01/16 22:58:46   3710s] z: 6, totalTracks: 1
[01/16 22:58:46   3710s] z: 8, totalTracks: 1
[01/16 22:58:46   3710s] #spOpts: minPadR=1.1 
[01/16 22:58:46   3710s] All LLGs are deleted
[01/16 22:58:46   3710s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1416.2M, EPOCH TIME: 1737048526.775969
[01/16 22:58:46   3710s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1416.2M, EPOCH TIME: 1737048526.776392
[01/16 22:58:46   3710s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1416.2M, EPOCH TIME: 1737048526.776539
[01/16 22:58:46   3710s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1416.2M, EPOCH TIME: 1737048526.777757
[01/16 22:58:46   3710s] Core basic site is CoreSite
[01/16 22:58:46   3710s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1416.2M, EPOCH TIME: 1737048526.791830
[01/16 22:58:46   3710s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1416.2M, EPOCH TIME: 1737048526.795297
[01/16 22:58:46   3710s] Fast DP-INIT is on for default
[01/16 22:58:46   3710s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 22:58:46   3710s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1416.2M, EPOCH TIME: 1737048526.796236
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:46   3710s] OPERPROF:     Starting CMU at level 3, MEM:1416.2M, EPOCH TIME: 1737048526.796364
[01/16 22:58:46   3710s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1416.2M, EPOCH TIME: 1737048526.796582
[01/16 22:58:46   3710s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1416.2M, EPOCH TIME: 1737048526.796636
[01/16 22:58:46   3710s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1416.2MB).
[01/16 22:58:46   3710s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:1416.2M, EPOCH TIME: 1737048526.796737
[01/16 22:58:46   3710s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1416.2M, EPOCH TIME: 1737048526.796837
[01/16 22:58:46   3710s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1416.2M, EPOCH TIME: 1737048526.797917
[01/16 22:58:46   3710s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:46   3710s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:46   3710s] LayerId::1 widthSet size::4
[01/16 22:58:46   3710s] LayerId::2 widthSet size::4
[01/16 22:58:46   3710s] LayerId::3 widthSet size::4
[01/16 22:58:46   3710s] LayerId::4 widthSet size::4
[01/16 22:58:46   3710s] LayerId::5 widthSet size::4
[01/16 22:58:46   3710s] LayerId::6 widthSet size::4
[01/16 22:58:46   3710s] LayerId::7 widthSet size::5
[01/16 22:58:46   3710s] LayerId::8 widthSet size::5
[01/16 22:58:46   3710s] LayerId::9 widthSet size::5
[01/16 22:58:46   3710s] LayerId::10 widthSet size::4
[01/16 22:58:46   3710s] LayerId::11 widthSet size::3
[01/16 22:58:46   3710s] Updating RC grid for preRoute extraction ...
[01/16 22:58:46   3710s] eee: pegSigSF::1.070000
[01/16 22:58:46   3710s] Initializing multi-corner capacitance tables ... 
[01/16 22:58:46   3710s] Initializing multi-corner resistance tables ...
[01/16 22:58:46   3710s] Creating RPSQ from WeeR and WRes ...
[01/16 22:58:46   3710s] eee: l::1 avDens::0.029955 usedTrk::5.391813 availTrk::180.000000 sigTrk::5.391813
[01/16 22:58:46   3710s] eee: l::2 avDens::0.023925 usedTrk::4.091228 availTrk::171.000000 sigTrk::4.091228
[01/16 22:58:46   3710s] eee: l::3 avDens::0.027031 usedTrk::4.865497 availTrk::180.000000 sigTrk::4.865497
[01/16 22:58:46   3710s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:46   3710s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:46   3710s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:46   3710s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:46   3710s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:46   3710s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:46   3710s] eee: l::10 avDens::0.087548 usedTrk::5.988304 availTrk::68.400000 sigTrk::5.988304
[01/16 22:58:46   3710s] eee: l::11 avDens::0.060429 usedTrk::4.350877 availTrk::72.000000 sigTrk::4.350877
[01/16 22:58:46   3710s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:46   3710s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 22:58:46   3710s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s] Creating Lib Analyzer ...
[01/16 22:58:46   3710s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:46   3710s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[01/16 22:58:46   3710s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[01/16 22:58:46   3710s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/16 22:58:46   3710s] 
[01/16 22:58:46   3710s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 22:58:47   3711s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:51 mem=1424.2M
[01/16 22:58:47   3711s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:51 mem=1424.2M
[01/16 22:58:47   3711s] Creating Lib Analyzer, finished. 
[01/16 22:58:47   3711s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[01/16 22:58:47   3711s] Type 'man IMPOPT-665' for more detail.
[01/16 22:58:47   3711s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[01/16 22:58:47   3711s] Type 'man IMPOPT-665' for more detail.
[01/16 22:58:47   3711s] **WARN: (IMPOPT-665):	count[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/16 22:58:47   3711s] Type 'man IMPOPT-665' for more detail.
[01/16 22:58:47   3711s] **WARN: (IMPOPT-665):	count[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/16 22:58:47   3711s] Type 'man IMPOPT-665' for more detail.
[01/16 22:58:47   3711s] **WARN: (IMPOPT-665):	count[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/16 22:58:47   3711s] Type 'man IMPOPT-665' for more detail.
[01/16 22:58:47   3711s] **WARN: (IMPOPT-665):	count[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/16 22:58:47   3711s] Type 'man IMPOPT-665' for more detail.
[01/16 22:58:47   3711s] **WARN: (IMPOPT-665):	count[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/16 22:58:47   3711s] Type 'man IMPOPT-665' for more detail.
[01/16 22:58:47   3711s] **WARN: (IMPOPT-665):	count[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/16 22:58:47   3711s] Type 'man IMPOPT-665' for more detail.
[01/16 22:58:47   3711s] **WARN: (IMPOPT-665):	count[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/16 22:58:47   3711s] Type 'man IMPOPT-665' for more detail.
[01/16 22:58:47   3711s] **WARN: (IMPOPT-665):	count[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[01/16 22:58:47   3711s] Type 'man IMPOPT-665' for more detail.
[01/16 22:58:47   3711s] AAE DB initialization (MEM=1426.2 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/16 22:58:47   3711s] #optDebug: fT-S <1 2 3 1 0>
[01/16 22:58:47   3711s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/16 22:58:47   3711s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/16 22:58:47   3711s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1230.1M, totSessionCpu=1:01:51 **
[01/16 22:58:47   3711s] *** optDesign -preCTS ***
[01/16 22:58:47   3711s] DRC Margin: user margin 0.0; extra margin 0.2
[01/16 22:58:47   3711s] Setup Target Slack: user slack 0; extra slack 0.0
[01/16 22:58:47   3711s] Hold Target Slack: user slack 0
[01/16 22:58:47   3711s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/16 22:58:47   3711s] Type 'man IMPOPT-3195' for more detail.
[01/16 22:58:47   3711s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1426.2M, EPOCH TIME: 1737048527.444522
[01/16 22:58:47   3711s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1426.2M, EPOCH TIME: 1737048527.460260
[01/16 22:58:47   3711s] Multi-VT timing optimization disabled based on library information.
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] TimeStamp Deleting Cell Server Begin ...
[01/16 22:58:47   3711s] Deleting Lib Analyzer.
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] TimeStamp Deleting Cell Server End ...
[01/16 22:58:47   3711s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/16 22:58:47   3711s] Summary for sequential cells identification: 
[01/16 22:58:47   3711s]   Identified SBFF number: 104
[01/16 22:58:47   3711s]   Identified MBFF number: 0
[01/16 22:58:47   3711s]   Identified SB Latch number: 0
[01/16 22:58:47   3711s]   Identified MB Latch number: 0
[01/16 22:58:47   3711s]   Not identified SBFF number: 16
[01/16 22:58:47   3711s]   Not identified MBFF number: 0
[01/16 22:58:47   3711s]   Not identified SB Latch number: 0
[01/16 22:58:47   3711s]   Not identified MB Latch number: 0
[01/16 22:58:47   3711s]   Number of sequential cells which are not FFs: 32
[01/16 22:58:47   3711s]  Visiting view : wc
[01/16 22:58:47   3711s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[01/16 22:58:47   3711s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/16 22:58:47   3711s]  Visiting view : bc
[01/16 22:58:47   3711s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[01/16 22:58:47   3711s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/16 22:58:47   3711s] TLC MultiMap info (StdDelay):
[01/16 22:58:47   3711s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/16 22:58:47   3711s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[01/16 22:58:47   3711s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/16 22:58:47   3711s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[01/16 22:58:47   3711s]  Setting StdDelay to: 36.8ps
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] TimeStamp Deleting Cell Server Begin ...
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] TimeStamp Deleting Cell Server End ...
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] Creating Lib Analyzer ...
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/16 22:58:47   3711s] Summary for sequential cells identification: 
[01/16 22:58:47   3711s]   Identified SBFF number: 104
[01/16 22:58:47   3711s]   Identified MBFF number: 0
[01/16 22:58:47   3711s]   Identified SB Latch number: 0
[01/16 22:58:47   3711s]   Identified MB Latch number: 0
[01/16 22:58:47   3711s]   Not identified SBFF number: 16
[01/16 22:58:47   3711s]   Not identified MBFF number: 0
[01/16 22:58:47   3711s]   Not identified SB Latch number: 0
[01/16 22:58:47   3711s]   Not identified MB Latch number: 0
[01/16 22:58:47   3711s]   Number of sequential cells which are not FFs: 32
[01/16 22:58:47   3711s]  Visiting view : wc
[01/16 22:58:47   3711s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[01/16 22:58:47   3711s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[01/16 22:58:47   3711s]  Visiting view : bc
[01/16 22:58:47   3711s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[01/16 22:58:47   3711s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[01/16 22:58:47   3711s] TLC MultiMap info (StdDelay):
[01/16 22:58:47   3711s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/16 22:58:47   3711s]   : min_delay + min_timing + 1 + rccorners := 13ps
[01/16 22:58:47   3711s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/16 22:58:47   3711s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[01/16 22:58:47   3711s]  Setting StdDelay to: 38.8ps
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/16 22:58:47   3711s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:47   3711s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/16 22:58:47   3711s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/16 22:58:47   3711s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 22:58:47   3711s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:52 mem=1428.2M
[01/16 22:58:47   3711s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:52 mem=1428.2M
[01/16 22:58:47   3711s] Creating Lib Analyzer, finished. 
[01/16 22:58:47   3711s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1428.2M, EPOCH TIME: 1737048527.955241
[01/16 22:58:47   3711s] All LLGs are deleted
[01/16 22:58:47   3711s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1428.2M, EPOCH TIME: 1737048527.955302
[01/16 22:58:47   3711s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1428.2M, EPOCH TIME: 1737048527.955358
[01/16 22:58:47   3711s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1426.2M, EPOCH TIME: 1737048527.955511
[01/16 22:58:47   3711s] ### Creating LA Mngr. totSessionCpu=1:01:52 mem=1426.2M
[01/16 22:58:47   3711s] ### Creating LA Mngr, finished. totSessionCpu=1:01:52 mem=1426.2M
[01/16 22:58:47   3711s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1426.21 MB )
[01/16 22:58:47   3711s] (I)      ==================== Layers =====================
[01/16 22:58:47   3711s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:47   3711s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/16 22:58:47   3711s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:47   3711s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/16 22:58:47   3711s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/16 22:58:47   3711s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:47   3711s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/16 22:58:47   3711s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/16 22:58:47   3711s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/16 22:58:47   3711s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/16 22:58:47   3711s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/16 22:58:47   3711s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/16 22:58:47   3711s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/16 22:58:47   3711s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/16 22:58:47   3711s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/16 22:58:47   3711s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/16 22:58:47   3711s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/16 22:58:47   3711s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/16 22:58:47   3711s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/16 22:58:47   3711s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/16 22:58:47   3711s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:47   3711s] (I)      Started Import and model ( Curr Mem: 1426.21 MB )
[01/16 22:58:47   3711s] (I)      Default power domain name = counter
[01/16 22:58:47   3711s] .Number of ignored instance 0
[01/16 22:58:47   3711s] (I)      Number of inbound cells 0
[01/16 22:58:47   3711s] (I)      Number of opened ILM blockages 0
[01/16 22:58:47   3711s] (I)      Number of instances temporarily fixed by detailed placement 0
[01/16 22:58:47   3711s] (I)      numMoveCells=21, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[01/16 22:58:47   3711s] (I)      cell height: 3420, count: 21
[01/16 22:58:47   3711s] (I)      Number of nets = 24 ( 0 ignored )
[01/16 22:58:47   3711s] (I)      Read rows... (mem=1426.2M)
[01/16 22:58:47   3711s] (I)      Done Read rows (cpu=0.000s, mem=1426.2M)
[01/16 22:58:47   3711s] (I)      Identified Clock instances: Flop 8, Clock buffer/inverter 0, Gate 0, Logic 0
[01/16 22:58:47   3711s] (I)      Read module constraints... (mem=1426.2M)
[01/16 22:58:47   3711s] (I)      Done Read module constraints (cpu=0.000s, mem=1426.2M)
[01/16 22:58:47   3711s] (I)      == Non-default Options ==
[01/16 22:58:47   3711s] (I)      Maximum routing layer                              : 11
[01/16 22:58:47   3711s] (I)      Buffering-aware routing                            : true
[01/16 22:58:47   3711s] (I)      Spread congestion away from blockages              : true
[01/16 22:58:47   3711s] (I)      Number of threads                                  : 1
[01/16 22:58:47   3711s] (I)      Overflow penalty cost                              : 10
[01/16 22:58:47   3711s] (I)      Punch through distance                             : 370.876000
[01/16 22:58:47   3711s] (I)      Source-to-sink ratio                               : 0.300000
[01/16 22:58:47   3711s] (I)      Method to set GCell size                           : row
[01/16 22:58:47   3711s] (I)      Counted 139 PG shapes. We will not process PG shapes layer by layer.
[01/16 22:58:47   3711s] (I)      Use row-based GCell size
[01/16 22:58:47   3711s] (I)      Use row-based GCell align
[01/16 22:58:47   3711s] (I)      layer 0 area = 80000
[01/16 22:58:47   3711s] (I)      layer 1 area = 80000
[01/16 22:58:47   3711s] (I)      layer 2 area = 80000
[01/16 22:58:47   3711s] (I)      layer 3 area = 80000
[01/16 22:58:47   3711s] (I)      layer 4 area = 80000
[01/16 22:58:47   3711s] (I)      layer 5 area = 80000
[01/16 22:58:47   3711s] (I)      layer 6 area = 80000
[01/16 22:58:47   3711s] (I)      layer 7 area = 80000
[01/16 22:58:47   3711s] (I)      layer 8 area = 80000
[01/16 22:58:47   3711s] (I)      layer 9 area = 400000
[01/16 22:58:47   3711s] (I)      layer 10 area = 400000
[01/16 22:58:47   3711s] (I)      GCell unit size   : 3420
[01/16 22:58:47   3711s] (I)      GCell multiplier  : 1
[01/16 22:58:47   3711s] (I)      GCell row height  : 3420
[01/16 22:58:47   3711s] (I)      Actual row height : 3420
[01/16 22:58:47   3711s] (I)      GCell align ref   : 10000 10260
[01/16 22:58:47   3711s] [NR-eGR] Track table information for default rule: 
[01/16 22:58:47   3711s] [NR-eGR] Metal1 has no routable track
[01/16 22:58:47   3711s] [NR-eGR] Metal2 has single uniform track structure
[01/16 22:58:47   3711s] [NR-eGR] Metal3 has single uniform track structure
[01/16 22:58:47   3711s] [NR-eGR] Metal4 has single uniform track structure
[01/16 22:58:47   3711s] [NR-eGR] Metal5 has single uniform track structure
[01/16 22:58:47   3711s] [NR-eGR] Metal6 has single uniform track structure
[01/16 22:58:47   3711s] [NR-eGR] Metal7 has single uniform track structure
[01/16 22:58:47   3711s] [NR-eGR] Metal8 has single uniform track structure
[01/16 22:58:47   3711s] [NR-eGR] Metal9 has single uniform track structure
[01/16 22:58:47   3711s] [NR-eGR] Metal10 has single uniform track structure
[01/16 22:58:47   3711s] [NR-eGR] Metal11 has single uniform track structure
[01/16 22:58:47   3711s] (I)      ==================== Default via =====================
[01/16 22:58:47   3711s] (I)      +----+------------------+----------------------------+
[01/16 22:58:47   3711s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/16 22:58:47   3711s] (I)      +----+------------------+----------------------------+
[01/16 22:58:47   3711s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/16 22:58:47   3711s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/16 22:58:47   3711s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/16 22:58:47   3711s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/16 22:58:47   3711s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/16 22:58:47   3711s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/16 22:58:47   3711s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/16 22:58:47   3711s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/16 22:58:47   3711s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/16 22:58:47   3711s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/16 22:58:47   3711s] (I)      +----+------------------+----------------------------+
[01/16 22:58:47   3711s] [NR-eGR] Read 224 PG shapes
[01/16 22:58:47   3711s] [NR-eGR] Read 0 clock shapes
[01/16 22:58:47   3711s] [NR-eGR] Read 0 other shapes
[01/16 22:58:47   3711s] [NR-eGR] #Routing Blockages  : 0
[01/16 22:58:47   3711s] [NR-eGR] #Instance Blockages : 0
[01/16 22:58:47   3711s] [NR-eGR] #PG Blockages       : 224
[01/16 22:58:47   3711s] [NR-eGR] #Halo Blockages     : 0
[01/16 22:58:47   3711s] [NR-eGR] #Boundary Blockages : 0
[01/16 22:58:47   3711s] [NR-eGR] #Clock Blockages    : 0
[01/16 22:58:47   3711s] [NR-eGR] #Other Blockages    : 0
[01/16 22:58:47   3711s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/16 22:58:47   3711s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/16 22:58:47   3711s] [NR-eGR] Read 24 nets ( ignored 0 )
[01/16 22:58:47   3711s] (I)      early_global_route_priority property id does not exist.
[01/16 22:58:47   3711s] (I)      Read Num Blocks=224  Num Prerouted Wires=0  Num CS=0
[01/16 22:58:47   3711s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:47   3711s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:47   3711s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:47   3711s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:47   3711s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:47   3711s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:47   3711s] (I)      Layer 7 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:47   3711s] (I)      Layer 8 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:47   3711s] (I)      Layer 9 (V) : #blockages 40 : #preroutes 0
[01/16 22:58:47   3711s] (I)      Layer 10 (H) : #blockages 24 : #preroutes 0
[01/16 22:58:47   3711s] (I)      Number of ignored nets                =      0
[01/16 22:58:47   3711s] (I)      Number of connected nets              =      0
[01/16 22:58:47   3711s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/16 22:58:47   3711s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/16 22:58:47   3711s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/16 22:58:47   3711s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/16 22:58:47   3711s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/16 22:58:47   3711s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/16 22:58:47   3711s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/16 22:58:47   3711s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/16 22:58:47   3711s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/16 22:58:47   3711s] (I)      Constructing bin map
[01/16 22:58:47   3711s] (I)      Initialize bin information with width=6840 height=6840
[01/16 22:58:47   3711s] (I)      Done constructing bin map
[01/16 22:58:47   3711s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/16 22:58:47   3711s] (I)      Ndr track 0 does not exist
[01/16 22:58:47   3711s] (I)      ---------------------Grid Graph Info--------------------
[01/16 22:58:47   3711s] (I)      Routing area        : (0, 0) - (50400, 34200)
[01/16 22:58:47   3711s] (I)      Core area           : (10000, 10260) - (40400, 23940)
[01/16 22:58:47   3711s] (I)      Site width          :   400  (dbu)
[01/16 22:58:47   3711s] (I)      Row height          :  3420  (dbu)
[01/16 22:58:47   3711s] (I)      GCell row height    :  3420  (dbu)
[01/16 22:58:47   3711s] (I)      GCell width         :  3420  (dbu)
[01/16 22:58:47   3711s] (I)      GCell height        :  3420  (dbu)
[01/16 22:58:47   3711s] (I)      Grid                :    14    10    11
[01/16 22:58:47   3711s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/16 22:58:47   3711s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/16 22:58:47   3711s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/16 22:58:47   3711s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/16 22:58:47   3711s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/16 22:58:47   3711s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/16 22:58:47   3711s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/16 22:58:47   3711s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/16 22:58:47   3711s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/16 22:58:47   3711s] (I)      Total num of tracks :     0   126    90   126    90   126    90   126    90    49    35
[01/16 22:58:47   3711s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/16 22:58:47   3711s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/16 22:58:47   3711s] (I)      --------------------------------------------------------
[01/16 22:58:47   3711s] 
[01/16 22:58:47   3711s] [NR-eGR] ============ Routing rule table ============
[01/16 22:58:47   3711s] [NR-eGR] Rule id: 0  Nets: 24
[01/16 22:58:47   3711s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/16 22:58:47   3711s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/16 22:58:47   3711s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/16 22:58:47   3711s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/16 22:58:47   3711s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/16 22:58:47   3711s] [NR-eGR] ========================================
[01/16 22:58:47   3711s] [NR-eGR] 
[01/16 22:58:47   3711s] (I)      =============== Blocked Tracks ===============
[01/16 22:58:47   3711s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:47   3711s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/16 22:58:47   3711s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:47   3711s] (I)      |     1 |       0 |        0 |         0.00% |
[01/16 22:58:47   3711s] (I)      |     2 |    1260 |       92 |         7.30% |
[01/16 22:58:47   3711s] (I)      |     3 |    1260 |       28 |         2.22% |
[01/16 22:58:47   3711s] (I)      |     4 |    1260 |       92 |         7.30% |
[01/16 22:58:47   3711s] (I)      |     5 |    1260 |       28 |         2.22% |
[01/16 22:58:47   3711s] (I)      |     6 |    1260 |       92 |         7.30% |
[01/16 22:58:47   3711s] (I)      |     7 |    1260 |       28 |         2.22% |
[01/16 22:58:47   3711s] (I)      |     8 |    1260 |       92 |         7.30% |
[01/16 22:58:47   3711s] (I)      |     9 |    1260 |       56 |         4.44% |
[01/16 22:58:47   3711s] (I)      |    10 |     490 |      114 |        23.27% |
[01/16 22:58:47   3711s] (I)      |    11 |     490 |      122 |        24.90% |
[01/16 22:58:47   3711s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:47   3711s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1426.21 MB )
[01/16 22:58:47   3711s] (I)      Reset routing kernel
[01/16 22:58:47   3711s] (I)      Started Global Routing ( Curr Mem: 1426.21 MB )
[01/16 22:58:47   3711s] (I)      totalPins=78  totalGlobalPin=69 (88.46%)
[01/16 22:58:47   3711s] (I)      total 2D Cap : 10614 = (5310 H, 5304 V)
[01/16 22:58:47   3711s] (I)      #blocked areas for congestion spreading : 0
[01/16 22:58:47   3711s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 11]
[01/16 22:58:47   3711s] (I)      
[01/16 22:58:47   3711s] (I)      ============  Phase 1a Route ============
[01/16 22:58:47   3711s] (I)      Usage: 82 = (45 H, 37 V) = (0.85% H, 0.70% V) = (7.695e+01um H, 6.327e+01um V)
[01/16 22:58:47   3711s] (I)      
[01/16 22:58:47   3711s] (I)      ============  Phase 1b Route ============
[01/16 22:58:47   3711s] (I)      Usage: 82 = (45 H, 37 V) = (0.85% H, 0.70% V) = (7.695e+01um H, 6.327e+01um V)
[01/16 22:58:47   3711s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.402200e+02um
[01/16 22:58:47   3711s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/16 22:58:47   3711s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/16 22:58:47   3711s] (I)      
[01/16 22:58:47   3711s] (I)      ============  Phase 1c Route ============
[01/16 22:58:47   3711s] (I)      Usage: 82 = (45 H, 37 V) = (0.85% H, 0.70% V) = (7.695e+01um H, 6.327e+01um V)
[01/16 22:58:47   3711s] (I)      
[01/16 22:58:47   3711s] (I)      ============  Phase 1d Route ============
[01/16 22:58:47   3711s] (I)      Usage: 82 = (45 H, 37 V) = (0.85% H, 0.70% V) = (7.695e+01um H, 6.327e+01um V)
[01/16 22:58:47   3711s] (I)      
[01/16 22:58:47   3711s] (I)      ============  Phase 1e Route ============
[01/16 22:58:47   3711s] (I)      Usage: 82 = (45 H, 37 V) = (0.85% H, 0.70% V) = (7.695e+01um H, 6.327e+01um V)
[01/16 22:58:47   3711s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.402200e+02um
[01/16 22:58:47   3711s] (I)      
[01/16 22:58:47   3711s] (I)      ============  Phase 1l Route ============
[01/16 22:58:47   3711s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/16 22:58:47   3711s] (I)      Layer  2:       1109        62         0           0        1077    ( 0.00%) 
[01/16 22:58:47   3711s] (I)      Layer  3:       1150        45         0           0        1170    ( 0.00%) 
[01/16 22:58:47   3711s] (I)      Layer  4:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:47   3711s] (I)      Layer  5:       1150         0         0           0        1170    ( 0.00%) 
[01/16 22:58:47   3711s] (I)      Layer  6:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:47   3711s] (I)      Layer  7:       1150         0         0           0        1170    ( 0.00%) 
[01/16 22:58:47   3711s] (I)      Layer  8:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:47   3711s] (I)      Layer  9:       1140         0         0           0        1170    ( 0.00%) 
[01/16 22:58:47   3711s] (I)      Layer 10:        333         0         0          41         390    ( 9.52%) 
[01/16 22:58:47   3711s] (I)      Layer 11:        338         0         0          79         389    (16.92%) 
[01/16 22:58:47   3711s] (I)      Total:          9697       107         0         120        9765    ( 1.21%) 
[01/16 22:58:47   3711s] (I)      
[01/16 22:58:47   3711s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/16 22:58:47   3711s] [NR-eGR]                        OverCon            
[01/16 22:58:47   3711s] [NR-eGR]                         #Gcell     %Gcell
[01/16 22:58:47   3711s] [NR-eGR]        Layer             (1-0)    OverCon
[01/16 22:58:47   3711s] [NR-eGR] ----------------------------------------------
[01/16 22:58:47   3711s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR] ----------------------------------------------
[01/16 22:58:47   3711s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/16 22:58:47   3711s] [NR-eGR] 
[01/16 22:58:47   3711s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1426.21 MB )
[01/16 22:58:47   3711s] (I)      total 2D Cap : 10646 = (5326 H, 5320 V)
[01/16 22:58:47   3711s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/16 22:58:47   3711s] (I)      ============= Track Assignment ============
[01/16 22:58:47   3711s] (I)      Started Track Assignment (1T) ( Curr Mem: 1426.21 MB )
[01/16 22:58:47   3711s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/16 22:58:47   3711s] (I)      Run Multi-thread track assignment
[01/16 22:58:47   3711s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1426.21 MB )
[01/16 22:58:47   3711s] (I)      Started Export ( Curr Mem: 1426.21 MB )
[01/16 22:58:47   3711s] [NR-eGR]                  Length (um)  Vias 
[01/16 22:58:47   3711s] [NR-eGR] -----------------------------------
[01/16 22:58:47   3711s] [NR-eGR]  Metal1   (1H)             0    78 
[01/16 22:58:47   3711s] [NR-eGR]  Metal2   (2V)            70    96 
[01/16 22:58:47   3711s] [NR-eGR]  Metal3   (3H)            83     2 
[01/16 22:58:47   3711s] [NR-eGR]  Metal4   (4V)             0     0 
[01/16 22:58:47   3711s] [NR-eGR]  Metal5   (5H)             0     0 
[01/16 22:58:47   3711s] [NR-eGR]  Metal6   (6V)             0     0 
[01/16 22:58:47   3711s] [NR-eGR]  Metal7   (7H)             0     0 
[01/16 22:58:47   3711s] [NR-eGR]  Metal8   (8V)             0     0 
[01/16 22:58:47   3711s] [NR-eGR]  Metal9   (9H)             0     0 
[01/16 22:58:47   3711s] [NR-eGR]  Metal10  (10V)            0     0 
[01/16 22:58:47   3711s] [NR-eGR]  Metal11  (11H)            0     0 
[01/16 22:58:47   3711s] [NR-eGR] -----------------------------------
[01/16 22:58:47   3711s] [NR-eGR]           Total          153   176 
[01/16 22:58:47   3711s] [NR-eGR] --------------------------------------------------------------------------
[01/16 22:58:47   3711s] [NR-eGR] Total half perimeter of net bounding box: 295um
[01/16 22:58:47   3711s] [NR-eGR] Total length: 153um, number of vias: 176
[01/16 22:58:47   3711s] [NR-eGR] --------------------------------------------------------------------------
[01/16 22:58:47   3711s] [NR-eGR] Total eGR-routed clock nets wire length: 27um, number of vias: 20
[01/16 22:58:47   3711s] [NR-eGR] --------------------------------------------------------------------------
[01/16 22:58:47   3711s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1426.21 MB )
[01/16 22:58:47   3711s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1426.21 MB )
[01/16 22:58:47   3711s] (I)      ===================================== Runtime Summary ======================================
[01/16 22:58:47   3711s] (I)       Step                                             %     Start    Finish      Real       CPU 
[01/16 22:58:47   3711s] (I)      --------------------------------------------------------------------------------------------
[01/16 22:58:47   3711s] (I)       Early Global Route kernel                  100.00%  1.64 sec  1.66 sec  0.02 sec  0.02 sec 
[01/16 22:58:47   3711s] (I)       +-Import and model                          30.55%  1.64 sec  1.65 sec  0.01 sec  0.01 sec 
[01/16 22:58:47   3711s] (I)       | +-Create place DB                          2.57%  1.64 sec  1.64 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | +-Import place data                      2.14%  1.64 sec  1.64 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Read instances and placement         0.37%  1.64 sec  1.64 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Read nets                            0.18%  1.64 sec  1.64 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Create route DB                         16.13%  1.64 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | +-Import route data (1T)                14.89%  1.64 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Read blockages ( Layer 2-11 )        3.43%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | | +-Read routing blockages             0.01%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | | +-Read instance blockages            0.06%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | | +-Read PG blockages                  0.24%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | | +-Read clock blockages               0.09%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | | +-Read other blockages               0.09%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | | +-Read boundary cut boxes            0.01%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Read blackboxes                      0.07%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Read prerouted                       0.24%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Read unlegalized nets                0.02%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Read nets                            0.25%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Set up via pillars                   0.02%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Initialize 3D grid graph             0.04%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Model blockage capacity              1.40%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | | +-Initialize 3D capacity             0.89%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Read aux data                            0.20%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Others data preparation                  0.23%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Create route kernel                      9.12%  1.65 sec  1.65 sec  0.00 sec  0.01 sec 
[01/16 22:58:47   3711s] (I)       +-Global Routing                            29.82%  1.65 sec  1.66 sec  0.01 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Initialization                           0.14%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Net group 1                             25.01%  1.65 sec  1.66 sec  0.01 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | +-Generate topology                      0.20%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | +-Phase 1a                               2.14%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Pattern routing (1T)                 0.77%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Add via demand to 2D                 0.06%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | +-Phase 1b                               0.22%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | +-Phase 1c                               0.08%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | +-Phase 1d                               0.07%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | +-Phase 1e                               1.24%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Route legalization                   0.46%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | | +-Legalize Reach Aware Violations    0.03%  1.65 sec  1.65 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | +-Phase 1l                              16.34%  1.65 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | | +-Layer assignment (1T)               15.67%  1.65 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Clean cong LA                            0.01%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       +-Export 3D cong map                         1.10%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Export 2D cong map                       0.31%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       +-Extract Global 3D Wires                    0.03%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       +-Track Assignment (1T)                      3.11%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Initialization                           0.10%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Track Assignment Kernel                  1.66%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Free Memory                              0.01%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       +-Export                                    12.16%  1.66 sec  1.66 sec  0.00 sec  0.01 sec 
[01/16 22:58:47   3711s] (I)       | +-Export DB wires                          1.20%  1.66 sec  1.66 sec  0.00 sec  0.01 sec 
[01/16 22:58:47   3711s] (I)       | | +-Export all nets                        0.28%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | | +-Set wire vias                          0.06%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Report wirelength                        9.04%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Update net boxes                         0.16%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       | +-Update timing                            0.01%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)       +-Postprocess design                         3.14%  1.66 sec  1.66 sec  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)      ====================== Summary by functions ======================
[01/16 22:58:47   3711s] (I)       Lv  Step                                   %      Real       CPU 
[01/16 22:58:47   3711s] (I)      ------------------------------------------------------------------
[01/16 22:58:47   3711s] (I)        0  Early Global Route kernel        100.00%  0.02 sec  0.02 sec 
[01/16 22:58:47   3711s] (I)        1  Import and model                  30.55%  0.01 sec  0.01 sec 
[01/16 22:58:47   3711s] (I)        1  Global Routing                    29.82%  0.01 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        1  Export                            12.16%  0.00 sec  0.01 sec 
[01/16 22:58:47   3711s] (I)        1  Postprocess design                 3.14%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        1  Track Assignment (1T)              3.11%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        1  Export 3D cong map                 1.10%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        1  Extract Global 3D Wires            0.03%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Net group 1                       25.01%  0.01 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Create route DB                   16.13%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Create route kernel                9.12%  0.00 sec  0.01 sec 
[01/16 22:58:47   3711s] (I)        2  Report wirelength                  9.04%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Create place DB                    2.57%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Track Assignment Kernel            1.66%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Export DB wires                    1.20%  0.00 sec  0.01 sec 
[01/16 22:58:47   3711s] (I)        2  Export 2D cong map                 0.31%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Initialization                     0.24%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Others data preparation            0.23%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Read aux data                      0.20%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Update net boxes                   0.16%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Phase 1l                          16.34%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Import route data (1T)            14.89%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Import place data                  2.14%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Phase 1a                           2.14%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Phase 1e                           1.24%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Export all nets                    0.28%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Phase 1b                           0.22%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Generate topology                  0.20%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Phase 1c                           0.08%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Phase 1d                           0.07%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        3  Set wire vias                      0.06%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Layer assignment (1T)             15.67%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Read blockages ( Layer 2-11 )      3.43%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Model blockage capacity            1.40%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Pattern routing (1T)               0.77%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Route legalization                 0.46%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Read nets                          0.43%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Read instances and placement       0.37%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Read prerouted                     0.24%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Read blackboxes                    0.07%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Add via demand to 2D               0.06%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        4  Read unlegalized nets              0.02%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        5  Initialize 3D capacity             0.89%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        5  Read PG blockages                  0.24%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        5  Read clock blockages               0.09%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        5  Read other blockages               0.09%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        5  Read instance blockages            0.06%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        5  Legalize Reach Aware Violations    0.03%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[01/16 22:58:47   3711s] Extraction called for design 'counter' of instances=21 and nets=26 using extraction engine 'preRoute' .
[01/16 22:58:47   3711s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 22:58:47   3711s] Type 'man IMPEXT-3530' for more detail.
[01/16 22:58:47   3711s] PreRoute RC Extraction called for design counter.
[01/16 22:58:47   3711s] RC Extraction called in multi-corner(1) mode.
[01/16 22:58:47   3711s] RCMode: PreRoute
[01/16 22:58:47   3711s]       RC Corner Indexes            0   
[01/16 22:58:47   3711s] Capacitance Scaling Factor   : 1.00000 
[01/16 22:58:47   3711s] Resistance Scaling Factor    : 1.00000 
[01/16 22:58:47   3711s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 22:58:47   3711s] Clock Res. Scaling Factor    : 1.00000 
[01/16 22:58:47   3711s] Shrink Factor                : 0.90000
[01/16 22:58:47   3711s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 22:58:47   3711s] Using capacitance table file ...
[01/16 22:58:47   3711s] LayerId::1 widthSet size::4
[01/16 22:58:47   3711s] LayerId::2 widthSet size::4
[01/16 22:58:47   3711s] LayerId::3 widthSet size::4
[01/16 22:58:47   3711s] LayerId::4 widthSet size::4
[01/16 22:58:47   3711s] LayerId::5 widthSet size::4
[01/16 22:58:47   3711s] LayerId::6 widthSet size::4
[01/16 22:58:47   3711s] LayerId::7 widthSet size::5
[01/16 22:58:47   3711s] LayerId::8 widthSet size::5
[01/16 22:58:47   3711s] LayerId::9 widthSet size::5
[01/16 22:58:47   3711s] LayerId::10 widthSet size::4
[01/16 22:58:47   3711s] LayerId::11 widthSet size::3
[01/16 22:58:47   3711s] Updating RC grid for preRoute extraction ...
[01/16 22:58:47   3711s] eee: pegSigSF::1.070000
[01/16 22:58:47   3711s] Initializing multi-corner capacitance tables ... 
[01/16 22:58:48   3711s] Initializing multi-corner resistance tables ...
[01/16 22:58:48   3711s] Creating RPSQ from WeeR and WRes ...
[01/16 22:58:48   3711s] eee: l::1 avDens::0.029955 usedTrk::5.391813 availTrk::180.000000 sigTrk::5.391813
[01/16 22:58:48   3711s] eee: l::2 avDens::0.023925 usedTrk::4.091228 availTrk::171.000000 sigTrk::4.091228
[01/16 22:58:48   3711s] eee: l::3 avDens::0.026836 usedTrk::4.830409 availTrk::180.000000 sigTrk::4.830409
[01/16 22:58:48   3711s] eee: l::4 avDens::0.000130 usedTrk::0.011111 availTrk::85.500000 sigTrk::0.011111
[01/16 22:58:48   3711s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:48   3711s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:48   3711s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:48   3711s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:48   3711s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:48   3711s] eee: l::10 avDens::0.087548 usedTrk::5.988304 availTrk::68.400000 sigTrk::5.988304
[01/16 22:58:48   3711s] eee: l::11 avDens::0.060429 usedTrk::4.350877 availTrk::72.000000 sigTrk::4.350877
[01/16 22:58:48   3711s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 22:58:48   3711s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.001244 ; aWlH: 0.000000 ; Pmax: 0.804300 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[01/16 22:58:48   3711s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1426.207M)
[01/16 22:58:48   3711s] All LLGs are deleted
[01/16 22:58:48   3711s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1426.2M, EPOCH TIME: 1737048528.037887
[01/16 22:58:48   3711s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1426.2M, EPOCH TIME: 1737048528.038099
[01/16 22:58:48   3711s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1426.2M, EPOCH TIME: 1737048528.038157
[01/16 22:58:48   3711s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1426.2M, EPOCH TIME: 1737048528.038978
[01/16 22:58:48   3711s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1426.2M, EPOCH TIME: 1737048528.051963
[01/16 22:58:48   3711s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:1426.2M, EPOCH TIME: 1737048528.055863
[01/16 22:58:48   3711s] Fast DP-INIT is on for default
[01/16 22:58:48   3711s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1426.2M, EPOCH TIME: 1737048528.056899
[01/16 22:58:48   3711s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:1426.2M, EPOCH TIME: 1737048528.057021
[01/16 22:58:48   3711s] Starting delay calculation for Setup views
[01/16 22:58:48   3711s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/16 22:58:48   3711s] #################################################################################
[01/16 22:58:48   3711s] # Design Stage: PreRoute
[01/16 22:58:48   3711s] # Design Name: counter
[01/16 22:58:48   3711s] # Design Mode: 90nm
[01/16 22:58:48   3711s] # Analysis Mode: MMMC Non-OCV 
[01/16 22:58:48   3711s] # Parasitics Mode: No SPEF/RCDB 
[01/16 22:58:48   3711s] # Signoff Settings: SI Off 
[01/16 22:58:48   3711s] #################################################################################
[01/16 22:58:48   3711s] Calculate delays in BcWc mode...
[01/16 22:58:48   3711s] Topological Sorting (REAL = 0:00:00.0, MEM = 1451.8M, InitMEM = 1450.8M)
[01/16 22:58:48   3711s] Start delay calculation (fullDC) (1 T). (MEM=1451.81)
[01/16 22:58:48   3711s] Start AAE Lib Loading. (MEM=1451.81)
[01/16 22:58:48   3711s] End AAE Lib Loading. (MEM=1480.43 CPU=0:00:00.0 Real=0:00:00.0)
[01/16 22:58:48   3711s] End AAE Lib Interpolated Model. (MEM=1480.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 22:58:48   3711s] Total number of fetched objects 24
[01/16 22:58:48   3711s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 22:58:48   3711s] End delay calculation. (MEM=1552.81 CPU=0:00:00.0 REAL=0:00:00.0)
[01/16 22:58:48   3711s] End delay calculation (fullDC). (MEM=1535.27 CPU=0:00:00.1 REAL=0:00:00.0)
[01/16 22:58:48   3711s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1535.3M) ***
[01/16 22:58:48   3711s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=1:01:52 mem=1535.3M)
[01/16 22:58:48   3711s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  8.507  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.737%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1276.7M, totSessionCpu=1:01:52 **
[01/16 22:58:48   3711s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 1:01:51.9/4:02:14.5 (0.3), mem = 1509.5M
[01/16 22:58:48   3711s] 
[01/16 22:58:48   3711s] =============================================================================================
[01/16 22:58:48   3711s]  Step TAT Report for InitOpt #1                                                 21.10-p004_1
[01/16 22:58:48   3711s] =============================================================================================
[01/16 22:58:48   3711s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/16 22:58:48   3711s] ---------------------------------------------------------------------------------------------
[01/16 22:58:48   3711s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:48   3711s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/16 22:58:48   3711s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:48   3711s] [ CellServerInit         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.6
[01/16 22:58:48   3711s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  70.8 % )     0:00:01.0 /  0:00:01.0    1.0
[01/16 22:58:48   3711s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:48   3711s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:48   3711s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.7
[01/16 22:58:48   3711s] [ ExtractRC              ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.0    0.9
[01/16 22:58:48   3711s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/16 22:58:48   3711s] [ FullDelayCalc          ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.0
[01/16 22:58:48   3711s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:48   3711s] [ MISC                   ]          0:00:00.2  (  14.5 % )     0:00:00.2 /  0:00:00.2    1.1
[01/16 22:58:48   3711s] ---------------------------------------------------------------------------------------------
[01/16 22:58:48   3711s]  InitOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[01/16 22:58:48   3711s] ---------------------------------------------------------------------------------------------
[01/16 22:58:48   3711s] 
[01/16 22:58:48   3711s] ** INFO : this run is activating medium effort placeOptDesign flow
[01/16 22:58:48   3711s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/16 22:58:48   3711s] ### Creating PhyDesignMc. totSessionCpu=1:01:52 mem=1509.5M
[01/16 22:58:48   3711s] OPERPROF: Starting DPlace-Init at level 1, MEM:1509.5M, EPOCH TIME: 1737048528.151352
[01/16 22:58:48   3711s] z: 2, totalTracks: 1
[01/16 22:58:48   3711s] z: 4, totalTracks: 1
[01/16 22:58:48   3711s] z: 6, totalTracks: 1
[01/16 22:58:48   3711s] z: 8, totalTracks: 1
[01/16 22:58:48   3711s] #spOpts: minPadR=1.1 mergeVia=F 
[01/16 22:58:48   3711s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1509.5M, EPOCH TIME: 1737048528.153528
[01/16 22:58:48   3711s] 
[01/16 22:58:48   3711s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:48   3711s] OPERPROF:     Starting CMU at level 3, MEM:1509.5M, EPOCH TIME: 1737048528.167577
[01/16 22:58:48   3711s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.000, MEM:1509.5M, EPOCH TIME: 1737048528.167760
[01/16 22:58:48   3711s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1509.5M, EPOCH TIME: 1737048528.167818
[01/16 22:58:48   3711s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1509.5MB).
[01/16 22:58:48   3711s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1509.5M, EPOCH TIME: 1737048528.167913
[01/16 22:58:48   3711s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/16 22:58:48   3711s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:52 mem=1509.5M
[01/16 22:58:48   3711s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1509.5M, EPOCH TIME: 1737048528.168426
[01/16 22:58:48   3711s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1509.5M, EPOCH TIME: 1737048528.169426
[01/16 22:58:48   3711s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/16 22:58:48   3711s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/16 22:58:48   3711s] ### Creating PhyDesignMc. totSessionCpu=1:01:52 mem=1509.5M
[01/16 22:58:48   3711s] OPERPROF: Starting DPlace-Init at level 1, MEM:1509.5M, EPOCH TIME: 1737048528.169766
[01/16 22:58:48   3711s] z: 2, totalTracks: 1
[01/16 22:58:48   3711s] z: 4, totalTracks: 1
[01/16 22:58:48   3711s] z: 6, totalTracks: 1
[01/16 22:58:48   3711s] z: 8, totalTracks: 1
[01/16 22:58:48   3711s] #spOpts: minPadR=1.1 mergeVia=F 
[01/16 22:58:48   3711s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1509.5M, EPOCH TIME: 1737048528.171433
[01/16 22:58:48   3711s] 
[01/16 22:58:48   3711s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:48   3711s] OPERPROF:     Starting CMU at level 3, MEM:1509.5M, EPOCH TIME: 1737048528.187736
[01/16 22:58:48   3711s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1509.5M, EPOCH TIME: 1737048528.187952
[01/16 22:58:48   3711s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1509.5M, EPOCH TIME: 1737048528.188012
[01/16 22:58:48   3711s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1509.5MB).
[01/16 22:58:48   3711s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.018, MEM:1509.5M, EPOCH TIME: 1737048528.188108
[01/16 22:58:48   3711s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/16 22:58:48   3711s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:52 mem=1509.5M
[01/16 22:58:48   3711s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1509.5M, EPOCH TIME: 1737048528.188295
[01/16 22:58:48   3711s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1509.5M, EPOCH TIME: 1737048528.189302
[01/16 22:58:48   3711s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/16 22:58:48   3711s] *** Starting optimizing excluded clock nets MEM= 1509.5M) ***
[01/16 22:58:48   3711s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1509.5M) ***
[01/16 22:58:48   3711s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[01/16 22:58:48   3711s] Begin: GigaOpt Route Type Constraints Refinement
[01/16 22:58:48   3711s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 1:01:51.9/4:02:14.5 (0.3), mem = 1509.5M
[01/16 22:58:48   3711s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13343.1
[01/16 22:58:48   3711s] ### Creating RouteCongInterface, started
[01/16 22:58:48   3711s] ### Creating TopoMgr, started
[01/16 22:58:48   3711s] ### Creating TopoMgr, finished
[01/16 22:58:48   3711s] #optDebug: Start CG creation (mem=1509.5M)
[01/16 22:58:48   3711s]  ...initializing CG  maxDriveDist 213.018000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 21.301500 
[01/16 22:58:48   3711s] (cpu=0:00:00.1, mem=1614.2M)
[01/16 22:58:48   3711s]  ...processing cgPrt (cpu=0:00:00.1, mem=1614.2M)
[01/16 22:58:48   3711s]  ...processing cgEgp (cpu=0:00:00.1, mem=1614.2M)
[01/16 22:58:48   3711s]  ...processing cgPbk (cpu=0:00:00.1, mem=1614.2M)
[01/16 22:58:48   3711s]  ...processing cgNrb(cpu=0:00:00.1, mem=1614.2M)
[01/16 22:58:48   3711s]  ...processing cgObs (cpu=0:00:00.1, mem=1614.2M)
[01/16 22:58:48   3711s]  ...processing cgCon (cpu=0:00:00.1, mem=1614.2M)
[01/16 22:58:48   3711s]  ...processing cgPdm (cpu=0:00:00.1, mem=1614.2M)
[01/16 22:58:48   3711s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1614.2M)
[01/16 22:58:48   3711s] 
[01/16 22:58:48   3711s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/16 22:58:48   3711s] 
[01/16 22:58:48   3711s] #optDebug: {0, 1.000}
[01/16 22:58:48   3711s] ### Creating RouteCongInterface, finished
[01/16 22:58:48   3711s] Updated routing constraints on 0 nets.
[01/16 22:58:48   3711s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13343.1
[01/16 22:58:48   3711s] Bottom Preferred Layer:
[01/16 22:58:48   3711s]     None
[01/16 22:58:48   3711s] Via Pillar Rule:
[01/16 22:58:48   3711s]     None
[01/16 22:58:48   3711s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 1:01:52.0/4:02:14.6 (0.3), mem = 1614.2M
[01/16 22:58:48   3711s] 
[01/16 22:58:48   3711s] =============================================================================================
[01/16 22:58:48   3711s]  Step TAT Report for CongRefineRouteType #1                                     21.10-p004_1
[01/16 22:58:48   3711s] =============================================================================================
[01/16 22:58:48   3711s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/16 22:58:48   3711s] ---------------------------------------------------------------------------------------------
[01/16 22:58:48   3711s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  98.9 % )     0:00:00.1 /  0:00:00.1    1.1
[01/16 22:58:48   3711s] [ MISC                   ]          0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:48   3711s] ---------------------------------------------------------------------------------------------
[01/16 22:58:48   3711s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/16 22:58:48   3711s] ---------------------------------------------------------------------------------------------
[01/16 22:58:48   3711s] 
[01/16 22:58:48   3711s] End: GigaOpt Route Type Constraints Refinement
[01/16 22:58:48   3712s] The useful skew maximum allowed delay is: 0.3
[01/16 22:58:48   3712s] Deleting Lib Analyzer.
[01/16 22:58:48   3712s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 1:01:52.0/4:02:14.6 (0.3), mem = 1614.2M
[01/16 22:58:48   3712s] Info: 1 ideal net excluded from IPO operation.
[01/16 22:58:48   3712s] Info: 1 clock net  excluded from IPO operation.
[01/16 22:58:48   3712s] ### Creating LA Mngr. totSessionCpu=1:01:52 mem=1614.2M
[01/16 22:58:48   3712s] ### Creating LA Mngr, finished. totSessionCpu=1:01:52 mem=1614.2M
[01/16 22:58:48   3712s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/16 22:58:48   3712s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13343.2
[01/16 22:58:48   3712s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/16 22:58:48   3712s] ### Creating PhyDesignMc. totSessionCpu=1:01:52 mem=1614.2M
[01/16 22:58:48   3712s] OPERPROF: Starting DPlace-Init at level 1, MEM:1614.2M, EPOCH TIME: 1737048528.326039
[01/16 22:58:48   3712s] z: 2, totalTracks: 1
[01/16 22:58:48   3712s] z: 4, totalTracks: 1
[01/16 22:58:48   3712s] z: 6, totalTracks: 1
[01/16 22:58:48   3712s] z: 8, totalTracks: 1
[01/16 22:58:48   3712s] #spOpts: minPadR=1.1 mergeVia=F 
[01/16 22:58:48   3712s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1614.2M, EPOCH TIME: 1737048528.328136
[01/16 22:58:48   3712s] 
[01/16 22:58:48   3712s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:48   3712s] OPERPROF:     Starting CMU at level 3, MEM:1614.2M, EPOCH TIME: 1737048528.341964
[01/16 22:58:48   3712s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1614.2M, EPOCH TIME: 1737048528.342141
[01/16 22:58:48   3712s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1614.2M, EPOCH TIME: 1737048528.342199
[01/16 22:58:48   3712s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1614.2MB).
[01/16 22:58:48   3712s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1614.2M, EPOCH TIME: 1737048528.342294
[01/16 22:58:48   3712s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/16 22:58:48   3712s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:52 mem=1614.2M
[01/16 22:58:48   3712s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:48   3712s] 
[01/16 22:58:48   3712s] Footprint cell information for calculating maxBufDist
[01/16 22:58:48   3712s] *info: There are 10 candidate Buffer cells
[01/16 22:58:48   3712s] *info: There are 12 candidate Inverter cells
[01/16 22:58:48   3712s] 
[01/16 22:58:48   3712s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:48   3712s] #optDebug: Start CG creation (mem=1614.2M)
[01/16 22:58:48   3712s]  ...initializing CG **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:48   3712s]  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[01/16 22:58:48   3712s] (cpu=0:00:00.1, mem=1689.2M)
[01/16 22:58:48   3712s]  ...processing cgPrt (cpu=0:00:00.1, mem=1689.2M)
[01/16 22:58:48   3712s]  ...processing cgEgp (cpu=0:00:00.1, mem=1689.2M)
[01/16 22:58:48   3712s]  ...processing cgPbk (cpu=0:00:00.1, mem=1689.2M)
[01/16 22:58:48   3712s]  ...processing cgNrb(cpu=0:00:00.1, mem=1689.2M)
[01/16 22:58:48   3712s]  ...processing cgObs (cpu=0:00:00.1, mem=1689.2M)
[01/16 22:58:48   3712s]  ...processing cgCon (cpu=0:00:00.1, mem=1689.2M)
[01/16 22:58:48   3712s]  ...processing cgPdm (cpu=0:00:00.1, mem=1689.2M)
[01/16 22:58:48   3712s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1689.2M)
[01/16 22:58:48   3712s] ### Creating RouteCongInterface, started
[01/16 22:58:48   3712s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:48   3712s] 
[01/16 22:58:48   3712s] Creating Lib Analyzer ...
[01/16 22:58:48   3712s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:48   3712s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/16 22:58:48   3712s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/16 22:58:48   3712s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/16 22:58:48   3712s] 
[01/16 22:58:48   3712s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 22:58:49   3712s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:53 mem=1705.2M
[01/16 22:58:49   3712s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:53 mem=1705.2M
[01/16 22:58:49   3712s] Creating Lib Analyzer, finished. 
[01/16 22:58:49   3712s] 
[01/16 22:58:49   3712s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/16 22:58:49   3712s] 
[01/16 22:58:49   3712s] #optDebug: {0, 1.000}
[01/16 22:58:49   3712s] ### Creating RouteCongInterface, finished
[01/16 22:58:49   3712s] {MG  {7 0 4.3 0.112689}  {10 0 15.7 0.406119} }
[01/16 22:58:49   3712s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1724.3M, EPOCH TIME: 1737048529.157343
[01/16 22:58:49   3712s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1724.3M, EPOCH TIME: 1737048529.157507
[01/16 22:58:49   3712s] 
[01/16 22:58:49   3712s] Netlist preparation processing... 
[01/16 22:58:49   3712s] Removed 0 instance
[01/16 22:58:49   3712s] *info: Marking 0 isolation instances dont touch
[01/16 22:58:49   3712s] *info: Marking 0 level shifter instances dont touch
[01/16 22:58:49   3712s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1705.2M, EPOCH TIME: 1737048529.159578
[01/16 22:58:49   3712s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1614.2M, EPOCH TIME: 1737048529.161337
[01/16 22:58:49   3712s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/16 22:58:49   3712s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13343.2
[01/16 22:58:49   3712s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 1:01:52.9/4:02:15.5 (0.3), mem = 1614.2M
[01/16 22:58:49   3712s] 
[01/16 22:58:49   3712s] =============================================================================================
[01/16 22:58:49   3712s]  Step TAT Report for SimplifyNetlist #1                                         21.10-p004_1
[01/16 22:58:49   3712s] =============================================================================================
[01/16 22:58:49   3712s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/16 22:58:49   3712s] ---------------------------------------------------------------------------------------------
[01/16 22:58:49   3712s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  50.1 % )     0:00:00.4 /  0:00:00.4    1.0
[01/16 22:58:49   3712s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:49   3712s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[01/16 22:58:49   3712s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/16 22:58:49   3712s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  30.3 % )     0:00:00.3 /  0:00:00.3    1.0
[01/16 22:58:49   3712s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:49   3712s] [ MISC                   ]          0:00:00.1  (  17.4 % )     0:00:00.1 /  0:00:00.2    1.0
[01/16 22:58:49   3712s] ---------------------------------------------------------------------------------------------
[01/16 22:58:49   3712s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[01/16 22:58:49   3712s] ---------------------------------------------------------------------------------------------
[01/16 22:58:49   3712s] 
[01/16 22:58:49   3712s] 
[01/16 22:58:49   3712s] Active setup views:
[01/16 22:58:49   3712s]  wc
[01/16 22:58:49   3712s]   Dominating endpoints: 0
[01/16 22:58:49   3712s]   Dominating TNS: -0.000
[01/16 22:58:49   3712s] 
[01/16 22:58:49   3712s] Deleting Lib Analyzer.
[01/16 22:58:49   3712s] Begin: GigaOpt Global Optimization
[01/16 22:58:49   3712s] *info: use new DP (enabled)
[01/16 22:58:49   3712s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/16 22:58:49   3712s] Info: 1 ideal net excluded from IPO operation.
[01/16 22:58:49   3712s] Info: 1 clock net  excluded from IPO operation.
[01/16 22:58:49   3712s] *** GlobalOpt #1 [begin] : totSession cpu/real = 1:01:52.9/4:02:15.5 (0.3), mem = 1652.4M
[01/16 22:58:49   3712s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13343.3
[01/16 22:58:49   3712s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/16 22:58:49   3712s] ### Creating PhyDesignMc. totSessionCpu=1:01:53 mem=1652.4M
[01/16 22:58:49   3712s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/16 22:58:49   3712s] OPERPROF: Starting DPlace-Init at level 1, MEM:1652.4M, EPOCH TIME: 1737048529.175095
[01/16 22:58:49   3712s] z: 2, totalTracks: 1
[01/16 22:58:49   3712s] z: 4, totalTracks: 1
[01/16 22:58:49   3712s] z: 6, totalTracks: 1
[01/16 22:58:49   3712s] z: 8, totalTracks: 1
[01/16 22:58:49   3712s] #spOpts: minPadR=1.1 mergeVia=F 
[01/16 22:58:49   3712s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1652.4M, EPOCH TIME: 1737048529.177137
[01/16 22:58:49   3712s] 
[01/16 22:58:49   3712s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:49   3712s] OPERPROF:     Starting CMU at level 3, MEM:1652.4M, EPOCH TIME: 1737048529.196116
[01/16 22:58:49   3712s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1652.4M, EPOCH TIME: 1737048529.196371
[01/16 22:58:49   3712s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1652.4M, EPOCH TIME: 1737048529.196428
[01/16 22:58:49   3712s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1652.4MB).
[01/16 22:58:49   3712s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1652.4M, EPOCH TIME: 1737048529.196554
[01/16 22:58:49   3712s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/16 22:58:49   3712s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:53 mem=1652.4M
[01/16 22:58:49   3712s] ### Creating RouteCongInterface, started
[01/16 22:58:49   3712s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:49   3712s] 
[01/16 22:58:49   3712s] Creating Lib Analyzer ...
[01/16 22:58:49   3712s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:49   3712s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/16 22:58:49   3712s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/16 22:58:49   3712s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/16 22:58:49   3712s] 
[01/16 22:58:49   3712s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 22:58:49   3713s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:53 mem=1652.4M
[01/16 22:58:49   3713s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:53 mem=1652.4M
[01/16 22:58:49   3713s] Creating Lib Analyzer, finished. 
[01/16 22:58:49   3713s] 
[01/16 22:58:49   3713s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/16 22:58:49   3713s] 
[01/16 22:58:49   3713s] #optDebug: {0, 1.000}
[01/16 22:58:49   3713s] ### Creating RouteCongInterface, finished
[01/16 22:58:49   3713s] {MG  {7 0 4.3 0.112689}  {10 0 15.7 0.406119} }
[01/16 22:58:49   3713s] *info: 1 clock net excluded
[01/16 22:58:49   3713s] *info: 2 special nets excluded.
[01/16 22:58:49   3713s] *info: 1 ideal net excluded from IPO operation.
[01/16 22:58:49   3713s] *info: 2 no-driver nets excluded.
[01/16 22:58:49   3713s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1671.5M, EPOCH TIME: 1737048529.767223
[01/16 22:58:49   3713s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1671.5M, EPOCH TIME: 1737048529.767306
[01/16 22:58:49   3713s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/16 22:58:49   3713s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[01/16 22:58:49   3713s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point    |
[01/16 22:58:49   3713s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[01/16 22:58:49   3713s] |   0.000|   0.000|   69.74%|   0:00:00.0| 1671.5M|        wc|       NA| NA              |
[01/16 22:58:49   3713s] +--------+--------+---------+------------+--------+----------+---------+-----------------+
[01/16 22:58:49   3713s] 
[01/16 22:58:49   3713s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1671.5M) ***
[01/16 22:58:49   3713s] 
[01/16 22:58:49   3713s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1671.5M) ***
[01/16 22:58:49   3713s] Bottom Preferred Layer:
[01/16 22:58:49   3713s]     None
[01/16 22:58:49   3713s] Via Pillar Rule:
[01/16 22:58:49   3713s]     None
[01/16 22:58:49   3713s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/16 22:58:49   3713s] Total-nets :: 24, Stn-nets :: 0, ratio :: 0 %
[01/16 22:58:49   3713s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1652.4M, EPOCH TIME: 1737048529.856656
[01/16 22:58:49   3713s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1612.4M, EPOCH TIME: 1737048529.858006
[01/16 22:58:49   3713s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/16 22:58:49   3713s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13343.3
[01/16 22:58:49   3713s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 1:01:53.6/4:02:16.2 (0.3), mem = 1612.4M
[01/16 22:58:49   3713s] 
[01/16 22:58:49   3713s] =============================================================================================
[01/16 22:58:49   3713s]  Step TAT Report for GlobalOpt #1                                               21.10-p004_1
[01/16 22:58:49   3713s] =============================================================================================
[01/16 22:58:49   3713s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/16 22:58:49   3713s] ---------------------------------------------------------------------------------------------
[01/16 22:58:49   3713s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:49   3713s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  65.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/16 22:58:49   3713s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:49   3713s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/16 22:58:49   3713s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/16 22:58:49   3713s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:49   3713s] [ TransformInit          ]      1   0:00:00.1  (  18.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/16 22:58:49   3713s] [ MISC                   ]          0:00:00.1  (  13.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/16 22:58:49   3713s] ---------------------------------------------------------------------------------------------
[01/16 22:58:49   3713s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/16 22:58:49   3713s] ---------------------------------------------------------------------------------------------
[01/16 22:58:49   3713s] 
[01/16 22:58:49   3713s] End: GigaOpt Global Optimization
[01/16 22:58:49   3713s] *** Timing Is met
[01/16 22:58:49   3713s] *** Check timing (0:00:00.0)
[01/16 22:58:49   3713s] Deleting Lib Analyzer.
[01/16 22:58:49   3713s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/16 22:58:49   3713s] Info: 1 ideal net excluded from IPO operation.
[01/16 22:58:49   3713s] Info: 1 clock net  excluded from IPO operation.
[01/16 22:58:49   3713s] ### Creating LA Mngr. totSessionCpu=1:01:54 mem=1612.4M
[01/16 22:58:49   3713s] ### Creating LA Mngr, finished. totSessionCpu=1:01:54 mem=1612.4M
[01/16 22:58:49   3713s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/16 22:58:49   3713s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/16 22:58:49   3713s] ### Creating PhyDesignMc. totSessionCpu=1:01:54 mem=1669.6M
[01/16 22:58:49   3713s] OPERPROF: Starting DPlace-Init at level 1, MEM:1669.6M, EPOCH TIME: 1737048529.869369
[01/16 22:58:49   3713s] z: 2, totalTracks: 1
[01/16 22:58:49   3713s] z: 4, totalTracks: 1
[01/16 22:58:49   3713s] z: 6, totalTracks: 1
[01/16 22:58:49   3713s] z: 8, totalTracks: 1
[01/16 22:58:49   3713s] #spOpts: minPadR=1.1 mergeVia=F 
[01/16 22:58:49   3713s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1669.6M, EPOCH TIME: 1737048529.871264
[01/16 22:58:49   3713s] 
[01/16 22:58:49   3713s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:49   3713s] OPERPROF:     Starting CMU at level 3, MEM:1669.6M, EPOCH TIME: 1737048529.886605
[01/16 22:58:49   3713s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1669.6M, EPOCH TIME: 1737048529.886838
[01/16 22:58:49   3713s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1669.6M, EPOCH TIME: 1737048529.886897
[01/16 22:58:49   3713s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1669.6MB).
[01/16 22:58:49   3713s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.018, MEM:1669.6M, EPOCH TIME: 1737048529.886993
[01/16 22:58:49   3713s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/16 22:58:49   3713s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:54 mem=1669.6M
[01/16 22:58:49   3713s] Begin: Area Reclaim Optimization
[01/16 22:58:49   3713s] *** AreaOpt #1 [begin] : totSession cpu/real = 1:01:53.6/4:02:16.2 (0.3), mem = 1669.6M
[01/16 22:58:49   3713s] 
[01/16 22:58:49   3713s] Creating Lib Analyzer ...
[01/16 22:58:49   3713s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:49   3713s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/16 22:58:49   3713s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/16 22:58:49   3713s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/16 22:58:49   3713s] 
[01/16 22:58:49   3713s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 22:58:50   3714s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:54 mem=1671.6M
[01/16 22:58:50   3714s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:54 mem=1671.6M
[01/16 22:58:50   3714s] Creating Lib Analyzer, finished. 
[01/16 22:58:50   3714s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13343.4
[01/16 22:58:50   3714s] ### Creating RouteCongInterface, started
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] #optDebug: {0, 1.000}
[01/16 22:58:50   3714s] ### Creating RouteCongInterface, finished
[01/16 22:58:50   3714s] {MG  {7 0 4.3 0.112689}  {10 0 15.7 0.406119} }
[01/16 22:58:50   3714s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1671.6M, EPOCH TIME: 1737048530.443513
[01/16 22:58:50   3714s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1671.6M, EPOCH TIME: 1737048530.443608
[01/16 22:58:50   3714s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.74
[01/16 22:58:50   3714s] +---------+---------+--------+--------+------------+--------+
[01/16 22:58:50   3714s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/16 22:58:50   3714s] +---------+---------+--------+--------+------------+--------+
[01/16 22:58:50   3714s] |   69.74%|        -|   0.000|   0.000|   0:00:00.0| 1671.6M|
[01/16 22:58:50   3714s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[01/16 22:58:50   3714s] |   69.74%|        0|   0.000|   0.000|   0:00:00.0| 1672.6M|
[01/16 22:58:50   3714s] |   69.74%|        0|   0.000|   0.000|   0:00:00.0| 1672.6M|
[01/16 22:58:50   3714s] |   69.74%|        0|   0.000|   0.000|   0:00:00.0| 1672.6M|
[01/16 22:58:50   3714s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[01/16 22:58:50   3714s] |   69.74%|        0|   0.000|   0.000|   0:00:00.0| 1672.6M|
[01/16 22:58:50   3714s] +---------+---------+--------+--------+------------+--------+
[01/16 22:58:50   3714s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.74
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/16 22:58:50   3714s] --------------------------------------------------------------
[01/16 22:58:50   3714s] |                                   | Total     | Sequential |
[01/16 22:58:50   3714s] --------------------------------------------------------------
[01/16 22:58:50   3714s] | Num insts resized                 |       0  |       0    |
[01/16 22:58:50   3714s] | Num insts undone                  |       0  |       0    |
[01/16 22:58:50   3714s] | Num insts Downsized               |       0  |       0    |
[01/16 22:58:50   3714s] | Num insts Samesized               |       0  |       0    |
[01/16 22:58:50   3714s] | Num insts Upsized                 |       0  |       0    |
[01/16 22:58:50   3714s] | Num multiple commits+uncommits    |       0  |       -    |
[01/16 22:58:50   3714s] --------------------------------------------------------------
[01/16 22:58:50   3714s] Bottom Preferred Layer:
[01/16 22:58:50   3714s]     None
[01/16 22:58:50   3714s] Via Pillar Rule:
[01/16 22:58:50   3714s]     None
[01/16 22:58:50   3714s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[01/16 22:58:50   3714s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13343.4
[01/16 22:58:50   3714s] *** AreaOpt #1 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 1:01:54.2/4:02:16.8 (0.3), mem = 1672.6M
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] =============================================================================================
[01/16 22:58:50   3714s]  Step TAT Report for AreaOpt #1                                                 21.10-p004_1
[01/16 22:58:50   3714s] =============================================================================================
[01/16 22:58:50   3714s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/16 22:58:50   3714s] ---------------------------------------------------------------------------------------------
[01/16 22:58:50   3714s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  76.3 % )     0:00:00.4 /  0:00:00.4    1.0
[01/16 22:58:50   3714s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ OptGetWeight           ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ OptEval                ]     16   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ OptCommit              ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ MISC                   ]          0:00:00.1  (  22.8 % )     0:00:00.1 /  0:00:00.1    1.0
[01/16 22:58:50   3714s] ---------------------------------------------------------------------------------------------
[01/16 22:58:50   3714s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/16 22:58:50   3714s] ---------------------------------------------------------------------------------------------
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] Executing incremental physical updates
[01/16 22:58:50   3714s] Executing incremental physical updates
[01/16 22:58:50   3714s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1653.6M, EPOCH TIME: 1737048530.455040
[01/16 22:58:50   3714s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1615.6M, EPOCH TIME: 1737048530.456210
[01/16 22:58:50   3714s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/16 22:58:50   3714s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1615.55M, totSessionCpu=1:01:54).
[01/16 22:58:50   3714s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1615.6M, EPOCH TIME: 1737048530.462977
[01/16 22:58:50   3714s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1615.6M, EPOCH TIME: 1737048530.479269
[01/16 22:58:50   3714s] **INFO: Flow update: Design is easy to close.
[01/16 22:58:50   3714s] *** IncrReplace #1 [begin] : totSession cpu/real = 1:01:54.2/4:02:16.8 (0.3), mem = 1615.6M
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] *** Start incrementalPlace ***
[01/16 22:58:50   3714s] User Input Parameters:
[01/16 22:58:50   3714s] - Congestion Driven    : On
[01/16 22:58:50   3714s] - Timing Driven        : On
[01/16 22:58:50   3714s] - Area-Violation Based : On
[01/16 22:58:50   3714s] - Start Rollback Level : -5
[01/16 22:58:50   3714s] - Legalized            : On
[01/16 22:58:50   3714s] - Window Based         : Off
[01/16 22:58:50   3714s] - eDen incr mode       : Off
[01/16 22:58:50   3714s] - Small incr mode      : Off
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] no activity file in design. spp won't run.
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] TimeStamp Deleting Cell Server Begin ...
[01/16 22:58:50   3714s] Deleting Lib Analyzer.
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] TimeStamp Deleting Cell Server End ...
[01/16 22:58:50   3714s] Effort level <high> specified for reg2reg path_group
[01/16 22:58:50   3714s] No Views given, use default active views for adaptive view pruning
[01/16 22:58:50   3714s] SKP will enable view:
[01/16 22:58:50   3714s]   wc
[01/16 22:58:50   3714s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1615.6M, EPOCH TIME: 1737048530.523088
[01/16 22:58:50   3714s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1615.6M, EPOCH TIME: 1737048530.525016
[01/16 22:58:50   3714s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1615.6M, EPOCH TIME: 1737048530.525074
[01/16 22:58:50   3714s] Starting Early Global Route congestion estimation: mem = 1615.6M
[01/16 22:58:50   3714s] (I)      ==================== Layers =====================
[01/16 22:58:50   3714s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:50   3714s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/16 22:58:50   3714s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:50   3714s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:50   3714s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/16 22:58:50   3714s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/16 22:58:50   3714s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/16 22:58:50   3714s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/16 22:58:50   3714s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/16 22:58:50   3714s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/16 22:58:50   3714s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:50   3714s] (I)      Started Import and model ( Curr Mem: 1615.55 MB )
[01/16 22:58:50   3714s] (I)      Default power domain name = counter
[01/16 22:58:50   3714s] .== Non-default Options ==
[01/16 22:58:50   3714s] (I)      Maximum routing layer                              : 11
[01/16 22:58:50   3714s] (I)      Number of threads                                  : 1
[01/16 22:58:50   3714s] (I)      Use non-blocking free Dbs wires                    : false
[01/16 22:58:50   3714s] (I)      Method to set GCell size                           : row
[01/16 22:58:50   3714s] (I)      Counted 139 PG shapes. We will not process PG shapes layer by layer.
[01/16 22:58:50   3714s] (I)      Use row-based GCell size
[01/16 22:58:50   3714s] (I)      Use row-based GCell align
[01/16 22:58:50   3714s] (I)      layer 0 area = 80000
[01/16 22:58:50   3714s] (I)      layer 1 area = 80000
[01/16 22:58:50   3714s] (I)      layer 2 area = 80000
[01/16 22:58:50   3714s] (I)      layer 3 area = 80000
[01/16 22:58:50   3714s] (I)      layer 4 area = 80000
[01/16 22:58:50   3714s] (I)      layer 5 area = 80000
[01/16 22:58:50   3714s] (I)      layer 6 area = 80000
[01/16 22:58:50   3714s] (I)      layer 7 area = 80000
[01/16 22:58:50   3714s] (I)      layer 8 area = 80000
[01/16 22:58:50   3714s] (I)      layer 9 area = 400000
[01/16 22:58:50   3714s] (I)      layer 10 area = 400000
[01/16 22:58:50   3714s] (I)      GCell unit size   : 3420
[01/16 22:58:50   3714s] (I)      GCell multiplier  : 1
[01/16 22:58:50   3714s] (I)      GCell row height  : 3420
[01/16 22:58:50   3714s] (I)      Actual row height : 3420
[01/16 22:58:50   3714s] (I)      GCell align ref   : 10000 10260
[01/16 22:58:50   3714s] [NR-eGR] Track table information for default rule: 
[01/16 22:58:50   3714s] [NR-eGR] Metal1 has no routable track
[01/16 22:58:50   3714s] [NR-eGR] Metal2 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal3 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal4 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal5 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal6 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal7 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal8 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal9 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal10 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal11 has single uniform track structure
[01/16 22:58:50   3714s] (I)      ==================== Default via =====================
[01/16 22:58:50   3714s] (I)      +----+------------------+----------------------------+
[01/16 22:58:50   3714s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/16 22:58:50   3714s] (I)      +----+------------------+----------------------------+
[01/16 22:58:50   3714s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/16 22:58:50   3714s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/16 22:58:50   3714s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/16 22:58:50   3714s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/16 22:58:50   3714s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/16 22:58:50   3714s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/16 22:58:50   3714s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/16 22:58:50   3714s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/16 22:58:50   3714s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/16 22:58:50   3714s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/16 22:58:50   3714s] (I)      +----+------------------+----------------------------+
[01/16 22:58:50   3714s] [NR-eGR] Read 224 PG shapes
[01/16 22:58:50   3714s] [NR-eGR] Read 0 clock shapes
[01/16 22:58:50   3714s] [NR-eGR] Read 0 other shapes
[01/16 22:58:50   3714s] [NR-eGR] #Routing Blockages  : 0
[01/16 22:58:50   3714s] [NR-eGR] #Instance Blockages : 0
[01/16 22:58:50   3714s] [NR-eGR] #PG Blockages       : 224
[01/16 22:58:50   3714s] [NR-eGR] #Halo Blockages     : 0
[01/16 22:58:50   3714s] [NR-eGR] #Boundary Blockages : 0
[01/16 22:58:50   3714s] [NR-eGR] #Clock Blockages    : 0
[01/16 22:58:50   3714s] [NR-eGR] #Other Blockages    : 0
[01/16 22:58:50   3714s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/16 22:58:50   3714s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/16 22:58:50   3714s] [NR-eGR] Read 24 nets ( ignored 0 )
[01/16 22:58:50   3714s] (I)      early_global_route_priority property id does not exist.
[01/16 22:58:50   3714s] (I)      Read Num Blocks=224  Num Prerouted Wires=0  Num CS=0
[01/16 22:58:50   3714s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 7 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 8 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 9 (V) : #blockages 40 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 10 (H) : #blockages 24 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Number of ignored nets                =      0
[01/16 22:58:50   3714s] (I)      Number of connected nets              =      0
[01/16 22:58:50   3714s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/16 22:58:50   3714s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/16 22:58:50   3714s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/16 22:58:50   3714s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/16 22:58:50   3714s] (I)      Ndr track 0 does not exist
[01/16 22:58:50   3714s] (I)      ---------------------Grid Graph Info--------------------
[01/16 22:58:50   3714s] (I)      Routing area        : (0, 0) - (50400, 34200)
[01/16 22:58:50   3714s] (I)      Core area           : (10000, 10260) - (40400, 23940)
[01/16 22:58:50   3714s] (I)      Site width          :   400  (dbu)
[01/16 22:58:50   3714s] (I)      Row height          :  3420  (dbu)
[01/16 22:58:50   3714s] (I)      GCell row height    :  3420  (dbu)
[01/16 22:58:50   3714s] (I)      GCell width         :  3420  (dbu)
[01/16 22:58:50   3714s] (I)      GCell height        :  3420  (dbu)
[01/16 22:58:50   3714s] (I)      Grid                :    14    10    11
[01/16 22:58:50   3714s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/16 22:58:50   3714s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/16 22:58:50   3714s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/16 22:58:50   3714s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/16 22:58:50   3714s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/16 22:58:50   3714s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/16 22:58:50   3714s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/16 22:58:50   3714s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/16 22:58:50   3714s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/16 22:58:50   3714s] (I)      Total num of tracks :     0   126    90   126    90   126    90   126    90    49    35
[01/16 22:58:50   3714s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/16 22:58:50   3714s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/16 22:58:50   3714s] (I)      --------------------------------------------------------
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] [NR-eGR] ============ Routing rule table ============
[01/16 22:58:50   3714s] [NR-eGR] Rule id: 0  Nets: 24
[01/16 22:58:50   3714s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/16 22:58:50   3714s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/16 22:58:50   3714s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/16 22:58:50   3714s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/16 22:58:50   3714s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/16 22:58:50   3714s] [NR-eGR] ========================================
[01/16 22:58:50   3714s] [NR-eGR] 
[01/16 22:58:50   3714s] (I)      =============== Blocked Tracks ===============
[01/16 22:58:50   3714s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:50   3714s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/16 22:58:50   3714s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:50   3714s] (I)      |     1 |       0 |        0 |         0.00% |
[01/16 22:58:50   3714s] (I)      |     2 |    1260 |       92 |         7.30% |
[01/16 22:58:50   3714s] (I)      |     3 |    1260 |       28 |         2.22% |
[01/16 22:58:50   3714s] (I)      |     4 |    1260 |       92 |         7.30% |
[01/16 22:58:50   3714s] (I)      |     5 |    1260 |       28 |         2.22% |
[01/16 22:58:50   3714s] (I)      |     6 |    1260 |       92 |         7.30% |
[01/16 22:58:50   3714s] (I)      |     7 |    1260 |       28 |         2.22% |
[01/16 22:58:50   3714s] (I)      |     8 |    1260 |       92 |         7.30% |
[01/16 22:58:50   3714s] (I)      |     9 |    1260 |       56 |         4.44% |
[01/16 22:58:50   3714s] (I)      |    10 |     490 |      114 |        23.27% |
[01/16 22:58:50   3714s] (I)      |    11 |     490 |      122 |        24.90% |
[01/16 22:58:50   3714s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:50   3714s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1615.55 MB )
[01/16 22:58:50   3714s] (I)      Reset routing kernel
[01/16 22:58:50   3714s] (I)      Started Global Routing ( Curr Mem: 1615.55 MB )
[01/16 22:58:50   3714s] (I)      totalPins=78  totalGlobalPin=69 (88.46%)
[01/16 22:58:50   3714s] (I)      total 2D Cap : 10614 = (5310 H, 5304 V)
[01/16 22:58:50   3714s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 11]
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1a Route ============
[01/16 22:58:50   3714s] (I)      Usage: 81 = (44 H, 37 V) = (0.83% H, 0.70% V) = (7.524e+01um H, 6.327e+01um V)
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1b Route ============
[01/16 22:58:50   3714s] (I)      Usage: 81 = (44 H, 37 V) = (0.83% H, 0.70% V) = (7.524e+01um H, 6.327e+01um V)
[01/16 22:58:50   3714s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.385100e+02um
[01/16 22:58:50   3714s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/16 22:58:50   3714s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1c Route ============
[01/16 22:58:50   3714s] (I)      Usage: 81 = (44 H, 37 V) = (0.83% H, 0.70% V) = (7.524e+01um H, 6.327e+01um V)
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1d Route ============
[01/16 22:58:50   3714s] (I)      Usage: 81 = (44 H, 37 V) = (0.83% H, 0.70% V) = (7.524e+01um H, 6.327e+01um V)
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1e Route ============
[01/16 22:58:50   3714s] (I)      Usage: 81 = (44 H, 37 V) = (0.83% H, 0.70% V) = (7.524e+01um H, 6.327e+01um V)
[01/16 22:58:50   3714s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.385100e+02um
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1l Route ============
[01/16 22:58:50   3714s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/16 22:58:50   3714s] (I)      Layer  2:       1109        61         0           0        1077    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  3:       1150        44         0           0        1170    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  4:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  5:       1150         0         0           0        1170    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  6:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  7:       1150         0         0           0        1170    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  8:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  9:       1140         0         0           0        1170    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer 10:        333         0         0          41         390    ( 9.52%) 
[01/16 22:58:50   3714s] (I)      Layer 11:        338         0         0          79         389    (16.92%) 
[01/16 22:58:50   3714s] (I)      Total:          9697       105         0         120        9765    ( 1.21%) 
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/16 22:58:50   3714s] [NR-eGR]                        OverCon            
[01/16 22:58:50   3714s] [NR-eGR]                         #Gcell     %Gcell
[01/16 22:58:50   3714s] [NR-eGR]        Layer             (1-0)    OverCon
[01/16 22:58:50   3714s] [NR-eGR] ----------------------------------------------
[01/16 22:58:50   3714s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR] ----------------------------------------------
[01/16 22:58:50   3714s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR] 
[01/16 22:58:50   3714s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1615.55 MB )
[01/16 22:58:50   3714s] (I)      total 2D Cap : 10646 = (5326 H, 5320 V)
[01/16 22:58:50   3714s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/16 22:58:50   3714s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1615.6M
[01/16 22:58:50   3714s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.015, MEM:1615.6M, EPOCH TIME: 1737048530.540189
[01/16 22:58:50   3714s] OPERPROF: Starting HotSpotCal at level 1, MEM:1615.6M, EPOCH TIME: 1737048530.540249
[01/16 22:58:50   3714s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:50   3714s] [hotspot] |            |   max hotspot | total hotspot |
[01/16 22:58:50   3714s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:50   3714s] [hotspot] | normalized |          0.00 |          0.00 |
[01/16 22:58:50   3714s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:50   3714s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/16 22:58:50   3714s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/16 22:58:50   3714s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1615.6M, EPOCH TIME: 1737048530.540445
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] === incrementalPlace Internal Loop 1 ===
[01/16 22:58:50   3714s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[01/16 22:58:50   3714s] OPERPROF: Starting IPInitSPData at level 1, MEM:1615.6M, EPOCH TIME: 1737048530.540899
[01/16 22:58:50   3714s] z: 2, totalTracks: 1
[01/16 22:58:50   3714s] z: 4, totalTracks: 1
[01/16 22:58:50   3714s] z: 6, totalTracks: 1
[01/16 22:58:50   3714s] z: 8, totalTracks: 1
[01/16 22:58:50   3714s] #spOpts: minPadR=1.1 
[01/16 22:58:50   3714s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1615.6M, EPOCH TIME: 1737048530.543063
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:50   3714s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1615.6M, EPOCH TIME: 1737048530.559006
[01/16 22:58:50   3714s] OPERPROF:   Starting post-place ADS at level 2, MEM:1615.6M, EPOCH TIME: 1737048530.559084
[01/16 22:58:50   3714s] ADSU 0.697 -> 0.697. GS 13.680
[01/16 22:58:50   3714s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1615.6M, EPOCH TIME: 1737048530.559216
[01/16 22:58:50   3714s] OPERPROF:   Starting spMPad at level 2, MEM:1609.6M, EPOCH TIME: 1737048530.559604
[01/16 22:58:50   3714s] OPERPROF:     Starting spContextMPad at level 3, MEM:1609.6M, EPOCH TIME: 1737048530.559657
[01/16 22:58:50   3714s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1609.6M, EPOCH TIME: 1737048530.559701
[01/16 22:58:50   3714s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1609.6M, EPOCH TIME: 1737048530.559760
[01/16 22:58:50   3714s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1609.6M, EPOCH TIME: 1737048530.559830
[01/16 22:58:50   3714s] no activity file in design. spp won't run.
[01/16 22:58:50   3714s] [spp] 0
[01/16 22:58:50   3714s] [adp] 0:1:1:3
[01/16 22:58:50   3714s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1609.6M, EPOCH TIME: 1737048530.559899
[01/16 22:58:50   3714s] SP #FI/SF FL/PI 0/0 21/0
[01/16 22:58:50   3714s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.019, MEM:1609.6M, EPOCH TIME: 1737048530.559955
[01/16 22:58:50   3714s] PP off. flexM 0
[01/16 22:58:50   3714s] OPERPROF: Starting CDPad at level 1, MEM:1609.6M, EPOCH TIME: 1737048530.560058
[01/16 22:58:50   3714s] 3DP is on.
[01/16 22:58:50   3714s] 3DP OF M2 0.000, M4 0.000. Diff 0
[01/16 22:58:50   3714s] design sh 0.169.
[01/16 22:58:50   3714s] design sh 0.156.
[01/16 22:58:50   3714s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[01/16 22:58:50   3714s] design sh 0.156.
[01/16 22:58:50   3714s] CDPadU 0.897 -> 0.779. R=0.697, N=21, GS=1.710
[01/16 22:58:50   3714s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.000, MEM:1609.6M, EPOCH TIME: 1737048530.560283
[01/16 22:58:50   3714s] OPERPROF: Starting InitSKP at level 1, MEM:1609.6M, EPOCH TIME: 1737048530.560332
[01/16 22:58:50   3714s] no activity file in design. spp won't run.
[01/16 22:58:50   3714s] no activity file in design. spp won't run.
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/16 22:58:50   3714s] TLC MultiMap info (StdDelay):
[01/16 22:58:50   3714s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[01/16 22:58:50   3714s]   : min_delay + min_timing + 1 + rccorners := 13ps
[01/16 22:58:50   3714s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[01/16 22:58:50   3714s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[01/16 22:58:50   3714s]  Setting StdDelay to: 38.8ps
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/16 22:58:50   3714s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[01/16 22:58:50   3714s] OPERPROF: Finished InitSKP at level 1, CPU:0.020, REAL:0.015, MEM:1613.6M, EPOCH TIME: 1737048530.575462
[01/16 22:58:50   3714s] NP #FI/FS/SF FL/PI: 0/0/0 21/0
[01/16 22:58:50   3714s] no activity file in design. spp won't run.
[01/16 22:58:50   3714s] OPERPROF: Starting npPlace at level 1, MEM:1613.6M, EPOCH TIME: 1737048530.576133
[01/16 22:58:50   3714s] Iteration  4: Total net bbox = 2.608e+01 (2.59e+01 1.63e-01)
[01/16 22:58:50   3714s]               Est.  stn bbox = 3.038e+01 (3.02e+01 1.73e-01)
[01/16 22:58:50   3714s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1591.0M
[01/16 22:58:50   3714s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.020, MEM:1591.0M, EPOCH TIME: 1737048530.596302
[01/16 22:58:50   3714s] Legalizing MH Cells... 0 / 0 (level 2)
[01/16 22:58:50   3714s] No instances found in the vector
[01/16 22:58:50   3714s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1591.0M, DRC: 0)
[01/16 22:58:50   3714s] 0 (out of 0) MH cells were successfully legalized.
[01/16 22:58:50   3714s] no activity file in design. spp won't run.
[01/16 22:58:50   3714s] NP #FI/FS/SF FL/PI: 0/0/0 21/0
[01/16 22:58:50   3714s] no activity file in design. spp won't run.
[01/16 22:58:50   3714s] OPERPROF: Starting npPlace at level 1, MEM:1591.0M, EPOCH TIME: 1737048530.597189
[01/16 22:58:50   3714s] Iteration  5: Total net bbox = 6.630e+01 (4.25e+01 2.38e+01)
[01/16 22:58:50   3714s]               Est.  stn bbox = 7.484e+01 (4.87e+01 2.62e+01)
[01/16 22:58:50   3714s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1591.0M
[01/16 22:58:50   3714s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.015, MEM:1591.0M, EPOCH TIME: 1737048530.612524
[01/16 22:58:50   3714s] Legalizing MH Cells... 0 / 0 (level 3)
[01/16 22:58:50   3714s] No instances found in the vector
[01/16 22:58:50   3714s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1591.0M, DRC: 0)
[01/16 22:58:50   3714s] 0 (out of 0) MH cells were successfully legalized.
[01/16 22:58:50   3714s] no activity file in design. spp won't run.
[01/16 22:58:50   3714s] NP #FI/FS/SF FL/PI: 0/0/0 21/0
[01/16 22:58:50   3714s] no activity file in design. spp won't run.
[01/16 22:58:50   3714s] OPERPROF: Starting npPlace at level 1, MEM:1591.0M, EPOCH TIME: 1737048530.614346
[01/16 22:58:50   3714s] GP RA stats: MHOnly 0 nrInst 21 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[01/16 22:58:50   3714s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1591.0M, EPOCH TIME: 1737048530.628445
[01/16 22:58:50   3714s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1591.0M, EPOCH TIME: 1737048530.628521
[01/16 22:58:50   3714s] Iteration  6: Total net bbox = 3.656e+01 (1.94e+01 1.72e+01)
[01/16 22:58:50   3714s]               Est.  stn bbox = 4.161e+01 (2.25e+01 1.91e+01)
[01/16 22:58:50   3714s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1591.0M
[01/16 22:58:50   3714s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.014, MEM:1591.0M, EPOCH TIME: 1737048530.628814
[01/16 22:58:50   3714s] Legalizing MH Cells... 0 / 0 (level 4)
[01/16 22:58:50   3714s] No instances found in the vector
[01/16 22:58:50   3714s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1591.0M, DRC: 0)
[01/16 22:58:50   3714s] 0 (out of 0) MH cells were successfully legalized.
[01/16 22:58:50   3714s] Move report: Timing Driven Placement moves 21 insts, mean move: 4.79 um, max move: 8.47 um 
[01/16 22:58:50   3714s] 	Max move on inst (g195__3680): (17.80, 5.13) --> (14.46, 10.26)
[01/16 22:58:50   3714s] no activity file in design. spp won't run.
[01/16 22:58:50   3714s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1591.0M, EPOCH TIME: 1737048530.629498
[01/16 22:58:50   3714s] Saved padding area to DB
[01/16 22:58:50   3714s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1591.0M, EPOCH TIME: 1737048530.629593
[01/16 22:58:50   3714s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1591.0M, EPOCH TIME: 1737048530.629649
[01/16 22:58:50   3714s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1591.0M, EPOCH TIME: 1737048530.629704
[01/16 22:58:50   3714s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/16 22:58:50   3714s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1591.0M, EPOCH TIME: 1737048530.629802
[01/16 22:58:50   3714s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1591.0M, EPOCH TIME: 1737048530.631316
[01/16 22:58:50   3714s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1591.0M, EPOCH TIME: 1737048530.632168
[01/16 22:58:50   3714s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.004, MEM:1591.0M, EPOCH TIME: 1737048530.633860
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] Finished Incremental Placement (cpu=0:00:00.1, real=0:00:00.0, mem=1591.0M)
[01/16 22:58:50   3714s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/16 22:58:50   3714s] Type 'man IMPSP-9025' for more detail.
[01/16 22:58:50   3714s] CongRepair sets shifter mode to gplace
[01/16 22:58:50   3714s] TDRefine: refinePlace mode is spiral
[01/16 22:58:50   3714s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1591.0M, EPOCH TIME: 1737048530.634833
[01/16 22:58:50   3714s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1591.0M, EPOCH TIME: 1737048530.634890
[01/16 22:58:50   3714s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1591.0M, EPOCH TIME: 1737048530.634969
[01/16 22:58:50   3714s] z: 2, totalTracks: 1
[01/16 22:58:50   3714s] z: 4, totalTracks: 1
[01/16 22:58:50   3714s] z: 6, totalTracks: 1
[01/16 22:58:50   3714s] z: 8, totalTracks: 1
[01/16 22:58:50   3714s] #spOpts: minPadR=1.1 mergeVia=F 
[01/16 22:58:50   3714s] All LLGs are deleted
[01/16 22:58:50   3714s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1591.0M, EPOCH TIME: 1737048530.637054
[01/16 22:58:50   3714s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1591.0M, EPOCH TIME: 1737048530.637260
[01/16 22:58:50   3714s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1591.0M, EPOCH TIME: 1737048530.637320
[01/16 22:58:50   3714s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1591.0M, EPOCH TIME: 1737048530.638146
[01/16 22:58:50   3714s] Core basic site is CoreSite
[01/16 22:58:50   3714s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1591.0M, EPOCH TIME: 1737048530.651265
[01/16 22:58:50   3714s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.003, MEM:1591.8M, EPOCH TIME: 1737048530.654251
[01/16 22:58:50   3714s] Fast DP-INIT is on for default
[01/16 22:58:50   3714s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 22:58:50   3714s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.017, MEM:1591.8M, EPOCH TIME: 1737048530.655141
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:50   3714s] OPERPROF:         Starting CMU at level 5, MEM:1591.8M, EPOCH TIME: 1737048530.655263
[01/16 22:58:50   3714s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1591.8M, EPOCH TIME: 1737048530.655452
[01/16 22:58:50   3714s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.018, MEM:1591.8M, EPOCH TIME: 1737048530.655512
[01/16 22:58:50   3714s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1591.8MB).
[01/16 22:58:50   3714s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.021, MEM:1591.8M, EPOCH TIME: 1737048530.655610
[01/16 22:58:50   3714s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.021, MEM:1591.8M, EPOCH TIME: 1737048530.655657
[01/16 22:58:50   3714s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13343.2
[01/16 22:58:50   3714s] OPERPROF:   Starting RefinePlace at level 2, MEM:1591.8M, EPOCH TIME: 1737048530.655713
[01/16 22:58:50   3714s] *** Starting refinePlace (1:01:54 mem=1591.8M) ***
[01/16 22:58:50   3714s] Total net bbox length = 2.694e+02 (1.580e+02 1.114e+02) (ext = 1.970e+02)
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:50   3714s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/16 22:58:50   3714s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[01/16 22:58:50   3714s] Type 'man IMPSP-5140' for more detail.
[01/16 22:58:50   3714s] **WARN: (IMPSP-315):	Found 21 instances insts with no PG Term connections.
[01/16 22:58:50   3714s] Type 'man IMPSP-315' for more detail.
[01/16 22:58:50   3714s] (I)      Default power domain name = counter
[01/16 22:58:50   3714s] .Default power domain name = counter
[01/16 22:58:50   3714s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:1591.8M, EPOCH TIME: 1737048530.657285
[01/16 22:58:50   3714s] Starting refinePlace ...
[01/16 22:58:50   3714s] Default power domain name = counter
[01/16 22:58:50   3714s] .Default power domain name = counter
[01/16 22:58:50   3714s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/16 22:58:50   3714s] ** Cut row section cpu time 0:00:00.0.
[01/16 22:58:50   3714s]    Spread Effort: high, pre-route mode, useDDP on.
[01/16 22:58:50   3714s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1591.8MB) @(1:01:54 - 1:01:54).
[01/16 22:58:50   3714s] Move report: preRPlace moves 21 insts, mean move: 1.67 um, max move: 3.66 um 
[01/16 22:58:50   3714s] 	Max move on inst (g200__1705): (15.05, 8.56) --> (17.00, 6.84)
[01/16 22:58:50   3714s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2XL
[01/16 22:58:50   3714s] wireLenOptFixPriorityInst 0 inst fixed
[01/16 22:58:50   3714s] Placement tweakage begins.
[01/16 22:58:50   3714s] wire length = 1.364e+02
[01/16 22:58:50   3714s] wire length = 1.330e+02
[01/16 22:58:50   3714s] Placement tweakage ends.
[01/16 22:58:50   3714s] Move report: tweak moves 7 insts, mean move: 1.94 um, max move: 4.80 um 
[01/16 22:58:50   3714s] 	Max move on inst (g197__1617): (17.40, 10.26) --> (12.60, 10.26)
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/16 22:58:50   3714s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/16 22:58:50   3714s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/16 22:58:50   3714s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/16 22:58:50   3714s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1591.8MB) @(1:01:54 - 1:01:54).
[01/16 22:58:50   3714s] Move report: Detail placement moves 21 insts, mean move: 1.61 um, max move: 3.45 um 
[01/16 22:58:50   3714s] 	Max move on inst (g198__2802): (14.87, 8.55) --> (16.60, 6.84)
[01/16 22:58:50   3714s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1591.8MB
[01/16 22:58:50   3714s] Statistics of distance of Instance movement in refine placement:
[01/16 22:58:50   3714s]   maximum (X+Y) =         3.45 um
[01/16 22:58:50   3714s]   inst (g198__2802) with max move: (14.868, 8.553) -> (16.6, 6.84)
[01/16 22:58:50   3714s]   mean    (X+Y) =         1.61 um
[01/16 22:58:50   3714s] Summary Report:
[01/16 22:58:50   3714s] Instances move: 21 (out of 21 movable)
[01/16 22:58:50   3714s] Instances flipped: 0
[01/16 22:58:50   3714s] Mean displacement: 1.61 um
[01/16 22:58:50   3714s] Max displacement: 3.45 um (Instance: g198__2802) (14.868, 8.553) -> (16.6, 6.84)
[01/16 22:58:50   3714s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI2BB1X1
[01/16 22:58:50   3714s] Total instances moved : 21
[01/16 22:58:50   3714s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.009, MEM:1591.8M, EPOCH TIME: 1737048530.666333
[01/16 22:58:50   3714s] Total net bbox length = 2.887e+02 (1.712e+02 1.176e+02) (ext = 1.702e+02)
[01/16 22:58:50   3714s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1591.8MB
[01/16 22:58:50   3714s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1591.8MB) @(1:01:54 - 1:01:54).
[01/16 22:58:50   3714s] *** Finished refinePlace (1:01:54 mem=1591.8M) ***
[01/16 22:58:50   3714s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13343.2
[01/16 22:58:50   3714s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.011, MEM:1591.8M, EPOCH TIME: 1737048530.666608
[01/16 22:58:50   3714s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1591.8M, EPOCH TIME: 1737048530.666660
[01/16 22:58:50   3714s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:1591.8M, EPOCH TIME: 1737048530.667905
[01/16 22:58:50   3714s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.033, MEM:1591.8M, EPOCH TIME: 1737048530.667963
[01/16 22:58:50   3714s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1591.8M, EPOCH TIME: 1737048530.668323
[01/16 22:58:50   3714s] Starting Early Global Route congestion estimation: mem = 1591.8M
[01/16 22:58:50   3714s] ==================== Layers =====================
[01/16 22:58:50   3714s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:50   3714s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/16 22:58:50   3714s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:50   3714s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/16 22:58:50   3714s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/16 22:58:50   3714s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:50   3714s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/16 22:58:50   3714s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/16 22:58:50   3714s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/16 22:58:50   3714s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/16 22:58:50   3714s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/16 22:58:50   3714s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/16 22:58:50   3714s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/16 22:58:50   3714s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:50   3714s] (I)      Started Import and model ( Curr Mem: 1591.78 MB )
[01/16 22:58:50   3714s] (I)      Default power domain name = counter
[01/16 22:58:50   3714s] .== Non-default Options ==
[01/16 22:58:50   3714s] (I)      Maximum routing layer                              : 11
[01/16 22:58:50   3714s] (I)      Number of threads                                  : 1
[01/16 22:58:50   3714s] (I)      Use non-blocking free Dbs wires                    : false
[01/16 22:58:50   3714s] (I)      Method to set GCell size                           : row
[01/16 22:58:50   3714s] (I)      Counted 139 PG shapes. We will not process PG shapes layer by layer.
[01/16 22:58:50   3714s] (I)      Use row-based GCell size
[01/16 22:58:50   3714s] (I)      Use row-based GCell align
[01/16 22:58:50   3714s] (I)      layer 0 area = 80000
[01/16 22:58:50   3714s] (I)      layer 1 area = 80000
[01/16 22:58:50   3714s] (I)      layer 2 area = 80000
[01/16 22:58:50   3714s] (I)      layer 3 area = 80000
[01/16 22:58:50   3714s] (I)      layer 4 area = 80000
[01/16 22:58:50   3714s] (I)      layer 5 area = 80000
[01/16 22:58:50   3714s] (I)      layer 6 area = 80000
[01/16 22:58:50   3714s] (I)      layer 7 area = 80000
[01/16 22:58:50   3714s] (I)      layer 8 area = 80000
[01/16 22:58:50   3714s] (I)      layer 9 area = 400000
[01/16 22:58:50   3714s] (I)      layer 10 area = 400000
[01/16 22:58:50   3714s] (I)      GCell unit size   : 3420
[01/16 22:58:50   3714s] (I)      GCell multiplier  : 1
[01/16 22:58:50   3714s] (I)      GCell row height  : 3420
[01/16 22:58:50   3714s] (I)      Actual row height : 3420
[01/16 22:58:50   3714s] (I)      GCell align ref   : 10000 10260
[01/16 22:58:50   3714s] [NR-eGR] Track table information for default rule: 
[01/16 22:58:50   3714s] [NR-eGR] Metal1 has no routable track
[01/16 22:58:50   3714s] [NR-eGR] Metal2 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal3 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal4 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal5 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal6 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal7 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal8 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal9 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal10 has single uniform track structure
[01/16 22:58:50   3714s] [NR-eGR] Metal11 has single uniform track structure
[01/16 22:58:50   3714s] (I)      ==================== Default via =====================
[01/16 22:58:50   3714s] (I)      +----+------------------+----------------------------+
[01/16 22:58:50   3714s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/16 22:58:50   3714s] (I)      +----+------------------+----------------------------+
[01/16 22:58:50   3714s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/16 22:58:50   3714s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/16 22:58:50   3714s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/16 22:58:50   3714s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/16 22:58:50   3714s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/16 22:58:50   3714s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/16 22:58:50   3714s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/16 22:58:50   3714s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/16 22:58:50   3714s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/16 22:58:50   3714s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/16 22:58:50   3714s] (I)      +----+------------------+----------------------------+
[01/16 22:58:50   3714s] [NR-eGR] Read 224 PG shapes
[01/16 22:58:50   3714s] [NR-eGR] Read 0 clock shapes
[01/16 22:58:50   3714s] [NR-eGR] Read 0 other shapes
[01/16 22:58:50   3714s] [NR-eGR] #Routing Blockages  : 0
[01/16 22:58:50   3714s] [NR-eGR] #Instance Blockages : 0
[01/16 22:58:50   3714s] [NR-eGR] #PG Blockages       : 224
[01/16 22:58:50   3714s] [NR-eGR] #Halo Blockages     : 0
[01/16 22:58:50   3714s] [NR-eGR] #Boundary Blockages : 0
[01/16 22:58:50   3714s] [NR-eGR] #Clock Blockages    : 0
[01/16 22:58:50   3714s] [NR-eGR] #Other Blockages    : 0
[01/16 22:58:50   3714s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/16 22:58:50   3714s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/16 22:58:50   3714s] [NR-eGR] Read 24 nets ( ignored 0 )
[01/16 22:58:50   3714s] (I)      early_global_route_priority property id does not exist.
[01/16 22:58:50   3714s] (I)      Read Num Blocks=224  Num Prerouted Wires=0  Num CS=0
[01/16 22:58:50   3714s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 7 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 8 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 9 (V) : #blockages 40 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Layer 10 (H) : #blockages 24 : #preroutes 0
[01/16 22:58:50   3714s] (I)      Number of ignored nets                =      0
[01/16 22:58:50   3714s] (I)      Number of connected nets              =      0
[01/16 22:58:50   3714s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/16 22:58:50   3714s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/16 22:58:50   3714s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/16 22:58:50   3714s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/16 22:58:50   3714s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/16 22:58:50   3714s] (I)      Ndr track 0 does not exist
[01/16 22:58:50   3714s] (I)      ---------------------Grid Graph Info--------------------
[01/16 22:58:50   3714s] (I)      Routing area        : (0, 0) - (50400, 34200)
[01/16 22:58:50   3714s] (I)      Core area           : (10000, 10260) - (40400, 23940)
[01/16 22:58:50   3714s] (I)      Site width          :   400  (dbu)
[01/16 22:58:50   3714s] (I)      Row height          :  3420  (dbu)
[01/16 22:58:50   3714s] (I)      GCell row height    :  3420  (dbu)
[01/16 22:58:50   3714s] (I)      GCell width         :  3420  (dbu)
[01/16 22:58:50   3714s] (I)      GCell height        :  3420  (dbu)
[01/16 22:58:50   3714s] (I)      Grid                :    14    10    11
[01/16 22:58:50   3714s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/16 22:58:50   3714s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/16 22:58:50   3714s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/16 22:58:50   3714s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/16 22:58:50   3714s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/16 22:58:50   3714s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/16 22:58:50   3714s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/16 22:58:50   3714s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/16 22:58:50   3714s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/16 22:58:50   3714s] (I)      Total num of tracks :     0   126    90   126    90   126    90   126    90    49    35
[01/16 22:58:50   3714s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/16 22:58:50   3714s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/16 22:58:50   3714s] (I)      --------------------------------------------------------
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] [NR-eGR] ============ Routing rule table ============
[01/16 22:58:50   3714s] [NR-eGR] Rule id: 0  Nets: 24
[01/16 22:58:50   3714s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/16 22:58:50   3714s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/16 22:58:50   3714s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/16 22:58:50   3714s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/16 22:58:50   3714s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/16 22:58:50   3714s] [NR-eGR] ========================================
[01/16 22:58:50   3714s] [NR-eGR] 
[01/16 22:58:50   3714s] (I)      =============== Blocked Tracks ===============
[01/16 22:58:50   3714s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:50   3714s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/16 22:58:50   3714s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:50   3714s] (I)      |     1 |       0 |        0 |         0.00% |
[01/16 22:58:50   3714s] (I)      |     2 |    1260 |       92 |         7.30% |
[01/16 22:58:50   3714s] (I)      |     3 |    1260 |       28 |         2.22% |
[01/16 22:58:50   3714s] (I)      |     4 |    1260 |       92 |         7.30% |
[01/16 22:58:50   3714s] (I)      |     5 |    1260 |       28 |         2.22% |
[01/16 22:58:50   3714s] (I)      |     6 |    1260 |       92 |         7.30% |
[01/16 22:58:50   3714s] (I)      |     7 |    1260 |       28 |         2.22% |
[01/16 22:58:50   3714s] (I)      |     8 |    1260 |       92 |         7.30% |
[01/16 22:58:50   3714s] (I)      |     9 |    1260 |       56 |         4.44% |
[01/16 22:58:50   3714s] (I)      |    10 |     490 |      114 |        23.27% |
[01/16 22:58:50   3714s] (I)      |    11 |     490 |      122 |        24.90% |
[01/16 22:58:50   3714s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:50   3714s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1591.78 MB )
[01/16 22:58:50   3714s] (I)      Reset routing kernel
[01/16 22:58:50   3714s] (I)      Started Global Routing ( Curr Mem: 1591.78 MB )
[01/16 22:58:50   3714s] (I)      totalPins=78  totalGlobalPin=66 (84.62%)
[01/16 22:58:50   3714s] (I)      total 2D Cap : 10614 = (5310 H, 5304 V)
[01/16 22:58:50   3714s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 11]
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1a Route ============
[01/16 22:58:50   3714s] (I)      Usage: 70 = (43 H, 27 V) = (0.81% H, 0.51% V) = (7.353e+01um H, 4.617e+01um V)
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1b Route ============
[01/16 22:58:50   3714s] (I)      Usage: 70 = (43 H, 27 V) = (0.81% H, 0.51% V) = (7.353e+01um H, 4.617e+01um V)
[01/16 22:58:50   3714s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197000e+02um
[01/16 22:58:50   3714s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/16 22:58:50   3714s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1c Route ============
[01/16 22:58:50   3714s] (I)      Usage: 70 = (43 H, 27 V) = (0.81% H, 0.51% V) = (7.353e+01um H, 4.617e+01um V)
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1d Route ============
[01/16 22:58:50   3714s] (I)      Usage: 70 = (43 H, 27 V) = (0.81% H, 0.51% V) = (7.353e+01um H, 4.617e+01um V)
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1e Route ============
[01/16 22:58:50   3714s] (I)      Usage: 70 = (43 H, 27 V) = (0.81% H, 0.51% V) = (7.353e+01um H, 4.617e+01um V)
[01/16 22:58:50   3714s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197000e+02um
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] (I)      ============  Phase 1l Route ============
[01/16 22:58:50   3714s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/16 22:58:50   3714s] (I)      Layer  2:       1109        60         0           0        1077    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  3:       1150        43         0           0        1170    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  4:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  5:       1150         0         0           0        1170    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  6:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  7:       1150         0         0           0        1170    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  8:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer  9:       1140         0         0           0        1170    ( 0.00%) 
[01/16 22:58:50   3714s] (I)      Layer 10:        333         0         0          41         390    ( 9.52%) 
[01/16 22:58:50   3714s] (I)      Layer 11:        338         0         0          79         389    (16.92%) 
[01/16 22:58:50   3714s] (I)      Total:          9697       103         0         120        9765    ( 1.21%) 
[01/16 22:58:50   3714s] (I)      
[01/16 22:58:50   3714s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/16 22:58:50   3714s] [NR-eGR]                        OverCon            
[01/16 22:58:50   3714s] [NR-eGR]                         #Gcell     %Gcell
[01/16 22:58:50   3714s] [NR-eGR]        Layer             (1-0)    OverCon
[01/16 22:58:50   3714s] [NR-eGR] ----------------------------------------------
[01/16 22:58:50   3714s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR] ----------------------------------------------
[01/16 22:58:50   3714s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/16 22:58:50   3714s] [NR-eGR] 
[01/16 22:58:50   3714s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1591.78 MB )
[01/16 22:58:50   3714s] (I)      total 2D Cap : 10646 = (5326 H, 5320 V)
[01/16 22:58:50   3714s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/16 22:58:50   3714s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1591.8M
[01/16 22:58:50   3714s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.015, MEM:1591.8M, EPOCH TIME: 1737048530.683050
[01/16 22:58:50   3714s] OPERPROF: Starting HotSpotCal at level 1, MEM:1591.8M, EPOCH TIME: 1737048530.683096
[01/16 22:58:50   3714s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:50   3714s] [hotspot] |            |   max hotspot | total hotspot |
[01/16 22:58:50   3714s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:50   3714s] [hotspot] | normalized |          0.00 |          0.00 |
[01/16 22:58:50   3714s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:50   3714s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/16 22:58:50   3714s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/16 22:58:50   3714s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1591.8M, EPOCH TIME: 1737048530.683255
[01/16 22:58:50   3714s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1591.8M, EPOCH TIME: 1737048530.683314
[01/16 22:58:50   3714s] Starting Early Global Route wiring: mem = 1591.8M
[01/16 22:58:50   3714s] (I)      ============= Track Assignment ============
[01/16 22:58:50   3714s] (I)      Started Track Assignment (1T) ( Curr Mem: 1591.78 MB )
[01/16 22:58:50   3714s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[01/16 22:58:50   3714s] (I)      Run Multi-thread track assignment
[01/16 22:58:50   3714s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.78 MB )
[01/16 22:58:50   3714s] (I)      Started Export ( Curr Mem: 1591.78 MB )
[01/16 22:58:50   3714s] [NR-eGR]                  Length (um)  Vias 
[01/16 22:58:50   3714s] [NR-eGR] -----------------------------------
[01/16 22:58:50   3714s] [NR-eGR]  Metal1   (1H)             0    78 
[01/16 22:58:50   3714s] [NR-eGR]  Metal2   (2V)            56   106 
[01/16 22:58:50   3714s] [NR-eGR]  Metal3   (3H)            80     0 
[01/16 22:58:50   3714s] [NR-eGR]  Metal4   (4V)             0     0 
[01/16 22:58:50   3714s] [NR-eGR]  Metal5   (5H)             0     0 
[01/16 22:58:50   3714s] [NR-eGR]  Metal6   (6V)             0     0 
[01/16 22:58:50   3714s] [NR-eGR]  Metal7   (7H)             0     0 
[01/16 22:58:50   3714s] [NR-eGR]  Metal8   (8V)             0     0 
[01/16 22:58:50   3714s] [NR-eGR]  Metal9   (9H)             0     0 
[01/16 22:58:50   3714s] [NR-eGR]  Metal10  (10V)            0     0 
[01/16 22:58:50   3714s] [NR-eGR]  Metal11  (11H)            0     0 
[01/16 22:58:50   3714s] [NR-eGR] -----------------------------------
[01/16 22:58:50   3714s] [NR-eGR]           Total          136   184 
[01/16 22:58:50   3714s] [NR-eGR] --------------------------------------------------------------------------
[01/16 22:58:50   3714s] [NR-eGR] Total half perimeter of net bounding box: 289um
[01/16 22:58:50   3714s] [NR-eGR] Total length: 136um, number of vias: 184
[01/16 22:58:50   3714s] [NR-eGR] --------------------------------------------------------------------------
[01/16 22:58:50   3714s] [NR-eGR] Total eGR-routed clock nets wire length: 22um, number of vias: 25
[01/16 22:58:50   3714s] [NR-eGR] --------------------------------------------------------------------------
[01/16 22:58:50   3714s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1591.78 MB )
[01/16 22:58:50   3714s] Early Global Route wiring runtime: 0.00 seconds, mem = 1591.8M
[01/16 22:58:50   3714s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.004, MEM:1591.8M, EPOCH TIME: 1737048530.686945
[01/16 22:58:50   3714s] 0 delay mode for cte disabled.
[01/16 22:58:50   3714s] SKP cleared!
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[01/16 22:58:50   3714s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:50   3714s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1591.8M, EPOCH TIME: 1737048530.697042
[01/16 22:58:50   3714s] All LLGs are deleted
[01/16 22:58:50   3714s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1591.8M, EPOCH TIME: 1737048530.697191
[01/16 22:58:50   3714s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1591.8M, EPOCH TIME: 1737048530.697249
[01/16 22:58:50   3714s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1591.8M, EPOCH TIME: 1737048530.697425
[01/16 22:58:50   3714s] Start to check current routing status for nets...
[01/16 22:58:50   3714s] All nets are already routed correctly.
[01/16 22:58:50   3714s] End to check current routing status for nets (mem=1591.8M)
[01/16 22:58:50   3714s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:50   3714s] Extraction called for design 'counter' of instances=21 and nets=26 using extraction engine 'preRoute' .
[01/16 22:58:50   3714s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 22:58:50   3714s] Type 'man IMPEXT-3530' for more detail.
[01/16 22:58:50   3714s] PreRoute RC Extraction called for design counter.
[01/16 22:58:50   3714s] RC Extraction called in multi-corner(1) mode.
[01/16 22:58:50   3714s] RCMode: PreRoute
[01/16 22:58:50   3714s]       RC Corner Indexes            0   
[01/16 22:58:50   3714s] Capacitance Scaling Factor   : 1.00000 
[01/16 22:58:50   3714s] Resistance Scaling Factor    : 1.00000 
[01/16 22:58:50   3714s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 22:58:50   3714s] Clock Res. Scaling Factor    : 1.00000 
[01/16 22:58:50   3714s] Shrink Factor                : 0.90000
[01/16 22:58:50   3714s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 22:58:50   3714s] Using capacitance table file ...
[01/16 22:58:50   3714s] LayerId::1 widthSet size::4
[01/16 22:58:50   3714s] LayerId::2 widthSet size::4
[01/16 22:58:50   3714s] LayerId::3 widthSet size::4
[01/16 22:58:50   3714s] LayerId::4 widthSet size::4
[01/16 22:58:50   3714s] LayerId::5 widthSet size::4
[01/16 22:58:50   3714s] LayerId::6 widthSet size::4
[01/16 22:58:50   3714s] LayerId::7 widthSet size::5
[01/16 22:58:50   3714s] LayerId::8 widthSet size::5
[01/16 22:58:50   3714s] LayerId::9 widthSet size::5
[01/16 22:58:50   3714s] LayerId::10 widthSet size::4
[01/16 22:58:50   3714s] LayerId::11 widthSet size::3
[01/16 22:58:50   3714s] Updating RC grid for preRoute extraction ...
[01/16 22:58:50   3714s] eee: pegSigSF::1.070000
[01/16 22:58:50   3714s] Initializing multi-corner capacitance tables ... 
[01/16 22:58:50   3714s] Initializing multi-corner resistance tables ...
[01/16 22:58:50   3714s] Creating RPSQ from WeeR and WRes ...
[01/16 22:58:50   3714s] eee: l::1 avDens::0.029955 usedTrk::5.391813 availTrk::180.000000 sigTrk::5.391813
[01/16 22:58:50   3714s] eee: l::2 avDens::0.019202 usedTrk::3.283626 availTrk::171.000000 sigTrk::3.283626
[01/16 22:58:50   3714s] eee: l::3 avDens::0.025926 usedTrk::4.666667 availTrk::180.000000 sigTrk::4.666667
[01/16 22:58:50   3714s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:50   3714s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:50   3714s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:50   3714s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:50   3714s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:50   3714s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:50   3714s] eee: l::10 avDens::0.087548 usedTrk::5.988304 availTrk::68.400000 sigTrk::5.988304
[01/16 22:58:50   3714s] eee: l::11 avDens::0.060429 usedTrk::4.350877 availTrk::72.000000 sigTrk::4.350877
[01/16 22:58:50   3714s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:50   3714s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 22:58:50   3714s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[01/16 22:58:50   3714s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1591.777M)
[01/16 22:58:50   3714s] Compute RC Scale Done ...
[01/16 22:58:50   3714s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1339.7M, totSessionCpu=1:01:54 **
[01/16 22:58:50   3714s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/16 22:58:50   3714s] #################################################################################
[01/16 22:58:50   3714s] # Design Stage: PreRoute
[01/16 22:58:50   3714s] # Design Name: counter
[01/16 22:58:50   3714s] # Design Mode: 90nm
[01/16 22:58:50   3714s] # Analysis Mode: MMMC Non-OCV 
[01/16 22:58:50   3714s] # Parasitics Mode: No SPEF/RCDB 
[01/16 22:58:50   3714s] # Signoff Settings: SI Off 
[01/16 22:58:50   3714s] #################################################################################
[01/16 22:58:50   3714s] Calculate delays in BcWc mode...
[01/16 22:58:50   3714s] Topological Sorting (REAL = 0:00:00.0, MEM = 1610.9M, InitMEM = 1610.9M)
[01/16 22:58:50   3714s] Start delay calculation (fullDC) (1 T). (MEM=1610.91)
[01/16 22:58:50   3714s] End AAE Lib Interpolated Model. (MEM=1610.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 22:58:50   3714s] Total number of fetched objects 24
[01/16 22:58:50   3714s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 22:58:50   3714s] End delay calculation. (MEM=1626.59 CPU=0:00:00.0 REAL=0:00:00.0)
[01/16 22:58:50   3714s] End delay calculation (fullDC). (MEM=1626.59 CPU=0:00:00.0 REAL=0:00:00.0)
[01/16 22:58:50   3714s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1626.6M) ***
[01/16 22:58:50   3714s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 1:01:54.5/4:02:17.1 (0.3), mem = 1626.6M
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] =============================================================================================
[01/16 22:58:50   3714s]  Step TAT Report for IncrReplace #1                                             21.10-p004_1
[01/16 22:58:50   3714s] =============================================================================================
[01/16 22:58:50   3714s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/16 22:58:50   3714s] ---------------------------------------------------------------------------------------------
[01/16 22:58:50   3714s] [ CellServerInit         ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:50   3714s] [ ExtractRC              ]      1   0:00:00.0  (  13.6 % )     0:00:00.0 /  0:00:00.0    1.0
[01/16 22:58:50   3714s] [ FullDelayCalc          ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    1.4
[01/16 22:58:50   3714s] [ MISC                   ]          0:00:00.2  (  78.7 % )     0:00:00.2 /  0:00:00.2    1.0
[01/16 22:58:50   3714s] ---------------------------------------------------------------------------------------------
[01/16 22:58:50   3714s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[01/16 22:58:50   3714s] ---------------------------------------------------------------------------------------------
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:50   3714s] *** Timing Is met
[01/16 22:58:50   3714s] *** Check timing (0:00:00.0)
[01/16 22:58:50   3714s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:50   3714s] *** Timing Is met
[01/16 22:58:50   3714s] *** Check timing (0:00:00.0)
[01/16 22:58:50   3714s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/16 22:58:50   3714s] Info: 1 ideal net excluded from IPO operation.
[01/16 22:58:50   3714s] Info: 1 clock net  excluded from IPO operation.
[01/16 22:58:50   3714s] ### Creating LA Mngr. totSessionCpu=1:01:55 mem=1642.6M
[01/16 22:58:50   3714s] ### Creating LA Mngr, finished. totSessionCpu=1:01:55 mem=1642.6M
[01/16 22:58:50   3714s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/16 22:58:50   3714s] ### Creating PhyDesignMc. totSessionCpu=1:01:55 mem=1661.7M
[01/16 22:58:50   3714s] OPERPROF: Starting DPlace-Init at level 1, MEM:1661.7M, EPOCH TIME: 1737048530.830227
[01/16 22:58:50   3714s] z: 2, totalTracks: 1
[01/16 22:58:50   3714s] z: 4, totalTracks: 1
[01/16 22:58:50   3714s] z: 6, totalTracks: 1
[01/16 22:58:50   3714s] z: 8, totalTracks: 1
[01/16 22:58:50   3714s] #spOpts: minPadR=1.1 
[01/16 22:58:50   3714s] All LLGs are deleted
[01/16 22:58:50   3714s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1661.7M, EPOCH TIME: 1737048530.832728
[01/16 22:58:50   3714s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1661.7M, EPOCH TIME: 1737048530.832950
[01/16 22:58:50   3714s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1661.7M, EPOCH TIME: 1737048530.833013
[01/16 22:58:50   3714s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1661.7M, EPOCH TIME: 1737048530.833851
[01/16 22:58:50   3714s] Core basic site is CoreSite
[01/16 22:58:50   3714s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1661.7M, EPOCH TIME: 1737048530.846931
[01/16 22:58:50   3714s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1693.7M, EPOCH TIME: 1737048530.850221
[01/16 22:58:50   3714s] Fast DP-INIT is on for default
[01/16 22:58:50   3714s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/16 22:58:50   3714s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.017, MEM:1693.7M, EPOCH TIME: 1737048530.851083
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:50   3714s] OPERPROF:     Starting CMU at level 3, MEM:1693.7M, EPOCH TIME: 1737048530.851198
[01/16 22:58:50   3714s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1693.7M, EPOCH TIME: 1737048530.851368
[01/16 22:58:50   3714s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1693.7M, EPOCH TIME: 1737048530.851424
[01/16 22:58:50   3714s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1693.7MB).
[01/16 22:58:50   3714s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1693.7M, EPOCH TIME: 1737048530.851566
[01/16 22:58:50   3714s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/16 22:58:50   3714s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:55 mem=1693.7M
[01/16 22:58:50   3714s] Begin: Area Reclaim Optimization
[01/16 22:58:50   3714s] *** AreaOpt #2 [begin] : totSession cpu/real = 1:01:54.6/4:02:17.2 (0.3), mem = 1693.7M
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] Creating Lib Analyzer ...
[01/16 22:58:50   3714s] **Info: Trial Route has Max Route Layer 15/11.
[01/16 22:58:50   3714s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[01/16 22:58:50   3714s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[01/16 22:58:50   3714s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[01/16 22:58:50   3714s] 
[01/16 22:58:50   3714s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 22:58:51   3715s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:01:55 mem=1695.7M
[01/16 22:58:51   3715s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:01:55 mem=1695.7M
[01/16 22:58:51   3715s] Creating Lib Analyzer, finished. 
[01/16 22:58:51   3715s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13343.5
[01/16 22:58:51   3715s] ### Creating RouteCongInterface, started
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] #optDebug: {0, 1.000}
[01/16 22:58:51   3715s] ### Creating RouteCongInterface, finished
[01/16 22:58:51   3715s] {MG  {7 0 4.3 0.112689}  {10 0 15.7 0.406119} }
[01/16 22:58:51   3715s] ### Creating LA Mngr. totSessionCpu=1:01:55 mem=1695.7M
[01/16 22:58:51   3715s] ### Creating LA Mngr, finished. totSessionCpu=1:01:55 mem=1695.7M
[01/16 22:58:51   3715s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1695.7M, EPOCH TIME: 1737048531.375483
[01/16 22:58:51   3715s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1695.7M, EPOCH TIME: 1737048531.375562
[01/16 22:58:51   3715s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.74
[01/16 22:58:51   3715s] +---------+---------+--------+--------+------------+--------+
[01/16 22:58:51   3715s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/16 22:58:51   3715s] +---------+---------+--------+--------+------------+--------+
[01/16 22:58:51   3715s] |   69.74%|        -|   0.000|   0.000|   0:00:00.0| 1695.7M|
[01/16 22:58:51   3715s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[01/16 22:58:51   3715s] |   69.74%|        0|   0.000|   0.000|   0:00:00.0| 1695.7M|
[01/16 22:58:51   3715s] |   69.74%|        0|   0.000|   0.000|   0:00:00.0| 1695.7M|
[01/16 22:58:51   3715s] |   69.74%|        0|   0.000|   0.000|   0:00:00.0| 1695.7M|
[01/16 22:58:51   3715s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[01/16 22:58:51   3715s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[01/16 22:58:51   3715s] |   69.74%|        0|   0.000|   0.000|   0:00:00.0| 1695.7M|
[01/16 22:58:51   3715s] +---------+---------+--------+--------+------------+--------+
[01/16 22:58:51   3715s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.74
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/16 22:58:51   3715s] --------------------------------------------------------------
[01/16 22:58:51   3715s] |                                   | Total     | Sequential |
[01/16 22:58:51   3715s] --------------------------------------------------------------
[01/16 22:58:51   3715s] | Num insts resized                 |       0  |       0    |
[01/16 22:58:51   3715s] | Num insts undone                  |       0  |       0    |
[01/16 22:58:51   3715s] | Num insts Downsized               |       0  |       0    |
[01/16 22:58:51   3715s] | Num insts Samesized               |       0  |       0    |
[01/16 22:58:51   3715s] | Num insts Upsized                 |       0  |       0    |
[01/16 22:58:51   3715s] | Num multiple commits+uncommits    |       0  |       -    |
[01/16 22:58:51   3715s] --------------------------------------------------------------
[01/16 22:58:51   3715s] Bottom Preferred Layer:
[01/16 22:58:51   3715s]     None
[01/16 22:58:51   3715s] Via Pillar Rule:
[01/16 22:58:51   3715s]     None
[01/16 22:58:51   3715s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
[01/16 22:58:51   3715s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1695.7M, EPOCH TIME: 1737048531.385356
[01/16 22:58:51   3715s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1695.7M, EPOCH TIME: 1737048531.386512
[01/16 22:58:51   3715s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1695.7M, EPOCH TIME: 1737048531.386929
[01/16 22:58:51   3715s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1695.7M, EPOCH TIME: 1737048531.387020
[01/16 22:58:51   3715s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1695.7M, EPOCH TIME: 1737048531.388870
[01/16 22:58:51   3715s] OPERPROF:       Starting CMU at level 4, MEM:1695.7M, EPOCH TIME: 1737048531.404031
[01/16 22:58:51   3715s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1695.7M, EPOCH TIME: 1737048531.404332
[01/16 22:58:51   3715s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.016, MEM:1695.7M, EPOCH TIME: 1737048531.404391
[01/16 22:58:51   3715s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1695.7M, EPOCH TIME: 1737048531.404515
[01/16 22:58:51   3715s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1695.7M, EPOCH TIME: 1737048531.404578
[01/16 22:58:51   3715s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.018, MEM:1695.7M, EPOCH TIME: 1737048531.404656
[01/16 22:58:51   3715s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.018, MEM:1695.7M, EPOCH TIME: 1737048531.404694
[01/16 22:58:51   3715s] TDRefine: refinePlace mode is spiral
[01/16 22:58:51   3715s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.13343.3
[01/16 22:58:51   3715s] OPERPROF: Starting RefinePlace at level 1, MEM:1695.7M, EPOCH TIME: 1737048531.404749
[01/16 22:58:51   3715s] *** Starting refinePlace (1:01:55 mem=1695.7M) ***
[01/16 22:58:51   3715s] Total net bbox length = 2.887e+02 (1.712e+02 1.176e+02) (ext = 1.702e+02)
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:51   3715s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/16 22:58:51   3715s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[01/16 22:58:51   3715s] Type 'man IMPSP-5140' for more detail.
[01/16 22:58:51   3715s] **WARN: (IMPSP-315):	Found 21 instances insts with no PG Term connections.
[01/16 22:58:51   3715s] Type 'man IMPSP-315' for more detail.
[01/16 22:58:51   3715s] (I)      Default power domain name = counter
[01/16 22:58:51   3715s] .Default power domain name = counter
[01/16 22:58:51   3715s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:1695.7M, EPOCH TIME: 1737048531.406532
[01/16 22:58:51   3715s] Starting refinePlace ...
[01/16 22:58:51   3715s] Default power domain name = counter
[01/16 22:58:51   3715s] .One DDP V2 for no tweak run.
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/16 22:58:51   3715s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[01/16 22:58:51   3715s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[01/16 22:58:51   3715s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[01/16 22:58:51   3715s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1695.7MB) @(1:01:55 - 1:01:55).
[01/16 22:58:51   3715s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[01/16 22:58:51   3715s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1695.7MB
[01/16 22:58:51   3715s] Statistics of distance of Instance movement in refine placement:
[01/16 22:58:51   3715s]   maximum (X+Y) =         0.00 um
[01/16 22:58:51   3715s]   mean    (X+Y) =         0.00 um
[01/16 22:58:51   3715s] Summary Report:
[01/16 22:58:51   3715s] Instances move: 0 (out of 21 movable)
[01/16 22:58:51   3715s] Instances flipped: 0
[01/16 22:58:51   3715s] Mean displacement: 0.00 um
[01/16 22:58:51   3715s] Max displacement: 0.00 um 
[01/16 22:58:51   3715s] Total instances moved : 0
[01/16 22:58:51   3715s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.002, MEM:1695.7M, EPOCH TIME: 1737048531.408784
[01/16 22:58:51   3715s] Total net bbox length = 2.887e+02 (1.712e+02 1.176e+02) (ext = 1.702e+02)
[01/16 22:58:51   3715s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1695.7MB
[01/16 22:58:51   3715s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1695.7MB) @(1:01:55 - 1:01:55).
[01/16 22:58:51   3715s] *** Finished refinePlace (1:01:55 mem=1695.7M) ***
[01/16 22:58:51   3715s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.13343.3
[01/16 22:58:51   3715s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.004, MEM:1695.7M, EPOCH TIME: 1737048531.409155
[01/16 22:58:51   3715s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1695.7M, EPOCH TIME: 1737048531.409294
[01/16 22:58:51   3715s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1695.7M, EPOCH TIME: 1737048531.410497
[01/16 22:58:51   3715s] *** maximum move = 0.00 um ***
[01/16 22:58:51   3715s] *** Finished re-routing un-routed nets (1695.7M) ***
[01/16 22:58:51   3715s] OPERPROF: Starting DPlace-Init at level 1, MEM:1695.7M, EPOCH TIME: 1737048531.411623
[01/16 22:58:51   3715s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1695.7M, EPOCH TIME: 1737048531.415712
[01/16 22:58:51   3715s] OPERPROF:     Starting CMU at level 3, MEM:1695.7M, EPOCH TIME: 1737048531.429839
[01/16 22:58:51   3715s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1695.7M, EPOCH TIME: 1737048531.430140
[01/16 22:58:51   3715s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1695.7M, EPOCH TIME: 1737048531.430195
[01/16 22:58:51   3715s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1695.7M, EPOCH TIME: 1737048531.430244
[01/16 22:58:51   3715s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1695.7M, EPOCH TIME: 1737048531.430303
[01/16 22:58:51   3715s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1695.7M, EPOCH TIME: 1737048531.430380
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1695.7M) ***
[01/16 22:58:51   3715s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13343.5
[01/16 22:58:51   3715s] *** AreaOpt #2 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 1:01:55.1/4:02:17.8 (0.3), mem = 1695.7M
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] =============================================================================================
[01/16 22:58:51   3715s]  Step TAT Report for AreaOpt #2                                                 21.10-p004_1
[01/16 22:58:51   3715s] =============================================================================================
[01/16 22:58:51   3715s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/16 22:58:51   3715s] ---------------------------------------------------------------------------------------------
[01/16 22:58:51   3715s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  77.1 % )     0:00:00.4 /  0:00:00.5    1.0
[01/16 22:58:51   3715s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ OptGetWeight           ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ OptEval                ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ OptCommit              ]     16   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ RefinePlace            ]      1   0:00:00.0  (   8.1 % )     0:00:00.0 /  0:00:00.0    1.1
[01/16 22:58:51   3715s] [ MISC                   ]          0:00:00.1  (  13.8 % )     0:00:00.1 /  0:00:00.1    0.9
[01/16 22:58:51   3715s] ---------------------------------------------------------------------------------------------
[01/16 22:58:51   3715s]  AreaOpt #2 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[01/16 22:58:51   3715s] ---------------------------------------------------------------------------------------------
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1660.6M, EPOCH TIME: 1737048531.432166
[01/16 22:58:51   3715s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1622.6M, EPOCH TIME: 1737048531.433263
[01/16 22:58:51   3715s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/16 22:58:51   3715s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1622.61M, totSessionCpu=1:01:55).
[01/16 22:58:51   3715s] **INFO: Flow update: Design timing is met.
[01/16 22:58:51   3715s] Begin: GigaOpt postEco DRV Optimization
[01/16 22:58:51   3715s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[01/16 22:58:51   3715s] *** DrvOpt #1 [begin] : totSession cpu/real = 1:01:55.2/4:02:17.8 (0.3), mem = 1622.6M
[01/16 22:58:51   3715s] Info: 1 ideal net excluded from IPO operation.
[01/16 22:58:51   3715s] Info: 1 clock net  excluded from IPO operation.
[01/16 22:58:51   3715s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.13343.6
[01/16 22:58:51   3715s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/16 22:58:51   3715s] ### Creating PhyDesignMc. totSessionCpu=1:01:55 mem=1622.6M
[01/16 22:58:51   3715s] OPERPROF: Starting DPlace-Init at level 1, MEM:1622.6M, EPOCH TIME: 1737048531.448383
[01/16 22:58:51   3715s] z: 2, totalTracks: 1
[01/16 22:58:51   3715s] z: 4, totalTracks: 1
[01/16 22:58:51   3715s] z: 6, totalTracks: 1
[01/16 22:58:51   3715s] z: 8, totalTracks: 1
[01/16 22:58:51   3715s] #spOpts: minPadR=1.1 mergeVia=F 
[01/16 22:58:51   3715s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1622.6M, EPOCH TIME: 1737048531.450462
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[01/16 22:58:51   3715s] OPERPROF:     Starting CMU at level 3, MEM:1622.6M, EPOCH TIME: 1737048531.464360
[01/16 22:58:51   3715s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1622.6M, EPOCH TIME: 1737048531.464545
[01/16 22:58:51   3715s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1622.6M, EPOCH TIME: 1737048531.464608
[01/16 22:58:51   3715s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1622.6MB).
[01/16 22:58:51   3715s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1622.6M, EPOCH TIME: 1737048531.464704
[01/16 22:58:51   3715s] TotalInstCnt at PhyDesignMc Initialization: 21
[01/16 22:58:51   3715s] ### Creating PhyDesignMc, finished. totSessionCpu=1:01:55 mem=1622.6M
[01/16 22:58:51   3715s] ### Creating RouteCongInterface, started
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] #optDebug: {0, 1.000}
[01/16 22:58:51   3715s] ### Creating RouteCongInterface, finished
[01/16 22:58:51   3715s] {MG  {7 0 4.3 0.112689}  {10 0 15.7 0.406119} }
[01/16 22:58:51   3715s] ### Creating LA Mngr. totSessionCpu=1:01:55 mem=1622.6M
[01/16 22:58:51   3715s] ### Creating LA Mngr, finished. totSessionCpu=1:01:55 mem=1622.6M
[01/16 22:58:51   3715s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1679.8M, EPOCH TIME: 1737048531.629900
[01/16 22:58:51   3715s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1679.8M, EPOCH TIME: 1737048531.630023
[01/16 22:58:51   3715s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 22:58:51   3715s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/16 22:58:51   3715s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 22:58:51   3715s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/16 22:58:51   3715s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 22:58:51   3715s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/16 22:58:51   3715s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.53|     0.00|       0|       0|       0| 69.74%|          |         |
[01/16 22:58:51   3715s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/16 22:58:51   3715s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.53|     0.00|       0|       0|       0| 69.74%| 0:00:00.0|  1679.8M|
[01/16 22:58:51   3715s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/16 22:58:51   3715s] Bottom Preferred Layer:
[01/16 22:58:51   3715s]     None
[01/16 22:58:51   3715s] Via Pillar Rule:
[01/16 22:58:51   3715s]     None
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1679.8M) ***
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] Total-nets :: 24, Stn-nets :: 0, ratio :: 0 %
[01/16 22:58:51   3715s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1660.8M, EPOCH TIME: 1737048531.632080
[01/16 22:58:51   3715s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1622.8M, EPOCH TIME: 1737048531.633094
[01/16 22:58:51   3715s] TotalInstCnt at PhyDesignMc Destruction: 21
[01/16 22:58:51   3715s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.13343.6
[01/16 22:58:51   3715s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 1:01:55.3/4:02:18.0 (0.3), mem = 1622.8M
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] =============================================================================================
[01/16 22:58:51   3715s]  Step TAT Report for DrvOpt #1                                                  21.10-p004_1
[01/16 22:58:51   3715s] =============================================================================================
[01/16 22:58:51   3715s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/16 22:58:51   3715s] ---------------------------------------------------------------------------------------------
[01/16 22:58:51   3715s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    1.2
[01/16 22:58:51   3715s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:51   3715s] [ MISC                   ]          0:00:00.2  (  90.1 % )     0:00:00.2 /  0:00:00.2    1.0
[01/16 22:58:51   3715s] ---------------------------------------------------------------------------------------------
[01/16 22:58:51   3715s]  DrvOpt #1 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[01/16 22:58:51   3715s] ---------------------------------------------------------------------------------------------
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] End: GigaOpt postEco DRV Optimization
[01/16 22:58:51   3715s] Register exp ratio and priority group on 0 nets on 24 nets : 
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] Active setup views:
[01/16 22:58:51   3715s]  wc
[01/16 22:58:51   3715s]   Dominating endpoints: 0
[01/16 22:58:51   3715s]   Dominating TNS: -0.000
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] Extraction called for design 'counter' of instances=21 and nets=26 using extraction engine 'preRoute' .
[01/16 22:58:51   3715s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[01/16 22:58:51   3715s] Type 'man IMPEXT-3530' for more detail.
[01/16 22:58:51   3715s] PreRoute RC Extraction called for design counter.
[01/16 22:58:51   3715s] RC Extraction called in multi-corner(1) mode.
[01/16 22:58:51   3715s] RCMode: PreRoute
[01/16 22:58:51   3715s]       RC Corner Indexes            0   
[01/16 22:58:51   3715s] Capacitance Scaling Factor   : 1.00000 
[01/16 22:58:51   3715s] Resistance Scaling Factor    : 1.00000 
[01/16 22:58:51   3715s] Clock Cap. Scaling Factor    : 1.00000 
[01/16 22:58:51   3715s] Clock Res. Scaling Factor    : 1.00000 
[01/16 22:58:51   3715s] Shrink Factor                : 0.90000
[01/16 22:58:51   3715s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/16 22:58:51   3715s] Using capacitance table file ...
[01/16 22:58:51   3715s] RC Grid backup saved.
[01/16 22:58:51   3715s] LayerId::1 widthSet size::4
[01/16 22:58:51   3715s] LayerId::2 widthSet size::4
[01/16 22:58:51   3715s] LayerId::3 widthSet size::4
[01/16 22:58:51   3715s] LayerId::4 widthSet size::4
[01/16 22:58:51   3715s] LayerId::5 widthSet size::4
[01/16 22:58:51   3715s] LayerId::6 widthSet size::4
[01/16 22:58:51   3715s] LayerId::7 widthSet size::5
[01/16 22:58:51   3715s] LayerId::8 widthSet size::5
[01/16 22:58:51   3715s] LayerId::9 widthSet size::5
[01/16 22:58:51   3715s] LayerId::10 widthSet size::4
[01/16 22:58:51   3715s] LayerId::11 widthSet size::3
[01/16 22:58:51   3715s] Skipped RC grid update for preRoute extraction.
[01/16 22:58:51   3715s] eee: pegSigSF::1.070000
[01/16 22:58:51   3715s] Initializing multi-corner capacitance tables ... 
[01/16 22:58:51   3715s] Initializing multi-corner resistance tables ...
[01/16 22:58:51   3715s] Creating RPSQ from WeeR and WRes ...
[01/16 22:58:51   3715s] eee: l::1 avDens::0.029955 usedTrk::5.391813 availTrk::180.000000 sigTrk::5.391813
[01/16 22:58:51   3715s] eee: l::2 avDens::0.019202 usedTrk::3.283626 availTrk::171.000000 sigTrk::3.283626
[01/16 22:58:51   3715s] eee: l::3 avDens::0.025926 usedTrk::4.666667 availTrk::180.000000 sigTrk::4.666667
[01/16 22:58:51   3715s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:51   3715s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:51   3715s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:51   3715s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:51   3715s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:51   3715s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[01/16 22:58:51   3715s] eee: l::10 avDens::0.087548 usedTrk::5.988304 availTrk::68.400000 sigTrk::5.988304
[01/16 22:58:51   3715s] eee: l::11 avDens::0.060429 usedTrk::4.350877 availTrk::72.000000 sigTrk::4.350877
[01/16 22:58:51   3715s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[01/16 22:58:51   3715s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 82 ; 
[01/16 22:58:51   3715s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1603.406M)
[01/16 22:58:51   3715s] Skewing Data Summary (End_of_FINAL)
[01/16 22:58:51   3715s] --------------------------------------------------
[01/16 22:58:51   3715s]  Total skewed count:0
[01/16 22:58:51   3715s] --------------------------------------------------
[01/16 22:58:51   3715s] Starting delay calculation for Setup views
[01/16 22:58:51   3715s] AAE_INFO: opIsDesignInPostRouteState() is 0
[01/16 22:58:51   3715s] #################################################################################
[01/16 22:58:51   3715s] # Design Stage: PreRoute
[01/16 22:58:51   3715s] # Design Name: counter
[01/16 22:58:51   3715s] # Design Mode: 90nm
[01/16 22:58:51   3715s] # Analysis Mode: MMMC Non-OCV 
[01/16 22:58:51   3715s] # Parasitics Mode: No SPEF/RCDB 
[01/16 22:58:51   3715s] # Signoff Settings: SI Off 
[01/16 22:58:51   3715s] #################################################################################
[01/16 22:58:51   3715s] Calculate delays in BcWc mode...
[01/16 22:58:51   3715s] Topological Sorting (REAL = 0:00:00.0, MEM = 1622.5M, InitMEM = 1622.5M)
[01/16 22:58:51   3715s] Start delay calculation (fullDC) (1 T). (MEM=1622.46)
[01/16 22:58:51   3715s] End AAE Lib Interpolated Model. (MEM=1622.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 22:58:51   3715s] Total number of fetched objects 24
[01/16 22:58:51   3715s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/16 22:58:51   3715s] End delay calculation. (MEM=1638.15 CPU=0:00:00.0 REAL=0:00:00.0)
[01/16 22:58:51   3715s] End delay calculation (fullDC). (MEM=1638.15 CPU=0:00:00.0 REAL=0:00:00.0)
[01/16 22:58:51   3715s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1638.1M) ***
[01/16 22:58:51   3715s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:01:55 mem=1638.1M)
[01/16 22:58:51   3715s] Started Early Global Route kernel ( Curr Mem: 1638.15 MB )
[01/16 22:58:51   3715s] (I)      ==================== Layers =====================
[01/16 22:58:51   3715s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:51   3715s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[01/16 22:58:51   3715s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:51   3715s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[01/16 22:58:51   3715s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[01/16 22:58:51   3715s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:51   3715s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[01/16 22:58:51   3715s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[01/16 22:58:51   3715s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[01/16 22:58:51   3715s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[01/16 22:58:51   3715s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[01/16 22:58:51   3715s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[01/16 22:58:51   3715s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[01/16 22:58:51   3715s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[01/16 22:58:51   3715s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[01/16 22:58:51   3715s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[01/16 22:58:51   3715s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[01/16 22:58:51   3715s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[01/16 22:58:51   3715s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[01/16 22:58:51   3715s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[01/16 22:58:51   3715s] (I)      +-----+----+---------+---------+--------+-------+
[01/16 22:58:51   3715s] (I)      Started Import and model ( Curr Mem: 1638.15 MB )
[01/16 22:58:51   3715s] (I)      Default power domain name = counter
[01/16 22:58:51   3715s] .== Non-default Options ==
[01/16 22:58:51   3715s] (I)      Build term to term wires                           : false
[01/16 22:58:51   3715s] (I)      Maximum routing layer                              : 11
[01/16 22:58:51   3715s] (I)      Number of threads                                  : 1
[01/16 22:58:51   3715s] (I)      Method to set GCell size                           : row
[01/16 22:58:51   3715s] (I)      Counted 139 PG shapes. We will not process PG shapes layer by layer.
[01/16 22:58:51   3715s] (I)      Use row-based GCell size
[01/16 22:58:51   3715s] (I)      Use row-based GCell align
[01/16 22:58:51   3715s] (I)      layer 0 area = 80000
[01/16 22:58:51   3715s] (I)      layer 1 area = 80000
[01/16 22:58:51   3715s] (I)      layer 2 area = 80000
[01/16 22:58:51   3715s] (I)      layer 3 area = 80000
[01/16 22:58:51   3715s] (I)      layer 4 area = 80000
[01/16 22:58:51   3715s] (I)      layer 5 area = 80000
[01/16 22:58:51   3715s] (I)      layer 6 area = 80000
[01/16 22:58:51   3715s] (I)      layer 7 area = 80000
[01/16 22:58:51   3715s] (I)      layer 8 area = 80000
[01/16 22:58:51   3715s] (I)      layer 9 area = 400000
[01/16 22:58:51   3715s] (I)      layer 10 area = 400000
[01/16 22:58:51   3715s] (I)      GCell unit size   : 3420
[01/16 22:58:51   3715s] (I)      GCell multiplier  : 1
[01/16 22:58:51   3715s] (I)      GCell row height  : 3420
[01/16 22:58:51   3715s] (I)      Actual row height : 3420
[01/16 22:58:51   3715s] (I)      GCell align ref   : 10000 10260
[01/16 22:58:51   3715s] [NR-eGR] Track table information for default rule: 
[01/16 22:58:51   3715s] [NR-eGR] Metal1 has no routable track
[01/16 22:58:51   3715s] [NR-eGR] Metal2 has single uniform track structure
[01/16 22:58:51   3715s] [NR-eGR] Metal3 has single uniform track structure
[01/16 22:58:51   3715s] [NR-eGR] Metal4 has single uniform track structure
[01/16 22:58:51   3715s] [NR-eGR] Metal5 has single uniform track structure
[01/16 22:58:51   3715s] [NR-eGR] Metal6 has single uniform track structure
[01/16 22:58:51   3715s] [NR-eGR] Metal7 has single uniform track structure
[01/16 22:58:51   3715s] [NR-eGR] Metal8 has single uniform track structure
[01/16 22:58:51   3715s] [NR-eGR] Metal9 has single uniform track structure
[01/16 22:58:51   3715s] [NR-eGR] Metal10 has single uniform track structure
[01/16 22:58:51   3715s] [NR-eGR] Metal11 has single uniform track structure
[01/16 22:58:51   3715s] (I)      ==================== Default via =====================
[01/16 22:58:51   3715s] (I)      +----+------------------+----------------------------+
[01/16 22:58:51   3715s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[01/16 22:58:51   3715s] (I)      +----+------------------+----------------------------+
[01/16 22:58:51   3715s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[01/16 22:58:51   3715s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[01/16 22:58:51   3715s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[01/16 22:58:51   3715s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[01/16 22:58:51   3715s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[01/16 22:58:51   3715s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[01/16 22:58:51   3715s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[01/16 22:58:51   3715s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[01/16 22:58:51   3715s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[01/16 22:58:51   3715s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[01/16 22:58:51   3715s] (I)      +----+------------------+----------------------------+
[01/16 22:58:51   3715s] [NR-eGR] Read 224 PG shapes
[01/16 22:58:51   3715s] [NR-eGR] Read 0 clock shapes
[01/16 22:58:51   3715s] [NR-eGR] Read 0 other shapes
[01/16 22:58:51   3715s] [NR-eGR] #Routing Blockages  : 0
[01/16 22:58:51   3715s] [NR-eGR] #Instance Blockages : 0
[01/16 22:58:51   3715s] [NR-eGR] #PG Blockages       : 224
[01/16 22:58:51   3715s] [NR-eGR] #Halo Blockages     : 0
[01/16 22:58:51   3715s] [NR-eGR] #Boundary Blockages : 0
[01/16 22:58:51   3715s] [NR-eGR] #Clock Blockages    : 0
[01/16 22:58:51   3715s] [NR-eGR] #Other Blockages    : 0
[01/16 22:58:51   3715s] (I)      Design has 0 blackboxes considered as all layer blockages.
[01/16 22:58:51   3715s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/16 22:58:51   3715s] [NR-eGR] Read 24 nets ( ignored 0 )
[01/16 22:58:51   3715s] (I)      early_global_route_priority property id does not exist.
[01/16 22:58:51   3715s] (I)      Read Num Blocks=224  Num Prerouted Wires=0  Num CS=0
[01/16 22:58:51   3715s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:51   3715s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:51   3715s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:51   3715s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:51   3715s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:51   3715s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:51   3715s] (I)      Layer 7 (V) : #blockages 20 : #preroutes 0
[01/16 22:58:51   3715s] (I)      Layer 8 (H) : #blockages 20 : #preroutes 0
[01/16 22:58:51   3715s] (I)      Layer 9 (V) : #blockages 40 : #preroutes 0
[01/16 22:58:51   3715s] (I)      Layer 10 (H) : #blockages 24 : #preroutes 0
[01/16 22:58:51   3715s] (I)      Number of ignored nets                =      0
[01/16 22:58:51   3715s] (I)      Number of connected nets              =      0
[01/16 22:58:51   3715s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[01/16 22:58:51   3715s] (I)      Number of clock nets                  =      1.  Ignored: No
[01/16 22:58:51   3715s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[01/16 22:58:51   3715s] (I)      Number of special nets                =      0.  Ignored: Yes
[01/16 22:58:51   3715s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[01/16 22:58:51   3715s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[01/16 22:58:51   3715s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[01/16 22:58:51   3715s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[01/16 22:58:51   3715s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/16 22:58:51   3715s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/16 22:58:51   3715s] (I)      Ndr track 0 does not exist
[01/16 22:58:51   3715s] (I)      ---------------------Grid Graph Info--------------------
[01/16 22:58:51   3715s] (I)      Routing area        : (0, 0) - (50400, 34200)
[01/16 22:58:51   3715s] (I)      Core area           : (10000, 10260) - (40400, 23940)
[01/16 22:58:51   3715s] (I)      Site width          :   400  (dbu)
[01/16 22:58:51   3715s] (I)      Row height          :  3420  (dbu)
[01/16 22:58:51   3715s] (I)      GCell row height    :  3420  (dbu)
[01/16 22:58:51   3715s] (I)      GCell width         :  3420  (dbu)
[01/16 22:58:51   3715s] (I)      GCell height        :  3420  (dbu)
[01/16 22:58:51   3715s] (I)      Grid                :    14    10    11
[01/16 22:58:51   3715s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[01/16 22:58:51   3715s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[01/16 22:58:51   3715s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[01/16 22:58:51   3715s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[01/16 22:58:51   3715s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[01/16 22:58:51   3715s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[01/16 22:58:51   3715s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[01/16 22:58:51   3715s] (I)      First track coord   :     0   200   190   200   190   200   190   200   190  1200   950
[01/16 22:58:51   3715s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[01/16 22:58:51   3715s] (I)      Total num of tracks :     0   126    90   126    90   126    90   126    90    49    35
[01/16 22:58:51   3715s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[01/16 22:58:51   3715s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[01/16 22:58:51   3715s] (I)      --------------------------------------------------------
[01/16 22:58:51   3715s] 
[01/16 22:58:51   3715s] [NR-eGR] ============ Routing rule table ============
[01/16 22:58:51   3715s] [NR-eGR] Rule id: 0  Nets: 24
[01/16 22:58:51   3715s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[01/16 22:58:51   3715s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[01/16 22:58:51   3715s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[01/16 22:58:51   3715s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[01/16 22:58:51   3715s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[01/16 22:58:51   3715s] [NR-eGR] ========================================
[01/16 22:58:51   3715s] [NR-eGR] 
[01/16 22:58:51   3715s] (I)      =============== Blocked Tracks ===============
[01/16 22:58:51   3715s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:51   3715s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[01/16 22:58:51   3715s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:51   3715s] (I)      |     1 |       0 |        0 |         0.00% |
[01/16 22:58:51   3715s] (I)      |     2 |    1260 |       92 |         7.30% |
[01/16 22:58:51   3715s] (I)      |     3 |    1260 |       28 |         2.22% |
[01/16 22:58:51   3715s] (I)      |     4 |    1260 |       92 |         7.30% |
[01/16 22:58:51   3715s] (I)      |     5 |    1260 |       28 |         2.22% |
[01/16 22:58:51   3715s] (I)      |     6 |    1260 |       92 |         7.30% |
[01/16 22:58:51   3715s] (I)      |     7 |    1260 |       28 |         2.22% |
[01/16 22:58:51   3715s] (I)      |     8 |    1260 |       92 |         7.30% |
[01/16 22:58:51   3715s] (I)      |     9 |    1260 |       56 |         4.44% |
[01/16 22:58:51   3715s] (I)      |    10 |     490 |      114 |        23.27% |
[01/16 22:58:51   3715s] (I)      |    11 |     490 |      122 |        24.90% |
[01/16 22:58:51   3715s] (I)      +-------+---------+----------+---------------+
[01/16 22:58:51   3715s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1638.15 MB )
[01/16 22:58:51   3715s] (I)      Reset routing kernel
[01/16 22:58:51   3715s] (I)      Started Global Routing ( Curr Mem: 1638.15 MB )
[01/16 22:58:51   3715s] (I)      totalPins=78  totalGlobalPin=66 (84.62%)
[01/16 22:58:51   3715s] (I)      total 2D Cap : 10614 = (5310 H, 5304 V)
[01/16 22:58:51   3715s] [NR-eGR] Layer group 1: route 24 net(s) in layer range [2, 11]
[01/16 22:58:51   3715s] (I)      
[01/16 22:58:51   3715s] (I)      ============  Phase 1a Route ============
[01/16 22:58:51   3715s] (I)      Usage: 70 = (43 H, 27 V) = (0.81% H, 0.51% V) = (7.353e+01um H, 4.617e+01um V)
[01/16 22:58:51   3715s] (I)      
[01/16 22:58:51   3715s] (I)      ============  Phase 1b Route ============
[01/16 22:58:51   3715s] (I)      Usage: 70 = (43 H, 27 V) = (0.81% H, 0.51% V) = (7.353e+01um H, 4.617e+01um V)
[01/16 22:58:51   3715s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197000e+02um
[01/16 22:58:51   3715s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[01/16 22:58:51   3715s] (I)      Congestion threshold : each 60.00, sum 90.00
[01/16 22:58:51   3715s] (I)      
[01/16 22:58:51   3715s] (I)      ============  Phase 1c Route ============
[01/16 22:58:51   3715s] (I)      Usage: 70 = (43 H, 27 V) = (0.81% H, 0.51% V) = (7.353e+01um H, 4.617e+01um V)
[01/16 22:58:51   3715s] (I)      
[01/16 22:58:51   3715s] (I)      ============  Phase 1d Route ============
[01/16 22:58:51   3715s] (I)      Usage: 70 = (43 H, 27 V) = (0.81% H, 0.51% V) = (7.353e+01um H, 4.617e+01um V)
[01/16 22:58:51   3715s] (I)      
[01/16 22:58:51   3715s] (I)      ============  Phase 1e Route ============
[01/16 22:58:51   3715s] (I)      Usage: 70 = (43 H, 27 V) = (0.81% H, 0.51% V) = (7.353e+01um H, 4.617e+01um V)
[01/16 22:58:51   3715s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.197000e+02um
[01/16 22:58:51   3715s] (I)      
[01/16 22:58:51   3715s] (I)      ============  Phase 1l Route ============
[01/16 22:58:51   3715s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[01/16 22:58:51   3715s] (I)      Layer  2:       1109        60         0           0        1077    ( 0.00%) 
[01/16 22:58:51   3715s] (I)      Layer  3:       1150        43         0           0        1170    ( 0.00%) 
[01/16 22:58:51   3715s] (I)      Layer  4:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:51   3715s] (I)      Layer  5:       1150         0         0           0        1170    ( 0.00%) 
[01/16 22:58:51   3715s] (I)      Layer  6:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:51   3715s] (I)      Layer  7:       1150         0         0           0        1170    ( 0.00%) 
[01/16 22:58:51   3715s] (I)      Layer  8:       1109         0         0           0        1077    ( 0.00%) 
[01/16 22:58:51   3715s] (I)      Layer  9:       1140         0         0           0        1170    ( 0.00%) 
[01/16 22:58:51   3715s] (I)      Layer 10:        333         0         0          41         390    ( 9.52%) 
[01/16 22:58:51   3715s] (I)      Layer 11:        338         0         0          79         389    (16.92%) 
[01/16 22:58:51   3715s] (I)      Total:          9697       103         0         120        9765    ( 1.21%) 
[01/16 22:58:51   3715s] (I)      
[01/16 22:58:51   3715s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/16 22:58:51   3715s] [NR-eGR]                        OverCon            
[01/16 22:58:51   3715s] [NR-eGR]                         #Gcell     %Gcell
[01/16 22:58:51   3715s] [NR-eGR]        Layer             (1-0)    OverCon
[01/16 22:58:51   3715s] [NR-eGR] ----------------------------------------------
[01/16 22:58:51   3715s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR] ----------------------------------------------
[01/16 22:58:51   3715s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[01/16 22:58:51   3715s] [NR-eGR] 
[01/16 22:58:51   3715s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1646.15 MB )
[01/16 22:58:51   3715s] (I)      total 2D Cap : 10646 = (5326 H, 5320 V)
[01/16 22:58:51   3715s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/16 22:58:51   3715s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1646.15 MB )
[01/16 22:58:51   3715s] (I)      =================================== Runtime Summary ====================================
[01/16 22:58:51   3715s] (I)       Step                                         %     Start    Finish      Real       CPU 
[01/16 22:58:51   3715s] (I)      ----------------------------------------------------------------------------------------
[01/16 22:58:51   3715s] (I)       Early Global Route kernel              100.00%  5.43 sec  5.45 sec  0.02 sec  0.02 sec 
[01/16 22:58:51   3715s] (I)       +-Import and model                      41.78%  5.44 sec  5.45 sec  0.01 sec  0.01 sec 
[01/16 22:58:51   3715s] (I)       | +-Create place DB                      2.11%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | +-Import place data                  1.55%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Read instances and placement     0.24%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Read nets                        0.20%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | +-Create route DB                     22.57%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | +-Import route data (1T)            21.11%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Read blockages ( Layer 2-11 )    5.59%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | | +-Read routing blockages         0.02%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | | +-Read instance blockages        0.09%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | | +-Read PG blockages              0.31%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | | +-Read clock blockages           0.12%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | | +-Read other blockages           0.12%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | | +-Read boundary cut boxes        0.01%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Read blackboxes                  0.29%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Read prerouted                   0.33%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Read unlegalized nets            0.03%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Read nets                        0.29%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Set up via pillars               0.04%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Initialize 3D grid graph         0.15%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Model blockage capacity          1.74%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | | +-Initialize 3D capacity         1.04%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | +-Read aux data                        0.02%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | +-Others data preparation              0.34%  5.44 sec  5.44 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | +-Create route kernel                 13.62%  5.44 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       +-Global Routing                        33.59%  5.45 sec  5.45 sec  0.01 sec  0.01 sec 
[01/16 22:58:51   3715s] (I)       | +-Initialization                       0.15%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | +-Net group 1                         27.78%  5.45 sec  5.45 sec  0.00 sec  0.01 sec 
[01/16 22:58:51   3715s] (I)       | | +-Generate topology                  0.15%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | +-Phase 1a                           2.34%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Pattern routing (1T)             1.02%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Add via demand to 2D             0.07%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | +-Phase 1b                           0.27%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | +-Phase 1c                           0.09%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | +-Phase 1d                           0.09%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | +-Phase 1e                           0.85%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Route legalization               0.02%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | | +-Phase 1l                          18.77%  5.45 sec  5.45 sec  0.00 sec  0.01 sec 
[01/16 22:58:51   3715s] (I)       | | | +-Layer assignment (1T)           18.11%  5.45 sec  5.45 sec  0.00 sec  0.01 sec 
[01/16 22:58:51   3715s] (I)       | +-Clean cong LA                        0.01%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       +-Export 3D cong map                     1.10%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)       | +-Export 2D cong map                   0.28%  5.45 sec  5.45 sec  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)      ===================== Summary by functions =====================
[01/16 22:58:51   3715s] (I)       Lv  Step                                 %      Real       CPU 
[01/16 22:58:51   3715s] (I)      ----------------------------------------------------------------
[01/16 22:58:51   3715s] (I)        0  Early Global Route kernel      100.00%  0.02 sec  0.02 sec 
[01/16 22:58:51   3715s] (I)        1  Import and model                41.78%  0.01 sec  0.01 sec 
[01/16 22:58:51   3715s] (I)        1  Global Routing                  33.59%  0.01 sec  0.01 sec 
[01/16 22:58:51   3715s] (I)        1  Export 3D cong map               1.10%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        2  Net group 1                     27.78%  0.00 sec  0.01 sec 
[01/16 22:58:51   3715s] (I)        2  Create route DB                 22.57%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        2  Create route kernel             13.62%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        2  Create place DB                  2.11%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        2  Others data preparation          0.34%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        2  Export 2D cong map               0.28%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        2  Initialization                   0.15%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        2  Read aux data                    0.02%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        3  Import route data (1T)          21.11%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        3  Phase 1l                        18.77%  0.00 sec  0.01 sec 
[01/16 22:58:51   3715s] (I)        3  Phase 1a                         2.34%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        3  Import place data                1.55%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        3  Phase 1e                         0.85%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        3  Phase 1b                         0.27%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        3  Generate topology                0.15%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        3  Phase 1c                         0.09%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        3  Phase 1d                         0.09%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Layer assignment (1T)           18.11%  0.00 sec  0.01 sec 
[01/16 22:58:51   3715s] (I)        4  Read blockages ( Layer 2-11 )    5.59%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Model blockage capacity          1.74%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Pattern routing (1T)             1.02%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Read nets                        0.48%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Read prerouted                   0.33%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Read blackboxes                  0.29%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Read instances and placement     0.24%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Initialize 3D grid graph         0.15%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Add via demand to 2D             0.07%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Read unlegalized nets            0.03%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        4  Route legalization               0.02%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        5  Initialize 3D capacity           1.04%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        5  Read PG blockages                0.31%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        5  Read clock blockages             0.12%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        5  Read other blockages             0.12%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        5  Read instance blockages          0.09%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        5  Read routing blockages           0.02%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[01/16 22:58:51   3715s] OPERPROF: Starting HotSpotCal at level 1, MEM:1646.2M, EPOCH TIME: 1737048531.777526
[01/16 22:58:51   3715s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:51   3715s] [hotspot] |            |   max hotspot | total hotspot |
[01/16 22:58:51   3715s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:51   3715s] [hotspot] | normalized |          0.00 |          0.00 |
[01/16 22:58:51   3715s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:51   3715s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/16 22:58:51   3715s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/16 22:58:51   3715s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1646.2M, EPOCH TIME: 1737048531.777756
[01/16 22:58:51   3715s] [hotspot] Hotspot report including placement blocked areas
[01/16 22:58:51   3715s] OPERPROF: Starting HotSpotCal at level 1, MEM:1646.2M, EPOCH TIME: 1737048531.777873
[01/16 22:58:51   3715s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:51   3715s] [hotspot] |            |   max hotspot | total hotspot |
[01/16 22:58:51   3715s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:51   3715s] [hotspot] | normalized |          0.00 |          0.00 |
[01/16 22:58:51   3715s] [hotspot] +------------+---------------+---------------+
[01/16 22:58:51   3715s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/16 22:58:51   3715s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/16 22:58:51   3715s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1646.2M, EPOCH TIME: 1737048531.778067
[01/16 22:58:51   3715s] Reported timing to dir ./timingReports
[01/16 22:58:51   3715s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1379.0M, totSessionCpu=1:01:55 **
[01/16 22:58:51   3715s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1599.2M, EPOCH TIME: 1737048531.781556
[01/16 22:58:51   3715s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:1599.2M, EPOCH TIME: 1737048531.797488
[01/16 22:58:52   3715s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.529  |  8.529  |  8.676  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    8    |   16    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.737%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1381.7M, totSessionCpu=1:01:56 **
[01/16 22:58:52   3715s] 
[01/16 22:58:52   3715s] TimeStamp Deleting Cell Server Begin ...
[01/16 22:58:52   3715s] Deleting Lib Analyzer.
[01/16 22:58:52   3715s] 
[01/16 22:58:52   3715s] TimeStamp Deleting Cell Server End ...
[01/16 22:58:52   3715s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[01/16 22:58:52   3715s] Type 'man IMPOPT-3195' for more detail.
[01/16 22:58:52   3715s] *** Finished optDesign ***
[01/16 22:58:52   3715s] 
[01/16 22:58:52   3715s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.9 real=0:00:06.8)
[01/16 22:58:52   3715s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[01/16 22:58:52   3715s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[01/16 22:58:52   3715s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.2 real=0:00:01.2)
[01/16 22:58:52   3715s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[01/16 22:58:52   3715s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/16 22:58:52   3715s] Info: pop threads available for lower-level modules during optimization.
[01/16 22:58:52   3715s] clean pInstBBox. size 0
[01/16 22:58:52   3715s] All LLGs are deleted
[01/16 22:58:52   3715s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1617.6M, EPOCH TIME: 1737048532.650675
[01/16 22:58:52   3715s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1617.6M, EPOCH TIME: 1737048532.650768
[01/16 22:58:52   3715s] Disable CTE adjustment.
[01/16 22:58:52   3715s] #optDebug: fT-D <X 1 0 0 0>
[01/16 22:58:52   3715s] VSMManager cleared!
[01/16 22:58:52   3715s] **place_opt_design ... cpu = 0:00:07, real = 0:00:08, mem = 1531.6M **
[01/16 22:58:52   3715s] *** Finished GigaPlace ***
[01/16 22:58:52   3715s] 
[01/16 22:58:52   3715s] *** Summary of all messages that are not suppressed in this session:
[01/16 22:58:52   3715s] Severity  ID               Count  Summary                                  
[01/16 22:58:52   3715s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[01/16 22:58:52   3715s] WARNING   IMPSP-5140           2  Global net connect rules have not been c...
[01/16 22:58:52   3715s] WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
[01/16 22:58:52   3715s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/16 22:58:52   3715s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[01/16 22:58:52   3715s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/16 22:58:52   3715s] WARNING   IMPOPT-665          10  %s : Net has unplaced terms or is connec...
[01/16 22:58:52   3715s] *** Message Summary: 22 warning(s), 0 error(s)
[01/16 22:58:52   3715s] 
[01/16 22:58:52   3715s] *** place_opt_design #1 [finish] : cpu/real = 0:00:06.7/0:00:08.6 (0.8), totSession cpu/real = 1:01:55.6/4:02:19.0 (0.3), mem = 1531.6M
[01/16 22:58:52   3715s] 
[01/16 22:58:52   3715s] =============================================================================================
[01/16 22:58:52   3715s]  Final TAT Report for place_opt_design #1                                       21.10-p004_1
[01/16 22:58:52   3715s] =============================================================================================
[01/16 22:58:52   3715s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/16 22:58:52   3715s] ---------------------------------------------------------------------------------------------
[01/16 22:58:52   3715s] [ InitOpt                ]      1   0:00:01.2  (  13.9 % )     0:00:01.4 /  0:00:01.4    1.0
[01/16 22:58:52   3715s] [ GlobalOpt              ]      1   0:00:00.7  (   8.0 % )     0:00:00.7 /  0:00:00.7    1.0
[01/16 22:58:52   3715s] [ DrvOpt                 ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/16 22:58:52   3715s] [ SimplifyNetlist        ]      1   0:00:00.9  (  10.0 % )     0:00:00.9 /  0:00:00.9    1.0
[01/16 22:58:52   3715s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[01/16 22:58:52   3715s] [ AreaOpt                ]      2   0:00:01.1  (  12.8 % )     0:00:01.1 /  0:00:01.1    1.0
[01/16 22:58:52   3715s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:52   3715s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.5 % )     0:00:00.9 /  0:00:00.2    0.2
[01/16 22:58:52   3715s] [ DrvReport              ]      2   0:00:00.8  (   8.9 % )     0:00:00.8 /  0:00:00.0    0.0
[01/16 22:58:52   3715s] [ CongRefineRouteType    ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/16 22:58:52   3715s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:52   3715s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:52   3715s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[01/16 22:58:52   3715s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:52   3715s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:52   3715s] [ GlobalPlace            ]      1   0:00:02.6  (  29.8 % )     0:00:02.6 /  0:00:01.5    0.6
[01/16 22:58:52   3715s] [ IncrReplace            ]      1   0:00:00.2  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[01/16 22:58:52   3715s] [ RefinePlace            ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[01/16 22:58:52   3715s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.8
[01/16 22:58:52   3715s] [ ExtractRC              ]      3   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[01/16 22:58:52   3715s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[01/16 22:58:52   3715s] [ FullDelayCalc          ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[01/16 22:58:52   3715s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/16 22:58:52   3715s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[01/16 22:58:52   3715s] [ MISC                   ]          0:00:00.4  (   4.9 % )     0:00:00.4 /  0:00:00.4    1.0
[01/16 22:58:52   3715s] ---------------------------------------------------------------------------------------------
[01/16 22:58:52   3715s]  place_opt_design #1 TOTAL          0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:06.7    0.8
[01/16 22:58:52   3715s] ---------------------------------------------------------------------------------------------
[01/16 22:58:52   3715s] 
[01/16 22:59:51   3730s] <CMD> setDrawView place
[01/16 22:59:52   3731s] <CMD> setDrawView place
[01/16 22:59:54   3732s] <CMD> zoomBox -4.48150 0.55200 28.67200 16.54050
[01/16 22:59:54   3732s] <CMD> zoomBox -2.42450 1.74800 25.75650 15.33850
[01/16 22:59:54   3732s] <CMD> zoomBox -0.67550 2.76450 23.27800 14.31650
[01/16 22:59:55   3732s] <CMD> zoomBox -2.42500 1.74750 25.75650 15.33850
[01/16 22:59:56   3732s] <CMD> zoomBox -4.48600 0.55100 28.66950 16.54050
[01/16 22:59:57   3733s] <CMD> zoomBox -7.54750 -0.87050 31.45950 17.94100
[01/16 23:00:16   3738s] <CMD> zoomBox 0.25450 3.50150 20.61800 13.32200
[01/16 23:00:17   3738s] <CMD> zoomBox 1.53300 4.21800 18.84200 12.56550
[01/16 23:00:17   3738s] <CMD> zoomBox 2.61950 4.82700 17.33250 11.92250
[01/16 23:00:20   3740s] <CMD> selectInst {count_reg[6]}
[01/16 23:00:20   3740s] <CMD> zoomBox 4.18350 5.91950 14.81350 11.04600
[01/16 23:00:22   3740s] <CMD> deselectAll
[01/16 23:00:22   3740s] <CMD> selectInst {count_reg[6]}
[01/16 23:00:28   3742s] <CMD> deselectAll
[01/16 23:00:28   3742s] <CMD> selectWire 5.0000 8.4900 20.2000 8.6100 1 VDD
[01/16 23:00:56   3751s] <CMD> zoomBox 3.33050 5.28350 15.83650 11.31450
[01/16 23:00:56   3751s] <CMD> zoomBox 4.90750 6.46000 13.94400 10.81800
[01/16 23:00:57   3751s] <CMD> zoomBox 2.32500 4.53400 17.04150 11.63100
[01/16 23:00:57   3751s] <CMD> zoomBox -1.87850 1.39800 22.08500 12.95450
[01/16 23:01:00   3753s] <CMD> gui_select -rect {8.32350 2.49300 7.94900 2.13250}
[01/16 23:01:00   3753s] <CMD> deselectAll
[01/16 23:01:02   3754s] <CMD> zoomBox -4.57650 0.00700 23.61600 13.60300
[01/16 23:01:03   3754s] <CMD> zoomBox -1.87850 1.39800 22.08500 12.95450
[01/16 23:01:04   3754s] <CMD> zoomBox 1.32500 3.08400 21.69400 12.90700
[01/16 23:01:05   3755s] <CMD> zoomBox 4.04550 4.51500 21.36000 12.86500
[01/16 23:01:06   3755s] <CMD> zoomBox 2.71700 3.85900 23.08700 13.68250
[01/16 23:01:07   3755s] <CMD> zoomBox 1.14750 3.00250 25.11250 14.56000
[01/16 23:01:07   3755s] <CMD> zoomBox -0.69900 1.99550 27.49550 15.59250
[01/16 23:01:07   3756s] <CMD> zoomBox -2.87100 0.81050 30.29900 16.80700
[01/16 23:01:09   3756s] <CMD> zoomBox -5.64450 -0.36150 33.37900 18.45800
[01/16 23:01:11   3757s] <CMD> zoomBox -3.16350 0.91950 30.00750 16.91650
[01/16 23:01:11   3757s] <CMD> zoomBox -1.05450 2.00850 27.14100 15.60600
[01/16 23:01:44   3766s] <CMD> write_db placeOpt
[01/16 23:01:44   3766s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/16 23:01:44   3766s] #% Begin save design ... (date=01/16 23:01:44, mem=1288.0M)
[01/16 23:01:44   3766s] % Begin Save ccopt configuration ... (date=01/16 23:01:44, mem=1288.1M)
[01/16 23:01:44   3766s] % End Save ccopt configuration ... (date=01/16 23:01:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1289.0M, current mem=1289.0M)
[01/16 23:01:44   3766s] % Begin Save netlist data ... (date=01/16 23:01:44, mem=1289.0M)
[01/16 23:01:44   3766s] Writing Binary DB to placeOpt/counter.v.bin in single-threaded mode...
[01/16 23:01:44   3766s] % End Save netlist data ... (date=01/16 23:01:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1289.1M, current mem=1289.1M)
[01/16 23:01:44   3766s] Saving symbol-table file ...
[01/16 23:01:44   3766s] Saving congestion map file placeOpt/counter.route.congmap.gz ...
[01/16 23:01:44   3766s] % Begin Save AAE data ... (date=01/16 23:01:44, mem=1289.6M)
[01/16 23:01:44   3766s] Saving AAE Data ...
[01/16 23:01:44   3766s] % End Save AAE data ... (date=01/16 23:01:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1289.7M, current mem=1289.7M)
[01/16 23:01:44   3766s] Saving preference file placeOpt/gui.pref.tcl ...
[01/16 23:01:44   3766s] Saving mode setting ...
[01/16 23:01:44   3766s] Saving global file ...
[01/16 23:01:45   3766s] % Begin Save floorplan data ... (date=01/16 23:01:45, mem=1290.9M)
[01/16 23:01:45   3766s] Saving floorplan file ...
[01/16 23:01:45   3766s] % End Save floorplan data ... (date=01/16 23:01:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1290.9M, current mem=1290.9M)
[01/16 23:01:45   3766s] Saving Drc markers ...
[01/16 23:01:45   3766s] ... No Drc file written since there is no markers found.
[01/16 23:01:45   3766s] % Begin Save placement data ... (date=01/16 23:01:45, mem=1290.9M)
[01/16 23:01:45   3766s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/16 23:01:45   3766s] Save Adaptive View Pruning View Names to Binary file
[01/16 23:01:45   3766s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1534.5M) ***
[01/16 23:01:45   3766s] % End Save placement data ... (date=01/16 23:01:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1290.9M, current mem=1290.9M)
[01/16 23:01:45   3766s] % Begin Save routing data ... (date=01/16 23:01:45, mem=1290.9M)
[01/16 23:01:45   3766s] Saving route file ...
[01/16 23:01:45   3766s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1531.5M) ***
[01/16 23:01:45   3766s] % End Save routing data ... (date=01/16 23:01:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.2M, current mem=1291.2M)
[01/16 23:01:45   3766s] Saving property file placeOpt/counter.prop
[01/16 23:01:45   3766s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1534.5M) ***
[01/16 23:01:45   3766s] Saving rc congestion map placeOpt/counter.congmap.gz ...
[01/16 23:01:45   3766s] % Begin Save power constraints data ... (date=01/16 23:01:45, mem=1291.8M)
[01/16 23:01:45   3766s] % End Save power constraints data ... (date=01/16 23:01:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1291.9M, current mem=1291.9M)
[01/16 23:01:45   3766s] Generated self-contained design placeOpt
[01/16 23:01:45   3766s] #% End save design ... (date=01/16 23:01:45, total cpu=0:00:00.3, real=0:00:01.0, peak res=1297.2M, current mem=1297.2M)
[01/16 23:01:45   3766s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/16 23:01:45   3766s] *** Message Summary: 0 warning(s), 0 error(s)
[01/16 23:01:45   3766s] 
[01/16 23:04:19   3807s] invalid command name "create_clock_tree_spec"
[01/16 23:07:06   3852s] invalid command name "read_sdc"
[01/16 23:07:33   3860s] invalid command name "reportClockTree"
[01/16 23:08:18   3872s] invalid command name "buildClockTree"
[01/17 10:54:08  14780s] **ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
**ERROR: (IMPLIC-11):	Unable to validate license feature(s). After a few attempts the application will wait indefinitely until the licenses become available.
[01/17 18:38:33  20726s] <CMD> fit
[01/17 19:01:48  21033s] <CMD> zoomBox -4.69950 0.66500 28.45350 16.65350
[01/17 19:01:49  21033s] <CMD> zoomBox 1.25900 4.76700 18.56500 13.11300
[01/17 19:01:49  21033s] <CMD> zoomBox 3.76900 6.48150 14.39700 11.60700
[01/17 19:01:53  21035s] <CMD> zoomBox 4.25900 6.98100 13.29250 11.33750
[01/17 19:01:55  21035s] <CMD> zoomBox 4.70950 7.39500 12.38800 11.09800
[01/17 19:01:56  21035s] <CMD> zoomBox 5.09250 7.74700 11.61950 10.89450
[01/17 19:01:56  21035s] <CMD> zoomBox 5.41800 8.04600 10.96600 10.72150
[01/17 19:01:56  21035s] <CMD> zoomBox 5.69400 8.30000 10.41050 10.57450
[01/17 19:01:57  21036s] <CMD> zoomBox 5.92200 8.51400 9.93100 10.44750
[01/17 19:02:04  21038s] <CMD> gui_select -rect {6.85000 9.64000 6.87650 9.64000}
[01/17 19:02:09  21040s] <CMD> panPage -1 0
[01/17 19:02:14  21042s] <CMD> panPage 0 1
[01/17 19:02:19  21043s] <CMD> panPage 0 1
[01/17 19:02:19  21044s] <CMD> panPage 0 1
[01/17 19:02:20  21044s] <CMD> zoomBox 4.89250 10.42200 8.30050 12.06550
[01/17 19:02:21  21044s] <CMD> zoomBox 5.16550 10.68550 7.62800 11.87300
[01/17 19:02:21  21044s] <CMD> zoomBox 5.27650 10.78900 7.37000 11.79850
[01/17 19:02:22  21044s] <CMD> zoomBox 5.62250 11.05300 6.71550 11.58000
[01/17 19:02:27  21046s] <CMD> zoomBox 5.66550 11.10050 6.59450 11.54850
[01/17 19:02:27  21046s] <CMD> zoomBox 5.70200 11.14100 6.49150 11.52150
[01/17 19:02:28  21046s] <CMD> zoomBox 5.73350 11.17500 6.40450 11.49850
[01/17 19:02:28  21047s] <CMD> zoomBox 5.76300 11.20400 6.33350 11.47900
[01/17 19:02:29  21047s] <CMD> panPage 0 1
[01/17 19:02:30  21047s] <CMD> panPage 0 1
[01/17 19:02:31  21048s] <CMD> zoomBox 5.72600 11.35350 6.39700 11.67700
[01/17 19:02:32  21048s] <CMD> zoomBox 5.63200 11.31150 6.56050 11.75950
[01/17 19:02:33  21048s] <CMD> zoomBox 5.68150 11.32900 6.47150 11.71000
[01/17 19:02:34  21049s] <CMD> panPage 0 -1
[01/17 19:02:36  21049s] <CMD> zoomBox 5.71950 11.24300 6.39150 11.56700
[01/17 19:02:36  21049s] <CMD> zoomBox 5.75200 11.26700 6.32350 11.54250
[01/17 19:02:36  21049s] <CMD> zoomBox 5.77900 11.28750 6.26550 11.52200
[01/17 19:02:37  21050s] <CMD> zoomBox 5.83900 11.33250 6.13850 11.47700
[01/17 19:02:37  21050s] <CMD> zoomBox 5.85350 11.34350 6.10800 11.46600
[01/17 19:02:38  21050s] <CMD> zoomBox 5.88500 11.36700 6.04150 11.44250
[01/17 19:02:45  21052s] <CMD> zoomBox 5.89300 11.37450 6.02600 11.43850
[01/17 19:02:45  21052s] <CMD> zoomBox 5.90000 11.38050 6.01300 11.43500
[01/17 19:02:46  21052s] <CMD> zoomBox 5.91050 11.39000 5.99250 11.42950
[01/17 19:02:46  21052s] <CMD> zoomBox 5.91450 11.39350 5.98450 11.42750
[01/17 19:02:49  21053s] <CMD> panPage 0 1
[01/17 19:02:53  21055s] <CMD> panPage 0 1
[01/17 19:02:54  21055s] <CMD> panPage 0 1
[01/17 19:02:57  21056s] <CMD> zoomBox 5.91800 11.42600 5.97800 11.45500
[01/17 19:02:57  21056s] <CMD> zoomBox 5.92150 11.42800 5.97250 11.45250
[01/17 19:02:57  21056s] <CMD> zoomBox 5.92450 11.42950 5.96800 11.45050
[01/17 19:02:57  21056s] <CMD> zoomBox 5.92650 11.43100 5.96400 11.44900
[01/17 19:02:58  21056s] <CMD> zoomBox 5.93300 11.43450 5.95350 11.44450
[01/17 19:02:59  21056s] <CMD> zoomBox 5.92900 11.43250 5.95850 11.44650
[01/17 19:03:00  21057s] <CMD> zoomBox 5.92450 11.43000 5.96500 11.44950
[01/17 19:03:00  21057s] <CMD> zoomBox 5.92150 11.42850 5.96950 11.45150
[01/17 19:03:01  21057s] <CMD> zoomBox 5.90950 11.42150 5.98750 11.45900
[01/17 19:03:04  21058s] <CMD> selectObject Pin {count_reg[5]/Q}
[01/17 19:03:05  21059s] <CMD> zoomBox 5.90150 11.41800 5.99300 11.46200
[01/17 19:03:05  21059s] <CMD> zoomBox 5.89200 11.41350 5.99950 11.46550
[01/17 19:03:06  21059s] <CMD> zoomBox 5.87950 11.40850 6.00700 11.47000
[01/17 19:03:06  21059s] <CMD> zoomBox 5.86600 11.40250 6.01600 11.47500
[01/17 19:03:07  21059s] <CMD> deselectAll
[01/17 19:03:07  21059s] <CMD> selectWire 5.8600 11.0750 5.9400 11.4600 2 {count[5]}
[01/17 19:03:08  21059s] <CMD> deselectAll
[01/17 19:03:08  21059s] <CMD> selectWire 5.8600 11.3800 5.9800 11.4600 2 {count[5]}
[01/17 19:03:09  21060s] <CMD> deselectAll
[01/17 19:03:09  21060s] <CMD> selectWire 5.8600 11.3800 5.9800 11.4600 2 {count[5]}
[01/17 19:03:10  21060s] <CMD> deselectAll
[01/17 19:03:10  21060s] <CMD> selectWire 5.8600 11.3800 5.9800 11.4600 2 {count[5]}
[01/17 19:03:11  21061s] <CMD> zoomBox 5.85150 11.39750 6.02900 11.48300
[01/17 19:03:11  21061s] <CMD> zoomBox 5.83600 11.39250 6.04450 11.49300
[01/17 19:03:13  21061s] <CMD> panPage 0 -1
[01/17 19:03:14  21061s] <CMD> panPage 0 -1
[01/17 19:03:14  21062s] <CMD> panPage 0 -1
[01/17 19:03:14  21062s] <CMD> panPage 0 -1
[01/17 19:03:14  21062s] <CMD> panPage 0 -1
[01/17 19:03:15  21062s] <CMD> panPage 0 -1
[01/17 19:03:16  21062s] <CMD> panPage 1 0
[01/17 19:03:16  21062s] <CMD> panPage 1 0
[01/17 19:03:17  21063s] <CMD> panPage 1 0
[01/17 19:03:17  21063s] <CMD> panPage 1 0
[01/17 19:03:17  21063s] <CMD> panPage 1 0
[01/17 19:03:17  21063s] <CMD> panPage 1 0
[01/17 19:03:19  21063s] <CMD> panPage -1 0
[01/17 19:03:19  21063s] <CMD> panPage -1 0
[01/17 19:03:20  21063s] <CMD> panPage 0 -1
[01/17 19:03:20  21063s] <CMD> panPage 0 -1
[01/17 19:03:20  21064s] <CMD> panPage 0 -1
[01/17 19:03:20  21064s] <CMD> panPage 0 -1
[01/17 19:03:21  21064s] <CMD> panPage 0 -1
[01/17 19:03:22  21064s] <CMD> panPage -1 0
[01/17 19:03:22  21064s] <CMD> panPage -1 0
[01/17 19:03:26  21065s] <CMD> zoomBox 5.98050 11.07150 6.15800 11.15700
[01/17 19:03:26  21066s] <CMD> zoomBox 5.99700 11.07850 6.14800 11.15150
[01/17 19:03:26  21066s] <CMD> zoomBox 6.01000 11.08450 6.13950 11.14700
[01/17 19:03:27  21066s] <CMD> zoomBox 6.02200 11.09000 6.13200 11.14300
[01/17 19:03:29  21066s] <CMD> zoomBox 6.01050 11.08500 6.14000 11.14750
[01/17 19:03:30  21067s] <CMD> zoomBox 5.99700 11.07950 6.14950 11.15300
[01/17 19:03:30  21067s] <CMD> zoomBox 5.98100 11.07250 6.16050 11.15900
[01/17 19:03:33  21068s] <CMD> panPage 0 -1
[01/17 19:03:34  21068s] <CMD> panPage 0 -1
[01/17 19:03:34  21068s] <CMD> panPage 0 -1
[01/17 19:03:34  21068s] <CMD> panPage 0 -1
[01/17 19:03:35  21068s] <CMD> panPage 0 -1
[01/17 19:03:35  21068s] <CMD> panPage 0 -1
[01/17 19:03:35  21068s] <CMD> panPage 0 -1
[01/17 19:03:35  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:36  21068s] <CMD> panPage 0 -1
[01/17 19:03:38  21069s] <CMD> zoomBox 5.94500 10.56250 6.19400 10.68250
[01/17 19:03:38  21069s] <CMD> zoomBox 5.92250 10.55200 6.21550 10.69350
[01/17 19:03:38  21069s] <CMD> zoomBox 5.86350 10.52600 6.27000 10.72200
[01/17 19:03:39  21069s] <CMD> zoomBox 5.78250 10.48950 6.34650 10.76150
[01/17 19:03:39  21069s] <CMD> panPage 0 -1
[01/17 19:03:40  21069s] <CMD> panPage 0 -1
[01/17 19:03:40  21069s] <CMD> panPage 0 -1
[01/17 19:03:40  21069s] <CMD> panPage 0 -1
[01/17 19:03:41  21070s] <CMD> panPage 0 -1
[01/17 19:03:41  21070s] <CMD> panPage -1 0
[01/17 19:03:45  21071s] <CMD> panPage 0 1
[01/17 19:03:46  21071s] <CMD> panPage -1 0
[01/17 19:03:49  21072s] <CMD> zoomBox 5.48200 10.18250 5.96150 10.41350
[01/17 19:03:51  21072s] <CMD> panPage 0 -1
[01/17 19:03:52  21073s] <CMD> panPage 1 0
[01/17 19:03:53  21073s] <CMD> panPage 1 0
[01/17 19:03:53  21073s] <CMD> panPage 1 0
[01/17 19:03:57  21074s] <CMD> panPage 0 1
[01/17 19:04:09  21076s] <CMD> panPage 0 -1
[01/17 19:04:09  21076s] <CMD> panPage 0 -1
[01/17 19:04:09  21077s] <CMD> panPage 0 1
[01/17 19:04:10  21077s] <CMD> panPage 0 1
[01/17 19:04:10  21077s] <CMD> panPage -1 0
[01/17 19:04:12  21077s] <CMD> panPage -1 0
[01/17 19:04:12  21077s] <CMD> panPage -1 0
[01/17 19:04:19  21079s] <CMD> panPage 0 1
[01/17 19:04:20  21079s] <CMD> panPage 0 1
[01/17 19:04:20  21079s] <CMD> panPage 0 1
[01/17 19:04:20  21079s] <CMD> panPage 0 1
[01/17 19:04:20  21079s] <CMD> panPage 0 1
[01/17 19:04:20  21079s] <CMD> panPage 0 1
[01/17 19:04:20  21079s] <CMD> panPage 0 1
[01/17 19:04:21  21079s] <CMD> panPage 0 1
[01/17 19:04:21  21079s] <CMD> panPage 0 1
[01/17 19:04:21  21079s] <CMD> panPage 0 1
[01/17 19:04:21  21079s] <CMD> panPage 0 1
[01/17 19:04:22  21080s] <CMD> panPage 0 1
[01/17 19:04:23  21080s] <CMD> panPage 1 0
[01/17 19:04:23  21080s] <CMD> panPage 1 0
[01/17 19:04:23  21080s] <CMD> panPage 1 0
[01/17 19:04:24  21080s] <CMD> panPage 1 0
[01/17 19:04:24  21080s] <CMD> panPage 1 0
[01/17 19:04:24  21080s] <CMD> panPage 1 0
[01/17 19:04:24  21080s] <CMD> panPage 1 0
[01/17 19:04:24  21080s] <CMD> panPage 1 0
[01/17 19:04:24  21080s] <CMD> panPage 1 0
[01/17 19:04:25  21080s] <CMD> panPage 1 0
[01/17 19:04:25  21080s] <CMD> panPage -1 0
[01/17 19:04:31  21082s] <CMD> panPage 1 0
[01/17 19:04:32  21082s] <CMD> panPage 1 0
[01/17 19:04:32  21082s] <CMD> panPage 1 0
[01/17 19:04:32  21082s] <CMD> panPage 1 0
[01/17 19:04:32  21082s] <CMD> panPage 1 0
[01/17 19:04:32  21082s] <CMD> panPage 1 0
[01/17 19:04:33  21082s] <CMD> panPage 1 0
[01/17 19:04:33  21082s] <CMD> panPage 1 0
[01/17 19:04:33  21082s] <CMD> panPage 1 0
[01/17 19:04:33  21082s] <CMD> panPage 1 0
[01/17 19:04:34  21082s] <CMD> panPage 1 0
[01/17 19:04:34  21082s] <CMD> panPage 1 0
[01/17 19:04:34  21083s] <CMD> panPage 1 0
[01/17 19:04:34  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage 1 0
[01/17 19:04:35  21083s] <CMD> panPage -1 0
[01/17 19:04:35  21083s] <CMD> panPage -1 0
[01/17 19:04:36  21083s] <CMD> panPage -1 0
[01/17 19:04:36  21083s] <CMD> panPage -1 0
[01/17 19:04:36  21083s] <CMD> panPage -1 0
[01/17 19:04:36  21083s] <CMD> panPage -1 0
[01/17 19:04:36  21083s] <CMD> panPage 1 0
[01/17 19:04:44  21085s] <CMD> panPage -1 0
[01/17 19:04:44  21085s] <CMD> panPage -1 0
[01/17 19:04:45  21085s] <CMD> panPage -1 0
[01/17 19:04:45  21085s] <CMD> panPage 1 0
[01/17 19:04:46  21085s] <CMD> panPage 1 0
[01/17 19:04:46  21085s] <CMD> panPage 1 0
[01/17 19:04:46  21085s] <CMD> panPage 1 0
[01/17 19:04:47  21086s] <CMD> panPage 1 0
[01/17 19:04:47  21086s] <CMD> panPage 1 0
[01/17 19:04:47  21086s] <CMD> panPage 1 0
[01/17 19:04:47  21086s] <CMD> panPage 1 0
[01/17 19:04:47  21086s] <CMD> panPage 1 0
[01/17 19:04:50  21086s] <CMD> zoomBox 10.49150 11.00450 11.05550 11.27650
[01/17 19:04:50  21087s] <CMD> zoomBox 10.30450 10.93200 11.38500 11.45300
[01/17 19:04:51  21087s] <CMD> zoomBox 10.15400 10.87350 11.65000 11.59500
[01/17 19:04:52  21087s] <CMD> zoomBox 10.05800 10.83550 11.81800 11.68450
[01/17 19:04:52  21087s] <CMD> zoomBox 9.64800 10.67400 12.51550 12.05700
[01/17 19:04:52  21087s] <CMD> zoomBox 9.45900 10.60050 12.83250 12.22750
[01/17 19:04:53  21088s] <CMD> zoomBox 8.94900 10.41350 13.61850 12.66550
[01/17 19:04:57  21088s] <CMD> panPage 0 -1
[01/17 19:04:57  21088s] <CMD> panPage 0 -1
[01/17 19:04:58  21089s] <CMD> panPage 0 -1
[01/17 19:04:58  21089s] <CMD> panPage 0 1
[01/17 19:05:00  21089s] <CMD> panPage 1 0
[01/17 19:05:00  21089s] <CMD> panPage 1 0
[01/17 19:05:00  21089s] <CMD> panPage 1 0
[01/17 19:05:01  21089s] <CMD> panPage 1 0
[01/17 19:05:01  21089s] <CMD> panPage 1 0
[01/17 19:05:02  21090s] <CMD> panPage 1 0
[01/17 19:05:03  21090s] <CMD> panPage 1 0
[01/17 19:05:08  21091s] <CMD> panPage 1 0
[01/17 19:05:11  21092s] <CMD> zoomBox 20.63850 9.39050 24.01300 11.01800
[01/17 19:05:12  21092s] <CMD> zoomBox 20.98650 9.62800 23.42550 10.80400
[01/17 19:05:12  21092s] <CMD> zoomBox 21.33650 9.86550 22.83550 10.58850
[01/17 19:05:12  21092s] <CMD> zoomBox 21.42000 9.92250 22.69450 10.53700
[01/17 19:05:14  21093s] <CMD> zoomBox 21.60250 10.04600 22.38550 10.42350
[01/17 19:05:15  21093s] <CMD> zoomBox 21.64600 10.07550 22.31150 10.39650
[01/17 19:05:15  21093s] <CMD> zoomBox 21.68250 10.10050 22.24850 10.37350
[01/17 19:05:16  21093s] <CMD> zoomBox 21.71400 10.12200 22.19500 10.35400
[01/17 19:05:17  21094s] <CMD> zoomBox 21.73800 10.13900 22.14750 10.33650
[01/17 19:05:18  21094s] <CMD> zoomBox 21.75850 10.15350 22.10700 10.32150
[01/17 19:05:18  21094s] <CMD> zoomBox 21.77600 10.16600 22.07250 10.30900
[01/17 19:05:18  21094s] <CMD> zoomBox 21.79100 10.17650 22.04300 10.29800
[01/17 19:05:31  21098s] <CMD> deselectAll
[01/17 19:05:31  21098s] <CMD> selectWire 20.2000 10.2000 22.3000 10.3200 1 VSS
[01/17 19:05:41  21101s] <CMD> panPage 0 -1
[01/17 19:05:41  21101s] <CMD> panPage 0 -1
[01/17 19:05:41  21101s] <CMD> panPage 0 -1
[01/17 19:05:43  21101s] <CMD> panPage 0 -1
[01/17 19:05:43  21101s] <CMD> panPage 0 1
[01/17 19:05:43  21101s] <CMD> panPage 0 1
[01/17 19:05:44  21101s] <CMD> panPage 0 1
[01/17 19:05:44  21101s] <CMD> panPage 0 1
[01/17 19:05:44  21101s] <CMD> panPage 0 1
[01/17 19:05:44  21101s] <CMD> panPage 0 1
[01/17 19:05:45  21102s] <CMD> panPage 0 -1
[01/17 19:05:45  21102s] <CMD> panPage 0 -1
[01/17 19:05:45  21102s] <CMD> panPage -1 0
[01/17 19:05:46  21102s] <CMD> panPage -1 0
[01/17 19:05:46  21102s] <CMD> panPage -1 0
[01/17 19:05:46  21102s] <CMD> panPage -1 0
[01/17 19:05:47  21102s] <CMD> panPage -1 0
[01/17 19:05:48  21102s] <CMD> panPage 1 0
[01/17 19:05:49  21103s] <CMD> panPage 1 0
[01/17 19:05:50  21103s] <CMD> panPage -1 0
[01/17 19:05:52  21103s] <CMD> panPage 1 0
[01/17 19:05:52  21103s] <CMD> panPage -1 0
[01/17 19:05:53  21104s] <CMD> panPage 1 0
[01/17 19:05:58  21105s] <CMD> zoomBox 21.54400 10.17400 21.84050 10.31700
[01/17 19:05:58  21105s] <CMD> zoomBox 21.35100 10.13050 22.13800 10.51000
[01/17 19:05:59  21105s] <CMD> zoomBox 21.07150 10.06600 22.58000 10.79350
[01/17 19:05:59  21105s] <CMD> zoomBox 20.34500 9.90050 23.74550 11.54050
[01/17 19:05:59  21106s] <CMD> zoomBox 18.76000 9.55100 26.42500 13.24750
[01/17 19:06:00  21106s] <CMD> zoomBox 15.27500 8.79750 32.55200 17.12950
[01/17 19:06:00  21106s] <CMD> zoomBox 7.48350 7.12950 46.42400 25.90900
[01/17 19:06:02  21107s] <CMD> panPage 0 -1
[01/17 19:06:03  21107s] <CMD> panPage -1 0
[01/17 19:06:13  21109s] <CMD> zoomBox -1.93350 2.83000 31.16700 18.79300
[01/17 19:06:14  21109s] <CMD> zoomBox -0.01100 3.96450 28.12450 17.53300
[01/17 19:06:14  21109s] <CMD> zoomBox 2.97450 5.75300 23.30250 15.55650
[01/17 19:06:16  21110s] <CMD> panPage 0 -1
[01/17 19:06:28  21113s] <CMD> zoomBox 5.42950 3.44650 22.70850 11.77950
[01/17 19:06:29  21113s] <CMD> zoomBox 7.22050 3.88000 21.90750 10.96300
[01/17 19:06:29  21113s] <CMD> zoomBox 8.75200 4.25900 21.23600 10.27950
[01/17 19:06:29  21113s] <CMD> zoomBox 10.05350 4.58200 20.66500 9.69950
[01/17 19:06:30  21113s] <CMD> zoomBox 11.10600 4.85300 20.12600 9.20300
[01/17 19:06:30  21114s] <CMD> zoomBox 12.00200 5.08400 19.66900 8.78150
[01/17 19:06:31  21114s] <CMD> zoomBox 12.76600 5.28650 19.28300 8.42950
[01/17 19:06:33  21115s] <CMD> panPage -1 0
[01/17 19:06:34  21115s] <CMD> panPage -1 0
[01/17 19:06:37  21115s] <CMD> panPage 0 1
[01/17 19:06:37  21115s] <CMD> panPage 0 1
[01/17 19:06:38  21115s] <CMD> panPage 0 1
[01/17 19:06:38  21116s] <CMD> panPage 0 1
[01/17 19:06:42  21117s] <CMD> panPage 0 1
[01/17 19:06:43  21117s] <CMD> panPage 0 1
[01/17 19:06:43  21117s] <CMD> panPage 0 1
[01/17 19:06:44  21117s] <CMD> panPage 0 1
[01/17 19:06:45  21117s] <CMD> panPage -1 0
[01/17 19:06:46  21117s] <CMD> panPage 0 -1
[01/17 19:06:46  21117s] <CMD> panPage 0 -1
[01/17 19:06:47  21118s] <CMD> panPage 0 -1
[01/17 19:06:48  21118s] <CMD> panPage 0 -1
[01/17 19:06:48  21118s] <CMD> panPage 0 -1
[01/17 19:06:48  21118s] <CMD> panPage 0 -1
[01/17 19:06:49  21118s] <CMD> panPage 0 -1
[01/17 19:06:51  21118s] <CMD> panPage 1 0
[01/17 19:06:51  21118s] <CMD> panPage 1 0
[01/17 19:06:51  21119s] <CMD> panPage 1 0
[01/17 19:06:53  21119s] <CMD> panPage 0 1
[01/17 19:07:16  21124s] <CMD> panPage 0 1
[01/17 19:07:16  21124s] <CMD> panPage 0 1
[01/17 19:07:17  21124s] <CMD> panPage -1 0
[01/17 19:07:17  21124s] <CMD> panPage -1 0
[01/17 19:07:18  21125s] <CMD> panPage 0 1
[01/17 19:07:19  21125s] <CMD> panPage 0 -1
[01/17 19:07:20  21125s] <CMD> panPage -1 0
[01/17 19:07:20  21125s] <CMD> panPage -1 0
[01/17 19:07:21  21125s] <CMD> panPage -1 0
[01/17 19:07:36  21129s] <CMD> zoomBox 3.21650 9.33550 8.75600 12.00700
[01/17 19:07:36  21129s] <CMD> zoomBox 3.41350 9.57200 8.12200 11.84250
[01/17 19:07:37  21129s] <CMD> panPage 0 1
[01/17 19:07:38  21130s] <CMD> panPage 0 1
[01/17 19:07:38  21130s] <CMD> panPage 0 1
[01/17 19:07:38  21130s] <CMD> panPage 0 -1
[01/17 19:07:39  21130s] <CMD> panPage 0 -1
[01/17 19:07:42  21131s] <CMD> panPage 1 0
[01/17 19:07:42  21131s] <CMD> panPage 1 0
[01/17 19:07:43  21131s] <CMD> panPage 1 0
[01/17 19:07:43  21131s] <CMD> panPage 1 0
[01/17 19:07:44  21131s] <CMD> panPage 1 0
[01/17 19:07:49  21132s] <CMD> zoomBox 10.57350 10.40650 14.57550 12.33650
[01/17 19:07:50  21132s] <CMD> zoomBox 10.65600 10.53700 14.05800 12.17750
[01/17 19:07:51  21133s] <CMD> zoomBox 10.72550 10.64800 13.61700 12.04250
[01/17 19:07:54  21134s] <CMD> deselectAll
[01/17 19:07:54  21134s] <CMD> selectObject Pin g194__6783/A
[01/17 19:11:38  21183s] <CMD> zoomBox 10.82500 10.76150 13.28300 11.94700
[01/17 19:11:39  21183s] <CMD> zoomBox 11.01900 10.94250 12.79500 11.79900
[01/17 19:11:39  21183s] <CMD> zoomBox 11.15900 11.07350 12.44250 11.69250
[01/17 19:11:45  21185s] <CMD> zoomBox 11.36150 11.17000 12.15050 11.55050
[01/17 19:11:48  21186s] <CMD> zoomBox 11.25250 11.11400 12.34550 11.64100
[01/17 19:11:49  21186s] <CMD> zoomBox 11.10350 11.03700 12.61550 11.76600
[01/17 19:11:49  21186s] <CMD> zoomBox 11.00850 10.98750 12.78750 11.84550
[01/17 19:11:51  21187s] <CMD> zoomBox 10.98600 10.90050 13.07950 11.91000
[01/17 19:12:04  21191s] <CMD> zoomBox 10.45400 10.54100 13.86350 12.18550
[01/17 19:12:04  21191s] <CMD> zoomBox 9.92400 10.18300 14.64450 12.45950
[01/17 19:12:17  21194s] <CMD> getMultiCpuUsage -localCpu
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -disable_rules -quiet
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -quiet -area
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -quiet -layer_range
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -check_only -quiet
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[01/17 19:12:17  21194s] <CMD> get_verify_drc_mode -limit -quiet
[01/17 19:12:20  21195s] <CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report counter.drc.rpt -limit 1000
[01/17 19:12:20  21195s] <CMD> verify_drc
[01/17 19:12:20  21195s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[01/17 19:12:20  21195s] #-check_same_via_cell true               # bool, default=false, user setting
[01/17 19:12:20  21195s] #-report counter.drc.rpt                 # string, default="", user setting
[01/17 19:12:20  21195s]  *** Starting Verify DRC (MEM: 1586.9) ***
[01/17 19:12:20  21195s] 
[01/17 19:12:20  21195s]   VERIFY DRC ...... Starting Verification
[01/17 19:12:20  21195s]   VERIFY DRC ...... Initializing
[01/17 19:12:20  21195s]   VERIFY DRC ...... Deleting Existing Violations
[01/17 19:12:20  21195s]   VERIFY DRC ...... Creating Sub-Areas
[01/17 19:12:20  21195s]   VERIFY DRC ...... Using new threading
[01/17 19:12:20  21195s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 25.200 17.100} 1 of 1
[01/17 19:12:20  21195s]   VERIFY DRC ...... Sub-Area : 1 complete 134 Viols.
[01/17 19:12:20  21195s] 
[01/17 19:12:20  21195s]   Verification Complete : 134 Viols.
[01/17 19:12:20  21195s] 
[01/17 19:12:20  21195s]  Violation Summary By Layer and Type:
[01/17 19:12:20  21195s] 
[01/17 19:12:20  21195s] 	           Short   MetSpc      Mar   EOLSpc   CShort   Totals
[01/17 19:12:20  21195s] 	Metal1        24       23        0        8        0       55
[01/17 19:12:20  21195s] 	Metal2        10        9       30        1        0       50
[01/17 19:12:20  21195s] 	Via2           0        0        0        0        4        4
[01/17 19:12:20  21195s] 	Metal3        13        8        0        0        0       21
[01/17 19:12:20  21195s] 	Metal10        0        2        0        0        0        2
[01/17 19:12:20  21195s] 	Metal11        0        2        0        0        0        2
[01/17 19:12:20  21195s] 	Totals        47       44       30        9        4      134
[01/17 19:12:20  21195s] 
[01/17 19:12:20  21195s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[01/17 19:12:20  21195s] 
[01/17 19:12:20  21195s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[01/17 19:12:22  21196s] <CMD> zoomBox 9.01500 9.73650 15.54900 12.88750
[01/17 19:12:23  21196s] <CMD> zoomBox 7.75550 9.12400 16.80050 13.48600
[01/17 19:12:29  21198s] <CMD> setLayerPreference violation -isVisible 1
[01/17 19:12:29  21198s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[01/17 19:13:23  21211s] <CMD> getIoFlowFlag
[01/17 19:13:43  21216s] <CMD> zoomBox 6.56200 8.44850 21.29050 15.55150
[01/17 19:13:43  21216s] <CMD> zoomBox 5.37350 7.74250 25.76000 17.57400
[01/17 19:13:43  21216s] <CMD> zoomBox 3.68350 6.74450 31.90000 20.35200
[01/17 19:13:44  21216s] <CMD> zoomBox -0.13350 4.47350 45.81300 26.63150
[01/17 19:13:44  21216s] <CMD> zoomBox -1.87450 3.43500 52.18050 29.50350
[01/17 19:13:48  21217s] <CMD> deselectAll
[01/17 19:13:49  21218s] <CMD> panPage 0 -1
[01/18 09:02:19  31889s] <CMD_INTERNAL> violationBrowserClose
[01/18 09:03:18  31902s] 
[01/18 09:03:18  31902s] *** Memory Usage v#1 (Current mem = 1576.887M, initial mem = 316.848M) ***
[01/18 09:03:18  31902s] 
[01/18 09:03:18  31902s] *** Summary of all messages that are not suppressed in this session:
[01/18 09:03:18  31902s] Severity  ID               Count  Summary                                  
[01/18 09:03:18  31902s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/18 09:03:18  31902s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[01/18 09:03:18  31902s] WARNING   IMPFP-3961          12  The techSite '%s' has no related standar...
[01/18 09:03:18  31902s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[01/18 09:03:18  31902s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[01/18 09:03:18  31902s] WARNING   IMPPP-136            4  The currently specified %s spacing %f %s...
[01/18 09:03:18  31902s] WARNING   IMPPP-193           17  The currently specified %s spacing %f %s...
[01/18 09:03:18  31902s] WARNING   IMPPP-4051           2  Failed to add rings, because the IO cell...
[01/18 09:03:18  31902s] WARNING   IMPPP-220            2  The power planner does not create core r...
[01/18 09:03:18  31902s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[01/18 09:03:18  31902s] WARNING   IMPSR-468            6  Cannot find any standard cell pin connec...
[01/18 09:03:18  31902s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[01/18 09:03:18  31902s] WARNING   IMPSR-1253           2  Unable to find any standard cell pin con...
[01/18 09:03:18  31902s] ERROR     IMPLIC-11           13  Unable to validate license feature(s). A...
[01/18 09:03:18  31902s] WARNING   IMPSP-5140           2  Global net connect rules have not been c...
[01/18 09:03:18  31902s] WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
[01/18 09:03:18  31902s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/18 09:03:18  31902s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[01/18 09:03:18  31902s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[01/18 09:03:18  31902s] WARNING   IMPOPT-665          10  %s : Net has unplaced terms or is connec...
[01/18 09:03:18  31902s] WARNING   IMPOAX-793           1  Problem in processing library definition...
[01/18 09:03:18  31902s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[01/18 09:03:18  31902s] ERROR     TCLCMD-917           2  Cannot find '%s' that match '%s'         
[01/18 09:03:18  31902s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[01/18 09:03:18  31902s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/18 09:03:18  31902s] *** Message Summary: 78 warning(s), 15 error(s)
[01/18 09:03:18  31902s] 
[01/18 09:03:18  31902s] --- Ending "Innovus" (totcpu=8:51:43, real=38:06:46, mem=1576.9M) ---
