<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Ssc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Ssc Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> hardware registers.  
 <a href="struct_ssc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2ssc_8h_source.html">ssc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Ssc:</div>
<div class="dyncontent">
<div class="center"><img src="struct_ssc__coll__graph.gif" border="0" usemap="#a_ssc_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac467794340691646fe5471f059a53929"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ac467794340691646fe5471f059a53929">Reserved1</a> [2]</td></tr>
<tr class="separator:ac467794340691646fe5471f059a53929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b08faf277f4bfff9434fe7df59460c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a54b08faf277f4bfff9434fe7df59460c">Reserved2</a> [2]</td></tr>
<tr class="separator:a54b08faf277f4bfff9434fe7df59460c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d8ad51d61b3a2e9f5440feb3704d7d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a45d8ad51d61b3a2e9f5440feb3704d7d">Reserved3</a> [37]</td></tr>
<tr class="separator:a45d8ad51d61b3a2e9f5440feb3704d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d4593c545f11757314615a2bccaaca"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a85d4593c545f11757314615a2bccaaca">Reserved4</a> [4]</td></tr>
<tr class="separator:a85d4593c545f11757314615a2bccaaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae020d7fe7643d133f47e6509765f175c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ae020d7fe7643d133f47e6509765f175c">SSC_CMR</a></td></tr>
<tr class="memdesc:ae020d7fe7643d133f47e6509765f175c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x4) Clock Mode Register  <br /></td></tr>
<tr class="separator:ae020d7fe7643d133f47e6509765f175c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b0c6253e27ca39b8edb766bc24a330"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#aa0b0c6253e27ca39b8edb766bc24a330">SSC_CR</a></td></tr>
<tr class="memdesc:aa0b0c6253e27ca39b8edb766bc24a330"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x0) Control Register  <br /></td></tr>
<tr class="separator:aa0b0c6253e27ca39b8edb766bc24a330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0856539f0968b173e3562cfc6314957e"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a0856539f0968b173e3562cfc6314957e">SSC_IDR</a></td></tr>
<tr class="memdesc:a0856539f0968b173e3562cfc6314957e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x48) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a0856539f0968b173e3562cfc6314957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90bcd5f9073d836b1d8e62e5e67923a"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#af90bcd5f9073d836b1d8e62e5e67923a">SSC_IER</a></td></tr>
<tr class="memdesc:af90bcd5f9073d836b1d8e62e5e67923a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x44) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:af90bcd5f9073d836b1d8e62e5e67923a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad38f8cd131f62443ff5cd14e25602994"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ad38f8cd131f62443ff5cd14e25602994">SSC_IMR</a></td></tr>
<tr class="memdesc:ad38f8cd131f62443ff5cd14e25602994"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x4C) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:ad38f8cd131f62443ff5cd14e25602994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4809f5d5aac8507c5c7e185a19f9160"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ab4809f5d5aac8507c5c7e185a19f9160">SSC_RC0R</a></td></tr>
<tr class="memdesc:ab4809f5d5aac8507c5c7e185a19f9160"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x38) Receive Compare 0 Register  <br /></td></tr>
<tr class="separator:ab4809f5d5aac8507c5c7e185a19f9160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09b6b1c0b36701c618d3218ecfe5b9b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#af09b6b1c0b36701c618d3218ecfe5b9b">SSC_RC1R</a></td></tr>
<tr class="memdesc:af09b6b1c0b36701c618d3218ecfe5b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x3C) Receive Compare 1 Register  <br /></td></tr>
<tr class="separator:af09b6b1c0b36701c618d3218ecfe5b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f896ca819c340112e7aa6a0fbecb92"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ab9f896ca819c340112e7aa6a0fbecb92">SSC_RCMR</a></td></tr>
<tr class="memdesc:ab9f896ca819c340112e7aa6a0fbecb92"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x10) Receive Clock Mode Register  <br /></td></tr>
<tr class="separator:ab9f896ca819c340112e7aa6a0fbecb92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8af45d30b9df1ac42270b97d03a25c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a4f8af45d30b9df1ac42270b97d03a25c">SSC_RFMR</a></td></tr>
<tr class="memdesc:a4f8af45d30b9df1ac42270b97d03a25c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x14) Receive Frame Mode Register  <br /></td></tr>
<tr class="separator:a4f8af45d30b9df1ac42270b97d03a25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca086ddf1a55ee91daa8734c1e79f77"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#aeca086ddf1a55ee91daa8734c1e79f77">SSC_RHR</a></td></tr>
<tr class="memdesc:aeca086ddf1a55ee91daa8734c1e79f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x20) Receive Holding Register  <br /></td></tr>
<tr class="separator:aeca086ddf1a55ee91daa8734c1e79f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151c552116441e04803fa485684190c0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a151c552116441e04803fa485684190c0">SSC_RSHR</a></td></tr>
<tr class="memdesc:a151c552116441e04803fa485684190c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x30) Receive Sync.  <br /></td></tr>
<tr class="separator:a151c552116441e04803fa485684190c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e65ac1d9d1a72880bde888f3132f6b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#ad6e65ac1d9d1a72880bde888f3132f6b">SSC_SR</a></td></tr>
<tr class="memdesc:ad6e65ac1d9d1a72880bde888f3132f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x40) Status Register  <br /></td></tr>
<tr class="separator:ad6e65ac1d9d1a72880bde888f3132f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c90b00a7e5a2c3debf0527480412fe"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a83c90b00a7e5a2c3debf0527480412fe">SSC_TCMR</a></td></tr>
<tr class="memdesc:a83c90b00a7e5a2c3debf0527480412fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x18) Transmit Clock Mode Register  <br /></td></tr>
<tr class="separator:a83c90b00a7e5a2c3debf0527480412fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629eac5a799d4d05627a3bb22adeac42"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a629eac5a799d4d05627a3bb22adeac42">SSC_TFMR</a></td></tr>
<tr class="memdesc:a629eac5a799d4d05627a3bb22adeac42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x1C) Transmit Frame Mode Register  <br /></td></tr>
<tr class="separator:a629eac5a799d4d05627a3bb22adeac42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3feb3405d8e8dd362ee0664797271b80"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a3feb3405d8e8dd362ee0664797271b80">SSC_THR</a></td></tr>
<tr class="memdesc:a3feb3405d8e8dd362ee0664797271b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x24) Transmit Holding Register  <br /></td></tr>
<tr class="separator:a3feb3405d8e8dd362ee0664797271b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68cc6d35597beda980c50197d8268019"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a68cc6d35597beda980c50197d8268019">SSC_TSHR</a></td></tr>
<tr class="memdesc:a68cc6d35597beda980c50197d8268019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x34) Transmit Sync.  <br /></td></tr>
<tr class="separator:a68cc6d35597beda980c50197d8268019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7ed4dfafb83518da7cce96e3d2c60d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#aed7ed4dfafb83518da7cce96e3d2c60d">SSC_VERSION</a></td></tr>
<tr class="memdesc:aed7ed4dfafb83518da7cce96e3d2c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0xFC) Version Register  <br /></td></tr>
<tr class="separator:aed7ed4dfafb83518da7cce96e3d2c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963fdab03750806b6ef321149e8d6082"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a963fdab03750806b6ef321149e8d6082">SSC_WPMR</a></td></tr>
<tr class="memdesc:a963fdab03750806b6ef321149e8d6082"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0xE4) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a963fdab03750806b6ef321149e8d6082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd85699562e502be5ed95802e3a8f54"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ssc.html#a8fd85699562e502be5ed95802e3a8f54">SSC_WPSR</a></td></tr>
<tr class="memdesc:a8fd85699562e502be5ed95802e3a8f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0xE8) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a8fd85699562e502be5ed95802e3a8f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00046">46</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ac467794340691646fe5471f059a53929" name="ac467794340691646fe5471f059a53929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac467794340691646fe5471f059a53929">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Ssc::Reserved1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00049">49</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a54b08faf277f4bfff9434fe7df59460c" name="a54b08faf277f4bfff9434fe7df59460c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b08faf277f4bfff9434fe7df59460c">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Ssc::Reserved2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00056">56</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a45d8ad51d61b3a2e9f5440feb3704d7d" name="a45d8ad51d61b3a2e9f5440feb3704d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d8ad51d61b3a2e9f5440feb3704d7d">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Ssc::Reserved3[37]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00065">65</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a85d4593c545f11757314615a2bccaaca" name="a85d4593c545f11757314615a2bccaaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85d4593c545f11757314615a2bccaaca">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Ssc::Reserved4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00068">68</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ae020d7fe7643d133f47e6509765f175c" name="ae020d7fe7643d133f47e6509765f175c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae020d7fe7643d133f47e6509765f175c">&#9670;&#160;</a></span>SSC_CMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Ssc::SSC_CMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x4) Clock Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00048">48</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aa0b0c6253e27ca39b8edb766bc24a330" name="aa0b0c6253e27ca39b8edb766bc24a330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b0c6253e27ca39b8edb766bc24a330">&#9670;&#160;</a></span>SSC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Ssc::SSC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x0) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00047">47</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a0856539f0968b173e3562cfc6314957e" name="a0856539f0968b173e3562cfc6314957e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0856539f0968b173e3562cfc6314957e">&#9670;&#160;</a></span>SSC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Ssc::SSC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x48) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00063">63</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af90bcd5f9073d836b1d8e62e5e67923a" name="af90bcd5f9073d836b1d8e62e5e67923a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90bcd5f9073d836b1d8e62e5e67923a">&#9670;&#160;</a></span>SSC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Ssc::SSC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x44) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00062">62</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ad38f8cd131f62443ff5cd14e25602994" name="ad38f8cd131f62443ff5cd14e25602994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad38f8cd131f62443ff5cd14e25602994">&#9670;&#160;</a></span>SSC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Ssc::SSC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x4C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00064">64</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ab4809f5d5aac8507c5c7e185a19f9160" name="ab4809f5d5aac8507c5c7e185a19f9160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4809f5d5aac8507c5c7e185a19f9160">&#9670;&#160;</a></span>SSC_RC0R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Ssc::SSC_RC0R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x38) Receive Compare 0 Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00059">59</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="af09b6b1c0b36701c618d3218ecfe5b9b" name="af09b6b1c0b36701c618d3218ecfe5b9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09b6b1c0b36701c618d3218ecfe5b9b">&#9670;&#160;</a></span>SSC_RC1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Ssc::SSC_RC1R</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x3C) Receive Compare 1 Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00060">60</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ab9f896ca819c340112e7aa6a0fbecb92" name="ab9f896ca819c340112e7aa6a0fbecb92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f896ca819c340112e7aa6a0fbecb92">&#9670;&#160;</a></span>SSC_RCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Ssc::SSC_RCMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x10) Receive Clock Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00050">50</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a4f8af45d30b9df1ac42270b97d03a25c" name="a4f8af45d30b9df1ac42270b97d03a25c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f8af45d30b9df1ac42270b97d03a25c">&#9670;&#160;</a></span>SSC_RFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Ssc::SSC_RFMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x14) Receive Frame Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00051">51</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aeca086ddf1a55ee91daa8734c1e79f77" name="aeca086ddf1a55ee91daa8734c1e79f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca086ddf1a55ee91daa8734c1e79f77">&#9670;&#160;</a></span>SSC_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Ssc::SSC_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x20) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00054">54</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a151c552116441e04803fa485684190c0" name="a151c552116441e04803fa485684190c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151c552116441e04803fa485684190c0">&#9670;&#160;</a></span>SSC_RSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Ssc::SSC_RSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x30) Receive Sync. </p>
<p>Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00057">57</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="ad6e65ac1d9d1a72880bde888f3132f6b" name="ad6e65ac1d9d1a72880bde888f3132f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6e65ac1d9d1a72880bde888f3132f6b">&#9670;&#160;</a></span>SSC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Ssc::SSC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x40) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00061">61</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a83c90b00a7e5a2c3debf0527480412fe" name="a83c90b00a7e5a2c3debf0527480412fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c90b00a7e5a2c3debf0527480412fe">&#9670;&#160;</a></span>SSC_TCMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Ssc::SSC_TCMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x18) Transmit Clock Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00052">52</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a629eac5a799d4d05627a3bb22adeac42" name="a629eac5a799d4d05627a3bb22adeac42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a629eac5a799d4d05627a3bb22adeac42">&#9670;&#160;</a></span>SSC_TFMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Ssc::SSC_TFMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x1C) Transmit Frame Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00053">53</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a3feb3405d8e8dd362ee0664797271b80" name="a3feb3405d8e8dd362ee0664797271b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3feb3405d8e8dd362ee0664797271b80">&#9670;&#160;</a></span>SSC_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Ssc::SSC_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x24) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00055">55</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a68cc6d35597beda980c50197d8268019" name="a68cc6d35597beda980c50197d8268019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68cc6d35597beda980c50197d8268019">&#9670;&#160;</a></span>SSC_TSHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Ssc::SSC_TSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0x34) Transmit Sync. </p>
<p>Holding Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00058">58</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="aed7ed4dfafb83518da7cce96e3d2c60d" name="aed7ed4dfafb83518da7cce96e3d2c60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7ed4dfafb83518da7cce96e3d2c60d">&#9670;&#160;</a></span>SSC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Ssc::SSC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0xFC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00069">69</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a963fdab03750806b6ef321149e8d6082" name="a963fdab03750806b6ef321149e8d6082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963fdab03750806b6ef321149e8d6082">&#9670;&#160;</a></span>SSC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Ssc::SSC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0xE4) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00066">66</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
<a id="a8fd85699562e502be5ed95802e3a8f54" name="a8fd85699562e502be5ed95802e3a8f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd85699562e502be5ed95802e3a8f54">&#9670;&#160;</a></span>SSC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Ssc::SSC_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_ssc.html" title="Ssc hardware registers.">Ssc</a> Offset: 0xE8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2ssc_8h_source.html#l00067">67</a> of file <a class="el" href="component_2ssc_8h_source.html">component/ssc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
