I 000051 55 1574          1532058535071 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1532058535072 2018.07.19 23:48:55)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 09095e0f535f581f0c0c4a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1532024825797)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000056 55 2872          1532058535295 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1532058535296 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code e4e4b3b7b3b2b5f1bbb6f0beb7e2e5e2b7e3e1e1b2)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 6698          1532058535166 rtl
(_unit VHDL (cpu 0 9(rtl 0 18))
	(_version vd0)
	(_time 1532058535167 2018.07.19 23:48:55)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 67673266603136716c35773c336164606760626164)
	(_ent
		(_time 1532057731910)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 20(_ent (_in))))
				(_port (_int B 3 0 21(_ent (_in))))
				(_port (_int OPCODE 4 0 22(_ent (_in))))
				(_port (_int Y 5 0 23(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 24(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 25(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 26(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 27(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 31(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 32(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 32(_ent (_in))))
				(_port (_int i_rw -1 0 33(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 34(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 34(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 38(_ent (_in))))
				(_port (_int i_raddr2 7 0 39(_ent (_in))))
				(_port (_int i_waddr 8 0 40(_ent (_in))))
				(_port (_int i_data 9 0 41(_ent (_in))))
				(_port (_int i_rw -1 0 42(_ent (_in))))
				(_port (_int o_data1 10 0 43(_ent (_out))))
				(_port (_int o_data2 11 0 44(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 73(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 85(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 93(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 11(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 43(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 48(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 54(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 58(_arch(_uni))))
		(_sig (_int sram_rw -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 64(_arch(_uni))))
		(_sig (_int regf_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 69(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 69(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 70(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 70(_arch(_string \"0001"\))))
		(_prcs
			(RUN(_arch 0 0 104(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000056 55 1684          1532058535341 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1532058535342 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1312101510454206461d0749401510141314161645)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000051 55 1908          1532058535122 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1532058535123 2018.07.19 23:48:55)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 38396c3d356f6b2e30692b636d3e3d3f3a3d6e3e3e)
	(_ent
		(_time 1532029805207)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000056 55 2850          1532058535249 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1532058535250 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code b5b4e1e1b5e2e6a3b8e7a6eee0b3b0b2b7b0e3b3b3)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000051 55 1626          1532058535027 structural
(_unit VHDL (synchronous_ram 0 8(structural 0 17))
	(_version vd0)
	(_time 1532058535028 2018.07.19 23:48:55)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code dbda8d88808cdacdd98bc38088dd8ddd8edd8ddcde)
	(_ent
		(_time 1532058170988)
	)
	(_object
		(_port (_int i_clk -1 0 10(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 11(_ent(_in))))
		(_port (_int i_rw -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 13(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 18(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 18(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 20(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 20(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 22(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000056 55 2360          1532058535206 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1532058535207 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 9697c39899c1978090918ecdc590c090c390c09193)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1532058535300 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code f4f5a6a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1532058535346 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 2323272725757434272231797725762520252b2675)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 81 (register_file_tb))
	(_version vd0)
	(_time 1532058535255 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c5c49790c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1532058535211 2018.07.19 23:48:55)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 9697c49995c0c181929784ccc290c39095909e93c0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1626          1533092330134 structural
(_unit VHDL (synchronous_ram 0 8(structural 0 17))
	(_version vd0)
	(_time 1533092330135 2018.07.31 22:58:50)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code 00520607095701160250185b530656065506560705)
	(_ent
		(_time 1532058170988)
	)
	(_object
		(_port (_int i_clk -1 0 10(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 11(_ent(_in))))
		(_port (_int i_rw -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 13(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 18(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 18(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 20(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 20(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 22(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000051 55 1574          1533092332539 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1533092332540 2018.07.31 22:58:52)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 66353266333037706363253d326067603561636067)
	(_ent
		(_time 1532024825797)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1533092332652 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1533092332653 2018.07.31 22:58:52)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e3b1b4b0e5b4b0f5ebb2f0b8b6e5e6e4e1e6b5e5e5)
	(_ent
		(_time 1532029805207)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 6698          1533092332733 rtl
(_unit VHDL (cpu 0 9(rtl 0 18))
	(_version vd0)
	(_time 1533092332734 2018.07.31 22:58:52)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 31626435306760273a63216a653732363136343732)
	(_ent
		(_time 1532057731910)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 20(_ent (_in))))
				(_port (_int B 3 0 21(_ent (_in))))
				(_port (_int OPCODE 4 0 22(_ent (_in))))
				(_port (_int Y 5 0 23(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 24(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 25(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 26(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 27(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 31(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 32(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 32(_ent (_in))))
				(_port (_int i_rw -1 0 33(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 34(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 34(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 38(_ent (_in))))
				(_port (_int i_raddr2 7 0 39(_ent (_in))))
				(_port (_int i_waddr 8 0 40(_ent (_in))))
				(_port (_int i_data 9 0 41(_ent (_in))))
				(_port (_int i_rw -1 0 42(_ent (_in))))
				(_port (_int o_data1 10 0 43(_ent (_out))))
				(_port (_int o_data2 11 0 44(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 73(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 85(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 93(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 11(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 43(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 48(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 54(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 58(_arch(_uni))))
		(_sig (_int sram_rw -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 64(_arch(_uni))))
		(_sig (_int regf_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 69(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 69(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 70(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 70(_arch(_string \"0001"\))))
		(_prcs
			(RUN(_arch 0 0 104(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1579          1533092332816 behavioral
(_unit VHDL (alu 0 25(behavioral 0 38))
	(_version vd0)
	(_time 1533092332817 2018.07.31 22:58:52)
	(_source (\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 7f2c287e7a292e697b713c242b797e792c787a797e)
	(_ent
		(_time 1533092332812)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 28(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 29(_ent(_in))))
		(_port (_int FLAG_CARRY -1 0 30(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 31(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 32(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 42(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 42(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 48(_prcs (_simple)(_trgt(8)(7))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 83(_prcs (_simple)(_trgt(3)(4)(5)(6))(_sens(8)(2)(7))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1913          1533092333017 behavioral
(_unit VHDL (register_file 0 25(behavioral 0 37))
	(_version vd0)
	(_time 1533092333018 2018.07.31 22:58:53)
	(_source (\./../compile/register_file.vhd\))
	(_parameters tan)
	(_code 4b1a49491c1c185d401f58101e4d4e4c494e1d4d4d)
	(_ent
		(_time 1533092333013)
	)
	(_object
		(_port (_int i_rw -1 0 27(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 0 0 28(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 1 0 29(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 30(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 2 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 31(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 3 0 31(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 33(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 41(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 47(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_trgt(7))(_sens(0)(4)(1))(_dssslsensitivity 2)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_trgt(5))(_sens(2)(7))(_mon))))
			(line__63(_arch 2 0 63(_assignment (_trgt(6))(_sens(3)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000056 55 2360          1533092333118 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1533092333119 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code a8f9abfea9ffa9beaeafb0f3fbaefeaefdaefeafad)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_rw)(i_rw))
				((i_address)(i_address))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1533092333131 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code b8e9bcecb5eeefafbcb9aae2ecbeedbebbbeb0bdee)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_rw)(i_rw))
					((i_address)(i_address))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3045          1533092333207 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1533092333208 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 06570500055155100b54155d530003010403500000)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 81 (register_file_tb))
	(_version vd0)
	(_time 1533092333214 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 16471311154041011217044c4210431015101e1340)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3093          1533092333272 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1533092333273 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 45154547131314501a17511f164344431642404013)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OPCODE)(OPCODE))
				((FLAG_CARRY)(FLAG_CARRY))
				((FLAG_NEGATIVE)(FLAG_NEGATIVE))
				((FLAG_OVERFLOW)(FLAG_OVERFLOW))
				((FLAG_ZERO)(FLAG_ZERO))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 644 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1533092333279 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 54055157550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
				(_port
					((A)(A))
					((B)(B))
					((OPCODE)(OPCODE))
					((FLAG_CARRY)(FLAG_CARRY))
					((FLAG_NEGATIVE)(FLAG_NEGATIVE))
					((FLAG_OVERFLOW)(FLAG_OVERFLOW))
					((FLAG_ZERO)(FLAG_ZERO))
					((Y)(Y))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1533092333334 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1533092333335 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 83d3818c80d5d296d68d97d9d085808483848686d5)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1533092333340 2018.07.31 22:58:53)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 93c2969c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 91 (register_file_tb))
	(_version vd0)
	(_time 1536188182482 2018.09.05 18:56:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e8eaedbbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188192267 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188192268 2018.09.05 18:56:32)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 1e1e14194e494d0812110d454b181b191c1b481818)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 91 (register_file_tb))
	(_version vd0)
	(_time 1536188192296 2018.09.05 18:56:32)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 3d3d31386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188483389 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188483390 2018.09.05 19:01:23)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 53015850550400455f5c4008065556545156055555)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 91 (register_file_tb))
	(_version vd0)
	(_time 1536188483395 2018.09.05 19:01:23)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 53015e5055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188513107 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188513108 2018.09.05 19:01:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 696b3f69653e3a7f653f7a323c6f6c6e6b6c3f6f6f)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1536188513113 2018.09.05 19:01:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 696b3969653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188658260 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188658261 2018.09.05 19:04:18)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 6e60686e3e393d78623d7d353b686b696c6b386868)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(197379)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 96 (register_file_tb))
	(_version vd0)
	(_time 1536188658267 2018.09.05 19:04:18)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 6e606e6e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188677814 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188677815 2018.09.05 19:04:37)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c99bcb9cc59e9adfc59ada929ccfcccecbcc9fcfcf)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 96 (register_file_tb))
	(_version vd0)
	(_time 1536188677821 2018.09.05 19:04:37)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code d88adc8ad58e8fcfdcd9ca828cde8ddedbded0dd8e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188757456 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188757457 2018.09.05 19:05:57)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f1f7f4a1f5a6a2e7fda2e2aaa4f7f4f6f3f4a7f7f7)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 96 (register_file_tb))
	(_version vd0)
	(_time 1536188757463 2018.09.05 19:05:57)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f1f7f2a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3057          1536188782881 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188782882 2018.09.05 19:06:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 3f3f6f3a6c686c29336c2c646a393a383d3a693939)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 96 (register_file_tb))
	(_version vd0)
	(_time 1536188782889 2018.09.05 19:06:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 3f3f693a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536188792926 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536188792927 2018.09.05 19:06:32)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 7e287e7f2e292d68722d6d252b787b797c7b287878)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 96 (register_file_tb))
	(_version vd0)
	(_time 1536188792934 2018.09.05 19:06:32)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 7e28787f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536189053435 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536189053436 2018.09.05 19:10:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 121c4315154541041d140149471417151017441414)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 631 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 100 (register_file_tb))
	(_version vd0)
	(_time 1536189053443 2018.09.05 19:10:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 212f7625257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536189405310 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536189405311 2018.09.05 19:16:45)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 95c4c69a95c2c6839a9386cec09390929790c39393)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 631 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 100 (register_file_tb))
	(_version vd0)
	(_time 1536189405316 2018.09.05 19:16:45)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code a4f5f1f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3203          1536189696824 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536189696825 2018.09.05 19:21:36)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 50510653550703465f53430b055655575255065656)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 33(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int DEBUG 12 0 33(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(7))(_mon)(_read(5)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 631 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 103 (register_file_tb))
	(_version vd0)
	(_time 1536189696832 2018.09.05 19:21:36)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 50510053550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3067          1536190059975 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536190059976 2018.09.05 19:27:39)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e4b5e1b7e5b3b7f2ebe2f7bfb1e2e1e3e6e1b2e2e2)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 631 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 100 (register_file_tb))
	(_version vd0)
	(_time 1536190059982 2018.09.05 19:27:39)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e4b5e7b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3200          1536190841815 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536190841816 2018.09.05 19:40:41)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f8aaffa8f5afabeef7f9eba3adfefdfffafdaefefe)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_sig (_int w_loopback -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(7))(_mon))))
			(line__101(_arch 1 0 101(_assignment (_trgt(3))(_sens(5)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000046 55 631 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 105 (register_file_tb))
	(_version vd0)
	(_time 1536191208203 2018.09.05 19:46:48)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 1f1f4f184c4948081b1e0d454b194a191c19171a49)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3200          1536191219429 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536191219430 2018.09.05 19:46:59)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 02540904055551140d031159570407050007540404)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_sig (_int w_loopback -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 51(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4)(7))(_mon))))
			(line__101(_arch 1 0 101(_assignment (_trgt(3))(_sens(5)(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131842)
		(131843)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1536194137065 2018.09.05 20:35:37)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 0a0f5b0c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3055          1536194142257 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194142258 2018.09.05 20:35:42)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 4e4d4e4c1e191d5842405d151b484b494c4b184848)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1536194142264 2018.09.05 20:35:42)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 4e4d484c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1684          1536194680549 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194680550 2018.09.05 20:44:40)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f7f6fca6f0a1a6e2a2f9e3ada4f1f4f0f7f0f2f2a1)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1536194680555 2018.09.05 20:44:40)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 07070a01055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1626          1536194724072 structural
(_unit VHDL (synchronous_ram 0 8(structural 0 17))
	(_version vd0)
	(_time 1536194724073 2018.09.05 20:45:24)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code 020702050955031400521a59510454045704540507)
	(_ent
		(_time 1536194723995)
	)
	(_object
		(_port (_int i_clk -1 0 10(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 11(_ent(_in))))
		(_port (_int i_rw -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 13(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 18(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 18(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 20(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 20(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 22(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000051 55 1574          1536194724180 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1536194724181 2018.09.05 20:45:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 70747271232621667575332b247671762377757671)
	(_ent
		(_time 1536194724150)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1536194724253 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1536194724254 2018.09.05 20:45:24)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code aeabaff9fef9fdb8a6ffbdf5fba8aba9acabf8a8a8)
	(_ent
		(_time 1536194724251)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 6698          1536194724311 rtl
(_unit VHDL (cpu 0 9(rtl 0 18))
	(_version vd0)
	(_time 1536194724312 2018.09.05 20:45:24)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code ede9edbfb9bbbcfbe7e8fdb6b9ebeeeaedeae8ebee)
	(_ent
		(_time 1532057731910)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 20(_ent (_in))))
				(_port (_int B 3 0 21(_ent (_in))))
				(_port (_int OPCODE 4 0 22(_ent (_in))))
				(_port (_int Y 5 0 23(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 24(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 25(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 26(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 27(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 31(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 32(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 32(_ent (_in))))
				(_port (_int i_rw -1 0 33(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 34(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 34(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 38(_ent (_in))))
				(_port (_int i_raddr2 7 0 39(_ent (_in))))
				(_port (_int i_waddr 8 0 40(_ent (_in))))
				(_port (_int i_data 9 0 41(_ent (_in))))
				(_port (_int i_rw -1 0 42(_ent (_in))))
				(_port (_int o_data1 10 0 43(_ent (_out))))
				(_port (_int o_data2 11 0 44(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 77(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 89(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 97(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 11(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 43(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 48(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 54(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 58(_arch(_uni))))
		(_sig (_int sram_rw -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 64(_arch(_uni))))
		(_sig (_int regf_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 69(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 69(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 74(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 74(_arch(_string \"0001"\))))
		(_prcs
			(RUN(_arch 0 0 108(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000051 55 1579          1536194724400 behavioral
(_unit VHDL (alu 0 25(behavioral 0 38))
	(_version vd0)
	(_time 1536194724401 2018.09.05 20:45:24)
	(_source (\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 4a4e4f48481c1b5c4e4409111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1536194724397)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 27(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 28(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 29(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 29(_ent(_in))))
		(_port (_int FLAG_CARRY -1 0 30(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 31(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 32(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 34(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 42(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 42(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 48(_prcs (_simple)(_trgt(8)(7))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 83(_prcs (_simple)(_trgt(3)(4)(5)(6))(_sens(8)(2)(7))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1913          1536194724533 behavioral
(_unit VHDL (register_file 0 25(behavioral 0 37))
	(_version vd0)
	(_time 1536194724534 2018.09.05 20:45:24)
	(_source (\./../compile/register_file.vhd\))
	(_parameters tan)
	(_code c7c2c192c59094d1cc93d49c92c1c2c0c5c291c1c1)
	(_ent
		(_time 1536194724529)
	)
	(_object
		(_port (_int i_rw -1 0 27(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 28(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 0 0 28(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 29(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 1 0 29(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 30(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 2 0 30(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 31(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 3 0 31(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 32(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 32(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 33(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 41(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 47(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs (_trgt(7))(_sens(0)(4)(1))(_dssslsensitivity 2)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_trgt(5))(_sens(7)(2))(_mon))))
			(line__63(_arch 2 0 63(_assignment (_trgt(6))(_sens(7)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000056 55 2360          1536194724615 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194724616 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 252023202972243323223d7e762373237023732220)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_rw)(i_rw))
				((i_address)(i_address))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1536194724625 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 25202421257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_rw)(i_rw))
					((i_address)(i_address))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3055          1536194724678 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194724679 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 6461636465333772686a773f316261636661326262)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
			(_port
				((i_rw)(i_rw))
				((i_data)(i_data))
				((i_raddr1)(i_raddr1))
				((i_raddr2)(i_raddr2))
				((i_waddr)(i_waddr))
				((o_data1)(o_data1))
				((o_data2)(o_data2))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 630 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1536194724683 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 64616564653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
				(_port
					((i_rw)(i_rw))
					((i_data)(i_data))
					((i_raddr1)(i_raddr1))
					((i_raddr2)(i_raddr2))
					((i_waddr)(i_waddr))
					((o_data1)(o_data1))
					((o_data2)(o_data2))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3093          1536194724723 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1536194724724 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9296969dc3c4c387cdc086c8c1949394c1959797c4)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((OPCODE)(OPCODE))
				((FLAG_CARRY)(FLAG_CARRY))
				((FLAG_NEGATIVE)(FLAG_NEGATIVE))
				((FLAG_OVERFLOW)(FLAG_OVERFLOW))
				((FLAG_ZERO)(FLAG_ZERO))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 644 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1536194724728 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9297939d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
				(_port
					((A)(A))
					((B)(B))
					((OPCODE)(OPCODE))
					((FLAG_CARRY)(FLAG_CARRY))
					((FLAG_NEGATIVE)(FLAG_NEGATIVE))
					((FLAG_OVERFLOW)(FLAG_OVERFLOW))
					((FLAG_ZERO)(FLAG_ZERO))
					((Y)(Y))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1536194724770 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194724771 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c1c5c795c09790d494cfd59b92c7c2c6c1c6c4c497)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1536194724775 2018.09.05 20:45:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c1c4c094c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1626          1536194777647 structural
(_unit VHDL (synchronous_ram 0 8(structural 0 17))
	(_version vd0)
	(_time 1536194777648 2018.09.05 20:46:17)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code 4c1d4b4f161b4d5a4e1c54171f4a1a4a194a1a4b49)
	(_ent
		(_time 1536194777645)
	)
	(_object
		(_port (_int i_clk -1 0 10(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 11(_ent(_in))))
		(_port (_int i_rw -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 13(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 18(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 18(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 19(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 20(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 20(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 22(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000051 55 1574          1536194777691 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1536194777692 2018.09.05 20:46:17)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 7b2b7e7a7a2d2a6d7e7e38202f7d7a7d287c7e7d7a)
	(_ent
		(_time 1536194777689)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1536194777778 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1536194777779 2018.09.05 20:46:17)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code c998cf9cc59e9adfc198da929ccfcccecbcc9fcfcf)
	(_ent
		(_time 1536194777776)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 6698          1536194777836 rtl
(_unit VHDL (cpu 0 9(rtl 0 18))
	(_version vd0)
	(_time 1536194777837 2018.09.05 20:46:17)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 08580e0f005e591e020d18535c0e0b0f080f0d0e0b)
	(_ent
		(_time 1532057731910)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 20(_ent (_in))))
				(_port (_int B 3 0 21(_ent (_in))))
				(_port (_int OPCODE 4 0 22(_ent (_in))))
				(_port (_int Y 5 0 23(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 24(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 25(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 26(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 27(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 31(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 32(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 32(_ent (_in))))
				(_port (_int i_rw -1 0 33(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 34(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 34(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 38(_ent (_in))))
				(_port (_int i_raddr2 7 0 39(_ent (_in))))
				(_port (_int i_waddr 8 0 40(_ent (_in))))
				(_port (_int i_data 9 0 41(_ent (_in))))
				(_port (_int i_rw -1 0 42(_ent (_in))))
				(_port (_int o_data1 10 0 43(_ent (_out))))
				(_port (_int o_data2 11 0 44(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 77(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 89(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 97(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 11(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 43(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 48(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 54(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 58(_arch(_uni))))
		(_sig (_int sram_rw -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 64(_arch(_uni))))
		(_sig (_int regf_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 69(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 69(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 74(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 74(_arch(_string \"0001"\))))
		(_prcs
			(RUN(_arch 0 0 108(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2360          1536194777909 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194777910 2018.09.05 20:46:17)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 560750545901574050514e0d055000500350005153)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1536194777914 2018.09.05 20:46:17)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 56075755550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1536194777952 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194777953 2018.09.05 20:46:17)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 7524727475222663797b662e207370727770237373)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1536194777958 2018.09.05 20:46:17)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 85d4848b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1536194777998 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1536194777999 2018.09.05 20:46:17)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a4f4a0f3f3f2f5b1fbf6b0fef7a2a5a2f7a3a1a1f2)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1536194778004 2018.09.05 20:46:18)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b4e5b5e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1536194778044 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536194778045 2018.09.05 20:46:18)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d383d580d08582c686ddc78980d5d0d4d3d4d6d685)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1536194778048 2018.09.05 20:46:18)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d382d281d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1626          1536278341352 structural
(_unit VHDL (synchronous_ram 0 8(structural 0 18))
	(_version vd0)
	(_time 1536278341353 2018.09.06 19:59:01)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code 030409040954021501531b58500555055605550406)
	(_ent
		(_time 1536194777644)
	)
	(_object
		(_port (_int i_clk -1 0 10(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 11(_ent(_in))))
		(_port (_int i_rw -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 13(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 13(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 19(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 19(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 20(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 21(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 21(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 23(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__35(_arch 1 0 35(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000051 55 1640          1536278374540 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536278374541 2018.09.06 19:59:34)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan)
	(_code a7a8f5f1a9f0a6b1a6a0bffcf4a1f1a1f2a1f1a0a2)
	(_ent
		(_time 1536278374538)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 2)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_sig (_int sram 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 22(_array -1 ((_range 3)))))
		(_sig (_int w_data 4 0 22(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 24(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__36(_arch 1 0 36(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(std(TEXTIO)))
	(_static
		(67372036 67372036)
	)
	(_model . structural 4 -1)
)
I 000051 55 2281          1536283917820 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536283917821 2018.09.06 21:31:57)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code 181d1b1e194f190e181a00434b1e4e1e4d1e4e1f1d)
	(_ent
		(_time 1536283790198)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 3)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int word_size -2 0 21(_arch gms(_code 4))))
		(_sig (_int sram 3 0 39(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 40(_array -1 ((_range 6)))))
		(_sig (_int w_data 4 0 40(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 43(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__55(_arch 1 0 55(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int sram_readMemFile 2 0 24(_arch(_func 3(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (0 9))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (1 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
		(1953066601 1600938345 778921325 7633012)
	)
	(_model . structural 7 -1)
)
I 000051 55 2281          1536283934474 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536283934475 2018.09.06 21:32:14)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code 28292a2d297f293e282830737b2e7e2e7d2e7e2f2d)
	(_ent
		(_time 1536283790198)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 3)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int word_size -2 0 21(_arch gms(_code 4))))
		(_sig (_int sram 3 0 41(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 42(_array -1 ((_range 6)))))
		(_sig (_int w_data 4 0 42(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 45(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__57(_arch 1 0 57(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int sram_readMemFile 2 0 24(_arch(_func 3(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (0 9))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (1 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
		(1953066601 1600938345 778921325 7633012)
	)
	(_model . structural 7 -1)
)
I 000051 55 2281          1536284157354 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536284157355 2018.09.06 21:35:57)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code c397c797c994c2d5c3c3db9890c595c596c595c4c6)
	(_ent
		(_time 1536283790198)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 3)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int word_size -2 0 21(_arch gms(_code 4))))
		(_sig (_int sram 3 0 41(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 42(_array -1 ((_range 6)))))
		(_sig (_int w_data 4 0 42(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 45(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__57(_arch 1 0 57(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int sram_readMemFile 2 0 24(_arch(_func 3(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (0 9))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (1 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
		(1953066601 1600938345 778921325 7633012)
	)
	(_model . structural 7 -1)
)
I 000051 55 2281          1536284201483 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536284201484 2018.09.06 21:36:41)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code 20202725297721362020387b732676267526762725)
	(_ent
		(_time 1536283790198)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 3)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int word_size -2 0 21(_arch gms(_code 4))))
		(_sig (_int sram 3 0 41(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 42(_array -1 ((_range 6)))))
		(_sig (_int w_data 4 0 42(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 45(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__57(_arch 1 0 57(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int sram_readMemFile 2 0 24(_arch(_func 3(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (0 9))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (1 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
		(1953066601 1600938345 778921325 7633012)
	)
	(_model . structural 7 -1)
)
I 000051 55 1574          1536284201535 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1536284201536 2018.09.06 21:36:41)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5f5e5a5c5a090e495a5a1c040b595e590c585a595e)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1536284201602 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1536284201603 2018.09.06 21:36:41)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 9d9d9b92cccace8b95cc8ec6c89b989a9f98cb9b9b)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 6698          1536284201682 rtl
(_unit VHDL (cpu 0 9(rtl 0 18))
	(_version vd0)
	(_time 1536284201683 2018.09.06 21:36:41)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code ecedebbebfbabdfae6e9fcb7b8eaefebecebe9eaef)
	(_ent
		(_time 1532057731910)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 20(_ent (_in))))
				(_port (_int B 3 0 21(_ent (_in))))
				(_port (_int OPCODE 4 0 22(_ent (_in))))
				(_port (_int Y 5 0 23(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 24(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 25(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 26(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 27(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 31(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 32(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 32(_ent (_in))))
				(_port (_int i_rw -1 0 33(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 34(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 34(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 38(_ent (_in))))
				(_port (_int i_raddr2 7 0 39(_ent (_in))))
				(_port (_int i_waddr 8 0 40(_ent (_in))))
				(_port (_int i_data 9 0 41(_ent (_in))))
				(_port (_int i_rw -1 0 42(_ent (_in))))
				(_port (_int o_data1 10 0 43(_ent (_out))))
				(_port (_int o_data2 11 0 44(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 77(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 89(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 97(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 11(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 41(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 43(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 48(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 48(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 50(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 54(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 58(_arch(_uni))))
		(_sig (_int sram_rw -1 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 61(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 64(_arch(_uni))))
		(_sig (_int regf_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 66(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 67(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 69(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 69(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 74(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 74(_arch(_string \"0001"\))))
		(_prcs
			(RUN(_arch 0 0 108(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2360          1536284201788 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536284201789 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 59595f5b590e584f5f5e41020a5f0f5f0c5f0f5e5c)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1536284201806 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 69696869653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1536284201846 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536284201847 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 88888f8685dfdb9e84869bd3dd8e8d8f8a8dde8e8e)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1536284201859 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 9797969895c1c080939685cdc391c29194919f92c1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1536284201910 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1536284201911 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d6d7d284838087c38984c28c85d0d7d085d1d3d380)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1536284201915 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code d6d6d784d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1536284201955 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536284201956 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f5f4f3a4f0a3a4e0a0fbe1afa6f3f6f2f5f2f0f0a3)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1536284201960 2018.09.06 21:36:41)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 05050703055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000054 55 395 1536364231067 microcontroller_package
(_unit VHDL (microcontroller_package 0 6)
	(_version vd0)
	(_time 1536364231068 2018.09.07 19:50:31)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code bab5bceee2ededadb8bafce0e8bcecbcefbdbebdb8)
	(_object
		(_cnst (_int word_size -1 0 7(_ent((i 8)))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
	)
	(_use (std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 6812          1536364286608 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1536364286609 2018.09.07 19:51:26)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code a5a4a2f3a0f3f4b3afa4b5fef1a3a6a2a5a2a0a3a6)
	(_ent
		(_time 1536364247774)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 32(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 33(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 33(_ent (_in))))
				(_port (_int i_rw -1 0 34(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 35(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 35(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 39(_ent (_in))))
				(_port (_int i_raddr2 7 0 40(_ent (_in))))
				(_port (_int i_waddr 8 0 41(_ent (_in))))
				(_port (_int i_data 9 0 42(_ent (_in))))
				(_port (_int i_rw -1 0 43(_ent (_in))))
				(_port (_int o_data1 10 0 44(_ent (_out))))
				(_port (_int o_data2 11 0 45(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 79(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 91(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 99(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 41(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 42(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 50(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 51(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_ir 14 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 55(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 59(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 59(_arch(_uni))))
		(_sig (_int sram_rw -1 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 64(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 65(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 65(_arch(_uni))))
		(_sig (_int regf_rw -1 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 68(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 68(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 70(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 70(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 76(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 76(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 110(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(12)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
V 000051 55 2281          1536364368357 structural
(_unit VHDL (synchronous_ram 0 10(structural 0 19))
	(_version vd0)
	(_time 1536364368358 2018.09.07 19:52:48)
	(_source (\./../src/synchronous_ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code fbaefbaaa0acfaedfbfbe3a0a8fdadfdaefdadfcfe)
	(_ent
		(_time 1536283790198)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_address 0 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 15(_array -1 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 1 0 15(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 20(_array -1 ((_range 3)))))
		(_type (_int SRAM_T 0 20(_array 2 ((_to i 0 i 255)))))
		(_cnst (_int word_size -2 0 21(_arch gms(_code 4))))
		(_sig (_int sram 3 0 41(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 42(_array -1 ((_range 6)))))
		(_sig (_int w_data 4 0 42(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 45(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__57(_arch 1 0 57(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int sram_readMemFile 2 0 24(_arch(_func 3(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (0 9))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (1 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
		(1953066601 1600938345 778921325 7633012)
	)
	(_model . structural 7 -1)
)
I 000051 55 1574          1536364368441 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1536364368442 2018.09.07 19:52:48)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 590d5c5a030f084f5c5c1a020d5f585f0a5e5c5f58)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1536364368533 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1536364368534 2018.09.07 19:52:48)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code a7f2a1f0a5f0f4b1aff6b4fcf2a1a2a0a5a2f1a1a1)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 6812          1536364368574 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1536364368575 2018.09.07 19:52:48)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code d682d185d08087c0dcd7c68d82d0d5d1d6d1d3d0d5)
	(_ent
		(_time 1536364247774)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 32(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 33(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 33(_ent (_in))))
				(_port (_int i_rw -1 0 34(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 35(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 35(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 39(_ent (_in))))
				(_port (_int i_raddr2 7 0 40(_ent (_in))))
				(_port (_int i_waddr 8 0 41(_ent (_in))))
				(_port (_int i_data 9 0 42(_ent (_in))))
				(_port (_int i_rw -1 0 43(_ent (_in))))
				(_port (_int o_data1 10 0 44(_ent (_out))))
				(_port (_int o_data2 11 0 45(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 79(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 91(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 99(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 41(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 42(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 50(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 51(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_ir 14 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 55(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 59(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 59(_arch(_uni))))
		(_sig (_int sram_rw -1 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 64(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 65(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 65(_arch(_uni))))
		(_sig (_int regf_rw -1 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 68(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 68(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 70(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 70(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 76(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 76(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 110(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(12)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2360          1536364368645 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536364368646 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 247122212973253222233c7f772272227122722321)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1536364368659 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 24712520257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1536364368737 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536364368738 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 72277573752521647e7c6129277477757077247474)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1536364368742 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 82d7838c85d4d595868390d8d684d78481848a87d4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1536364368797 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1536364368798 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b1e5b5e5e3e7e0a4eee3a5ebe2b7b0b7e2b6b4b4e7)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1536364368804 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c194c094c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1536364368867 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1536364368868 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code ffabf9aea9a9aeeaaaf1eba5acf9fcf8fff8fafaa9)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1536364368871 2018.09.07 19:52:48)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code ffaafeafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 6812          1536364991495 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1536364991496 2018.09.07 20:03:11)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 20252525207671362a2f307b742623272027252623)
	(_ent
		(_time 1536364247774)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 32(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 33(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 29 0 33(_ent (_in))))
				(_port (_int i_rw -1 0 34(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 35(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 30 0 35(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 39(_ent (_in))))
				(_port (_int i_raddr2 7 0 40(_ent (_in))))
				(_port (_int i_waddr 8 0 41(_ent (_in))))
				(_port (_int i_data 9 0 42(_ent (_in))))
				(_port (_int i_rw -1 0 43(_ent (_in))))
				(_port (_int o_data1 10 0 44(_ent (_out))))
				(_port (_int o_data2 11 0 45(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 79(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_SRAM 0 91(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(sram_addr))
			((i_rw)(sram_rw))
			((io_data)(sram_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 99(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 41(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 42(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 50(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 51(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_ir 14 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 53(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 15 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 16 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 55(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 17 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 56(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 18 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_addr 19 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 59(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int sram_data 20 0 59(_arch(_uni))))
		(_sig (_int sram_rw -1 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1333 0 62(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 21 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1335 0 63(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 22 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 64(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 23 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1339 0 65(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 24 0 65(_arch(_uni))))
		(_sig (_int regf_rw -1 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1341 0 67(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 25 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 68(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 26 0 68(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 70(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 27 0 70(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 76(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 28 0 76(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 110(_prcs (_simple)(_trgt(4)(5)(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(17)(18)(21))(_sens(0)(1))(_mon)(_read(5)(12)(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
V 000051 55 2378          1542846132112 structural
(_unit VHDL (ram 0 10(structural 0 22))
	(_version vd0)
	(_time 1542846132113 2018.11.21 19:22:12)
	(_source (\./../src/ram.vhd\))
	(_parameters tan usedpackagebody)
	(_code a1a4f6f6a1f6a1b6a0aeb0fba4a6a3a7a0a7f5a6a3)
	(_ent
		(_time 1542846132099)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int RAM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int ram 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int ram_readRamFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 2387          1542846427031 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542846427032 2018.11.21 19:27:07)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code abfcaafcfcfcabbdfea5b9f0f3adffadaeadffadfd)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000044 55 7542          1542846465916 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542846465917 2018.11.21 19:27:45)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 8684838980d0d790d48296ddd28085818681838085)
	(_ent
		(_time 1536364247774)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port (_int i_clk -1 0 32(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 33(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 32 0 33(_ent (_in))))
				(_port (_int i_rw -1 0 34(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 35(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 33 0 35(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 39(_ent (_in))))
				(_port (_int i_raddr2 7 0 40(_ent (_in))))
				(_port (_int i_waddr 8 0 41(_ent (_in))))
				(_port (_int i_data 9 0 42(_ent (_in))))
				(_port (_int i_rw -1 0 43(_ent (_in))))
				(_port (_int o_data1 10 0 44(_ent (_out))))
				(_port (_int o_data2 11 0 45(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 84(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 96(_comp memory)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_ROM 0 104(_comp memory)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 112(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 41(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 42(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 50(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 51(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_ir 14 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_intern1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1325 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1327 0 56(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 59(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ram_addr 20 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1333 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ram_data 21 0 60(_arch(_uni))))
		(_sig (_int ram_rw -1 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1335 0 63(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rom_addr 22 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1337 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rom_data 23 0 64(_arch(_uni))))
		(_sig (_int rom_rw -1 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1343 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 70(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 70(_arch(_uni))))
		(_sig (_int regf_rw -1 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1349 0 73(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 73(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 75(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 81(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 81(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 123(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(18)(19)(20)(21)(22)(25))(_sens(0)(1))(_mon)(_read(5)(13)(25)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000051 55 2387          1542846636991 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542846636992 2018.11.21 19:30:36)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code cc9f9a999a9bccda99c2de9794ca98cac9ca98ca9a)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 1574          1542846637057 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542846637058 2018.11.21 19:30:37)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0b58090d0a5d5a1d0e0e48505f0d0a0d580c0e0d0a)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1542846637154 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542846637155 2018.11.21 19:30:37)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 693b6869653e3a7f61387a323c6f6c6e6b6c3f6f6f)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 7551          1542846637216 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542846637217 2018.11.21 19:30:37)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code a7f4a7f1a0f1f6b1f5a5b7fcf3a1a4a0a7a0a2a1a4)
	(_ent
		(_time 1536364247774)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_port (_int i_clk -1 0 32(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 33(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 32 0 33(_ent (_in))))
				(_port (_int i_rw -1 0 34(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 35(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 33 0 35(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 39(_ent (_in))))
				(_port (_int i_raddr2 7 0 40(_ent (_in))))
				(_port (_int i_waddr 8 0 41(_ent (_in))))
				(_port (_int i_data 9 0 42(_ent (_in))))
				(_port (_int i_rw -1 0 43(_ent (_in))))
				(_port (_int o_data1 10 0 44(_ent (_out))))
				(_port (_int o_data2 11 0 45(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 83(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 95(_comp memory)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_ROM 0 103(_comp memory)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 111(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 40(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 41(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 42(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 44(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 49(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 49(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1319 0 50(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_pc 13 0 50(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 51(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_ir 14 0 51(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1321 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_intern1 15 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 54(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1325 0 55(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1327 0 56(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 56(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1331 0 59(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ram_addr 20 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1333 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int ram_data 21 0 60(_arch(_uni))))
		(_sig (_int ram_rw -1 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1335 0 63(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rom_addr 22 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1337 0 64(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int rom_data 23 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 66(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1343 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 69(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 69(_arch(_uni))))
		(_sig (_int regf_rw -1 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 71(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1349 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 72(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 74(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 74(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 80(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 80(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 122(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(13)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018)
		(67372036 67372036)
		(33686018 33686018)
		(67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2360          1542846637292 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542846637293 2018.11.21 19:30:37)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code f5a7f5a4f9a2f4e3f3f2edaea6f3a3f3a0f3a3f2f0)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1542846637297 2018.11.21 19:30:37)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 05570503055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542846637366 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542846637367 2018.11.21 19:30:37)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 43114541451410554f4d5018164546444146154545)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542846637372 2018.11.21 19:30:37)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 4311434145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542846637433 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542846637434 2018.11.21 19:30:37)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 82d1878cd3d4d397ddd096d8d1848384d1858787d4)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542846637439 2018.11.21 19:30:37)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 92c0929d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1542846637512 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542846637513 2018.11.21 19:30:37)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d083d783d08681c585dec48a83d6d3d7d0d7d5d586)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542846637518 2018.11.21 19:30:37)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code e0b2e0b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000054 55 446 1542847302519 microcontroller_package
(_unit VHDL (microcontroller_package 0 6)
	(_version vd0)
	(_time 1542847302520 2018.11.21 19:41:42)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 888e8d8689dfdf9f8a89ced2da8ede8edd8f8c8f8a)
	(_object
		(_cnst (_int word_size -1 0 7(_ent((i 16)))))
		(_cnst (_int addr_range -1 0 8(_ent((i 16)))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
	)
	(_use (std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 2387          1542847737710 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542847737711 2018.11.21 19:48:57)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7b2c7a7a2c2c7b6d2e756920237d2f7d7e7d2f7d2d)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 1574          1542847737776 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542847737777 2018.11.21 19:48:57)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code baedeeeeb8ecebacbfbff9e1eebcbbbce9bdbfbcbb)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1542847737882 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542847737883 2018.11.21 19:48:57)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 27717323257074312f76347c722122202522712121)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000056 55 2360          1542847737999 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542847738000 2018.11.21 19:48:57)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code a4f2f1f2a9f3a5b2a2a3bcfff7a2f2a2f1a2f2a3a1)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1542847738005 2018.11.21 19:48:58)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code a4f2f6f3a5f2f3b3a0a5b6fef0a2f1a2a7a2aca1f2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542847738082 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542847738083 2018.11.21 19:48:58)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f2a4a6a2f5a5a1e4fefce1a9a7f4f7f5f0f7a4f4f4)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542847738088 2018.11.21 19:48:58)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f2a4a0a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542847738157 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542847738158 2018.11.21 19:48:58)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 40144142131611551f12541a134641461347454516)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542847738163 2018.11.21 19:48:58)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 40154442451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1542847738230 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542847738231 2018.11.21 19:48:58)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 7f2b7c7f29292e6a2a716b252c797c787f787a7a29)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542847738235 2018.11.21 19:48:58)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 8edb8a80ded8d9998a8f9cd4da88db888d88868bd8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2387          1542847749786 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542847749787 2018.11.21 19:49:09)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code a9fba9fea5fea9bffca7bbf2f1affdafacaffdafff)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 2387          1542847853109 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542847853110 2018.11.21 19:50:53)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 49481c4b451e495f1c475b12114f1d4f4c4f1d4f1f)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 1574          1542847853176 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542847853177 2018.11.21 19:50:53)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 88898886d3ded99e8d8dcbd3dc8e898edb8f8d8e89)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1542847853249 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542847853250 2018.11.21 19:50:53)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code d6d6d584d58185c0de87c58d83d0d3d1d4d380d0d0)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000056 55 2360          1542847853371 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542847853372 2018.11.21 19:50:53)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 434342404914425545445b18104515451645154446)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1542847853377 2018.11.21 19:50:53)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code 5353555055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542847853452 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542847853453 2018.11.21 19:50:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code a1a1a1f6a5f6f2b7adafb2faf4a7a4a6a3a4f7a7a7)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542847853458 2018.11.21 19:50:53)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code a1a1a7f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542847853541 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542847853542 2018.11.21 19:50:53)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code efeeecbceab9befab0bdfbb5bce9eee9bce8eaeab9)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542847853548 2018.11.21 19:50:53)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code fffff9afaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1542847853614 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542847853615 2018.11.21 19:50:53)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3d3c3d39696b6c28683329676e3b3e3a3d3a38386b)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542847853620 2018.11.21 19:50:53)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3d3d3a386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000044 55 8260          1542847892774 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542847892775 2018.11.21 19:51:32)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 323462363064632460662269663431353235373431)
	(_ent
		(_time 1542847664718)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_range-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_range-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_range-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_range (2 addr_range)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 2387          1542847895421 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542847895422 2018.11.21 19:51:35)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9295c09d95c59284c79c80c9ca94c6949794c694c4)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 1574          1542847895485 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542847895486 2018.11.21 19:51:35)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d0d7d782838681c6d5d5938b84d6d1d683d7d5d6d1)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1542847895568 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542847895569 2018.11.21 19:51:35)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 1f191a184c484c09174e0c444a191a181d1a491919)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 8260          1542847895647 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542847895648 2018.11.21 19:51:35)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 6d6a696c393b3c7b3f397d36396b6e6a6d6a686b6e)
	(_ent
		(_time 1542847664718)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_range-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_range-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_range-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_range (2 addr_range)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2360          1542847895716 TB_ARCHITECTURE
(_unit VHDL (synchronous_ram_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542847895717 2018.11.21 19:51:35)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code abadaffdf0fcaabdadacb3f0f8adfdadfeadfdacae)
	(_ent
		(_time 1532015999589)
	)
	(_comp
		(synchronous_ram
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 15(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 3 0 15(_ent (_in))))
				(_port (_int i_rw -1 0 16(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 17(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 4 0 17(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 32(_comp synchronous_ram)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . synchronous_ram)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -1 0 21(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_address 0 0 22(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -1 0 23(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~133 0 24(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int io_data 1 0 24(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 49(_array -1 ((_range 3)))))
		(_var (_int counter 2 0 49(_prcs 1(_string \"00000000"\))))
		(_var (_int writing -4 0 50(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000048 55 555 0 testbench_for_synchronous_ram
(_configuration VHDL (testbench_for_synchronous_ram 0 84 (synchronous_ram_tb))
	(_version vd0)
	(_time 1542847895722 2018.11.21 19:51:35)
	(_source (\./../src/TestBench/synchronous_ram_TB.vhd\))
	(_parameters tan)
	(_code bbbdb8efecedecacbfbaa9e1efbdeebdb8bdb3beed)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . synchronous_ram structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542847895788 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542847895789 2018.11.21 19:51:35)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f9fffca9f5aeaaeff5f7eaa2acfffcfefbfcafffff)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542847895795 2018.11.21 19:51:35)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f9fffaa9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542847895856 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542847895857 2018.11.21 19:51:35)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 383f313d636e692d676a2c626b3e393e6b3f3d3d6e)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542847895874 2018.11.21 19:51:35)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 57515b54550100405356450d0351025154515f5201)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1542847895947 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542847895948 2018.11.21 19:51:35)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 96919d9890c0c783c39882ccc590959196919393c0)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542847895953 2018.11.21 19:51:35)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a5a3a9f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000054 55 445 1542848159775 microcontroller_package
(_unit VHDL (microcontroller_package 0 6)
	(_version vd0)
	(_time 1542848159776 2018.11.21 19:55:59)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 2a2d282e727d7d3d282b6c70782c7c2c7f2d2e2d28)
	(_object
		(_cnst (_int word_size -1 0 7(_ent((i 16)))))
		(_cnst (_int addr_size -1 0 8(_ent((i 16)))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
	)
	(_use (std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 8255          1542848162234 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542848162235 2018.11.21 19:56:02)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code cecac59a9b989fd89c9ade959ac8cdc9cec9cbc8cd)
	(_ent
		(_time 1542848162229)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2860          1542848358068 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542848358069 2018.11.21 19:59:18)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code c3c79296c594c3d590c3d1989bc695c4c7c5c1c597)
	(_ent
		(_time 1542848210758)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 547 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1542848358075 2018.11.21 19:59:18)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code c3c6c296c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2387          1542848371628 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542848371629 2018.11.21 19:59:31)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code bdbeb8e9eceabdabe8b3afe6e5bbe9bbb8bbe9bbeb)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 1574          1542848371694 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542848371695 2018.11.21 19:59:31)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code fcffacacfcaaadeaf9f9bfa7a8fafdfaaffbf9fafd)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1542848371765 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542848371766 2018.11.21 19:59:31)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 4a481a481e1d195c421b59111f4c4f4d484f1c4c4c)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 8255          1542848371829 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542848371830 2018.11.21 19:59:31)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 888bd98780ded99edadc98d3dc8e8b8f888f8d8e8b)
	(_ent
		(_time 1542848162229)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2860          1542848371900 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542848371901 2018.11.21 19:59:31)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c7c59792c59094d1cbc9d49c92c1c2c0c5c291c1c1)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542848371908 2018.11.21 19:59:31)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code d6d48084d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542848371968 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542848371969 2018.11.21 19:59:31)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 15164712434344004a47014f461314134612101043)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542848371975 2018.11.21 19:59:31)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 15174212154342021114074f4113401316131d1043)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1542848372036 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542848372037 2018.11.21 19:59:32)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 5350035150050246065d4709005550545354565605)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542848372042 2018.11.21 19:59:32)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 5351045055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542848372101 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542848372102 2018.11.21 19:59:32)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 9291959d95c59284c19280c9ca97c49596949094c6)
	(_ent
		(_time 1542848210758)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 547 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1542848372107 2018.11.21 19:59:32)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 9290c59d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2387          1542848884237 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542848884238 2018.11.21 20:08:04)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1e1a1e194e491e084b100c4546184a181b184a1848)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 2387          1542848907397 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542848907398 2018.11.21 20:08:27)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 939dc09c95c49385c69d81c8cb95c7959695c795c5)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 1574          1542848907461 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542848907462 2018.11.21 20:08:27)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d1dfd783838780c7d4d4928a85d7d0d782d6d4d7d0)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1542848907555 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542848907556 2018.11.21 20:08:27)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 2f20252b7c787c39277e3c747a292a282d2a792929)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 8255          1542848907635 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542848907636 2018.11.21 20:08:27)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 7d73767d292b2c6b2f296d26297b7e7a7d7a787b7e)
	(_ent
		(_time 1542848162229)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2860          1542848907771 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542848907772 2018.11.21 20:08:27)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 0a05010c5e5d591c060419515f0c0f0d080f5c0c0c)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542848907777 2018.11.21 20:08:27)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 0a05070c5e5c5d1d0e0b18505e0c5f0c090c020f5c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542848907839 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542848907840 2018.11.21 20:08:27)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4846404a131e195d171a5c121b4e494e1b4f4d4d1e)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542848907845 2018.11.21 20:08:27)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 5857555b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1542848907918 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542848907919 2018.11.21 20:08:27)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 96989c9890c0c783c39882ccc590959196919393c0)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542848907924 2018.11.21 20:08:27)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a6a9abf1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542848907982 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542848907983 2018.11.21 20:08:27)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code d5db8887d582d5c386d5c78e8dd083d2d1d3d7d381)
	(_ent
		(_time 1542848210758)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 547 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1542848907988 2018.11.21 20:08:27)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code e4ebe9b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2387          1542849013159 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542849013160 2018.11.21 20:10:13)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code b8bce8ecb5efb8aeedb6aae3e0beecbebdbeecbeee)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 1574          1542849013317 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542849013318 2018.11.21 20:10:13)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 55515156030304435050160e015354530652505354)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1908          1542849013420 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542849013421 2018.11.21 20:10:13)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code b2b7b5e6b5e5e1a4bae3a1e9e7b4b7b5b0b7e4b4b4)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000044 55 8255          1542849013557 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542849013558 2018.11.21 20:10:13)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 3f3b3a3b69696e296d6b2f646b393c383f383a393c)
	(_ent
		(_time 1542848162229)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 2860          1542849013655 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542849013656 2018.11.21 20:10:13)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code aca9a8fbfafbffbaa0a2bff7f9aaa9abaea9faaaaa)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542849013662 2018.11.21 20:10:13)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code aca9aefbfafafbbba8adbef6f8aaf9aaafaaa4a9fa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542849013821 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542849013822 2018.11.21 20:10:13)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 494d4f4b131f185c161b5d131a4f484f1a4e4c4c1f)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542849013836 2018.11.21 20:10:13)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 585d5b5b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1684          1542849013982 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542849013983 2018.11.21 20:10:13)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f4f0f0a5f0a2a5e1a1fae0aea7f2f7f3f4f3f1f1a2)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542849013996 2018.11.21 20:10:13)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f4f1f7a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542849014123 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542849014124 2018.11.21 20:10:14)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 8185dd8f85d68197d28193dad984d78685878387d5)
	(_ent
		(_time 1542848210758)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 547 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1542849014138 2018.11.21 20:10:14)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 81848d8f85d7d696858093dbd587d48782878984d7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2387          1542849144103 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542849144104 2018.11.21 20:12:24)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3236623735653224673c20696a3466343734663464)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 1908          1542849144234 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542849144235 2018.11.21 20:12:24)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code bebbb8eaeee9eda8b6efade5ebb8bbb9bcbbe8b8b8)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1542849144317 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542849144318 2018.11.21 20:12:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 0d09090b0a5b5c1b08084e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 8255          1542849144395 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542849144396 2018.11.21 20:12:24)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 5b5f5d59090d0a4d090f4b000f5d585c5b5c5e5d58)
	(_ent
		(_time 1542848162229)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 1684          1542849144468 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542849144469 2018.11.21 20:12:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a9adafffa0fff8bcfca7bdf3faafaaaea9aeacacff)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542849144473 2018.11.21 20:12:24)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a9aca8fea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542849144554 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542849144555 2018.11.21 20:12:24)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f7f2f0a7f5a0a4e1fbf9e4aca2f1f2f0f5f2a1f1f1)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542849144560 2018.11.21 20:12:24)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f7f2f6a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542849144644 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542849144645 2018.11.21 20:12:24)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 55510756550255430655470e0d5003525153575301)
	(_ent
		(_time 1542848210758)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 547 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1542849144650 2018.11.21 20:12:24)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 55505756550302425154470f0153005356535d5003)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542849144741 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542849144742 2018.11.21 20:12:24)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b2b6b5e6e3e4e3a7ede0a6e8e1b4b3b4e1b5b7b7e4)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542849144755 2018.11.21 20:12:24)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c2c7c097c59495d5c6c3d09896c497c4c1c4cac794)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2387          1542851239887 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542851239888 2018.11.21 20:47:19)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code d7d0d685d580d7c182d9c58c8fd183d1d2d183d181)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000056 55 2860          1542852966189 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542852966190 2018.11.21 21:16:06)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 40411242451740561340521b184516474446424614)
	(_ent
		(_time 1542848210758)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 547 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1542852966198 2018.11.21 21:16:06)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 40404242451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2387          1542852971504 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542852971505 2018.11.21 21:16:11)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 000e060605570016550e125b580654060506540656)
	(_ent
		(_time 1542846418431)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -2 ((_dto i 7 i 0)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 i 255)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 4))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 6)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 7 -1)
)
I 000051 55 1908          1542852971578 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542852971579 2018.11.21 21:16:11)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 4e411e4c1e191d58461f5d151b484b494c4b184848)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1542852971668 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542852971669 2018.11.21 21:16:11)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9c92cf939ccacd8a9999dfc7c89a9d9acf9b999a9d)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 8255          1542852971741 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542852971742 2018.11.21 21:16:11)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code eae4bbb8bbbcbbfcb8befab1beece9edeaedefece9)
	(_ent
		(_time 1542848162229)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 1684          1542852971806 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542852971807 2018.11.21 21:16:11)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 2927792c207f783c7c273d737a2f2a2e292e2c2c7f)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542852971812 2018.11.21 21:16:11)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 39366e3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542852971892 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542852971893 2018.11.21 21:16:11)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 8788d68985d0d4918b8994dcd28182808582d18181)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542852971900 2018.11.21 21:16:11)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 8788d08985d1d090838695ddd381d28184818f82d1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542852971964 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542852971965 2018.11.21 21:16:11)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code c5cbc290c592c5d396c5d79e9dc093c2c1c3c7c391)
	(_ent
		(_time 1542848210758)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 547 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1542852971970 2018.11.21 21:16:11)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code d5da8287d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
				(_port
					((i_clk)(i_clk))
					((i_address)(i_address))
					((i_rw)(i_rw))
					((io_data)(io_data))
				)
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542852972061 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542852972062 2018.11.21 21:16:12)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 333d6636636562266c612769603532356034363665)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542852972068 2018.11.21 21:16:12)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 333c633635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2383          1542853046305 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542853046306 2018.11.21 21:17:26)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2d7a2f297c7a2d3b78233f76752b792b282b792b7b)
	(_ent
		(_time 1542853046296)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 45(_arch(_uni(_string \"ZZZZZZZZ"\)))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(67372036 67372036)
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 8 -1)
)
I 000051 55 1908          1542853046439 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542853046440 2018.11.21 21:17:26)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code baeceeeeeeede9acb2eba9e1efbcbfbdb8bfecbcbc)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1542853046507 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542853046508 2018.11.21 21:17:26)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code f8afafa8a3aea9eefdfdbba3acfef9feabfffdfef9)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 8140          1542853046575 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542853046576 2018.11.21 21:17:26)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 37633433306166216563276c633134303730323134)
	(_ent
		(_time 1542848162229)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 1684          1542853046639 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542853046640 2018.11.21 21:17:26)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 85d1868a80d3d490d08b91dfd683868285828080d3)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542853046645 2018.11.21 21:17:26)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 85d0818b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542853046703 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542853046704 2018.11.21 21:17:26)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c396c196c59490d5cfcdd09896c5c6c4c1c695c5c5)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542853046709 2018.11.21 21:17:26)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code c396c796c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1542853046768 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542853046769 2018.11.21 21:17:26)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 0256570405550214510210595a0754050604000456)
	(_ent
		(_time 1542848210758)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1542853046774 2018.11.21 21:17:26)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 0257070405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542853046835 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542853046836 2018.11.21 21:17:26)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 40144042131611551f12541a134641461347454516)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542853046842 2018.11.21 21:17:26)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 40154542451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2354          1542853216467 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542853216468 2018.11.21 21:20:16)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code e9ebbabae5bee9ffbce7fbb2b1efbdefecefbdefbf)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 45(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 8 -1)
)
I 000051 55 1908          1542853216539 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1542853216540 2018.11.21 21:20:16)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 27242d23257074312f76347c722122202522712121)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1542853216614 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1542853216615 2018.11.21 21:20:16)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 75777c74232324637070362e217374732672707374)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 8140          1542853216696 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1542853216697 2018.11.21 21:20:16)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code c4c6cf90c09295d29690d49f90c2c7c3c4c3c1c2c7)
	(_ent
		(_time 1542848162229)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000056 55 1684          1542853216761 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542853216762 2018.11.21 21:20:16)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 0200080500545317570c1658510401050205070754)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1542853216766 2018.11.21 21:20:16)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 12111f1515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1542853216827 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1542853216828 2018.11.21 21:20:16)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 41424a43451612574d4f521a144744464344174747)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1542853216832 2018.11.21 21:20:16)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 50535d53550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1542853216892 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542853216893 2018.11.21 21:20:16)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 8f8dd281dcd88f99dc8f9dd4d78ad9888b898d89db)
	(_ent
		(_time 1542848210758)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1542853216898 2018.11.21 21:20:16)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 8f8c8281dcd9d8988b8e9dd5db89da898c89878ad9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1542853216959 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1542853216960 2018.11.21 21:20:16)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code cdcfc598ca9b9cd8929fd9979ecbcccb9ecac8c89b)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1542853216965 2018.11.21 21:20:16)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code cdcec0989c9b9adac9ccdf9799cb98cbcecbc5c89b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2354          1542854247404 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542854247405 2018.11.21 21:37:27)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code f3f5a5a3f5a4f3e5a6a5e1a8abf5a7f5f6f5a7f5a5)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 45(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 46(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 46(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 49(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__61(_arch 1 0 61(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 8 -1)
)
I 000051 55 2354          1542854452839 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542854452840 2018.11.21 21:40:52)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7074217175277066257e622b287624767576247626)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 44(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 45(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 45(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 48(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__60(_arch 1 0 60(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 27(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 8 -1)
)
I 000051 55 2354          1542854601665 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1542854601666 2018.11.21 21:43:21)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code ccccc9999a9bccda9999de9794ca98cac9ca98ca9a)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 8 -1)
)
I 000044 55 8140          1543012538580 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1543012538581 2018.11.23 17:35:38)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code e6e5e2b4e0b0b7f0b4b0f6bdb2e0e5e1e6e1e3e0e5)
	(_ent
		(_time 1542848162229)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 32 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 33 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 34 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 86(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 98(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 109(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 120(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 55(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_intern1 15 0 55(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 57(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 17 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 59(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 18 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 19 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1329 0 62(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 20 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 63(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 21 0 63(_arch(_uni))))
		(_sig (_int ram_rw -1 0 64(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1333 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 22 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 67(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 23 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 24 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 70(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 25 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 71(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 26 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 72(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 27 0 72(_arch(_uni))))
		(_sig (_int regf_rw -1 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 74(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 28 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 29 0 75(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 30 0 77(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 83(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 31 0 83(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 131(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000054 55 503 1543014869092 microcontroller_package
(_unit VHDL (microcontroller_package 0 6)
	(_version vd0)
	(_time 1543014869093 2018.11.23 18:14:29)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 6a39396a323d3d7d68642c30386c3c6c3f6d6e6d68)
	(_object
		(_cnst (_int word_size -1 0 7(_ent((i 16)))))
		(_cnst (_int addr_size -1 0 8(_ent((i 16)))))
		(_cnst (_int num_fetch_registers -1 0 9(_ent((i 2)))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
	)
	(_use (std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 8306          1543972661143 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1543972661144 2018.12.04 20:17:41)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code d1d68682d08780c78383c18a85d7d2d6d1d6d4d7d2)
	(_ent
		(_time 1543014870986)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 33 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 34 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 35 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 89(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 101(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 112(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 123(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 52(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 12 0 52(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 53(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 13 0 53(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 54(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 14 0 54(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1319 0 56(_array -1 ((_dto i 15 i 0)))))
		(_type (_int FETCH_REGFILE_T 0 56(_array 15 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 16 0 57(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1321 0 60(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 17 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 61(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 18 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1325 0 62(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 19 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1327 0 63(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 20 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1329 0 65(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 21 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1331 0 66(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 22 0 66(_arch(_uni))))
		(_sig (_int ram_rw -1 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1333 0 69(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 23 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1335 0 70(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 24 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1337 0 72(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 25 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 73(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 26 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 74(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 27 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1343 0 75(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 28 0 75(_arch(_uni))))
		(_sig (_int regf_rw -1 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 77(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 29 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 78(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 30 0 78(_arch(_uni))))
		(_type (_int ~UNSIGNED{3~downto~0}~13 0 80(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int ctrl_state 31 0 80(_arch(_uni))))
		(_type (_int ~UNSIGNED{ctrl_state'range}~13 0 86(_array -1 ((_range 1)))))
		(_cnst (_int c_STATE_MAX 32 0 86(_arch(_string \"0011"\))))
		(_prcs
			(RUN(_arch 0 0 134(_prcs (_simple)(_trgt(4)(5)(6)(8)(9)(10)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(24))(_sens(0)(1))(_mon)(_read(5)(16)(24)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 2354          1544134496681 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1544134496682 2018.12.06 17:14:56)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code dcd28f8e8a8bdcca8989ce8784da88dad9da88da8a)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 8 -1)
)
I 000051 55 1908          1544134497094 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1544134497095 2018.12.06 17:14:57)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 727d7973752521647a236129277477757077247474)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1544134497231 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1544134497232 2018.12.06 17:14:57)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code fff1f7affaa9aee9fafabca4abf9fef9acf8faf9fe)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1080          1544134497350 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 12(instruction_fetch_lut 0 19))
	(_version vd0)
	(_time 1544134497351 2018.12.06 17:14:57)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 7c72247d7a2a2b6b7a726e27287a7f7b787a757a2a)
	(_ent
		(_time 1544134158634)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__49(_arch 1 0 49(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544134497434 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544134497435 2018.12.06 17:14:57)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code cac4989e9b9c9bdf9fc4de9099ccc9cdcacdcfcf9c)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544134497481 2018.12.06 17:14:57)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f9f6aca9f5afaeeefdf8eba3adffacfffafff1fcaf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1544134497594 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544134497595 2018.12.06 17:14:57)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 66693666653135706a68753d336063616463306060)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1544134497612 2018.12.06 17:14:57)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 858ad38b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544134497732 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544134497733 2018.12.06 17:14:57)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code f3fdf5a3f5a4f3e5a0f3e1a8abf6a5f4f7f5f1f5a7)
	(_ent
		(_time 1544134497722)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544134497736 2018.12.06 17:14:57)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code f3fca5a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1544134497832 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544134497833 2018.12.06 17:14:57)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 606e3260333631753f32743a336661663367656536)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1544134497836 2018.12.06 17:14:57)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 606f3760653637776461723a346635666366686536)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2354          1544134509171 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1544134509172 2018.12.06 17:15:09)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code b0e4ece4b5e7b0a6e5e5a2ebe8b6e4b6b5b6e4b6e6)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 8 -1)
)
I 000051 55 1908          1544134509234 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1544134509235 2018.12.06 17:15:09)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code df8ad58d8c888cc9d78ecc848ad9dad8ddda89d9d9)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000054 55 619 1544134509312 microcontroller_package
(_unit VHDL (microcontroller_package 0 6)
	(_version vd0)
	(_time 1544134509321 2018.12.06 17:15:09)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 3d696038606a6a2a3f697b676f3b6b3b683a393a3f)
	(_object
		(_cnst (_int word_size -1 0 7(_ent((i 16)))))
		(_cnst (_int addr_size -1 0 8(_ent((i 16)))))
		(_cnst (_int opcode_size -1 0 9(_ent((i 7)))))
		(_cnst (_int num_fetch_registers -1 0 10(_ent((i 2)))))
		(_type (_int T_FETCH_TABLE 0 12(_array -1 ((_dto i 6 i 0)))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
	)
	(_use (std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1574          1544134509352 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1544134509353 2018.12.06 17:15:09)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5c08545f5c0a0d4a59591f07085a5d5a0f5b595a5d)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1080          1544134509446 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 12(instruction_fetch_lut 0 19))
	(_version vd0)
	(_time 1544134509447 2018.12.06 17:15:09)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code baeebaeebeecedadbcb4a8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1544134158634)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__49(_arch 1 0 49(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544134509504 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544134509505 2018.12.06 17:15:09)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f8acf2a9f0aea9edadf6eca2abfefbfff8fffdfdae)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544134509512 2018.12.06 17:15:09)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f8adf5a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1544134509573 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544134509574 2018.12.06 17:15:09)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 37626432356064213b39246c623132303532613131)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1544134509577 2018.12.06 17:15:09)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 37626232356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544134509642 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544134509643 2018.12.06 17:15:09)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 85d1808b85d28593d68597dedd80d38281838783d1)
	(_ent
		(_time 1544134509632)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544134509646 2018.12.06 17:15:09)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 85d0d08b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1544134509704 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544134509705 2018.12.06 17:15:09)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b4e0e4e0e3e2e5a1ebe6a0eee7b2b5b2e7b3b1b1e2)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1544134509712 2018.12.06 17:15:09)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c3969696c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000062 55 1080          1544134523504 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 12(instruction_fetch_lut 0 19))
	(_version vd0)
	(_time 1544134523505 2018.12.06 17:15:23)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code a8f8a1fff5feffbfaea6baf3fcaeabafacaea1aefe)
	(_ent
		(_time 1544134158634)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__49(_arch 1 0 49(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
V 000051 55 2354          1544134535557 structural
(_unit VHDL (memory 0 10(structural 0 22))
	(_version vd0)
	(_time 1544134535558 2018.12.06 17:15:35)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code b7b0b5e3b5e0b7a1e2e2a5ecefb1e3b1b2b1e3b1e1)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . structural 8 -1)
)
I 000051 55 1908          1544134535624 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1544134535625 2018.12.06 17:15:35)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code f5f3a1a5f5a2a6e3fda4e6aea0f3f0f2f7f0a3f3f3)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1544134535694 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1544134535695 2018.12.06 17:15:35)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 44404546131215524141071f104245421743414245)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1080          1544134535769 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 12(instruction_fetch_lut 0 19))
	(_version vd0)
	(_time 1544134535770 2018.12.06 17:15:35)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 92969b9dc5c4c585949c80c9c694919596949b94c4)
	(_ent
		(_time 1544134158634)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__49(_arch 1 0 49(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544134535834 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544134535835 2018.12.06 17:15:35)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d0d4d383d08681c585dec48a83d6d3d7d0d7d5d586)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544134535838 2018.12.06 17:15:35)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d0d5d482d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1544134535902 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544134535903 2018.12.06 17:15:35)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 0f0a0c095c585c1903011c545a090a080d0a590909)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1544134535906 2018.12.06 17:15:35)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 0f0a0a095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544134535964 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544134535965 2018.12.06 17:15:35)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 4d49184f1c1a4d5b1e4d5f1615481b4a494b4f4b19)
	(_ent
		(_time 1544134509632)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544134535972 2018.12.06 17:15:35)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 5d58585e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1544134536038 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544134536039 2018.12.06 17:15:36)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9b9f9b949acdca8ec4c98fc1c89d9a9dc89c9e9ecd)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1544134536042 2018.12.06 17:15:36)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 9b9e9e94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 1908          1544134601535 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1544134601536 2018.12.06 17:16:41)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 77727476752024617f26642c227172707572217171)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1544134601607 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1544134601608 2018.12.06 17:16:41)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code b6b2b6e2e3e0e7a0b3b3f5ede2b0b7b0e5b1b3b0b7)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1080          1544134601684 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 12(instruction_fetch_lut 0 19))
	(_version vd0)
	(_time 1544134601685 2018.12.06 17:16:41)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 04000f0255525313020a165f5002070300020d0252)
	(_ent
		(_time 1544134158634)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__49(_arch 1 0 49(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544134601752 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544134601753 2018.12.06 17:16:41)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 5256535050040347075c4608015451555255575704)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544134601756 2018.12.06 17:16:41)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 5257545155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1544134601825 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544134601826 2018.12.06 17:16:41)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 9194919e95c6c2879d9f82cac49794969394c79797)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1544134601831 2018.12.06 17:16:41)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code a0a5a6f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544134601891 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544134601892 2018.12.06 17:16:41)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code dfdb898d8c88dfc98cdfcd8487da89d8dbd9ddd98b)
	(_ent
		(_time 1544134509632)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544134601895 2018.12.06 17:16:41)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code dfdad98d8c8988c8dbdecd858bd98ad9dcd9d7da89)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1544134601966 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544134601967 2018.12.06 17:16:41)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 1d191f1a1a4b4c08424f09474e1b1c1b4e1a18184b)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1544134601971 2018.12.06 17:16:41)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 2d282a297c7b7a3a292c3f77792b782b2e2b25287b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000051 55 2354          1544134607532 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544134607533 2018.12.06 17:16:47)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code d8dd848ad58fd8ce8d8dca8380de8cdeddde8cde8e)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 1908          1544134607601 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1544134607602 2018.12.06 17:16:47)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 26222d22257175302e77357d732023212423702020)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1544134607671 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1544134607672 2018.12.06 17:16:47)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 74717c75232225627171372f207275722773717275)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1080          1544134607745 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 12(instruction_fetch_lut 0 19))
	(_version vd0)
	(_time 1544134607746 2018.12.06 17:16:47)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code b2b7b2e6e5e4e5a5b4bca0e9e6b4b1b5b6b4bbb4e4)
	(_ent
		(_time 1544134158634)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 14(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 20(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 20(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__49(_arch 1 0 49(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544134607812 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544134607813 2018.12.06 17:16:47)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 0104530600575014540f155b520702060106040457)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544134607816 2018.12.06 17:16:47)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 01055407055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1544134607880 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544134607881 2018.12.06 17:16:47)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 3f3b6c3a6c686c2933312c646a393a383d3a693939)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1544134607884 2018.12.06 17:16:47)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 3f3b6a3a6c6968283b3e2d656b396a393c39373a69)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544134607943 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544134607944 2018.12.06 17:16:47)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 7e7b7b7f2e297e682d7e6c25267b28797a787c782a)
	(_ent
		(_time 1544134509632)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544134607956 2018.12.06 17:16:47)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 8d89d883dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1544134608022 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544134608023 2018.12.06 17:16:48)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ccc99c99cc9a9dd9939ed8969fcacdca9fcbc9c99a)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1544134608026 2018.12.06 17:16:48)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ccc899999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000062 55 1083          1544134849375 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544134849376 2018.12.06 17:20:49)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 8bd88b858cdddc9c8ddd99d0df8d888c8f8d828ddd)
	(_ent
		(_time 1544134849373)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000044 55 9356          1544135402754 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544135402755 2018.12.06 17:30:02)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 3a396b3e6b6c6b2c6a6f2a616e3c393d3a3d3f3c39)
	(_ent
		(_time 1544134509432)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 37 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 38 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 39 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 109(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 121(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 132(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 143(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 154(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(r_opcode_alias))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 60(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 61(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int r_opcode_alias 17 0 61(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1321 0 64(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 64(_array 18 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 19 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 68(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 20 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1325 0 69(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 21 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1327 0 70(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 22 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 71(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 23 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1331 0 73(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 24 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1333 0 74(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 25 0 74(_arch(_uni))))
		(_sig (_int ram_rw -1 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1335 0 77(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 26 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1337 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 27 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 80(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 28 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 81(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 29 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1343 0 82(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 30 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 83(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 31 0 83(_arch(_uni))))
		(_sig (_int regf_rw -1 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 85(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 32 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1349 0 86(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 33 0 86(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1351 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 34 0 88(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 90(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective exec_calculate exec_store (_to i 0 i 7))))
		(_sig (_int ctrl_state 35 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1353 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 36 0 106(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 160(_prcs (_simple)(_trgt(4)(5)(6)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(26)(27))(_sens(0)(1))(_mon)(_read(5)(17)(25)(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 2354          1544135407013 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544135407014 2018.12.06 17:30:07)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code d4d4d286d583d4c28181c68f8cd280d2d1d280d282)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 1908          1544135407088 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1544135407089 2018.12.06 17:30:07)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 22237326257571342a733179772427252027742424)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1544135407165 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1544135407166 2018.12.06 17:30:07)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 70702271232621667575332b247671762377757671)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 9356          1544135407247 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544135407248 2018.12.06 17:30:07)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code bebeeeebebe8efa8eeebaee5eab8bdb9beb9bbb8bd)
	(_ent
		(_time 1544134509432)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 37 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 38 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 39 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 109(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 121(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 132(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 143(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 154(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(r_opcode_alias))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 60(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 61(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int r_opcode_alias 17 0 61(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1321 0 64(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 64(_array 18 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 19 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 68(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 20 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1325 0 69(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 21 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1327 0 70(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 22 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 71(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 23 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1331 0 73(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 24 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1333 0 74(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 25 0 74(_arch(_uni))))
		(_sig (_int ram_rw -1 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1335 0 77(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 26 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1337 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 27 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 80(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 28 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 81(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 29 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1343 0 82(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 30 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 83(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 31 0 83(_arch(_uni))))
		(_sig (_int regf_rw -1 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 85(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 32 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1349 0 86(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 33 0 86(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1351 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 34 0 88(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 90(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective exec_calculate exec_store (_to i 0 i 7))))
		(_sig (_int ctrl_state 35 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1353 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 36 0 106(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 160(_prcs (_simple)(_trgt(4)(5)(6)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(26)(27))(_sens(0)(1))(_mon)(_read(5)(17)(25)(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000062 55 1083          1544135407328 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544135407329 2018.12.06 17:30:07)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 1c1c411b1a4a4b0b1a4a0e47481a1f1b181a151a4a)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544135407405 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544135407406 2018.12.06 17:30:07)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 6a6a3d6b3b3c3b7f3f647e30396c696d6a6d6f6f3c)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544135407409 2018.12.06 17:30:07)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 6a6b3a6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1544135407477 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544135407478 2018.12.06 17:30:07)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code a9a8fffea5fefabfa5a7baf2fcafacaeabacffafaf)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1544135407481 2018.12.06 17:30:07)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code a9a8f9fea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544135407545 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544135407546 2018.12.06 17:30:07)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code e7e7e7b4e5b0e7f1b4e7f5bcbfe2b1e0e3e1e5e1b3)
	(_ent
		(_time 1544134509632)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544135407549 2018.12.06 17:30:07)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code e7e6b7b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1544135407626 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544135407627 2018.12.06 17:30:07)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 45451147131314501a17511f164344431642404013)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1544135407630 2018.12.06 17:30:07)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 45441447451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544135719736 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544135719737 2018.12.06 17:35:19)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 72777a7325242565747260292674717576747b7424)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544135719743 2018.12.06 17:35:19)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 7276777375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544135964780 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544135964781 2018.12.06 17:39:24)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code a9faa8fea5fea9bffcfcbbf2f1affdafacaffdafff)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 1908          1544135964853 behavioral
(_unit VHDL (register_file 0 8(behavioral 0 20))
	(_version vd0)
	(_time 1544135964854 2018.12.06 17:39:24)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e8babfbbe5bfbbfee0b9fbb3bdeeedefeaedbeeeee)
	(_ent
		(_time 1536194777775)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_data 3 0 13(_ent(_in))))
		(_port (_int i_rw -1 0 14(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~126 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data1 4 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~128 0 16(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_data2 5 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int REGISTER_FILE_T 0 21(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 22(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__33(_arch 1 0 33(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__34(_arch 2 0 34(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (1 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1544135964925 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1544135964926 2018.12.06 17:39:24)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 36656133636067203333756d623037306531333037)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(3)(8))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(2)(3)(8))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 9356          1544135965000 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544135965001 2018.12.06 17:39:25)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 84d7d18b80d2d592d4d194dfd08287838483818287)
	(_ent
		(_time 1544134509432)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 37 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 38 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 39 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 109(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 121(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 132(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 143(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 154(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(r_opcode_alias))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 22(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 24(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1311 0 45(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1313 0 47(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1315 0 48(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1317 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 60(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 61(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int r_opcode_alias 17 0 61(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1321 0 64(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 64(_array 18 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 19 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1323 0 68(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in1 20 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1325 0 69(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_in2 21 0 69(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1327 0 70(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 22 0 70(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1329 0 71(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int alu_output 23 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1331 0 73(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 24 0 73(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1333 0 74(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 25 0 74(_arch(_uni))))
		(_sig (_int ram_rw -1 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1335 0 77(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 26 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1337 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 27 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 80(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 28 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 81(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 29 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1343 0 82(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 30 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1345 0 83(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_wdata 31 0 83(_arch(_uni))))
		(_sig (_int regf_rw -1 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 85(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata1 32 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1349 0 86(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int regf_rdata2 33 0 86(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1351 0 88(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 34 0 88(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 90(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective exec_calculate exec_store (_to i 0 i 7))))
		(_sig (_int ctrl_state 35 0 105(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1353 0 106(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 36 0 106(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 160(_prcs (_simple)(_trgt(4)(5)(6)(9)(10)(11)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(26)(27))(_sens(0)(1))(_mon)(_read(5)(17)(25)(26)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000062 55 1083          1544135965063 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544135965064 2018.12.06 17:39:25)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code b3e0ece7e5e5e4a4b5e5a1e8e7b5b0b4b7b5bab5e5)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544135965131 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544135965132 2018.12.06 17:39:25)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 0151020600575014540f155b520702060106040457)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544135965135 2018.12.06 17:39:25)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 01500507055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1544135965193 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544135965194 2018.12.06 17:39:25)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 40114242451713564c4e531b154645474245164646)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1544135965204 2018.12.06 17:39:25)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 4f1e4b4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544135965263 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544135965264 2018.12.06 17:39:25)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 7e2e2a7f2e297e682d7e6c25267b28797a787c782a)
	(_ent
		(_time 1544134509632)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544135965271 2018.12.06 17:39:25)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 8edf8a80ded8d9998a8f9cd4da88db888d88868bd8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1544135965341 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544135965342 2018.12.06 17:39:25)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code cc9ccd99cc9a9dd9939ed8969fcacdca9fcbc9c99a)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1544135965345 2018.12.06 17:39:25)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code cc9dc8999a9a9bdbc8cdde9698ca99cacfcac4c99a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544135965410 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544135965411 2018.12.06 17:39:25)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 1a4a121d1e4c4d0d1c1a08414e1c191d1e1c131c4c)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544135965414 2018.12.06 17:39:25)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 1a4b1f1d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236025383 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236025390 2018.12.07 21:27:05)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6b3f6c6b3c3c6b7d3e3e7930336d3f6d6e6d3f6d3d)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
V 000054 55 733 1544236025617 microcontroller_package
(_unit VHDL (microcontroller_package 0 6)
	(_version vd0)
	(_time 1544236025618 2018.12.07 21:27:05)
	(_source (\./../src/microcontroller_package.vhd\))
	(_parameters tan)
	(_code 45114547491212524717031f174313431042414247)
	(_object
		(_cnst (_int word_size -1 0 7(_ent((i 16)))))
		(_cnst (_int addr_size -1 0 8(_ent((i 16)))))
		(_cnst (_int opcode_size -1 0 9(_ent((i 7)))))
		(_cnst (_int reg_addr_size -1 0 10(_ent((i 3)))))
		(_cnst (_int num_general_registers -1 0 11(_ent((i 8)))))
		(_cnst (_int num_fetch_registers -1 0 12(_ent((i 2)))))
		(_type (_int T_FETCH_TABLE 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
	)
	(_use (std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1574          1544236025691 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1544236025692 2018.12.07 21:27:05)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 94c0c19bc3c2c5829191d7cfc0929592c793919295)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544236025784 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236025785 2018.12.07 21:27:05)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code f1a5aca1a5a7a6e6f7a7e3aaa5f7f2f6f5f7f8f7a7)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236025874 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236025875 2018.12.07 21:27:05)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 4f1b194c19191e5a1a415b151c494c484f484a4a19)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236025888 2018.12.07 21:27:05)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 4f1a1e4d1c1918584b4e5d151b491a494c49474a19)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1544236025964 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236025965 2018.12.07 21:27:05)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 9dc8ca92cccace8b91938ec6c89b989a9f98cb9b9b)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1544236025971 2018.12.07 21:27:05)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code adf8fcfafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236026052 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236026053 2018.12.07 21:27:06)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code fbaffaabacacfbeda8fbe9a0a3feadfcfffdf9fdaf)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236026058 2018.12.07 21:27:06)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code fbaeaaabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1544236026153 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236026154 2018.12.07 21:27:06)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 683c3f68333e397d373a7c323b6e696e3b6f6d6d3e)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1544236026167 2018.12.07 21:27:06)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 683d3a68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544236026266 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236026267 2018.12.07 21:27:06)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d6828984858081c1d0d6c48d82d0d5d1d2d0dfd080)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236026271 2018.12.07 21:27:06)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d6838484d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236051141 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236051142 2018.12.07 21:27:31)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 01055407055601175454135a590755070407550757)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 1574          1544236051228 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1544236051229 2018.12.07 21:27:31)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 4f4b4f4d4a191e594a4a0c141b494e491c484a494e)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544236051308 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236051309 2018.12.07 21:27:31)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 9d9995929ccbca8a9bcb8fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236051371 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236051372 2018.12.07 21:27:31)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code dbdfd988898d8ace8ed5cf8188ddd8dcdbdcdede8d)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236051377 2018.12.07 21:27:31)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code ebeeeeb8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2860          1544236051438 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236051439 2018.12.07 21:27:31)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 2a2f2a2e7e7d793c262439717f2c2f2d282f7c2c2c)
	(_ent
		(_time 1532030564899)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 14(_ent (_in))))
				(_port (_int i_raddr2 1 0 15(_ent (_in))))
				(_port (_int i_waddr 2 0 16(_ent (_in))))
				(_port (_int i_data 3 0 17(_ent (_in))))
				(_port (_int i_rw -1 0 18(_ent (_in))))
				(_port (_int o_data1 4 0 19(_ent (_out))))
				(_port (_int o_data2 5 0 20(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 14(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 19(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 20(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 24(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_data 9 0 27(_arch(_uni))))
		(_sig (_int i_rw -1 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data1 10 0 30(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 31(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_data2 11 0 31(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 49(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490)
		(33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 426 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 92 (register_file_tb))
	(_version vd0)
	(_time 1544236051444 2018.12.07 21:27:31)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 2a2f2c2e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236051505 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236051506 2018.12.07 21:27:31)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 686c3e68653f687e3b687a33306d3e6f6c6e6a6e3c)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236051511 2018.12.07 21:27:31)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 686d6e68653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1544236051574 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236051575 2018.12.07 21:27:31)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code a7a3a4f0f3f1f6b2f8f5b3fdf4a1a6a1f4a0a2a2f1)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1544236051581 2018.12.07 21:27:31)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b6b3b0e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544236051642 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236051643 2018.12.07 21:27:31)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code f5f1fea5a5a3a2e2f3f5e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236051647 2018.12.07 21:27:31)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code f5f0f3a5f5a3a2e2f1f4e7afa1f3a0f3f6f3fdf0a3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236180755 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236180756 2018.12.07 21:29:40)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4a4d4c481e1d4a5c1f1f5811124c1e4c4f4c1e4c1c)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236180829 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236180830 2018.12.07 21:29:40)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 989ec89795cfcb8e939f8bc3cd9e9d9f9a9dce9e9e)
	(_ent
		(_time 1544236180827)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1574          1544236180901 behavioral
(_unit VHDL (alu 0 8(behavioral 0 21))
	(_version vd0)
	(_time 1544236180902 2018.12.07 21:29:40)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d7d08485838186c1d2d2948c83d1d6d184d0d2d1d6)
	(_ent
		(_time 1536194777688)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1 ((_dto i 7 i 0)))))
		(_port (_int A 0 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11(_array -1 ((_dto i 7 i 0)))))
		(_port (_int B 1 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~124 0 13(_array -1 ((_dto i 7 i 0)))))
		(_port (_int Y 3 0 13(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 14(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 15(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 16(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 22(_array -1 ((_dto i 8 i 0)))))
		(_sig (_int Y_ext 4 0 22(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 24(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 45(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(7))(1(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544236180980 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236180981 2018.12.07 21:29:40)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 25227f21757372322373377e7123262221232c2373)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236181042 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236181043 2018.12.07 21:29:41)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 6364336260353276366d7739306560646364666635)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236181048 2018.12.07 21:29:41)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 7375247275252464777261292775267570757b7625)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236181133 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236181134 2018.12.07 21:29:41)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code c1c6c694c596c1d792c1d39a99c497c6c5c7c3c795)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236181140 2018.12.07 21:29:41)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code c1c79694c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2872          1544236181206 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236181207 2018.12.07 21:29:41)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0f085a090a595e1a505d1b555c090e095c080a0a59)
	(_ent
		(_time 1532045306664)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 15(_ent (_in))))
				(_port (_int B 1 0 16(_ent (_in))))
				(_port (_int OPCODE 2 0 17(_ent (_in))))
				(_port (_int Y 3 0 18(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 19(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 20(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 21(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 41(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 18(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 26(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int A 4 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 27(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int B 5 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 28(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 30(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int Y 7 0 30(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 31(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 34(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 53(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(50463490)
		(50529027 50529027)
		(50463490 50463490)
		(33686018 50528770)
		(33686018)
		(33686275 33686018)
		(50529026 50529027)
		(33686018 50463234)
		(33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019)
		(33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 413 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 161 (alu_tb))
	(_version vd0)
	(_time 1544236181212 2018.12.07 21:29:41)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 0f095f095c5958180b0e1d555b095a090c09070a59)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544236181275 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236181276 2018.12.07 21:29:41)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 4e49134c4e181959484e5c151a484d494a48474818)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236181281 2018.12.07 21:29:41)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 5d5b0d5e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236194699 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236194700 2018.12.07 21:29:54)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code bcbfe9e8eaebbcaae9e9aee7e4bae8bab9bae8baea)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236194766 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236194767 2018.12.07 21:29:54)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 0a080a0c5e5d591c010d19515f0c0f0d080f5c0c0c)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236194836 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236194837 2018.12.07 21:29:54)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 484b4b4a131e195e4d4a0b131c4e494e1b4f4d4e49)
	(_ent
		(_time 1544236194833)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544236194919 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236194920 2018.12.07 21:29:54)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 96959d99c5c0c18190c084cdc290959192909f90c0)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236194983 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236194984 2018.12.07 21:29:54)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code d5d6d486d08384c080dbc18f86d3d6d2d5d2d0d083)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236194988 2018.12.07 21:29:54)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code e4e6e2b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236195064 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236195065 2018.12.07 21:29:55)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 3330643635643325603321686b3665343735313567)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236195070 2018.12.07 21:29:55)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 3331343635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236195164 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236195165 2018.12.07 21:29:55)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 90939a9fc5c6c787969082cbc496939794969996c6)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236195169 2018.12.07 21:29:55)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 9092979f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236209934 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236209935 2018.12.07 21:30:09)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3e303e3b6e693e286b6b2c6566386a383b386a3868)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236209999 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236210000 2018.12.07 21:30:09)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 8c83da82dadbdf9a878b9fd7d98a898b8e89da8a8a)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236210083 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236210084 2018.12.07 21:30:10)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code dad48f88d88c8bccdfd899818edcdbdc89dddfdcdb)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544236210164 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236210165 2018.12.07 21:30:10)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 2826742c757e7f3f2e7e3a737c2e2b2f2c2e212e7e)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236210229 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236210230 2018.12.07 21:30:10)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 67693166603136723269733d346164606760626231)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236210234 2018.12.07 21:30:10)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 76792777752021617277642c2270237075707e7320)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236210310 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236210311 2018.12.07 21:30:10)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code b5bbb4e1b5e2b5a3e6b5a7eeedb0e3b2b1b3b7b3e1)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236210317 2018.12.07 21:30:10)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code c5ca9490c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236210396 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236210397 2018.12.07 21:30:10)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 131d4c1445454404151301484715101417151a1545)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236210401 2018.12.07 21:30:10)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 131c411415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236244214 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236244215 2018.12.07 21:30:44)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 27207023257027317272357c7f2173212221732171)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236244289 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236244290 2018.12.07 21:30:44)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 75737474752226637e72662e207370727770237373)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236244364 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236244365 2018.12.07 21:30:44)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code c3c4c196939592d5c6c1809897c5c2c590c4c6c5c2)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544236244445 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236244446 2018.12.07 21:30:44)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 12151f1545444505144400494614111516141b1444)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236244508 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236244509 2018.12.07 21:30:44)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 5057575250060145055e440a035653575057555506)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236244513 2018.12.07 21:30:44)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 50565053550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236244592 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236244593 2018.12.07 21:30:44)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 9e99ce91cec99e88cd9e8cc5c69bc8999a989c98ca)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236244598 2018.12.07 21:30:44)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code aea8aef9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236244694 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236244695 2018.12.07 21:30:44)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 0c0b000a0a5a5b1b0a0c1e57580a0f0b080a050a5a)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236244701 2018.12.07 21:30:44)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 0c0a0d0a5a5a5b1b080d1e56580a590a0f0a04095a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236292967 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236292968 2018.12.07 21:31:32)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code a5f7f0f2a5f2a5b3f0f0b7fefda3f1a3a0a3f1a3f3)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236293042 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236293043 2018.12.07 21:31:33)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e3b0e0b0e5b4b0f5e8e4f0b8b6e5e6e4e1e6b5e5e5)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236293120 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236293121 2018.12.07 21:31:33)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 31633234636760273433726a653730376236343730)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544236293202 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236293203 2018.12.07 21:31:33)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 8fdd84818cd9d89889d99dd4db898c888b898689d9)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236293264 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236293265 2018.12.07 21:31:33)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code ce9ccf9a9b989fdb9bc0da949dc8cdc9cec9cbcb98)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236293270 2018.12.07 21:31:33)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code ce9dc89b9e9899d9cacfdc949ac89bc8cdc8c6cb98)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236293352 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236293353 2018.12.07 21:31:33)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 1c4e4b1b4a4b1c0a4f1c0e4744194a1b181a1e1a48)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236293358 2018.12.07 21:31:33)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 1c4f1b1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236293434 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236293435 2018.12.07 21:31:33)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 6a38606a6e3c3d7d6c6a78313e6c696d6e6c636c3c)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236293440 2018.12.07 21:31:33)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 7a297d7b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236317649 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236317650 2018.12.07 21:31:57)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 05005303055205135050175e5d0351030003510353)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236317716 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236317717 2018.12.07 21:31:57)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 434743414514105548445018164546444146154545)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236317787 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236317788 2018.12.07 21:31:57)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 9194929ec3c7c0879493d2cac5979097c296949790)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544236317870 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236317871 2018.12.07 21:31:57)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code dfdad48ddc8988c8d989cd848bd9dcd8dbd9d6d989)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236317935 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236317936 2018.12.07 21:31:57)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 1e1b1e184b484f0b4b100a444d181d191e191b1b48)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236317941 2018.12.07 21:31:57)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 2e2a292a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236318030 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236318031 2018.12.07 21:31:58)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 8b8edc85dcdc8b9dd88b99d0d38edd8c8f8d898ddf)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236318036 2018.12.07 21:31:58)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 8b8f8c85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236318114 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236318115 2018.12.07 21:31:58)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d9dcd38b858f8ecedfd9cb828ddfdadedddfd0df8f)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236318119 2018.12.07 21:31:58)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d9ddde8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236338796 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236338797 2018.12.07 21:32:18)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code a9a7f9fea5fea9bffcfcbbf2f1affdafacaffdafff)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236338861 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236338862 2018.12.07 21:32:18)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code e7e8e1b4e5b0b4f1ece0f4bcb2e1e2e0e5e2b1e1e1)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236338933 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236338934 2018.12.07 21:32:18)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 26282222737077302324657d722027207521232027)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544236339014 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236339015 2018.12.07 21:32:19)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 848a888ad5d2d39382d296dfd082878380828d82d2)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236339078 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236339079 2018.12.07 21:32:19)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c2ccc496c09493d797ccd69891c4c1c5c2c5c7c794)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236339083 2018.12.07 21:32:19)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c2cdc397c59495d5c6c3d09896c497c4c1c4cac794)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236339159 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236339160 2018.12.07 21:32:19)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 101e4217154710064310024b481546171416121644)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236339165 2018.12.07 21:32:19)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 101f1217154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236339243 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236339244 2018.12.07 21:32:19)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 5e50515d5e080949585e4c050a585d595a58575808)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236339248 2018.12.07 21:32:19)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 5e515c5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236380902 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236380903 2018.12.07 21:33:00)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 17134a10154017014242054c4f1143111211431141)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236380968 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236380969 2018.12.07 21:33:00)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 65606e65653236736e62763e306360626760336363)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236381040 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236381041 2018.12.07 21:33:01)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a3a7abf4f3f5f2b5a6a1e0f8f7a5a2a5f0a4a6a5a2)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10561         1544236381119 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544236381120 2018.12.07 21:33:01)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code f1f5fba0f0a7a0e7f2f7f1f2e4aba3f6f1f6f4f7f2f6f1)
	(_ent
		(_time 1544236025763)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544236381185 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236381186 2018.12.07 21:33:01)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 30346835656667273666226b643633373436393666)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236381257 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236381258 2018.12.07 21:33:01)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 7e7a2c7e2b282f6b2b706a242d787d797e797b7b28)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236381262 2018.12.07 21:33:01)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 7e7b2b7f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236381346 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236381347 2018.12.07 21:33:01)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code dcd8d98e8a8bdcca8fdcce8784d98adbd8dadeda88)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236381352 2018.12.07 21:33:01)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code dcd9898e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236381429 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236381430 2018.12.07 21:33:01)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 2a2e712e2e7c7d3d2c2a38717e2c292d2e2c232c7c)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236381435 2018.12.07 21:33:01)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 2a2f7c2e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236406095 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236406096 2018.12.07 21:33:26)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8a848c84dedd8a9cdfdf98d1d28cde8c8f8cde8cdc)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236406161 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236406162 2018.12.07 21:33:26)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code c8c7989dc59f9bdec3cfdb939dcecdcfcacd9ecece)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236406231 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236406232 2018.12.07 21:33:26)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 07095501535156110205445c530106015400020106)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10561         1544236406303 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544236406304 2018.12.07 21:33:26)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 555b05575003044356535556400f075255525053565255)
	(_ent
		(_time 1544236025763)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -1 ((_dto i 7 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15(_array -1 ((_dto i 7 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544236406381 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236406382 2018.12.07 21:33:26)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code a3adf9f4f5f5f4b4a5f5b1f8f7a5a0a4a7a5aaa5f5)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1684          1544236406445 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236406446 2018.12.07 21:33:26)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code e2ecb2b0e0b4b3f7b7ecf6b8b1e4e1e5e2e5e7e7b4)
	(_ent
		(_time 1532054118122)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 14(_ent (_in))))
				(_port (_int i_rst -1 0 15(_ent (_in))))
				(_port (_int i_input 0 0 16(_ent (_in))))
				(_port (_int o_output 1 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 16(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 17(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_clk -1 0 21(_arch(_uni))))
		(_sig (_int i_rst -1 0 22(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 23(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int i_input 2 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 25(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int o_output 3 0 25(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -2 0 27(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 40(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 48(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 379 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 60 (cpu_tb))
	(_version vd0)
	(_time 1544236406450 2018.12.07 21:33:26)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code e2edb5b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236406512 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236406513 2018.12.07 21:33:26)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 202e2024257720367320327b782576272426222674)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236406518 2018.12.07 21:33:26)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 303f6035356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236406595 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236406596 2018.12.07 21:33:26)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 7e70237f7e282969787e6c252a787d797a78777828)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236406600 2018.12.07 21:33:26)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 7e712e7f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236450539 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236450540 2018.12.07 21:34:10)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1f1a42184c481f094a4a0d4447194b191a194b1949)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236450619 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236450620 2018.12.07 21:34:10)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 6d69666d3c3a3e7b666a7e36386b686a6f683b6b6b)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236450692 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236450693 2018.12.07 21:34:10)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code bcb9b4e8bceaedaab9beffe7e8babdbaefbbb9babd)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544236450774 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236450775 2018.12.07 21:34:10)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 0a0f520c0e5c5d1d0c5c18515e0c090d0e0c030c5c)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 2745          1544236450853 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236450854 2018.12.07 21:34:10)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 585d5d5b550f584e0b584a03005d0e5f5c5e5a5e0c)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236450859 2018.12.07 21:34:10)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 67633267653130706366753d3361326164616f6231)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236450935 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236450936 2018.12.07 21:34:10)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code a6a3fef1f5f0f1b1a0a6b4fdf2a0a5a1a2a0afa0f0)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236450940 2018.12.07 21:34:10)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code b6b2e3e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236483420 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236483421 2018.12.07 21:34:43)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8aded784dedd8a9cdfdf98d1d28cde8c8f8cde8cdc)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236483487 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236483488 2018.12.07 21:34:43)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code d88dd38ad58f8bced3dfcb838ddedddfdadd8edede)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236483557 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236483558 2018.12.07 21:34:43)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 17434710434146011215544c431116114410121116)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10583         1544236483628 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544236483629 2018.12.07 21:34:43)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 653137646033347366636566703f376265626063666265)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544236483698 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236483699 2018.12.07 21:34:43)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code a4f0fcf3f5f2f3b3a2f2b6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 2745          1544236483778 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236483779 2018.12.07 21:34:43)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code f2a6f7a2f5a5f2e4a1f2e0a9aaf7a4f5f6f4f0f4a6)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236483784 2018.12.07 21:34:43)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 01545707055756160500135b550754070207090457)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236483874 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236483875 2018.12.07 21:34:43)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 5f0b045c5c090848595f4d040b595c585b59565909)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236483879 2018.12.07 21:34:43)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 5f0a095c0c0908485b5e4d050b590a595c59575a09)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236512848 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236512849 2018.12.07 21:35:12)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 888c8f8685df889edddd9ad3d08edc8e8d8edc8ede)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236512914 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236512915 2018.12.07 21:35:12)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code c6c39793c59195d0cdc1d59d93c0c3c1c4c390c0c0)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236512988 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236512989 2018.12.07 21:35:12)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 14104113434245021116574f401215124713111215)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10583         1544236513061 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544236513062 2018.12.07 21:35:13)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 6367346260353275606563607639316463646665606463)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544236513125 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236513126 2018.12.07 21:35:13)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code a1a5fcf6f5f7f6b6a7f7b3faf5a7a2a6a5a7a8a7f7)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 2745          1544236513210 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236513211 2018.12.07 21:35:13)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code efebefbcbcb8eff9bceffdb4b7eab9e8ebe9ede9bb)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236513216 2018.12.07 21:35:13)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code efeabfbcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236513302 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236513303 2018.12.07 21:35:13)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 4d49114f4c1b1a5a4b4d5f16194b4e4a494b444b1b)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236513308 2018.12.07 21:35:13)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 4d481c4f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236527778 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236527779 2018.12.07 21:35:27)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code d2d28080d585d2c48787c0898ad486d4d7d486d484)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236527844 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236527845 2018.12.07 21:35:27)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 20212524257773362b27337b752625272225762626)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236527915 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236527916 2018.12.07 21:35:27)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 5e5e585d58080f485b5c1d050a585f580d595b585f)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10583         1544236527987 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544236527988 2018.12.07 21:35:27)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code acaca8fafffafdbaafaaacafb9f6feabacaba9aaafabac)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544236528050 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236528051 2018.12.07 21:35:28)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code ebebe5b8ecbdbcfcedbdf9b0bfede8ecefede2edbd)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544236528123 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236528124 2018.12.07 21:35:28)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 2929222c207f783c7c7f3d737a2f2a2e292e2c2c7f)
	(_ent
		(_time 1544236528118)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544236528130 2018.12.07 21:35:28)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 3938353c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236528194 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236528195 2018.12.07 21:35:28)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 78782479752f786e2b786a23207d2e7f7c7e7a7e2c)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236528200 2018.12.07 21:35:28)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 78797479752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236528278 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236528279 2018.12.07 21:35:28)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code c6c6c793959091d1c0c6d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236528283 2018.12.07 21:35:28)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d5d4d987d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236542735 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236542736 2018.12.07 21:35:42)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4a1d1f481e1d4a5c1f1f5811124c1e4c4f4c1e4c1c)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236542810 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236542811 2018.12.07 21:35:42)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 89df8a8785deda9f828e9ad2dc8f8c8e8b8cdf8f8f)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236542880 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236542881 2018.12.07 21:35:42)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code d780d785838186c1d2d5948c83d1d6d184d0d2d1d6)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10583         1544236542967 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544236542968 2018.12.07 21:35:42)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 257224202073743326232526307f772225222023262225)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544236543053 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236543054 2018.12.07 21:35:43)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 83d4888dd5d5d49485d591d8d785808487858a85d5)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544236543116 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236543117 2018.12.07 21:35:43)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c196c095c09790d49497d59b92c7c2c6c1c6c4c497)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544236543121 2018.12.07 21:35:43)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code c197c794c59796d6c5c0d39b95c794c7c2c7c9c497)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236543183 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236543184 2018.12.07 21:35:43)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 00575706055700165300125b580556070406020654)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236543189 2018.12.07 21:35:43)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 10461717154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1488          1544236543272 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236543273 2018.12.07 21:35:43)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 5e09545d5e080949585e4c050a585d595a58575808)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236543278 2018.12.07 21:35:43)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 5e08595d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236744145 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236744146 2018.12.07 21:39:04)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 095d590f055e091f5c5c1b52510f5d0f0c0f5d0f5f)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236744213 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236744214 2018.12.07 21:39:04)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 47124145451014514c40541c124142404542114141)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236744284 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236744285 2018.12.07 21:39:04)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 95c1909ac3c3c4839097d6cec1939493c692909394)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10583         1544236744356 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544236744357 2018.12.07 21:39:04)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code d480d387d08285c2d7d2d4d7c18e86d3d4d3d1d2d7d3d4)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544236744452 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236744453 2018.12.07 21:39:04)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 41154d43151716564717531a154742464547484717)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544236744550 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236744551 2018.12.07 21:39:04)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 9fcb9991c9c9ce8acac98bc5cc999c989f989a9ac9)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544236744555 2018.12.07 21:39:04)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 9fca9e90ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236744635 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236744636 2018.12.07 21:39:04)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code edb9bcbebcbaedfbbeedffb6b5e8bbeae9ebefebb9)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236744640 2018.12.07 21:39:04)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code fda8fcadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1544236744705 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544236744706 2018.12.07 21:39:04)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 3b6f3c3e3a6d6a2e646a2f61683d3a3d683c3e3e6d)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544236744711 2018.12.07 21:39:04)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 3b6e393e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544236744772 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236744773 2018.12.07 21:39:04)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 7a2e757b7e2c2d6d7c7a68212e7c797d7e7c737c2c)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236744777 2018.12.07 21:39:04)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 7a2f787b2e2c2d6d7e7b68202e7c2f7c797c727f2c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236762841 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236762842 2018.12.07 21:39:22)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0858080e055f081e5d5d1a53500e5c0e0d0e5c0e5e)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236762911 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236762912 2018.12.07 21:39:22)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 56070055550105405d51450d035053515453005050)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236762991 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236762992 2018.12.07 21:39:22)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a4f4f1f3f3f2f5b2a1a6e7fff0a2a5a2f7a3a1a2a5)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10583         1544236763061 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544236763062 2018.12.07 21:39:23)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code f3a3a4a2f0a5a2e5f0f5f3f0e6a9a1f4f3f4f6f5f0f4f3)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544236763127 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236763128 2018.12.07 21:39:23)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 31616d34656766263767236a653732363537383767)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544236763190 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236763191 2018.12.07 21:39:23)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 70202670702621652526642a237673777077757526)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544236763195 2018.12.07 21:39:23)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 70212171752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236763258 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236763259 2018.12.07 21:39:23)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code aefeaff9fef9aeb8fdaebcf5f6abf8a9aaa8aca8fa)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236763264 2018.12.07 21:39:23)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code aefffff9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1544236763327 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544236763328 2018.12.07 21:39:23)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code fcaca8acfcaaade9a3ade8a6affafdfaaffbf9f9aa)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544236763334 2018.12.07 21:39:23)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code fcadadacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544236763395 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236763396 2018.12.07 21:39:23)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 3b6b643e3c6d6c2c3d3b29606f3d383c3f3d323d6d)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236763400 2018.12.07 21:39:23)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 3b6a693e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236863837 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236863838 2018.12.07 21:41:03)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 909ec39f95c79086c5c582cbc896c4969596c496c6)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236863903 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236863904 2018.12.07 21:41:03)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code cfc0ca9a9c989cd9c4c8dc949ac9cac8cdca99c9c9)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236863979 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236863980 2018.12.07 21:41:03)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 1d13141a1a4b4c0b181f5e46491b1c1b4e1a181b1c)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10583         1544236864049 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544236864050 2018.12.07 21:41:04)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 6b65606a393d3a7d686d6b687e31396c6b6c6e6d686c6b)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544236864116 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236864117 2018.12.07 21:41:04)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code a9a7a8fef5fffebeafffbbf2fdafaaaeadafa0afff)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544236864189 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236864190 2018.12.07 21:41:04)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f8f6f3a9f0aea9edadaeeca2abfefbfff8fffdfdae)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544236864195 2018.12.07 21:41:04)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f8f7f4a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236864270 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236864271 2018.12.07 21:41:04)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 46481b44451146501546541d1e4310414240444012)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236864276 2018.12.07 21:41:04)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 46494b44451011514247541c1240134045404e4310)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1544236864340 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544236864341 2018.12.07 21:41:04)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 848a8c8ad3d2d591dbd590ded7828582d7838181d2)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544236864347 2018.12.07 21:41:04)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 949b999b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544236864407 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236864408 2018.12.07 21:41:04)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d2dcd280858485c5d4d2c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236864413 2018.12.07 21:41:04)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d2dddf80d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544236875796 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544236875797 2018.12.07 21:41:15)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 51050352550651470404430a095705575457055707)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544236875862 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544236875863 2018.12.07 21:41:15)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 8fda8b81dcd8dc9984889cd4da898a888d8ad98989)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544236875938 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544236875939 2018.12.07 21:41:15)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code de8ad98cd8888fc8dbdc9d858ad8dfd88dd9dbd8df)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10583         1544236876009 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544236876010 2018.12.07 21:41:16)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 1c48181a4f4a4d0a1f1a1c1f09464e1b1c1b191a1f1b1c)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544236876075 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544236876076 2018.12.07 21:41:16)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 5b0f55585c0d0c4c5d0d49000f5d585c5f5d525d0d)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544236876138 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236876139 2018.12.07 21:41:16)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 99cd9d9790cfc88ccccf8dc3ca9f9a9e999e9c9ccf)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544236876144 2018.12.07 21:41:16)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code a9fcaafea5fffebeada8bbf3fdaffcafaaafa1acff)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3071          1544236876211 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236876212 2018.12.07 21:41:16)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e7b2e2b4e5b0b4f1ebb1f4bcb2e1e2e0e5e2b1e1e1)
	(_ent
		(_time 1544236876208)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data 3 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 4 0 20(_ent (_out))))
				(_port (_int o_data2 5 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1316 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_data 9 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1318 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data1 10 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1320 0 32(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data2 11 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1544236876219 2018.12.07 21:41:16)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code f7a2f4a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544236876297 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544236876298 2018.12.07 21:41:16)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 45111947451245531645571e1d4013424143474311)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544236876302 2018.12.07 21:41:16)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 45104947451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1544236876369 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544236876370 2018.12.07 21:41:16)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 83d78a8dd3d5d296dcd297d9d0858285d0848686d5)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544236876375 2018.12.07 21:41:16)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 93c69f9c95c5c484979281c9c795c69590959b96c5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544236876435 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544236876436 2018.12.07 21:41:16)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code c296c397959495d5c4c2d09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544236876440 2018.12.07 21:41:16)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d287de80d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544237722873 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544237722874 2018.12.07 21:55:22)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 37606032356037216262256c6f3163313231633161)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544237722944 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544237722945 2018.12.07 21:55:22)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 76207777752125607d71652d237073717473207070)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544237723017 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544237723018 2018.12.07 21:55:23)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code c493c691939295d2c1c6879f90c2c5c297c3c1c2c5)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10583         1544237723095 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544237723096 2018.12.07 21:55:23)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 1245151410444304111412110748401512151714111512)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544237723186 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544237723187 2018.12.07 21:55:23)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 60376d60353637776636723b346663676466696636)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544237723254 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544237723255 2018.12.07 21:55:23)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code aef9a9f8fbf8ffbbfbf8baf4fda8ada9aea9ababf8)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544237723260 2018.12.07 21:55:23)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code aef8aef9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3071          1544237723330 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544237723331 2018.12.07 21:55:23)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code fcaafaacaaabafeaf0aaefa7a9faf9fbfef9aafafa)
	(_ent
		(_time 1544236876207)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data 3 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 4 0 20(_ent (_out))))
				(_port (_int o_data2 5 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1316 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_data 9 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1318 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data1 10 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1320 0 32(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data2 11 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1544237723337 2018.12.07 21:55:23)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code fcaafcacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544237723406 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544237723407 2018.12.07 21:55:23)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 4a1d1b481e1d4a5c194a5811124f1c4d4e4c484c1e)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544237723412 2018.12.07 21:55:23)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 4a1c4b481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1544237723476 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544237723477 2018.12.07 21:55:23)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 89de8d87d3dfd89cd6d89dd3da8f888fda8e8c8cdf)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544237723483 2018.12.07 21:55:23)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 89df888785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544237723543 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544237723544 2018.12.07 21:55:23)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code c790cb92959190d0c1c7d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544237723549 2018.12.07 21:55:23)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code d781d685d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544238561842 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544238561843 2018.12.07 22:09:21)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 70712471752770662525622b287624767576247626)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544238561921 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544238561922 2018.12.07 22:09:21)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code bebebceaeee9eda8b5b9ade5ebb8bbb9bcbbe8b8b8)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544238561997 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544238561998 2018.12.07 22:09:21)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code fcfdfdacfcaaadeaf9febfa7a8fafdfaaffbf9fafd)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544238562084 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544238562085 2018.12.07 22:09:22)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 5a5b52595e0c0d4d5c0c48010e5c595d5e5c535c0c)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544238562148 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544238562149 2018.12.07 22:09:22)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 99989b9790cfc88ccccf8dc3ca9f9a9e999e9c9ccf)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544238562154 2018.12.07 22:09:22)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 99999c9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3071          1544238562216 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544238562217 2018.12.07 22:09:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code d7d7d485d58084c1db81c48c82d1d2d0d5d281d1d1)
	(_ent
		(_time 1544236876207)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data 3 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 4 0 20(_ent (_out))))
				(_port (_int o_data2 5 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1316 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_data 9 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1318 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data1 10 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1320 0 32(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data2 11 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1544238562222 2018.12.07 22:09:22)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code e7e7e2b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544238562292 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544238562293 2018.12.07 22:09:22)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 25247321257225337625377e7d2073222123272371)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544238562298 2018.12.07 22:09:22)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 35353330356362223134276f6133603336333d3063)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1544238562370 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544238562371 2018.12.07 22:09:22)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 73727072232522662c226729207572752074767625)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544238562377 2018.12.07 22:09:22)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 8383858d85d5d494878291d9d785d68580858b86d5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544238562438 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544238562439 2018.12.07 22:09:22)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code c2c3c997959495d5c4c2d09996c4c1c5c6c4cbc494)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544238562444 2018.12.07 22:09:22)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code c2c2c497c59495d5c6c3d09896c497c4c1c4cac794)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544238567804 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544238567805 2018.12.07 22:09:27)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code b1bfe2e5b5e6b1a7e4e4a3eae9b7e5b7b4b7e5b7e7)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544238567870 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544238567871 2018.12.07 22:09:27)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code efe0eabcbcb8bcf9e4e8fcb4bae9eae8edeab9e9e9)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544238567945 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544238567946 2018.12.07 22:09:27)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 3e30373b38686f283b3c7d656a383f386d393b383f)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000062 55 1083          1544238568044 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544238568045 2018.12.07 22:09:28)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 9b959a949ccdcc8c9dcd89c0cf9d989c9f9d929dcd)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544238568109 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544238568110 2018.12.07 22:09:28)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code e9e7e2bbe0bfb8fcbcbffdb3baefeaeee9eeececbf)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544238568115 2018.12.07 22:09:28)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code e9e6e5bae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3071          1544238568176 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544238568177 2018.12.07 22:09:28)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 2827232c257f7b3e247e3b737d2e2d2f2a2d7e2e2e)
	(_ent
		(_time 1544236876207)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data 3 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 4 0 20(_ent (_out))))
				(_port (_int o_data2 5 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1316 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_data 9 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1318 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data1 10 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1320 0 32(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data2 11 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1544238568183 2018.12.07 22:09:28)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 2827252c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544238568252 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544238568253 2018.12.07 22:09:28)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 76782b77752176602576642d2e7320717270747022)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544238568258 2018.12.07 22:09:28)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 76797b77752021617277642c2270237075707e7320)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1544238568321 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544238568322 2018.12.07 22:09:28)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code b5bbbde1e3e3e4a0eae4a1efe6b3b4b3e6b2b0b0e3)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544238568328 2018.12.07 22:09:28)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code c4cbc991c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544238568391 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544238568392 2018.12.07 22:09:28)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 030d5b0555555414050311585705000407050a0555)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544238568396 2018.12.07 22:09:28)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 030c560505555414070211595705560500050b0655)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544238642791 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544238642792 2018.12.07 22:10:42)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 99ce9e9695ce998fcccc8bc2c19fcd9f9c9fcd9fcf)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544238642887 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544238642888 2018.12.07 22:10:42)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code f7a1a6a7f5a0a4e1fcf0e4aca2f1f2f0f5f2a1f1f1)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544238642963 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544238642964 2018.12.07 22:10:42)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 45121047131314534047061e114344431642404344)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10583         1544238643040 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544238643041 2018.12.07 22:10:43)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 93c4c49d90c5c2859095939086c9c19493949695909493)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 1)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 2)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 3)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 4)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(RUN(_arch 0 0 168(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544238643111 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544238643112 2018.12.07 22:10:43)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code e1b6bcb2b5b7b6f6e7b7f3bab5e7e2e6e5e7e8e7b7)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544238643175 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544238643176 2018.12.07 22:10:43)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 20777625207671357576347a732623272027252576)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544238643181 2018.12.07 22:10:43)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 20767124257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3071          1544238643240 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544238643241 2018.12.07 22:10:43)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 5e08095d0e090d4852084d050b585b595c5b085858)
	(_ent
		(_time 1544236876207)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data 3 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 4 0 20(_ent (_out))))
				(_port (_int o_data2 5 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1316 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_data 9 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1318 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data1 10 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1320 0 32(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data2 11 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1544238643247 2018.12.07 22:10:43)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 5e080f5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544238643318 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544238643319 2018.12.07 22:10:43)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code adfaacfafcfaadbbfeadbff6f5a8fbaaa9abafabf9)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544238643324 2018.12.07 22:10:43)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code adfbfcfafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1544238643390 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544238643391 2018.12.07 22:10:43)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code fbacafabfaadaaeea4aaefa1a8fdfafda8fcfefead)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544238643397 2018.12.07 22:10:43)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code fbadaaabacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544238643470 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544238643471 2018.12.07 22:10:43)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 491e164b151f1e5e4f495b121d4f4a4e4d4f404f1f)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544238643476 2018.12.07 22:10:43)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 491f1b4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544239216857 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544239216858 2018.12.07 22:20:16)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 17171510154017014242054c4f1143111211431141)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(4)(1)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544239216929 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544239216930 2018.12.07 22:20:16)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 56570255550105405d51450d035053515453005050)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(7)(0))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(7)(1))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544239217004 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544239217005 2018.12.07 22:20:17)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code a4a4f3f3f3f2f5b2a1a6e7fff0a2a5a2f7a3a1a2a5)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 11013         1544239217098 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544239217099 2018.12.07 22:20:17)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 0203010500545314010402541758500502050704010502)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 117(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 129(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 140(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 151(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 162(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni(_code 5)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 67(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 68(_arch(_uni(_code 7)))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 69(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 69(_arch(_uni(_code 8)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1326 0 71(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 71(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 72(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1328 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1330 0 76(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 77(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1334 0 78(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 78(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1336 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 80(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1338 0 81(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 81(_arch(_uni))))
		(_sig (_int ram_rw -1 0 82(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1340 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1342 0 85(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 85(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1344 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1346 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 89(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1350 0 90(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 90(_arch(_uni))))
		(_sig (_int regf_rw -1 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1352 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 92(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1354 0 93(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 93(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1356 0 95(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 95(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 97(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 112(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1359 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 113(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1361 0 114(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 114(_arch(_uni))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(7))(_sens(6(d_15_9))))))
			(line__170(_arch 1 0 170(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(8))(_sens(6(d_8_6))))))
			(line__171(_arch 2 0 171(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(9))(_sens(6(d_5_3))))))
			(line__172(_arch 3 0 172(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(10))(_sens(6(d_2_0))))))
			(RUN(_arch 4 0 174(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (0 STD_ULOGIC_VECTOR)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 9 -1)
)
I 000062 55 1083          1544239217166 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544239217167 2018.12.07 22:20:17)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 40414942151617574616521b144643474446494616)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544239217241 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239217242 2018.12.07 22:20:17)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 8e8f8d81dbd8df9bdbd89ad4dd888d898e898b8bd8)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544239217247 2018.12.07 22:20:17)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 8e8e8a80ded8d9998a8f9cd4da88db888d88868bd8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3071          1544239217309 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239217310 2018.12.07 22:20:17)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code cdcdcf989c9a9edbc19bde9698cbc8cacfc89bcbcb)
	(_ent
		(_time 1544236876207)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data 3 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 4 0 20(_ent (_out))))
				(_port (_int o_data2 5 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1316 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_data 9 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1318 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data1 10 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1320 0 32(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data2 11 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1544239217315 2018.12.07 22:20:17)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code ddddd98f8c8b8acad9dccf8789db88dbdedbd5d88b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544239217384 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239217385 2018.12.07 22:20:17)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 1b1a4e1c4c4c1b0d481b0940431e4d1c1f1d191d4f)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544239217390 2018.12.07 22:20:17)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 2b2b2e2f7c7d7c3c2f2a39717f2d7e2d282d232e7d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1544239217454 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544239217455 2018.12.07 22:20:17)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 69686969333f387c36387d333a6f686f3a6e6c6c3f)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544239217460 2018.12.07 22:20:17)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 69696c69653f3e7e6d687b333d6f3c6f6a6f616c3f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544239217524 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544239217525 2018.12.07 22:20:17)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code a8a9a0fff5feffbfaea8baf3fcaeabafacaea1aefe)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544239217529 2018.12.07 22:20:17)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code a8a8adffa5feffbfaca9baf2fcaefdaeabaea0adfe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 2354          1544239244981 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544239244982 2018.12.07 22:20:44)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code f4a6f3a4f5a3f4e2a1a1e6afacf2a0f2f1f2a0f2a2)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
I 000051 55 2221          1544239245050 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544239245051 2018.12.07 22:20:45)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 336065363564602538342068663536343136653535)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 1774          1544239245123 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544239245124 2018.12.07 22:20:45)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 81d3d48fd3d7d0978483c2dad5878087d286848780)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
I 000044 55 10895         1544239245198 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544239245199 2018.12.07 22:20:45)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code c0929794c09691d6c3c6c0ced59a92c7c0c7c5c6c3c7c0)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 116(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 128(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 139(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 150(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 161(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 66(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1325 0 70(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 70(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1327 0 74(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1329 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1331 0 76(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1333 0 77(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1335 0 79(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 79(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1337 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 80(_arch(_uni))))
		(_sig (_int ram_rw -1 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1339 0 83(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 83(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1341 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1343 0 86(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1345 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1347 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1349 0 89(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 89(_arch(_uni))))
		(_sig (_int regf_rw -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1351 0 91(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1353 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 92(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1355 0 94(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 94(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 96(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 110(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 111(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1358 0 112(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1360 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 113(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(7))(_sens(6(d_15_9))))))
			(line__169(_arch 1 0 169(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(8))(_sens(6(d_8_6))))))
			(line__170(_arch 2 0 170(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(9))(_sens(6(d_5_3))))))
			(line__171(_arch 3 0 171(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(10))(_sens(6(d_2_0))))))
			(RUN(_arch 4 0 173(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
I 000062 55 1083          1544239245271 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544239245272 2018.12.07 22:20:45)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code 0e5c52080e58591908581c555a080d090a08070858)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
I 000056 55 1892          1544239245336 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239245337 2018.12.07 22:20:45)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 4c1e1a4f1f1a1d59191a58161f4a4f4b4c4b49491a)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544239245342 2018.12.07 22:20:45)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code 4c1f1d4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3071          1544239245403 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239245404 2018.12.07 22:20:45)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 8bd8dc85dcdcd89d87dd98d0de8d8e8c898edd8d8d)
	(_ent
		(_time 1544236876207)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data 3 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 4 0 20(_ent (_out))))
				(_port (_int o_data2 5 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1316 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_data 9 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1318 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data1 10 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1320 0 32(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data2 11 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1544239245410 2018.12.07 22:20:45)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 9ac9cb95cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2745          1544239245479 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239245480 2018.12.07 22:20:45)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code d98bd88bd58ed9cf8ad9cb8281dc8fdedddfdbdf8d)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544239245486 2018.12.07 22:20:45)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code e8bbb9bbe5bebfffece9fab2bceebdeeebeee0edbe)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 3245          1544239245553 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544239245554 2018.12.07 22:20:45)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 27757023737176327876337d742126217420222271)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544239245560 2018.12.07 22:20:45)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 27747523257170302326357d7321722124212f2271)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
I 000056 55 1488          1544239245620 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544239245621 2018.12.07 22:20:45)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 65373a65353332726365773e3163666261636c6333)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544239245626 2018.12.07 22:20:45)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 75262774752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000051 55 2354          1544239340103 behavioral
(_unit VHDL (memory 0 10(behavioral 0 22))
	(_version vd0)
	(_time 1544239340104 2018.12.07 22:22:20)
	(_source (\./../src/memory.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7a792e7b2e2d7a6c2f2f6821227c2e7c7f7c2e7c2c)
	(_ent
		(_time 1542853046295)
	)
	(_object
		(_type (_int ~STRING~12 0 12(_array -1 ((_uto i 1 i 2147483647)))))
		(_gen (_int mem_file 0 0 12(_ent)))
		(_port (_int i_clk -2 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR~12 0 16(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int i_address 1 0 16(_ent(_in))))
		(_port (_int i_rw -2 0 17(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR~121 0 18(_array -2 ((_uto i 0 i 2147483647)))))
		(_port (_int io_data 2 0 18(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~13 0 23(_array -2 ((_range 3)))))
		(_type (_int MEM_T 0 23(_array 3 ((_to i 0 c 4)))))
		(_cnst (_int word_size -3 0 24(_arch gms(_code 5))))
		(_sig (_int mem 4 0 46(_arch(_uni(_code 6)))))
		(_type (_int ~STD_LOGIC_VECTOR{io_data'range}~131 0 47(_array -2 ((_range 7)))))
		(_sig (_int w_data 5 0 47(_arch(_uni((_others(i 4)))))))
		(_prcs
			(UPDATE(_arch 0 0 50(_prcs (_trgt(4)(5))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			(line__62(_arch 1 0 62(_assignment (_alias((io_data)(w_data)))(_trgt(3))(_sens(5)))))
		)
		(_subprogram
			(_int memory_readMemFile 2 0 29(_arch(_func 4(_range(_to 1 2147483647)))))
			(_ext READLINE (2 1))
			(_ext HREAD (1 9))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.TEXTIO.TEXT (2 TEXT)))
		(_type (_ext ~extstd.TEXTIO.LINE (2 LINE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (4)
	)
	(_use (std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1702521171 543584032 1683976041 543257697 1953723757 543515168 1769367908 1818388851 2036473957 3028000)
	)
	(_model . behavioral 8 -1)
)
V 000051 55 2221          1544239340170 behavioral
(_unit VHDL (register_file 0 9(behavioral 0 21))
	(_version vd0)
	(_time 1544239340171 2018.12.07 22:22:20)
	(_source (\./../src/register_file.vhd\))
	(_parameters tan)
	(_code b8babaecb5efebaeb3bfabe3edbebdbfbabdeebebe)
	(_ent
		(_time 1544236180826)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr1 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~122 0 12(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_raddr2 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~124 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int i_waddr 2 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_data 3 0 14(_ent(_in))))
		(_port (_int i_rw -1 0 15(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~126 0 16(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data1 4 0 16(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~128 0 17(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_data2 5 0 17(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int REGISTER_FILE_T 0 22(_array 6 ((_to i 0 i 7)))))
		(_sig (_int registers 7 0 23(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_trgt(7))(_sens(2)(4)(3))(_dssslsensitivity 2)(_mon))))
			(line__34(_arch 1 0 34(_assignment (_trgt(5))(_sens(0)(7))(_mon))))
			(line__35(_arch 2 0 35(_assignment (_trgt(6))(_sens(1)(7))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_var (_ext microcontroller.microcontroller_package.num_general_registers (2 num_general_registers)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (3 UNSIGNED)))
	)
	(_split (7)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
V 000051 55 1774          1544239340265 behavioral
(_unit VHDL (alu 0 9(behavioral 0 22))
	(_version vd0)
	(_time 1544239340266 2018.12.07 22:22:20)
	(_source (\./../src/alu.vhd\))
	(_parameters tan)
	(_code 26252622737077302324657d722027207521232027)
	(_ent
		(_time 1544236194832)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 11(_array -1 ((_dto i 15 i 0)))))
		(_port (_int A 0 0 11(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 12(_array -1 ((_dto i 15 i 0)))))
		(_port (_int B 1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 13(_array -1 ((_dto i 3 i 0)))))
		(_port (_int OPCODE 2 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~124 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int Y 3 0 14(_ent(_out))))
		(_port (_int FLAG_CARRY -1 0 15(_ent(_out))))
		(_port (_int FLAG_OVERFLOW -1 0 16(_ent(_out))))
		(_port (_int FLAG_NEGATIVE -1 0 17(_ent(_out))))
		(_port (_int FLAG_ZERO -1 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{Y'length~downto~0}~13 0 23(_array -1 ((_dto i 16 i 0)))))
		(_sig (_int Y_ext 4 0 23(_arch(_uni))))
		(_prcs
			(COMPUTE(_arch 0 0 25(_prcs (_simple)(_trgt(8)(3))(_sens(0)(1)(2)))))
			(SET_FLAGS(_arch 1 0 46(_prcs (_simple)(_trgt(4)(5)(6)(7))(_sens(8)(2)(3))(_read(0(15))(1(15))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463234)
	)
	(_model . behavioral 2 -1)
)
V 000044 55 10895         1544239340338 rtl
(_unit VHDL (cpu 0 10(rtl 0 19))
	(_version vd0)
	(_time 1544239340339 2018.12.07 22:22:20)
	(_source (\./../src/cpu.vhd\))
	(_parameters tan)
	(_code 646766656032357267626432713e366364636162676364)
	(_ent
		(_time 1544236450755)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 2 0 21(_ent (_in))))
				(_port (_int B 3 0 22(_ent (_in))))
				(_port (_int OPCODE 4 0 23(_ent (_in))))
				(_port (_int Y 5 0 24(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 25(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 26(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 27(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 28(_ent (_out))))
			)
		)
		(memory
			(_object
				(_type (_int ~STRING~13 0 33(_array -3 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 42 0 33(_ent)))
				(_port (_int i_clk -1 0 35(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 36(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 43 0 36(_ent (_in))))
				(_port (_int i_rw -1 0 37(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~135 0 38(_array -1 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 44 0 38(_ent (_inout))))
			)
		)
		(register_file
			(_object
				(_port (_int i_raddr1 6 0 42(_ent (_in))))
				(_port (_int i_raddr2 7 0 43(_ent (_in))))
				(_port (_int i_waddr 8 0 44(_ent (_in))))
				(_port (_int i_data 9 0 45(_ent (_in))))
				(_port (_int i_rw -1 0 46(_ent (_in))))
				(_port (_int o_data1 10 0 47(_ent (_out))))
				(_port (_int o_data2 11 0 48(_ent (_out))))
			)
		)
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 12 0 53(_ent (_in))))
				(_port (_int o_num_fetches 13 0 54(_ent (_out))))
			)
		)
	)
	(_inst comp_ALU 0 116(_comp ALU)
		(_port
			((A)(alu_in1))
			((B)(alu_in2))
			((OPCODE)(alu_opcode))
			((Y)(alu_output))
			((FLAG_CARRY)(r_status(6)))
			((FLAG_OVERFLOW)(r_status(4)))
			((FLAG_NEGATIVE)(r_status(5)))
			((FLAG_ZERO)(r_status(7)))
		)
		(_use (_ent . ALU)
		)
	)
	(_inst comp_RAM 0 128(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(ram_addr))
			((i_rw)(ram_rw))
			((io_data)(ram_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_inst comp_ROM 0 139(_comp memory)
		(_gen
			((mem_file)(_string \"initial_ROM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(rom_addr))
			((i_rw)((i 2)))
			((io_data)(rom_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_ROM.txt"\))
			)
			(_port
				((i_clk)(i_clk))
				((i_address)(i_address))
				((i_rw)(i_rw))
				((io_data)(io_data))
			)
		)
	)
	(_inst comp_REGFILE 0 150(_comp register_file)
		(_port
			((i_raddr1)(regf_raddr1))
			((i_raddr2)(regf_raddr2))
			((i_waddr)(regf_waddr))
			((i_data)(regf_wdata))
			((i_rw)(regf_rw))
			((o_data1)(regf_rdata1))
			((o_data2)(regf_rdata2))
		)
		(_use (_ent . register_file)
		)
	)
	(_inst comp_FETCH_LUT 0 161(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(ir_opcode))
			((o_num_fetches)(fetch_lut_result))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_port (_int i_clk -1 0 12(_ent(_in)(_event))))
		(_port (_int i_rst -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~12 0 14(_array -1 ((_dto i 15 i 0)))))
		(_port (_int i_input 0 0 14(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~122 0 15(_array -1 ((_dto i 15 i 0)))))
		(_port (_int o_output 1 0 15(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 22(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~137 0 43(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~139 0 44(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1311 0 45(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1313 0 47(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1315 0 48(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~13 0 53(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 54(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int r_status 14 0 58(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 59(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_pc 15 0 59(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1317 0 61(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int r_ir 16 0 61(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{opcode_size-1~downto~0}~1319 0 63(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int ir_opcode 17 0 63(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~13 0 66(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rA 18 0 66(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1321 0 67(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rB 19 0 67(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{reg_addr_size-1~downto~0}~1323 0 68(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ir_addr_rC 20 0 68(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1325 0 70(_array -1 ((_dto i 15 i 0)))))
		(_type (_int T_FETCH_REGFILE 0 70(_array 21 ((_to i 0 i 1)))))
		(_sig (_int r_fetch 22 0 71(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1327 0 74(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in1 23 0 74(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1329 0 75(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_in2 24 0 75(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1331 0 76(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int alu_opcode 25 0 76(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1333 0 77(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int alu_output 26 0 77(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1335 0 79(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_addr 27 0 79(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1337 0 80(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int ram_data 28 0 80(_arch(_uni))))
		(_sig (_int ram_rw -1 0 81(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~1339 0 83(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_addr 29 0 83(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1341 0 84(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int rom_data 30 0 84(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1343 0 86(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr1 31 0 86(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1345 0 87(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_raddr2 32 0 87(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1347 0 88(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int regf_waddr 33 0 88(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1349 0 89(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_wdata 34 0 89(_arch(_uni))))
		(_sig (_int regf_rw -1 0 90(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1351 0 91(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata1 35 0 91(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1353 0 92(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int regf_rdata2 36 0 92(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1355 0 94(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int fetch_lut_result 37 0 94(_arch(_uni))))
		(_type (_int T_CPU_STATE 0 96(_enum1 fetch_req_instruction fetch_read_instruction decode_req_extension decode_read_extension decode_req_effective decode_read_effective execute_instruction (_to i 0 i 6))))
		(_sig (_int ctrl_state 38 0 110(_arch(_uni))))
		(_type (_int ~UNSIGNED{2~downto~0}~13 0 111(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int ctrl_substate 39 0 111(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1358 0 112(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_remaining 40 0 112(_arch(_uni))))
		(_type (_int ~UNSIGNED{1~downto~0}~1360 0 113(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int ctrl_fetches_completed 41 0 113(_arch(_uni))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment (_alias((ir_opcode)(r_ir(d_15_9))))(_trgt(7))(_sens(6(d_15_9))))))
			(line__169(_arch 1 0 169(_assignment (_alias((ir_addr_rA)(r_ir(d_8_6))))(_trgt(8))(_sens(6(d_8_6))))))
			(line__170(_arch 2 0 170(_assignment (_alias((ir_addr_rB)(r_ir(d_5_3))))(_trgt(9))(_sens(6(d_5_3))))))
			(line__171(_arch 3 0 171(_assignment (_alias((ir_addr_rC)(r_ir(d_2_0))))(_trgt(10))(_sens(6(d_2_0))))))
			(RUN(_arch 4 0 173(_prcs (_simple)(_trgt(4)(5)(6)(11)(12)(13)(14)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(29)(30)(31)(32))(_sens(0)(1))(_mon)(_read(5)(7)(8)(9)(15)(19)(20)(26)(27)(28)(29)(31)(32)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
		(_var (_ext microcontroller.microcontroller_package.opcode_size (2 opcode_size)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.reg_addr_size (2 reg_addr_size)))
		(_var (_ext microcontroller.microcontroller_package.num_fetch_registers (2 num_fetch_registers)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (3 UNRESOLVED_UNSIGNED)))
	)
	(_split (11)
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
		(131586)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 2)
		(514)
		(33686018)
	)
	(_model . rtl 5 -1)
)
V 000062 55 1083          1544239340403 instruction_fetch_LUT
(_unit VHDL (instruction_fetch_lut 0 13(instruction_fetch_lut 0 20))
	(_version vd0)
	(_time 1544239340404 2018.12.07 22:22:20)
	(_source (\./../src/instruction_fetch_LUT.vhd\))
	(_parameters tan)
	(_code a3a0abf4f5f5f4b4a5f5b1f8f7a5a0a4a7a5aaa5f5)
	(_ent
		(_time 1544134849372)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 15(_array -1 ((_dto i 6 i 0)))))
		(_port (_int i_opcode7 0 0 15(_ent(_in))))
		(_type (_int ~UNSIGNED{1~downto~0}~12 0 16(_array -1 ((_dto i 1 i 0)))))
		(_port (_int o_num_fetches 1 0 16(_ent(_out))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int w_num_fetches 2 0 21(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs (_simple)(_trgt(2))(_sens(0)))))
			(line__50(_arch 1 0 50(_assignment (_alias((o_num_fetches)(w_num_fetches)))(_trgt(1))(_sens(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(514)
	)
	(_model . instruction_fetch_LUT 2 -1)
)
V 000056 55 1892          1544239340469 TB_ARCHITECTURE
(_unit VHDL (cpu_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239340470 2018.12.07 22:22:20)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f1f2f3a0f0a7a0e4a4a7e5aba2f7f2f6f1f6f4f4a7)
	(_ent
		(_time 1544236528117)
	)
	(_comp
		(cpu
			(_object
				(_port (_int i_clk -1 0 15(_ent (_in))))
				(_port (_int i_rst -1 0 16(_ent (_in))))
				(_port (_int i_input 0 0 17(_ent (_in))))
				(_port (_int o_output 1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 33(_comp cpu)
		(_port
			((i_clk)(i_clk))
			((i_rst)(i_rst))
			((i_input)(i_input))
			((o_output)(o_output))
		)
		(_use (_ent . cpu)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 18(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_clk -1 0 22(_arch(_uni))))
		(_sig (_int i_rst -1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 24(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_input 2 0 24(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 26(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_output 3 0 26(_arch(_uni))))
		(_cnst (_int c_CLK_PERIOD -3 0 28(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 41(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 49(_prcs (_wait_for)(_trgt(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (1 TIME)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 407 0 testbench_for_cpu
(_configuration VHDL (testbench_for_cpu 0 61 (cpu_tb))
	(_version vd0)
	(_time 1544239340476 2018.12.07 22:22:20)
	(_source (\./../src/TestBench/cpu_TB.vhd\))
	(_parameters tan)
	(_code f1f3f4a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . cpu rtl
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 3071          1544239340537 TB_ARCHITECTURE
(_unit VHDL (register_file_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239340538 2018.12.07 22:22:20)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 2f2d2f2b7c787c3923793c747a292a282d2a792929)
	(_ent
		(_time 1544236876207)
	)
	(_comp
		(register_file
			(_object
				(_port (_int i_raddr1 0 0 15(_ent (_in))))
				(_port (_int i_raddr2 1 0 16(_ent (_in))))
				(_port (_int i_waddr 2 0 17(_ent (_in))))
				(_port (_int i_data 3 0 18(_ent (_in))))
				(_port (_int i_rw -1 0 19(_ent (_in))))
				(_port (_int o_data1 4 0 20(_ent (_out))))
				(_port (_int o_data2 5 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 39(_comp register_file)
		(_port
			((i_raddr1)(i_raddr1))
			((i_raddr2)(i_raddr2))
			((i_waddr)(i_waddr))
			((i_data)(i_data))
			((i_rw)(i_rw))
			((o_data1)(o_data1))
			((o_data2)(o_data2))
		)
		(_use (_ent . register_file)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 15(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~132 0 16(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 17(_array -1 ((_dto i 2 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 18(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 20(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 21(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 25(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr1 6 0 25(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_raddr2 7 0 26(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 27(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int i_waddr 8 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1316 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int i_data 9 0 28(_arch(_uni))))
		(_sig (_int i_rw -1 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1318 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data1 10 0 31(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1320 0 32(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int o_data2 11 0 32(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 50(_prcs (_wait_for)(_trgt(0)(1)(2)(3)(4))(_mon)(_read(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(131586)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 33686018)
		(197122)
		(197123)
		(131843)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000046 55 454 0 testbench_for_register_file
(_configuration VHDL (testbench_for_register_file 0 93 (register_file_tb))
	(_version vd0)
	(_time 1544239340543 2018.12.07 22:22:20)
	(_source (\./../src/TestBench/register_file_TB.vhd\))
	(_parameters tan)
	(_code 2f2d292b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . register_file behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 2745          1544239340620 TB_ARCHITECTURE
(_unit VHDL (memory_tb 0 8(tb_architecture 0 11))
	(_version vd0)
	(_time 1544239340621 2018.12.07 22:22:20)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 7d7e2b7c2c2a7d6b2e7d6f2625782b7a797b7f7b29)
	(_ent
		(_time 1544236026048)
	)
	(_comp
		(memory
			(_object
				(_type (_int ~STRING~13 0 15(_array -1 ((_uto i 1 i 2147483647)))))
				(_gen (_int mem_file 3 0 15(_ent)))
				(_port (_int i_clk -2 0 17(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~13 0 18(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int i_address 4 0 18(_ent (_in))))
				(_port (_int i_rw -2 0 19(_ent (_in))))
				(_type (_int ~STD_LOGIC_VECTOR~131 0 20(_array -2 ((_uto i 0 i 2147483647)))))
				(_port (_int io_data 5 0 20(_ent (_inout))))
			)
		)
	)
	(_inst UUT 0 35(_comp memory)
		(_gen
			((mem_file)(_string \"initial_RAM.txt"\))
		)
		(_port
			((i_clk)(i_clk))
			((i_address)(i_address))
			((i_rw)(i_rw))
			((io_data)(io_data))
		)
		(_use (_ent . memory)
			(_gen
				((mem_file)(_string \"initial_RAM.txt"\))
			)
		)
	)
	(_object
		(_sig (_int i_clk -2 0 24(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{addr_size-1~downto~0}~13 0 25(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int i_address 0 0 25(_arch(_uni((_others(i 2)))))))
		(_sig (_int i_rw -2 0 26(_arch(_uni((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 27(_array -2 ((_dto i 15 i 0)))))
		(_sig (_int io_data 1 0 27(_arch(_uni((_others(i 4)))))))
		(_cnst (_int c_CLK_PERIOD -4 0 30(_arch((ns 4626322717216342016)))))
		(_cnst (_int \c_CLK_PERIOD/2\ -4 0 0(_int gms(_code 2))))
		(_type (_int ~UNSIGNED{io_data'range}~13 0 55(_array -2 ((_range 3)))))
		(_var (_int counter 2 0 55(_prcs 1(_string \"0000000000000000"\))))
		(_var (_int writing -5 0 56(_prcs 1((i 1)))))
		(_prcs
			(CLK_UPDATE(_arch 0 0 46(_prcs (_wait_for)(_trgt(0)))))
			(STIMULUS(_arch 1 0 54(_prcs (_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.addr_size (2 addr_size)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (1 STD_LOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(.(microcontroller_package))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(67372036 67372036 67372036 67372036)
	)
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000039 55 426 0 testbench_for_memory
(_configuration VHDL (testbench_for_memory 0 90 (memory_tb))
	(_version vd0)
	(_time 1544239340626 2018.12.07 22:22:20)
	(_source (\./../src/TestBench/memory_TB.vhd\))
	(_parameters tan)
	(_code 8d8f8b83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . memory structural
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000056 55 3245          1544239340715 TB_ARCHITECTURE
(_unit VHDL (alu_tb 0 9(tb_architecture 0 12))
	(_version vd0)
	(_time 1544239340716 2018.12.07 22:22:20)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code dbd8d889da8d8ace848acf8188dddadd88dcdede8d)
	(_ent
		(_time 1544236543251)
	)
	(_comp
		(ALU
			(_object
				(_port (_int A 0 0 16(_ent (_in))))
				(_port (_int B 1 0 17(_ent (_in))))
				(_port (_int OPCODE 2 0 18(_ent (_in))))
				(_port (_int Y 3 0 19(_ent (_out))))
				(_port (_int FLAG_CARRY -1 0 20(_ent (_out))))
				(_port (_int FLAG_OVERFLOW -1 0 21(_ent (_out))))
				(_port (_int FLAG_NEGATIVE -1 0 22(_ent (_out))))
				(_port (_int FLAG_ZERO -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 42(_comp ALU)
		(_port
			((A)(A))
			((B)(B))
			((OPCODE)(OPCODE))
			((Y)(Y))
			((FLAG_CARRY)(FLAG_CARRY))
			((FLAG_OVERFLOW)(FLAG_OVERFLOW))
			((FLAG_NEGATIVE)(FLAG_NEGATIVE))
			((FLAG_ZERO)(FLAG_ZERO))
		)
		(_use (_ent . ALU)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~13 0 16(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~132 0 17(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~134 0 19(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~136 0 27(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int A 4 0 27(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~138 0 28(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int B 5 0 28(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 29(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int OPCODE 6 0 29(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{word_size-1~downto~0}~1312 0 31(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int Y 7 0 31(_arch(_uni))))
		(_sig (_int FLAG_CARRY -1 0 32(_arch(_uni))))
		(_sig (_int FLAG_OVERFLOW -1 0 33(_arch(_uni))))
		(_sig (_int FLAG_NEGATIVE -1 0 34(_arch(_uni))))
		(_sig (_int FLAG_ZERO -1 0 35(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 54(_prcs (_wait_for)(_trgt(0)(1)(2))(_mon))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (1 NATURAL)))
		(_var (_ext microcontroller.microcontroller_package.word_size (2 word_size)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(.(microcontroller_package))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50463490)
		(50529027 50529027 50529027 50529027)
		(50463490 50463490 50463490 50463490)
		(33686018 33686018 33686018 50528770)
		(33686018)
		(33686275 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 50463490)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(33686018 50529027 33686018 50529027)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33686018 33686019 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(33751555)
		(50528771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 441 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 162 (alu_tb))
	(_version vd0)
	(_time 1544239340722 2018.12.07 22:22:20)
	(_source (\./../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code ebe9edb8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU behavioral
			)
		)
	)
	(_use (.(microcontroller_package))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
)
V 000056 55 1488          1544239340783 TB_ARCHITECTURE
(_unit VHDL (instruction_fetch_lut_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1544239340784 2018.12.07 22:22:20)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 292a232d757f7e3e2f293b727d2f2a2e2d2f202f7f)
	(_ent
		(_time 1544135673242)
	)
	(_comp
		(instruction_fetch_LUT
			(_object
				(_port (_int i_opcode7 0 0 14(_ent (_in))))
				(_port (_int o_num_fetches 1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 28(_comp instruction_fetch_LUT)
		(_port
			((i_opcode7)(i_opcode7))
			((o_num_fetches)(o_num_fetches))
		)
		(_use (_ent . instruction_fetch_LUT)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~UNSIGNED{1~downto~0}~13 0 15(_array -1 ((_dto i 1 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 19(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int i_opcode7 2 0 19(_arch(_uni((_others(i 2)))))))
		(_type (_int ~UNSIGNED{1~downto~0}~134 0 21(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int o_num_fetches 3 0 21(_arch(_uni))))
		(_prcs
			(STIMULUS(_arch 0 0 34(_prcs (_wait_for)(_trgt(0))(_read(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (1 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR (0 STD_LOGIC_VECTOR)))
	)
	(_use (ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000054 55 469 0 testbench_for_instruction_fetch_lut
(_configuration VHDL (testbench_for_instruction_fetch_lut 0 42 (instruction_fetch_lut_tb))
	(_version vd0)
	(_time 1544239340789 2018.12.07 22:22:20)
	(_source (\./../src/TestBench/instruction_fetch_lut_TB.vhd\))
	(_parameters tan)
	(_code 292b2e2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . instruction_fetch_LUT instruction_fetch_lut
			)
		)
	)
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
