# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_adders.srcs/sources_1/new/and2.vhd" \
"../../../../lab1_adders.srcs/sources_1/new/full_adder.vhd" \
"../../../../lab1_adders.srcs/sources_1/new/half_adder.vhd" \
"../../../../lab1_adders.srcs/sources_1/new/n_adder.vhd" \
"../../../../lab1_adders.srcs/sources_1/new/xor2.vhd" \
"../../../../lab1_adders.srcs/sources_1/new/n_adder_tb.vhd" \

# Do not sort compile order
nosort
