# verilog_division_int_booth
integer division verilog code generator in booth code
![dc_shell](https://github.com/BHa2R00/verilog_division_int_booth/blob/master/20200114232937_1481x530_scrot.png)
