<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › fsl_85xx_cache_ctlr.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>fsl_85xx_cache_ctlr.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2009-2010 Freescale Semiconductor, Inc</span>
<span class="cm"> *</span>
<span class="cm"> * QorIQ based Cache Controller Memory Mapped Registers</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Vivek Mahajan &lt;vivek.mahajan@freescale.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __FSL_85XX_CACHE_CTLR_H__</span>
<span class="cp">#define __FSL_85XX_CACHE_CTLR_H__</span>

<span class="cp">#define L2CR_L2FI		0x40000000	</span><span class="cm">/* L2 flash invalidate */</span><span class="cp"></span>
<span class="cp">#define L2CR_L2IO		0x00200000	</span><span class="cm">/* L2 instruction only */</span><span class="cp"></span>
<span class="cp">#define L2CR_SRAM_ZERO		0x00000000	</span><span class="cm">/* L2SRAM zero size */</span><span class="cp"></span>
<span class="cp">#define L2CR_SRAM_FULL		0x00010000	</span><span class="cm">/* L2SRAM full size */</span><span class="cp"></span>
<span class="cp">#define L2CR_SRAM_HALF		0x00020000	</span><span class="cm">/* L2SRAM half size */</span><span class="cp"></span>
<span class="cp">#define L2CR_SRAM_TWO_HALFS	0x00030000	</span><span class="cm">/* L2SRAM two half sizes */</span><span class="cp"></span>
<span class="cp">#define L2CR_SRAM_QUART		0x00040000	</span><span class="cm">/* L2SRAM one quarter size */</span><span class="cp"></span>
<span class="cp">#define L2CR_SRAM_TWO_QUARTS	0x00050000	</span><span class="cm">/* L2SRAM two quarter size */</span><span class="cp"></span>
<span class="cp">#define L2CR_SRAM_EIGHTH	0x00060000	</span><span class="cm">/* L2SRAM one eighth size */</span><span class="cp"></span>
<span class="cp">#define L2CR_SRAM_TWO_EIGHTH	0x00070000	</span><span class="cm">/* L2SRAM two eighth size */</span><span class="cp"></span>

<span class="cp">#define L2SRAM_OPTIMAL_SZ_SHIFT	0x00000003	</span><span class="cm">/* Optimum size for L2SRAM */</span><span class="cp"></span>

<span class="cp">#define L2SRAM_BAR_MSK_LO18	0xFFFFC000	</span><span class="cm">/* Lower 18 bits */</span><span class="cp"></span>
<span class="cp">#define L2SRAM_BARE_MSK_HI4	0x0000000F	</span><span class="cm">/* Upper 4 bits */</span><span class="cp"></span>

<span class="k">enum</span> <span class="n">cache_sram_lock_ways</span> <span class="p">{</span>
	<span class="n">LOCK_WAYS_ZERO</span><span class="p">,</span>
	<span class="n">LOCK_WAYS_EIGHTH</span><span class="p">,</span>
	<span class="n">LOCK_WAYS_TWO_EIGHTH</span><span class="p">,</span>
	<span class="n">LOCK_WAYS_HALF</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">LOCK_WAYS_FULL</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">mpc85xx_l2ctlr</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">ctl</span><span class="p">;</span>		<span class="cm">/* 0x000 - L2 control */</span>
	<span class="n">u8</span>	<span class="n">res1</span><span class="p">[</span><span class="mh">0xC</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">ewar0</span><span class="p">;</span>		<span class="cm">/* 0x010 - External write address 0 */</span>
	<span class="n">u32</span>	<span class="n">ewarea0</span><span class="p">;</span>	<span class="cm">/* 0x014 - External write address extended 0 */</span>
	<span class="n">u32</span>	<span class="n">ewcr0</span><span class="p">;</span>		<span class="cm">/* 0x018 - External write ctrl */</span>
	<span class="n">u8</span>	<span class="n">res2</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">ewar1</span><span class="p">;</span>		<span class="cm">/* 0x020 - External write address 1 */</span>
	<span class="n">u32</span>	<span class="n">ewarea1</span><span class="p">;</span>	<span class="cm">/* 0x024 - External write address extended 1 */</span>
	<span class="n">u32</span>	<span class="n">ewcr1</span><span class="p">;</span>		<span class="cm">/* 0x028 - External write ctrl 1 */</span>
	<span class="n">u8</span>	<span class="n">res3</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">ewar2</span><span class="p">;</span>		<span class="cm">/* 0x030 - External write address 2 */</span>
	<span class="n">u32</span>	<span class="n">ewarea2</span><span class="p">;</span>	<span class="cm">/* 0x034 - External write address extended 2 */</span>
	<span class="n">u32</span>	<span class="n">ewcr2</span><span class="p">;</span>		<span class="cm">/* 0x038 - External write ctrl 2 */</span>
	<span class="n">u8</span>	<span class="n">res4</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">ewar3</span><span class="p">;</span>		<span class="cm">/* 0x040 - External write address 3 */</span>
	<span class="n">u32</span>	<span class="n">ewarea3</span><span class="p">;</span>	<span class="cm">/* 0x044 - External write address extended 3 */</span>
	<span class="n">u32</span>	<span class="n">ewcr3</span><span class="p">;</span>		<span class="cm">/* 0x048 - External write ctrl 3 */</span>
	<span class="n">u8</span>	<span class="n">res5</span><span class="p">[</span><span class="mh">0xB4</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">srbar0</span><span class="p">;</span>		<span class="cm">/* 0x100 - SRAM base address 0 */</span>
	<span class="n">u32</span>	<span class="n">srbarea0</span><span class="p">;</span>	<span class="cm">/* 0x104 - SRAM base addr reg ext address 0 */</span>
	<span class="n">u32</span>	<span class="n">srbar1</span><span class="p">;</span>		<span class="cm">/* 0x108 - SRAM base address 1 */</span>
	<span class="n">u32</span>	<span class="n">srbarea1</span><span class="p">;</span>	<span class="cm">/* 0x10C - SRAM base addr reg ext address 1 */</span>
	<span class="n">u8</span>	<span class="n">res6</span><span class="p">[</span><span class="mh">0xCF0</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">errinjhi</span><span class="p">;</span>	<span class="cm">/* 0xE00 - Error injection mask high */</span>
	<span class="n">u32</span>	<span class="n">errinjlo</span><span class="p">;</span>	<span class="cm">/* 0xE04 - Error injection mask low */</span>
	<span class="n">u32</span>	<span class="n">errinjctl</span><span class="p">;</span>	<span class="cm">/* 0xE08 - Error injection tag/ecc control */</span>
	<span class="n">u8</span>	<span class="n">res7</span><span class="p">[</span><span class="mh">0x14</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">captdatahi</span><span class="p">;</span>	<span class="cm">/* 0xE20 - Error data high capture */</span>
	<span class="n">u32</span>	<span class="n">captdatalo</span><span class="p">;</span>	<span class="cm">/* 0xE24 - Error data low capture */</span>
	<span class="n">u32</span>	<span class="n">captecc</span><span class="p">;</span>	<span class="cm">/* 0xE28 - Error syndrome */</span>
	<span class="n">u8</span>	<span class="n">res8</span><span class="p">[</span><span class="mh">0x14</span><span class="p">];</span>
	<span class="n">u32</span>	<span class="n">errdet</span><span class="p">;</span>		<span class="cm">/* 0xE40 - Error detect */</span>
	<span class="n">u32</span>	<span class="n">errdis</span><span class="p">;</span>		<span class="cm">/* 0xE44 - Error disable */</span>
	<span class="n">u32</span>	<span class="n">errinten</span><span class="p">;</span>	<span class="cm">/* 0xE48 - Error interrupt enable */</span>
	<span class="n">u32</span>	<span class="n">errattr</span><span class="p">;</span>	<span class="cm">/* 0xE4c - Error attribute capture */</span>
	<span class="n">u32</span>	<span class="n">erradrrl</span><span class="p">;</span>	<span class="cm">/* 0xE50 - Error address capture low */</span>
	<span class="n">u32</span>	<span class="n">erradrrh</span><span class="p">;</span>	<span class="cm">/* 0xE54 - Error address capture high */</span>
	<span class="n">u32</span>	<span class="n">errctl</span><span class="p">;</span>		<span class="cm">/* 0xE58 - Error control */</span>
	<span class="n">u8</span>	<span class="n">res9</span><span class="p">[</span><span class="mh">0x1A4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sram_parameters</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sram_size</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">sram_offset</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">instantiate_cache_sram</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">sram_parameters</span> <span class="n">sram_params</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">remove_cache_sram</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __FSL_85XX_CACHE_CTLR_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
