# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FIR_Filter_Synthesis.srcs/sources_1/imports/Fuentes/FIR_Filter.vhd" \
"../../../../FIR_Filter_Synthesis.srcs/sim_1/imports/TP_Final/NCO/Fuentes/acum_fase.vhd" \
"../../../../FIR_Filter_Synthesis.srcs/sim_1/imports/TP_Final/NCO/Fuentes/nco.vhd" \
"../../../../FIR_Filter_Synthesis.srcs/sim_1/imports/TP_Final/NCO/Fuentes/sin_cos.vhd" \
"../../../../FIR_Filter_Synthesis.srcs/sim_1/imports/TP_Final/NCO/Fuentes/sin_rom.vhd" \
"../../../../FIR_Filter_Synthesis.srcs/sim_1/imports/TP_Final/Fuentes/FIR_Filter_TB.vhd" \

# Do not sort compile order
nosort
