//
// File created by:  irun
// Do not modify this file
//
-VFILE
/RAID2/COURSE/2025_Spring/es25MCS/es25MCS042/tech_file/ASAP7_PDKandLIB_v1p5/asap7libs_24/verilog/asap7sc7p5t_24_SIMPLE_SRAM_TT.v
-DEFINE
GATE
