platform=xilinx_u200_gen3x16_xdma_2_202110_1
debug=1
save-temps=1

[connectivity]
nk=Top_tree:1:Top_tree_1
nk=initQ:1:initQ_1
nk=readQ:1:readQ_1
nk=readQ:1:readQ_2
nk=writeQ:1:writeQ_1

sp=readQ_1.host_buf:DDR[0]
sp=readQ_2.host_buf:DDR[0]
sp=writeQ_1.buf:DDR[0]

slr=Top_tree_1:SLR1
slr=initQ_1:SLR1
slr=readQ_1:SLR1
slr=readQ_2:SLR1
slr=writeQ_1:SLR1

stream_connect=initQ_1.stream:Top_tree_1.init_signal
stream_connect=readQ_1.stream:Top_tree_1.q_lupd
stream_connect=readQ_2.stream:Top_tree_1.q_insert
stream_connect=Top_tree_1.q_samp_out:writeQ_1.stream

[profile]
data=all:all:all
