set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "qmtech_cyclonev_a5_top.vhd"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "pll.v"]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "pll_cv/pll_cv_0002.v"]

