{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445433794038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445433794039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:23:13 2015 " "Processing started: Wed Oct 21 21:23:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445433794039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445433794039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445433794039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445433794661 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA2AR9331.sv(128) " "Verilog HDL information at FPGA2AR9331.sv(128): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1445433794744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2ar9331.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga2ar9331.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA2AR9331 " "Found entity 1: FPGA2AR9331" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794748 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_control " "Found entity 2: fifo_control" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433794748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divs.v 3 3 " "Found 3 design units, including 3 entities, in source file divs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794753 ""} { "Info" "ISGN_ENTITY_NAME" "2 Divs_4 " "Found entity 2: Divs_4" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794753 ""} { "Info" "ISGN_ENTITY_NAME" "3 Divs_2 " "Found entity 3: Divs_2" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433794753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433794757 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FPGA2MCU.v(79) " "Verilog HDL warning at FPGA2MCU.v(79): extended using \"x\" or \"z\"" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445433794762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga2mcu.v 4 4 " "Found 4 design units, including 4 entities, in source file fpga2mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAVE_ADDR " "Found entity 1: SAVE_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794763 ""} { "Info" "ISGN_ENTITY_NAME" "2 SELECT_ADDR " "Found entity 2: SELECT_ADDR" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794763 ""} { "Info" "ISGN_ENTITY_NAME" "3 BUFF_SEND_DATA " "Found entity 3: BUFF_SEND_DATA" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794763 ""} { "Info" "ISGN_ENTITY_NAME" "4 BUFF " "Found entity 4: BUFF" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2MCU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433794763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ep2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ep2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EP2C " "Found entity 1: FPGA_EP2C" {  } { { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA_EP2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433794767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2PORT " "Found entity 1: RAM_2PORT" {  } { { "RAM_2PORT.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/RAM_2PORT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433794774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433794774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Found design unit 1: phase_acc-one" {  } { { "phase_addr.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/phase_addr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795716 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Found entity 1: phase_acc" {  } { { "phase_addr.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/phase_addr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433795716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fre_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fre_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrewSave_16-one " "Found design unit 1: FrewSave_16-one" {  } { { "Fre_buffer.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Fre_buffer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795720 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrewSave_16 " "Found entity 1: FrewSave_16" {  } { { "Fre_buffer.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Fre_buffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433795720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433795726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cylon_1_ran.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cylon_1_ran.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cylon_1_ran-SYN " "Found design unit 1: cylon_1_ran-SYN" {  } { { "cylon_1_ran.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/cylon_1_ran.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795732 ""} { "Info" "ISGN_ENTITY_NAME" "1 cylon_1_ran " "Found entity 1: cylon_1_ran" {  } { { "cylon_1_ran.vhd" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/cylon_1_ran.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433795732 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 DAC_POLLING.sv(170) " "Verilog HDL Expression warning at DAC_POLLING.sv(170): truncated literal to match 5 bits" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 170 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1445433795739 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 DAC_POLLING.sv(178) " "Verilog HDL Expression warning at DAC_POLLING.sv(178): truncated literal to match 5 bits" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 178 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1445433795740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_polling.sv 2 2 " "Found 2 design units, including 2 entities, in source file dac_polling.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_POLLING " "Found entity 1: DAC_POLLING" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795741 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_OUT " "Found entity 2: SPI_OUT" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433795741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 5 5 " "Found 5 design units, including 5 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795748 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_BAUD_GEN " "Found entity 2: UART_BAUD_GEN" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795748 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_TXD " "Found entity 3: UART_TXD" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795748 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_RXD " "Found entity 4: UART_RXD" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795748 ""} { "Info" "ISGN_ENTITY_NAME" "5 UART2REG " "Found entity 5: UART2REG" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433795748 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ADC.sv(77) " "Verilog HDL Module Instantiation warning at ADC.sv(77): ignored dangling comma in List of Port Connections" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1445433795753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEN len ADC.sv(51) " "Verilog HDL Declaration information at ADC.sv(51): object \"LEN\" differs only in case from object \"len\" in the same scope" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1445433795753 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ADC.sv(127) " "Verilog HDL Module Instantiation warning at ADC.sv(127): ignored dangling comma in List of Port Connections" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 127 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1445433795754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEN len ADC.sv(101) " "Verilog HDL Declaration information at ADC.sv(101): object \"LEN\" differs only in case from object \"len\" in the same scope" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1445433795755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.sv 4 4 " "Found 4 design units, including 4 entities, in source file adc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795756 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_TRIGGER " "Found entity 2: ADC_TRIGGER" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795756 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADC_FIFO_CONTROL " "Found entity 3: ADC_FIFO_CONTROL" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795756 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADC_FIFO_CONTROL_2 " "Found entity 4: ADC_FIFO_CONTROL_2" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433795756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_FIFO " "Found entity 1: ADC_FIFO" {  } { { "ADC_FIFO.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433795763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433795763 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trigger_t ADC.sv(82) " "Verilog HDL Implicit Net warning at ADC.sv(82): created implicit net for \"trigger_t\"" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445433795765 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(62) " "Verilog HDL Instantiation warning at main.sv(62): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(90) " "Verilog HDL Instantiation warning at main.sv(90): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 90 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795767 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DAC_POLLING.sv(22) " "Verilog HDL Instantiation warning at DAC_POLLING.sv(22): instance has no name" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795768 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SPI_OUT DAC_POLLING.sv(125) " "Verilog HDL Parameter Declaration warning at DAC_POLLING.sv(125): Parameter Declaration in module \"SPI_OUT\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1445433795768 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DAC_POLLING.sv(38) " "Verilog HDL Instantiation warning at DAC_POLLING.sv(38): instance has no name" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795769 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(100) " "Verilog HDL Instantiation warning at main.sv(100): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795769 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UART.sv(27) " "Verilog HDL Instantiation warning at UART.sv(27): instance has no name" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795769 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UART.sv(35) " "Verilog HDL Instantiation warning at UART.sv(35): instance has no name" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795770 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UART.sv(43) " "Verilog HDL Instantiation warning at UART.sv(43): instance has no name" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "UART.sv(51) " "Verilog HDL Instantiation warning at UART.sv(51): instance has no name" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(125) " "Verilog HDL Instantiation warning at main.sv(125): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 125 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795771 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(146) " "Verilog HDL Instantiation warning at main.sv(146): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 146 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795772 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(21) " "Verilog HDL Instantiation warning at ADC.sv(21): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795772 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(77) " "Verilog HDL Instantiation warning at ADC.sv(77): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 77 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795772 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(33) " "Verilog HDL Instantiation warning at ADC.sv(33): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795773 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(158) " "Verilog HDL Instantiation warning at main.sv(158): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 158 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795773 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.sv(171) " "Verilog HDL Instantiation warning at main.sv(171): instance has no name" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 171 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795773 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ADC.sv(127) " "Verilog HDL Instantiation warning at ADC.sv(127): instance has no name" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 127 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1445433795776 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC_FIFO_CONTROL_2 ADC.sv(132) " "Verilog HDL Parameter Declaration warning at ADC.sv(132): Parameter Declaration in module \"ADC_FIFO_CONTROL_2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 132 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1445433795776 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC_FIFO_CONTROL_2 ADC.sv(133) " "Verilog HDL Parameter Declaration warning at ADC.sv(133): Parameter Declaration in module \"ADC_FIFO_CONTROL_2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 133 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1445433795777 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC_FIFO_CONTROL_2 ADC.sv(134) " "Verilog HDL Parameter Declaration warning at ADC.sv(134): Parameter Declaration in module \"ADC_FIFO_CONTROL_2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 134 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1445433795777 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ADC_FIFO_CONTROL_2 ADC.sv(135) " "Verilog HDL Parameter Declaration warning at ADC.sv(135): Parameter Declaration in module \"ADC_FIFO_CONTROL_2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 135 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1445433795778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1445433795919 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AR9331_DATA main.sv(30) " "Output port \"AR9331_DATA\" at main.sv(30) has no driver" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1445433795930 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_8 main.sv(26) " "Output port \"GPIO_8\" at main.sv(26) has no driver" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1445433795930 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_9 main.sv(27) " "Output port \"GPIO_9\" at main.sv(27) has no driver" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1445433795931 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AD_CLKB main.sv(46) " "Output port \"AD_CLKB\" at main.sv(46) has no driver" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1445433795931 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:comb_3 " "Elaborating entity \"PLL\" for hierarchy \"PLL:comb_3\"" {  } { { "main.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433795991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:comb_3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:comb_3\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:comb_3\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:comb_3\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445433796114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:comb_3\|altpll:altpll_component " "Instantiated megafunction \"PLL:comb_3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796116 ""}  } { { "PLL.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1445433796116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Div:comb_4 " "Elaborating entity \"Div\" for hierarchy \"Div:comb_4\"" {  } { { "main.sv" "comb_4" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_POLLING DAC_POLLING:comb_5 " "Elaborating entity \"DAC_POLLING\" for hierarchy \"DAC_POLLING:comb_5\"" {  } { { "main.sv" "comb_5" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div DAC_POLLING:comb_5\|Div:comb_3 " "Elaborating entity \"Div\" for hierarchy \"DAC_POLLING:comb_5\|Div:comb_3\"" {  } { { "DAC_POLLING.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_OUT DAC_POLLING:comb_5\|SPI_OUT:comb_4 " "Elaborating entity \"SPI_OUT\" for hierarchy \"DAC_POLLING:comb_5\|SPI_OUT:comb_4\"" {  } { { "DAC_POLLING.sv" "comb_4" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DAC_POLLING.sv(128) " "Verilog HDL assignment warning at DAC_POLLING.sv(128): truncated value with size 32 to match size of target (5)" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445433796146 "|main|DAC_POLLING:comb_5|SPI_OUT:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DAC_POLLING.sv(195) " "Verilog HDL assignment warning at DAC_POLLING.sv(195): truncated value with size 32 to match size of target (5)" {  } { { "DAC_POLLING.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/DAC_POLLING.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445433796146 "|main|DAC_POLLING:comb_5|SPI_OUT:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:comb_6 " "Elaborating entity \"UART\" for hierarchy \"UART:comb_6\"" {  } { { "main.sv" "comb_6" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BAUD_GEN UART:comb_6\|UART_BAUD_GEN:comb_3 " "Elaborating entity \"UART_BAUD_GEN\" for hierarchy \"UART:comb_6\|UART_BAUD_GEN:comb_3\"" {  } { { "UART.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.sv(77) " "Verilog HDL assignment warning at UART.sv(77): truncated value with size 32 to match size of target (4)" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445433796155 "|main|UART:comb_6|UART_BAUD_GEN:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART.sv(84) " "Verilog HDL assignment warning at UART.sv(84): truncated value with size 32 to match size of target (8)" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1445433796156 "|main|UART:comb_6|UART_BAUD_GEN:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TXD UART:comb_6\|UART_TXD:comb_4 " "Elaborating entity \"UART_TXD\" for hierarchy \"UART:comb_6\|UART_TXD:comb_4\"" {  } { { "UART.sv" "comb_4" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RXD UART:comb_6\|UART_RXD:comb_5 " "Elaborating entity \"UART_RXD\" for hierarchy \"UART:comb_6\|UART_RXD:comb_5\"" {  } { { "UART.sv" "comb_5" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART2REG UART:comb_6\|UART2REG:comb_6 " "Elaborating entity \"UART2REG\" for hierarchy \"UART:comb_6\|UART2REG:comb_6\"" {  } { { "UART.sv" "comb_6" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div Div:comb_411 " "Elaborating entity \"Div\" for hierarchy \"Div:comb_411\"" {  } { { "main.sv" "comb_411" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:comb_412 " "Elaborating entity \"ADC\" for hierarchy \"ADC:comb_412\"" {  } { { "main.sv" "comb_412" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796187 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fifo ADC.sv(4) " "Output port \"fifo\" at ADC.sv(4) has no driver" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1445433796189 "|main|ADC:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_TRIGGER ADC:comb_412\|ADC_TRIGGER:comb_3 " "Elaborating entity \"ADC_TRIGGER\" for hierarchy \"ADC:comb_412\|ADC_TRIGGER:comb_3\"" {  } { { "ADC.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_FIFO_CONTROL ADC:comb_412\|ADC_FIFO_CONTROL:comb_4 " "Elaborating entity \"ADC_FIFO_CONTROL\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\"" {  } { { "ADC.sv" "comb_4" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_FIFO ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3 " "Elaborating entity \"ADC_FIFO\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\"" {  } { { "ADC.sv" "comb_3" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\"" {  } { { "ADC_FIFO.v" "dcfifo_component" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC_FIFO.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\"" {  } { { "ADC_FIFO.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC_FIFO.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445433796367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component " "Instantiated megafunction \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796368 ""}  } { { "ADC_FIFO.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC_FIFO.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1445433796368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_anf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_anf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_anf1 " "Found entity 1: dcfifo_anf1" {  } { { "db/dcfifo_anf1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433796515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433796515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_anf1 ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated " "Elaborating entity \"dcfifo_anf1\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_9ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_9ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_9ib " "Found entity 1: a_gray2bin_9ib" {  } { { "db/a_gray2bin_9ib.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/a_gray2bin_9ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433796548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433796548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_9ib ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_gray2bin_9ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_9ib\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_gray2bin_9ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_anf1.tdf" "wrptr_g_gray2bin" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6p6 " "Found entity 1: a_graycounter_6p6" {  } { { "db/a_graycounter_6p6.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/a_graycounter_6p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433796725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433796725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6p6 ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_graycounter_6p6:rdptr_g1p " "Elaborating entity \"a_graycounter_6p6\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_graycounter_6p6:rdptr_g1p\"" {  } { { "db/dcfifo_anf1.tdf" "rdptr_g1p" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_27c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_27c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_27c " "Found entity 1: a_graycounter_27c" {  } { { "db/a_graycounter_27c.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/a_graycounter_27c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433796893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433796893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_27c ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_graycounter_27c:wrptr_g1p " "Elaborating entity \"a_graycounter_27c\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|a_graycounter_27c:wrptr_g1p\"" {  } { { "db/dcfifo_anf1.tdf" "wrptr_g1p" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433796896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0011 " "Found entity 1: altsyncram_0011" {  } { { "db/altsyncram_0011.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/altsyncram_0011.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433797029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433797029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0011 ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|altsyncram_0011:fifo_ram " "Elaborating entity \"altsyncram_0011\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|altsyncram_0011:fifo_ram\"" {  } { { "db/dcfifo_anf1.tdf" "fifo_ram" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433797032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g7d " "Found entity 1: alt_synch_pipe_g7d" {  } { { "db/alt_synch_pipe_g7d.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/alt_synch_pipe_g7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433797068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433797068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g7d ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_g7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g7d\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_g7d:rs_dgwp\"" {  } { { "db/dcfifo_anf1.tdf" "rs_dgwp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433797074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_h09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_h09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_h09 " "Found entity 1: dffpipe_h09" {  } { { "db/dffpipe_h09.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dffpipe_h09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433797102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433797102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_h09 ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_g7d:rs_dgwp\|dffpipe_h09:dffpipe5 " "Elaborating entity \"dffpipe_h09\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_g7d:rs_dgwp\|dffpipe_h09:dffpipe5\"" {  } { { "db/alt_synch_pipe_g7d.tdf" "dffpipe5" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/alt_synch_pipe_g7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433797107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433797127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433797127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|dffpipe_c09:ws_brp " "Elaborating entity \"dffpipe_c09\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|dffpipe_c09:ws_brp\"" {  } { { "db/dcfifo_anf1.tdf" "ws_brp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433797131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h7d " "Found entity 1: alt_synch_pipe_h7d" {  } { { "db/alt_synch_pipe_h7d.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/alt_synch_pipe_h7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433797160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433797160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h7d ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_h7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h7d\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_h7d:ws_dgrp\"" {  } { { "db/dcfifo_anf1.tdf" "ws_dgrp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433797164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_i09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_i09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_i09 " "Found entity 1: dffpipe_i09" {  } { { "db/dffpipe_i09.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dffpipe_i09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433797195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433797195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_i09 ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_h7d:ws_dgrp\|dffpipe_i09:dffpipe9 " "Elaborating entity \"dffpipe_i09\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|alt_synch_pipe_h7d:ws_dgrp\|dffpipe_i09:dffpipe9\"" {  } { { "db/alt_synch_pipe_h7d.tdf" "dffpipe9" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/alt_synch_pipe_h7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433797200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q76 " "Found entity 1: cmpr_q76" {  } { { "db/cmpr_q76.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/cmpr_q76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445433797369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445433797369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q76 ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|cmpr_q76:rdempty_eq_comp " "Elaborating entity \"cmpr_q76\" for hierarchy \"ADC:comb_412\|ADC_FIFO_CONTROL:comb_4\|ADC_FIFO:comb_3\|dcfifo:dcfifo_component\|dcfifo_anf1:auto_generated\|cmpr_q76:rdempty_eq_comp\"" {  } { { "db/dcfifo_anf1.tdf" "rdempty_eq_comp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/db/dcfifo_anf1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433797373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA2AR9331 FPGA2AR9331:comb_413 " "Elaborating entity \"FPGA2AR9331\" for hierarchy \"FPGA2AR9331:comb_413\"" {  } { { "main.sv" "comb_413" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1445433797387 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst_n FPGA2AR9331.sv(47) " "Verilog HDL Always Construct warning at FPGA2AR9331.sv(47): variable \"rst_n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445433797391 "|main|FPGA2AR9331:comb_413"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ack_save FPGA2AR9331.sv(81) " "Verilog HDL Always Construct warning at FPGA2AR9331.sv(81): variable \"ack_save\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445433797392 "|main|FPGA2AR9331:comb_413"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ack_save FPGA2AR9331.sv(102) " "Verilog HDL Always Construct warning at FPGA2AR9331.sv(102): variable \"ack_save\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445433797392 "|main|FPGA2AR9331:comb_413"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ack_save FPGA2AR9331.sv(111) " "Verilog HDL Always Construct warning at FPGA2AR9331.sv(111): variable \"ack_save\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1445433797392 "|main|FPGA2AR9331:comb_413"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1445433799458 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA2AR9331:comb_413\|clk_out FPGA2AR9331:comb_413\|Selector75 " "Converted the fan-out from the tri-state buffer \"FPGA2AR9331:comb_413\|clk_out\" to the node \"FPGA2AR9331:comb_413\|Selector75\" into an OR gate" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1445433799631 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1445433799631 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FPGA2AR9331:comb_413\|ack_save FPGA2AR9331:comb_413\|ack_save~_emulated FPGA2AR9331:comb_413\|ack_save~1 " "Register \"FPGA2AR9331:comb_413\|ack_save\" is converted into an equivalent circuit using register \"FPGA2AR9331:comb_413\|ack_save~_emulated\" and latch \"FPGA2AR9331:comb_413\|ack_save~1\"" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1445433799654 "|main|FPGA2AR9331:comb_413|ack_save"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1445433799654 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_8 GND " "Pin \"GPIO_8\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|GPIO_8"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_9 GND " "Pin \"GPIO_9\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|GPIO_9"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[0\] GND " "Pin \"AR9331_DATA\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|AR9331_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[1\] GND " "Pin \"AR9331_DATA\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|AR9331_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[2\] GND " "Pin \"AR9331_DATA\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|AR9331_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[3\] GND " "Pin \"AR9331_DATA\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|AR9331_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[4\] GND " "Pin \"AR9331_DATA\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|AR9331_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[5\] GND " "Pin \"AR9331_DATA\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|AR9331_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[6\] GND " "Pin \"AR9331_DATA\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|AR9331_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AR9331_DATA\[7\] GND " "Pin \"AR9331_DATA\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|AR9331_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD_CLKB GND " "Pin \"AD_CLKB\" is stuck at GND" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1445433800157 "|main|AD_CLKB"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1445433800157 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1445433800473 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1445433801977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/output_files/FPGA_EP2C.map.smsg " "Generated suppressed messages file E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/output_files/FPGA_EP2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1445433802256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1445433802701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1445433802701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "847 " "Implemented 847 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1445433803213 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1445433803213 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1445433803213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "799 " "Implemented 799 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1445433803213 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1445433803213 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1445433803213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1445433803213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445433803362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:23:23 2015 " "Processing ended: Wed Oct 21 21:23:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445433803362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445433803362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445433803362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445433803362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445433805018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445433805019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:23:24 2015 " "Processing started: Wed Oct 21 21:23:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445433805019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1445433805019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1445433805020 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1445433805182 ""}
{ "Info" "0" "" "Project  = FPGA_EP2C" {  } {  } 0 0 "Project  = FPGA_EP2C" 0 0 "Fitter" 0 0 1445433805183 ""}
{ "Info" "0" "" "Revision = FPGA_EP2C" {  } {  } 0 0 "Revision = FPGA_EP2C" 0 0 "Fitter" 0 0 1445433805183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1445433805326 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_EP2C EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FPGA_EP2C\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1445433805371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1445433805487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1445433805488 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:comb_3\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"PLL:comb_3\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:comb_3\|altpll:altpll_component\|_clk0 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:comb_3\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1445433805613 ""}  } { { "altpll.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1445433805613 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1445433805690 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445433806210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445433806210 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1445433806210 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1445433806210 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1767 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445433806219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1769 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445433806219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1771 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445433806219 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1773 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1445433806219 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1445433806219 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1445433806225 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1445433806233 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 39 " "No exact pin location assignment(s) for 1 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR9331_DATA\[0\] " "Pin AR9331_DATA\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR9331_DATA[0] } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR9331_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1445433807192 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1445433807192 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1445433808124 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_anf1 " "Entity dcfifo_anf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445433808130 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445433808130 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1445433808130 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1445433808130 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1445433808146 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1445433808148 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1445433808150 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1445433808171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1445433808177 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1445433808193 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:comb_3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:comb_3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1445433808381 ""}  } { { "altpll.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:comb_3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1445433808381 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYS_CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node SYS_CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1445433808382 ""}  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 14 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYS_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1752 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1445433808382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div:comb_411\|clk_div  " "Automatically promoted node Div:comb_411\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1445433808382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div:comb_411\|clk_div~0 " "Destination node Div:comb_411\|clk_div~0" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Div:comb_411|clk_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1445433808382 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD_CLKA~output " "Destination node AD_CLKA~output" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 45 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_CLKA~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1741 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1445433808382 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1445433808382 ""}  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Div:comb_411|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1445433808382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:comb_6\|UART2REG:comb_6\|ready  " "Automatically promoted node UART:comb_6\|UART2REG:comb_6\|ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1445433808383 ""}  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 231 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:comb_6|UART2REG:comb_6|ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1445433808383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA2AR9331:comb_413\|r_clk  " "Automatically promoted node FPGA2AR9331:comb_413\|r_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1445433808383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA2AR9331:comb_413\|r_clk~0 " "Destination node FPGA2AR9331:comb_413\|r_clk~0" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 18 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA2AR9331:comb_413|r_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1408 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1445433808383 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA2AR9331:comb_413\|r_clk~1 " "Destination node FPGA2AR9331:comb_413\|r_clk~1" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 18 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA2AR9331:comb_413|r_clk~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1409 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1445433808383 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1445433808383 ""}  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 18 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA2AR9331:comb_413|r_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1445433808383 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div:comb_4\|clk_div  " "Automatically promoted node Div:comb_4\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1445433808384 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div:comb_4\|clk_div~0 " "Destination node Div:comb_4\|clk_div~0" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Div:comb_4|clk_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 923 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1445433808384 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1445433808384 ""}  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Div:comb_4|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1445433808384 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:comb_6\|UART_RXD:comb_5\|rdy  " "Automatically promoted node UART:comb_6\|UART_RXD:comb_5\|rdy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1445433808385 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:comb_6\|UART_RXD:comb_5\|rdy~0 " "Destination node UART:comb_6\|UART_RXD:comb_5\|rdy~0" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 151 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:comb_6|UART_RXD:comb_5|rdy~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1445433808385 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1445433808385 ""}  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 151 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:comb_6|UART_RXD:comb_5|rdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1445433808385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "Automatically promoted node DAC_POLLING:comb_5\|Div:comb_3\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1445433808386 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_POLLING:comb_5\|Div:comb_3\|clk_div~0 " "Destination node DAC_POLLING:comb_5\|Div:comb_3\|clk_div~0" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_POLLING:comb_5|Div:comb_3|clk_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 895 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1445433808386 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1445433808386 ""}  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_POLLING:comb_5|Div:comb_3|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 604 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1445433808386 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1445433809481 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1445433809488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1445433809489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1445433809496 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1445433809501 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1445433809505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1445433809506 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1445433809513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1445433810575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1445433810580 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1445433810580 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1445433810600 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1445433810600 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1445433810600 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445433810602 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445433810602 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 9 2 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445433810602 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 10 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445433810602 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 5 8 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445433810602 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445433810602 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 9 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445433810602 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 8 4 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1445433810602 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1445433810602 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1445433810602 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445433810740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1445433812963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445433813909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1445433813938 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1445433817310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445433817311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1445433818272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1445433820900 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1445433820900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445433827357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1445433827363 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1445433827363 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.05 " "Total time spent on timing analysis during the Fitter is 3.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1445433827460 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1445433827659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1445433828551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1445433828733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1445433829657 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1445433831098 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "20 Cyclone IV E " "20 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AR9331_EN 3.3-V LVTTL 100 " "Pin AR9331_EN uses I/O standard 3.3-V LVTTL at 100" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR9331_EN } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AR9331_EN" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 29 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR9331_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[0\] 3.3-V LVTTL 143 " "Pin TEST_IO\[0\] uses I/O standard 3.3-V LVTTL at 143" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[0] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[0\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[1\] 3.3-V LVTTL 142 " "Pin TEST_IO\[1\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[1] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[1\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[2\] 3.3-V LVTTL 141 " "Pin TEST_IO\[2\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[2] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[2\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[3\] 3.3-V LVTTL 138 " "Pin TEST_IO\[3\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[3] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[3\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[4\] 3.3-V LVTTL 137 " "Pin TEST_IO\[4\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[4] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[4\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[5\] 3.3-V LVTTL 136 " "Pin TEST_IO\[5\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[5] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[5\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[6\] 3.3-V LVTTL 135 " "Pin TEST_IO\[6\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[6] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[6\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[7\] 3.3-V LVTTL 133 " "Pin TEST_IO\[7\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[7] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[7\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SYS_CLK 3.3-V LVTTL 24 " "Pin SYS_CLK uses I/O standard 3.3-V LVTTL at 24" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SYS_CLK } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYS_CLK" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 14 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AR9331_NEXT 3.3-V LVTTL 103 " "Pin AR9331_NEXT uses I/O standard 3.3-V LVTTL at 103" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR9331_NEXT } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AR9331_NEXT" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 28 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR9331_NEXT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL 88 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at 88" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 53 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[0\] 3.3-V LVTTL 58 " "Pin AD_DATA_A\[0\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[0] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[0\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[1\] 3.3-V LVTTL 55 " "Pin AD_DATA_A\[1\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[1] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[1\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[2\] 3.3-V LVTTL 54 " "Pin AD_DATA_A\[2\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[2] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[2\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[3\] 3.3-V LVTTL 53 " "Pin AD_DATA_A\[3\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[3] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[3\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[4\] 3.3-V LVTTL 52 " "Pin AD_DATA_A\[4\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[4] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[4\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[5\] 3.3-V LVTTL 51 " "Pin AD_DATA_A\[5\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[5] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[5\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[6\] 3.3-V LVTTL 50 " "Pin AD_DATA_A\[6\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[6] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[6\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[7\] 3.3-V LVTTL 49 " "Pin AD_DATA_A\[7\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[7] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[7\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1445433832083 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1445433832083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/output_files/FPGA_EP2C.fit.smsg " "Generated suppressed messages file E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/output_files/FPGA_EP2C.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1445433832548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1021 " "Peak virtual memory: 1021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445433834380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:23:54 2015 " "Processing ended: Wed Oct 21 21:23:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445433834380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445433834380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445433834380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1445433834380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1445433836152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445433836153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:23:55 2015 " "Processing started: Wed Oct 21 21:23:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445433836153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1445433836153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1445433836153 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1445433838362 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1445433838458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445433839448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:23:59 2015 " "Processing ended: Wed Oct 21 21:23:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445433839448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445433839448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445433839448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1445433839448 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1445433840209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1445433841738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445433841741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:24:00 2015 " "Processing started: Wed Oct 21 21:24:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445433841741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445433841741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_EP2C -c FPGA_EP2C " "Command: quartus_sta FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445433841742 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1445433841961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445433842390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445433842518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445433842518 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1445433843189 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_anf1 " "Entity dcfifo_anf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843383 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843383 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1445433843383 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1445433843383 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1445433843393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445433843394 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name SYS_CLK SYS_CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843396 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{comb_3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{comb_3\|altpll_component\|pll\|clk\[0\]\} \{comb_3\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843396 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843396 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1445433843396 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div " "create_clock -period 1.000 -name DAC_POLLING:comb_5\|Div:comb_3\|clk_div DAC_POLLING:comb_5\|Div:comb_3\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843399 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div " "create_clock -period 1.000 -name Div:comb_4\|clk_div Div:comb_4\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843399 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:comb_6\|UART2REG:comb_6\|ready UART:comb_6\|UART2REG:comb_6\|ready " "create_clock -period 1.000 -name UART:comb_6\|UART2REG:comb_6\|ready UART:comb_6\|UART2REG:comb_6\|ready" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843399 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:comb_6\|UART_RXD:comb_5\|rdy UART:comb_6\|UART_RXD:comb_5\|rdy " "create_clock -period 1.000 -name UART:comb_6\|UART_RXD:comb_5\|rdy UART:comb_6\|UART_RXD:comb_5\|rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843399 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Div:comb_411\|clk_div Div:comb_411\|clk_div " "create_clock -period 1.000 -name Div:comb_411\|clk_div Div:comb_411\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843399 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA2AR9331:comb_413\|r_clk FPGA2AR9331:comb_413\|r_clk " "create_clock -period 1.000 -name FPGA2AR9331:comb_413\|r_clk FPGA2AR9331:comb_413\|r_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843399 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name adc_en_u adc_en_u " "create_clock -period 1.000 -name adc_en_u adc_en_u" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843399 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843399 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1445433843692 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843698 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445433843702 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1445433843723 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445433843887 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445433843887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.932 " "Worst-case setup slack is -4.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.932      -338.796 Div:comb_411\|clk_div  " "   -4.932      -338.796 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.805      -177.409 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -4.805      -177.409 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.059      -156.236 FPGA2AR9331:comb_413\|r_clk  " "   -4.059      -156.236 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.004       -61.849 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -3.004       -61.849 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.832       -87.493 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -2.832       -87.493 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.788       -60.383 Div:comb_4\|clk_div  " "   -2.788       -60.383 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.988      -160.187 UART:comb_6\|UART2REG:comb_6\|ready  " "   -1.988      -160.187 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077        -0.139 SYS_CLK  " "   -0.077        -0.139 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433843895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.432 " "Worst-case hold slack is -0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432        -0.432 Div:comb_411\|clk_div  " "   -0.432        -0.432 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.348        -0.348 Div:comb_4\|clk_div  " "   -0.348        -0.348 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197        -0.258 SYS_CLK  " "   -0.197        -0.258 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147        -0.287 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.147        -0.287 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013         0.000 UART:comb_6\|UART2REG:comb_6\|ready  " "    0.013         0.000 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 FPGA2AR9331:comb_413\|r_clk  " "    0.453         0.000 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.454         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "    0.509         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433843918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.506 " "Worst-case recovery slack is -1.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.506       -16.797 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.506       -16.797 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392        -0.392 Div:comb_411\|clk_div  " "   -0.392        -0.392 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433843933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.034 " "Worst-case removal slack is -0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.034 Div:comb_411\|clk_div  " "   -0.034        -0.034 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.578         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.578         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433843944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -204.956 Div:comb_411\|clk_div  " "   -3.201      -204.956 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_413\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -144.239 UART:comb_6\|UART2REG:comb_6\|ready  " "   -1.487      -144.239 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 Div:comb_4\|clk_div  " "   -1.487       -49.071 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -1.487       -47.584 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 adc_en_u  " "    0.465         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.200         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.200         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.736         0.000 SYS_CLK  " "   19.736         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433843954 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445433844783 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445433844783 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445433844812 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445433844871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445433845768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445433846241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445433846241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.583 " "Worst-case setup slack is -4.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.583      -309.953 Div:comb_411\|clk_div  " "   -4.583      -309.953 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.290      -147.342 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -4.290      -147.342 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.756      -142.824 FPGA2AR9331:comb_413\|r_clk  " "   -3.756      -142.824 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.798       -57.075 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -2.798       -57.075 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.608       -54.319 Div:comb_4\|clk_div  " "   -2.608       -54.319 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.556       -78.878 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -2.556       -78.878 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.759      -143.497 UART:comb_6\|UART2REG:comb_6\|ready  " "   -1.759      -143.497 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.034 SYS_CLK  " "   -0.034        -0.034 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433846279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.312 " "Worst-case hold slack is -0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.312        -0.312 Div:comb_4\|clk_div  " "   -0.312        -0.312 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.281        -0.281 Div:comb_411\|clk_div  " "   -0.281        -0.281 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272        -0.539 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.272        -0.539 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100        -0.135 SYS_CLK  " "   -0.100        -0.135 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141         0.000 UART:comb_6\|UART2REG:comb_6\|ready  " "    0.141         0.000 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 FPGA2AR9331:comb_413\|r_clk  " "    0.402         0.000 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.403         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "    0.480         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433846361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.164 " "Worst-case recovery slack is -1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164       -12.259 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.164       -12.259 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.471        -0.471 Div:comb_411\|clk_div  " "   -0.471        -0.471 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433846395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.091 " "Worst-case removal slack is 0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091         0.000 Div:comb_411\|clk_div  " "    0.091         0.000 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.400         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433846434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -204.956 Div:comb_411\|clk_div  " "   -3.201      -204.956 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201      -123.171 FPGA2AR9331:comb_413\|r_clk  " "   -3.201      -123.171 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -144.239 UART:comb_6\|UART2REG:comb_6\|ready  " "   -1.487      -144.239 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -49.071 Div:comb_4\|clk_div  " "   -1.487       -49.071 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -47.584 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -1.487       -47.584 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.487       -37.175 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488         0.000 adc_en_u  " "    0.488         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.168         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.168         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.750         0.000 SYS_CLK  " "   19.750         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433846471 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445433848470 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445433848470 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445433848631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849437 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1445433849456 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1445433849456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.799 " "Worst-case setup slack is -1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.799       -70.821 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -1.799       -70.821 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.609       -94.795 Div:comb_411\|clk_div  " "   -1.609       -94.795 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164       -39.720 FPGA2AR9331:comb_413\|r_clk  " "   -1.164       -39.720 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.734       -13.221 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -0.734       -13.221 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692        -8.927 Div:comb_4\|clk_div  " "   -0.692        -8.927 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568       -16.638 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -0.568       -16.638 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408       -19.149 UART:comb_6\|UART2REG:comb_6\|ready  " "   -0.408       -19.149 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 SYS_CLK  " "    0.166         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433849508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.450 " "Worst-case hold slack is -0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450        -3.843 Div:comb_411\|clk_div  " "   -0.450        -3.843 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279        -0.279 Div:comb_4\|clk_div  " "   -0.279        -0.279 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197        -0.328 SYS_CLK  " "   -0.197        -0.328 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115        -0.115 UART:comb_6\|UART2REG:comb_6\|ready  " "   -0.115        -0.115 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.058         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 FPGA2AR9331:comb_413\|r_clk  " "    0.186         0.000 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "    0.187         0.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "    0.194         0.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433849612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.683 " "Worst-case recovery slack is -0.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.683        -7.208 comb_3\|altpll_component\|pll\|clk\[0\]  " "   -0.683        -7.208 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469         0.000 Div:comb_411\|clk_div  " "    0.469         0.000 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433849709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.260 " "Worst-case removal slack is -0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260        -0.260 Div:comb_411\|clk_div  " "   -0.260        -0.260 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433849790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -124.000 Div:comb_411\|clk_div  " "   -1.000      -124.000 Div:comb_411\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -97.000 UART:comb_6\|UART2REG:comb_6\|ready  " "   -1.000       -97.000 UART:comb_6\|UART2REG:comb_6\|ready " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -69.000 FPGA2AR9331:comb_413\|r_clk  " "   -1.000       -69.000 FPGA2AR9331:comb_413\|r_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -33.000 Div:comb_4\|clk_div  " "   -1.000       -33.000 Div:comb_4\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -32.000 UART:comb_6\|UART_RXD:comb_5\|rdy  " "   -1.000       -32.000 UART:comb_6\|UART_RXD:comb_5\|rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -25.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div  " "   -1.000       -25.000 DAC_POLLING:comb_5\|Div:comb_3\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446         0.000 adc_en_u  " "    0.446         0.000 adc_en_u " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.269         0.000 comb_3\|altpll_component\|pll\|clk\[0\]  " "    2.269         0.000 comb_3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.262         0.000 SYS_CLK  " "   19.262         0.000 SYS_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445433849848 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 26 synchronizer chains. " "Report Metastability: Found 26 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445433851857 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1445433851857 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445433853107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445433853108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445433853829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:24:13 2015 " "Processing ended: Wed Oct 21 21:24:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445433853829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445433853829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445433853829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445433853829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445433855702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445433855703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:24:15 2015 " "Processing started: Wed Oct 21 21:24:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445433855703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445433855703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_EP2C -c FPGA_EP2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445433855703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_EP2C.vo E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/simulation/modelsim/ simulation " "Generated file FPGA_EP2C.vo in folder \"E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1445433856674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445433856769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:24:16 2015 " "Processing ended: Wed Oct 21 21:24:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445433856769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445433856769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445433856769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445433856769 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445433857541 ""}
