# 32-bit-ARM-CPU
## Instruction Set of ARM architecture 
<img src="Images/Instruction Set.jpg" alt="Alt Text" width="1500" height="700">

## Data Path
<img src="Images/Data_Path.jpg" alt="Alt Text" width="1500" height="700">

## Control Unit
<img src="Images/Control Unit.jpg" alt="Alt Text" width="900" height="500">

## Controller
<img src="Images/controller.jpg" alt="Alt Text" width="900" height="500">




## Decoder and Combinational block (CONTROLLER)
<img src="Images/Decoder.jpg" alt="Alt Text" width="1200" height="500">
<img src="Images/Decoder_combinational_Logic.jpg" alt="Alt Text" width="900" height="500">

## Decoder Logic
<img src="Images/decoder_working.jpg" alt="Alt Text" width="700" height="400">

## ALU Decoder Working
<img src="Images/ALU_Decoder_Working.jpg" alt="Alt Text" width="700" height="400">

## Bigger Picture
<img src="Images/top_module.jpg" alt="Alt Text" width="1400" height="700">


