// Seed: 2135390900
module module_0 (
    input supply1 id_0
    , id_3,
    output tri1 id_1
);
  assign id_3 = 1'b0;
  module_2(
      id_1, id_0
  );
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input tri id_2
    , id_7,
    output wand id_3,
    input wire id_4,
    input logic id_5
);
  always #1 id_7 <= id_5;
  module_0(
      id_4, id_0
  );
endmodule
module module_2 (
    output wire id_0,
    input  wire id_1
);
  assign id_0 = (1) << {id_1};
  assign id_0 = id_1;
endmodule
