--------------------------------------------------------------------------------
Release 9.1i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise Z:/Lab3_7/Lab3_7.ise -intstyle ise -e 3 -s 4
-xml p7 p7.ncd -o p7.twr p7.pcf -ucf ic7.ucf

Design file:              p7.ncd
Physical constraint file: p7.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.26 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
leds<0>     |   11.483(R)|clk_BUFGP         |   0.000|
leds<1>     |   11.155(R)|clk_BUFGP         |   0.000|
leds<2>     |   10.881(R)|clk_BUFGP         |   0.000|
leds<3>     |   10.674(R)|clk_BUFGP         |   0.000|
leds<4>     |    9.936(R)|clk_BUFGP         |   0.000|
leds<5>     |    9.763(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.322|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 09 19:54:57 2024
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 117 MB



