<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sdram_ov5640_vga.twx sdram_ov5640_vga.ncd -o
sdram_ov5640_vga.twr sdram_ov5640_vga.pcf -ucf sdram_ov5640_vga.ucf

</twCmdLine><twDesign>sdram_ov5640_vga.ncd</twDesign><twDesignPath>sdram_ov5640_vga.ncd</twDesignPath><twPCF>sdram_ov5640_vga.pcf</twPCF><twPcfPath>sdram_ov5640_vga.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx9</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="7.010" period="10.000" constraintValue="10.000" deviceLimit="2.990" freqLimit="334.448" physResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLK2X" logResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="u_system_ctrl/u_sdram_pll/clk2x"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN" logResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_system_ctrl/u_sdram_pll/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN" logResource="u_system_ctrl/u_sdram_pll/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="u_system_ctrl/u_sdram_pll/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP         &quot;u_system_ctrl_u_sdram_pll_clk2x&quot; TS_sys_clk_pin * 2 HIGH 50%;</twConstName><twItemCnt>13713</twItemCnt><twErrCntSetup>15</twErrCntSetup><twErrCntEndPt>15</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2670</twEndPtCnt><twPathErrCnt>19</twPathErrCnt><twMinPer>81.090</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="5" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (SLICE_X11Y13.A5), 5 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.737</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_9</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twDest><twTotPathDel>1.915</twTotPathDel><twClkSkew dest = "1.777" src = "2.475">0.698</twClkSkew><twDelConst>0.385</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_9</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="184.615">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X10Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt&lt;3&gt;</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N52</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>0.807</twRouteDel><twTotDel>1.915</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="185.000">clk_ref</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.727</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_3</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twDest><twTotPathDel>1.905</twTotPathDel><twClkSkew dest = "1.777" src = "2.475">0.698</twClkSkew><twDelConst>0.385</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_3</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="184.615">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X10Y13.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt&lt;3&gt;</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N52</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>0.797</twRouteDel><twTotDel>1.905</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="185.000">clk_ref</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.600</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_5</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twDest><twTotPathDel>1.780</twTotPathDel><twClkSkew dest = "1.777" src = "2.473">0.696</twClkSkew><twDelConst>0.385</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_5</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="184.615">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X10Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt&lt;7&gt;</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>N52</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>0.672</twRouteDel><twTotDel>1.780</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="185.000">clk_ref</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (SLICE_X11Y13.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.699</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_6</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twDest><twTotPathDel>1.879</twTotPathDel><twClkSkew dest = "1.777" src = "2.473">0.696</twClkSkew><twDelConst>0.385</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_6</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="184.615">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X10Y12.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt&lt;7&gt;</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twBEL></twPathDel><twLogDel>0.849</twLogDel><twRouteDel>1.030</twRouteDel><twTotDel>1.879</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="185.000">clk_ref</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (SLICE_X11Y13.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.439</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_8</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twDest><twTotPathDel>1.617</twTotPathDel><twClkSkew dest = "1.777" src = "2.475">0.698</twClkSkew><twDelConst>0.385</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_8</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="184.615">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X10Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt&lt;3&gt;</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y13.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twComp><twBEL>u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twBEL></twPathDel><twLogDel>0.849</twLogDel><twRouteDel>0.768</twRouteDel><twTotDel>1.617</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="185.000">clk_ref</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_sdram_pll_clk2x&quot; TS_sys_clk_pin * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (SLICE_X22Y22.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X22Y22.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y22.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;6&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;6&gt;_rt</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2 (SLICE_X21Y14.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X21Y14.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X23Y20.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.405</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X23Y20.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;3&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.052</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg&lt;3&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;2&gt;_rt</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.052</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_ref</twDestClk><twPctLog>87.2</twPctLog><twPctRoute>12.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="27"><twPinLimitBanner>Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_sdram_pll_clk2x&quot; TS_sys_clk_pin * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="28" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X0Y24.CLKBRDCLK" clockNet="clk_ref"/><twPinLimit anchorID="29" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="u_system_ctrl/u_sdram_pll/clkout2_buf/I0" logResource="u_system_ctrl/u_sdram_pll/clkout2_buf/I0" locationPin="BUFGMUX_X3Y14.I0" clockNet="u_system_ctrl/u_sdram_pll/clk2x"/><twPinLimit anchorID="30" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="u_system_ctrl/u_sdram_pll/clkout3_buf/I0" logResource="u_system_ctrl/u_sdram_pll/clkout3_buf/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="u_system_ctrl/u_sdram_pll/clk2x"/></twPinLimitRpt></twConst><twConst anchorID="31" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_u_system_ctrl_u_sdram_pll_clkfx = PERIOD TIMEGRP         &quot;u_system_ctrl_u_sdram_pll_clkfx&quot; TS_sys_clk_pin * 1.3 HIGH 50%;</twConstName><twItemCnt>5250</twItemCnt><twErrCntSetup>160</twErrCntSetup><twErrCntEndPt>160</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>594</twEndPtCnt><twPathErrCnt>163</twPathErrCnt><twMinPer>135.371</twMinPer></twConstHead><twPathRptBanner iPaths="7" iCriticalPaths="1" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12 (SLICE_X4Y22.D2), 7 paths
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.108</twSlack><twSrc BELType="RAM">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twTotPathDel>2.663</twTotPathDel><twClkSkew dest = "1.714" src = "2.418">0.704</twClkSkew><twDelConst>0.768</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="130.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X0Y24.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.012</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N205</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_sdram_vga_top/sys_data_out&lt;12&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_4</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_2_f7</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twBEL></twPathDel><twLogDel>1.461</twLogDel><twRouteDel>1.202</twRouteDel><twTotDel>2.663</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="130.768">clk_vga</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.017</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twTotPathDel>5.082</twTotPathDel><twClkSkew dest = "0.627" src = "0.623">-0.004</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y18.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.692">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X12Y18.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y24.A2</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising">2.652</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N205</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_sdram_vga_top/sys_data_out&lt;12&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_4</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_2_f7</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>3.854</twRouteDel><twTotDel>5.082</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.076">clk_vga</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.121</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twTotPathDel>4.978</twTotPathDel><twClkSkew dest = "0.627" src = "0.623">-0.004</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X12Y18.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.692">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X12Y18.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y24.A4</twSite><twDelType>net</twDelType><twFanCnt>129</twFanCnt><twDelInfo twEdge="twRising">2.548</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMD_O</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM33_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y22.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N205</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>u_sdram_vga_top/sys_data_out&lt;12&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_4</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX12_2_f7</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12</twBEL></twPathDel><twLogDel>1.228</twLogDel><twRouteDel>3.750</twRouteDel><twTotDel>4.978</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.076">clk_vga</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="1" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15 (SLICE_X8Y16.C3), 7 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.055</twSlack><twSrc BELType="RAM">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48/DP</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15</twDest><twTotPathDel>2.607</twTotPathDel><twClkSkew dest = "1.716" src = "2.423">0.707</twClkSkew><twDelConst>0.768</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48/DP</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="130.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X4Y17.B</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>u_sdram_vga_top/sys_data_out&lt;15&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_3</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_2_f7</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15</twBEL></twPathDel><twLogDel>1.529</twLogDel><twRouteDel>1.078</twRouteDel><twTotDel>2.607</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="130.768">clk_vga</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.405</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15</twDest><twTotPathDel>4.632</twTotPathDel><twClkSkew dest = "0.629" src = "0.687">0.058</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y15.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.692">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X13Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y17.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.447</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>u_sdram_vga_top/sys_data_out&lt;15&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_3</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_2_f7</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>3.525</twRouteDel><twTotDel>4.632</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.076">clk_vga</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.963</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15</twDest><twTotPathDel>4.076</twTotPathDel><twClkSkew dest = "0.629" src = "0.685">0.056</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.289</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y13.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.692">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X14Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.845</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4_1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y17.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N265</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y16.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>u_sdram_vga_top/sys_data_out&lt;15&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_3</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX15_2_f7</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_15</twBEL></twPathDel><twLogDel>1.153</twLogDel><twRouteDel>2.923</twRouteDel><twTotDel>4.076</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="23.076">clk_vga</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="4" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X9Y14.SR), 4 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.995</twSlack><twSrc BELType="FF">u_system_ctrl/delay_done</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>2.561</twTotPathDel><twClkSkew dest = "1.778" src = "2.471">0.693</twClkSkew><twDelConst>0.768</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_system_ctrl/delay_done</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="130.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X11Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_system_ctrl/delay_done</twComp><twBEL>u_system_ctrl/delay_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.980</twDelInfo><twComp>u_system_ctrl/delay_done</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>1.575</twRouteDel><twTotDel>2.561</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="130.768">clk_vga</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.942</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>2.120</twTotPathDel><twClkSkew dest = "1.778" src = "2.475">0.697</twClkSkew><twDelConst>0.384</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y13.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="115.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X11Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>1.134</twRouteDel><twTotDel>2.120</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="115.384">clk_vga</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.507</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twTotPathDel>2.068</twTotPathDel><twClkSkew dest = "1.778" src = "2.476">0.698</twClkSkew><twDelConst>0.768</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.507" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.509</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="130.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X11Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r2</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y14.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rd_load_r1</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y14.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/rst_n_rd_load_flag_OR_147_o</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y14.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>1.082</twRouteDel><twTotDel>2.068</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="130.768">clk_vga</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkfx = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_sdram_pll_clkfx&quot; TS_sys_clk_pin * 1.3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (SLICE_X12Y18.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7</twDest><twTotPathDel>0.420</twTotPathDel><twClkSkew dest = "0.042" src = "0.040">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y18.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.692">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X13Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;7&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.091</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;7&gt;_rt</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.420</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.692">clk_vga</twDestClk><twPctLog>78.3</twPctLog><twPctRoute>21.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 (SLICE_X13Y18.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y18.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.692">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X13Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;7&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y18.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.068</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y18.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count&lt;7&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_23_o_add_0_OUT_xor&lt;8&gt;11</twBEL><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.068</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.692">clk_vga</twDestClk><twPctLog>83.8</twPctLog><twPctRoute>16.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3 (SLICE_X20Y7.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.443</twSlack><twSrc BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twSrc><twDest BELType="FF">u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3</twDest><twTotPathDel>0.445</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twSrc><twDest BELType='FF'>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y7.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.692">clk_vga</twSrcClk><twPathDel><twSite>SLICE_X21Y7.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;4&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y7.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.160</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y7.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg&lt;3&gt;</twComp><twBEL>u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3</twBEL></twPathDel><twLogDel>0.285</twLogDel><twRouteDel>0.160</twRouteDel><twTotDel>0.445</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="7.692">clk_vga</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="56"><twPinLimitBanner>Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkfx = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_sdram_pll_clkfx&quot; TS_sys_clk_pin * 1.3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="57" type="MINPERIOD" name="Tbcper_I" slack="12.718" period="15.384" constraintValue="15.384" deviceLimit="2.666" freqLimit="375.094" physResource="u_system_ctrl/u_sdram_pll/clkout4_buf/I0" logResource="u_system_ctrl/u_sdram_pll/clkout4_buf/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="u_system_ctrl/u_sdram_pll/clkfx"/><twPinLimit anchorID="58" type="MINPERIOD" name="Tcp" slack="14.904" period="15.384" constraintValue="15.384" deviceLimit="0.480" freqLimit="2083.333" physResource="u_sdram_vga_top/u_lcd_top/u_lcd_driver/hcnt&lt;3&gt;/CLK" logResource="u_sdram_vga_top/u_lcd_top/u_lcd_driver/hcnt_0/CK" locationPin="SLICE_X12Y6.CLK" clockNet="clk_vga"/><twPinLimit anchorID="59" type="MINHIGHPULSE" name="Trpw" slack="14.904" period="15.384" constraintValue="7.692" deviceLimit="0.240" physResource="u_sdram_vga_top/u_lcd_top/u_lcd_driver/hcnt&lt;3&gt;/SR" logResource="u_sdram_vga_top/u_lcd_top/u_lcd_driver/hcnt_0/SR" locationPin="SLICE_X12Y6.SR" clockNet="u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/rst_n_inv1"/></twPinLimitRpt></twConst><twConst anchorID="60" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_u_system_ctrl_u_sdram_pll_clk0 = PERIOD TIMEGRP         &quot;u_system_ctrl_u_sdram_pll_clk0&quot; TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clk0 = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_sdram_pll_clk0&quot; TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="62" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN" logResource="u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="u_system_ctrl/u_pll_24M/clkin1"/><twPinLimit anchorID="63" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN" logResource="u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="u_system_ctrl/u_pll_24M/clkin1"/><twPinLimit anchorID="64" type="MINPERIOD" name="Tdcmper_CLKIN" slack="16.000" period="20.000" constraintValue="20.000" deviceLimit="4.000" freqLimit="250.000" physResource="u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN" logResource="u_system_ctrl/u_pll_24M/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="u_system_ctrl/u_pll_24M/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="65" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_u_system_ctrl_u_pll_24M_clkfx = PERIOD TIMEGRP         &quot;u_system_ctrl_u_pll_24M_clkfx&quot; TS_u_system_ctrl_u_sdram_pll_clk0 *         0.48 HIGH 50%;</twConstName><twItemCnt>1363</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>169</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>50.594</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point power_on_delay_inst/camera_pwnd_reg (SLICE_X10Y20.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.357</twSlack><twSrc BELType="FF">u_system_ctrl/delay_done</twSrc><twDest BELType="FF">power_on_delay_inst/camera_pwnd_reg</twDest><twTotPathDel>1.903</twTotPathDel><twClkSkew dest = "3.413" src = "2.471">-0.942</twClkSkew><twDelConst>1.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.509" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">1.062</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_system_ctrl/delay_done</twSrc><twDest BELType='FF'>power_on_delay_inst/camera_pwnd_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_ref</twSrcClk><twPathDel><twSite>SLICE_X11Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_system_ctrl/delay_done</twComp><twBEL>u_system_ctrl/delay_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y20.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.092</twDelInfo><twComp>u_system_ctrl/delay_done</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y20.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>power_on_delay_inst/camera_pwnd_reg</twComp><twBEL>power_on_delay_inst/camera_pwnd_reg</twBEL></twPathDel><twLogDel>0.811</twLogDel><twRouteDel>1.092</twRouteDel><twTotDel>1.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_camera</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="107" iCriticalPaths="0" sType="EndPoint">Paths for end point reg_config_inst/clock_20k_cnt_10 (SLICE_X18Y40.CIN), 107 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.875</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_10</twDest><twTotPathDel>4.210</twTotPathDel><twClkSkew dest = "0.285" src = "0.304">0.019</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.052" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.562</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;3&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_10</twBEL></twPathDel><twLogDel>1.694</twLogDel><twRouteDel>2.516</twRouteDel><twTotDel>4.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_camera</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.927</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_10</twDest><twTotPathDel>4.158</twTotPathDel><twClkSkew dest = "0.285" src = "0.304">0.019</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.052" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.562</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;1&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_10</twBEL></twPathDel><twLogDel>1.852</twLogDel><twRouteDel>2.306</twRouteDel><twTotDel>4.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_camera</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.044</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_10</twDest><twTotPathDel>4.041</twTotPathDel><twClkSkew dest = "0.285" src = "0.304">0.019</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.052" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.562</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;0&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_10</twBEL></twPathDel><twLogDel>1.876</twLogDel><twRouteDel>2.165</twRouteDel><twTotDel>4.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_camera</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="107" iCriticalPaths="0" sType="EndPoint">Paths for end point reg_config_inst/clock_20k_cnt_9 (SLICE_X18Y40.CIN), 107 paths
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.887</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_9</twDest><twTotPathDel>4.198</twTotPathDel><twClkSkew dest = "0.285" src = "0.304">0.019</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.052" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.562</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;3&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_9</twBEL></twPathDel><twLogDel>1.682</twLogDel><twRouteDel>2.516</twRouteDel><twTotDel>4.198</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_camera</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.939</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_9</twDest><twTotPathDel>4.146</twTotPathDel><twClkSkew dest = "0.285" src = "0.304">0.019</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.052" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.562</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;1&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_9</twBEL></twPathDel><twLogDel>1.840</twLogDel><twRouteDel>2.306</twRouteDel><twTotDel>4.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_camera</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.056</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_9</twDest><twTotPathDel>4.029</twTotPathDel><twClkSkew dest = "0.285" src = "0.304">0.019</twClkSkew><twDelConst>41.666</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.052" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.562</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_0</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X18Y38.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv21</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y39.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv22</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>reg_config_inst/clock_20k_cnt[15]_GND_11_o_LessThan_1_o_inv1_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y38.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;0&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;7&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y40.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_9</twBEL></twPathDel><twLogDel>1.864</twLogDel><twRouteDel>2.165</twRouteDel><twTotDel>4.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.666">clk_camera</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_system_ctrl_u_pll_24M_clkfx = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_pll_24M_clkfx&quot; TS_u_system_ctrl_u_sdram_pll_clk0 *
        0.48 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reg_config_inst/clock_20k (SLICE_X19Y39.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.479</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k</twSrc><twDest BELType="FF">reg_config_inst/clock_20k</twDest><twTotPathDel>0.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X19Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y39.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>reg_config_inst/clock_20k</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>reg_config_inst/clock_20k</twComp><twBEL>reg_config_inst/clock_20k_INV_49_o1_INV_0</twBEL><twBEL>reg_config_inst/clock_20k</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twDestClk><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reg_config_inst/clock_20k_cnt_1 (SLICE_X18Y38.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_1</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_1</twDest><twTotPathDel>0.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_1</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X18Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y38.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;3&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;1&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_cy&lt;3&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_1</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twDestClk><twPctLog>84.9</twPctLog><twPctRoute>15.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point reg_config_inst/clock_20k_cnt_9 (SLICE_X18Y40.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.511</twSlack><twSrc BELType="FF">reg_config_inst/clock_20k_cnt_9</twSrc><twDest BELType="FF">reg_config_inst/clock_20k_cnt_9</twDest><twTotPathDel>0.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>reg_config_inst/clock_20k_cnt_9</twSrc><twDest BELType='FF'>reg_config_inst/clock_20k_cnt_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twSrcClk><twPathDel><twSite>SLICE_X18Y40.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/clock_20k_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y40.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.077</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y40.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>reg_config_inst/clock_20k_cnt&lt;10&gt;</twComp><twBEL>reg_config_inst/Mcount_clock_20k_cnt_lut&lt;9&gt;</twBEL><twBEL>reg_config_inst/Mcount_clock_20k_cnt_xor&lt;10&gt;</twBEL><twBEL>reg_config_inst/clock_20k_cnt_9</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.077</twRouteDel><twTotDel>0.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_camera</twDestClk><twPctLog>84.9</twPctLog><twPctRoute>15.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_u_system_ctrl_u_pll_24M_clkfx = PERIOD TIMEGRP
        &quot;u_system_ctrl_u_pll_24M_clkfx&quot; TS_u_system_ctrl_u_sdram_pll_clk0 *
        0.48 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Tbcper_I" slack="39.000" period="41.666" constraintValue="41.666" deviceLimit="2.666" freqLimit="375.094" physResource="u_system_ctrl/u_pll_24M/clkout1_buf/I0" logResource="u_system_ctrl/u_pll_24M/clkout1_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="u_system_ctrl/u_pll_24M/clkfx"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="41.186" period="41.666" constraintValue="41.666" deviceLimit="0.480" freqLimit="2083.333" physResource="power_on_delay_inst/cnt2&lt;3&gt;/CLK" logResource="power_on_delay_inst/cnt2_0/CK" locationPin="SLICE_X16Y34.CLK" clockNet="clk_camera"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tcp" slack="41.186" period="41.666" constraintValue="41.666" deviceLimit="0.480" freqLimit="2083.333" physResource="power_on_delay_inst/cnt2&lt;3&gt;/CLK" logResource="power_on_delay_inst/cnt2_1/CK" locationPin="SLICE_X16Y34.CLK" clockNet="clk_camera"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="90"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="175.982" errors="0" errorRollup="176" items="0" itemsRollup="20326"/><twConstRollup name="TS_u_system_ctrl_u_sdram_pll_clk2x" fullName="TS_u_system_ctrl_u_sdram_pll_clk2x = PERIOD TIMEGRP         &quot;u_system_ctrl_u_sdram_pll_clk2x&quot; TS_sys_clk_pin * 2 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="81.090" actualRollup="N/A" errors="15" errorRollup="0" items="13713" itemsRollup="0"/><twConstRollup name="TS_u_system_ctrl_u_sdram_pll_clkfx" fullName="TS_u_system_ctrl_u_sdram_pll_clkfx = PERIOD TIMEGRP         &quot;u_system_ctrl_u_sdram_pll_clkfx&quot; TS_sys_clk_pin * 1.3 HIGH 50%;" type="child" depth="1" requirement="15.385" prefType="period" actual="135.371" actualRollup="N/A" errors="160" errorRollup="0" items="5250" itemsRollup="0"/><twConstRollup name="TS_u_system_ctrl_u_sdram_pll_clk0" fullName="TS_u_system_ctrl_u_sdram_pll_clk0 = PERIOD TIMEGRP         &quot;u_system_ctrl_u_sdram_pll_clk0&quot; TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="8.000" actualRollup="24.285" errors="0" errorRollup="1" items="0" itemsRollup="1363"/><twConstRollup name="TS_u_system_ctrl_u_pll_24M_clkfx" fullName="TS_u_system_ctrl_u_pll_24M_clkfx = PERIOD TIMEGRP         &quot;u_system_ctrl_u_pll_24M_clkfx&quot; TS_u_system_ctrl_u_sdram_pll_clk0 *         0.48 HIGH 50%;" type="child" depth="2" requirement="41.667" prefType="period" actual="50.594" actualRollup="N/A" errors="1" errorRollup="0" items="1363" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="91">3</twUnmetConstCnt><twDataSheet anchorID="92" twNameLen="15"><twClk2SUList anchorID="93" twDestWidth="5"><twDest>CLOCK</twDest><twClk2SU><twSrc>CLOCK</twSrc><twRiseRise>9.071</twRiseRise><twFallRise>4.164</twFallRise><twRiseFall>7.189</twRiseFall><twFallFall>6.575</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="94"><twErrCnt>176</twErrCnt><twScore>434528</twScore><twSetupScore>434528</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>20326</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3552</twConnCnt></twConstCov><twStats anchorID="95"><twMinPer>135.371</twMinPer><twFootnote number="1" /><twMaxFreq>7.387</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Dec 07 21:46:30 2016 </twTimestamp></twFoot><twClientInfo anchorID="96"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 232 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
