
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-V6FS948

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

Modified Files: 5
FID:  path (prevtimestamp, timestamp)
60       C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v (2025-04-08 13:54:22, 2025-04-08 14:01:56)
61       C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (2025-04-08 13:54:23, 2025-04-08 14:01:56)
62       C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56)
63       C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v (2025-04-08 13:54:20, 2025-04-08 14:01:54)
64       C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v (2025-04-08 13:54:20, 2025-04-08 14:01:53)

*******************************************************************
Modules that may have changed as a result of file changes: 13
MID:  lib.cell.view
0        work.CoreResetP.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
1        work.MSS_025.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v (2025-04-08 13:54:20, 2025-04-08 14:01:54) <-- (may instantiate this module)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS_syn.v (2025-04-08 13:54:20, 2025-04-08 14:01:53) <-- (module definition)
2        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
3        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
4        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
5        work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
6        work.XTLOSC.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
7        work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
8        work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
11       work.testeISP_sb.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (module definition)
12       work.testeISP_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\CCC_0\testeISP_sb_CCC_0_FCCC.v (2025-04-08 13:54:22, 2025-04-08 14:01:56) <-- (module definition)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
13       work.testeISP_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\FABOSC_0\testeISP_sb_FABOSC_0_OSC.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (module definition)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
14       work.testeISP_sb_MSS.verilog may have changed because the following files changed:
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb\testeISP_sb.v (2025-04-08 13:54:23, 2025-04-08 14:01:56) <-- (may instantiate this module)
                        C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP_sb_MSS\testeISP_sb_MSS.v (2025-04-08 13:54:20, 2025-04-08 14:01:54) <-- (module definition)

*******************************************************************
Unmodified files: 9
FID:  path (timestamp)
15       C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v (2024-01-04 13:11:02)
16       C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v (2024-01-04 13:04:40)
17       C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_objects.v (2024-01-04 13:04:40)
18       C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\scemi_pipes.svh (2024-01-04 13:04:40)
19       C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\umr_capim.v (2024-01-04 13:08:34)
56       C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2024-09-10 15:44:31)
57       C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2024-09-10 15:44:31)
58       C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2024-09-10 15:44:32)
59       C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\component\work\testeISP\testeISP.v (2025-04-08 13:50:21)

*******************************************************************
Unchanged modules: 1
MID:  lib.cell.view
10       work.testeISP.verilog
