library verilog;
use verilog.vl_types.all;
entity counter is
    port(
        clk             : in     vl_logic;
        reset           : in     vl_logic;
        count_to        : in     vl_logic_vector(26 downto 0);
        ready           : out    vl_logic
    );
end counter;
