design_1_axi_traffic_gen_1_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_traffic_gen_1_0/design_1_axi_traffic_gen_1_0_sim_netlist.vhdl,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_ila_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.vhd,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_sim_netlist.vhdl,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_rst_clk_wiz_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
SINE_RAM_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/fff2/hdl/SINE_RAM_v1_0_S00_AXI.vhd,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
SINE_RAM_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/fff2/hdl/SINE_RAM_v1_0.vhd,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_SINE_RAM_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_SINE_RAM_0_1/sim/design_1_SINE_RAM_0_1.vhd,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
Dientes_de_sierra.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/ea89/Dientes_de_sierra.srcs/sources_1/new/Dientes_de_sierra.vhd,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_Dientes_de_sierra_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_Dientes_de_sierra_0_0/sim/design_1_Dientes_de_sierra_0_0.vhd,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_ila_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_1_0/sim/design_1_ila_1_0.vhd,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/c968/hdl/verilog"incdir="../../../../SINE.srcs/sources_1/bd/design_1/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
