{"vcs1":{"timestamp_begin":1683252471.606680295, "rt":0.50, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1683252472.168107187, "rt":0.40, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1683252472.623575134, "rt":0.20, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683252471.313357967}
{"VCS_COMP_START_TIME": 1683252471.313357967}
{"VCS_COMP_END_TIME": 1683252472.918018976}
{"VCS_USER_OPTIONS": "+lint=all -sverilog TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 339820}}
{"stitch_vcselab": {"peak_mem": 222616}}
