#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  3 22:24:48 2019
# Process ID: 14772
# Current directory: C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10644 C:\Users\sinow\Documents\ELC363-Lab\project_5 NNNNEw\project_5.xpr
# Log file: C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/vivado.log
# Journal file: C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 727.781 ; gain = 96.363
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 166
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 760.621 ; gain = 9.645
save_wave_config {C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}}
set_property xsim.view {{C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -view {{C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 30 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 164
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 796.781 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 796.781 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 796.781 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 164
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 796.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'REG_DATA2' on this module [C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v:137]
ERROR: [VRFC 10-3180] cannot find port 'REG_DATA1' on this module [C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v:135]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 800.816 ; gain = 4.035
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -view {{C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 155
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 800.816 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 800.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -view {{C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}
WARNING: Simulation object /CPU_TEST/data_memory_out was not found in the design.
WARNING: Simulation object /CPU_TEST/CONTROL_REG2LOC was not found in the design.
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 155
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 800.816 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 800.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 155
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 800.816 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 800.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 132
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 800.816 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 800.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 809.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 121
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 809.762 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 809.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_project C:/Users/sinow/Documents/ELC363-Lab/Lab4/Lab_4/Lab_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 813.617 ; gain = 3.855
update_compile_order -fileset sources_1
close_project
open_project C:/Users/sinow/Documents/ELC363-Lab/Lab4/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 826.770 ; gain = 13.152
update_compile_order -fileset sources_1
current_project project_5
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 826.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 112
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 826.770 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 826.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 859.879 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 859.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 112
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 859.879 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 859.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 859.879 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 112
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 859.879 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 859.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_project project_4
close_project
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 871.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 112
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 871.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 871.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 871.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 66
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 871.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 871.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 64
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 871.047 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 871.047 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 64
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 881.816 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 881.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 63
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 881.816 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 881.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 881.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 63
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 881.816 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 881.816 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 884.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 884.484 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 884.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 884.484 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 63
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 884.484 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 884.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_TEST_behav -key {Behavioral:sim_1:Functional:CPU_TEST} -tclbatch {CPU_TEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source CPU_TEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_TEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 957.625 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_TEST' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim/IM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_TEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sources_1/new/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_TEST
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.sim/sim_1/behav/xsim'
"xelab -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4a2bc89d6f8f4308a3dc01651cca59cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TEST_behav xil_defaultlib.CPU_TEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.CPU_TEST
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 10 ns : File "C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/project_5.srcs/sim_1/new/CPU_TEST.v" Line 63
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 984.168 ; gain = 0.000
save_wave_config {C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}}
WARNING: [filemgmt 56-12] File 'C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg' cannot be added to the project because it already exists in the project, skipping this file
set_property xsim.view {{C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg} {C:/Users/sinow/Documents/ELC363-Lab/project_5 NNNNEw/CPU_TEST_behav.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 986.633 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 20:16:27 2019...
