--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue May 17 22:45:21 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets synch_rst_c_derived_9]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets lcd_dataTrue_commandFalse_i_N_146_derived_3]
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 997.116ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1J     CK             i2740  (from lcd_dataTrue_commandFalse_i_N_146_derived_3 +)
   Destination:    FD1S1J     D              i2740  (to lcd_dataTrue_commandFalse_i_N_146_derived_3 +)

   Delay:                   2.738ns  (31.1% logic, 68.9% route), 2 logic levels.

 Constraint Details:

      2.738ns data_path i2740 to i2740 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 997.116ns

 Path Details: i2740 to i2740

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              i2740 (from lcd_dataTrue_commandFalse_i_N_146_derived_3)
Route         3   e 1.099                                  lcd_wr_c
LUT4        ---     0.448              D to Z              i18_4_lut_4_lut
Route         1   e 0.788                                  lcd_wr_N_7
                  --------
                    2.738  (31.1% logic, 68.9% route), 2 logic levels.


Passed:  The following path meets requirements by 998.663ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1I     CK             i2758  (from lcd_dataTrue_commandFalse_i_N_146_derived_3 +)
   Destination:    FD1S1I     D              i2761  (to lcd_dataTrue_commandFalse_i_N_146_derived_3 +)

   Delay:                   1.191ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      1.191ns data_path i2758 to i2761 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 998.663ns

 Path Details: i2758 to i2761

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              i2758 (from lcd_dataTrue_commandFalse_i_N_146_derived_3)
Route         1   e 0.788                                  lcd_dataTrue_commandFalse_i
                  --------
                    1.191  (33.8% logic, 66.2% route), 1 logic levels.

Report: 2.884 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets PS_lcd_state[1]_derived_3]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk133]
            3130 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.365ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             PS_lcd_state_i0_i2  (from clk133 +)
   Destination:    FD1P3AX    SP             PS_lcd_state_i0_i3  (to clk133 +)

   Delay:                  10.376ns  (40.2% logic, 59.8% route), 16 logic levels.

 Constraint Details:

     10.376ns data_path PS_lcd_state_i0_i2 to PS_lcd_state_i0_i3 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 989.365ns

 Path Details: PS_lcd_state_i0_i2 to PS_lcd_state_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PS_lcd_state_i0_i2 (from clk133)
Route        27   e 1.743                                  PS_lcd_state[2]
LUT4        ---     0.448              C to Z              i1_2_lut_rep_30_3_lut
Route         8   e 1.287                                  n6699
LUT4        ---     0.448              B to Z              i1_2_lut_4_lut
Route         2   e 0.954                                  waitcounter[0]
A1_TO_FCO   ---     0.752           B[2] to COUT           sub_713_add_2_1
Route         1   e 0.020                                  n5693
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_3
Route         1   e 0.020                                  n5694
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_5
Route         1   e 0.020                                  n5695
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_7
Route         1   e 0.020                                  n5696
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_9
Route         1   e 0.020                                  n5697
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_11
Route         1   e 0.020                                  n5698
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_13
Route         1   e 0.020                                  n5699
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_15
Route         1   e 0.020                                  n5700
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_17
Route         1   e 0.020                                  n5701
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_19
Route         1   e 0.020                                  n5702
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_21
Route         1   e 0.020                                  n5703
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_23
Route         1   e 0.020                                  n5704
FCI_TO_F    ---     0.544            CIN to S[2]           sub_713_add_2_25
Route        28   e 1.984                                  clk133_enable_4
                  --------
                   10.376  (40.2% logic, 59.8% route), 16 logic levels.


Passed:  The following path meets requirements by 989.365ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             PS_lcd_state_i0_i2  (from clk133 +)
   Destination:    FD1P3AX    SP             PS_lcd_state_i0_i2  (to clk133 +)

   Delay:                  10.376ns  (40.2% logic, 59.8% route), 16 logic levels.

 Constraint Details:

     10.376ns data_path PS_lcd_state_i0_i2 to PS_lcd_state_i0_i2 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 989.365ns

 Path Details: PS_lcd_state_i0_i2 to PS_lcd_state_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PS_lcd_state_i0_i2 (from clk133)
Route        27   e 1.743                                  PS_lcd_state[2]
LUT4        ---     0.448              C to Z              i1_2_lut_rep_30_3_lut
Route         8   e 1.287                                  n6699
LUT4        ---     0.448              B to Z              i1_2_lut_4_lut
Route         2   e 0.954                                  waitcounter[0]
A1_TO_FCO   ---     0.752           B[2] to COUT           sub_713_add_2_1
Route         1   e 0.020                                  n5693
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_3
Route         1   e 0.020                                  n5694
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_5
Route         1   e 0.020                                  n5695
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_7
Route         1   e 0.020                                  n5696
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_9
Route         1   e 0.020                                  n5697
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_11
Route         1   e 0.020                                  n5698
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_13
Route         1   e 0.020                                  n5699
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_15
Route         1   e 0.020                                  n5700
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_17
Route         1   e 0.020                                  n5701
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_19
Route         1   e 0.020                                  n5702
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_21
Route         1   e 0.020                                  n5703
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_23
Route         1   e 0.020                                  n5704
FCI_TO_F    ---     0.544            CIN to S[2]           sub_713_add_2_25
Route        28   e 1.984                                  clk133_enable_4
                  --------
                   10.376  (40.2% logic, 59.8% route), 16 logic levels.


Passed:  The following path meets requirements by 989.365ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             PS_lcd_state_i0_i2  (from clk133 +)
   Destination:    FD1P3AX    SP             PS_lcd_state_i0_i1  (to clk133 +)

   Delay:                  10.376ns  (40.2% logic, 59.8% route), 16 logic levels.

 Constraint Details:

     10.376ns data_path PS_lcd_state_i0_i2 to PS_lcd_state_i0_i1 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 989.365ns

 Path Details: PS_lcd_state_i0_i2 to PS_lcd_state_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PS_lcd_state_i0_i2 (from clk133)
Route        27   e 1.743                                  PS_lcd_state[2]
LUT4        ---     0.448              C to Z              i1_2_lut_rep_30_3_lut
Route         8   e 1.287                                  n6699
LUT4        ---     0.448              B to Z              i1_2_lut_4_lut
Route         2   e 0.954                                  waitcounter[0]
A1_TO_FCO   ---     0.752           B[2] to COUT           sub_713_add_2_1
Route         1   e 0.020                                  n5693
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_3
Route         1   e 0.020                                  n5694
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_5
Route         1   e 0.020                                  n5695
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_7
Route         1   e 0.020                                  n5696
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_9
Route         1   e 0.020                                  n5697
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_11
Route         1   e 0.020                                  n5698
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_13
Route         1   e 0.020                                  n5699
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_15
Route         1   e 0.020                                  n5700
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_17
Route         1   e 0.020                                  n5701
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_19
Route         1   e 0.020                                  n5702
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_21
Route         1   e 0.020                                  n5703
FCI_TO_FCO  ---     0.143            CIN to COUT           sub_713_add_2_23
Route         1   e 0.020                                  n5704
FCI_TO_F    ---     0.544            CIN to S[2]           sub_713_add_2_25
Route        28   e 1.984                                  clk133_enable_4
                  --------
                   10.376  (40.2% logic, 59.8% route), 16 logic levels.

Report: 10.635 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets synch_rst_c_derived_9]   |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets                          |             |             |
lcd_dataTrue_commandFalse_i_N_146_derive|             |             |
d_3]                                    |  1000.000 ns|     2.884 ns|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets                          |             |             |
PS_lcd_state[1]_derived_3]              |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk133]                  |  1000.000 ns|    10.635 ns|    16  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  3133 paths, 150 nets, and 361 connections (61.8% coverage)


Peak memory: 81256448 bytes, TRCE: 5861376 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
