
---------- Begin Simulation Statistics ----------
final_tick                                   59266000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192185                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707600                       # Number of bytes of host memory used
host_op_rate                                   219249                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              868207263                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       13101                       # Number of instructions simulated
sim_ops                                         14963                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000059                       # Number of seconds simulated
sim_ticks                                    59266000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             22.324247                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                     778                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3485                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               514                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2923                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                115                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             255                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              140                       # Number of indirect misses.
system.cpu.branchPred.lookups                    4231                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     349                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       13101                       # Number of instructions committed
system.cpu.committedOps                         14963                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.523777                       # CPI: cycles per instruction
system.cpu.discardedOps                          1702                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              11199                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              2839                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             1380                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           38287                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.221054                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            59266                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   10379     69.36%     69.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                     45      0.30%     69.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.67% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2468     16.49%     86.16% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2071     13.84%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    14963                       # Class of committed instruction
system.cpu.tickCycles                           20979                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           490                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          663                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                429                       # Transaction distribution
system.membus.trans_dist::ReadExReq                61                       # Transaction distribution
system.membus.trans_dist::ReadExResp               61                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           429                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        31360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               490                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     490    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 490                       # Request fanout histogram
system.membus.respLayer1.occupancy            2605750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              490000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               485                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           28                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           56                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               66                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              66                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           360                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        14016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  40640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              551                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038113                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.191642                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    530     96.19%     96.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     21      3.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                551                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             831000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            574998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1080000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   45                       # number of demand (read+write) hits
system.l2.demand_hits::total                       59                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data                  45                       # number of overall hits
system.l2.overall_hits::total                      59                       # number of overall hits
system.l2.demand_misses::.cpu.inst                346                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                146                       # number of demand (read+write) misses
system.l2.demand_misses::total                    492                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               346                       # number of overall misses
system.l2.overall_misses::.cpu.data               146                       # number of overall misses
system.l2.overall_misses::total                   492                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33336000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     14547000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         47883000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33336000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     14547000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        47883000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              191                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  551                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             191                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 551                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.961111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.764398                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892922                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.961111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.764398                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892922                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96346.820809                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99636.986301                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97323.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96346.820809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99636.986301                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97323.170732                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              490                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26416000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     11491000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     37907000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26416000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     11491000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     37907000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.961111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.753927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.889292                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.961111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.753927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.889292                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76346.820809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79798.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77361.224490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76346.820809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79798.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77361.224490                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           28                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               28                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           28                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           28                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  61                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6153000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6153000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            66                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                66                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.924242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.924242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100868.852459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100868.852459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4933000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4933000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.924242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.924242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80868.852459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80868.852459                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33336000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33336000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            360                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.961111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.961111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96346.820809                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96346.820809                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26416000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26416000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.961111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76346.820809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76346.820809                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            40                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                40                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           85                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              85                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8394000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8394000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.680000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.680000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 98752.941176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98752.941176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           83                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           83                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6558000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6558000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.664000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.664000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79012.048193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79012.048193                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   271.209702                       # Cycle average of tags in use
system.l2.tags.total_refs                         653                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       490                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.332653                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       184.241591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        86.968111                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.033107                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           490                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          426                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.059814                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1800                       # Number of tag accesses
system.l2.tags.data_accesses                     1800                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          22144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 490                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         373637499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         155502312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             529139810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    373637499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        373637499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        373637499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        155502312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            529139810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000553500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 994                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3567750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                12755250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7281.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26031.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      383                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   490                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           99                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.959596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   208.502716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.310530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           20     20.20%     20.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           36     36.36%     56.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           13     13.13%     69.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11     11.11%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      5.05%     85.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      2.02%     87.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      6.06%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      6.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           99                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  31360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   31360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       529.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    529.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      59156000                       # Total gap between requests
system.mem_ctrls.avgGap                     120726.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        22144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 373637498.734518945217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 155502311.612054139376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8660750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4094500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25031.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28434.03                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               174570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1999200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         23558670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2919360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           33304140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.943441                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      7407000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     50039000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               414120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1499400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4302480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         25675080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1137120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           33229335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.681251                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2736750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     54709250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        59266000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4257                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4257                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4257                       # number of overall hits
system.cpu.icache.overall_hits::total            4257                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          360                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            360                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          360                       # number of overall misses
system.cpu.icache.overall_misses::total           360                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35448000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35448000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35448000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35448000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4617                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4617                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4617                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4617                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.077973                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.077973                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.077973                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.077973                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98466.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98466.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98466.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98466.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           56                       # number of writebacks
system.cpu.icache.writebacks::total                56                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          360                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          360                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          360                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          360                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34728000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34728000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.077973                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.077973                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.077973                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.077973                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96466.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96466.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96466.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96466.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     56                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4257                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4257                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          360                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           360                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35448000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35448000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.077973                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.077973                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98466.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98466.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          360                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34728000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34728000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.077973                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.077973                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96466.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96466.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           171.548580                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4617                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               360                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.825000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   171.548580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.167528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.167528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4977                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4977                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         4410                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4410                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4421                       # number of overall hits
system.cpu.dcache.overall_hits::total            4421                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          228                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            228                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          253                       # number of overall misses
system.cpu.dcache.overall_misses::total           253                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19898000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19898000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19898000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19898000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054129                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054129                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87271.929825                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87271.929825                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78648.221344                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78648.221344                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           28                       # number of writebacks
system.cpu.dcache.writebacks::total                28                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           55                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          190                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          190                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14830000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16224000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16224000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.040650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.040650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85722.543353                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85722.543353                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85389.473684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85389.473684                       # average overall mshr miss latency
system.cpu.dcache.replacements                     56                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2498                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9365000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9365000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78041.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78041.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          109                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.041635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041635                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76963.302752                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76963.302752                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10533000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10533000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.053465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.053465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 97527.777778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97527.777778                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6441000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6441000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100640.625000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100640.625000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           11                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            11                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.694444                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.694444                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1394000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1394000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.472222                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.472222                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        82000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        82000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            84.018781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4647                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               191                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.329843                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    84.018781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.164099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.164099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.263672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4901                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4901                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     59266000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
