
        *** MVPGPU-Sim Simulator Version 0.0.1  [build gpgpu-sim_git-commit-1dd8fa5e36bc8ce17865b0f0fd79af4fa1012f6f_modified_3.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: setting debug level to 0
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by MVPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   25 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int          3,3,3,3,3,3 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          3,3,3,3,3,3 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp          3,3,3,3,3,3 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_ldst                1,1,1 # Opcode latencies for load load <>Default 1
-ptx_opcode_latency_sfu                    6 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,1,1 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp          1,1,1,1,1,1 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,1,1,1,1,1 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_ldst                0,0,0 # Opcode initiation intervals for load load <>Default 1
-ptx_opcode_initiation_sfu                    1 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                    1 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline               512:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-mvpgpu_n_threads_per_sp_and_warp_size               512:32 # stream processor pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-mvpgpu_cache:l1i    N:64:128:4,L:R:f:N:L,A:256:32,8:4,128 # sp L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-mvpgpu_cache:l1d    N:64:128:4,L:B:m:N:L,A:256:32,16:0,128 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq> | none}
-mvpgpu_l1d_banks                       8 # The number of L1D cache banks
-mvpgpu_l1i_banks                       8 # The number of L1I cache banks
-gpgpu_l1d_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1d_banks_hashing_function                    0 # l1 banks hashing function
-mvpgpu_l1d_latency                     0 # L1 Hit Latency
-mvpgpu_l1d_read_latency                    0 # L1 Read Hit Latency
-mvpgpu_l1d_write_latency                    0 # L1 Write Hit Latency
-mvpgpu_l1d_perfect_hit                    1 # L1 Hit Perfect
-gpgpu_smem_latency                     3 # smem Latency
-mvpgpu_cache:l1dPrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-mvpgpu_cache:l1dPrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-mvpgpu_sp_registers                65536 # Number of registers per SM. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-mvpgpu_num_block_per_sp                    1 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                       1 # number of processing clusters
-mvpgpu_n_gpc                           4 # number of processing clusters
-mvpgpu_n_tpc_per_gpc                    1 # number of TPC clusters per GPC
-gpgpu_n_cores_per_cluster                    8 # number of simd cores per cluster
-mvpgpu_n_sm_per_tpc                    8 # number of sm per TPC
-mvpgpu_n_sp_per_sm                     4 # number of sp per SM
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-mvpgpu_n_pa_per_gpc                    2 # number of pa in mvpgpu
-mvpgpu_n_rast_per_gpc                    2 # number of rast in mvpgpu
-mvpgpu_n_tex_per_tpc                    1 # number of texture per tpc
-mvpgpu_n_rop_per_tpc                    1 # number of rop per tpc
-mvpgpu_stack_size_per_thread                 1024 # the size of stack per thread
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-mvpgpu_local_mem_size               524288 # Size of local memory per shader core (default 32kB)
-mvpgpu_bank_stack_size                 4096 # Size of stack in the local memory of mvp in each shader core (default 1024)
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-mvpgpu_local_mem_num_banks                   32 # Number of banks in the local memory of mvp in each shader core (default 8)
-mvpgpu_local_mem_read_cycle                    1 # Number of cycle to read in the local memory of mvp in each sp (default 1)
-mvpgpu_local_mem_write_cycle                    1 # Number of cycle to write in the local memory of mvp in each sp (default 1)
-mvpgpu_local_mem_stats_file /logs/local_mem_%d.log # the file to track and dump local mem statistics.
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                   32 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                   32 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                   32 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   15 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_sm                    1 # Number of warp schedulers per core
-mvpgpu_num_sched_per_sp                    1 # Number of warp schedulers per SP
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    0 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 1,1,1,1,1,1,1,1,1,1,1,1,1,0,0 # Pipeline widths IS_RF_SP,IS_RF_DP,IS_RF_INT,IS_RF_SFU,IS_RF_MEM,RF_EX_SP,RF_EX_DP,RF_EX_INT,RF_EX_SFU,RF_EX_MEM,EX_WB,IS_RF_TENSOR_CORE,RF_EX_TENSOR_CORE
-mvpgpu_pipeline_widths 1,1,1,1,1,1,1,1,1,1,1,1,1,0,0 # Pipeline widths FE_DE, IS_RF_SP,IS_RF_DP,IS_RF_INT,IS_RF_SFU,IS_RF_MEM,RF_EX_SP,RF_EX_DP,RF_EX_INT,RF_EX_SFU,RF_EX_MEM,EX_WB,IS_RF_TENSOR_CORE,RF_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_fp32_units_per_sp                    1 # Number of SP units (default=1)
-gpgpu_num_fp64_units_per_sp                    0 # Number of DP units (default=0)
-gpgpu_num_int32_units_per_sp                    1 # Number of INT units (default=0)
-gpgpu_num_sfu_units_per_sp                    1 # Number of SF units (default=1)
-mvpgpu_num_ldst_units_per_sp                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units_per_sp                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                     thdc # Scheduler configuration: < lrr | gto | two_level_active | thdc > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see stream_processor.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    2 # the number of fetched intruction per warp each cycle
-mvpgpu-thdc-hthread                    1 # the number of fetched thread each cycle
-mvpgpu-thdc-vthread                    8 # the number of fetched hthread per SP each thdc scheduler
-mvpgpu-thdc-hthread                    1 # the number of fetched warps each cycle
-gpgpu_reg_file_port_throughput                   32 # the number ports of the register file
-gpu_sim_cycle_per_triangle                 4078 # Number of cycle for assembling one triangle
-gpu_sim_cycle_per_line                  100 # Number of cycle for assembling one line
-gpu_sim_cycle_per_point                  100 # Number of cycle for assembling one point
-gpu_sim_cycle_rop                     20 # Number of cycle for rendering output
-gpu_sim_cycle_raster                   20 # Number of cycle for rastering
-g_triangle_preservation                    0 # triangle preservation algorithm
-mvpgpu_instrunction_size                    4 # isa instruction size
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<RF_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<RF_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<RF_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<RF_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<RF_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<RF_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<RF_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<RF_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (default)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               1 # Use a ideal L2 cache that always hit
-mvpgpu_cache:l2d    N:256:128:8,L:B:m:W:L,A:128:32,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-mvpgpu_cache:l2d_texture_only                    0 # L2 cache used for texture only
-mvpgpu_n_mem                          32 # number of memory modules (e.g. memory controllers) in gpu
-mvpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-mvpgpu_memfetch_file   /logs/memfetch.log # the file to track and display mem fetch latency statistics.
-mvpgpu_cache_stats_file /logs/cache_stats.log # the file to track and display cache statistics.
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                    1 # ROP queue latency (default 85)
-dram_latency                           1 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                    50 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-mvpgpu_clock_domains 1500.0:1500.0:1500.0:3500.0:1000.0:1000.0:1000.0:1000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>:<pa_clock>:<rop_clock>:<raster_clock>:<texture_clock>}
-mvpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     1 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components    WARP_SCHEDULER,SCOREBOARD # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename logs/gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00         high:13 low:8
addr_dec_mask[BK]    = 00000000000e0080         high:20 low:7
addr_dec_mask[ROW]   = 00000001fff00000         high:33 low:20
addr_dec_mask[COL]   = 000000000001e07f         high:17 low:0
addr_dec_mask[BURST] = 000000000000001f         high:5 low:0
sub_partition_id_mask = 0000000000000080
MVPGPU-Sim uArch: clock freqs: core:1500000000.000000;icnt:1500000000.000000;l2:1500000000.000000;dram:3500000000.000000
MVPGPU-Sim uArch: graphics clock freqs: pa:1000000000.000000;rop:1000000000.000000;raster:1000000000.000000;texture:1000000000.000000
MVPGPU-Sim uArch: clock periods: core:0.00000000066666666667;icnt:0.00000000066666666667;l2:0.00000000066666666667;dram:0.00000000028571428571
MVPGPU-Sim uArch: graphics clock periods: pa:0.00000000100000000000;rop:0.00000000100000000000;raster:0.00000000100000000000;texture:0.00000000100000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim OpenCL API: Warning (clCreateCommandQueue:1322) ** assuming device_id is in context
self exe links to: /home/user/liuyonggang/repo/mvpgpu-sim/test/hello
MVPGPU-Sim OpenCL API: compiling OpenCL kernels...
GPGPU-Sim OpenCL API: OpenCL wrapper command line 'clang-7 -x cl -emit-llvm -S -cl-std=CL1.2 -Xclang -finclude-default-header /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello -o /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.ll '
GPGPU-Sim OpenCL API: OpenCL wrapper command line 'llvm-as /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.ll -o /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.bc'
GPGPU-Sim OpenCL API: OpenCL wrapper command line 'llc -march=mvp /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.bc -o /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s'
/home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:0 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:0 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:0 =>    (ptx_parser.cc:77) init_directive_state












 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:7 =>    (ptx_parser.cc:154) start_function
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:7 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:7 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:7 =>    (ptx_parser.cc:77) init_directive_state


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:8 =>    (ptx_parser.cc:166) add_function_name square (entrypoint)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:8 =>    (ptx_parser.cc:704) add_label
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:8 =>    (ptx_parser.cc:284) add_instruction: <label>
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:8 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:8 =>    (ptx_parser.cc:77) init_directive_state


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:9 =>    (ptx_parser.cc:197) add_directive
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:9 =>    (ptx_parser.cc:77) init_directive_state


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:10 =>    (ptx_parser.cc:197) add_directive
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:10 =>    (ptx_parser.cc:77) init_directive_state


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:11 =>    (ptx_parser.cc:197) add_directive
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:11 =>    (ptx_parser.cc:77) init_directive_state




 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 =>    (ptx_parser.cc:716) add_opcode: sub
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 =>    (ptx_parser.cc:364) add_identifier "$zero" (0)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 =>    (ptx_parser.cc:364) add_identifier "$zero" (1)
MVPGPU-Sim PTX: Warning $zero was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:364) add_identifier "$zero" (2)
MVPGPU-Sim PTX: Warning $zero was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:284) add_instruction: sub
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:716) add_opcode: add
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:684) add_scalar_type_spec "S16_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:364) add_identifier "$sp" (3)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:364) add_identifier "$sp" (4)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 =>    (ptx_parser.cc:969) add_literal_int


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:284) add_instruction: add
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:716) add_opcode: st
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:684) add_scalar_type_spec "B32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:364) add_identifier "$ra" (5)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:969) add_literal_int
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:364) add_identifier "$sp" (6)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:284) add_instruction: st
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:716) add_opcode: st
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:684) add_scalar_type_spec "B32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:364) add_identifier "$6" (7)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:969) add_literal_int
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:364) add_identifier "$sp" (8)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:16 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:284) add_instruction: st
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:716) add_opcode: st
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:684) add_scalar_type_spec "B32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:364) add_identifier "$5" (9)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:969) add_literal_int
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:364) add_identifier "$sp" (10)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:17 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:284) add_instruction: st
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:716) add_opcode: st
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:684) add_scalar_type_spec "B32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:364) add_identifier "$4" (11)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:969) add_literal_int
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:364) add_identifier "$sp" (12)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:284) add_instruction: st
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:716) add_opcode: add
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:684) add_scalar_type_spec "S16_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:364) add_identifier "$4" (13)
MVPGPU-Sim PTX: Warning $4 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:364) add_identifier "$zero" (14)
MVPGPU-Sim PTX: Warning $zero was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:19 =>    (ptx_parser.cc:969) add_literal_int


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:20 =>    (ptx_parser.cc:284) add_instruction: add
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:20 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:20 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:20 =>    (ptx_parser.cc:716) add_opcode: jplnk
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:20 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:20 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:20 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:364) add_identifier "_Z13get_global_idj" (15)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:284) add_instruction: jplnk
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:716) add_opcode: fadd
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:684) add_scalar_type_spec "F32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=F32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:364) add_identifier "$3" (16)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:364) add_identifier "$zero" (17)
MVPGPU-Sim PTX: Warning $zero was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:364) add_identifier "$zero" (18)
MVPGPU-Sim PTX: Warning $zero was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:284) add_instruction: fadd
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:716) add_opcode: ld
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:684) add_scalar_type_spec "B32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:364) add_identifier "$4" (19)
MVPGPU-Sim PTX: Warning $4 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:969) add_literal_int
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:364) add_identifier "$sp" (20)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:22 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:284) add_instruction: ld
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:716) add_opcode: setlt
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:684) add_scalar_type_spec "U32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:364) add_identifier "$4" (21)
MVPGPU-Sim PTX: Warning $4 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:364) add_identifier "$2" (22)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:364) add_identifier "$4" (23)
MVPGPU-Sim PTX: Warning $4 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:284) add_instruction: setlt
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:716) add_opcode: beq
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:364) add_identifier "$4" (24)
MVPGPU-Sim PTX: Warning $4 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:364) add_identifier "$zero" (25)
MVPGPU-Sim PTX: Warning $zero was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:364) add_identifier ".LBB0_2" (26)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:24 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:25 =>    (ptx_parser.cc:284) add_instruction: beq
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:25 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:25 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:25 =>    (ptx_parser.cc:716) add_opcode: jp
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:25 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:25 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:25 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:25 =>    (ptx_parser.cc:364) add_identifier ".LBB0_1" (27)
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:25 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:26 =>    (ptx_parser.cc:284) add_instruction: jp
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:26 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:26 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:26 =>    (ptx_parser.cc:704) add_label
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:26 =>    (ptx_parser.cc:284) add_instruction: <label>
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:26 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:26 =>    (ptx_parser.cc:77) init_directive_state


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:27 =>    (ptx_parser.cc:716) add_opcode: sfll
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:27 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:27 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:27 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:27 =>    (ptx_parser.cc:684) add_scalar_type_spec "B16_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:27 =>    (ptx_parser.cc:364) add_identifier "$3" (28)
MVPGPU-Sim PTX: Warning $3 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:27 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:27 =>    (ptx_parser.cc:364) add_identifier "$2" (29)
MVPGPU-Sim PTX: Warning $2 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:27 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:27 =>    (ptx_parser.cc:969) add_literal_int


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:284) add_instruction: sfll
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:716) add_opcode: ld
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:684) add_scalar_type_spec "B32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:364) add_identifier "$4" (30)
MVPGPU-Sim PTX: Warning $4 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:969) add_literal_int
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:364) add_identifier "$sp" (31)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:28 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:284) add_instruction: ld
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:716) add_opcode: add
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:364) add_identifier "$3" (32)
MVPGPU-Sim PTX: Warning $3 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:364) add_identifier "$4" (33)
MVPGPU-Sim PTX: Warning $4 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:29 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:364) add_identifier "$3" (34)
MVPGPU-Sim PTX: Warning $3 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:284) add_instruction: add
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:716) add_opcode: ld
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:684) add_scalar_type_spec "B32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:364) add_identifier "$3" (35)
MVPGPU-Sim PTX: Warning $3 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:969) add_literal_int
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:364) add_identifier "$3" (36)
MVPGPU-Sim PTX: Warning $3 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:30 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:284) add_instruction: ld
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:716) add_opcode: fmul
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:684) add_scalar_type_spec "F32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=F32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:364) add_identifier "$3" (37)
MVPGPU-Sim PTX: Warning $3 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:364) add_identifier "$3" (38)
MVPGPU-Sim PTX: Warning $3 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:31 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:32 =>    (ptx_parser.cc:364) add_identifier "$3" (39)
MVPGPU-Sim PTX: Warning $3 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:32 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:32 =>    (ptx_parser.cc:284) add_instruction: fmul
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:32 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:32 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:32 =>    (ptx_parser.cc:704) add_label
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:32 =>    (ptx_parser.cc:284) add_instruction: <label>
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:32 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:32 =>    (ptx_parser.cc:77) init_directive_state


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:33 =>    (ptx_parser.cc:716) add_opcode: sfll
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:33 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:33 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:33 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:33 =>    (ptx_parser.cc:684) add_scalar_type_spec "B16_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:33 =>    (ptx_parser.cc:364) add_identifier "$2" (40)
MVPGPU-Sim PTX: Warning $2 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:33 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:33 =>    (ptx_parser.cc:364) add_identifier "$2" (41)
MVPGPU-Sim PTX: Warning $2 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:33 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:33 =>    (ptx_parser.cc:969) add_literal_int


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:284) add_instruction: sfll
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:716) add_opcode: ld
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:684) add_scalar_type_spec "B32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:364) add_identifier "$4" (42)
MVPGPU-Sim PTX: Warning $4 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:969) add_literal_int
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:364) add_identifier "$sp" (43)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:34 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:284) add_instruction: ld
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:716) add_opcode: add
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:364) add_identifier "$2" (44)
MVPGPU-Sim PTX: Warning $2 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:364) add_identifier "$4" (45)
MVPGPU-Sim PTX: Warning $4 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:18 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:35 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:364) add_identifier "$2" (46)
MVPGPU-Sim PTX: Warning $2 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:284) add_instruction: add
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:716) add_opcode: st
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:684) add_scalar_type_spec "B32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:364) add_identifier "$3" (47)
MVPGPU-Sim PTX: Warning $3 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:21 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:969) add_literal_int
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:364) add_identifier "$2" (48)
MVPGPU-Sim PTX: Warning $2 was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:23 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:36 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:284) add_instruction: st
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:716) add_opcode: ld
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:684) add_scalar_type_spec "B32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:364) add_identifier "$ra" (49)
MVPGPU-Sim PTX: Warning $ra was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:969) add_literal_int
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:364) add_identifier "$sp" (50)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:37 =>    (ptx_parser.cc:984) add_scalar_operand


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:284) add_instruction: ld
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:716) add_opcode: add
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:684) add_scalar_type_spec "S16_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:364) add_identifier "$sp" (51)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:364) add_identifier "$sp" (52)
MVPGPU-Sim PTX: Warning $sp was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:14 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:38 =>    (ptx_parser.cc:969) add_literal_int


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:39 =>    (ptx_parser.cc:284) add_instruction: add
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:39 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:39 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:39 =>    (ptx_parser.cc:716) add_opcode: jr
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:39 =>    (ptx_parser.cc:617) add_space_spec "reg_space"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:39 =>    (ptx_parser.cc:684) add_scalar_type_spec "S32_TYPE"
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:39 =>    (ptx_parser.cc:313) set_variable_type space_spec=reg_space scalar_type_spec=S32_TYPE


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:40 =>    (ptx_parser.cc:364) add_identifier "$ra" (53)
MVPGPU-Sim PTX: Warning $ra was declared previous at /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:15 skipping new declaration
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:40 =>    (ptx_parser.cc:984) add_scalar_operand
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:40 =>    (ptx_parser.cc:284) add_instruction: jr
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:40 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:40 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:40 =>    (ptx_parser.cc:197) add_directive
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:40 =>    (ptx_parser.cc:77) init_directive_state


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:41 =>    (ptx_parser.cc:197) add_directive
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:41 =>    (ptx_parser.cc:77) init_directive_state


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:42 =>    (ptx_parser.cc:197) add_directive
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:42 =>    (ptx_parser.cc:77) init_directive_state




 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:44 =>    (ptx_parser.cc:704) add_label
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:44 =>    (ptx_parser.cc:284) add_instruction: <label>
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:44 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:44 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:44 =>    (ptx_parser.cc:197) add_directive
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:44 =>    (ptx_parser.cc:77) init_directive_state






 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:47 =>    (ptx_parser.cc:197) add_directive
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:47 =>    (ptx_parser.cc:77) init_directive_state


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:48 =>    (ptx_parser.cc:197) add_directive
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:48 =>    (ptx_parser.cc:77) init_directive_state


 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:49 =>    (ptx_parser.cc:204) end_function
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:49 =>    (ptx_parser.cc:77) init_directive_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:49 =>    (ptx_parser.cc:93) init_instruction_state
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:49 =>    (ptx_parser.cc:77) init_directive_state
GPGPU-Sim PTX: instruction assembly for function 'square'...   done.
 /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:49 =>    (ptx_parser.cc:225) function square, PC = 0

MVPGPU-Sim: finished parsing file /home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s
MVPGPU-Sim OpenCL API: finished compiling OpenCL kernels.



MVPGPU-Sim OpenCL API: clEnqueueNDRangeKernel 'square' (mode=performance simulation)
GPGPU-Sim PTX: finding reconvergence points for 'square'...
GPGPU-Sim PTX: Finding dominators for 'square'...
GPGPU-Sim PTX: Finding immediate dominators for 'square'...
GPGPU-Sim PTX: Finding postdominators for 'square'...
GPGPU-Sim PTX: Finding immediate postdominators for 'square'...
MVPGPU-Sim PTX: pre-decoding instructions for 'square'...
 PC=0x0000 (_cl_hello.s:13) sub$zero, $zero, $zero
GPGPU-Sim PTX: reconvergence points for square...
GPGPU-Sim PTX: ... end of reconvergence points for square
 PC=0x0004 (_cl_hello.s:14) add.si$sp, $sp, -56
 PC=0x0008 (_cl_hello.s:15) st.w$ra, 52($sp)
 PC=0x000c (_cl_hello.s:16) st.w$6, 36($sp)
 PC=0x0010 (_cl_hello.s:17) st.w$5, 32($sp)
 PC=0x0014 (_cl_hello.s:18) st.w$4, 40($sp)
 PC=0x0018 (_cl_hello.s:19) add.si$4, $zero, 0
 PC=0x001c (_cl_hello.s:20) jplnk_Z13get_global_idj
 PC=0x0020 (_cl_hello.s:21) fadd$3, $zero, $zero
 PC=0x0024 (_cl_hello.s:22) ld.w$4, 36($sp)
 PC=0x0028 (_cl_hello.s:23) setlt.u$4, $2, $4
 PC=0x002c (_cl_hello.s:24) beq$4, $zero, .LBB0_2
 PC=0x0030 (_cl_hello.s:25) jp.LBB0_1
 PC=0x0034 (_cl_hello.s:27) sfll.i$3, $2, 2
 PC=0x0038 (_cl_hello.s:28) ld.w$4, 40($sp)
 PC=0x003c (_cl_hello.s:29) add$3, $4, $3
 PC=0x0040 (_cl_hello.s:30) ld.w$3, 0($3)
 PC=0x0044 (_cl_hello.s:31) fmul$3, $3, $3
 PC=0x0048 (_cl_hello.s:33) sfll.i$2, $2, 2
 PC=0x004c (_cl_hello.s:34) ld.w$4, 32($sp)
 PC=0x0050 (_cl_hello.s:35) add$2, $4, $2
 PC=0x0054 (_cl_hello.s:36) st.w$3, 0($2)
 PC=0x0058 (_cl_hello.s:37) ld.w$ra, 52($sp)
 PC=0x005c (_cl_hello.s:38) add.si$sp, $sp, 56
 PC=0x0060 (_cl_hello.s:39) jr$ra
MVPGPU-Sim PTX: ... done pre-decoding instructions for 'square'.
MVPGPU-Sim uArch: SP 0 bind to kernel 1 'square'
MVPGPU-Sim uArch: CTA/SP = 1, limited by: threads cta_limit
MVPGPU-Sim uArch: SP 4 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 8 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 12 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 16 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 20 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 24 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 28 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 32 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 36 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 40 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 44 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 48 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 52 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 56 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 60 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 64 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 68 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 72 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 76 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 80 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 84 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 88 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 92 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 96 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 100 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 104 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 108 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 112 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 116 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 120 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 124 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 1 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 5 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 9 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 13 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 17 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 21 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 25 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 29 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 33 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 37 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 41 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 45 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 49 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 53 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 57 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 61 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 65 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 69 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 73 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 77 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 81 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 85 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 89 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 93 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 97 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 101 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 105 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 109 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 113 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 117 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 121 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 125 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 2 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 6 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 10 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 14 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 18 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 22 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 26 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 30 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 34 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 38 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 42 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 46 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 50 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 54 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 58 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 62 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 66 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 70 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 74 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 78 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 82 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 86 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 90 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 94 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 98 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 102 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 106 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 110 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 114 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 118 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 122 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 126 bind to kernel 1 'square'
MVPGPU-Sim Kernel: WARNING (/home/user/liuyonggang/repo/mvpgpu-sim/tempfiles/_cl_hello.s:13) ** reading undefined register '$zero' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
MVPGPU-Sim uArch: SP 3 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 7 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 11 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 15 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 19 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 23 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 27 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 31 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 35 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 39 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 43 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 47 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 51 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 55 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 59 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 63 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 67 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 71 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 75 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 79 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 83 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 87 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 91 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 95 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 99 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 103 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 107 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 111 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 115 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 119 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 123 bind to kernel 1 'square'
MVPGPU-Sim uArch: SP 127 bind to kernel 1 'square'
----------------------------GPU-SIM-DETAILS--------------------------------
kernel_name = square 
kernel_launch_uid = 1 
gpu_sim_cycle = 264
gpu_sim_insn = 1638400
gpu_ipc =    6206.0605
gpu_tot_sim_cycle = 264
gpu_tot_sim_insn = 1638400
gpu_tot_ipc =    6206.0605
gpu_tot_issued_cta = 128
gpu_occupancy = 69.8118% 
gpu_tot_occupancy = 69.8118% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0000
partiton_level_parallism_total  =       0.0000
partiton_level_parallism_util =         -nan
partiton_level_parallism_util_total  =         -nan
L2_BW  =       0.0000 GB/Sec
L2_BW_total  =       0.0000 GB/Sec
gpu_total_sim_rate=28743
L1I_cache:
        L1I_sm[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_sm[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1I_total_cache_accesses = 0,   L1I_total_cache_misses = 0,     L1I_total_cache_pending_hits = 0,       L1I_total_cache_reservation_fails = 0
L1D_cache:
        L1D_sm[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_sm[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
        L1D_total_cache_accesses = 0,   L1D_total_cache_misses = 0,     L1D_total_cache_pending_hits = 0,       L1D_total_cache_reservation_fails = 0
        L1D_cache_data_port_util = 0.000,       L1D_cache_fill_port_util = 0.000
L1C_cache:
        L1C_total_cache_accesses = 0,   L1C_total_cache_misses = 0,     L1C_total_cache_pending_hits = 0,       L1C_total_cache_reservation_fails = 0
L1T_cache:
        L1T_total_cache_accesses = 0,   L1T_total_cache_misses = 0,     L1T_total_cache_pending_hits = 0,       L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
        Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
        Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
        Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
        Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
        Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
        Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
        Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
        Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
        Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
        Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
        Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
        Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
        Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
        Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
        Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[L1_5_WRBK_ACC][HIT] = 0
        Total_core_cache_stats_breakdown[L1_5_WRBK_ACC][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[L1_5_WRBK_ACC][MISS] = 0
        Total_core_cache_stats_breakdown[L1_5_WRBK_ACC][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[L1_5_WRBK_ACC][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
        Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
        Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
        Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
        Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
        Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
        Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[L1_5_WR_ALLOC_R][HIT] = 0
        Total_core_cache_stats_breakdown[L1_5_WR_ALLOC_R][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[L1_5_WR_ALLOC_R][MISS] = 0
        Total_core_cache_stats_breakdown[L1_5_WR_ALLOC_R][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[L1_5_WR_ALLOC_R][SECTOR_MISS] = 0
        Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
        Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
        Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
        Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
        Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0

Total_core_cache_fail_stats:
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 25, 
gpgpu_n_tot_thrd_icount = 1638400
gpgpu_n_tot_w_icount = 51200
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 327680
gpgpu_n_store_insn = 327680
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[global_mem][resource_stall] = 0
gpgpu_stall_shd_mem[local_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0 W0_Idle:1280    W0_Scoreboard:3200
W01:0   W02:0   W03:0   W04:0   W05:0   W06:0   W07:0   W08:0   W09:0   W10:0   W11:0   W12:0   W13:0   W14:0   W15:0   W16:0   W17:0   W18:0   W19:0   W20:0   W21:0   W22:0   W23:0W24:0   W25:0   W26:0   W27:0   W28:0   W29:0   W30:0   W31:0   W32:51200
single_issue_nums: WS0:51200
dual_issue_nums: WS0:0
maximum concurrent accesses to same row:
dram[00]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[01]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[02]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[03]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[04]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[05]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[06]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[07]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[08]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[09]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[00]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[01]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[02]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[03]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[04]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[05]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[06]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[07]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[08]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[09]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[00]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[01]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[02]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[03]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[04]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[05]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[06]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[07]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[08]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[09]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[00]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[01]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[02]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[03]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[04]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[05]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[06]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[07]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[08]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[09]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[00]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[01]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[02]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[03]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[04]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[05]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[06]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[07]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[08]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[09]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[00]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[01]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[02]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[03]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[04]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[05]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[06]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[07]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[08]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[09]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[00]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[01]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[02]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[03]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[04]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[05]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[06]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[07]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[08]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[09]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0   00       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=614 n_nop=614 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 614i bk1: 0a 614i bk2: 0a 614i bk3: 0a 614i bk4: 0a 614i bk5: 0a 614i bk6: 0a 614i bk7: 0a 614i bk8: 0a 614i bk9: 0a 614i bk10: 0a 614i bk11: 0a 614i bk12: 0a 614i bk13: 0a 614i bk14: 0a 614i bk15: 0a 614i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 614 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 614 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 614 
n_nop = 614 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[00]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[01]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[02]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[03]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[04]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[05]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[06]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[07]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[08]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[09]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
        L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
        L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
        L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
        L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
        L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
        L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
        L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
        L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
        L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
        L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
        L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
        L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
        L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
        L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
        L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[L1_5_WRBK_ACC][HIT] = 0
        L2_cache_stats_breakdown[L1_5_WRBK_ACC][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[L1_5_WRBK_ACC][MISS] = 0
        L2_cache_stats_breakdown[L1_5_WRBK_ACC][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[L1_5_WRBK_ACC][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
        L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
        L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
        L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
        L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
        L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
        L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[L1_5_WR_ALLOC_R][HIT] = 0
        L2_cache_stats_breakdown[L1_5_WR_ALLOC_R][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[L1_5_WR_ALLOC_R][MISS] = 0
        L2_cache_stats_breakdown[L1_5_WR_ALLOC_R][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[L1_5_WR_ALLOC_R][SECTOR_MISS] = 0
        L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
        L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
        L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
        L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
        L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000, L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 0
Req_Network_cycles = 264
Req_Network_injected_packets_per_cycle =       0.0000 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =         -nan
Req_Bank_Level_Parallism =         -nan
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0000

Reply_Network_injected_packets_num = 0
Reply_Network_cycles = 264
Reply_Network_injected_packets_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =         -nan
Reply_Bank_Level_Parallism =         -nan
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0000
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 57 sec (57 sec)
gpgpu_simulation_rate = 28743 (inst/sec)
gpgpu_simulation_rate = 4 (cycle/sec)
gpgpu_silicon_slowdown = 375000000x
Computed '65536/65536' correct values!