DECL|COMP_STAT|member|__IM uint32_t COMP_STAT; /*!< 0x0000000C Comparator status */
DECL|CTBM_COMP_STAT_OA0_COMP_Msk|macro|CTBM_COMP_STAT_OA0_COMP_Msk
DECL|CTBM_COMP_STAT_OA0_COMP_Pos|macro|CTBM_COMP_STAT_OA0_COMP_Pos
DECL|CTBM_COMP_STAT_OA1_COMP_Msk|macro|CTBM_COMP_STAT_OA1_COMP_Msk
DECL|CTBM_COMP_STAT_OA1_COMP_Pos|macro|CTBM_COMP_STAT_OA1_COMP_Pos
DECL|CTBM_CTB_CTRL_DEEPSLEEP_ON_Msk|macro|CTBM_CTB_CTRL_DEEPSLEEP_ON_Msk
DECL|CTBM_CTB_CTRL_DEEPSLEEP_ON_Pos|macro|CTBM_CTB_CTRL_DEEPSLEEP_ON_Pos
DECL|CTBM_CTB_CTRL_ENABLED_Msk|macro|CTBM_CTB_CTRL_ENABLED_Msk
DECL|CTBM_CTB_CTRL_ENABLED_Pos|macro|CTBM_CTB_CTRL_ENABLED_Pos
DECL|CTBM_CTB_SW_DS_CTRL_CTD_COS_DS_CTRL_Msk|macro|CTBM_CTB_SW_DS_CTRL_CTD_COS_DS_CTRL_Msk
DECL|CTBM_CTB_SW_DS_CTRL_CTD_COS_DS_CTRL_Pos|macro|CTBM_CTB_SW_DS_CTRL_CTD_COS_DS_CTRL_Pos
DECL|CTBM_CTB_SW_DS_CTRL_P2_DS_CTRL23_Msk|macro|CTBM_CTB_SW_DS_CTRL_P2_DS_CTRL23_Msk
DECL|CTBM_CTB_SW_DS_CTRL_P2_DS_CTRL23_Pos|macro|CTBM_CTB_SW_DS_CTRL_P2_DS_CTRL23_Pos
DECL|CTBM_CTB_SW_DS_CTRL_P3_DS_CTRL23_Msk|macro|CTBM_CTB_SW_DS_CTRL_P3_DS_CTRL23_Msk
DECL|CTBM_CTB_SW_DS_CTRL_P3_DS_CTRL23_Pos|macro|CTBM_CTB_SW_DS_CTRL_P3_DS_CTRL23_Pos
DECL|CTBM_CTB_SW_SQ_CTRL_P2_SQ_CTRL23_Msk|macro|CTBM_CTB_SW_SQ_CTRL_P2_SQ_CTRL23_Msk
DECL|CTBM_CTB_SW_SQ_CTRL_P2_SQ_CTRL23_Pos|macro|CTBM_CTB_SW_SQ_CTRL_P2_SQ_CTRL23_Pos
DECL|CTBM_CTB_SW_SQ_CTRL_P3_SQ_CTRL23_Msk|macro|CTBM_CTB_SW_SQ_CTRL_P3_SQ_CTRL23_Msk
DECL|CTBM_CTB_SW_SQ_CTRL_P3_SQ_CTRL23_Pos|macro|CTBM_CTB_SW_SQ_CTRL_P3_SQ_CTRL23_Pos
DECL|CTBM_CTB_SW_STATUS_CTD_COS_STAT_Msk|macro|CTBM_CTB_SW_STATUS_CTD_COS_STAT_Msk
DECL|CTBM_CTB_SW_STATUS_CTD_COS_STAT_Pos|macro|CTBM_CTB_SW_STATUS_CTD_COS_STAT_Pos
DECL|CTBM_CTB_SW_STATUS_OA0O_D51_STAT_Msk|macro|CTBM_CTB_SW_STATUS_OA0O_D51_STAT_Msk
DECL|CTBM_CTB_SW_STATUS_OA0O_D51_STAT_Pos|macro|CTBM_CTB_SW_STATUS_OA0O_D51_STAT_Pos
DECL|CTBM_CTB_SW_STATUS_OA1O_D52_STAT_Msk|macro|CTBM_CTB_SW_STATUS_OA1O_D52_STAT_Msk
DECL|CTBM_CTB_SW_STATUS_OA1O_D52_STAT_Pos|macro|CTBM_CTB_SW_STATUS_OA1O_D52_STAT_Pos
DECL|CTBM_CTB_SW_STATUS_OA1O_D62_STAT_Msk|macro|CTBM_CTB_SW_STATUS_OA1O_D62_STAT_Msk
DECL|CTBM_CTB_SW_STATUS_OA1O_D62_STAT_Pos|macro|CTBM_CTB_SW_STATUS_OA1O_D62_STAT_Pos
DECL|CTBM_CTD_SW_CLEAR_CTDD_CRD_Msk|macro|CTBM_CTD_SW_CLEAR_CTDD_CRD_Msk
DECL|CTBM_CTD_SW_CLEAR_CTDD_CRD_Pos|macro|CTBM_CTD_SW_CLEAR_CTDD_CRD_Pos
DECL|CTBM_CTD_SW_CLEAR_CTDH_CA0_Msk|macro|CTBM_CTD_SW_CLEAR_CTDH_CA0_Msk
DECL|CTBM_CTD_SW_CLEAR_CTDH_CA0_Pos|macro|CTBM_CTD_SW_CLEAR_CTDH_CA0_Pos
DECL|CTBM_CTD_SW_CLEAR_CTDH_CHD_Msk|macro|CTBM_CTD_SW_CLEAR_CTDH_CHD_Msk
DECL|CTBM_CTD_SW_CLEAR_CTDH_CHD_Pos|macro|CTBM_CTD_SW_CLEAR_CTDH_CHD_Pos
DECL|CTBM_CTD_SW_CLEAR_CTDH_CIS_Msk|macro|CTBM_CTD_SW_CLEAR_CTDH_CIS_Msk
DECL|CTBM_CTD_SW_CLEAR_CTDH_CIS_Pos|macro|CTBM_CTD_SW_CLEAR_CTDH_CIS_Pos
DECL|CTBM_CTD_SW_CLEAR_CTDH_COB_Msk|macro|CTBM_CTD_SW_CLEAR_CTDH_COB_Msk
DECL|CTBM_CTD_SW_CLEAR_CTDH_COB_Pos|macro|CTBM_CTD_SW_CLEAR_CTDH_COB_Pos
DECL|CTBM_CTD_SW_CLEAR_CTDH_ILR_Msk|macro|CTBM_CTD_SW_CLEAR_CTDH_ILR_Msk
DECL|CTBM_CTD_SW_CLEAR_CTDH_ILR_Pos|macro|CTBM_CTD_SW_CLEAR_CTDH_ILR_Pos
DECL|CTBM_CTD_SW_CLEAR_CTDO_C6H_Msk|macro|CTBM_CTD_SW_CLEAR_CTDO_C6H_Msk
DECL|CTBM_CTD_SW_CLEAR_CTDO_C6H_Pos|macro|CTBM_CTD_SW_CLEAR_CTDO_C6H_Pos
DECL|CTBM_CTD_SW_CLEAR_CTDO_COS_Msk|macro|CTBM_CTD_SW_CLEAR_CTDO_COS_Msk
DECL|CTBM_CTD_SW_CLEAR_CTDO_COS_Pos|macro|CTBM_CTD_SW_CLEAR_CTDO_COS_Pos
DECL|CTBM_CTD_SW_CLEAR_CTDS_COR_Msk|macro|CTBM_CTD_SW_CLEAR_CTDS_COR_Msk
DECL|CTBM_CTD_SW_CLEAR_CTDS_COR_Pos|macro|CTBM_CTD_SW_CLEAR_CTDS_COR_Pos
DECL|CTBM_CTD_SW_CLEAR_CTDS_CRS_Msk|macro|CTBM_CTD_SW_CLEAR_CTDS_CRS_Msk
DECL|CTBM_CTD_SW_CLEAR_CTDS_CRS_Pos|macro|CTBM_CTD_SW_CLEAR_CTDS_CRS_Pos
DECL|CTBM_CTD_SW_CTDD_CRD_Msk|macro|CTBM_CTD_SW_CTDD_CRD_Msk
DECL|CTBM_CTD_SW_CTDD_CRD_Pos|macro|CTBM_CTD_SW_CTDD_CRD_Pos
DECL|CTBM_CTD_SW_CTDH_CA0_Msk|macro|CTBM_CTD_SW_CTDH_CA0_Msk
DECL|CTBM_CTD_SW_CTDH_CA0_Pos|macro|CTBM_CTD_SW_CTDH_CA0_Pos
DECL|CTBM_CTD_SW_CTDH_CHD_Msk|macro|CTBM_CTD_SW_CTDH_CHD_Msk
DECL|CTBM_CTD_SW_CTDH_CHD_Pos|macro|CTBM_CTD_SW_CTDH_CHD_Pos
DECL|CTBM_CTD_SW_CTDH_CIS_Msk|macro|CTBM_CTD_SW_CTDH_CIS_Msk
DECL|CTBM_CTD_SW_CTDH_CIS_Pos|macro|CTBM_CTD_SW_CTDH_CIS_Pos
DECL|CTBM_CTD_SW_CTDH_COB_Msk|macro|CTBM_CTD_SW_CTDH_COB_Msk
DECL|CTBM_CTD_SW_CTDH_COB_Pos|macro|CTBM_CTD_SW_CTDH_COB_Pos
DECL|CTBM_CTD_SW_CTDH_ILR_Msk|macro|CTBM_CTD_SW_CTDH_ILR_Msk
DECL|CTBM_CTD_SW_CTDH_ILR_Pos|macro|CTBM_CTD_SW_CTDH_ILR_Pos
DECL|CTBM_CTD_SW_CTDO_C6H_Msk|macro|CTBM_CTD_SW_CTDO_C6H_Msk
DECL|CTBM_CTD_SW_CTDO_C6H_Pos|macro|CTBM_CTD_SW_CTDO_C6H_Pos
DECL|CTBM_CTD_SW_CTDO_COS_Msk|macro|CTBM_CTD_SW_CTDO_COS_Msk
DECL|CTBM_CTD_SW_CTDO_COS_Pos|macro|CTBM_CTD_SW_CTDO_COS_Pos
DECL|CTBM_CTD_SW_CTDS_COR_Msk|macro|CTBM_CTD_SW_CTDS_COR_Msk
DECL|CTBM_CTD_SW_CTDS_COR_Pos|macro|CTBM_CTD_SW_CTDS_COR_Pos
DECL|CTBM_CTD_SW_CTDS_CRS_Msk|macro|CTBM_CTD_SW_CTDS_CRS_Msk
DECL|CTBM_CTD_SW_CTDS_CRS_Pos|macro|CTBM_CTD_SW_CTDS_CRS_Pos
DECL|CTBM_INTR_COMP0_Msk|macro|CTBM_INTR_COMP0_Msk
DECL|CTBM_INTR_COMP0_Pos|macro|CTBM_INTR_COMP0_Pos
DECL|CTBM_INTR_COMP1_Msk|macro|CTBM_INTR_COMP1_Msk
DECL|CTBM_INTR_COMP1_Pos|macro|CTBM_INTR_COMP1_Pos
DECL|CTBM_INTR_MASKED_COMP0_MASKED_Msk|macro|CTBM_INTR_MASKED_COMP0_MASKED_Msk
DECL|CTBM_INTR_MASKED_COMP0_MASKED_Pos|macro|CTBM_INTR_MASKED_COMP0_MASKED_Pos
DECL|CTBM_INTR_MASKED_COMP1_MASKED_Msk|macro|CTBM_INTR_MASKED_COMP1_MASKED_Msk
DECL|CTBM_INTR_MASKED_COMP1_MASKED_Pos|macro|CTBM_INTR_MASKED_COMP1_MASKED_Pos
DECL|CTBM_INTR_MASK_COMP0_MASK_Msk|macro|CTBM_INTR_MASK_COMP0_MASK_Msk
DECL|CTBM_INTR_MASK_COMP0_MASK_Pos|macro|CTBM_INTR_MASK_COMP0_MASK_Pos
DECL|CTBM_INTR_MASK_COMP1_MASK_Msk|macro|CTBM_INTR_MASK_COMP1_MASK_Msk
DECL|CTBM_INTR_MASK_COMP1_MASK_Pos|macro|CTBM_INTR_MASK_COMP1_MASK_Pos
DECL|CTBM_INTR_SET_COMP0_SET_Msk|macro|CTBM_INTR_SET_COMP0_SET_Msk
DECL|CTBM_INTR_SET_COMP0_SET_Pos|macro|CTBM_INTR_SET_COMP0_SET_Pos
DECL|CTBM_INTR_SET_COMP1_SET_Msk|macro|CTBM_INTR_SET_COMP1_SET_Msk
DECL|CTBM_INTR_SET_COMP1_SET_Pos|macro|CTBM_INTR_SET_COMP1_SET_Pos
DECL|CTBM_OA0_COMP_TRIM_OA0_COMP_TRIM_Msk|macro|CTBM_OA0_COMP_TRIM_OA0_COMP_TRIM_Msk
DECL|CTBM_OA0_COMP_TRIM_OA0_COMP_TRIM_Pos|macro|CTBM_OA0_COMP_TRIM_OA0_COMP_TRIM_Pos
DECL|CTBM_OA0_OFFSET_TRIM_OA0_OFFSET_TRIM_Msk|macro|CTBM_OA0_OFFSET_TRIM_OA0_OFFSET_TRIM_Msk
DECL|CTBM_OA0_OFFSET_TRIM_OA0_OFFSET_TRIM_Pos|macro|CTBM_OA0_OFFSET_TRIM_OA0_OFFSET_TRIM_Pos
DECL|CTBM_OA0_SLOPE_OFFSET_TRIM_OA0_SLOPE_OFFSET_TRIM_Msk|macro|CTBM_OA0_SLOPE_OFFSET_TRIM_OA0_SLOPE_OFFSET_TRIM_Msk
DECL|CTBM_OA0_SLOPE_OFFSET_TRIM_OA0_SLOPE_OFFSET_TRIM_Pos|macro|CTBM_OA0_SLOPE_OFFSET_TRIM_OA0_SLOPE_OFFSET_TRIM_Pos
DECL|CTBM_OA0_SW_CLEAR_OA0M_A11_Msk|macro|CTBM_OA0_SW_CLEAR_OA0M_A11_Msk
DECL|CTBM_OA0_SW_CLEAR_OA0M_A11_Pos|macro|CTBM_OA0_SW_CLEAR_OA0M_A11_Pos
DECL|CTBM_OA0_SW_CLEAR_OA0M_A81_Msk|macro|CTBM_OA0_SW_CLEAR_OA0M_A81_Msk
DECL|CTBM_OA0_SW_CLEAR_OA0M_A81_Pos|macro|CTBM_OA0_SW_CLEAR_OA0M_A81_Pos
DECL|CTBM_OA0_SW_CLEAR_OA0O_D51_Msk|macro|CTBM_OA0_SW_CLEAR_OA0O_D51_Msk
DECL|CTBM_OA0_SW_CLEAR_OA0O_D51_Pos|macro|CTBM_OA0_SW_CLEAR_OA0O_D51_Pos
DECL|CTBM_OA0_SW_CLEAR_OA0O_D81_Msk|macro|CTBM_OA0_SW_CLEAR_OA0O_D81_Msk
DECL|CTBM_OA0_SW_CLEAR_OA0O_D81_Pos|macro|CTBM_OA0_SW_CLEAR_OA0O_D81_Pos
DECL|CTBM_OA0_SW_CLEAR_OA0P_A00_Msk|macro|CTBM_OA0_SW_CLEAR_OA0P_A00_Msk
DECL|CTBM_OA0_SW_CLEAR_OA0P_A00_Pos|macro|CTBM_OA0_SW_CLEAR_OA0P_A00_Pos
DECL|CTBM_OA0_SW_CLEAR_OA0P_A20_Msk|macro|CTBM_OA0_SW_CLEAR_OA0P_A20_Msk
DECL|CTBM_OA0_SW_CLEAR_OA0P_A20_Pos|macro|CTBM_OA0_SW_CLEAR_OA0P_A20_Pos
DECL|CTBM_OA0_SW_CLEAR_OA0P_A30_Msk|macro|CTBM_OA0_SW_CLEAR_OA0P_A30_Msk
DECL|CTBM_OA0_SW_CLEAR_OA0P_A30_Pos|macro|CTBM_OA0_SW_CLEAR_OA0P_A30_Pos
DECL|CTBM_OA0_SW_OA0M_A11_Msk|macro|CTBM_OA0_SW_OA0M_A11_Msk
DECL|CTBM_OA0_SW_OA0M_A11_Pos|macro|CTBM_OA0_SW_OA0M_A11_Pos
DECL|CTBM_OA0_SW_OA0M_A81_Msk|macro|CTBM_OA0_SW_OA0M_A81_Msk
DECL|CTBM_OA0_SW_OA0M_A81_Pos|macro|CTBM_OA0_SW_OA0M_A81_Pos
DECL|CTBM_OA0_SW_OA0O_D51_Msk|macro|CTBM_OA0_SW_OA0O_D51_Msk
DECL|CTBM_OA0_SW_OA0O_D51_Pos|macro|CTBM_OA0_SW_OA0O_D51_Pos
DECL|CTBM_OA0_SW_OA0O_D81_Msk|macro|CTBM_OA0_SW_OA0O_D81_Msk
DECL|CTBM_OA0_SW_OA0O_D81_Pos|macro|CTBM_OA0_SW_OA0O_D81_Pos
DECL|CTBM_OA0_SW_OA0P_A00_Msk|macro|CTBM_OA0_SW_OA0P_A00_Msk
DECL|CTBM_OA0_SW_OA0P_A00_Pos|macro|CTBM_OA0_SW_OA0P_A00_Pos
DECL|CTBM_OA0_SW_OA0P_A20_Msk|macro|CTBM_OA0_SW_OA0P_A20_Msk
DECL|CTBM_OA0_SW_OA0P_A20_Pos|macro|CTBM_OA0_SW_OA0P_A20_Pos
DECL|CTBM_OA0_SW_OA0P_A30_Msk|macro|CTBM_OA0_SW_OA0P_A30_Msk
DECL|CTBM_OA0_SW_OA0P_A30_Pos|macro|CTBM_OA0_SW_OA0P_A30_Pos
DECL|CTBM_OA1_COMP_TRIM_OA1_COMP_TRIM_Msk|macro|CTBM_OA1_COMP_TRIM_OA1_COMP_TRIM_Msk
DECL|CTBM_OA1_COMP_TRIM_OA1_COMP_TRIM_Pos|macro|CTBM_OA1_COMP_TRIM_OA1_COMP_TRIM_Pos
DECL|CTBM_OA1_OFFSET_TRIM_OA1_OFFSET_TRIM_Msk|macro|CTBM_OA1_OFFSET_TRIM_OA1_OFFSET_TRIM_Msk
DECL|CTBM_OA1_OFFSET_TRIM_OA1_OFFSET_TRIM_Pos|macro|CTBM_OA1_OFFSET_TRIM_OA1_OFFSET_TRIM_Pos
DECL|CTBM_OA1_SLOPE_OFFSET_TRIM_OA1_SLOPE_OFFSET_TRIM_Msk|macro|CTBM_OA1_SLOPE_OFFSET_TRIM_OA1_SLOPE_OFFSET_TRIM_Msk
DECL|CTBM_OA1_SLOPE_OFFSET_TRIM_OA1_SLOPE_OFFSET_TRIM_Pos|macro|CTBM_OA1_SLOPE_OFFSET_TRIM_OA1_SLOPE_OFFSET_TRIM_Pos
DECL|CTBM_OA1_SW_CLEAR_OA1M_A22_Msk|macro|CTBM_OA1_SW_CLEAR_OA1M_A22_Msk
DECL|CTBM_OA1_SW_CLEAR_OA1M_A22_Pos|macro|CTBM_OA1_SW_CLEAR_OA1M_A22_Pos
DECL|CTBM_OA1_SW_CLEAR_OA1M_A82_Msk|macro|CTBM_OA1_SW_CLEAR_OA1M_A82_Msk
DECL|CTBM_OA1_SW_CLEAR_OA1M_A82_Pos|macro|CTBM_OA1_SW_CLEAR_OA1M_A82_Pos
DECL|CTBM_OA1_SW_CLEAR_OA1O_D52_Msk|macro|CTBM_OA1_SW_CLEAR_OA1O_D52_Msk
DECL|CTBM_OA1_SW_CLEAR_OA1O_D52_Pos|macro|CTBM_OA1_SW_CLEAR_OA1O_D52_Pos
DECL|CTBM_OA1_SW_CLEAR_OA1O_D62_Msk|macro|CTBM_OA1_SW_CLEAR_OA1O_D62_Msk
DECL|CTBM_OA1_SW_CLEAR_OA1O_D62_Pos|macro|CTBM_OA1_SW_CLEAR_OA1O_D62_Pos
DECL|CTBM_OA1_SW_CLEAR_OA1O_D82_Msk|macro|CTBM_OA1_SW_CLEAR_OA1O_D82_Msk
DECL|CTBM_OA1_SW_CLEAR_OA1O_D82_Pos|macro|CTBM_OA1_SW_CLEAR_OA1O_D82_Pos
DECL|CTBM_OA1_SW_CLEAR_OA1P_A03_Msk|macro|CTBM_OA1_SW_CLEAR_OA1P_A03_Msk
DECL|CTBM_OA1_SW_CLEAR_OA1P_A03_Pos|macro|CTBM_OA1_SW_CLEAR_OA1P_A03_Pos
DECL|CTBM_OA1_SW_CLEAR_OA1P_A13_Msk|macro|CTBM_OA1_SW_CLEAR_OA1P_A13_Msk
DECL|CTBM_OA1_SW_CLEAR_OA1P_A13_Pos|macro|CTBM_OA1_SW_CLEAR_OA1P_A13_Pos
DECL|CTBM_OA1_SW_CLEAR_OA1P_A43_Msk|macro|CTBM_OA1_SW_CLEAR_OA1P_A43_Msk
DECL|CTBM_OA1_SW_CLEAR_OA1P_A43_Pos|macro|CTBM_OA1_SW_CLEAR_OA1P_A43_Pos
DECL|CTBM_OA1_SW_CLEAR_OA1P_A73_Msk|macro|CTBM_OA1_SW_CLEAR_OA1P_A73_Msk
DECL|CTBM_OA1_SW_CLEAR_OA1P_A73_Pos|macro|CTBM_OA1_SW_CLEAR_OA1P_A73_Pos
DECL|CTBM_OA1_SW_OA1M_A22_Msk|macro|CTBM_OA1_SW_OA1M_A22_Msk
DECL|CTBM_OA1_SW_OA1M_A22_Pos|macro|CTBM_OA1_SW_OA1M_A22_Pos
DECL|CTBM_OA1_SW_OA1M_A82_Msk|macro|CTBM_OA1_SW_OA1M_A82_Msk
DECL|CTBM_OA1_SW_OA1M_A82_Pos|macro|CTBM_OA1_SW_OA1M_A82_Pos
DECL|CTBM_OA1_SW_OA1O_D52_Msk|macro|CTBM_OA1_SW_OA1O_D52_Msk
DECL|CTBM_OA1_SW_OA1O_D52_Pos|macro|CTBM_OA1_SW_OA1O_D52_Pos
DECL|CTBM_OA1_SW_OA1O_D62_Msk|macro|CTBM_OA1_SW_OA1O_D62_Msk
DECL|CTBM_OA1_SW_OA1O_D62_Pos|macro|CTBM_OA1_SW_OA1O_D62_Pos
DECL|CTBM_OA1_SW_OA1O_D82_Msk|macro|CTBM_OA1_SW_OA1O_D82_Msk
DECL|CTBM_OA1_SW_OA1O_D82_Pos|macro|CTBM_OA1_SW_OA1O_D82_Pos
DECL|CTBM_OA1_SW_OA1P_A03_Msk|macro|CTBM_OA1_SW_OA1P_A03_Msk
DECL|CTBM_OA1_SW_OA1P_A03_Pos|macro|CTBM_OA1_SW_OA1P_A03_Pos
DECL|CTBM_OA1_SW_OA1P_A13_Msk|macro|CTBM_OA1_SW_OA1P_A13_Msk
DECL|CTBM_OA1_SW_OA1P_A13_Pos|macro|CTBM_OA1_SW_OA1P_A13_Pos
DECL|CTBM_OA1_SW_OA1P_A43_Msk|macro|CTBM_OA1_SW_OA1P_A43_Msk
DECL|CTBM_OA1_SW_OA1P_A43_Pos|macro|CTBM_OA1_SW_OA1P_A43_Pos
DECL|CTBM_OA1_SW_OA1P_A73_Msk|macro|CTBM_OA1_SW_OA1P_A73_Msk
DECL|CTBM_OA1_SW_OA1P_A73_Pos|macro|CTBM_OA1_SW_OA1P_A73_Pos
DECL|CTBM_OA_RES0_CTRL_OA0_BOOST_EN_Msk|macro|CTBM_OA_RES0_CTRL_OA0_BOOST_EN_Msk
DECL|CTBM_OA_RES0_CTRL_OA0_BOOST_EN_Pos|macro|CTBM_OA_RES0_CTRL_OA0_BOOST_EN_Pos
DECL|CTBM_OA_RES0_CTRL_OA0_BYPASS_DSI_SYNC_Msk|macro|CTBM_OA_RES0_CTRL_OA0_BYPASS_DSI_SYNC_Msk
DECL|CTBM_OA_RES0_CTRL_OA0_BYPASS_DSI_SYNC_Pos|macro|CTBM_OA_RES0_CTRL_OA0_BYPASS_DSI_SYNC_Pos
DECL|CTBM_OA_RES0_CTRL_OA0_COMPINT_Msk|macro|CTBM_OA_RES0_CTRL_OA0_COMPINT_Msk
DECL|CTBM_OA_RES0_CTRL_OA0_COMPINT_Pos|macro|CTBM_OA_RES0_CTRL_OA0_COMPINT_Pos
DECL|CTBM_OA_RES0_CTRL_OA0_COMP_EN_Msk|macro|CTBM_OA_RES0_CTRL_OA0_COMP_EN_Msk
DECL|CTBM_OA_RES0_CTRL_OA0_COMP_EN_Pos|macro|CTBM_OA_RES0_CTRL_OA0_COMP_EN_Pos
DECL|CTBM_OA_RES0_CTRL_OA0_DRIVE_STR_SEL_Msk|macro|CTBM_OA_RES0_CTRL_OA0_DRIVE_STR_SEL_Msk
DECL|CTBM_OA_RES0_CTRL_OA0_DRIVE_STR_SEL_Pos|macro|CTBM_OA_RES0_CTRL_OA0_DRIVE_STR_SEL_Pos
DECL|CTBM_OA_RES0_CTRL_OA0_DSI_LEVEL_Msk|macro|CTBM_OA_RES0_CTRL_OA0_DSI_LEVEL_Msk
DECL|CTBM_OA_RES0_CTRL_OA0_DSI_LEVEL_Pos|macro|CTBM_OA_RES0_CTRL_OA0_DSI_LEVEL_Pos
DECL|CTBM_OA_RES0_CTRL_OA0_HYST_EN_Msk|macro|CTBM_OA_RES0_CTRL_OA0_HYST_EN_Msk
DECL|CTBM_OA_RES0_CTRL_OA0_HYST_EN_Pos|macro|CTBM_OA_RES0_CTRL_OA0_HYST_EN_Pos
DECL|CTBM_OA_RES0_CTRL_OA0_PUMP_EN_Msk|macro|CTBM_OA_RES0_CTRL_OA0_PUMP_EN_Msk
DECL|CTBM_OA_RES0_CTRL_OA0_PUMP_EN_Pos|macro|CTBM_OA_RES0_CTRL_OA0_PUMP_EN_Pos
DECL|CTBM_OA_RES0_CTRL_OA0_PWR_MODE_Msk|macro|CTBM_OA_RES0_CTRL_OA0_PWR_MODE_Msk
DECL|CTBM_OA_RES0_CTRL_OA0_PWR_MODE_Pos|macro|CTBM_OA_RES0_CTRL_OA0_PWR_MODE_Pos
DECL|CTBM_OA_RES1_CTRL_OA1_BOOST_EN_Msk|macro|CTBM_OA_RES1_CTRL_OA1_BOOST_EN_Msk
DECL|CTBM_OA_RES1_CTRL_OA1_BOOST_EN_Pos|macro|CTBM_OA_RES1_CTRL_OA1_BOOST_EN_Pos
DECL|CTBM_OA_RES1_CTRL_OA1_BYPASS_DSI_SYNC_Msk|macro|CTBM_OA_RES1_CTRL_OA1_BYPASS_DSI_SYNC_Msk
DECL|CTBM_OA_RES1_CTRL_OA1_BYPASS_DSI_SYNC_Pos|macro|CTBM_OA_RES1_CTRL_OA1_BYPASS_DSI_SYNC_Pos
DECL|CTBM_OA_RES1_CTRL_OA1_COMPINT_Msk|macro|CTBM_OA_RES1_CTRL_OA1_COMPINT_Msk
DECL|CTBM_OA_RES1_CTRL_OA1_COMPINT_Pos|macro|CTBM_OA_RES1_CTRL_OA1_COMPINT_Pos
DECL|CTBM_OA_RES1_CTRL_OA1_COMP_EN_Msk|macro|CTBM_OA_RES1_CTRL_OA1_COMP_EN_Msk
DECL|CTBM_OA_RES1_CTRL_OA1_COMP_EN_Pos|macro|CTBM_OA_RES1_CTRL_OA1_COMP_EN_Pos
DECL|CTBM_OA_RES1_CTRL_OA1_DRIVE_STR_SEL_Msk|macro|CTBM_OA_RES1_CTRL_OA1_DRIVE_STR_SEL_Msk
DECL|CTBM_OA_RES1_CTRL_OA1_DRIVE_STR_SEL_Pos|macro|CTBM_OA_RES1_CTRL_OA1_DRIVE_STR_SEL_Pos
DECL|CTBM_OA_RES1_CTRL_OA1_DSI_LEVEL_Msk|macro|CTBM_OA_RES1_CTRL_OA1_DSI_LEVEL_Msk
DECL|CTBM_OA_RES1_CTRL_OA1_DSI_LEVEL_Pos|macro|CTBM_OA_RES1_CTRL_OA1_DSI_LEVEL_Pos
DECL|CTBM_OA_RES1_CTRL_OA1_HYST_EN_Msk|macro|CTBM_OA_RES1_CTRL_OA1_HYST_EN_Msk
DECL|CTBM_OA_RES1_CTRL_OA1_HYST_EN_Pos|macro|CTBM_OA_RES1_CTRL_OA1_HYST_EN_Pos
DECL|CTBM_OA_RES1_CTRL_OA1_PUMP_EN_Msk|macro|CTBM_OA_RES1_CTRL_OA1_PUMP_EN_Msk
DECL|CTBM_OA_RES1_CTRL_OA1_PUMP_EN_Pos|macro|CTBM_OA_RES1_CTRL_OA1_PUMP_EN_Pos
DECL|CTBM_OA_RES1_CTRL_OA1_PWR_MODE_Msk|macro|CTBM_OA_RES1_CTRL_OA1_PWR_MODE_Msk
DECL|CTBM_OA_RES1_CTRL_OA1_PWR_MODE_Pos|macro|CTBM_OA_RES1_CTRL_OA1_PWR_MODE_Pos
DECL|CTBM_SECTION_SIZE|macro|CTBM_SECTION_SIZE
DECL|CTBM_V1_Type|typedef|} CTBM_V1_Type; /*!< Size = 3864 (0xF18) */
DECL|CTB_CTRL|member|__IOM uint32_t CTB_CTRL; /*!< 0x00000000 global CTB and power control */
DECL|CTB_SW_DS_CTRL|member|__IOM uint32_t CTB_SW_DS_CTRL; /*!< 0x000000C0 CTB bus switch control */
DECL|CTB_SW_SQ_CTRL|member|__IOM uint32_t CTB_SW_SQ_CTRL; /*!< 0x000000C4 CTB bus switch Sar Sequencer control */
DECL|CTB_SW_STATUS|member|__IM uint32_t CTB_SW_STATUS; /*!< 0x000000C8 CTB bus switch control status */
DECL|CTD_SW_CLEAR|member|__IOM uint32_t CTD_SW_CLEAR; /*!< 0x000000A4 CTDAC connection switch control clear */
DECL|CTD_SW|member|__IOM uint32_t CTD_SW; /*!< 0x000000A0 CTDAC connection switch control */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x0000002C Interrupt request masked */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000028 Interrupt request mask */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000024 Interrupt request set register */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000020 Interrupt request register */
DECL|OA0_COMP_TRIM|member|__IOM uint32_t OA0_COMP_TRIM; /*!< 0x00000F08 Opamp0 trim control */
DECL|OA0_OFFSET_TRIM|member|__IOM uint32_t OA0_OFFSET_TRIM; /*!< 0x00000F00 Opamp0 trim control */
DECL|OA0_SLOPE_OFFSET_TRIM|member|__IOM uint32_t OA0_SLOPE_OFFSET_TRIM; /*!< 0x00000F04 Opamp0 trim control */
DECL|OA0_SW_CLEAR|member|__IOM uint32_t OA0_SW_CLEAR; /*!< 0x00000084 Opamp0 switch control clear */
DECL|OA0_SW|member|__IOM uint32_t OA0_SW; /*!< 0x00000080 Opamp0 switch control */
DECL|OA1_COMP_TRIM|member|__IOM uint32_t OA1_COMP_TRIM; /*!< 0x00000F14 Opamp1 trim control */
DECL|OA1_OFFSET_TRIM|member|__IOM uint32_t OA1_OFFSET_TRIM; /*!< 0x00000F0C Opamp1 trim control */
DECL|OA1_SLOPE_OFFSET_TRIM|member|__IOM uint32_t OA1_SLOPE_OFFSET_TRIM; /*!< 0x00000F10 Opamp1 trim control */
DECL|OA1_SW_CLEAR|member|__IOM uint32_t OA1_SW_CLEAR; /*!< 0x0000008C Opamp1 switch control clear */
DECL|OA1_SW|member|__IOM uint32_t OA1_SW; /*!< 0x00000088 Opamp1 switch control */
DECL|OA_RES0_CTRL|member|__IOM uint32_t OA_RES0_CTRL; /*!< 0x00000004 Opamp0 and resistor0 control */
DECL|OA_RES1_CTRL|member|__IOM uint32_t OA_RES1_CTRL; /*!< 0x00000008 Opamp1 and resistor1 control */
DECL|RESERVED1|member|__IM uint32_t RESERVED1[20];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[4];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[6];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[909];
DECL|RESERVED|member|__IM uint32_t RESERVED[4];
DECL|_CYIP_CTBM_H_|macro|_CYIP_CTBM_H_
