// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        bytes_plane0_V_V_dout,
        bytes_plane0_V_V_empty_n,
        bytes_plane0_V_V_read,
        bytes_plane1_V_V_dout,
        bytes_plane1_V_V_empty_n,
        bytes_plane1_V_V_read,
        img_V_val_0_V_din,
        img_V_val_0_V_full_n,
        img_V_val_0_V_write,
        img_V_val_1_V_din,
        img_V_val_1_V_full_n,
        img_V_val_1_V_write,
        img_V_val_2_V_din,
        img_V_val_2_V_full_n,
        img_V_val_2_V_write,
        img_V_val_3_V_din,
        img_V_val_3_V_full_n,
        img_V_val_3_V_write,
        img_V_val_4_V_din,
        img_V_val_4_V_full_n,
        img_V_val_4_V_write,
        img_V_val_5_V_din,
        img_V_val_5_V_full_n,
        img_V_val_5_V_write,
        Height,
        HwReg_width,
        trunc_ln131_loc_dout,
        trunc_ln131_loc_empty_n,
        trunc_ln131_loc_read,
        trunc_ln131_1_loc_dout,
        trunc_ln131_1_loc_empty_n,
        trunc_ln131_1_loc_read
);

parameter    ap_ST_fsm_state1 = 46'd1;
parameter    ap_ST_fsm_state2 = 46'd2;
parameter    ap_ST_fsm_state3 = 46'd4;
parameter    ap_ST_fsm_pp0_stage0 = 46'd8;
parameter    ap_ST_fsm_pp0_stage1 = 46'd16;
parameter    ap_ST_fsm_pp0_stage2 = 46'd32;
parameter    ap_ST_fsm_pp0_stage3 = 46'd64;
parameter    ap_ST_fsm_pp0_stage4 = 46'd128;
parameter    ap_ST_fsm_pp0_stage5 = 46'd256;
parameter    ap_ST_fsm_pp0_stage6 = 46'd512;
parameter    ap_ST_fsm_pp0_stage7 = 46'd1024;
parameter    ap_ST_fsm_state13 = 46'd2048;
parameter    ap_ST_fsm_state14 = 46'd4096;
parameter    ap_ST_fsm_state15 = 46'd8192;
parameter    ap_ST_fsm_state16 = 46'd16384;
parameter    ap_ST_fsm_state17 = 46'd32768;
parameter    ap_ST_fsm_state18 = 46'd65536;
parameter    ap_ST_fsm_state19 = 46'd131072;
parameter    ap_ST_fsm_state20 = 46'd262144;
parameter    ap_ST_fsm_state21 = 46'd524288;
parameter    ap_ST_fsm_state22 = 46'd1048576;
parameter    ap_ST_fsm_state23 = 46'd2097152;
parameter    ap_ST_fsm_state24 = 46'd4194304;
parameter    ap_ST_fsm_state25 = 46'd8388608;
parameter    ap_ST_fsm_state26 = 46'd16777216;
parameter    ap_ST_fsm_state27 = 46'd33554432;
parameter    ap_ST_fsm_state28 = 46'd67108864;
parameter    ap_ST_fsm_state29 = 46'd134217728;
parameter    ap_ST_fsm_state30 = 46'd268435456;
parameter    ap_ST_fsm_pp1_stage0 = 46'd536870912;
parameter    ap_ST_fsm_pp1_stage1 = 46'd1073741824;
parameter    ap_ST_fsm_pp1_stage2 = 46'd2147483648;
parameter    ap_ST_fsm_pp1_stage3 = 46'd4294967296;
parameter    ap_ST_fsm_pp1_stage4 = 46'd8589934592;
parameter    ap_ST_fsm_pp1_stage5 = 46'd17179869184;
parameter    ap_ST_fsm_state39 = 46'd34359738368;
parameter    ap_ST_fsm_state40 = 46'd68719476736;
parameter    ap_ST_fsm_pp2_stage0 = 46'd137438953472;
parameter    ap_ST_fsm_pp2_stage1 = 46'd274877906944;
parameter    ap_ST_fsm_pp2_stage2 = 46'd549755813888;
parameter    ap_ST_fsm_pp2_stage3 = 46'd1099511627776;
parameter    ap_ST_fsm_pp2_stage4 = 46'd2199023255552;
parameter    ap_ST_fsm_pp2_stage5 = 46'd4398046511104;
parameter    ap_ST_fsm_pp2_stage6 = 46'd8796093022208;
parameter    ap_ST_fsm_pp2_stage7 = 46'd17592186044416;
parameter    ap_ST_fsm_state51 = 46'd35184372088832;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] bytes_plane0_V_V_dout;
input   bytes_plane0_V_V_empty_n;
output   bytes_plane0_V_V_read;
input  [127:0] bytes_plane1_V_V_dout;
input   bytes_plane1_V_V_empty_n;
output   bytes_plane1_V_V_read;
output  [9:0] img_V_val_0_V_din;
input   img_V_val_0_V_full_n;
output   img_V_val_0_V_write;
output  [9:0] img_V_val_1_V_din;
input   img_V_val_1_V_full_n;
output   img_V_val_1_V_write;
output  [9:0] img_V_val_2_V_din;
input   img_V_val_2_V_full_n;
output   img_V_val_2_V_write;
output  [9:0] img_V_val_3_V_din;
input   img_V_val_3_V_full_n;
output   img_V_val_3_V_write;
output  [9:0] img_V_val_4_V_din;
input   img_V_val_4_V_full_n;
output   img_V_val_4_V_write;
output  [9:0] img_V_val_5_V_din;
input   img_V_val_5_V_full_n;
output   img_V_val_5_V_write;
input  [11:0] Height;
input  [15:0] HwReg_width;
input  [14:0] trunc_ln131_loc_dout;
input   trunc_ln131_loc_empty_n;
output   trunc_ln131_loc_read;
input  [7:0] trunc_ln131_1_loc_dout;
input   trunc_ln131_1_loc_empty_n;
output   trunc_ln131_1_loc_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg bytes_plane0_V_V_read;
reg bytes_plane1_V_V_read;
reg[9:0] img_V_val_0_V_din;
reg img_V_val_0_V_write;
reg[9:0] img_V_val_1_V_din;
reg img_V_val_1_V_write;
reg[9:0] img_V_val_2_V_din;
reg img_V_val_2_V_write;
reg[9:0] img_V_val_3_V_din;
reg img_V_val_3_V_write;
reg[9:0] img_V_val_4_V_din;
reg img_V_val_4_V_write;
reg[9:0] img_V_val_5_V_din;
reg img_V_val_5_V_write;
reg trunc_ln131_loc_read;
reg trunc_ln131_1_loc_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [45:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    bytes_plane0_V_V_blk_n;
wire    ap_CS_fsm_pp2_stage2;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage2;
reg   [0:0] icmp_ln435_reg_2962;
wire    ap_CS_fsm_pp1_stage2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage2;
reg   [0:0] icmp_ln476_reg_2848;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln980_reg_2744;
reg    bytes_plane1_V_V_blk_n;
wire    ap_CS_fsm_pp2_stage1;
wire    ap_block_pp2_stage1;
reg   [0:0] empty_123_reg_2971;
reg   [0:0] trunc_ln428_reg_2949;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_pp1_stage1;
reg   [0:0] empty_134_reg_2857;
reg   [0:0] trunc_ln469_reg_2835;
reg    img_V_val_0_V_blk_n;
reg   [0:0] or_ln453_reg_2975;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_pp2_stage3;
reg   [0:0] or_ln453_1_reg_2979;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_pp2_stage4;
reg   [0:0] or_ln453_2_reg_2983;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_pp2_stage5;
reg   [0:0] or_ln453_3_reg_2987;
wire    ap_CS_fsm_pp2_stage6;
wire    ap_block_pp2_stage6;
reg   [0:0] or_ln453_4_reg_2991;
wire    ap_CS_fsm_pp2_stage7;
wire    ap_block_pp2_stage7;
reg   [0:0] or_ln453_5_reg_2995;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] or_ln453_6_reg_2999;
reg   [0:0] or_ln453_7_reg_3003;
reg   [0:0] or_ln453_7_reg_3003_pp2_iter1_reg;
reg   [0:0] or_ln508_reg_2861;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
reg   [0:0] or_ln508_1_reg_2865;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage4;
reg   [0:0] or_ln508_2_reg_2869;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_pp1_stage5;
reg   [0:0] or_ln508_3_reg_2873;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] or_ln508_4_reg_2877;
reg   [0:0] or_ln508_5_reg_2881;
reg   [0:0] or_ln508_5_reg_2881_pp1_iter1_reg;
reg   [0:0] or_ln995_reg_2753;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_ln995_1_reg_2757;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_ln995_2_reg_2761;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_ln995_3_reg_2765;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_ln995_4_reg_2769;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] or_ln995_5_reg_2773;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] or_ln995_6_reg_2777;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln995_7_reg_2781;
reg    img_V_val_1_V_blk_n;
reg    img_V_val_2_V_blk_n;
reg    img_V_val_3_V_blk_n;
reg    img_V_val_4_V_blk_n;
reg    img_V_val_5_V_blk_n;
reg    trunc_ln131_loc_blk_n;
reg    trunc_ln131_1_loc_blk_n;
reg   [12:0] x17_0_i_i_reg_525;
reg   [12:0] x6_0_i_i_reg_547;
reg   [12:0] x_0_i_i_reg_569;
reg   [7:0] reg_767;
wire    io_acc_block_signal_op213;
reg    ap_predicate_op213_write_state5;
reg    ap_block_state5_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
wire    io_acc_block_signal_op446;
reg    ap_predicate_op446_write_state43;
reg    ap_block_state43_pp2_stage2_iter0;
reg    ap_block_pp2_stage2_11001;
reg   [7:0] reg_771;
reg   [7:0] reg_775;
reg   [7:0] reg_779;
reg   [7:0] reg_783;
reg   [7:0] reg_787;
reg   [7:0] reg_791;
reg   [7:0] reg_795;
reg   [7:0] reg_799;
reg   [7:0] reg_803;
reg   [7:0] reg_807;
reg   [7:0] reg_811;
reg   [7:0] reg_815;
reg   [7:0] reg_819;
reg   [14:0] trunc_ln131_loc_read_reg_2522;
reg    ap_block_state1;
reg   [7:0] trunc_ln131_1_loc_re_reg_2532;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln418_fu_842_p2;
reg   [0:0] icmp_ln418_reg_2566;
wire   [0:0] icmp_ln459_fu_863_p2;
reg   [0:0] icmp_ln459_reg_2570;
wire   [0:0] icmp_ln514_fu_884_p2;
reg   [0:0] icmp_ln514_reg_2574;
wire   [0:0] icmp_ln571_fu_905_p2;
reg   [0:0] icmp_ln571_reg_2578;
wire   [0:0] icmp_ln614_fu_911_p2;
reg   [0:0] icmp_ln614_reg_2582;
wire   [0:0] icmp_ln651_fu_916_p2;
reg   [0:0] icmp_ln651_reg_2586;
wire   [0:0] icmp_ln688_fu_936_p2;
reg   [0:0] icmp_ln688_reg_2590;
wire   [0:0] icmp_ln740_fu_957_p2;
reg   [0:0] icmp_ln740_reg_2594;
wire   [0:0] icmp_ln790_fu_978_p2;
reg   [0:0] icmp_ln790_reg_2598;
wire   [0:0] icmp_ln840_fu_984_p2;
reg   [0:0] icmp_ln840_reg_2602;
wire   [0:0] icmp_ln889_fu_1004_p2;
reg   [0:0] icmp_ln889_reg_2606;
wire   [0:0] icmp_ln926_fu_1025_p2;
reg   [0:0] icmp_ln926_reg_2610;
wire   [0:0] icmp_ln963_fu_1031_p2;
reg   [0:0] icmp_ln963_reg_2614;
wire   [12:0] zext_ln967_1_fu_1058_p1;
reg   [12:0] zext_ln967_1_reg_2618;
wire   [0:0] icmp_ln970_fu_1062_p2;
reg   [0:0] icmp_ln970_reg_2623;
wire  signed [13:0] sext_ln995_fu_1086_p1;
reg  signed [13:0] sext_ln995_reg_2628;
wire   [0:0] icmp_ln995_fu_1090_p2;
reg   [0:0] icmp_ln995_reg_2633;
wire   [0:0] icmp_ln995_1_fu_1106_p2;
reg   [0:0] icmp_ln995_1_reg_2638;
wire   [0:0] icmp_ln995_2_fu_1112_p2;
reg   [0:0] icmp_ln995_2_reg_2643;
wire   [0:0] icmp_ln995_3_fu_1128_p2;
reg   [0:0] icmp_ln995_3_reg_2648;
wire   [0:0] icmp_ln995_4_fu_1134_p2;
reg   [0:0] icmp_ln995_4_reg_2653;
wire   [0:0] icmp_ln995_5_fu_1140_p2;
reg   [0:0] icmp_ln995_5_reg_2658;
wire   [0:0] icmp_ln995_6_fu_1146_p2;
reg   [0:0] icmp_ln995_6_reg_2663;
reg   [11:0] tmp_5_reg_2674;
wire   [12:0] zext_ln422_1_fu_1199_p1;
reg   [12:0] zext_ln422_1_reg_2685;
wire   [0:0] icmp_ln425_fu_1203_p2;
reg   [0:0] icmp_ln425_reg_2690;
wire  signed [13:0] sext_ln453_fu_1227_p1;
reg  signed [13:0] sext_ln453_reg_2695;
wire   [0:0] icmp_ln453_fu_1231_p2;
reg   [0:0] icmp_ln453_reg_2700;
wire   [0:0] icmp_ln453_1_fu_1247_p2;
reg   [0:0] icmp_ln453_1_reg_2705;
wire   [0:0] icmp_ln453_2_fu_1253_p2;
reg   [0:0] icmp_ln453_2_reg_2710;
wire   [0:0] icmp_ln453_3_fu_1269_p2;
reg   [0:0] icmp_ln453_3_reg_2715;
wire   [0:0] icmp_ln453_4_fu_1275_p2;
reg   [0:0] icmp_ln453_4_reg_2720;
wire   [0:0] icmp_ln453_5_fu_1281_p2;
reg   [0:0] icmp_ln453_5_reg_2725;
wire   [0:0] icmp_ln453_6_fu_1287_p2;
reg   [0:0] icmp_ln453_6_reg_2730;
wire   [0:0] icmp_ln973_fu_1293_p2;
wire    ap_CS_fsm_state3;
wire   [11:0] y_2_fu_1298_p2;
reg   [11:0] y_2_reg_2739;
wire   [0:0] icmp_ln980_fu_1304_p2;
wire    ap_block_state4_pp0_stage0_iter0;
wire    io_acc_block_signal_op255;
reg    ap_block_state12_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [12:0] x_2_fu_1309_p2;
reg   [12:0] x_2_reg_2748;
wire   [0:0] or_ln995_fu_1324_p2;
wire   [0:0] or_ln995_1_fu_1329_p2;
wire   [0:0] or_ln995_2_fu_1334_p2;
wire   [0:0] or_ln995_3_fu_1339_p2;
wire   [0:0] or_ln995_4_fu_1344_p2;
wire   [0:0] or_ln995_5_fu_1349_p2;
wire   [0:0] or_ln995_6_fu_1354_p2;
wire   [0:0] or_ln995_7_fu_1359_p2;
wire   [0:0] icmp_ln466_fu_1516_p2;
wire    ap_CS_fsm_state28;
wire   [2:0] trunc_ln3_fu_1522_p4;
wire   [12:0] zext_ln463_1_fu_1532_p1;
reg   [12:0] zext_ln463_1_reg_2795;
wire    ap_CS_fsm_state29;
wire  signed [13:0] sext_ln508_fu_1547_p1;
reg  signed [13:0] sext_ln508_reg_2800;
wire   [0:0] icmp_ln508_fu_1551_p2;
wire   [0:0] icmp_ln508_1_fu_1567_p2;
wire   [0:0] icmp_ln508_2_fu_1573_p2;
wire   [0:0] tmp_7_fu_1579_p3;
wire   [0:0] icmp_ln508_3_fu_1587_p2;
wire   [0:0] icmp_ln508_4_fu_1593_p2;
wire   [0:0] trunc_ln469_fu_1599_p1;
wire    ap_CS_fsm_state30;
wire   [0:0] icmp_ln469_fu_1603_p2;
wire   [11:0] y_1_fu_1608_p2;
reg   [11:0] y_1_reg_2843;
wire   [0:0] icmp_ln476_fu_1614_p2;
wire    ap_block_state31_pp1_stage0_iter0;
wire    io_acc_block_signal_op377;
reg    ap_block_state37_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [12:0] x_fu_1619_p2;
reg   [12:0] x_reg_2852;
wire   [0:0] empty_134_fu_1647_p2;
wire   [0:0] or_ln508_fu_1658_p2;
wire   [0:0] or_ln508_1_fu_1663_p2;
wire   [0:0] or_ln508_2_fu_1668_p2;
wire   [0:0] or_ln508_3_fu_1673_p2;
wire   [0:0] or_ln508_4_fu_1678_p2;
wire   [0:0] or_ln508_5_fu_1683_p2;
reg   [127:0] p_Val2_6_reg_2885;
wire    io_acc_block_signal_op351;
reg    ap_predicate_op351_write_state33;
reg    ap_block_state33_pp1_stage2_iter0;
reg    ap_block_pp1_stage2_11001;
reg   [9:0] tmp_val_0_V_4_reg_2899;
reg   [9:0] tmp_val_3_V_4_reg_2904;
reg   [9:0] tmp_val_0_V_6_reg_2909;
reg   [9:0] tmp_val_3_V_6_reg_2914;
reg   [9:0] tmp_val_0_V_8_reg_2919;
reg   [9:0] tmp_val_3_V_8_reg_2924;
reg   [9:0] tmp_val_0_V_11_reg_2929;
reg   [9:0] tmp_val_3_V_11_reg_2934;
reg   [9:0] tmp_val_0_V_13_reg_2939;
reg   [9:0] tmp_val_3_V_13_reg_2944;
wire   [0:0] trunc_ln428_fu_1983_p1;
wire    ap_CS_fsm_state40;
wire   [0:0] icmp_ln428_fu_1987_p2;
wire   [11:0] y_fu_1992_p2;
reg   [11:0] y_reg_2957;
wire   [0:0] icmp_ln435_fu_1998_p2;
wire    ap_block_state41_pp2_stage0_iter0;
wire    io_acc_block_signal_op508;
reg    ap_block_state49_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [12:0] x_1_fu_2003_p2;
reg   [12:0] x_1_reg_2966;
wire   [0:0] empty_123_fu_2031_p2;
wire   [0:0] or_ln453_fu_2042_p2;
wire   [0:0] or_ln453_1_fu_2047_p2;
wire   [0:0] or_ln453_2_fu_2052_p2;
wire   [0:0] or_ln453_3_fu_2057_p2;
wire   [0:0] or_ln453_4_fu_2062_p2;
wire   [0:0] or_ln453_5_fu_2067_p2;
wire   [0:0] or_ln453_6_fu_2072_p2;
wire   [0:0] or_ln453_7_fu_2077_p2;
reg   [127:0] p_Val2_4_reg_3007;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
wire    io_acc_block_signal_op251;
reg    ap_predicate_op251_write_state11;
reg    ap_block_state11_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state31;
wire    io_acc_block_signal_op373;
reg    ap_predicate_op373_write_state36;
reg    ap_block_state36_pp1_stage5_iter0;
reg    ap_block_pp1_stage5_subdone;
reg    ap_predicate_op335_read_state32;
reg    ap_block_state32_pp1_stage1_iter0;
wire    io_acc_block_signal_op381;
reg    ap_block_state38_pp1_stage1_iter1;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state41;
wire    io_acc_block_signal_op500;
reg    ap_predicate_op500_write_state48;
reg    ap_block_state48_pp2_stage7_iter0;
reg    ap_block_pp2_stage7_subdone;
reg    ap_predicate_op432_read_state42;
reg    ap_block_state42_pp2_stage1_iter0;
wire    io_acc_block_signal_op516;
reg    ap_block_state50_pp2_stage1_iter1;
reg    ap_block_pp2_stage1_subdone;
reg   [11:0] y15_0_i_i_reg_514;
wire    ap_CS_fsm_state13;
reg   [12:0] ap_phi_mux_x17_0_i_i_phi_fu_529_p4;
reg   [11:0] y4_0_i_i_reg_536;
wire    ap_CS_fsm_state39;
reg   [12:0] ap_phi_mux_x6_0_i_i_phi_fu_551_p4;
reg   [11:0] y_0_i_i_reg_558;
wire    ap_CS_fsm_state51;
reg   [12:0] ap_phi_mux_x_0_i_i_phi_fu_573_p4;
reg   [127:0] p_Val2_1_fu_442;
wire   [127:0] p_Result_8_3_i_i_fu_1734_p5;
reg    ap_block_pp1_stage1_11001;
reg   [127:0] p_Val2_s_fu_446;
reg    ap_block_pp2_stage1_11001;
wire   [9:0] tmp_val_0_V_14_fu_1368_p3;
reg    ap_block_pp0_stage1_01001;
wire   [9:0] tmp_val_0_V_15_fu_1386_p3;
wire    io_acc_block_signal_op231;
reg    ap_predicate_op231_write_state6;
reg    ap_block_state6_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_01001;
wire   [9:0] tmp_val_0_V_16_fu_1404_p3;
wire    io_acc_block_signal_op235;
reg    ap_predicate_op235_write_state7;
reg    ap_block_state7_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_01001;
wire   [9:0] tmp_val_0_V_17_fu_1422_p3;
wire    io_acc_block_signal_op239;
reg    ap_predicate_op239_write_state8;
reg    ap_block_state8_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_01001;
wire   [9:0] tmp_val_0_V_18_fu_1440_p3;
wire    io_acc_block_signal_op243;
reg    ap_predicate_op243_write_state9;
reg    ap_block_state9_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_01001;
wire   [9:0] tmp_val_0_V_19_fu_1458_p3;
wire    io_acc_block_signal_op247;
reg    ap_predicate_op247_write_state10;
reg    ap_block_state10_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_01001;
wire   [9:0] tmp_val_0_V_20_fu_1476_p3;
reg    ap_block_pp0_stage7_01001;
wire   [9:0] tmp_val_0_V_21_fu_1494_p3;
reg    ap_block_pp0_stage0_01001;
wire   [9:0] tmp_val_0_V_2_fu_1751_p1;
reg    ap_block_pp1_stage2_01001;
wire    io_acc_block_signal_op365;
reg    ap_predicate_op365_write_state34;
reg    ap_block_state34_pp1_stage3_iter0;
reg    ap_block_pp1_stage3_01001;
wire    io_acc_block_signal_op369;
reg    ap_predicate_op369_write_state35;
reg    ap_block_state35_pp1_stage4_iter0;
reg    ap_block_pp1_stage4_01001;
reg    ap_block_pp1_stage5_01001;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp1_stage1_01001;
wire   [9:0] tmp_val_0_V_fu_2094_p3;
reg    ap_block_pp2_stage2_01001;
wire   [9:0] tmp_val_0_V_1_fu_2144_p3;
wire    io_acc_block_signal_op468;
reg    ap_predicate_op468_write_state44;
reg    ap_block_state44_pp2_stage3_iter0;
reg    ap_block_pp2_stage3_01001;
wire   [9:0] tmp_val_0_V_3_fu_2198_p3;
wire    io_acc_block_signal_op476;
reg    ap_predicate_op476_write_state45;
reg    ap_block_state45_pp2_stage4_iter0;
reg    ap_block_pp2_stage4_01001;
wire   [9:0] tmp_val_0_V_5_fu_2252_p3;
wire    io_acc_block_signal_op484;
reg    ap_predicate_op484_write_state46;
reg    ap_block_state46_pp2_stage5_iter0;
reg    ap_block_pp2_stage5_01001;
wire   [9:0] tmp_val_0_V_7_fu_2306_p3;
wire    io_acc_block_signal_op492;
reg    ap_predicate_op492_write_state47;
reg    ap_block_state47_pp2_stage6_iter0;
reg    ap_block_pp2_stage6_01001;
wire   [9:0] tmp_val_0_V_9_fu_2360_p3;
reg    ap_block_pp2_stage7_01001;
wire   [9:0] tmp_val_0_V_10_fu_2414_p3;
reg    ap_block_pp2_stage0_01001;
wire   [9:0] tmp_val_0_V_12_fu_2468_p3;
reg    ap_block_pp2_stage1_01001;
wire   [9:0] tmp_val_1_V_2_fu_1756_p1;
wire   [9:0] tmp_val_1_V_fu_2107_p3;
wire   [9:0] tmp_val_1_V_1_fu_2162_p3;
wire   [9:0] tmp_val_1_V_3_fu_2216_p3;
wire   [9:0] tmp_val_1_V_5_fu_2270_p3;
wire   [9:0] tmp_val_1_V_7_fu_2324_p3;
wire   [9:0] tmp_val_1_V_9_fu_2378_p3;
wire   [9:0] tmp_val_1_V_10_fu_2432_p3;
wire   [9:0] tmp_val_1_V_12_fu_2486_p3;
wire   [9:0] tmp_val_3_V_14_fu_1377_p3;
wire   [9:0] tmp_val_3_V_15_fu_1395_p3;
wire   [9:0] tmp_val_3_V_16_fu_1413_p3;
wire   [9:0] tmp_val_3_V_17_fu_1431_p3;
wire   [9:0] tmp_val_3_V_18_fu_1449_p3;
wire   [9:0] tmp_val_3_V_19_fu_1467_p3;
wire   [9:0] tmp_val_3_V_20_fu_1485_p3;
wire   [9:0] tmp_val_3_V_21_fu_1503_p3;
wire   [9:0] tmp_val_3_V_fu_2116_p3;
wire   [9:0] tmp_val_3_V_1_fu_2171_p3;
wire   [9:0] tmp_val_3_V_3_fu_2225_p3;
wire   [9:0] tmp_val_3_V_5_fu_2279_p3;
wire   [9:0] tmp_val_3_V_7_fu_2333_p3;
wire   [9:0] tmp_val_3_V_9_fu_2387_p3;
wire   [9:0] tmp_val_3_V_10_fu_2441_p3;
wire   [9:0] tmp_val_3_V_12_fu_2495_p3;
wire   [9:0] tmp_val_4_V_fu_2135_p3;
wire   [9:0] tmp_val_4_V_1_fu_2189_p3;
wire   [9:0] tmp_val_4_V_3_fu_2243_p3;
wire   [9:0] tmp_val_4_V_5_fu_2297_p3;
wire   [9:0] tmp_val_4_V_7_fu_2351_p3;
wire   [9:0] tmp_val_4_V_9_fu_2405_p3;
wire   [9:0] tmp_val_4_V_10_fu_2459_p3;
wire   [9:0] tmp_val_4_V_12_fu_2513_p3;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_pp1_stage3_11001;
reg    ap_block_pp1_stage4_11001;
reg    ap_block_pp1_stage5_11001;
reg    ap_block_pp2_stage3_11001;
reg    ap_block_pp2_stage4_11001;
reg    ap_block_pp2_stage5_11001;
reg    ap_block_pp2_stage6_11001;
reg    ap_block_pp2_stage7_11001;
wire   [7:0] add_ln418_fu_827_p2;
wire   [6:0] tmp_fu_832_p4;
wire   [7:0] add_ln459_fu_848_p2;
wire   [6:0] tmp_4_fu_853_p4;
wire   [7:0] add_ln514_fu_869_p2;
wire   [6:0] tmp_8_fu_874_p4;
wire   [7:0] add_ln571_fu_890_p2;
wire   [6:0] tmp_9_fu_895_p4;
wire   [7:0] add_ln688_fu_921_p2;
wire   [6:0] tmp_40_fu_926_p4;
wire   [7:0] add_ln740_fu_942_p2;
wire   [6:0] tmp_56_fu_947_p4;
wire   [7:0] add_ln790_fu_963_p2;
wire   [6:0] tmp_57_fu_968_p4;
wire   [7:0] add_ln889_fu_989_p2;
wire   [6:0] tmp_58_fu_994_p4;
wire   [7:0] add_ln926_fu_1010_p2;
wire   [6:0] tmp_59_fu_1015_p4;
wire   [15:0] zext_ln967_fu_1036_p1;
wire   [15:0] add_ln967_fu_1042_p2;
wire   [11:0] tmp_60_fu_1048_p4;
wire   [3:0] remainPix_1_fu_1039_p1;
wire   [2:0] grp_fu_580_p4;
wire   [3:0] zext_ln970_fu_1068_p1;
wire   [12:0] add_ln995_fu_1080_p2;
wire   [3:0] select_ln970_fu_1072_p3;
wire   [2:0] tmp_61_fu_1096_p4;
wire   [1:0] tmp_62_fu_1118_p4;
wire   [15:0] zext_ln463_fu_1152_p1;
wire   [15:0] add_ln463_fu_1155_p2;
wire   [11:0] grp_fu_1171_p0;
wire   [4:0] grp_fu_1171_p1;
wire   [15:0] zext_ln422_fu_1177_p1;
wire   [15:0] add_ln422_fu_1183_p2;
wire   [11:0] tmp_1_fu_1189_p4;
wire   [3:0] remainPix_fu_1180_p1;
wire   [3:0] zext_ln425_fu_1209_p1;
wire   [12:0] add_ln453_fu_1221_p2;
wire   [3:0] select_ln425_fu_1213_p3;
wire   [2:0] tmp_2_fu_1237_p4;
wire   [1:0] tmp_3_fu_1259_p4;
wire   [13:0] zext_ln980_fu_1315_p1;
wire   [0:0] icmp_ln995_7_fu_1319_p2;
wire   [7:0] trunc_ln784_2_fu_1364_p1;
wire   [7:0] grp_fu_589_p4;
wire   [11:0] grp_fu_1171_p2;
wire   [3:0] trunc_ln465_fu_1512_p1;
wire   [12:0] add_ln508_fu_1541_p2;
wire   [2:0] select_ln466_fu_1535_p3;
wire   [1:0] tmp_6_fu_1557_p4;
wire   [0:0] grp_fu_744_p2;
wire   [0:0] grp_fu_739_p2;
wire   [0:0] grp_fu_749_p2;
wire   [0:0] empty_128_fu_1629_p2;
wire   [0:0] grp_fu_754_p2;
wire   [0:0] empty_130_fu_1635_p2;
wire   [0:0] grp_fu_759_p2;
wire   [0:0] empty_132_fu_1641_p2;
wire   [13:0] zext_ln476_fu_1625_p1;
wire   [0:0] icmp_ln508_5_fu_1653_p2;
wire   [29:0] p_Result_7_3_i_i_fu_1712_p4;
wire   [29:0] p_Result_7_2_i_i_fu_1702_p4;
wire   [29:0] p_Result_7_1_i_i_fu_1692_p4;
wire   [29:0] trunc_ln647_fu_1688_p1;
wire   [119:0] tmp_12_i_i_fu_1722_p5;
wire   [0:0] empty_117_fu_2013_p2;
wire   [0:0] empty_119_fu_2019_p2;
wire   [0:0] empty_121_fu_2025_p2;
wire   [13:0] zext_ln435_fu_2009_p1;
wire   [0:0] icmp_ln453_7_fu_2037_p2;
wire   [7:0] trunc_ln784_fu_2090_p1;
wire   [7:0] trunc_ln784_1_fu_2103_p1;
wire   [7:0] tmp_10_fu_2125_p4;
wire   [7:0] tmp_12_fu_2153_p4;
wire   [7:0] tmp_14_fu_2180_p4;
wire   [7:0] tmp_16_fu_2207_p4;
wire   [7:0] tmp_18_fu_2234_p4;
wire   [7:0] tmp_20_fu_2261_p4;
wire   [7:0] tmp_22_fu_2288_p4;
wire   [7:0] tmp_24_fu_2315_p4;
wire   [7:0] tmp_26_fu_2342_p4;
wire   [7:0] tmp_28_fu_2369_p4;
wire   [7:0] tmp_30_fu_2396_p4;
wire   [7:0] tmp_32_fu_2423_p4;
wire   [7:0] tmp_34_fu_2450_p4;
wire   [7:0] tmp_36_fu_2477_p4;
wire   [7:0] tmp_38_fu_2504_p4;
reg    grp_fu_1171_ap_start;
wire    grp_fu_1171_ap_done;
reg   [45:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_block_pp1_stage3_subdone;
reg    ap_block_pp1_stage4_subdone;
reg    ap_block_pp2_stage2_subdone;
reg    ap_block_pp2_stage3_subdone;
reg    ap_block_pp2_stage4_subdone;
reg    ap_block_pp2_stage5_subdone;
reg    ap_block_pp2_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 46'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

design_1_v_frmbuf_rd_0_0_v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
v_frmbuf_rd_urem_12ns_5ns_12_16_seq_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1171_ap_start),
    .done(grp_fu_1171_ap_done),
    .din0(grp_fu_1171_p0),
    .din1(grp_fu_1171_p1),
    .ce(1'b1),
    .dout(grp_fu_1171_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state30) & ((icmp_ln418_reg_2566 == 1'd1) | ((icmp_ln469_fu_1603_p2 == 1'd1) | (icmp_ln459_reg_2570 == 1'd0))))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln963_reg_2614 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln973_fu_1293_p2 == 1'd0) & (icmp_ln926_reg_2610 == 1'd0) & (icmp_ln889_reg_2606 == 1'd0) & (icmp_ln840_reg_2602 == 1'd0) & (icmp_ln790_reg_2598 == 1'd0) & (icmp_ln740_reg_2594 == 1'd0) & (icmp_ln688_reg_2590 == 1'd0) & (icmp_ln651_reg_2586 == 1'd0) & (icmp_ln614_reg_2582 == 1'd0) & (icmp_ln571_reg_2578 == 1'd0) & (icmp_ln514_reg_2574 == 1'd0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln963_reg_2614 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln973_fu_1293_p2 == 1'd0) & (icmp_ln926_reg_2610 == 1'd0) & (icmp_ln889_reg_2606 == 1'd0) & (icmp_ln840_reg_2602 == 1'd0) & (icmp_ln790_reg_2598 == 1'd0) & (icmp_ln740_reg_2594 == 1'd0) & (icmp_ln688_reg_2590 == 1'd0) & (icmp_ln651_reg_2586 == 1'd0) & (icmp_ln614_reg_2582 == 1'd0) & (icmp_ln571_reg_2578 == 1'd0) & (icmp_ln514_reg_2574 == 1'd0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state31) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln459_reg_2570 == 1'd1) & (1'b1 == ap_CS_fsm_state30) & (icmp_ln469_fu_1603_p2 == 1'd0) & (icmp_ln418_reg_2566 == 1'd0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage5_subdone) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln459_reg_2570 == 1'd1) & (1'b1 == ap_CS_fsm_state30) & (icmp_ln469_fu_1603_p2 == 1'd0) & (icmp_ln418_reg_2566 == 1'd0))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state41) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln428_fu_1987_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp2_stage7_subdone) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_subdone)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln428_fu_1987_p2 == 1'd0))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln980_reg_2744 == 1'd0))) begin
        x17_0_i_i_reg_525 <= x_2_reg_2748;
    end else if (((icmp_ln963_reg_2614 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln973_fu_1293_p2 == 1'd0) & (icmp_ln926_reg_2610 == 1'd0) & (icmp_ln889_reg_2606 == 1'd0) & (icmp_ln840_reg_2602 == 1'd0) & (icmp_ln790_reg_2598 == 1'd0) & (icmp_ln740_reg_2594 == 1'd0) & (icmp_ln688_reg_2590 == 1'd0) & (icmp_ln651_reg_2586 == 1'd0) & (icmp_ln614_reg_2582 == 1'd0) & (icmp_ln571_reg_2578 == 1'd0) & (icmp_ln514_reg_2574 == 1'd0))) begin
        x17_0_i_i_reg_525 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln476_reg_2848 == 1'd0))) begin
        x6_0_i_i_reg_547 <= x_reg_2852;
    end else if (((icmp_ln459_reg_2570 == 1'd1) & (1'b1 == ap_CS_fsm_state30) & (icmp_ln469_fu_1603_p2 == 1'd0) & (icmp_ln418_reg_2566 == 1'd0))) begin
        x6_0_i_i_reg_547 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln435_reg_2962 == 1'd0))) begin
        x_0_i_i_reg_569 <= x_1_reg_2966;
    end else if (((1'b1 == ap_CS_fsm_state40) & (icmp_ln428_fu_1987_p2 == 1'd0))) begin
        x_0_i_i_reg_569 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        y15_0_i_i_reg_514 <= y_2_reg_2739;
    end else if (((icmp_ln963_fu_1031_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln926_fu_1025_p2 == 1'd0) & (icmp_ln889_fu_1004_p2 == 1'd0) & (icmp_ln840_fu_984_p2 == 1'd0) & (icmp_ln790_fu_978_p2 == 1'd0) & (icmp_ln740_fu_957_p2 == 1'd0) & (icmp_ln688_fu_936_p2 == 1'd0) & (icmp_ln651_fu_916_p2 == 1'd0) & (icmp_ln614_fu_911_p2 == 1'd0) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        y15_0_i_i_reg_514 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        y4_0_i_i_reg_536 <= y_1_reg_2843;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        y4_0_i_i_reg_536 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        y_0_i_i_reg_558 <= y_reg_2957;
    end else if (((icmp_ln418_fu_842_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        y_0_i_i_reg_558 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (trunc_ln428_reg_2949 == 1'd1) & (icmp_ln435_fu_1998_p2 == 1'd0))) begin
        empty_123_reg_2971 <= empty_123_fu_2031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln469_reg_2835 == 1'd1) & (icmp_ln476_fu_1614_p2 == 1'd0))) begin
        empty_134_reg_2857 <= empty_134_fu_1647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln418_reg_2566 <= icmp_ln418_fu_842_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln418_fu_842_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln425_reg_2690 <= icmp_ln425_fu_1203_p2;
        icmp_ln453_1_reg_2705 <= icmp_ln453_1_fu_1247_p2;
        icmp_ln453_2_reg_2710 <= icmp_ln453_2_fu_1253_p2;
        icmp_ln453_3_reg_2715 <= icmp_ln453_3_fu_1269_p2;
        icmp_ln453_4_reg_2720 <= icmp_ln453_4_fu_1275_p2;
        icmp_ln453_5_reg_2725 <= icmp_ln453_5_fu_1281_p2;
        icmp_ln453_6_reg_2730 <= icmp_ln453_6_fu_1287_p2;
        icmp_ln453_reg_2700 <= icmp_ln453_fu_1231_p2;
        sext_ln453_reg_2695 <= sext_ln453_fu_1227_p1;
        zext_ln422_1_reg_2685[11 : 0] <= zext_ln422_1_fu_1199_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        icmp_ln435_reg_2962 <= icmp_ln435_fu_1998_p2;
        or_ln453_7_reg_3003_pp2_iter1_reg <= or_ln453_7_reg_3003;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln459_reg_2570 <= icmp_ln459_fu_863_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln476_reg_2848 <= icmp_ln476_fu_1614_p2;
        or_ln508_5_reg_2881_pp1_iter1_reg <= or_ln508_5_reg_2881;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln514_reg_2574 <= icmp_ln514_fu_884_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln571_reg_2578 <= icmp_ln571_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln614_reg_2582 <= icmp_ln614_fu_911_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln614_fu_911_p2 == 1'd0) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln651_reg_2586 <= icmp_ln651_fu_916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln651_fu_916_p2 == 1'd0) & (icmp_ln614_fu_911_p2 == 1'd0) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln688_reg_2590 <= icmp_ln688_fu_936_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln688_fu_936_p2 == 1'd0) & (icmp_ln651_fu_916_p2 == 1'd0) & (icmp_ln614_fu_911_p2 == 1'd0) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln740_reg_2594 <= icmp_ln740_fu_957_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln740_fu_957_p2 == 1'd0) & (icmp_ln688_fu_936_p2 == 1'd0) & (icmp_ln651_fu_916_p2 == 1'd0) & (icmp_ln614_fu_911_p2 == 1'd0) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln790_reg_2598 <= icmp_ln790_fu_978_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln790_fu_978_p2 == 1'd0) & (icmp_ln740_fu_957_p2 == 1'd0) & (icmp_ln688_fu_936_p2 == 1'd0) & (icmp_ln651_fu_916_p2 == 1'd0) & (icmp_ln614_fu_911_p2 == 1'd0) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln840_reg_2602 <= icmp_ln840_fu_984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln840_fu_984_p2 == 1'd0) & (icmp_ln790_fu_978_p2 == 1'd0) & (icmp_ln740_fu_957_p2 == 1'd0) & (icmp_ln688_fu_936_p2 == 1'd0) & (icmp_ln651_fu_916_p2 == 1'd0) & (icmp_ln614_fu_911_p2 == 1'd0) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln889_reg_2606 <= icmp_ln889_fu_1004_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln889_fu_1004_p2 == 1'd0) & (icmp_ln840_fu_984_p2 == 1'd0) & (icmp_ln790_fu_978_p2 == 1'd0) & (icmp_ln740_fu_957_p2 == 1'd0) & (icmp_ln688_fu_936_p2 == 1'd0) & (icmp_ln651_fu_916_p2 == 1'd0) & (icmp_ln614_fu_911_p2 == 1'd0) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln926_reg_2610 <= icmp_ln926_fu_1025_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln926_fu_1025_p2 == 1'd0) & (icmp_ln889_fu_1004_p2 == 1'd0) & (icmp_ln840_fu_984_p2 == 1'd0) & (icmp_ln790_fu_978_p2 == 1'd0) & (icmp_ln740_fu_957_p2 == 1'd0) & (icmp_ln688_fu_936_p2 == 1'd0) & (icmp_ln651_fu_916_p2 == 1'd0) & (icmp_ln614_fu_911_p2 == 1'd0) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln963_reg_2614 <= icmp_ln963_fu_1031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_fu_1031_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln926_fu_1025_p2 == 1'd0) & (icmp_ln889_fu_1004_p2 == 1'd0) & (icmp_ln840_fu_984_p2 == 1'd0) & (icmp_ln790_fu_978_p2 == 1'd0) & (icmp_ln740_fu_957_p2 == 1'd0) & (icmp_ln688_fu_936_p2 == 1'd0) & (icmp_ln651_fu_916_p2 == 1'd0) & (icmp_ln614_fu_911_p2 == 1'd0) & (icmp_ln571_fu_905_p2 == 1'd0) & (icmp_ln514_fu_884_p2 == 1'd0) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        icmp_ln970_reg_2623 <= icmp_ln970_fu_1062_p2;
        icmp_ln995_1_reg_2638 <= icmp_ln995_1_fu_1106_p2;
        icmp_ln995_2_reg_2643 <= icmp_ln995_2_fu_1112_p2;
        icmp_ln995_3_reg_2648 <= icmp_ln995_3_fu_1128_p2;
        icmp_ln995_4_reg_2653 <= icmp_ln995_4_fu_1134_p2;
        icmp_ln995_5_reg_2658 <= icmp_ln995_5_fu_1140_p2;
        icmp_ln995_6_reg_2663 <= icmp_ln995_6_fu_1146_p2;
        icmp_ln995_reg_2633 <= icmp_ln995_fu_1090_p2;
        sext_ln995_reg_2628 <= sext_ln995_fu_1086_p1;
        zext_ln967_1_reg_2618[11 : 0] <= zext_ln967_1_fu_1058_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln980_reg_2744 <= icmp_ln980_fu_1304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln435_fu_1998_p2 == 1'd0))) begin
        or_ln453_1_reg_2979 <= or_ln453_1_fu_2047_p2;
        or_ln453_2_reg_2983 <= or_ln453_2_fu_2052_p2;
        or_ln453_3_reg_2987 <= or_ln453_3_fu_2057_p2;
        or_ln453_4_reg_2991 <= or_ln453_4_fu_2062_p2;
        or_ln453_5_reg_2995 <= or_ln453_5_fu_2067_p2;
        or_ln453_6_reg_2999 <= or_ln453_6_fu_2072_p2;
        or_ln453_7_reg_3003 <= or_ln453_7_fu_2077_p2;
        or_ln453_reg_2975 <= or_ln453_fu_2042_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln476_fu_1614_p2 == 1'd0))) begin
        or_ln508_1_reg_2865 <= or_ln508_1_fu_1663_p2;
        or_ln508_2_reg_2869 <= or_ln508_2_fu_1668_p2;
        or_ln508_3_reg_2873 <= or_ln508_3_fu_1673_p2;
        or_ln508_4_reg_2877 <= or_ln508_4_fu_1678_p2;
        or_ln508_5_reg_2881 <= or_ln508_5_fu_1683_p2;
        or_ln508_reg_2861 <= or_ln508_fu_1658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln980_fu_1304_p2 == 1'd0))) begin
        or_ln995_1_reg_2757 <= or_ln995_1_fu_1329_p2;
        or_ln995_2_reg_2761 <= or_ln995_2_fu_1334_p2;
        or_ln995_3_reg_2765 <= or_ln995_3_fu_1339_p2;
        or_ln995_4_reg_2769 <= or_ln995_4_fu_1344_p2;
        or_ln995_5_reg_2773 <= or_ln995_5_fu_1349_p2;
        or_ln995_6_reg_2777 <= or_ln995_6_fu_1354_p2;
        or_ln995_7_reg_2781 <= or_ln995_7_fu_1359_p2;
        or_ln995_reg_2753 <= or_ln995_fu_1324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (((trunc_ln469_reg_2835 == 1'd0) & (icmp_ln476_reg_2848 == 1'd0)) | ((empty_134_reg_2857 == 1'd0) & (icmp_ln476_reg_2848 == 1'd0))))) begin
        p_Val2_1_fu_442 <= p_Result_8_3_i_i_fu_1734_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage2_11001) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln435_reg_2962 == 1'd0))) begin
        p_Val2_4_reg_3007 <= p_Val2_s_fu_446;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln476_reg_2848 == 1'd0))) begin
        p_Val2_6_reg_2885 <= p_Val2_1_fu_442;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001) & (((trunc_ln428_reg_2949 == 1'd0) & (icmp_ln435_reg_2962 == 1'd0)) | ((empty_123_reg_2971 == 1'd0) & (icmp_ln435_reg_2962 == 1'd0))))) begin
        p_Val2_s_fu_446 <= bytes_plane1_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln435_reg_2962 == 1'd0)))) begin
        reg_767 <= {{bytes_plane0_V_V_dout[23:16]}};
        reg_771 <= {{bytes_plane0_V_V_dout[31:24]}};
        reg_775 <= {{bytes_plane0_V_V_dout[39:32]}};
        reg_779 <= {{bytes_plane0_V_V_dout[47:40]}};
        reg_783 <= {{bytes_plane0_V_V_dout[55:48]}};
        reg_787 <= {{bytes_plane0_V_V_dout[63:56]}};
        reg_791 <= {{bytes_plane0_V_V_dout[71:64]}};
        reg_795 <= {{bytes_plane0_V_V_dout[79:72]}};
        reg_799 <= {{bytes_plane0_V_V_dout[87:80]}};
        reg_803 <= {{bytes_plane0_V_V_dout[95:88]}};
        reg_807 <= {{bytes_plane0_V_V_dout[103:96]}};
        reg_811 <= {{bytes_plane0_V_V_dout[111:104]}};
        reg_815 <= {{bytes_plane0_V_V_dout[119:112]}};
        reg_819 <= {{bytes_plane0_V_V_dout[127:120]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        sext_ln508_reg_2800 <= sext_ln508_fu_1547_p1;
        zext_ln463_1_reg_2795[11 : 0] <= zext_ln463_1_fu_1532_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln459_fu_863_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        tmp_5_reg_2674 <= {{add_ln463_fu_1155_p2[15:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln476_reg_2848 == 1'd0))) begin
        tmp_val_0_V_11_reg_2929 <= {{bytes_plane0_V_V_dout[93:84]}};
        tmp_val_0_V_13_reg_2939 <= {{bytes_plane0_V_V_dout[115:106]}};
        tmp_val_0_V_4_reg_2899 <= {{bytes_plane0_V_V_dout[29:20]}};
        tmp_val_0_V_6_reg_2909 <= {{bytes_plane0_V_V_dout[51:42]}};
        tmp_val_0_V_8_reg_2919 <= {{bytes_plane0_V_V_dout[73:64]}};
        tmp_val_3_V_11_reg_2934 <= {{bytes_plane0_V_V_dout[105:96]}};
        tmp_val_3_V_13_reg_2944 <= {{bytes_plane0_V_V_dout[125:116]}};
        tmp_val_3_V_4_reg_2904 <= {{bytes_plane0_V_V_dout[41:32]}};
        tmp_val_3_V_6_reg_2914 <= {{bytes_plane0_V_V_dout[61:52]}};
        tmp_val_3_V_8_reg_2924 <= {{bytes_plane0_V_V_dout[83:74]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln131_1_loc_empty_n == 1'b0) | (trunc_ln131_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln131_1_loc_re_reg_2532 <= trunc_ln131_1_loc_dout;
        trunc_ln131_loc_read_reg_2522 <= trunc_ln131_loc_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        trunc_ln428_reg_2949 <= trunc_ln428_fu_1983_p1;
        y_reg_2957 <= y_fu_1992_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln459_reg_2570 == 1'd1) & (1'b1 == ap_CS_fsm_state30) & (icmp_ln418_reg_2566 == 1'd0))) begin
        trunc_ln469_reg_2835 <= trunc_ln469_fu_1599_p1;
        y_1_reg_2843 <= y_1_fu_1608_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        x_1_reg_2966 <= x_1_fu_2003_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        x_2_reg_2748 <= x_2_fu_1309_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        x_reg_2852 <= x_fu_1619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln963_reg_2614 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln926_reg_2610 == 1'd0) & (icmp_ln889_reg_2606 == 1'd0) & (icmp_ln840_reg_2602 == 1'd0) & (icmp_ln790_reg_2598 == 1'd0) & (icmp_ln740_reg_2594 == 1'd0) & (icmp_ln688_reg_2590 == 1'd0) & (icmp_ln651_reg_2586 == 1'd0) & (icmp_ln614_reg_2582 == 1'd0) & (icmp_ln571_reg_2578 == 1'd0) & (icmp_ln514_reg_2574 == 1'd0))) begin
        y_2_reg_2739 <= y_2_fu_1298_p2;
    end
end

always @ (*) begin
    if ((icmp_ln980_fu_1304_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln476_fu_1614_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state31 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state31 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln435_fu_1998_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state41 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state41 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & ((icmp_ln418_reg_2566 == 1'd1) | ((icmp_ln469_fu_1603_p2 == 1'd1) | (icmp_ln459_reg_2570 == 1'd0))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln980_reg_2744 == 1'd0))) begin
        ap_phi_mux_x17_0_i_i_phi_fu_529_p4 = x_2_reg_2748;
    end else begin
        ap_phi_mux_x17_0_i_i_phi_fu_529_p4 = x17_0_i_i_reg_525;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln476_reg_2848 == 1'd0))) begin
        ap_phi_mux_x6_0_i_i_phi_fu_551_p4 = x_reg_2852;
    end else begin
        ap_phi_mux_x6_0_i_i_phi_fu_551_p4 = x6_0_i_i_reg_547;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln435_reg_2962 == 1'd0))) begin
        ap_phi_mux_x_0_i_i_phi_fu_573_p4 = x_1_reg_2966;
    end else begin
        ap_phi_mux_x_0_i_i_phi_fu_573_p4 = x_0_i_i_reg_569;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) & ((icmp_ln418_reg_2566 == 1'd1) | ((icmp_ln469_fu_1603_p2 == 1'd1) | (icmp_ln459_reg_2570 == 1'd0))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln980_reg_2744 == 1'd0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2) & (icmp_ln476_reg_2848 == 1'd0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln435_reg_2962 == 1'd0) & (1'b0 == ap_block_pp2_stage2)))) begin
        bytes_plane0_V_V_blk_n = bytes_plane0_V_V_empty_n;
    end else begin
        bytes_plane0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (icmp_ln435_reg_2962 == 1'd0)))) begin
        bytes_plane0_V_V_read = 1'b1;
    end else begin
        bytes_plane0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (((trunc_ln469_reg_2835 == 1'd0) & (icmp_ln476_reg_2848 == 1'd0)) | ((empty_134_reg_2857 == 1'd0) & (icmp_ln476_reg_2848 == 1'd0)))) | ((1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1) & (((trunc_ln428_reg_2949 == 1'd0) & (icmp_ln435_reg_2962 == 1'd0)) | ((empty_123_reg_2971 == 1'd0) & (icmp_ln435_reg_2962 == 1'd0)))))) begin
        bytes_plane1_V_V_blk_n = bytes_plane1_V_V_empty_n;
    end else begin
        bytes_plane1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op335_read_state32 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((ap_predicate_op432_read_state42 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        bytes_plane1_V_V_read = 1'b1;
    end else begin
        bytes_plane1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln459_fu_863_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
        grp_fu_1171_ap_start = 1'b1;
    end else begin
        grp_fu_1171_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (or_ln995_6_reg_2777 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (or_ln995_5_reg_2773 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (or_ln995_4_reg_2769 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_ln995_3_reg_2765 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_ln995_2_reg_2761 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_ln995_1_reg_2757 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((or_ln995_reg_2753 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_ln508_3_reg_2873 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_ln508_2_reg_2869 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_ln508_1_reg_2865 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((or_ln508_reg_2861 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp2_stage7) & (or_ln453_5_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage6) & (or_ln453_4_reg_2991 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_ln453_3_reg_2987 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_ln453_2_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_ln453_1_reg_2979 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln453_reg_2975 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0) & (1'b0 == ap_block_pp2_stage2)))) begin
        img_V_val_0_V_blk_n = img_V_val_0_V_full_n;
    end else begin
        img_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_12_fu_2468_p3;
    end else if (((or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_10_fu_2414_p3;
    end else if (((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_9_fu_2360_p3;
    end else if (((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_7_fu_2306_p3;
    end else if (((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_5_fu_2252_p3;
    end else if (((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_3_fu_2198_p3;
    end else if (((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_1_fu_2144_p3;
    end else if (((ap_predicate_op446_write_state43 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_fu_2094_p3;
    end else if (((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_13_reg_2939;
    end else if (((or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_11_reg_2929;
    end else if (((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_8_reg_2919;
    end else if (((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_6_reg_2909;
    end else if (((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_4_reg_2899;
    end else if (((ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_2_fu_1751_p1;
    end else if (((or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_21_fu_1494_p3;
    end else if (((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_20_fu_1476_p3;
    end else if (((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_19_fu_1458_p3;
    end else if (((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_18_fu_1440_p3;
    end else if (((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_17_fu_1422_p3;
    end else if (((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_16_fu_1404_p3;
    end else if (((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_15_fu_1386_p3;
    end else if (((ap_predicate_op213_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        img_V_val_0_V_din = tmp_val_0_V_14_fu_1368_p3;
    end else begin
        img_V_val_0_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op213_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001)) | ((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001)) | ((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op446_write_state43 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        img_V_val_0_V_write = 1'b1;
    end else begin
        img_V_val_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (or_ln995_6_reg_2777 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (or_ln995_5_reg_2773 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (or_ln995_4_reg_2769 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_ln995_3_reg_2765 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_ln995_2_reg_2761 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_ln995_1_reg_2757 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((or_ln995_reg_2753 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_ln508_3_reg_2873 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_ln508_2_reg_2869 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_ln508_1_reg_2865 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((or_ln508_reg_2861 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp2_stage7) & (or_ln453_5_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage6) & (or_ln453_4_reg_2991 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_ln453_3_reg_2987 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_ln453_2_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_ln453_1_reg_2979 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln453_reg_2975 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0) & (1'b0 == ap_block_pp2_stage2)))) begin
        img_V_val_1_V_blk_n = img_V_val_1_V_full_n;
    end else begin
        img_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_12_fu_2486_p3;
    end else if (((or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_10_fu_2432_p3;
    end else if (((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_9_fu_2378_p3;
    end else if (((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_7_fu_2324_p3;
    end else if (((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_5_fu_2270_p3;
    end else if (((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_3_fu_2216_p3;
    end else if (((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_1_fu_2162_p3;
    end else if (((ap_predicate_op446_write_state43 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_fu_2107_p3;
    end else if (((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001))) begin
        img_V_val_1_V_din = {{p_Val2_6_reg_2885[109:100]}};
    end else if (((or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        img_V_val_1_V_din = {{p_Val2_6_reg_2885[89:80]}};
    end else if (((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001))) begin
        img_V_val_1_V_din = {{p_Val2_6_reg_2885[69:60]}};
    end else if (((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001))) begin
        img_V_val_1_V_din = {{p_Val2_6_reg_2885[49:40]}};
    end else if (((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001))) begin
        img_V_val_1_V_din = {{p_Val2_6_reg_2885[29:20]}};
    end else if (((ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_01001))) begin
        img_V_val_1_V_din = tmp_val_1_V_2_fu_1756_p1;
    end else if ((((or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001)) | ((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_01001)) | ((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001)) | ((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001)) | ((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001)) | ((ap_predicate_op213_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)))) begin
        img_V_val_1_V_din = 10'd512;
    end else begin
        img_V_val_1_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op213_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001)) | ((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001)) | ((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op446_write_state43 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        img_V_val_1_V_write = 1'b1;
    end else begin
        img_V_val_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (or_ln995_6_reg_2777 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (or_ln995_5_reg_2773 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (or_ln995_4_reg_2769 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_ln995_3_reg_2765 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_ln995_2_reg_2761 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_ln995_1_reg_2757 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((or_ln995_reg_2753 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_ln508_3_reg_2873 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_ln508_2_reg_2869 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_ln508_1_reg_2865 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((or_ln508_reg_2861 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp2_stage7) & (or_ln453_5_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage6) & (or_ln453_4_reg_2991 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_ln453_3_reg_2987 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_ln453_2_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_ln453_1_reg_2979 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln453_reg_2975 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0) & (1'b0 == ap_block_pp2_stage2)))) begin
        img_V_val_2_V_blk_n = img_V_val_2_V_full_n;
    end else begin
        img_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001)) | ((or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001)) | ((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001)) | ((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001)) | ((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001)) | ((ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_01001)) | ((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_01001)) | ((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_01001)) | ((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001)) | ((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001)) | ((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001)) | ((ap_predicate_op446_write_state43 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001)))) begin
        img_V_val_2_V_din = 10'd0;
    end else if ((((or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001)) | ((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_01001)) | ((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001)) | ((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001)) | ((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001)) | ((ap_predicate_op213_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)))) begin
        img_V_val_2_V_din = 10'd512;
    end else begin
        img_V_val_2_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op213_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001)) | ((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001)) | ((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op446_write_state43 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        img_V_val_2_V_write = 1'b1;
    end else begin
        img_V_val_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (or_ln995_6_reg_2777 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (or_ln995_5_reg_2773 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (or_ln995_4_reg_2769 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_ln995_3_reg_2765 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_ln995_2_reg_2761 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_ln995_1_reg_2757 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((or_ln995_reg_2753 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_ln508_3_reg_2873 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_ln508_2_reg_2869 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_ln508_1_reg_2865 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((or_ln508_reg_2861 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp2_stage7) & (or_ln453_5_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage6) & (or_ln453_4_reg_2991 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_ln453_3_reg_2987 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_ln453_2_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_ln453_1_reg_2979 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln453_reg_2975 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0) & (1'b0 == ap_block_pp2_stage2)))) begin
        img_V_val_3_V_blk_n = img_V_val_3_V_full_n;
    end else begin
        img_V_val_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_12_fu_2495_p3;
    end else if (((or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_10_fu_2441_p3;
    end else if (((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_9_fu_2387_p3;
    end else if (((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_7_fu_2333_p3;
    end else if (((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_5_fu_2279_p3;
    end else if (((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_3_fu_2225_p3;
    end else if (((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_1_fu_2171_p3;
    end else if (((ap_predicate_op446_write_state43 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_fu_2116_p3;
    end else if (((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_13_reg_2944;
    end else if (((or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_11_reg_2934;
    end else if (((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_8_reg_2924;
    end else if (((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_6_reg_2914;
    end else if (((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_4_reg_2904;
    end else if (((ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_01001))) begin
        img_V_val_3_V_din = {{bytes_plane0_V_V_dout[19:10]}};
    end else if (((or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_21_fu_1503_p3;
    end else if (((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_20_fu_1485_p3;
    end else if (((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_19_fu_1467_p3;
    end else if (((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_18_fu_1449_p3;
    end else if (((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_17_fu_1431_p3;
    end else if (((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_16_fu_1413_p3;
    end else if (((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_15_fu_1395_p3;
    end else if (((ap_predicate_op213_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
        img_V_val_3_V_din = tmp_val_3_V_14_fu_1377_p3;
    end else begin
        img_V_val_3_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op213_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001)) | ((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001)) | ((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op446_write_state43 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        img_V_val_3_V_write = 1'b1;
    end else begin
        img_V_val_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (or_ln995_6_reg_2777 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (or_ln995_5_reg_2773 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (or_ln995_4_reg_2769 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_ln995_3_reg_2765 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_ln995_2_reg_2761 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_ln995_1_reg_2757 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((or_ln995_reg_2753 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_ln508_3_reg_2873 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_ln508_2_reg_2869 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_ln508_1_reg_2865 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((or_ln508_reg_2861 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp2_stage7) & (or_ln453_5_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage6) & (or_ln453_4_reg_2991 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_ln453_3_reg_2987 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_ln453_2_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_ln453_1_reg_2979 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln453_reg_2975 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0) & (1'b0 == ap_block_pp2_stage2)))) begin
        img_V_val_4_V_blk_n = img_V_val_4_V_full_n;
    end else begin
        img_V_val_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_12_fu_2513_p3;
    end else if (((or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_10_fu_2459_p3;
    end else if (((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_9_fu_2405_p3;
    end else if (((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_7_fu_2351_p3;
    end else if (((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_5_fu_2297_p3;
    end else if (((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_3_fu_2243_p3;
    end else if (((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_1_fu_2189_p3;
    end else if (((ap_predicate_op446_write_state43 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001))) begin
        img_V_val_4_V_din = tmp_val_4_V_fu_2135_p3;
    end else if (((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001))) begin
        img_V_val_4_V_din = {{p_Val2_6_reg_2885[119:110]}};
    end else if (((or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        img_V_val_4_V_din = {{p_Val2_6_reg_2885[99:90]}};
    end else if (((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001))) begin
        img_V_val_4_V_din = {{p_Val2_6_reg_2885[79:70]}};
    end else if (((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001))) begin
        img_V_val_4_V_din = {{p_Val2_6_reg_2885[59:50]}};
    end else if (((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001))) begin
        img_V_val_4_V_din = {{p_Val2_6_reg_2885[39:30]}};
    end else if (((ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_01001))) begin
        img_V_val_4_V_din = {{p_Val2_1_fu_442[19:10]}};
    end else if ((((or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001)) | ((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_01001)) | ((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001)) | ((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001)) | ((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001)) | ((ap_predicate_op213_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)))) begin
        img_V_val_4_V_din = 10'd512;
    end else begin
        img_V_val_4_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op213_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001)) | ((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001)) | ((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op446_write_state43 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        img_V_val_4_V_write = 1'b1;
    end else begin
        img_V_val_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (or_ln995_6_reg_2777 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (or_ln995_5_reg_2773 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (or_ln995_4_reg_2769 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (or_ln995_3_reg_2765 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (or_ln995_2_reg_2761 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (or_ln995_1_reg_2757 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln980_reg_2744 == 1'd0)) | ((or_ln995_reg_2753 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln980_reg_2744 == 1'd0)) | ((1'b0 == ap_block_pp1_stage5) & (or_ln508_3_reg_2873 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage4) & (or_ln508_2_reg_2869 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp1_stage3) & (or_ln508_1_reg_2865 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln476_reg_2848 == 1'd0)) | ((or_ln508_reg_2861 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2) & (icmp_ln476_reg_2848 == 1'd0)) | ((1'b0 == ap_block_pp2_stage7) & (or_ln453_5_reg_2995 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage6) & (or_ln453_4_reg_2991 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5) & (or_ln453_3_reg_2987 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4) & (or_ln453_2_reg_2983 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3) & (or_ln453_1_reg_2979 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln435_reg_2962 == 1'd0)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (or_ln453_reg_2975 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0) & (1'b0 == ap_block_pp2_stage2)))) begin
        img_V_val_5_V_blk_n = img_V_val_5_V_full_n;
    end else begin
        img_V_val_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_01001)) | ((or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_01001)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_01001)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_01001)) | ((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_01001)) | ((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_01001)) | ((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_01001)) | ((ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b0 == ap_block_pp1_stage2_01001)) | ((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_01001)) | ((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_01001)) | ((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_01001)) | ((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_01001)) | ((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_01001)) | ((ap_predicate_op446_write_state43 == 1'b1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_01001)))) begin
        img_V_val_5_V_din = 10'd0;
    end else if ((((or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_01001)) | ((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_01001)) | ((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_01001)) | ((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_01001)) | ((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_01001)) | ((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_01001)) | ((ap_predicate_op213_write_state5 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001)))) begin
        img_V_val_5_V_din = 10'd512;
    end else begin
        img_V_val_5_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1_11001)) | ((or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)) | ((ap_predicate_op251_write_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_predicate_op247_write_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_predicate_op243_write_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_predicate_op239_write_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_predicate_op235_write_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_predicate_op231_write_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_predicate_op213_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_predicate_op373_write_state36 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001)) | ((ap_predicate_op369_write_state35 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001)) | ((ap_predicate_op365_write_state34 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op351_write_state33 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_predicate_op500_write_state48 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_11001)) | ((ap_predicate_op492_write_state47 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001)) | ((ap_predicate_op484_write_state46 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_11001)) | ((ap_predicate_op476_write_state45 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_11001)) | ((ap_predicate_op468_write_state44 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_11001)) | ((ap_predicate_op446_write_state43 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2)))) begin
        img_V_val_5_V_write = 1'b1;
    end else begin
        img_V_val_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln131_1_loc_blk_n = trunc_ln131_1_loc_empty_n;
    end else begin
        trunc_ln131_1_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln131_1_loc_empty_n == 1'b0) | (trunc_ln131_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln131_1_loc_read = 1'b1;
    end else begin
        trunc_ln131_1_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln131_loc_blk_n = trunc_ln131_loc_empty_n;
    end else begin
        trunc_ln131_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln131_1_loc_empty_n == 1'b0) | (trunc_ln131_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln131_loc_read = 1'b1;
    end else begin
        trunc_ln131_loc_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln131_1_loc_empty_n == 1'b0) | (trunc_ln131_loc_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln418_fu_842_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln459_fu_863_p2 == 1'd0) & (icmp_ln418_fu_842_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((icmp_ln514_reg_2574 == 1'd1) | ((icmp_ln571_reg_2578 == 1'd1) | ((icmp_ln614_reg_2582 == 1'd1) | ((icmp_ln651_reg_2586 == 1'd1) | ((icmp_ln688_reg_2590 == 1'd1) | ((icmp_ln740_reg_2594 == 1'd1) | ((icmp_ln790_reg_2598 == 1'd1) | ((icmp_ln840_reg_2602 == 1'd1) | ((icmp_ln889_reg_2606 == 1'd1) | ((icmp_ln926_reg_2610 == 1'd1) | ((icmp_ln973_fu_1293_p2 == 1'd1) | (icmp_ln963_reg_2614 == 1'd0)))))))))))))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln980_fu_1304_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln980_fu_1304_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & ((icmp_ln418_reg_2566 == 1'd1) | ((icmp_ln469_fu_1603_p2 == 1'd1) | (icmp_ln459_reg_2570 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln476_fu_1614_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (icmp_ln476_fu_1614_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b0)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else if (((1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln428_fu_1987_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln435_fu_1998_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (icmp_ln435_fu_1998_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage1_subdone)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b0) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((1'b0 == ap_block_pp2_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_pp2_stage6 : begin
            if ((1'b0 == ap_block_pp2_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end
        end
        ap_ST_fsm_pp2_stage7 : begin
            if ((1'b0 == ap_block_pp2_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln418_fu_827_p2 = ($signed(8'd238) + $signed(trunc_ln131_1_loc_re_reg_2532));

assign add_ln422_fu_1183_p2 = (16'd15 + zext_ln422_fu_1177_p1);

assign add_ln453_fu_1221_p2 = ($signed(13'd8191) + $signed(zext_ln422_1_fu_1199_p1));

assign add_ln459_fu_848_p2 = ($signed(trunc_ln131_1_loc_re_reg_2532) + $signed(8'd234));

assign add_ln463_fu_1155_p2 = (16'd15 + zext_ln463_fu_1152_p1);

assign add_ln508_fu_1541_p2 = ($signed(13'd8191) + $signed(zext_ln463_1_fu_1532_p1));

assign add_ln514_fu_869_p2 = ($signed(trunc_ln131_1_loc_re_reg_2532) + $signed(8'd224));

assign add_ln571_fu_890_p2 = ($signed(trunc_ln131_1_loc_re_reg_2532) + $signed(8'd219));

assign add_ln688_fu_921_p2 = ($signed(trunc_ln131_1_loc_re_reg_2532) + $signed(8'd236));

assign add_ln740_fu_942_p2 = ($signed(trunc_ln131_1_loc_re_reg_2532) + $signed(8'd226));

assign add_ln790_fu_963_p2 = ($signed(trunc_ln131_1_loc_re_reg_2532) + $signed(8'd221));

assign add_ln889_fu_989_p2 = ($signed(trunc_ln131_1_loc_re_reg_2532) + $signed(8'd246));

assign add_ln926_fu_1010_p2 = ($signed(trunc_ln131_1_loc_re_reg_2532) + $signed(8'd241));

assign add_ln967_fu_1042_p2 = (16'd15 + zext_ln967_fu_1036_p1);

assign add_ln995_fu_1080_p2 = ($signed(13'd8191) + $signed(zext_ln967_1_fu_1058_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp2_stage6 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp2_stage7 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd45];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((io_acc_block_signal_op255 == 1'b0) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((io_acc_block_signal_op255 == 1'b0) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((io_acc_block_signal_op255 == 1'b0) & (or_ln995_7_reg_2781 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op213_write_state5 == 1'b1) & (io_acc_block_signal_op213 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln980_reg_2744 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op213_write_state5 == 1'b1) & (io_acc_block_signal_op213 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln980_reg_2744 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op213_write_state5 == 1'b1) & (io_acc_block_signal_op213 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln980_reg_2744 == 1'd0))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_predicate_op231_write_state6 == 1'b1) & (io_acc_block_signal_op231 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_predicate_op231_write_state6 == 1'b1) & (io_acc_block_signal_op231 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_predicate_op231_write_state6 == 1'b1) & (io_acc_block_signal_op231 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_predicate_op235_write_state7 == 1'b1) & (io_acc_block_signal_op235 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_predicate_op235_write_state7 == 1'b1) & (io_acc_block_signal_op235 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_predicate_op235_write_state7 == 1'b1) & (io_acc_block_signal_op235 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_predicate_op239_write_state8 == 1'b1) & (io_acc_block_signal_op239 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_predicate_op239_write_state8 == 1'b1) & (io_acc_block_signal_op239 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_predicate_op239_write_state8 == 1'b1) & (io_acc_block_signal_op239 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_predicate_op243_write_state9 == 1'b1) & (io_acc_block_signal_op243 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_predicate_op243_write_state9 == 1'b1) & (io_acc_block_signal_op243 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_predicate_op243_write_state9 == 1'b1) & (io_acc_block_signal_op243 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((ap_predicate_op247_write_state10 == 1'b1) & (io_acc_block_signal_op247 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_predicate_op247_write_state10 == 1'b1) & (io_acc_block_signal_op247 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_predicate_op247_write_state10 == 1'b1) & (io_acc_block_signal_op247 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_predicate_op251_write_state11 == 1'b1) & (io_acc_block_signal_op251 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_predicate_op251_write_state11 == 1'b1) & (io_acc_block_signal_op251 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_predicate_op251_write_state11 == 1'b1) & (io_acc_block_signal_op251 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((io_acc_block_signal_op377 == 1'b0) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((io_acc_block_signal_op377 == 1'b0) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((io_acc_block_signal_op377 == 1'b0) & (or_ln508_4_reg_2877 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((io_acc_block_signal_op381 == 1'b0) & (or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_predicate_op335_read_state32 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((io_acc_block_signal_op381 == 1'b0) & (or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_predicate_op335_read_state32 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((io_acc_block_signal_op381 == 1'b0) & (or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((ap_predicate_op335_read_state32 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op351_write_state33 == 1'b1) & (io_acc_block_signal_op351 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln476_reg_2848 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op351_write_state33 == 1'b1) & (io_acc_block_signal_op351 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln476_reg_2848 == 1'd0))));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op351_write_state33 == 1'b1) & (io_acc_block_signal_op351 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln476_reg_2848 == 1'd0))));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_01001 = ((ap_predicate_op365_write_state34 == 1'b1) & (io_acc_block_signal_op365 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((ap_predicate_op365_write_state34 == 1'b1) & (io_acc_block_signal_op365 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((ap_predicate_op365_write_state34 == 1'b1) & (io_acc_block_signal_op365 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage4_01001 = ((ap_predicate_op369_write_state35 == 1'b1) & (io_acc_block_signal_op369 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage4_11001 = ((ap_predicate_op369_write_state35 == 1'b1) & (io_acc_block_signal_op369 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage4_subdone = ((ap_predicate_op369_write_state35 == 1'b1) & (io_acc_block_signal_op369 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage5_01001 = ((ap_predicate_op373_write_state36 == 1'b1) & (io_acc_block_signal_op373 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage5_11001 = ((ap_predicate_op373_write_state36 == 1'b1) & (io_acc_block_signal_op373 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage5_subdone = ((ap_predicate_op373_write_state36 == 1'b1) & (io_acc_block_signal_op373 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((io_acc_block_signal_op508 == 1'b0) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((io_acc_block_signal_op508 == 1'b0) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((io_acc_block_signal_op508 == 1'b0) & (or_ln453_6_reg_2999 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = (((io_acc_block_signal_op516 == 1'b0) & (or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_predicate_op432_read_state42 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = (((io_acc_block_signal_op516 == 1'b0) & (or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_predicate_op432_read_state42 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = (((io_acc_block_signal_op516 == 1'b0) & (or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((ap_predicate_op432_read_state42 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)));
end

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage2_01001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op446_write_state43 == 1'b1) & (io_acc_block_signal_op446 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln435_reg_2962 == 1'd0))));
end

always @ (*) begin
    ap_block_pp2_stage2_11001 = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op446_write_state43 == 1'b1) & (io_acc_block_signal_op446 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln435_reg_2962 == 1'd0))));
end

always @ (*) begin
    ap_block_pp2_stage2_subdone = ((ap_enable_reg_pp2_iter0 == 1'b1) & (((ap_predicate_op446_write_state43 == 1'b1) & (io_acc_block_signal_op446 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln435_reg_2962 == 1'd0))));
end

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage3_01001 = ((ap_predicate_op468_write_state44 == 1'b1) & (io_acc_block_signal_op468 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage3_11001 = ((ap_predicate_op468_write_state44 == 1'b1) & (io_acc_block_signal_op468 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage3_subdone = ((ap_predicate_op468_write_state44 == 1'b1) & (io_acc_block_signal_op468 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage4_01001 = ((ap_predicate_op476_write_state45 == 1'b1) & (io_acc_block_signal_op476 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage4_11001 = ((ap_predicate_op476_write_state45 == 1'b1) & (io_acc_block_signal_op476 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage4_subdone = ((ap_predicate_op476_write_state45 == 1'b1) & (io_acc_block_signal_op476 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage5_01001 = ((ap_predicate_op484_write_state46 == 1'b1) & (io_acc_block_signal_op484 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage5_11001 = ((ap_predicate_op484_write_state46 == 1'b1) & (io_acc_block_signal_op484 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage5_subdone = ((ap_predicate_op484_write_state46 == 1'b1) & (io_acc_block_signal_op484 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage6_01001 = ((ap_predicate_op492_write_state47 == 1'b1) & (io_acc_block_signal_op492 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage6_11001 = ((ap_predicate_op492_write_state47 == 1'b1) & (io_acc_block_signal_op492 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage6_subdone = ((ap_predicate_op492_write_state47 == 1'b1) & (io_acc_block_signal_op492 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp2_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage7_01001 = ((ap_predicate_op500_write_state48 == 1'b1) & (io_acc_block_signal_op500 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage7_11001 = ((ap_predicate_op500_write_state48 == 1'b1) & (io_acc_block_signal_op500 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage7_subdone = ((ap_predicate_op500_write_state48 == 1'b1) & (io_acc_block_signal_op500 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (trunc_ln131_1_loc_empty_n == 1'b0) | (trunc_ln131_loc_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage6_iter0 = ((ap_predicate_op247_write_state10 == 1'b1) & (io_acc_block_signal_op247 == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage7_iter0 = ((ap_predicate_op251_write_state11 == 1'b1) & (io_acc_block_signal_op251 == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter1 = ((io_acc_block_signal_op255 == 1'b0) & (or_ln995_7_reg_2781 == 1'd1));
end

assign ap_block_state31_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state32_pp1_stage1_iter0 = ((ap_predicate_op335_read_state32 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp1_stage2_iter0 = (((ap_predicate_op351_write_state33 == 1'b1) & (io_acc_block_signal_op351 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln476_reg_2848 == 1'd0)));
end

always @ (*) begin
    ap_block_state34_pp1_stage3_iter0 = ((ap_predicate_op365_write_state34 == 1'b1) & (io_acc_block_signal_op365 == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp1_stage4_iter0 = ((ap_predicate_op369_write_state35 == 1'b1) & (io_acc_block_signal_op369 == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp1_stage5_iter0 = ((ap_predicate_op373_write_state36 == 1'b1) & (io_acc_block_signal_op373 == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp1_stage0_iter1 = ((io_acc_block_signal_op377 == 1'b0) & (or_ln508_4_reg_2877 == 1'd1));
end

always @ (*) begin
    ap_block_state38_pp1_stage1_iter1 = ((io_acc_block_signal_op381 == 1'b0) & (or_ln508_5_reg_2881_pp1_iter1_reg == 1'd1));
end

assign ap_block_state41_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state42_pp2_stage1_iter0 = ((ap_predicate_op432_read_state42 == 1'b1) & (bytes_plane1_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state43_pp2_stage2_iter0 = (((ap_predicate_op446_write_state43 == 1'b1) & (io_acc_block_signal_op446 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln435_reg_2962 == 1'd0)));
end

always @ (*) begin
    ap_block_state44_pp2_stage3_iter0 = ((ap_predicate_op468_write_state44 == 1'b1) & (io_acc_block_signal_op468 == 1'b0));
end

always @ (*) begin
    ap_block_state45_pp2_stage4_iter0 = ((ap_predicate_op476_write_state45 == 1'b1) & (io_acc_block_signal_op476 == 1'b0));
end

always @ (*) begin
    ap_block_state46_pp2_stage5_iter0 = ((ap_predicate_op484_write_state46 == 1'b1) & (io_acc_block_signal_op484 == 1'b0));
end

always @ (*) begin
    ap_block_state47_pp2_stage6_iter0 = ((ap_predicate_op492_write_state47 == 1'b1) & (io_acc_block_signal_op492 == 1'b0));
end

always @ (*) begin
    ap_block_state48_pp2_stage7_iter0 = ((ap_predicate_op500_write_state48 == 1'b1) & (io_acc_block_signal_op500 == 1'b0));
end

always @ (*) begin
    ap_block_state49_pp2_stage0_iter1 = ((io_acc_block_signal_op508 == 1'b0) & (or_ln453_6_reg_2999 == 1'd1));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state50_pp2_stage1_iter1 = ((io_acc_block_signal_op516 == 1'b0) & (or_ln453_7_reg_3003_pp2_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_block_state5_pp0_stage1_iter0 = (((ap_predicate_op213_write_state5 == 1'b1) & (io_acc_block_signal_op213 == 1'b0)) | ((bytes_plane0_V_V_empty_n == 1'b0) & (icmp_ln980_reg_2744 == 1'd0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage2_iter0 = ((ap_predicate_op231_write_state6 == 1'b1) & (io_acc_block_signal_op231 == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage3_iter0 = ((ap_predicate_op235_write_state7 == 1'b1) & (io_acc_block_signal_op235 == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage4_iter0 = ((ap_predicate_op239_write_state8 == 1'b1) & (io_acc_block_signal_op239 == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage5_iter0 = ((ap_predicate_op243_write_state9 == 1'b1) & (io_acc_block_signal_op243 == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

always @ (*) begin
    ap_predicate_op213_write_state5 = ((or_ln995_reg_2753 == 1'd1) & (icmp_ln980_reg_2744 == 1'd0));
end

always @ (*) begin
    ap_predicate_op231_write_state6 = ((or_ln995_1_reg_2757 == 1'd1) & (icmp_ln980_reg_2744 == 1'd0));
end

always @ (*) begin
    ap_predicate_op235_write_state7 = ((or_ln995_2_reg_2761 == 1'd1) & (icmp_ln980_reg_2744 == 1'd0));
end

always @ (*) begin
    ap_predicate_op239_write_state8 = ((or_ln995_3_reg_2765 == 1'd1) & (icmp_ln980_reg_2744 == 1'd0));
end

always @ (*) begin
    ap_predicate_op243_write_state9 = ((or_ln995_4_reg_2769 == 1'd1) & (icmp_ln980_reg_2744 == 1'd0));
end

always @ (*) begin
    ap_predicate_op247_write_state10 = ((or_ln995_5_reg_2773 == 1'd1) & (icmp_ln980_reg_2744 == 1'd0));
end

always @ (*) begin
    ap_predicate_op251_write_state11 = ((or_ln995_6_reg_2777 == 1'd1) & (icmp_ln980_reg_2744 == 1'd0));
end

always @ (*) begin
    ap_predicate_op335_read_state32 = (((trunc_ln469_reg_2835 == 1'd0) & (icmp_ln476_reg_2848 == 1'd0)) | ((empty_134_reg_2857 == 1'd0) & (icmp_ln476_reg_2848 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op351_write_state33 = ((or_ln508_reg_2861 == 1'd1) & (icmp_ln476_reg_2848 == 1'd0));
end

always @ (*) begin
    ap_predicate_op365_write_state34 = ((or_ln508_1_reg_2865 == 1'd1) & (icmp_ln476_reg_2848 == 1'd0));
end

always @ (*) begin
    ap_predicate_op369_write_state35 = ((or_ln508_2_reg_2869 == 1'd1) & (icmp_ln476_reg_2848 == 1'd0));
end

always @ (*) begin
    ap_predicate_op373_write_state36 = ((or_ln508_3_reg_2873 == 1'd1) & (icmp_ln476_reg_2848 == 1'd0));
end

always @ (*) begin
    ap_predicate_op432_read_state42 = (((trunc_ln428_reg_2949 == 1'd0) & (icmp_ln435_reg_2962 == 1'd0)) | ((empty_123_reg_2971 == 1'd0) & (icmp_ln435_reg_2962 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op446_write_state43 = ((or_ln453_reg_2975 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0));
end

always @ (*) begin
    ap_predicate_op468_write_state44 = ((or_ln453_1_reg_2979 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0));
end

always @ (*) begin
    ap_predicate_op476_write_state45 = ((or_ln453_2_reg_2983 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0));
end

always @ (*) begin
    ap_predicate_op484_write_state46 = ((or_ln453_3_reg_2987 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0));
end

always @ (*) begin
    ap_predicate_op492_write_state47 = ((or_ln453_4_reg_2991 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0));
end

always @ (*) begin
    ap_predicate_op500_write_state48 = ((or_ln453_5_reg_2995 == 1'd1) & (icmp_ln435_reg_2962 == 1'd0));
end

assign empty_117_fu_2013_p2 = (grp_fu_744_p2 | grp_fu_739_p2);

assign empty_119_fu_2019_p2 = (grp_fu_749_p2 | empty_117_fu_2013_p2);

assign empty_121_fu_2025_p2 = (grp_fu_754_p2 | empty_119_fu_2019_p2);

assign empty_123_fu_2031_p2 = (grp_fu_759_p2 | empty_121_fu_2025_p2);

assign empty_128_fu_1629_p2 = (grp_fu_744_p2 | grp_fu_739_p2);

assign empty_130_fu_1635_p2 = (grp_fu_749_p2 | empty_128_fu_1629_p2);

assign empty_132_fu_1641_p2 = (grp_fu_754_p2 | empty_130_fu_1635_p2);

assign empty_134_fu_1647_p2 = (grp_fu_759_p2 | empty_132_fu_1641_p2);

assign grp_fu_1171_p0 = HwReg_width[11:0];

assign grp_fu_1171_p1 = 12'd12;

assign grp_fu_580_p4 = {{trunc_ln131_loc_read_reg_2522[3:1]}};

assign grp_fu_589_p4 = {{bytes_plane0_V_V_dout[15:8]}};

assign grp_fu_739_p2 = ((trunc_ln131_1_loc_re_reg_2532 == 8'd38) ? 1'b1 : 1'b0);

assign grp_fu_744_p2 = ((trunc_ln131_1_loc_re_reg_2532 == 8'd33) ? 1'b1 : 1'b0);

assign grp_fu_749_p2 = ((trunc_ln131_1_loc_re_reg_2532 == 8'd23) ? 1'b1 : 1'b0);

assign grp_fu_754_p2 = ((trunc_ln131_1_loc_re_reg_2532 == 8'd19) ? 1'b1 : 1'b0);

assign grp_fu_759_p2 = ((trunc_ln131_1_loc_re_reg_2532 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln418_fu_842_p2 = ((tmp_fu_832_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln425_fu_1203_p2 = ((remainPix_fu_1180_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln428_fu_1987_p2 = ((y_0_i_i_reg_558 == Height) ? 1'b1 : 1'b0);

assign icmp_ln435_fu_1998_p2 = ((ap_phi_mux_x_0_i_i_phi_fu_573_p4 == zext_ln422_1_reg_2685) ? 1'b1 : 1'b0);

assign icmp_ln453_1_fu_1247_p2 = ((tmp_2_fu_1237_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln453_2_fu_1253_p2 = ((select_ln425_fu_1213_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln453_3_fu_1269_p2 = ((tmp_3_fu_1259_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln453_4_fu_1275_p2 = ((select_ln425_fu_1213_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln453_5_fu_1281_p2 = ((select_ln425_fu_1213_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln453_6_fu_1287_p2 = ((select_ln425_fu_1213_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln453_7_fu_2037_p2 = (($signed(zext_ln435_fu_2009_p1) < $signed(sext_ln453_reg_2695)) ? 1'b1 : 1'b0);

assign icmp_ln453_fu_1231_p2 = ((select_ln425_fu_1213_p3 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln459_fu_863_p2 = ((tmp_4_fu_853_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln466_fu_1516_p2 = ((trunc_ln465_fu_1512_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln469_fu_1603_p2 = ((y4_0_i_i_reg_536 == Height) ? 1'b1 : 1'b0);

assign icmp_ln476_fu_1614_p2 = ((ap_phi_mux_x6_0_i_i_phi_fu_551_p4 == zext_ln463_1_reg_2795) ? 1'b1 : 1'b0);

assign icmp_ln508_1_fu_1567_p2 = ((tmp_6_fu_1557_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln508_2_fu_1573_p2 = ((select_ln466_fu_1535_p3 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln508_3_fu_1587_p2 = ((select_ln466_fu_1535_p3 > 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln508_4_fu_1593_p2 = ((select_ln466_fu_1535_p3 > 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln508_5_fu_1653_p2 = (($signed(zext_ln476_fu_1625_p1) < $signed(sext_ln508_reg_2800)) ? 1'b1 : 1'b0);

assign icmp_ln508_fu_1551_p2 = ((select_ln466_fu_1535_p3 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln514_fu_884_p2 = ((tmp_8_fu_874_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_905_p2 = ((tmp_9_fu_895_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln614_fu_911_p2 = ((trunc_ln131_1_loc_re_reg_2532 == 8'd12) ? 1'b1 : 1'b0);

assign icmp_ln651_fu_916_p2 = ((trunc_ln131_1_loc_re_reg_2532 == 8'd28) ? 1'b1 : 1'b0);

assign icmp_ln688_fu_936_p2 = ((tmp_40_fu_926_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln740_fu_957_p2 = ((tmp_56_fu_947_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln790_fu_978_p2 = ((tmp_57_fu_968_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln840_fu_984_p2 = ((trunc_ln131_1_loc_re_reg_2532 == 8'd29) ? 1'b1 : 1'b0);

assign icmp_ln889_fu_1004_p2 = ((tmp_58_fu_994_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln926_fu_1025_p2 = ((tmp_59_fu_1015_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln963_fu_1031_p2 = ((trunc_ln131_1_loc_re_reg_2532 == 8'd24) ? 1'b1 : 1'b0);

assign icmp_ln970_fu_1062_p2 = ((remainPix_1_fu_1039_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln973_fu_1293_p2 = ((y15_0_i_i_reg_514 == Height) ? 1'b1 : 1'b0);

assign icmp_ln980_fu_1304_p2 = ((ap_phi_mux_x17_0_i_i_phi_fu_529_p4 == zext_ln967_1_reg_2618) ? 1'b1 : 1'b0);

assign icmp_ln995_1_fu_1106_p2 = ((tmp_61_fu_1096_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln995_2_fu_1112_p2 = ((select_ln970_fu_1072_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln995_3_fu_1128_p2 = ((tmp_62_fu_1118_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln995_4_fu_1134_p2 = ((select_ln970_fu_1072_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln995_5_fu_1140_p2 = ((select_ln970_fu_1072_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln995_6_fu_1146_p2 = ((select_ln970_fu_1072_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln995_7_fu_1319_p2 = (($signed(zext_ln980_fu_1315_p1) < $signed(sext_ln995_reg_2628)) ? 1'b1 : 1'b0);

assign icmp_ln995_fu_1090_p2 = ((select_ln970_fu_1072_p3 != 4'd0) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op213 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op231 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op235 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op239 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op243 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op247 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op251 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op255 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op351 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op365 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op369 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op373 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op377 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op381 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op446 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op468 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op476 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op484 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op492 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op500 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op508 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign io_acc_block_signal_op516 = (img_V_val_5_V_full_n & img_V_val_4_V_full_n & img_V_val_3_V_full_n & img_V_val_2_V_full_n & img_V_val_1_V_full_n & img_V_val_0_V_full_n);

assign or_ln453_1_fu_2047_p2 = (icmp_ln453_7_fu_2037_p2 | icmp_ln453_1_reg_2705);

assign or_ln453_2_fu_2052_p2 = (icmp_ln453_7_fu_2037_p2 | icmp_ln453_2_reg_2710);

assign or_ln453_3_fu_2057_p2 = (icmp_ln453_7_fu_2037_p2 | icmp_ln453_3_reg_2715);

assign or_ln453_4_fu_2062_p2 = (icmp_ln453_7_fu_2037_p2 | icmp_ln453_4_reg_2720);

assign or_ln453_5_fu_2067_p2 = (icmp_ln453_7_fu_2037_p2 | icmp_ln453_5_reg_2725);

assign or_ln453_6_fu_2072_p2 = (icmp_ln453_7_fu_2037_p2 | icmp_ln453_6_reg_2730);

assign or_ln453_7_fu_2077_p2 = (icmp_ln453_7_fu_2037_p2 | icmp_ln425_reg_2690);

assign or_ln453_fu_2042_p2 = (icmp_ln453_reg_2700 | icmp_ln453_7_fu_2037_p2);

assign or_ln508_1_fu_1663_p2 = (icmp_ln508_5_fu_1653_p2 | icmp_ln508_1_fu_1567_p2);

assign or_ln508_2_fu_1668_p2 = (icmp_ln508_5_fu_1653_p2 | icmp_ln508_2_fu_1573_p2);

assign or_ln508_3_fu_1673_p2 = (tmp_7_fu_1579_p3 | icmp_ln508_5_fu_1653_p2);

assign or_ln508_4_fu_1678_p2 = (icmp_ln508_5_fu_1653_p2 | icmp_ln508_3_fu_1587_p2);

assign or_ln508_5_fu_1683_p2 = (icmp_ln508_5_fu_1653_p2 | icmp_ln508_4_fu_1593_p2);

assign or_ln508_fu_1658_p2 = (icmp_ln508_fu_1551_p2 | icmp_ln508_5_fu_1653_p2);

assign or_ln995_1_fu_1329_p2 = (icmp_ln995_7_fu_1319_p2 | icmp_ln995_1_reg_2638);

assign or_ln995_2_fu_1334_p2 = (icmp_ln995_7_fu_1319_p2 | icmp_ln995_2_reg_2643);

assign or_ln995_3_fu_1339_p2 = (icmp_ln995_7_fu_1319_p2 | icmp_ln995_3_reg_2648);

assign or_ln995_4_fu_1344_p2 = (icmp_ln995_7_fu_1319_p2 | icmp_ln995_4_reg_2653);

assign or_ln995_5_fu_1349_p2 = (icmp_ln995_7_fu_1319_p2 | icmp_ln995_5_reg_2658);

assign or_ln995_6_fu_1354_p2 = (icmp_ln995_7_fu_1319_p2 | icmp_ln995_6_reg_2663);

assign or_ln995_7_fu_1359_p2 = (icmp_ln995_7_fu_1319_p2 | icmp_ln970_reg_2623);

assign or_ln995_fu_1324_p2 = (icmp_ln995_reg_2633 | icmp_ln995_7_fu_1319_p2);

assign p_Result_7_1_i_i_fu_1692_p4 = {{bytes_plane1_V_V_dout[61:32]}};

assign p_Result_7_2_i_i_fu_1702_p4 = {{bytes_plane1_V_V_dout[93:64]}};

assign p_Result_7_3_i_i_fu_1712_p4 = {{bytes_plane1_V_V_dout[125:96]}};

assign p_Result_8_3_i_i_fu_1734_p5 = {{p_Val2_1_fu_442[127:120]}, {tmp_12_i_i_fu_1722_p5}};

assign remainPix_1_fu_1039_p1 = trunc_ln131_loc_read_reg_2522[3:0];

assign remainPix_fu_1180_p1 = trunc_ln131_loc_read_reg_2522[3:0];

assign select_ln425_fu_1213_p3 = ((icmp_ln425_fu_1203_p2[0:0] === 1'b1) ? 4'd8 : zext_ln425_fu_1209_p1);

assign select_ln466_fu_1535_p3 = ((icmp_ln466_fu_1516_p2[0:0] === 1'b1) ? 3'd6 : trunc_ln3_fu_1522_p4);

assign select_ln970_fu_1072_p3 = ((icmp_ln970_fu_1062_p2[0:0] === 1'b1) ? 4'd8 : zext_ln970_fu_1068_p1);

assign sext_ln453_fu_1227_p1 = $signed(add_ln453_fu_1221_p2);

assign sext_ln508_fu_1547_p1 = $signed(add_ln508_fu_1541_p2);

assign sext_ln995_fu_1086_p1 = $signed(add_ln995_fu_1080_p2);

assign tmp_10_fu_2125_p4 = {{p_Val2_s_fu_446[15:8]}};

assign tmp_12_fu_2153_p4 = {{p_Val2_4_reg_3007[23:16]}};

assign tmp_12_i_i_fu_1722_p5 = {{{{p_Result_7_3_i_i_fu_1712_p4}, {p_Result_7_2_i_i_fu_1702_p4}}, {p_Result_7_1_i_i_fu_1692_p4}}, {trunc_ln647_fu_1688_p1}};

assign tmp_14_fu_2180_p4 = {{p_Val2_4_reg_3007[31:24]}};

assign tmp_16_fu_2207_p4 = {{p_Val2_4_reg_3007[39:32]}};

assign tmp_18_fu_2234_p4 = {{p_Val2_4_reg_3007[47:40]}};

assign tmp_1_fu_1189_p4 = {{add_ln422_fu_1183_p2[15:4]}};

assign tmp_20_fu_2261_p4 = {{p_Val2_4_reg_3007[55:48]}};

assign tmp_22_fu_2288_p4 = {{p_Val2_4_reg_3007[63:56]}};

assign tmp_24_fu_2315_p4 = {{p_Val2_4_reg_3007[71:64]}};

assign tmp_26_fu_2342_p4 = {{p_Val2_4_reg_3007[79:72]}};

assign tmp_28_fu_2369_p4 = {{p_Val2_4_reg_3007[87:80]}};

assign tmp_2_fu_1237_p4 = {{select_ln425_fu_1213_p3[3:1]}};

assign tmp_30_fu_2396_p4 = {{p_Val2_4_reg_3007[95:88]}};

assign tmp_32_fu_2423_p4 = {{p_Val2_4_reg_3007[103:96]}};

assign tmp_34_fu_2450_p4 = {{p_Val2_4_reg_3007[111:104]}};

assign tmp_36_fu_2477_p4 = {{p_Val2_4_reg_3007[119:112]}};

assign tmp_38_fu_2504_p4 = {{p_Val2_4_reg_3007[127:120]}};

assign tmp_3_fu_1259_p4 = {{select_ln425_fu_1213_p3[3:2]}};

assign tmp_40_fu_926_p4 = {{add_ln688_fu_921_p2[7:1]}};

assign tmp_4_fu_853_p4 = {{add_ln459_fu_848_p2[7:1]}};

assign tmp_56_fu_947_p4 = {{add_ln740_fu_942_p2[7:1]}};

assign tmp_57_fu_968_p4 = {{add_ln790_fu_963_p2[7:1]}};

assign tmp_58_fu_994_p4 = {{add_ln889_fu_989_p2[7:1]}};

assign tmp_59_fu_1015_p4 = {{add_ln926_fu_1010_p2[7:1]}};

assign tmp_60_fu_1048_p4 = {{add_ln967_fu_1042_p2[15:4]}};

assign tmp_61_fu_1096_p4 = {{select_ln970_fu_1072_p3[3:1]}};

assign tmp_62_fu_1118_p4 = {{select_ln970_fu_1072_p3[3:2]}};

assign tmp_6_fu_1557_p4 = {{select_ln466_fu_1535_p3[2:1]}};

assign tmp_7_fu_1579_p3 = select_ln466_fu_1535_p3[32'd2];

assign tmp_8_fu_874_p4 = {{add_ln514_fu_869_p2[7:1]}};

assign tmp_9_fu_895_p4 = {{add_ln571_fu_890_p2[7:1]}};

assign tmp_fu_832_p4 = {{add_ln418_fu_827_p2[7:1]}};

assign tmp_val_0_V_10_fu_2414_p3 = {{reg_807}, {2'd0}};

assign tmp_val_0_V_12_fu_2468_p3 = {{reg_815}, {2'd0}};

assign tmp_val_0_V_14_fu_1368_p3 = {{trunc_ln784_2_fu_1364_p1}, {2'd0}};

assign tmp_val_0_V_15_fu_1386_p3 = {{reg_767}, {2'd0}};

assign tmp_val_0_V_16_fu_1404_p3 = {{reg_775}, {2'd0}};

assign tmp_val_0_V_17_fu_1422_p3 = {{reg_783}, {2'd0}};

assign tmp_val_0_V_18_fu_1440_p3 = {{reg_791}, {2'd0}};

assign tmp_val_0_V_19_fu_1458_p3 = {{reg_799}, {2'd0}};

assign tmp_val_0_V_1_fu_2144_p3 = {{reg_767}, {2'd0}};

assign tmp_val_0_V_20_fu_1476_p3 = {{reg_807}, {2'd0}};

assign tmp_val_0_V_21_fu_1494_p3 = {{reg_815}, {2'd0}};

assign tmp_val_0_V_2_fu_1751_p1 = bytes_plane0_V_V_dout[9:0];

assign tmp_val_0_V_3_fu_2198_p3 = {{reg_775}, {2'd0}};

assign tmp_val_0_V_5_fu_2252_p3 = {{reg_783}, {2'd0}};

assign tmp_val_0_V_7_fu_2306_p3 = {{reg_791}, {2'd0}};

assign tmp_val_0_V_9_fu_2360_p3 = {{reg_799}, {2'd0}};

assign tmp_val_0_V_fu_2094_p3 = {{trunc_ln784_fu_2090_p1}, {2'd0}};

assign tmp_val_1_V_10_fu_2432_p3 = {{tmp_32_fu_2423_p4}, {2'd0}};

assign tmp_val_1_V_12_fu_2486_p3 = {{tmp_36_fu_2477_p4}, {2'd0}};

assign tmp_val_1_V_1_fu_2162_p3 = {{tmp_12_fu_2153_p4}, {2'd0}};

assign tmp_val_1_V_2_fu_1756_p1 = p_Val2_1_fu_442[9:0];

assign tmp_val_1_V_3_fu_2216_p3 = {{tmp_16_fu_2207_p4}, {2'd0}};

assign tmp_val_1_V_5_fu_2270_p3 = {{tmp_20_fu_2261_p4}, {2'd0}};

assign tmp_val_1_V_7_fu_2324_p3 = {{tmp_24_fu_2315_p4}, {2'd0}};

assign tmp_val_1_V_9_fu_2378_p3 = {{tmp_28_fu_2369_p4}, {2'd0}};

assign tmp_val_1_V_fu_2107_p3 = {{trunc_ln784_1_fu_2103_p1}, {2'd0}};

assign tmp_val_3_V_10_fu_2441_p3 = {{reg_811}, {2'd0}};

assign tmp_val_3_V_12_fu_2495_p3 = {{reg_819}, {2'd0}};

assign tmp_val_3_V_14_fu_1377_p3 = {{grp_fu_589_p4}, {2'd0}};

assign tmp_val_3_V_15_fu_1395_p3 = {{reg_771}, {2'd0}};

assign tmp_val_3_V_16_fu_1413_p3 = {{reg_779}, {2'd0}};

assign tmp_val_3_V_17_fu_1431_p3 = {{reg_787}, {2'd0}};

assign tmp_val_3_V_18_fu_1449_p3 = {{reg_795}, {2'd0}};

assign tmp_val_3_V_19_fu_1467_p3 = {{reg_803}, {2'd0}};

assign tmp_val_3_V_1_fu_2171_p3 = {{reg_771}, {2'd0}};

assign tmp_val_3_V_20_fu_1485_p3 = {{reg_811}, {2'd0}};

assign tmp_val_3_V_21_fu_1503_p3 = {{reg_819}, {2'd0}};

assign tmp_val_3_V_3_fu_2225_p3 = {{reg_779}, {2'd0}};

assign tmp_val_3_V_5_fu_2279_p3 = {{reg_787}, {2'd0}};

assign tmp_val_3_V_7_fu_2333_p3 = {{reg_795}, {2'd0}};

assign tmp_val_3_V_9_fu_2387_p3 = {{reg_803}, {2'd0}};

assign tmp_val_3_V_fu_2116_p3 = {{grp_fu_589_p4}, {2'd0}};

assign tmp_val_4_V_10_fu_2459_p3 = {{tmp_34_fu_2450_p4}, {2'd0}};

assign tmp_val_4_V_12_fu_2513_p3 = {{tmp_38_fu_2504_p4}, {2'd0}};

assign tmp_val_4_V_1_fu_2189_p3 = {{tmp_14_fu_2180_p4}, {2'd0}};

assign tmp_val_4_V_3_fu_2243_p3 = {{tmp_18_fu_2234_p4}, {2'd0}};

assign tmp_val_4_V_5_fu_2297_p3 = {{tmp_22_fu_2288_p4}, {2'd0}};

assign tmp_val_4_V_7_fu_2351_p3 = {{tmp_26_fu_2342_p4}, {2'd0}};

assign tmp_val_4_V_9_fu_2405_p3 = {{tmp_30_fu_2396_p4}, {2'd0}};

assign tmp_val_4_V_fu_2135_p3 = {{tmp_10_fu_2125_p4}, {2'd0}};

assign trunc_ln3_fu_1522_p4 = {{grp_fu_1171_p2[3:1]}};

assign trunc_ln428_fu_1983_p1 = y_0_i_i_reg_558[0:0];

assign trunc_ln465_fu_1512_p1 = grp_fu_1171_p2[3:0];

assign trunc_ln469_fu_1599_p1 = y4_0_i_i_reg_536[0:0];

assign trunc_ln647_fu_1688_p1 = bytes_plane1_V_V_dout[29:0];

assign trunc_ln784_1_fu_2103_p1 = p_Val2_s_fu_446[7:0];

assign trunc_ln784_2_fu_1364_p1 = bytes_plane0_V_V_dout[7:0];

assign trunc_ln784_fu_2090_p1 = bytes_plane0_V_V_dout[7:0];

assign x_1_fu_2003_p2 = (ap_phi_mux_x_0_i_i_phi_fu_573_p4 + 13'd1);

assign x_2_fu_1309_p2 = (ap_phi_mux_x17_0_i_i_phi_fu_529_p4 + 13'd1);

assign x_fu_1619_p2 = (ap_phi_mux_x6_0_i_i_phi_fu_551_p4 + 13'd1);

assign y_1_fu_1608_p2 = (12'd1 + y4_0_i_i_reg_536);

assign y_2_fu_1298_p2 = (y15_0_i_i_reg_514 + 12'd1);

assign y_fu_1992_p2 = (12'd1 + y_0_i_i_reg_558);

assign zext_ln422_1_fu_1199_p1 = tmp_1_fu_1189_p4;

assign zext_ln422_fu_1177_p1 = trunc_ln131_loc_read_reg_2522;

assign zext_ln425_fu_1209_p1 = grp_fu_580_p4;

assign zext_ln435_fu_2009_p1 = ap_phi_mux_x_0_i_i_phi_fu_573_p4;

assign zext_ln463_1_fu_1532_p1 = tmp_5_reg_2674;

assign zext_ln463_fu_1152_p1 = trunc_ln131_loc_read_reg_2522;

assign zext_ln476_fu_1625_p1 = ap_phi_mux_x6_0_i_i_phi_fu_551_p4;

assign zext_ln967_1_fu_1058_p1 = tmp_60_fu_1048_p4;

assign zext_ln967_fu_1036_p1 = trunc_ln131_loc_read_reg_2522;

assign zext_ln970_fu_1068_p1 = grp_fu_580_p4;

assign zext_ln980_fu_1315_p1 = ap_phi_mux_x17_0_i_i_phi_fu_529_p4;

always @ (posedge ap_clk) begin
    zext_ln967_1_reg_2618[12] <= 1'b0;
    zext_ln422_1_reg_2685[12] <= 1'b0;
    zext_ln463_1_reg_2795[12] <= 1'b0;
end

endmodule //design_1_v_frmbuf_rd_0_0_Bytes2MultiPixStream
