/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffgnp0p99v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.990000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.990000 ;
    operating_conditions ( "ffgnp0p99v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.990000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p99v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 65901.900000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001331 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.451227, 0.453327, 0.462000, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.451227, 0.453327, 0.462000, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.406104, 0.407994, 0.415800, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.406104, 0.407994, 0.415800, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.024028" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.027394" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001331 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.451227, 0.453327, 0.462000, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.451227, 0.453327, 0.462000, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.406104, 0.407994, 0.415800, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.406104, 0.407994, 0.415800, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.024028" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.027394" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.006070, 0.006070, 0.006070, 0.006070, 0.006070" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006070, 0.006070, 0.006070, 0.006070, 0.006070" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.247214, 0.259314, 0.271604, 0.295014, 0.337914",\
              "0.252884, 0.264984, 0.277274, 0.300684, 0.343584",\
              "0.257304, 0.269404, 0.281694, 0.305104, 0.348004",\
              "0.260264, 0.272364, 0.284654, 0.308064, 0.350964",\
              "0.260404, 0.272504, 0.284794, 0.308204, 0.351104"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.247214, 0.259314, 0.271604, 0.295014, 0.337914",\
              "0.252884, 0.264984, 0.277274, 0.300684, 0.343584",\
              "0.257304, 0.269404, 0.281694, 0.305104, 0.348004",\
              "0.260264, 0.272364, 0.284654, 0.308064, 0.350964",\
              "0.260404, 0.272504, 0.284794, 0.308204, 0.351104"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.008224, 0.028290, 0.052377, 0.088645, 0.173181",\
              "0.008224, 0.028290, 0.052377, 0.088645, 0.173181",\
              "0.008224, 0.028290, 0.052377, 0.088645, 0.173181",\
              "0.008224, 0.028290, 0.052377, 0.088645, 0.173181",\
              "0.008224, 0.028290, 0.052377, 0.088645, 0.173181"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.008224, 0.028290, 0.052377, 0.088645, 0.173181",\
              "0.008224, 0.028290, 0.052377, 0.088645, 0.173181",\
              "0.008224, 0.028290, 0.052377, 0.088645, 0.173181",\
              "0.008224, 0.028290, 0.052377, 0.088645, 0.173181",\
              "0.008224, 0.028290, 0.052377, 0.088645, 0.173181"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.304080, 0.316785, 0.328755, 0.352065, 0.401520",\
              "0.311010, 0.323715, 0.335685, 0.358995, 0.408450",\
              "0.315735, 0.328440, 0.340410, 0.363720, 0.413175",\
              "0.319410, 0.332115, 0.344085, 0.367395, 0.416850",\
              "0.319420, 0.332126, 0.344095, 0.367405, 0.416861"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.007950, 0.025927, 0.046750, 0.101732, 0.201169",\
              "0.007950, 0.025927, 0.046750, 0.101732, 0.201169",\
              "0.007950, 0.025927, 0.046750, 0.101732, 0.201169",\
              "0.007950, 0.025927, 0.046750, 0.101732, 0.201169",\
              "0.007950, 0.025927, 0.046750, 0.101732, 0.201169"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.304080, 0.316785, 0.328755, 0.352065, 0.401520",\
              "0.311010, 0.323715, 0.335685, 0.358995, 0.408450",\
              "0.315735, 0.328440, 0.340410, 0.363720, 0.413175",\
              "0.319410, 0.332115, 0.344085, 0.367395, 0.416850",\
              "0.319420, 0.332126, 0.344095, 0.367405, 0.416861"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.007950, 0.025927, 0.046750, 0.101732, 0.201169",\
              "0.007950, 0.025927, 0.046750, 0.101732, 0.201169",\
              "0.007950, 0.025927, 0.046750, 0.101732, 0.201169",\
              "0.007950, 0.025927, 0.046750, 0.101732, 0.201169",\
              "0.007950, 0.025927, 0.046750, 0.101732, 0.201169"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.035179 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.087759, 0.094794, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.165480, 0.175875, 0.184800, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.451227, 0.453327, 0.462000, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.451227, 0.453327, 0.462000, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "5.101797" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.103253" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.340753" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.105163" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.494352" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.105177" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "4.917558" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.105170" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.061634" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001539 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.033516" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.035149" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.115872, 0.126168, 0.136256, 0.152376, 0.181600",\
              "0.116288, 0.126584, 0.136672, 0.152792, 0.182016",\
              "0.115872, 0.126168, 0.136256, 0.152376, 0.181600",\
              "0.114728, 0.125024, 0.135112, 0.151232, 0.180456",\
              "0.114208, 0.124504, 0.134592, 0.150712, 0.179936"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.115872, 0.126168, 0.136256, 0.152376, 0.181600",\
              "0.116288, 0.126584, 0.136672, 0.152792, 0.182016",\
              "0.115872, 0.126168, 0.136256, 0.152376, 0.181600",\
              "0.114728, 0.125024, 0.135112, 0.151232, 0.180456",\
              "0.114208, 0.124504, 0.134592, 0.150712, 0.179936"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077780, 0.072780, 0.069280, 0.065880, 0.064480",\
              "0.086180, 0.081180, 0.077680, 0.074280, 0.072880",\
              "0.092180, 0.087180, 0.083680, 0.080280, 0.078880",\
              "0.099280, 0.094280, 0.090780, 0.087380, 0.085980",\
              "0.107080, 0.102080, 0.098580, 0.095180, 0.093780"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.077780, 0.072780, 0.069280, 0.065880, 0.064480",\
              "0.086180, 0.081180, 0.077680, 0.074280, 0.072880",\
              "0.092180, 0.087180, 0.083680, 0.080280, 0.078880",\
              "0.099280, 0.094280, 0.090780, 0.087380, 0.085980",\
              "0.107080, 0.102080, 0.098580, 0.095180, 0.093780"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001319 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.024028" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.027394" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093824, 0.101624, 0.108696, 0.117432, 0.130952",\
              "0.094240, 0.102040, 0.109112, 0.117848, 0.131368",\
              "0.093616, 0.101416, 0.108488, 0.117224, 0.130744",\
              "0.092368, 0.100168, 0.107240, 0.115976, 0.129496",\
              "0.092888, 0.100688, 0.107760, 0.116496, 0.130016"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093824, 0.101624, 0.108696, 0.117432, 0.130952",\
              "0.094240, 0.102040, 0.109112, 0.117848, 0.131368",\
              "0.093616, 0.101416, 0.108488, 0.117224, 0.130744",\
              "0.092368, 0.100168, 0.107240, 0.115976, 0.129496",\
              "0.092888, 0.100688, 0.107760, 0.116496, 0.130016"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081220, 0.075520, 0.071220, 0.066420, 0.062020",\
              "0.089520, 0.083820, 0.079520, 0.074720, 0.070320",\
              "0.095220, 0.089520, 0.085220, 0.080420, 0.076020",\
              "0.099820, 0.094120, 0.089820, 0.085020, 0.080620",\
              "0.097620, 0.091920, 0.087620, 0.082820, 0.078420"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.081220, 0.075520, 0.071220, 0.066420, 0.062020",\
              "0.089520, 0.083820, 0.079520, 0.074720, 0.070320",\
              "0.095220, 0.089520, 0.085220, 0.080420, 0.076020",\
              "0.099820, 0.094120, 0.089820, 0.085020, 0.080620",\
              "0.097620, 0.091920, 0.087620, 0.082820, 0.078420"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001331 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.010145" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.010120" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082051, 0.091411, 0.100667, 0.115331, 0.139043",\
              "0.082363, 0.091723, 0.100979, 0.115643, 0.139355",\
              "0.081843, 0.091203, 0.100459, 0.115123, 0.138835",\
              "0.080595, 0.089955, 0.099211, 0.113875, 0.137587",\
              "0.081219, 0.090579, 0.099835, 0.114499, 0.138211"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082051, 0.091411, 0.100667, 0.115331, 0.139043",\
              "0.082363, 0.091723, 0.100979, 0.115643, 0.139355",\
              "0.081843, 0.091203, 0.100459, 0.115123, 0.138835",\
              "0.080595, 0.089955, 0.099211, 0.113875, 0.137587",\
              "0.081219, 0.090579, 0.099835, 0.114499, 0.138211"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092880, 0.088280, 0.085180, 0.082080, 0.081380",\
              "0.101080, 0.096480, 0.093380, 0.090280, 0.089580",\
              "0.106880, 0.102280, 0.099180, 0.096080, 0.095380",\
              "0.111580, 0.106980, 0.103880, 0.100780, 0.100080",\
              "0.109580, 0.104980, 0.101880, 0.098780, 0.098080"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.092880, 0.088280, 0.085180, 0.082080, 0.081380",\
              "0.101080, 0.096480, 0.093380, 0.090280, 0.089580",\
              "0.106880, 0.102280, 0.099180, 0.096080, 0.095380",\
              "0.111580, 0.106980, 0.103880, 0.100780, 0.100080",\
              "0.109580, 0.104980, 0.101880, 0.098780, 0.098080"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000743 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004548" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005164" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.052349, 0.060253, 0.067221, 0.076581, 0.089477",\
              "0.049749, 0.057653, 0.064621, 0.073981, 0.086877",\
              "0.051309, 0.059213, 0.066181, 0.075541, 0.088437",\
              "0.060773, 0.068677, 0.075645, 0.085005, 0.097901",\
              "0.089893, 0.097797, 0.104765, 0.114125, 0.127021"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.052349, 0.060253, 0.067221, 0.076581, 0.089477",\
              "0.049749, 0.057653, 0.064621, 0.073981, 0.086877",\
              "0.051309, 0.059213, 0.066181, 0.075541, 0.088437",\
              "0.060773, 0.068677, 0.075645, 0.085005, 0.097901",\
              "0.089893, 0.097797, 0.104765, 0.114125, 0.127021"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.082440, 0.085440, 0.091740, 0.109140, 0.149040",\
              "0.097040, 0.100040, 0.106340, 0.123740, 0.163640",\
              "0.110340, 0.113340, 0.119640, 0.137040, 0.176940",\
              "0.129440, 0.132440, 0.138740, 0.156140, 0.196040",\
              "0.156640, 0.159640, 0.165940, 0.183340, 0.223240"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082440, 0.085440, 0.091740, 0.109140, 0.149040",\
              "0.097040, 0.100040, 0.106340, 0.123740, 0.163640",\
              "0.110340, 0.113340, 0.119640, 0.137040, 0.176940",\
              "0.129440, 0.132440, 0.138740, 0.156140, 0.196040",\
              "0.156640, 0.159640, 0.165940, 0.183340, 0.223240"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000745 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004875" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005893" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.052349, 0.060253, 0.067221, 0.076581, 0.089477",\
              "0.049749, 0.057653, 0.064621, 0.073981, 0.086877",\
              "0.051309, 0.059213, 0.066181, 0.075541, 0.088437",\
              "0.060773, 0.068677, 0.075645, 0.085005, 0.097901",\
              "0.089893, 0.097797, 0.104765, 0.114125, 0.127021"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.052349, 0.060253, 0.067221, 0.076581, 0.089477",\
              "0.049749, 0.057653, 0.064621, 0.073981, 0.086877",\
              "0.051309, 0.059213, 0.066181, 0.075541, 0.088437",\
              "0.060773, 0.068677, 0.075645, 0.085005, 0.097901",\
              "0.089893, 0.097797, 0.104765, 0.114125, 0.127021"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.082440, 0.085440, 0.091740, 0.109140, 0.149040",\
              "0.097040, 0.100040, 0.106340, 0.123740, 0.163640",\
              "0.110340, 0.113340, 0.119640, 0.137040, 0.176940",\
              "0.129440, 0.132440, 0.138740, 0.156140, 0.196040",\
              "0.156640, 0.159640, 0.165940, 0.183340, 0.223240"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082440, 0.085440, 0.091740, 0.109140, 0.149040",\
              "0.097040, 0.100040, 0.106340, 0.123740, 0.163640",\
              "0.110340, 0.113340, 0.119640, 0.137040, 0.176940",\
              "0.129440, 0.132440, 0.138740, 0.156140, 0.196040",\
              "0.156640, 0.159640, 0.165940, 0.183340, 0.223240"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 5.746356 ;
    }
}
}
