// Seed: 3688523873
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign {id_3, id_6, 1, 1, -1'b0 & id_3} = {(-1), id_6};
  wire id_7;
endmodule
module module_1 #(
    parameter id_6 = 32'd68
) (
    input supply1 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire _id_6
    , id_13,
    output tri id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri0 id_10
    , id_14,
    input wand id_11
);
  logic [1 : id_6] id_15;
  logic id_16;
  module_0 modCall_1 (
      id_14,
      id_16,
      id_15,
      id_14,
      id_16
  );
endmodule
