
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
Options:	
Date:		Thu Jan 30 14:56:42 2025
Host:		vlsicadclient05 (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
OS:		Red Hat Enterprise Linux Workstation release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsiuser/cds.lib - Unable to open library umc110ae at path /home/vlsiuser/umc110ae: Invalid Lib Path..
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dcgHonorSignalNetNDR 1
<CMD> set defHierChar /
Set Default Input Pin Transition as 0.1 ps.
<CMD> set delaycal_input_transition_delay 0.1ps
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set floorplan_default_site CoreSite
<CMD> set fpIsMaxIoHeight 0
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
<CMD> set init_mmmc_file ../../../../counter1.view
<CMD> set init_original_verilog_files ../synthesis/reports/hdl_synthesis.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog ../synthesis/reports/hdl_synthesis.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_total_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} per_snapshot {!!true 1} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} title {!!str {Worst Setup Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str path_depth} type {!!str section} title {!!str {Path Depth Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str path_depth_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.min} title {!!str min} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.max} title {!!str max} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.mean} title {!!str mean} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.path_depth.std_dev} title {!!str std_dev} group {!!str {Path Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.min} title {!!str min} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.max} title {!!str max} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.mean} title {!!str mean} group {!!str {Cell Depth}}}} {!!map {metric {!!str timing.setup.cell_depth.std_dev} title {!!str std_dev} group {!!str {Cell Depth}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}} {!!map {id {!!str path_depth_histogram} type {!!str histogram} title {!!str {Path Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.path_depth.histogram}}}}} show_label_every {!!int 5}}} {!!map {id {!!str cell_depth_histogram} type {!!str histogram} title {!!str {Cell Depth}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.cell_depth.histogram}}}}} show_label_every {!!int 5}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} show_label_every {!!int 10} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} title {!!str {Worst Hold Paths}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution} graph_type {!!str histogram}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} auto_hide {!!true 1} hierarchical_separator {!!str /} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} auto_hide {!!true 1} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} auto_hide {!!true 1} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}} link_file_metric {!!str rail.worstivreport.name:%.type:%}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} auto_hide {!!true 1} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=01/30 14:58:27, mem=716.0M)
#% End Load MMMC data ... (date=01/30 14:58:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=716.1M, current mem=716.1M)
rccorners

Loading LEF file ../lef/gsclib045_tech.lef ...

Loading LEF file ../lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Jan 30 14:58:27 2025
viaInitial ends at Thu Jan 30 14:58:27 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../../../../counter1.view
Reading max_timing timing library '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading min_timing timing library '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=15.9M, fe_cpu=0.70min, fe_real=1.77min, fe_mem=838.0M) ***
#% Begin Load netlist data ... (date=01/30 14:58:28, mem=733.3M)
*** Begin netlist parsing (mem=838.0M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/reports/hdl_synthesis.v'

*** Memory Usage v#1 (Current mem = 837.969M, initial mem = 308.848M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=838.0M) ***
#% End Load netlist data ... (date=01/30 14:58:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.9M, current mem=742.9M)
Top level cell is t1c_riscv_cpu.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell t1c_riscv_cpu ...
*** Netlist is unique.
** info: there are 1055 modules.
** info: there are 4357 stdCell insts.

*** Memory Usage v#1 (Current mem = 894.395M, initial mem = 308.848M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
 
 Analysis View: bc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'counter_sdc.sdc' ...
Current (total cpu=0:00:42.6, real=0:01:46, peak res=1029.0M, current mem=1029.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counter_sdc.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File counter_sdc.sdc, Line 10).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'counter' (File counter_sdc.sdc, Line 13).

**ERROR: (TCLCMD-917):	Cannot find 'designs' that match 'counter' (File counter_sdc.sdc, Line 13).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File counter_sdc.sdc, Line 18).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File counter_sdc.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 18).

**ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 18).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[7]' (File counter_sdc.sdc, Line 19).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[7]' (File counter_sdc.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 19).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 19).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[6]' (File counter_sdc.sdc, Line 20).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[6]' (File counter_sdc.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 20).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 20).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[5]' (File counter_sdc.sdc, Line 21).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[5]' (File counter_sdc.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 21).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 21).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[4]' (File counter_sdc.sdc, Line 22).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[4]' (File counter_sdc.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 22).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 22).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[3]' (File counter_sdc.sdc, Line 23).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[3]' (File counter_sdc.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 23).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 23).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[2]' (File counter_sdc.sdc, Line 24).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[2]' (File counter_sdc.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 24).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 24).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[1]' (File counter_sdc.sdc, Line 25).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[1]' (File counter_sdc.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 25).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 25).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'count[0]' (File counter_sdc.sdc, Line 26).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'count[0]' (File counter_sdc.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File counter_sdc.sdc, Line 26).

**ERROR: (TCLNL-312):	set_output_delay: Invalid list of pins: '' (File counter_sdc.sdc, Line 26).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'rst' (File counter_sdc.sdc, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'rst' (File counter_sdc.sdc, Line 27).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '' (File counter_sdc.sdc, Line 27).

Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File counter_sdc.sdc, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'SE' (File counter_sdc.sdc, Line 28).

**ERROR: (TCLCMD-917):	Cannot find 'ports' that match '' (File counter_sdc.sdc, Line 28).

INFO (CTE): Reading of timing constraints file counter_sdc.sdc completed, with 22 Warnings and 23 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1048.5M, current mem=1048.5M)
Current (total cpu=0:00:42.7, real=0:01:46, peak res=1048.5M, current mem=1048.5M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   TCLCMD-513          21  The software could not find a matching o...
ERROR     TCLCMD-917          14  Cannot find '%s' that match '%s'         
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
ERROR     TCLNL-312            9  %s: Invalid list of pins: '%s'           
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 29 warning(s), 23 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.699996 10 10 10.0 10
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.987321428571 0.699767 10.0 10.07 10.0 10.07
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal10 bottom Metal10 left Metal11 right Metal11} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.0 bottom 1.0 left 1.0 right 1.0} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal10 bottom Metal10 left Metal11 right Metal11} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.5 bottom 1.5 left 1.5 right 1.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.4M)
Ring generation is complete.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal10 bottom Metal10 left Metal11 right Metal11} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.5 bottom 1.5 left 1.5 right 1.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.4M)
Ring generation is complete.
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal10 bottom Metal10 left Metal11 right Metal11} -width {top 3 bottom 3 left 3 right 3} -spacing {top 0.75 bottom 0.75 left 0.75 right 0.75} -offset {top 1.5 bottom 1.5 left 1.5 right 1.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1353.4M)
Ring generation is complete.
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VDD -type tiehi -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type tielo -instanceBasename * -hierarchicalInstance {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu Jan 30 15:04:03 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 886Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2667.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 36 used
Read in 36 components
  36 core components: 36 unplaced, 0 placed, 0 fixed
Read in 228 logical pins
Read in 182 nets
Read in 2 special nets, 2 routed
Read in 72 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 194
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 97
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2705.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 291 wires.
ViaGen created 1940 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       291      |       NA       |
|  Via1  |       194      |        0       |
|  Via2  |       194      |        0       |
|  Via3  |       194      |        0       |
|  Via4  |       194      |        0       |
|  Via5  |       194      |        0       |
|  Via6  |       194      |        0       |
|  Via7  |       194      |        0       |
|  Via8  |       194      |        0       |
|  Via9  |       194      |        0       |
|  Via10 |       194      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu Jan 30 15:04:05 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 900Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2705.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 36 used
Read in 36 components
  36 core components: 36 unplaced, 0 placed, 0 fixed
Read in 228 logical pins
Read in 182 nets
Read in 2 special nets, 2 routed
Read in 72 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2705.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1397.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1397.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1397.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1397.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1397.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 1948 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       194      |        0       |
|  Via2  |       194      |        0       |
|  Via3  |       194      |        0       |
|  Via4  |       194      |        0       |
|  Via5  |       194      |        0       |
|  Via6  |       194      |        0       |
|  Via7  |       194      |        0       |
|  Via8  |       194      |        0       |
|  Via9  |       194      |        0       |
|  Via10 |       202      |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1397.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1397.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1397.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1397.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1397.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-170):	The power planner failed to create a wire at (11.900000, 6.070000) (11.900000, 178.229996) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (175.649994, 6.070000) (175.649994, 178.229996) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (14.150000, 2.320000) (14.150000, 181.979996) because same wire already exists.
**WARN: (IMPPP-170):	The power planner failed to create a wire at (177.899994, 2.320000) (177.899994, 181.979996) because same wire already exists.
Stripe generation is complete.
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox -97.44150 -1.87750 258.98750 170.44300
<CMD> zoomBox -70.20150 9.66100 187.31850 134.16250
<CMD> zoomBox -59.56350 14.16700 159.32900 119.99350
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.326 39.834 -pin clk
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1397.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -47.18400 18.35250 138.87450 108.30500
<CMD> zoomBox -36.66150 21.91050 121.48800 98.37000
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin Ext_MemWrite -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.142 63.659 -pin Ext_MemWrite
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1388.4M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.237 72.598 -pin MemWrite
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1389.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.142 79.7305 -pin reset
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1389.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.0 79.895 -pin reset
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1390.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -29.38650 25.16300 105.04050 90.15350
<CMD> zoomBox -23.20250 27.92750 91.06050 83.16950
<CMD> zoomBox -17.94650 30.27700 79.17750 77.23300
<CMD> zoomBox -36.66250 21.90950 121.48900 98.37000
<CMD> zoomBox -67.13800 8.28500 190.38600 132.78850
<CMD> zoomBox -116.76200 -13.90000 302.57450 188.83400
<CMD> zoomBox -78.75000 0.47300 277.68650 172.79700
<CMD> zoomBox -22.38800 23.66900 235.13800 148.17350
<CMD> zoomBox 47.04200 52.83300 181.47300 117.82550
<CMD> zoomBox 89.22250 70.55100 148.87050 99.38850
<CMD> zoomBox 105.30300 77.30550 136.44100 92.35950
<CMD> zoomBox 98.55650 74.47200 141.65500 95.30850
<CMD> zoomBox 94.26650 72.67000 144.97050 97.18350
<CMD> zoomBox 83.28200 68.05600 153.46100 101.98500
<CMD> zoomBox 47.03450 52.83050 181.47700 117.82850
<CMD> zoomBox 17.90850 40.59650 203.98850 130.55950
<CMD> zoomBox -78.20050 0.22700 278.27200 172.56850
<CMD> zoomBox -65.21100 7.17200 237.79100 153.66250
<CMD> zoomBox -54.17000 13.07550 203.38200 137.59250
<CMD> zoomBox -44.78500 18.09350 174.13450 123.93300
<CMD> zoomBox -36.80800 22.35850 149.27450 112.32250
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 25.51800 53.91300 35.36450 79.42500 -type hard
<CMD> zoomBox 0.84450 49.42200 97.98200 96.38450
<CMD> zoomBox -18.25050 28.24150 167.83450 118.20700
<CMD> zoomBox -43.35150 0.39900 259.65800 146.89300
<CMD> zoomBox -54.86300 -12.33400 301.61900 160.01200
<CMD> createPlaceBlockage -box 159.49800 14.03250 168.92950 23.46400 -type hard
<CMD> zoomBox -30.55450 2.45650 272.45550 148.95100
<CMD> zoomBox -57.21100 -10.27650 299.27200 162.07000
<CMD> zoomBox -88.19250 -25.25650 331.19900 177.50400
<CMD> createPlaceBlockage -box 149.62250 149.51100 168.28450 166.66000 -type hard
<CMD> createPlaceBlockage -box 19.49250 157.07650 35.63250 169.68600 -type hard
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 19.4 155.42 35.8 170.81 -name defScreenName].type Soft
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 19.4 155.42 35.8 170.81 -name defScreenName].density 50
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 19.4 155.42 35.8 170.81 -name defScreenName].isNoFlop 0
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 25.4 52.82 35.4 80.18 -name defScreenName].type Soft
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 25.4 52.82 35.4 80.18 -name defScreenName].density 50
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 25.4 52.82 35.4 80.18 -name defScreenName].isNoFlop 0
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 159.4 13.49 169.0 23.75 -name defScreenName].type Soft
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 159.4 13.49 169.0 23.75 -name defScreenName].density 50
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 159.4 13.49 169.0 23.75 -name defScreenName].isNoFlop 0
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 149.6 148.58 168.4 167.39 -name defScreenName].type Soft
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 149.6 148.58 168.4 167.39 -name defScreenName].density 50
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 149.6 148.58 168.4 167.39 -name defScreenName].isNoFlop 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 15 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1443.82 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1443.82)
Total number of fetched objects 4410
End delay calculation. (MEM=1505.03 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1487.49 CPU=0:00:00.4 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1478.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1486.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1486.0M) ***
No user-set net weight.
Net fanout histogram:
2		: 1520 (34.5%) nets
3		: 2072 (47.0%) nets
4     -	14	: 789 (17.9%) nets
15    -	39	: 15 (0.3%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=4342 (0 fixed + 4342 movable) #buf cell=0 #inv cell=116 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4410 #term=20013 #term/net=4.54, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4342 single + 0 double + 0 multi
Total standard cell length = 11.3678 (mm), area = 0.0194 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.741.
Density for the design = 0.741.
       = stdcell_area 56839 sites (19439 um^2) / alloc_area 76703 sites (26232 um^2).
Pin Density = 0.2455.
            = total # of pins 20013 / total area 81504.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.419e+03 (1.15e+03 2.73e+02)
              Est.  stn bbox = 2.350e+03 (1.85e+03 4.96e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1549.2M
Iteration  2: Total net bbox = 1.419e+03 (1.15e+03 2.73e+02)
              Est.  stn bbox = 2.350e+03 (1.85e+03 4.96e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1549.2M
Iteration  3: Total net bbox = 1.238e+03 (9.67e+02 2.71e+02)
              Est.  stn bbox = 2.529e+03 (1.93e+03 5.97e+02)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1559.0M
Active setup views:
    wc
Iteration  4: Total net bbox = 4.655e+04 (2.50e+04 2.15e+04)
              Est.  stn bbox = 5.902e+04 (3.22e+04 2.68e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1559.0M
Iteration  5: Total net bbox = 4.850e+04 (2.79e+04 2.06e+04)
              Est.  stn bbox = 6.179e+04 (3.53e+04 2.65e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1559.0M
Iteration  6: Total net bbox = 5.706e+04 (3.26e+04 2.44e+04)
              Est.  stn bbox = 7.264e+04 (4.11e+04 3.16e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1563.4M
Iteration  7: Total net bbox = 7.625e+04 (4.24e+04 3.38e+04)
              Est.  stn bbox = 9.304e+04 (5.15e+04 4.16e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1563.4M
Iteration  8: Total net bbox = 7.625e+04 (4.24e+04 3.38e+04)
              Est.  stn bbox = 9.304e+04 (5.15e+04 4.16e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1563.4M
Iteration  9: Total net bbox = 6.488e+04 (3.55e+04 2.94e+04)
              Est.  stn bbox = 8.155e+04 (4.42e+04 3.73e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1563.4M
Iteration 10: Total net bbox = 6.332e+04 (3.44e+04 2.89e+04)
              Est.  stn bbox = 7.978e+04 (4.30e+04 3.68e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1564.4M
Iteration 11: Total net bbox = 8.542e+04 (4.46e+04 4.08e+04)
              Est.  stn bbox = 1.031e+05 (5.39e+04 4.93e+04)
              cpu = 0:00:05.6 real = 0:00:05.0 mem = 1564.4M
Iteration 12: Total net bbox = 8.542e+04 (4.46e+04 4.08e+04)
              Est.  stn bbox = 1.031e+05 (5.39e+04 4.93e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1564.4M
Iteration 13: Total net bbox = 8.542e+04 (4.46e+04 4.08e+04)
              Est.  stn bbox = 1.031e+05 (5.39e+04 4.93e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1564.4M
*** cost = 8.542e+04 (4.46e+04 4.08e+04) (cpu for global=0:00:10.0) real=0:00:11.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:08.6 real: 0:00:08.5
Core Placement runtime cpu: 0:00:08.8 real: 0:00:09.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:25 mem=1572.4M) ***
Total net bbox length = 8.542e+04 (4.460e+04 4.082e+04) (ext = 1.580e+04)
Move report: Detail placement moves 4342 insts, mean move: 0.84 um, max move: 24.97 um 
	Max move on inst (g144863): (97.02, 105.68) --> (72.20, 105.83)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1572.4MB
Summary Report:
Instances move: 4342 (out of 4342 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 24.97 um (Instance: g144863) (97.018, 105.68) -> (72.2, 105.83)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 8.531e+04 (4.453e+04 4.078e+04) (ext = 1.570e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1572.4MB
*** Finished refinePlace (0:05:25 mem=1572.4M) ***
*** End of Placement (cpu=0:00:11.8, real=0:00:13.0, mem=1569.4M) ***
default core: bins with density > 0.750 = 50.00 % ( 50 / 100 )
Density distribution unevenness ratio = 7.458%
*** Free Virtual Timing Model ...(mem=1569.4M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1557.85)
Total number of fetched objects 4410
End delay calculation. (MEM=1585.04 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1585.04 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4286 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4286
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4286 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.173466e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1583.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19667 
[NR-eGR]  Metal2   (2V)         36647  30932 
[NR-eGR]  Metal3   (3H)         48996   1418 
[NR-eGR]  Metal4   (4V)          8728    282 
[NR-eGR]  Metal5   (5H)          3453     14 
[NR-eGR]  Metal6   (6V)             2      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        97826  52313 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 85308um
[NR-eGR] Total length: 97826um, number of vias: 52313
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6908um, number of vias: 6002
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1524.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:16, mem = 1524.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> zoomBox -18.75900 29.47050 200.16650 135.31300
<CMD> zoomBox -7.38500 38.43500 178.70200 128.40150
<CMD> zoomBox -18.75950 29.47000 200.16700 135.31300
<CMD> zoomBox -32.14100 18.92300 225.41950 143.44400
<CMD> zoomBox -47.88400 6.51450 255.12850 153.01000
<CMD> zoomBox 2.28250 46.05550 160.45700 122.52700
<CMD> zoomBox 32.75900 70.07700 102.94200 104.00800
<CMD> zoomBox 44.37800 79.23500 81.01450 96.94750
<CMD> zoomBox 50.44250 84.05450 69.56800 93.30100
<CMD> zoomBox 53.58600 86.59950 63.57050 91.42650
<CMD> zoomBox 55.22700 87.92800 60.43950 90.44800
<CMD> zoomBox 56.08200 88.62100 58.80300 89.93650
<CMD> zoomBox 56.60000 89.04200 57.80850 89.62650
<CMD> zoomBox 55.91150 88.48500 59.12100 90.03650
<CMD> zoomBox 54.52850 87.36300 61.76500 90.86150
<CMD> zoomBox 52.25250 85.51800 66.11600 92.22050
<CMD> zoomBox 49.26100 83.09200 71.83650 94.00650
<CMD> zoomBox 42.16250 77.33600 85.41100 98.24500
<CMD> zoomBox 28.56450 66.31000 111.41550 106.36550
<CMD> zoomBox 10.69000 51.81650 145.59900 117.04000
<CMD> zoomBox -18.41600 28.21550 201.26150 134.42150
<CMD> zoomBox -31.72650 17.42200 226.71750 142.37050
<CMD> zoomBox -47.38700 4.72400 256.66600 151.72250
<CMD> zoomBox -65.81050 -10.21450 291.89900 162.72500
<CMD> zoomBox -87.48500 -27.78950 333.35000 175.66900
<CMD> zoomBox -112.98500 -48.46600 382.11550 190.89700
<CMD> zoomBox -28.96100 7.94200 229.48600 132.89150
<CMD> zoomBox 6.72100 31.80950 165.43950 108.54400
<CMD> zoomBox 22.33600 45.91450 119.80950 93.03950
<CMD> zoomBox 31.92550 54.57700 91.78650 83.51750
<CMD> zoomBox 34.21450 56.64500 85.09650 81.24450
<CMD> zoomBox 36.16050 58.40300 79.41000 79.31250
<CMD> zoomBox 26.06150 49.28100 108.91700 89.33850
<CMD> zoomBox 6.71650 31.80750 165.44300 108.54600
<CMD> zoomBox -18.71200 8.83800 239.74800 133.79400
<CMD> zoomBox -30.34100 -1.66650 273.72950 145.34050
<CMD> zoomBox -44.02200 -14.02450 313.70800 158.92500
<CMD> zoomBox -101.83650 -20.47800 319.02250 182.99200
<CMD> checkPlace t1c_riscv_cpu.checkPlace
Begin checking placement ... (start mem=1534.7M, init mem=1558.7M)
*info: Placed = 4342          
*info: Unplaced = 0           
Placement Density:69.74%(19439/27874)
Placement Density (including fixed std cells):69.74%(19439/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1558.7M)
<CMD> setDrawView place
<CMD> fit
<CMD> check_design

Usage: check_design [-help] [-out_file <string>] {[-type {power_intent timing hierarchical pin_assign budget assign_statements place opt cts route signoff all}] [-no_check ]} [-type {power_intent timing hierarchical pin_assign budget assign_statements place opt cts route signoff all} ]

**ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "check_design".

invalid command name "check_place"
<CMD> checkPlace
Begin checking placement ... (start mem=1558.7M, init mem=1558.7M)
*info: Placed = 4342          
*info: Unplaced = 0           
Placement Density:69.74%(19439/27874)
Placement Density (including fixed std cells):69.74%(19439/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1558.7M)
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 't1c_riscv_cpu' of instances=4342 and nets=4505 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1556.746M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1556.75)
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 4410
End delay calculation. (MEM=1583.94 CPU=0:00:00.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1583.94 CPU=0:00:00.6 REAL=0:00:05.0)
Path 1: MET Setup Check with Pin datamem_data_ram_reg[59][22]/CK 
Endpoint:   datamem_data_ram_reg[59][22]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (^) triggered by  leading edge of 
'@'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.000
- Setup                         0.725
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.175
- Arrival Time                  4.296
= Slack Time                    4.878
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | reset ^     |          |       |   0.000 |    4.878 | 
     | g145064                      | B ^ -> Y v  | NAND2X1  | 0.266 |   0.266 |    5.144 | 
     | g102123                      | AN v -> Y v | NAND2BXL | 0.399 |   0.665 |    5.543 | 
     | g102074                      | B v -> Y ^  | NOR2X1   | 1.255 |   1.919 |    6.798 | 
     | g102064                      | A ^ -> Y v  | INVX1    | 1.356 |   3.275 |    8.153 | 
     | g101933                      | A v -> Y ^  | NOR2XL   | 1.019 |   4.294 |    9.172 | 
     | datamem_data_ram_reg[59][22] | SE ^        | SDFFQX1  | 0.003 |   4.296 |    9.175 | 
     +------------------------------------------------------------------------------------+ 

<CMD> saveDesign t1c_riscv_cpu_till_placement
#% Begin save design ... (date=01/30 15:18:07, mem=1356.7M)
% Begin Save ccopt configuration ... (date=01/30 15:18:07, mem=1356.7M)
% End Save ccopt configuration ... (date=01/30 15:18:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1357.6M, current mem=1357.6M)
% Begin Save netlist data ... (date=01/30 15:18:07, mem=1357.6M)
Writing Binary DB to t1c_riscv_cpu_till_placement.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 15:18:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1357.7M, current mem=1357.7M)
Saving symbol-table file ...
Saving congestion map file t1c_riscv_cpu_till_placement.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 15:18:07, mem=1358.1M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 15:18:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1358.1M, current mem=1358.1M)
Saving preference file t1c_riscv_cpu_till_placement.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 15:18:08, mem=1359.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/30 15:18:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1359.1M, current mem=1359.1M)
Saving PG file t1c_riscv_cpu_till_placement.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 15:18:08 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1535.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 15:18:08, mem=1359.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 15:18:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1359.2M, current mem=1359.2M)
% Begin Save routing data ... (date=01/30 15:18:08, mem=1359.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1535.5M) ***
% End Save routing data ... (date=01/30 15:18:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1359.5M, current mem=1359.5M)
Saving property file t1c_riscv_cpu_till_placement.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1538.5M) ***
% Begin Save power constraints data ... (date=01/30 15:18:08, mem=1360.0M)
% End Save power constraints data ... (date=01/30 15:18:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1360.1M, current mem=1360.1M)
rccorners
rccorners
rccorners
Generated self-contained design t1c_riscv_cpu_till_placement.dat
#% End save design ... (date=01/30 15:18:09, total cpu=0:00:00.6, real=0:00:02.0, peak res=1389.0M, current mem=1364.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/t1c_riscv_cpu_till_placement.dat t1c_riscv_cpu
#% Begin load design ... (date=01/30 15:19:43, mem=1366.5M)


ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.


**ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.

    while executing
"error $catchMsg"
    (procedure "restoreDesign" line 33)

**ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.

<CMD> encMessage warning 1
Un-suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/t1c_riscv_cpu_till_placement.dat t1c_riscv_cpu
% Begin load design ... (date=01/30 15:19:48, mem=1366.6M)


ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.


**ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.

    while executing
"error $catchMsg"
    (procedure "restoreDesign" line 33)

**ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.

<CMD> encMessage warning 1
Un-suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> timeDesign -preCTS
AAE DB initialization (MEM=1566.18 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] : totSession cpu/real = 0:08:00.3/0:24:59.7 (0.3), mem = 1566.2M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1549.2M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1581.73)
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 4410
End delay calculation. (MEM=1636.01 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1618.47 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:08:01 mem=1618.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.866  |  5.179  |  4.866  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.012   |      6 (6)       |
|   max_tran     |   1214 (9145)    |   -3.471   |   1214 (9153)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.738%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.25 sec
Total Real time: 2.0 sec
Total Memory Usage: 1590.886719 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:01.2/0:00:02.0 (0.6), totSession cpu/real = 0:08:01.5/0:25:01.7 (0.3), mem = 1590.9M
<CMD> report_timing
Path 1: MET Setup Check with Pin datamem_data_ram_reg[59][22]/CK 
Endpoint:   datamem_data_ram_reg[59][22]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (^) triggered by  leading edge of 
'@'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.000
- Setup                         0.718
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.182
- Arrival Time                  4.315
= Slack Time                    4.866
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                              |             |          |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+---------+----------| 
     |                              | reset ^     |          |       |   0.000 |    4.866 | 
     | g145064                      | B ^ -> Y v  | NAND2X1  | 0.273 |   0.273 |    5.139 | 
     | g102123                      | AN v -> Y v | NAND2BXL | 0.409 |   0.682 |    5.549 | 
     | g102074                      | B v -> Y ^  | NOR2X1   | 1.262 |   1.944 |    6.810 | 
     | g102064                      | A ^ -> Y v  | INVX1    | 1.358 |   3.301 |    8.168 | 
     | g101933                      | A v -> Y ^  | NOR2XL   | 1.011 |   4.313 |    9.179 | 
     | datamem_data_ram_reg[59][22] | SE ^        | SDFFQX1  | 0.003 |   4.315 |    9.182 | 
     +------------------------------------------------------------------------------------+ 

<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1379.4M, totSessionCpu=0:09:24 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -socv_accuracy_mode        low
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              bcwc
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          forcedIdeal
setAnalysisMode -virtualIPO                false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:09:24.0/0:29:53.6 (0.3), mem = 1590.9M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:09:24.0/0:29:53.7 (0.3), mem = 1607.6M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:24.0/0:29:53.7 (0.3), mem = 1607.6M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1381.5M, totSessionCpu=0:09:24 **
**WARN: (IMPOPT-576):	166 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:09:24.0/0:29:53.7 (0.3), mem = 1607.6M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1388.6M, totSessionCpu=0:09:25 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1615.66 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4286 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4286
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4286 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.308043e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19667 
[NR-eGR]  Metal2   (2V)         37013  31100 
[NR-eGR]  Metal3   (3H)         49635   1452 
[NR-eGR]  Metal4   (4V)          8944    323 
[NR-eGR]  Metal5   (5H)          3602     10 
[NR-eGR]  Metal6   (6V)             2      2 
[NR-eGR]  Metal7   (7H)            49      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        99245  52554 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 85308um
[NR-eGR] Total length: 99245um, number of vias: 52554
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7200um, number of vias: 6074
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1606.59 MB )
Extraction called for design 't1c_riscv_cpu' of instances=4342 and nets=4505 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1603.594M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1607.62)
Total number of fetched objects 4410
End delay calculation. (MEM=1634.82 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1634.82 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:09:26 mem=1634.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.803  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  6204   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.026   |      7 (7)       |
|   max_tran     |   1225 (9175)    |   -3.345   |   1225 (9183)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.738%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1392.0M, totSessionCpu=0:09:26 **
*** InitOpt #1 [finish] : cpu/real = 0:00:02.4/0:00:02.3 (1.0), totSession cpu/real = 0:09:26.4/0:29:56.0 (0.3), mem = 1605.1M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1605.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1605.1M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:09:26.5/0:29:56.1 (0.3), mem = 1605.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:09:26.6/0:29:56.2 (0.3), mem = 1784.8M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:09:26.7/0:29:56.3 (0.3), mem = 1784.8M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:09:28.0/0:29:57.6 (0.3), mem = 1707.8M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:09:28.0/0:29:57.7 (0.3), mem = 1707.8M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:09:29.2/0:29:58.9 (0.3), mem = 1707.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:09:29.2/0:29:58.9 (0.3), mem = 1707.9M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1458|  9718|    -3.40|     8|     8|    -0.08|     0|     0|     0|     0|     4.80|     0.00|       0|       0|       0| 69.74%|          |         |
|    19|  2204|    -0.42|     8|     8|    -0.08|     0|     0|     0|     0|     5.17|     0.00|     946|      46|     437| 76.53%| 0:00:03.0|  1843.9M|
|    13|  2066|    -0.42|     8|     8|    -0.08|     0|     0|     0|     0|     5.17|     0.00|      10|       0|       1| 76.60%| 0:00:00.0|  1843.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 5 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1843.9M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:09:33.4/0:30:03.0 (0.3), mem = 1751.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1499.7M, totSessionCpu=0:09:33 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:09:33.4/0:30:03.0 (0.3), mem = 1790.0M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 95 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   76.60%|   0:00:00.0| 1810.1M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1810.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1810.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:09:34.7/0:30:04.3 (0.3), mem = 1751.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:09:34.8/0:30:04.4 (0.3), mem = 1808.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.60
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.60%|        -|   0.000|   0.000|   0:00:00.0| 1810.2M|
|   76.60%|        0|   0.000|   0.000|   0:00:00.0| 1811.2M|
|   76.54%|        9|   0.000|   0.000|   0:00:01.0| 1832.3M|
|   76.30%|       95|   0.000|   0.000|   0:00:00.0| 1836.8M|
|   76.30%|        2|   0.000|   0.000|   0:00:00.0| 1836.8M|
|   76.30%|        0|   0.000|   0.000|   0:00:00.0| 1836.8M|
|   76.30%|        0|   0.000|   0.000|   0:00:00.0| 1836.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.30
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:09:36.6/0:30:06.2 (0.3), mem = 1836.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1756.76M, totSessionCpu=0:09:37).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:09:36.7/0:30:06.3 (0.3), mem = 1756.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5279 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5279
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5279 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.327708e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.07%)         1( 0.01%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         8( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1756.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  6: Total net bbox = 5.869e+04 (3.38e+04 2.48e+04)
              Est.  stn bbox = 7.353e+04 (4.21e+04 3.14e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1783.3M
Iteration  7: Total net bbox = 6.194e+04 (3.45e+04 2.74e+04)
              Est.  stn bbox = 7.753e+04 (4.29e+04 3.46e+04)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 1777.3M
Iteration  8: Total net bbox = 6.315e+04 (3.50e+04 2.82e+04)
              Est.  stn bbox = 7.907e+04 (4.35e+04 3.56e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1773.3M
Iteration  9: Total net bbox = 6.579e+04 (3.61e+04 2.96e+04)
              Est.  stn bbox = 8.156e+04 (4.45e+04 3.70e+04)
              cpu = 0:00:02.3 real = 0:00:03.0 mem = 1773.3M
Iteration 10: Total net bbox = 6.454e+04 (3.53e+04 2.92e+04)
              Est.  stn bbox = 8.010e+04 (4.36e+04 3.66e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1771.3M
Move report: Timing Driven Placement moves 5334 insts, mean move: 5.34 um, max move: 43.13 um 
	Max move on inst (FE_OFC254_n_121): (137.60, 88.73) --> (139.69, 47.69)

Finished Incremental Placement (cpu=0:00:08.0, real=0:00:08.0, mem=1771.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:09:45 mem=1772.1M) ***
Total net bbox length = 8.673e+04 (4.523e+04 4.150e+04) (ext = 1.572e+04)
Move report: Detail placement moves 5334 insts, mean move: 0.95 um, max move: 25.43 um 
	Max move on inst (g102129): (44.01, 28.87) --> (18.60, 28.88)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1775.1MB
Summary Report:
Instances move: 5334 (out of 5335 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 25.43 um (Instance: g102129) (44.014, 28.868) -> (18.6, 28.88)
	Length: 12 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX12
Total net bbox length = 8.962e+04 (4.629e+04 4.333e+04) (ext = 1.561e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1775.1MB
*** Finished refinePlace (0:09:45 mem=1775.1M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5279 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5279
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5279 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.371997e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1765.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21653 
[NR-eGR]  Metal2   (2V)         36802  32587 
[NR-eGR]  Metal3   (3H)         49371   1696 
[NR-eGR]  Metal4   (4V)         10135    304 
[NR-eGR]  Metal5   (5H)          3731     10 
[NR-eGR]  Metal6   (6V)             2      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       100042  56250 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 89621um
[NR-eGR] Total length: 100042um, number of vias: 56250
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6511um, number of vias: 5791
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 1763.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.7, real=0:00:09.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1750.1M)
Extraction called for design 't1c_riscv_cpu' of instances=5335 and nets=5498 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1750.113M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1479.9M, totSessionCpu=0:09:46 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1746.21)
Total number of fetched objects 5403
End delay calculation. (MEM=1773.41 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1773.41 CPU=0:00:00.6 REAL=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 0:09:46.7/0:30:16.3 (0.3), mem = 1773.4M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:09:46.8/0:30:16.4 (0.3), mem = 1789.4M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   428|  3006|    -0.46|     7|     7|    -0.05|     0|     0|     0|     0|     5.07|     0.00|       0|       0|       0| 76.30%|          |         |
|    46|  2132|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.07|     0.00|     278|       0|     152| 78.12%| 0:00:01.0|  1894.3M|
|    15|  2070|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.07|     0.00|      14|       0|      28| 78.22%| 0:00:00.0|  1894.3M|
|    13|  2066|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.07|     0.00|       1|       0|       2| 78.23%| 0:00:00.0|  1894.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 13 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=1894.3M) ***

*** Starting refinePlace (0:09:50 mem=1875.3M) ***
Total net bbox length = 9.014e+04 (4.650e+04 4.363e+04) (ext = 1.561e+04)
Move report: Detail placement moves 1003 insts, mean move: 5.01 um, max move: 44.92 um 
	Max move on inst (FE_OFC230_n_649): (74.00, 117.80) --> (98.40, 138.32)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1878.3MB
Summary Report:
Instances move: 1003 (out of 5628 movable)
Instances flipped: 0
Mean displacement: 5.01 um
Max displacement: 44.92 um (Instance: FE_OFC230_n_649) (74, 117.8) -> (98.4, 138.32)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.540e+04 (4.976e+04 4.564e+04) (ext = 1.561e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1878.3MB
*** Finished refinePlace (0:09:50 mem=1878.3M) ***
*** maximum move = 44.92 um ***
*** Finished re-routing un-routed nets (1875.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1875.3M) ***
*** DrvOpt #3 [finish] : cpu/real = 0:00:03.4/0:00:03.3 (1.0), totSession cpu/real = 0:09:50.1/0:30:19.7 (0.3), mem = 1776.2M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.06min real=0.07min mem=1776.2M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.069  |  5.069  |  7.835  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    58 (2156)     |   -0.629   |    58 (2156)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.226%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1523.9M, totSessionCpu=0:09:50 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:09:50.4/0:30:20.0 (0.3), mem = 1833.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.23
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.23%|        -|   0.000|   0.000|   0:00:00.0| 1833.6M|
|   76.07%|      533|   0.000|   0.000|   0:00:07.0| 1964.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.07
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:08.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:09:58.6/0:30:28.2 (0.3), mem = 1964.2M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1800.08M, totSessionCpu=0:09:59).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:09:58.7/0:30:28.3 (0.3), mem = 1857.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.07%|        -|   0.000|   0.000|   0:00:00.0| 1857.3M|
|   76.07%|        0|   0.000|   0.000|   0:00:00.0| 1857.3M|
|   75.98%|       16|   0.000|   0.000|   0:00:00.0| 1880.9M|
|   75.54%|      106|   0.000|   0.000|   0:00:01.0| 1880.9M|
|   75.54%|        1|   0.000|   0.000|   0:00:00.0| 1880.9M|
|   75.54%|        0|   0.000|   0.000|   0:00:00.0| 1880.9M|
|   75.54%|        0|   0.000|   0.000|   0:00:00.0| 1880.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.54
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:10:00 mem=1880.9M) ***
Total net bbox length = 9.094e+04 (4.710e+04 4.384e+04) (ext = 1.552e+04)
Move report: Detail placement moves 224 insts, mean move: 1.23 um, max move: 7.02 um 
	Max move on inst (FE_OFC1313_n_2049): (60.20, 83.60) --> (56.60, 87.02)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1884.0MB
Summary Report:
Instances move: 224 (out of 5186 movable)
Instances flipped: 0
Mean displacement: 1.23 um
Max displacement: 7.02 um (Instance: FE_OFC1313_n_2049) (60.2, 83.6) -> (56.6, 87.02)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.105e+04 (4.717e+04 4.388e+04) (ext = 1.552e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1884.0MB
*** Finished refinePlace (0:10:00 mem=1884.0M) ***
*** maximum move = 7.02 um ***
*** Finished re-routing un-routed nets (1881.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1881.0M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:10:00.2/0:30:29.8 (0.3), mem = 1881.0M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1800.89M, totSessionCpu=0:10:00).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:10:00.3/0:30:29.9 (0.3), mem = 1800.9M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    70|  2330|    -0.63|     7|     7|    -0.01|     0|     0|     0|     0|     5.07|     0.00|       0|       0|       0| 75.54%|          |         |
|    24|  2088|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.07|     0.00|      44|       0|      31| 75.80%| 0:00:00.0|  1940.0M|
|    13|  2066|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.07|     0.00|       2|       0|      11| 75.82%| 0:00:00.0|  1940.0M|
|    13|  2066|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.07|     0.00|       2|       0|       0| 75.84%| 0:00:00.0|  1940.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 13 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1940.0M) ***

*** Starting refinePlace (0:10:02 mem=1886.0M) ***
Total net bbox length = 9.123e+04 (4.722e+04 4.401e+04) (ext = 1.552e+04)
Move report: Detail placement moves 87 insts, mean move: 3.23 um, max move: 9.84 um 
	Max move on inst (FE_OFC1453_n_1009): (174.80, 114.38) --> (171.80, 121.22)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1891.0MB
Summary Report:
Instances move: 87 (out of 5234 movable)
Instances flipped: 0
Mean displacement: 3.23 um
Max displacement: 9.84 um (Instance: FE_OFC1453_n_1009) (174.8, 114.38) -> (171.8, 121.22)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.143e+04 (4.734e+04 4.409e+04) (ext = 1.552e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1891.0MB
*** Finished refinePlace (0:10:02 mem=1891.0M) ***
*** maximum move = 9.84 um ***
*** Finished re-routing un-routed nets (1886.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1886.0M) ***
*** DrvOpt #4 [finish] : cpu/real = 0:00:01.7/0:00:01.6 (1.0), totSession cpu/real = 0:10:01.9/0:30:31.5 (0.3), mem = 1802.9M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 0 nets on 5302 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5234 and nets=5397 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1785.578M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1781.6)
Total number of fetched objects 5302
End delay calculation. (MEM=1808.8 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1808.8 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:10:03 mem=1808.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5179 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5179
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5179 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.551718e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1816.81 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1546.8M, totSessionCpu=0:10:03 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.069  |  5.069  |  7.837  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    11 (2062)     |   -0.327   |    11 (2062)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.836%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1547.6M, totSessionCpu=0:10:03 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:39, real = 0:00:40, mem = 1704.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         166  %s : Net has unplaced terms or is connec...
*** Message Summary: 171 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:39.5/0:00:40.2 (1.0), totSession cpu/real = 0:10:03.5/0:30:33.8 (0.3), mem = 1704.2M
<CMD> report_timing
Path 1: MET Setup Check with Pin rvcpu_dp_pcreg_q_reg[31]/CK 
Endpoint:   rvcpu_dp_pcreg_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: rvcpu_dp_pcreg_q_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.804
- Arrival Time                  4.735
= Slack Time                    5.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^        |          |       |   0.000 |    5.069 | 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^ -> Q ^ | DFFRX1   | 0.326 |   0.326 |    5.395 | 
     | rvcpu_dp_pcadd4_add_9_16_g395 | A ^ -> Y ^  | AND2XL   | 0.154 |   0.480 |    5.549 | 
     | rvcpu_dp_pcadd4_add_9_16_g393 | B ^ -> Y ^  | AND2XL   | 0.156 |   0.636 |    5.705 | 
     | rvcpu_dp_pcadd4_add_9_16_g391 | B ^ -> Y ^  | AND2XL   | 0.143 |   0.779 |    5.848 | 
     | rvcpu_dp_pcadd4_add_9_16_g389 | B ^ -> Y ^  | AND2XL   | 0.150 |   0.929 |    5.998 | 
     | rvcpu_dp_pcadd4_add_9_16_g387 | B ^ -> Y ^  | AND2XL   | 0.153 |   1.082 |    6.151 | 
     | rvcpu_dp_pcadd4_add_9_16_g385 | B ^ -> Y ^  | AND2XL   | 0.151 |   1.233 |    6.302 | 
     | rvcpu_dp_pcadd4_add_9_16_g383 | B ^ -> Y ^  | AND2XL   | 0.158 |   1.391 |    6.460 | 
     | rvcpu_dp_pcadd4_add_9_16_g381 | B ^ -> Y ^  | AND2XL   | 0.161 |   1.552 |    6.620 | 
     | rvcpu_dp_pcadd4_add_9_16_g379 | B ^ -> Y ^  | AND2XL   | 0.153 |   1.704 |    6.773 | 
     | rvcpu_dp_pcadd4_add_9_16_g377 | B ^ -> Y ^  | AND2XL   | 0.152 |   1.856 |    6.925 | 
     | rvcpu_dp_pcadd4_add_9_16_g375 | B ^ -> Y ^  | AND2XL   | 0.158 |   2.014 |    7.083 | 
     | rvcpu_dp_pcadd4_add_9_16_g373 | B ^ -> Y ^  | AND2XL   | 0.154 |   2.169 |    7.238 | 
     | rvcpu_dp_pcadd4_add_9_16_g371 | B ^ -> Y ^  | AND2XL   | 0.151 |   2.320 |    7.389 | 
     | rvcpu_dp_pcadd4_add_9_16_g369 | B ^ -> Y ^  | AND2XL   | 0.152 |   2.472 |    7.541 | 
     | rvcpu_dp_pcadd4_add_9_16_g367 | B ^ -> Y ^  | AND2XL   | 0.156 |   2.628 |    7.697 | 
     | rvcpu_dp_pcadd4_add_9_16_g365 | B ^ -> Y ^  | AND2XL   | 0.151 |   2.779 |    7.848 | 
     | rvcpu_dp_pcadd4_add_9_16_g363 | B ^ -> Y ^  | AND2XL   | 0.154 |   2.933 |    8.002 | 
     | rvcpu_dp_pcadd4_add_9_16_g361 | B ^ -> Y ^  | AND2XL   | 0.151 |   3.083 |    8.152 | 
     | rvcpu_dp_pcadd4_add_9_16_g359 | B ^ -> Y ^  | AND2XL   | 0.148 |   3.231 |    8.300 | 
     | rvcpu_dp_pcadd4_add_9_16_g357 | B ^ -> Y ^  | AND2XL   | 0.152 |   3.383 |    8.452 | 
     | rvcpu_dp_pcadd4_add_9_16_g355 | B ^ -> Y ^  | AND2XL   | 0.151 |   3.534 |    8.603 | 
     | rvcpu_dp_pcadd4_add_9_16_g353 | B ^ -> Y ^  | AND2XL   | 0.150 |   3.684 |    8.753 | 
     | rvcpu_dp_pcadd4_add_9_16_g351 | B ^ -> Y ^  | AND2XL   | 0.151 |   3.835 |    8.904 | 
     | rvcpu_dp_pcadd4_add_9_16_g349 | B ^ -> Y ^  | AND2XL   | 0.151 |   3.986 |    9.055 | 
     | rvcpu_dp_pcadd4_add_9_16_g347 | B ^ -> Y ^  | AND2XL   | 0.149 |   4.135 |    9.204 | 
     | rvcpu_dp_pcadd4_add_9_16_g345 | B ^ -> Y ^  | AND2XL   | 0.149 |   4.284 |    9.352 | 
     | rvcpu_dp_pcadd4_add_9_16_g343 | B ^ -> Y ^  | AND2XL   | 0.149 |   4.432 |    9.501 | 
     | rvcpu_dp_pcadd4_add_9_16_g341 | B ^ -> Y v  | NAND2X1  | 0.106 |   4.538 |    9.607 | 
     | rvcpu_dp_pcadd4_add_9_16_g339 | B v -> Y ^  | XNOR2X1  | 0.196 |   4.735 |    9.804 | 
     | rvcpu_dp_pcreg_q_reg[31]      | D ^         | DFFRHQX1 | 0.000 |   4.735 |    9.804 | 
     +-------------------------------------------------------------------------------------+ 

<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1453.1M, totSessionCpu=0:10:22 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -socv_accuracy_mode        low
setOptMode -activeHoldViews                { bc }
setOptMode -activeSetupViews               { wc }
setOptMode -autoSetupViews                 { wc}
setOptMode -autoTDGRSetupViews             { wc}
setOptMode -drcMargin                      0
setOptMode -fixDrc                         true
setOptMode -optimizeFF                     true
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              bcwc
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          forcedIdeal
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

*** place_opt_design #2 [begin] : totSession cpu/real = 0:10:21.6/0:31:39.5 (0.3), mem = 1706.4M
*** Starting GigaPlace ***
*** GlobalPlace #2 [begin] : totSession cpu/real = 0:10:21.7/0:31:39.6 (0.3), mem = 1715.2M
*** GlobalPlace #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:21.7/0:31:39.6 (0.3), mem = 1715.2M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1454.5M, totSessionCpu=0:10:22 **
**WARN: (IMPOPT-576):	166 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #2 [begin] : totSession cpu/real = 0:10:21.7/0:31:39.6 (0.3), mem = 1715.2M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1460.0M, totSessionCpu=0:10:22 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1723.21 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5179 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5179
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5179 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.659106e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21452 
[NR-eGR]  Metal2   (2V)         37121  32439 
[NR-eGR]  Metal3   (3H)         50060   1844 
[NR-eGR]  Metal4   (4V)         11071    397 
[NR-eGR]  Metal5   (5H)          4481      8 
[NR-eGR]  Metal6   (6V)             3      2 
[NR-eGR]  Metal7   (7H)            57      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102794  56142 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 91426um
[NR-eGR] Total length: 102794um, number of vias: 56142
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6767um, number of vias: 5745
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1707.70 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Extraction called for design 't1c_riscv_cpu' of instances=5234 and nets=5397 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1707.699M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1711.73)
Total number of fetched objects 5302
End delay calculation. (MEM=1738.92 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1738.92 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:10:24 mem=1738.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.070  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  6204   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    119 (2277)    |   -0.331   |    119 (2277)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.836%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1459.6M, totSessionCpu=0:10:24 **
*** InitOpt #2 [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:10:24.1/0:31:42.0 (0.3), mem = 1707.2M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1707.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1707.2M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:10:24.2/0:31:42.0 (0.3), mem = 1707.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:10:24.3/0:31:42.2 (0.3), mem = 1879.1M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #2 [begin] : totSession cpu/real = 0:10:24.4/0:31:42.3 (0.3), mem = 1879.1M
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #2 [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:10:25.4/0:31:43.3 (0.3), mem = 1801.1M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:10:25.5/0:31:43.3 (0.3), mem = 1801.1M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #5 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:10:26.6/0:31:44.5 (0.3), mem = 1801.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:10:26.6/0:31:44.5 (0.3), mem = 1801.2M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   250|  2581|    -0.39|     7|     7|    -0.03|     0|     0|     0|     0|     5.07|     0.00|       0|       0|       0| 75.84%|          |         |
|    37|  2114|    -0.17|     7|     7|    -0.03|     0|     0|     0|     0|     5.07|     0.00|     212|       0|      54| 77.11%| 0:00:01.0|  1890.2M|
|    27|  2094|    -0.17|     7|     7|    -0.03|     0|     0|     0|     0|     5.07|     0.00|      24|       0|       5| 77.27%| 0:00:00.0|  1890.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 19 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=1890.2M) ***

*** DrvOpt #6 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:10:27.8/0:31:45.7 (0.3), mem = 1803.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1547.4M, totSessionCpu=0:10:28 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:10:27.8/0:31:45.7 (0.3), mem = 1841.2M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 95 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   77.27%|   0:00:00.0| 1860.3M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1860.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1860.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:10:29.1/0:31:47.0 (0.3), mem = 1801.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:10:29.2/0:31:47.1 (0.3), mem = 1858.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.27
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.27%|        -|   0.000|   0.000|   0:00:00.0| 1860.5M|
|   77.27%|        0|   0.000|   0.000|   0:00:00.0| 1860.5M|
|   75.69%|      254|   0.000|   0.000|   0:00:01.0| 1885.1M|
|   75.68%|        4|   0.000|   0.000|   0:00:00.0| 1885.1M|
|   75.68%|        0|   0.000|   0.000|   0:00:00.0| 1885.1M|
|   75.68%|        0|   0.000|   0.000|   0:00:00.0| 1885.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.68
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
*** AreaOpt #4 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:10:30.9/0:31:48.8 (0.3), mem = 1885.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1804.01M, totSessionCpu=0:10:31).
*** IncrReplace #2 [begin] : totSession cpu/real = 0:10:31.0/0:31:48.9 (0.3), mem = 1804.0M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5161 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5161
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5161 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.404829e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1804.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  6: Total net bbox = 5.851e+04 (3.35e+04 2.50e+04)
              Est.  stn bbox = 7.329e+04 (4.17e+04 3.16e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1818.2M
Iteration  7: Total net bbox = 6.130e+04 (3.40e+04 2.73e+04)
              Est.  stn bbox = 7.686e+04 (4.24e+04 3.45e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1813.2M
Iteration  8: Total net bbox = 6.261e+04 (3.44e+04 2.82e+04)
              Est.  stn bbox = 7.847e+04 (4.29e+04 3.56e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1811.2M
Iteration  9: Total net bbox = 6.552e+04 (3.59e+04 2.96e+04)
              Est.  stn bbox = 8.120e+04 (4.43e+04 3.69e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1811.2M
Iteration 10: Total net bbox = 6.451e+04 (3.53e+04 2.92e+04)
              Est.  stn bbox = 7.998e+04 (4.35e+04 3.65e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1809.2M
Move report: Timing Driven Placement moves 5211 insts, mean move: 4.67 um, max move: 90.27 um 
	Max move on inst (FE_OFC1425_n_2170): (10.00, 88.73) --> (98.55, 90.45)

Finished Incremental Placement (cpu=0:00:07.8, real=0:00:08.0, mem=1809.2M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:10:39 mem=1809.9M) ***
Total net bbox length = 8.712e+04 (4.501e+04 4.210e+04) (ext = 1.625e+04)
Move report: Detail placement moves 5211 insts, mean move: 0.78 um, max move: 19.48 um 
	Max move on inst (g143225__6783): (145.67, 68.20) --> (126.20, 68.21)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1813.0MB
Summary Report:
Instances move: 5211 (out of 5216 movable)
Instances flipped: 0
Mean displacement: 0.78 um
Max displacement: 19.48 um (Instance: g143225__6783) (145.674, 68.2025) -> (126.2, 68.21)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: OR4X1
Total net bbox length = 8.898e+04 (4.561e+04 4.338e+04) (ext = 1.620e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1813.0MB
*** Finished refinePlace (0:10:39 mem=1813.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5161 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5161
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5161 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.216216e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1806.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21416 
[NR-eGR]  Metal2   (2V)         36868  32437 
[NR-eGR]  Metal3   (3H)         48724   1490 
[NR-eGR]  Metal4   (4V)          9032    281 
[NR-eGR]  Metal5   (5H)          3793      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        98417  55624 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 88984um
[NR-eGR] Total length: 98417um, number of vias: 55624
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6570um, number of vias: 5792
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 1806.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.5, real=0:00:08.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1799.0M)
Extraction called for design 't1c_riscv_cpu' of instances=5216 and nets=5379 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1798.996M)
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 1514.8M, totSessionCpu=0:10:40 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1803.02)
Total number of fetched objects 5284
End delay calculation. (MEM=1830.22 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1830.22 CPU=0:00:00.6 REAL=0:00:00.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 0:10:40.4/0:31:58.3 (0.3), mem = 1830.2M
Begin: GigaOpt DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:10:40.5/0:31:58.4 (0.3), mem = 1846.2M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   341|  2805|    -0.36|     6|     6|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       0|       0|       0| 75.68%|          |         |
|    35|  2110|    -0.14|     6|     6|    -0.01|     0|     0|     0|     0|     5.15|     0.00|     257|       0|      93| 77.28%| 0:00:00.0|  1910.5M|
|    20|  2080|    -0.14|     6|     6|    -0.01|     0|     0|     0|     0|     5.15|     0.00|      15|       0|      11| 77.39%| 0:00:01.0|  1910.5M|
|    13|  2066|    -0.14|     6|     6|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       3|       0|       8| 77.42%| 0:00:00.0|  1910.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 12 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1910.5M) ***

*** Starting refinePlace (0:10:43 mem=1921.5M) ***
Total net bbox length = 8.942e+04 (4.576e+04 4.366e+04) (ext = 1.619e+04)
Move report: Detail placement moves 836 insts, mean move: 4.00 um, max move: 37.38 um 
	Max move on inst (FE_OFC1435_n_296): (77.60, 117.80) --> (71.00, 87.02)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1924.5MB
Summary Report:
Instances move: 836 (out of 5491 movable)
Instances flipped: 0
Mean displacement: 4.00 um
Max displacement: 37.38 um (Instance: FE_OFC1435_n_296) (77.6, 117.8) -> (71, 87.02)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.263e+04 (4.783e+04 4.480e+04) (ext = 1.619e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1924.5MB
*** Finished refinePlace (0:10:43 mem=1924.5M) ***
*** maximum move = 37.38 um ***
*** Finished re-routing un-routed nets (1921.5M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1921.5M) ***
*** DrvOpt #7 [finish] : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:10:43.2/0:32:01.1 (0.3), mem = 1822.4M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=1822.4M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.148  |  5.148  |  7.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    25 (2090)     |   -0.768   |    25 (2090)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.416%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:21, mem = 1551.9M, totSessionCpu=0:10:43 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:10:43.5/0:32:01.4 (0.3), mem = 1879.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.42
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.42%|        -|   0.000|   0.000|   0:00:00.0| 1879.8M|
|   75.90%|      420|   0.000|   0.000|   0:00:07.0| 1991.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.90
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:08.0) **
*** AreaOpt #5 [finish] : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:10:51.0/0:32:08.8 (0.3), mem = 1991.4M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=1835.28M, totSessionCpu=0:10:51).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:10:51.0/0:32:08.9 (0.3), mem = 1892.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 75.90
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   75.90%|        -|   0.000|   0.000|   0:00:00.0| 1892.5M|
|   75.90%|        0|   0.000|   0.000|   0:00:00.0| 1892.5M|
|   75.83%|       12|   0.000|   0.000|   0:00:01.0| 1917.1M|
|   75.35%|      112|   0.000|   0.000|   0:00:00.0| 1917.1M|
|   75.35%|        0|   0.000|   0.000|   0:00:00.0| 1917.1M|
|   75.35%|        0|   0.000|   0.000|   0:00:00.0| 1917.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.35
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** Starting refinePlace (0:10:52 mem=1917.1M) ***
Total net bbox length = 9.034e+04 (4.666e+04 4.367e+04) (ext = 1.619e+04)
Move report: Detail placement moves 160 insts, mean move: 1.78 um, max move: 10.82 um 
	Max move on inst (FE_OFC180_n_326): (143.60, 87.02) --> (136.20, 83.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1920.2MB
Summary Report:
Instances move: 160 (out of 5149 movable)
Instances flipped: 0
Mean displacement: 1.78 um
Max displacement: 10.82 um (Instance: FE_OFC180_n_326) (143.6, 87.02) -> (136.2, 83.6)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.047e+04 (4.677e+04 4.369e+04) (ext = 1.619e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1920.2MB
*** Finished refinePlace (0:10:52 mem=1920.2M) ***
*** maximum move = 10.82 um ***
*** Finished re-routing un-routed nets (1917.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1917.2M) ***
*** AreaOpt #6 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:10:52.5/0:32:10.3 (0.3), mem = 1917.2M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1836.09M, totSessionCpu=0:10:52).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #8 [begin] : totSession cpu/real = 0:10:52.5/0:32:10.4 (0.3), mem = 1836.1M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    44|  2141|    -0.35|     6|     6|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       0|       0|       0| 75.35%|          |         |
|    22|  2084|    -0.14|     6|     6|    -0.01|     0|     0|     0|     0|     5.15|     0.00|      24|       0|      15| 75.51%| 0:00:00.0|  1928.0M|
|    15|  2070|    -0.14|     6|     6|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       6|       0|       7| 75.57%| 0:00:00.0|  1928.0M|
|    12|  2064|    -0.14|     6|     6|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       3|       0|       3| 75.59%| 0:00:01.0|  1928.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 12 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1928.0M) ***

*** Starting refinePlace (0:10:54 mem=1925.0M) ***
Total net bbox length = 9.050e+04 (4.679e+04 4.372e+04) (ext = 1.619e+04)
Move report: Detail placement moves 59 insts, mean move: 3.19 um, max move: 10.20 um 
	Max move on inst (FE_OFC1757_n_1926): (43.80, 128.06) --> (33.60, 128.06)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1928.1MB
Summary Report:
Instances move: 59 (out of 5182 movable)
Instances flipped: 0
Mean displacement: 3.19 um
Max displacement: 10.20 um (Instance: FE_OFC1757_n_1926) (43.8, 128.06) -> (33.6, 128.06)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.068e+04 (4.689e+04 4.379e+04) (ext = 1.619e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1928.1MB
*** Finished refinePlace (0:10:54 mem=1928.1M) ***
*** maximum move = 10.20 um ***
*** Finished re-routing un-routed nets (1925.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1925.1M) ***
*** DrvOpt #8 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:10:54.0/0:32:11.8 (0.3), mem = 1839.0M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 0 nets on 5250 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5182 and nets=5345 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1823.656M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1827.68)
Total number of fetched objects 5250
End delay calculation. (MEM=1854.88 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1854.88 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:10:55 mem=1854.9M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5127 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5127
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5127 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.385848e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1862.89 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1567.9M, totSessionCpu=0:10:55 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.148  |  5.148  |  7.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     9 (2058)     |   -0.322   |     9 (2058)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1568.6M, totSessionCpu=0:10:55 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:34, real = 0:00:34, mem = 1745.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         166  %s : Net has unplaced terms or is connec...
*** Message Summary: 171 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:00:33.9/0:00:34.6 (1.0), totSession cpu/real = 0:10:55.5/0:32:14.1 (0.3), mem = 1745.3M
<CMD> timeDesign -preCTS
*** timeDesign #2 [begin] : totSession cpu/real = 0:11:01.6/0:32:37.0 (0.3), mem = 1755.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1745.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.148  |  5.148  |  7.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     9 (2058)     |   -0.322   |     9 (2058)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.56 sec
Total Real time: 1.0 sec
Total Memory Usage: 1761.691406 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.5/0:00:01.3 (0.4), totSession cpu/real = 0:11:02.1/0:32:38.3 (0.3), mem = 1761.7M
<CMD> report_timing
Path 1: MET Setup Check with Pin rvcpu_dp_pcreg_q_reg[31]/CK 
Endpoint:   rvcpu_dp_pcreg_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: rvcpu_dp_pcreg_q_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.000
- Setup                         0.094
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.806
- Arrival Time                  4.658
= Slack Time                    5.148
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^        |          |       |   0.000 |    5.148 | 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^ -> Q ^ | DFFRX1   | 0.325 |   0.325 |    5.473 | 
     | rvcpu_dp_pcadd4_add_9_16_g395 | A ^ -> Y ^  | AND2XL   | 0.145 |   0.470 |    5.618 | 
     | rvcpu_dp_pcadd4_add_9_16_g393 | B ^ -> Y ^  | AND2XL   | 0.149 |   0.619 |    5.767 | 
     | rvcpu_dp_pcadd4_add_9_16_g391 | B ^ -> Y ^  | AND2XL   | 0.143 |   0.762 |    5.909 | 
     | rvcpu_dp_pcadd4_add_9_16_g389 | B ^ -> Y ^  | AND2XL   | 0.151 |   0.912 |    6.060 | 
     | rvcpu_dp_pcadd4_add_9_16_g387 | B ^ -> Y ^  | AND2XL   | 0.158 |   1.071 |    6.219 | 
     | rvcpu_dp_pcadd4_add_9_16_g385 | B ^ -> Y ^  | AND2XL   | 0.156 |   1.227 |    6.375 | 
     | rvcpu_dp_pcadd4_add_9_16_g383 | B ^ -> Y ^  | AND2XL   | 0.156 |   1.383 |    6.531 | 
     | rvcpu_dp_pcadd4_add_9_16_g381 | B ^ -> Y ^  | AND2XL   | 0.160 |   1.543 |    6.690 | 
     | rvcpu_dp_pcadd4_add_9_16_g379 | B ^ -> Y ^  | AND2XL   | 0.157 |   1.699 |    6.847 | 
     | rvcpu_dp_pcadd4_add_9_16_g377 | B ^ -> Y ^  | AND2XL   | 0.156 |   1.855 |    7.003 | 
     | rvcpu_dp_pcadd4_add_9_16_g375 | B ^ -> Y ^  | AND2XL   | 0.151 |   2.006 |    7.154 | 
     | rvcpu_dp_pcadd4_add_9_16_g373 | B ^ -> Y ^  | AND2XL   | 0.143 |   2.149 |    7.297 | 
     | rvcpu_dp_pcadd4_add_9_16_g371 | B ^ -> Y ^  | AND2XL   | 0.144 |   2.293 |    7.441 | 
     | rvcpu_dp_pcadd4_add_9_16_g369 | B ^ -> Y ^  | AND2XL   | 0.143 |   2.436 |    7.584 | 
     | rvcpu_dp_pcadd4_add_9_16_g367 | B ^ -> Y ^  | AND2XL   | 0.143 |   2.579 |    7.727 | 
     | rvcpu_dp_pcadd4_add_9_16_g365 | B ^ -> Y ^  | AND2XL   | 0.149 |   2.729 |    7.876 | 
     | rvcpu_dp_pcadd4_add_9_16_g363 | B ^ -> Y ^  | AND2XL   | 0.147 |   2.876 |    8.024 | 
     | rvcpu_dp_pcadd4_add_9_16_g361 | B ^ -> Y ^  | AND2XL   | 0.142 |   3.018 |    8.166 | 
     | rvcpu_dp_pcadd4_add_9_16_g359 | B ^ -> Y ^  | AND2XL   | 0.145 |   3.164 |    8.312 | 
     | rvcpu_dp_pcadd4_add_9_16_g357 | B ^ -> Y ^  | AND2XL   | 0.145 |   3.309 |    8.457 | 
     | rvcpu_dp_pcadd4_add_9_16_g355 | B ^ -> Y ^  | AND2XL   | 0.150 |   3.459 |    8.607 | 
     | rvcpu_dp_pcadd4_add_9_16_g353 | B ^ -> Y ^  | AND2XL   | 0.152 |   3.611 |    8.759 | 
     | rvcpu_dp_pcadd4_add_9_16_g351 | B ^ -> Y ^  | AND2XL   | 0.146 |   3.757 |    8.905 | 
     | rvcpu_dp_pcadd4_add_9_16_g349 | B ^ -> Y ^  | AND2XL   | 0.150 |   3.907 |    9.055 | 
     | rvcpu_dp_pcadd4_add_9_16_g347 | B ^ -> Y ^  | AND2XL   | 0.154 |   4.061 |    9.209 | 
     | rvcpu_dp_pcadd4_add_9_16_g345 | B ^ -> Y ^  | AND2XL   | 0.154 |   4.215 |    9.363 | 
     | rvcpu_dp_pcadd4_add_9_16_g343 | B ^ -> Y ^  | AND2XL   | 0.150 |   4.364 |    9.512 | 
     | rvcpu_dp_pcadd4_add_9_16_g341 | B ^ -> Y v  | NAND2X1  | 0.102 |   4.466 |    9.614 | 
     | rvcpu_dp_pcadd4_add_9_16_g339 | B v -> Y ^  | XNOR2X1  | 0.192 |   4.658 |    9.806 | 
     | rvcpu_dp_pcreg_q_reg[31]      | D ^         | DFFRHQX1 | 0.000 |   4.658 |    9.806 | 
     +-------------------------------------------------------------------------------------+ 

<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1000 -prefix t1c_riscv_cpu_preCTS -outDir timingReports
*** timeDesign #3 [begin] : totSession cpu/real = 0:11:38.1/0:34:45.5 (0.3), mem = 1773.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1761.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.148  |  5.148  |  7.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     9 (2058)     |   -0.322   |     9 (2058)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.74 sec
Total Real time: 3.0 sec
Total Memory Usage: 1762.058594 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:01.7/0:00:02.6 (0.7), totSession cpu/real = 0:11:39.8/0:34:48.1 (0.3), mem = 1762.1M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1000 -prefix t1c_riscv_cpu_preCTS -outDir timingReports
*** timeDesign #4 [begin] : totSession cpu/real = 0:11:40.1/0:34:49.3 (0.3), mem = 1762.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1762.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.148  |  5.148  |  7.874  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     9 (2058)     |   -0.322   |     9 (2058)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.586%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.73 sec
Total Real time: 3.0 sec
Total Memory Usage: 1762.222656 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:01.7/0:00:02.4 (0.7), totSession cpu/real = 0:11:41.9/0:34:51.8 (0.3), mem = 1762.2M
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 2078 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/sdc_cons was created. It contains 2078 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for max_delay:setup.late...
Turning off fast DC mode.
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> set_ccopt_property buffer_cells

Usage: set_ccopt_property [-help] <name> <value> [-analysis_view <name>] [-cell <name>] [-clock_spine <name>] [-clock_tree <name>] [-clock_tree_source_group <name>] [-delay_corner <name>]
                          [-flexible_htree <name>] [-help <name>] [-inst <name>] [-lib_pin <name>] [-net <name>] [-net_type <name>] [-pin <name>] [-power_domain <name>] [-preferred_cell_stripe <name>]
                          [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]

**ERROR: (IMPTCM-46):	Argument "<value>" is required for command "set_ccopt_property", either this option is not specified or an option prior to it is not specified correctly.

<CMD> set_ccopt_property buffer_cells -help
Usage: set_ccopt_property buffer_cells <value>:
Specifies the buffer cells for CTS. If none are specified CCOpt will choose buffers from the libraries.
Cell names may be specified as a Tcl list of names, or as a Tcl list of patterns to be expanded to match names. 

If set explicitly, CCOpt will ignore any dont_use settings for the cells specified. 

Different buffer cells may be specified for any combination of clock tree and power domain.

To use different buffers for each net type set the top_buffer_cells and leaf_buffer_cells properties .

Some examples follow:

To specify buffer cells for all clock trees and all power domains:

  set_ccopt_property buffer_cells {bufAX* bufBX*}

To specify buffer cells for a particular clock tree and all power domains:

  set_ccopt_property -clock_tree clk buffer_cells {bufX20 bufX18}

To specify buffer cells for a particular clock tree and power domain:
  set_ccopt_property -clock_tree clk -power_domain pd  buffer_cells {bufX12 bufX8}

Valid values: a list of library cell names, or a list of patterns to expand to library cell names

Default: {}

Optional applicable arguments: "-clock_tree <name>" and "-power_domain <name>".



<CMD> set_ccopt_property -clock_tree clk buffer_cells {bufAX* bufBX*}
<CMD> ccopt_design
% Begin ccopt_design (date=01/30 15:38:11, mem=1453.3M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:13:36.4/0:41:28.4 (0.3), mem = 1747.2M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          38.8
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { bc }
setOptMode -activeSetupViews                   { wc }
setOptMode -autoSetupViews                     { wc}
setOptMode -autoTDGRSetupViews                 { wc}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setPlaceMode -place_design_floorplan_mode      false

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1747.2M, init mem=1739.9M)
*info: Placed = 5182          
*info: Unplaced = 0           
Placement Density:75.59%(21069/27874)
Placement Density (including fixed std cells):75.59%(21069/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1739.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2078 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2078 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1739.91 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5127 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5127
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5127 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.385848e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21348 
[NR-eGR]  Metal2   (2V)         36384  32204 
[NR-eGR]  Metal3   (3H)         48903   1582 
[NR-eGR]  Metal4   (4V)          9836    387 
[NR-eGR]  Metal5   (5H)          4829      6 
[NR-eGR]  Metal6   (6V)             1      2 
[NR-eGR]  Metal7   (7H)            63      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       100016  55529 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 90677um
[NR-eGR] Total length: 100016um, number of vias: 55529
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6565um, number of vias: 5790
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1739.91 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'bufAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'bufBX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 27874.368um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 77.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2078
  Delay constrained sinks:     2078
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay:setup.late:
  Skew target:                 0.102ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2078 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:01.2)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for max_delay:setup.late...
          Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=340.974um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=340.974um^2
      hp wire lengths  : top=0.000um, trunk=913.340um, leaf=3474.675um, total=4388.015um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 16 BUFX2: 1 
    Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:13:39 mem=1744.7M) ***
Total net bbox length = 9.502e+04 (4.895e+04 4.608e+04) (ext = 1.620e+04)
Move report: Detail placement moves 855 insts, mean move: 1.75 um, max move: 15.02 um 
	Max move on inst (FE_OFC2024_n_1915): (77.80, 49.40) --> (66.20, 52.82)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1747.8MB
Summary Report:
Instances move: 855 (out of 5327 movable)
Instances flipped: 0
Mean displacement: 1.75 um
Max displacement: 15.02 um (Instance: FE_OFC2024_n_1915) (77.8, 49.4) -> (66.2, 52.82)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.591e+04 (4.940e+04 4.651e+04) (ext = 1.619e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1747.8MB
*** Finished refinePlace (0:13:39 mem=1747.8M) ***
    ClockRefiner summary
    All clock instances: Moved 359, flipped 122 and cell swapped 0 (out of a total of 2223).
    The largest move was 4.62 um for datamem_data_ram_reg[9][3].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for max_delay:setup.late...
    Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------------
    Movement (um)          Number of cells
    --------------------------------------
    [0.2,0.457143)                4
    [0.457143,0.714286)           0
    [0.714286,0.971429)           0
    [0.971429,1.22857)            1
    [1.22857,1.48571)             0
    [1.48571,1.74286)             3
    [1.74286,2)                  13
    --------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    ----------------------------------------------------------------------------------------------------------------------------------------------------
          2          (34.400,126.350)    (32.400,126.350)    CTS_ccl_a_buf_00144 (a lib_cell CLKBUFX4) at (32.400,126.350), in power domain auto-default
          2          (107.800,88.730)    (105.800,88.730)    CTS_ccl_a_buf_00142 (a lib_cell CLKBUFX4) at (105.800,88.730), in power domain auto-default
          2          (20.600,102.410)    (18.600,102.410)    CTS_ccl_a_buf_00139 (a lib_cell CLKBUFX4) at (18.600,102.410), in power domain auto-default
          2          (86.200,136.610)    (88.200,136.610)    CTS_ccl_a_buf_00136 (a lib_cell CLKBUFX4) at (88.200,136.610), in power domain auto-default
          2          (77.200,40.850)     (75.200,40.850)     CTS_ccl_a_buf_00132 (a lib_cell CLKBUFX4) at (75.200,40.850), in power domain auto-default
          2          (110.200,40.850)    (108.200,40.850)    CTS_ccl_a_buf_00130 (a lib_cell CLKBUFX4) at (108.200,40.850), in power domain auto-default
          2          (158.000,40.850)    (156.000,40.850)    CTS_ccl_a_buf_00128 (a lib_cell CLKBUFX4) at (156.000,40.850), in power domain auto-default
          2          (131.800,51.110)    (129.800,51.110)    CTS_ccl_a_buf_00125 (a lib_cell CLKBUFX4) at (129.800,51.110), in power domain auto-default
          2          (69.000,61.370)     (67.000,61.370)     CTS_ccl_a_buf_00124 (a lib_cell CLKBUFX4) at (67.000,61.370), in power domain auto-default
          2          (21.600,78.470)     (19.600,78.470)     CTS_ccl_a_buf_00123 (a lib_cell CLKBUFX4) at (19.600,78.470), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=340.974um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=340.974um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=0.951pF, total=1.185pF
      wire lengths     : top=0.000um, trunk=1708.324um, leaf=6328.519um, total=8036.842um
      hp wire lengths  : top=0.000um, trunk=923.610um, leaf=3506.790um, total=4430.400um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=6, worst=[0.002ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=24 avg=0.071ns sd=0.020ns min=0.030ns max=0.099ns {7 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.102ns {0 <= 0.060ns, 1 <= 0.080ns, 35 <= 0.090ns, 54 <= 0.095ns, 26 <= 0.100ns} {6 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 128 CLKBUFX3: 16 BUFX2: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.196, max=0.287, avg=0.260, sd=0.017], skew [0.091 vs 0.102], 100% {0.196, 0.287} (wid=0.023 ws=0.019) (gid=0.265 gs=0.073)
    Skew group summary after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.196, max=0.287, avg=0.260, sd=0.017], skew [0.091 vs 0.102], 100% {0.196, 0.287} (wid=0.023 ws=0.019) (gid=0.265 gs=0.073)
    Legalizer API calls during this step: 3527 succeeded with high effort: 3527 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.9 real=0:00:01.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       146 (unrouted=146, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5344 (unrouted=218, trialRouted=5126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 146 nets for routing of which 146 have one or more fixed wires.
(ccopt eGR): Start to route 146 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7170 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7170
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5272 nets ( ignored 5126 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 146 clock nets ( 146 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 146
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 146 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.713810e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.014770e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.310600e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.606430e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.902260e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 7 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.493920e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21638 
[NR-eGR]  Metal2   (2V)         35751  31592 
[NR-eGR]  Metal3   (3H)         49802   2122 
[NR-eGR]  Metal4   (4V)         11153    387 
[NR-eGR]  Metal5   (5H)          4829      6 
[NR-eGR]  Metal6   (6V)             1      2 
[NR-eGR]  Metal7   (7H)            63      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       101599  55747 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 95914um
[NR-eGR] Total length: 101599um, number of vias: 55747
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8147um, number of vias: 6008
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2369 
[NR-eGR]  Metal2   (2V)          3137  3081 
[NR-eGR]  Metal3   (3H)          3687   558 
[NR-eGR]  Metal4   (4V)          1323     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8147  6008 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4739um
[NR-eGR] Total length: 8147um, number of vias: 6008
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8147um, number of vias: 6008
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1744.96 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       146 (unrouted=0, trialRouted=0, noStatus=0, routed=146, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5344 (unrouted=218, trialRouted=5126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #3 [begin] : totSession cpu/real = 0:13:39.6/0:41:31.9 (0.3), mem = 1745.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 146  Num Prerouted Wires = 7207
[NR-eGR] Read 5272 nets ( ignored 146 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5126
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5126 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.898327e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1745.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21638 
[NR-eGR]  Metal2   (2V)         32392  30896 
[NR-eGR]  Metal3   (3H)         45174   3354 
[NR-eGR]  Metal4   (4V)         14573   1085 
[NR-eGR]  Metal5   (5H)          9888     28 
[NR-eGR]  Metal6   (6V)           206      4 
[NR-eGR]  Metal7   (7H)           100      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102333  57005 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 95914um
[NR-eGR] Total length: 102333um, number of vias: 57005
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1745.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #3 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:13:39.8/0:41:32.1 (0.3), mem = 1745.0M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5327 and nets=5490 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1744.965M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
    misc counts      : r=1, pp=0
    cell areas       : b=340.974um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=340.974um^2
    cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.190pF
    wire lengths     : top=0.000um, trunk=1708.324um, leaf=6328.519um, total=8036.842um
    hp wire lengths  : top=0.000um, trunk=923.610um, leaf=3506.790um, total=4430.400um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=6, worst=[0.003ns, 0.003ns, 0.003ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.010ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=24 avg=0.071ns sd=0.020ns min=0.030ns max=0.098ns {7 <= 0.060ns, 8 <= 0.080ns, 4 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
    Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.103ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 52 <= 0.095ns, 27 <= 0.100ns} {6 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 128 CLKBUFX3: 16 BUFX2: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.196, max=0.290, avg=0.261, sd=0.018], skew [0.093 vs 0.102], 100% {0.196, 0.290} (wid=0.023 ws=0.019) (gid=0.267 gs=0.075)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.196, max=0.290, avg=0.261, sd=0.018], skew [0.093 vs 0.102], 100% {0.196, 0.290} (wid=0.023 ws=0.019) (gid=0.267 gs=0.075)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Clustering done. (took cpu=0:00:02.7 real=0:00:02.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=0.956pF, total=1.190pF
      wire lengths     : top=0.000um, trunk=1707.288um, leaf=6328.889um, total=8036.177um
      hp wire lengths  : top=0.000um, trunk=919.940um, leaf=3513.105um, total=4433.045um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=24 avg=0.071ns sd=0.020ns min=0.030ns max=0.098ns {7 <= 0.060ns, 8 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 40 <= 0.090ns, 51 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 132 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290], skew [0.093 vs 0.102]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290], skew [0.093 vs 0.102]
    Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=0.956pF, total=1.190pF
      wire lengths     : top=0.000um, trunk=1707.288um, leaf=6328.889um, total=8036.177um
      hp wire lengths  : top=0.000um, trunk=919.940um, leaf=3513.105um, total=4433.045um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=24 avg=0.071ns sd=0.020ns min=0.030ns max=0.098ns {7 <= 0.060ns, 8 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 40 <= 0.090ns, 51 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 132 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290, avg=0.261, sd=0.018], skew [0.093 vs 0.102], 100% {0.197, 0.290} (wid=0.023 ws=0.019) (gid=0.267 gs=0.074)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290, avg=0.261, sd=0.018], skew [0.093 vs 0.102], 100% {0.197, 0.290} (wid=0.023 ws=0.019) (gid=0.267 gs=0.074)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=0.956pF, total=1.190pF
      wire lengths     : top=0.000um, trunk=1707.288um, leaf=6328.889um, total=8036.177um
      hp wire lengths  : top=0.000um, trunk=919.940um, leaf=3513.105um, total=4433.045um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=24 avg=0.071ns sd=0.020ns min=0.030ns max=0.098ns {7 <= 0.060ns, 8 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 40 <= 0.090ns, 51 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 132 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290], skew [0.093 vs 0.102]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290], skew [0.093 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=0.956pF, total=1.190pF
      wire lengths     : top=0.000um, trunk=1707.288um, leaf=6328.889um, total=8036.177um
      hp wire lengths  : top=0.000um, trunk=919.940um, leaf=3513.105um, total=4433.045um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=24 avg=0.071ns sd=0.020ns min=0.030ns max=0.098ns {7 <= 0.060ns, 8 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 40 <= 0.090ns, 51 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 132 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290], skew [0.093 vs 0.102]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290], skew [0.093 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=0.956pF, total=1.190pF
      wire lengths     : top=0.000um, trunk=1707.288um, leaf=6328.889um, total=8036.177um
      hp wire lengths  : top=0.000um, trunk=919.940um, leaf=3513.105um, total=4433.045um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=24 avg=0.071ns sd=0.020ns min=0.030ns max=0.098ns {7 <= 0.060ns, 8 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 40 <= 0.090ns, 51 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 132 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290], skew [0.093 vs 0.102]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290], skew [0.093 vs 0.102]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=0.956pF, total=1.190pF
      wire lengths     : top=0.000um, trunk=1707.288um, leaf=6328.889um, total=8036.177um
      hp wire lengths  : top=0.000um, trunk=919.940um, leaf=3513.105um, total=4433.045um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=24 avg=0.071ns sd=0.020ns min=0.030ns max=0.098ns {7 <= 0.060ns, 8 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 40 <= 0.090ns, 51 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 132 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290], skew [0.093 vs 0.102]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.290], skew [0.093 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.233pF, leaf=0.956pF, total=1.190pF
      wire lengths     : top=0.000um, trunk=1705.688um, leaf=6327.234um, total=8032.922um
      hp wire lengths  : top=0.000um, trunk=919.940um, leaf=3514.210um, total=4434.150um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=24 avg=0.071ns sd=0.020ns min=0.030ns max=0.098ns {7 <= 0.060ns, 8 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 40 <= 0.090ns, 51 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 132 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.288, avg=0.261, sd=0.017], skew [0.092 vs 0.102], 100% {0.197, 0.288} (wid=0.023 ws=0.019) (gid=0.266 gs=0.073)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.288, avg=0.261, sd=0.017], skew [0.092 vs 0.102], 100% {0.197, 0.288} (wid=0.023 ws=0.019) (gid=0.266 gs=0.073)
    Legalizer API calls during this step: 72 succeeded with high effort: 72 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:03.2 real=0:00:03.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=0.956pF, total=1.187pF
      wire lengths     : top=0.000um, trunk=1690.088um, leaf=6327.234um, total=8017.322um
      hp wire lengths  : top=0.000um, trunk=923.360um, leaf=3514.210um, total=4437.570um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=24 avg=0.071ns sd=0.020ns min=0.030ns max=0.100ns {7 <= 0.060ns, 8 <= 0.080ns, 3 <= 0.090ns, 3 <= 0.095ns, 3 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 40 <= 0.090ns, 51 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 132 CLKBUFX3: 12 BUFX2: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.288], skew [0.091 vs 0.102]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.197, max=0.288], skew [0.091 vs 0.102]
    Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
      hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
      hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
    Legalizer API calls during this step: 600 succeeded with high effort: 600 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
      hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284, avg=0.263, sd=0.013], skew [0.077 vs 0.102], 100% {0.207, 0.284} (wid=0.021 ws=0.017) (gid=0.264 gs=0.060)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284, avg=0.263, sd=0.013], skew [0.077 vs 0.102], 100% {0.207, 0.284} (wid=0.021 ws=0.017) (gid=0.264 gs=0.060)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 147 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          misc counts      : r=1, pp=0
          cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
          cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
          wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
          hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
          Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          misc counts      : r=1, pp=0
          cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
          cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
          wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
          hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
          Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          misc counts      : r=1, pp=0
          cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
          cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
          wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
          hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
          Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
      hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
    misc counts      : r=1, pp=0
    cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
    cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
    wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
    hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
    Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
      hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          misc counts      : r=1, pp=0
          cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
          cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
          wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
          hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
          Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
      hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
      hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284], skew [0.077 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
      hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284, avg=0.263, sd=0.013], skew [0.077 vs 0.102], 100% {0.207, 0.284} (wid=0.021 ws=0.017) (gid=0.264 gs=0.060)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.207, max=0.284, avg=0.263, sd=0.013], skew [0.077 vs 0.102], 100% {0.207, 0.284} (wid=0.021 ws=0.017) (gid=0.264 gs=0.060)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
    misc counts      : r=1, pp=0
    cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
    cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
    wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
    hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
    Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
  Primary reporting skew groups before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.208, max=0.285], skew [0.077 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.208, max=0.285], skew [0.077 vs 0.102]
  Merging balancing drivers for power...
    Tried: 147 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
      hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.208, max=0.285], skew [0.077 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.208, max=0.285], skew [0.077 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.234pF, leaf=0.956pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1714.473um, leaf=6327.234um, total=8041.707um
      hp wire lengths  : top=0.000um, trunk=931.510um, leaf=3514.210um, total=4445.720um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=24 avg=0.083ns sd=0.017ns min=0.036ns max=0.100ns {3 <= 0.060ns, 4 <= 0.080ns, 5 <= 0.090ns, 6 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 55 <= 0.095ns, 30 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.208, max=0.285, avg=0.263, sd=0.013], skew [0.077 vs 0.102], 100% {0.208, 0.285} (wid=0.021 ws=0.017) (gid=0.264 gs=0.060)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.208, max=0.285, avg=0.263, sd=0.013], skew [0.077 vs 0.102], 100% {0.208, 0.285} (wid=0.021 ws=0.017) (gid=0.264 gs=0.060)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 993 succeeded with high effort: 993 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2030 succeeded with high effort: 2030 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.2 real=0:00:01.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 909 succeeded with high effort: 909 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2030 succeeded with high effort: 2030 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.0 real=0:00:01.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=334.818um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.818um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.208pF, leaf=0.951pF, total=1.159pF
      wire lengths     : top=0.000um, trunk=1513.966um, leaf=6296.075um, total=7810.041um
      hp wire lengths  : top=0.000um, trunk=834.970um, leaf=3580.015um, total=4414.985um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=24 avg=0.076ns sd=0.018ns min=0.030ns max=0.097ns {4 <= 0.060ns, 8 <= 0.080ns, 8 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 37 <= 0.090ns, 58 <= 0.095ns, 26 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 116 CLKBUFX3: 22 CLKBUFX2: 1 BUFX2: 6 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.199, max=0.278, avg=0.252, sd=0.013], skew [0.079 vs 0.102], 100% {0.199, 0.278} (wid=0.018 ws=0.015) (gid=0.261 gs=0.065)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.199, max=0.278, avg=0.252, sd=0.013], skew [0.079 vs 0.102], 100% {0.199, 0.278} (wid=0.018 ws=0.015) (gid=0.261 gs=0.065)
    Legalizer API calls during this step: 5962 succeeded with high effort: 5962 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.2 real=0:00:03.2)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.492pF fall=0.435pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.492pF fall=0.435pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=333.792um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=333.792um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.209pF, leaf=0.951pF, total=1.160pF
      wire lengths     : top=0.000um, trunk=1518.811um, leaf=6296.075um, total=7814.886um
      hp wire lengths  : top=0.000um, trunk=834.970um, leaf=3580.015um, total=4414.985um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=24 avg=0.078ns sd=0.018ns min=0.032ns max=0.097ns {4 <= 0.060ns, 5 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 59 <= 0.095ns, 26 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 113 CLKBUFX3: 25 BUFX2: 7 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.199, max=0.278, avg=0.254, sd=0.012], skew [0.079 vs 0.102], 100% {0.199, 0.278} (wid=0.019 ws=0.016) (gid=0.261 gs=0.065)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.199, max=0.278, avg=0.254, sd=0.012], skew [0.079 vs 0.102], 100% {0.199, 0.278} (wid=0.019 ws=0.016) (gid=0.261 gs=0.065)
    Legalizer API calls during this step: 297 succeeded with high effort: 297 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=333.792um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=333.792um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.209pF, leaf=0.951pF, total=1.160pF
      wire lengths     : top=0.000um, trunk=1518.811um, leaf=6296.075um, total=7814.886um
      hp wire lengths  : top=0.000um, trunk=834.970um, leaf=3580.015um, total=4414.985um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=24 avg=0.078ns sd=0.018ns min=0.032ns max=0.097ns {4 <= 0.060ns, 5 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 2 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 59 <= 0.095ns, 26 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 113 CLKBUFX3: 25 BUFX2: 7 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.199, max=0.278, avg=0.254, sd=0.012], skew [0.079 vs 0.102], 100% {0.199, 0.278} (wid=0.019 ws=0.016) (gid=0.261 gs=0.065)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.199, max=0.278, avg=0.254, sd=0.012], skew [0.079 vs 0.102], 100% {0.199, 0.278} (wid=0.019 ws=0.016) (gid=0.261 gs=0.065)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 109 succeeded with high effort: 109 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=19, computed=126, moveTooSmall=313, resolved=0, predictFail=33, currentlyIllegal=0, legalizationFail=7, legalizedMoveTooSmall=86, ignoredLeafDriver=0, worse=234, accepted=14
        Max accepted move=19.570um, total accepted move=88.280um, average move=6.306um
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=20, computed=125, moveTooSmall=329, resolved=0, predictFail=40, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=86, ignoredLeafDriver=0, worse=253, accepted=3
        Max accepted move=12.000um, total accepted move=18.200um, average move=6.066um
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=20, computed=125, moveTooSmall=327, resolved=0, predictFail=37, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=93, ignoredLeafDriver=0, worse=253, accepted=2
        Max accepted move=9.000um, total accepted move=15.330um, average move=7.665um
        Legalizer API calls during this step: 1157 succeeded with high effort: 1157 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
      Global shorten wires A1...
        Legalizer API calls during this step: 109 succeeded with high effort: 109 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=140, computed=5, moveTooSmall=211, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=4, accepted=1
        Max accepted move=5.020um, total accepted move=5.020um, average move=5.020um
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=140, computed=5, moveTooSmall=212, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 710 succeeded with high effort: 710 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=0, computed=145, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=146, accepted=3
        Max accepted move=0.800um, total accepted move=1.200um, average move=0.400um
        Move for wirelength. considered=146, filtered=146, permitted=145, cannotCompute=142, computed=3, moveTooSmall=0, resolved=0, predictFail=215, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 153 succeeded with high effort: 153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
        misc counts      : r=1, pp=0
        cell areas       : b=333.792um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=333.792um^2
        cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.953pF, total=1.157pF
        wire lengths     : top=0.000um, trunk=1479.655um, leaf=6308.252um, total=7787.907um
        hp wire lengths  : top=0.000um, trunk=845.760um, leaf=3597.570um, total=4443.330um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=24 avg=0.078ns sd=0.020ns min=0.029ns max=0.103ns {4 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 58 <= 0.095ns, 27 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 113 CLKBUFX3: 25 BUFX2: 7 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.198, max=0.280, avg=0.252, sd=0.014], skew [0.083 vs 0.102], 100% {0.198, 0.280} (wid=0.018 ws=0.015) (gid=0.263 gs=0.068)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.198, max=0.280, avg=0.252, sd=0.014], skew [0.083 vs 0.102], 100% {0.198, 0.280} (wid=0.018 ws=0.015) (gid=0.263 gs=0.068)
      Legalizer API calls during this step: 2252 succeeded with high effort: 2252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.1 real=0:00:01.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 147 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 145 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=333.792um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=333.792um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.204pF, leaf=0.953pF, total=1.157pF
      wire lengths     : top=0.000um, trunk=1479.655um, leaf=6308.252um, total=7787.907um
      hp wire lengths  : top=0.000um, trunk=845.760um, leaf=3597.570um, total=4443.330um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=2, worst=[0.003ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=24 avg=0.078ns sd=0.020ns min=0.029ns max=0.103ns {4 <= 0.060ns, 7 <= 0.080ns, 7 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.079ns max=0.100ns {0 <= 0.060ns, 1 <= 0.080ns, 36 <= 0.090ns, 58 <= 0.095ns, 27 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 113 CLKBUFX3: 25 BUFX2: 7 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.198, max=0.280, avg=0.252, sd=0.014], skew [0.083 vs 0.102], 100% {0.198, 0.280} (wid=0.018 ws=0.015) (gid=0.263 gs=0.068)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.198, max=0.280, avg=0.252, sd=0.014], skew [0.083 vs 0.102], 100% {0.198, 0.280} (wid=0.018 ws=0.015) (gid=0.263 gs=0.068)
    Legalizer API calls during this step: 2252 succeeded with high effort: 2252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.3 real=0:00:01.3)
  Total capacitance is (rise=1.649pF fall=1.592pF), of which (rise=1.157pF fall=1.157pF) is wire, and (rise=0.492pF fall=0.435pF) is gate.
  Stage::Polishing done. (took cpu=0:00:04.9 real=0:00:04.9)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 145 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:13:47 mem=1745.2M) ***
Total net bbox length = 9.588e+04 (4.937e+04 4.651e+04) (ext = 1.620e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1745.2MB
Summary Report:
Instances move: 0 (out of 5327 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.588e+04 (4.937e+04 4.651e+04) (ext = 1.620e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1745.2MB
*** Finished refinePlace (0:13:47 mem=1745.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2223).
  Restoring pStatusCts on 145 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:06.0 real=0:00:06.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       146 (unrouted=146, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5344 (unrouted=218, trialRouted=5126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 146 nets for routing of which 146 have one or more fixed wires.
(ccopt eGR): Start to route 146 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7170 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7170
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5272 nets ( ignored 5126 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 146 clock nets ( 146 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 146
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 146 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.575300e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.013060e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.442270e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.871480e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.300690e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 9 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.018476e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21638 
[NR-eGR]  Metal2   (2V)         32360  30882 
[NR-eGR]  Metal3   (3H)         45044   3406 
[NR-eGR]  Metal4   (4V)         14594   1085 
[NR-eGR]  Metal5   (5H)          9888     28 
[NR-eGR]  Metal6   (6V)           206      4 
[NR-eGR]  Metal7   (7H)           100      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102192  57043 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 95876um
[NR-eGR] Total length: 102192um, number of vias: 57043
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8006um, number of vias: 6046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2369 
[NR-eGR]  Metal2   (2V)          3105  3067 
[NR-eGR]  Metal3   (3H)          3557   610 
[NR-eGR]  Metal4   (4V)          1344     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8006  6046 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4702um
[NR-eGR] Total length: 8006um, number of vias: 6046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8006um, number of vias: 6046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1745.18 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:       146 (unrouted=0, trialRouted=0, noStatus=0, routed=146, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5344 (unrouted=218, trialRouted=5126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5327 and nets=5490 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1745.176M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for max_delay:setup.late...
        Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
          misc counts      : r=1, pp=0
          cell areas       : b=333.792um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=333.792um^2
          cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.210pF, leaf=1.002pF, total=1.212pF
          wire lengths     : top=0.000um, trunk=1511.550um, leaf=6494.840um, total=8006.390um
          hp wire lengths  : top=0.000um, trunk=845.760um, leaf=3597.570um, total=4443.330um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=17, worst=[0.011ns, 0.008ns, 0.006ns, 0.004ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.055ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=24 avg=0.079ns sd=0.021ns min=0.028ns max=0.106ns {4 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {3 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=122 avg=0.095ns sd=0.005ns min=0.081ns max=0.111ns {0 <= 0.060ns, 0 <= 0.080ns, 22 <= 0.090ns, 40 <= 0.095ns, 47 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 113 CLKBUFX3: 25 BUFX2: 7 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.202, max=0.288, avg=0.255, sd=0.014], skew [0.086 vs 0.102], 100% {0.202, 0.288} (wid=0.018 ws=0.014) (gid=0.270 gs=0.072)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.202, max=0.288, avg=0.255, sd=0.014], skew [0.086 vs 0.102], 100% {0.202, 0.288} (wid=0.018 ws=0.014) (gid=0.270 gs=0.072)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         4
            Processed:             4
            Moved (slew improved): 0
            Moved (slew fixed):    1
            Not moved:             3
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
            misc counts      : r=1, pp=0
            cell areas       : b=333.792um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=333.792um^2
            cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.210pF, leaf=1.002pF, total=1.213pF
            wire lengths     : top=0.000um, trunk=1511.550um, leaf=6494.840um, total=8006.390um
            hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3597.570um, total=4436.330um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=16, worst=[0.011ns, 0.008ns, 0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.050ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=24 avg=0.079ns sd=0.020ns min=0.030ns max=0.106ns {4 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {2 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=122 avg=0.094ns sd=0.005ns min=0.081ns max=0.111ns {0 <= 0.060ns, 0 <= 0.080ns, 22 <= 0.090ns, 40 <= 0.095ns, 47 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 113 CLKBUFX3: 25 BUFX2: 7 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.202, max=0.286], skew [0.084 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.202, max=0.286], skew [0.084 vs 0.102]
          Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 44 long paths. The largest offset applied was 0.003ns.
            
            
            Skew Group Offsets:
            
            ------------------------------------------------------------------------------------------
            Skew Group      Num.     Num.       Offset        Max        Previous Max.    Current Max.
                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            ------------------------------------------------------------------------------------------
            clk/sdc_cons    2078       44         2.117%      0.003ns       0.286ns         0.283ns
            ------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        5
              0.000      and above     39
            -------------------------------
            
            Mean=0.002ns Median=0.002ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 10, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 135, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 10, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
            misc counts      : r=1, pp=0
            cell areas       : b=333.792um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=333.792um^2
            cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.210pF, leaf=1.002pF, total=1.213pF
            wire lengths     : top=0.000um, trunk=1511.550um, leaf=6494.840um, total=8006.390um
            hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3597.570um, total=4436.330um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=16, worst=[0.011ns, 0.008ns, 0.006ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.050ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=24 avg=0.079ns sd=0.020ns min=0.030ns max=0.106ns {4 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {2 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=122 avg=0.094ns sd=0.005ns min=0.081ns max=0.111ns {0 <= 0.060ns, 0 <= 0.080ns, 22 <= 0.090ns, 40 <= 0.095ns, 47 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 113 CLKBUFX3: 25 BUFX2: 7 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.202, max=0.286], skew [0.084 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.202, max=0.286], skew [0.084 vs 0.102]
          Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 146, tested: 146, violation detected: 16, violation ignored (due to small violation): 7, cannot run: 0, attempted: 9, unsuccessful: 0, sized: 6
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          -----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              2 [22.2%]            2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
          leaf               7 [77.8%]            4 (57.1%)            0            0                    4 (57.1%)            3 (42.9%)
          -----------------------------------------------------------------------------------------------------------------------------
          Total              9 [100.0%]           6 (66.7%)            0            0                    6 (66.7%)            3 (33.3%)
          -----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 6, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 2.052um^2 (0.615%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
            misc counts      : r=1, pp=0
            cell areas       : b=335.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=335.844um^2
            cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.210pF, leaf=1.002pF, total=1.213pF
            wire lengths     : top=0.000um, trunk=1511.550um, leaf=6494.840um, total=8006.390um
            hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3597.570um, total=4436.330um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=10, worst=[0.011ns, 0.008ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.003ns sd=0.004ns sum=0.028ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=24 avg=0.078ns sd=0.019ns min=0.030ns max=0.101ns {4 <= 0.060ns, 6 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 2 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=122 avg=0.094ns sd=0.005ns min=0.081ns max=0.111ns {0 <= 0.060ns, 0 <= 0.080ns, 27 <= 0.090ns, 39 <= 0.095ns, 47 <= 0.100ns} {7 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 119 CLKBUFX3: 19 BUFX2: 7 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.202, max=0.286], skew [0.084 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.202, max=0.286], skew [0.084 vs 0.102]
          Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=10, unsuccessful=0, alreadyClose=0, noImprovementFound=10, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.2 real=0:00:00.2)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 2 , succeeded = 2 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 44 ,succeeded = 44 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
          misc counts      : r=1, pp=0
          cell areas       : b=340.632um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=340.632um^2
          cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.210pF, leaf=1.003pF, total=1.213pF
          wire lengths     : top=0.000um, trunk=1512.570um, leaf=6503.115um, total=8015.685um
          hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3637.010um, total=4475.770um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=9, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.010ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=24 avg=0.078ns sd=0.019ns min=0.030ns max=0.101ns {4 <= 0.060ns, 6 <= 0.080ns, 10 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=124 avg=0.093ns sd=0.007ns min=0.059ns max=0.103ns {1 <= 0.060ns, 3 <= 0.080ns, 27 <= 0.090ns, 39 <= 0.095ns, 47 <= 0.100ns} {7 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 121 CLKBUFX3: 19 BUFX2: 7 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.202, max=0.283, avg=0.254, sd=0.013], skew [0.080 vs 0.102], 100% {0.202, 0.283} (wid=0.018 ws=0.015) (gid=0.266 gs=0.066)
        Skew group summary before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.202, max=0.283, avg=0.254, sd=0.013], skew [0.080 vs 0.102], 100% {0.202, 0.283} (wid=0.018 ws=0.015) (gid=0.266 gs=0.066)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 147 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:13:48 mem=1783.4M) ***
Total net bbox length = 9.591e+04 (4.939e+04 4.653e+04) (ext = 1.620e+04)
Move report: Detail placement moves 273 insts, mean move: 1.67 um, max move: 14.28 um 
	Max move on inst (FE_OFC2015_n_2045): (77.60, 59.66) --> (78.20, 73.34)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1783.4MB
Summary Report:
Instances move: 273 (out of 5329 movable)
Instances flipped: 0
Mean displacement: 1.67 um
Max displacement: 14.28 um (Instance: FE_OFC2015_n_2045) (77.6, 59.66) -> (78.2, 73.34)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.627e+04 (4.953e+04 4.674e+04) (ext = 1.620e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1783.4MB
*** Finished refinePlace (0:13:48 mem=1783.4M) ***
  ClockRefiner summary
  All clock instances: Moved 54, flipped 13 and cell swapped 0 (out of a total of 2225).
  The largest move was 4.31 um for datamem_data_ram_reg[10][31].
  Restoring pStatusCts on 147 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       148 (unrouted=0, trialRouted=0, noStatus=0, routed=148, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5344 (unrouted=218, trialRouted=5126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 148 nets for routing of which 148 have one or more fixed wires.
(ccopt eGR): Start to route 148 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7170 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7170
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5274 nets ( ignored 5126 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 148
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.631730e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 9 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.067780e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.496990e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 9 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.926200e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.355410e+03um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 9 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.023948e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21642 
[NR-eGR]  Metal2   (2V)         32354  30890 
[NR-eGR]  Metal3   (3H)         45079   3416 
[NR-eGR]  Metal4   (4V)         14613   1085 
[NR-eGR]  Metal5   (5H)          9888     28 
[NR-eGR]  Metal6   (6V)           206      4 
[NR-eGR]  Metal7   (7H)           100      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102241  57065 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 96272um
[NR-eGR] Total length: 102241um, number of vias: 57065
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8055um, number of vias: 6068
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2373 
[NR-eGR]  Metal2   (2V)          3099  3075 
[NR-eGR]  Metal3   (3H)          3593   620 
[NR-eGR]  Metal4   (4V)          1363     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8055  6068 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4748um
[NR-eGR] Total length: 8055um, number of vias: 6068
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8055um, number of vias: 6068
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1745.38 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 148 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/30 15:38:23, mem=1455.4M)

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 15:38:23 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5492)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 8055 um.
#Total half perimeter of net bounding box = 4852 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3099 um.
#Total wire length on LAYER Metal3 = 3593 um.
#Total wire length on LAYER Metal4 = 1363 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6068
#Up-Via Summary (total 6068):
#           
#-----------------------
# Metal1           2373
# Metal2           3075
# Metal3            620
#-----------------------
#                  6068 
#
#Start routing data preparation on Thu Jan 30 15:38:23 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5488 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1462.12 (MB), peak = 1670.56 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1467.24 (MB), peak = 1670.56 (MB)
#Data initialization: cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.6 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       93 ( 0         pin),      2 ( 1         pin),   2303 ( 2         pin),
#     2123 ( 3         pin),     79 ( 4         pin),     78 ( 5         pin),
#       67 ( 6         pin),     37 ( 7         pin),    269 ( 8         pin),
#      265 ( 9         pin),    142 (10-19      pin),     18 (20-29      pin),
#        5 (30-39      pin),      3 (50-59      pin),      8 (200-299    pin),
#        0 (>=2000     pin).
#Total: 5492 nets, 148 fully global routed, 148 clocks, 148 nets have extra space,
#       148 nets have layer range, 148 nets have weight,
#       148 nets have avoid detour, 148 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      148 ( 2.7%)
#
#Nets in 1 priority group:
#  clock:      148 ( 2.7%)
#
#148 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    2373( 23%)
#Metal2        0    3072    3072( 38%)    7504( 71%)
#Metal3     3619       0    3619( 45%)     620(  6%)
#Metal4        0    1363    1363( 17%)       0(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           3619    4436    8055         10497      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        0       0       0(  0%)    2373( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    3710    3710( 44%)    3511( 56%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     3500       0    3500( 41%)     383(  6%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    1226    1226( 15%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3501    4936    8437          6267             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.16 (MB)
#Total memory = 1480.35 (MB)
#Peak memory = 1670.56 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 1562
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1562 (100.0%)
#  Total number of shifted segments     =  113 (  7.2%)
#  Average movement of shifted segments =    5.65 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 7653 um.
#Total half perimeter of net bounding box = 4852 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2927 um.
#Total wire length on LAYER Metal3 = 3501 um.
#Total wire length on LAYER Metal4 = 1226 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6267
#Up-Via Summary (total 6267):
#           
#-----------------------
# Metal1           2373
# Metal2           3511
# Metal3            383
#-----------------------
#                  6267 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 22.90 (MB)
#Total memory = 1479.35 (MB)
#Peak memory = 1670.56 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1486.15 (MB), peak = 1670.56 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 8664 um.
#Total half perimeter of net bounding box = 4852 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 2146 um.
#Total wire length on LAYER Metal3 = 4344 um.
#Total wire length on LAYER Metal4 = 2173 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5742
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 5740 (100.0%)
#Up-Via Summary (total 5742):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          2379 ( 99.9%)         2 (  0.1%)       2381
# Metal2          2229 (100.0%)         0 (  0.0%)       2229
# Metal3          1132 (100.0%)         0 (  0.0%)       1132
#-----------------------------------------------------------
#                 5740 (100.0%)         2 (  0.0%)       5742 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 6.82 (MB)
#Total memory = 1486.17 (MB)
#Peak memory = 1670.56 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 6.83 (MB)
#Total memory = 1486.18 (MB)
#Peak memory = 1670.56 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 35.92 (MB)
#Total memory = 1491.39 (MB)
#Peak memory = 1670.56 (MB)
#Number of warnings = 0
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 15:38:32 2025
#
% End globalDetailRoute (date=01/30 15:38:32, total cpu=0:00:08.5, real=0:00:09.0, peak res=1489.8M, current mem=1489.8M)
        NanoRoute done. (took cpu=0:00:08.5 real=0:00:08.5)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 148 net(s)
Set FIXED placed status on 147 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1762.21 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 148  Num Prerouted Wires = 6084
[NR-eGR] Read 5274 nets ( ignored 148 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5126
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5126 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.935263e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         2( 0.02%)         1( 0.01%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21650 
[NR-eGR]  Metal2   (2V)         31834  30065 
[NR-eGR]  Metal3   (3H)         45375   3922 
[NR-eGR]  Metal4   (4V)         14903   1240 
[NR-eGR]  Metal5   (5H)         10618     44 
[NR-eGR]  Metal6   (6V)           503      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103233  56921 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 96272um
[NR-eGR] Total length: 103233um, number of vias: 56921
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1762.21 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       148 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=148, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5344 (unrouted=218, trialRouted=5126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:08.9 real=0:00:08.9)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5329 and nets=5492 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1762.211M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=340.632um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=340.632um^2
    cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.040pF, total=1.250pF
    wire lengths     : top=0.000um, trunk=1531.350um, leaf=7132.310um, total=8663.660um
    hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3647.340um, total=4486.100um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=26, worst=[0.016ns, 0.008ns, 0.008ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.093ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=24 avg=0.078ns sd=0.019ns min=0.028ns max=0.107ns {4 <= 0.060ns, 5 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {1 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=124 avg=0.095ns sd=0.007ns min=0.063ns max=0.116ns {0 <= 0.060ns, 3 <= 0.080ns, 18 <= 0.090ns, 38 <= 0.095ns, 41 <= 0.100ns} {20 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 121 CLKBUFX3: 19 BUFX2: 7 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287, avg=0.255, sd=0.013], skew [0.084 vs 0.102], 100% {0.203, 0.287} (wid=0.017 ws=0.014) (gid=0.271 gs=0.072)
  Skew group summary after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287, avg=0.255, sd=0.013], skew [0.084 vs 0.102], 100% {0.203, 0.287} (wid=0.017 ws=0.014) (gid=0.271 gs=0.072)
  CCOpt::Phase::Routing done. (took cpu=0:00:09.2 real=0:00:09.2)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 148, tested: 148, violation detected: 26, violation ignored (due to small violation): 0, cannot run: 0, attempted: 26, unsuccessful: 0, sized: 3
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              2 [7.7%]             1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
      leaf              24 [92.3%]            2 (8.3%)            0            0                    2 (8.3%)           22 (91.7%)
      ---------------------------------------------------------------------------------------------------------------------------
      Total             26 [100.0%]           3 (11.5%)           0            0                    3 (11.5%)          23 (88.5%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 23, Area change: 1.026um^2 (0.301%)
      Max. move: 0.200um (CTS_ccl_a_buf_00059 and 17 others), Min. move: 0.000um, Avg. move: 0.007um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
        misc counts      : r=1, pp=0
        cell areas       : b=341.658um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=341.658um^2
        cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.040pF, total=1.250pF
        wire lengths     : top=0.000um, trunk=1531.350um, leaf=7132.310um, total=8663.660um
        hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3647.340um, total=4486.100um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=23, worst=[0.016ns, 0.008ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.085ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=24 avg=0.077ns sd=0.019ns min=0.028ns max=0.107ns {4 <= 0.060ns, 5 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.007ns min=0.063ns max=0.116ns {0 <= 0.060ns, 3 <= 0.080ns, 20 <= 0.090ns, 38 <= 0.095ns, 41 <= 0.100ns} {19 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 124 CLKBUFX3: 16 BUFX2: 7 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287], skew [0.084 vs 0.102]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287], skew [0.084 vs 0.102]
      Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 148, tested: 148, violation detected: 23, violation ignored (due to small violation): 0, cannot run: 0, attempted: 23, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              1 [4.3%]             0           0            0                    0 (0.0%)           1 (100.0%)
      leaf              22 [95.7%]            0           0            0                    0 (0.0%)          22 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             23 [100.0%]           0           0            0                    0 (0.0%)          23 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 23, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
        misc counts      : r=1, pp=0
        cell areas       : b=341.658um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=341.658um^2
        cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.040pF, total=1.250pF
        wire lengths     : top=0.000um, trunk=1531.350um, leaf=7132.310um, total=8663.660um
        hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3647.340um, total=4486.100um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=23, worst=[0.016ns, 0.008ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.085ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=24 avg=0.077ns sd=0.019ns min=0.028ns max=0.107ns {4 <= 0.060ns, 5 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.007ns min=0.063ns max=0.116ns {0 <= 0.060ns, 3 <= 0.080ns, 20 <= 0.090ns, 38 <= 0.095ns, 41 <= 0.100ns} {19 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 124 CLKBUFX3: 16 BUFX2: 7 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287], skew [0.084 vs 0.102]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287], skew [0.084 vs 0.102]
      Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 148, nets tested: 148, nets violation detected: 23, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 23, nets unsuccessful: 23, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=341.658um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=341.658um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.040pF, total=1.250pF
      wire lengths     : top=0.000um, trunk=1531.350um, leaf=7132.310um, total=8663.660um
      hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3647.340um, total=4486.100um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=23, worst=[0.016ns, 0.008ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.085ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=24 avg=0.077ns sd=0.019ns min=0.028ns max=0.107ns {4 <= 0.060ns, 5 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.007ns min=0.063ns max=0.116ns {0 <= 0.060ns, 3 <= 0.080ns, 20 <= 0.090ns, 38 <= 0.095ns, 41 <= 0.100ns} {19 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 124 CLKBUFX3: 16 BUFX2: 7 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287, avg=0.254, sd=0.014], skew [0.084 vs 0.102], 100% {0.203, 0.287} (wid=0.017 ws=0.014) (gid=0.271 gs=0.072)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287, avg=0.254, sd=0.014], skew [0.084 vs 0.102], 100% {0.203, 0.287} (wid=0.017 ws=0.014) (gid=0.271 gs=0.072)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
        misc counts      : r=1, pp=0
        cell areas       : b=341.658um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=341.658um^2
        cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.040pF, total=1.250pF
        wire lengths     : top=0.000um, trunk=1531.350um, leaf=7132.310um, total=8663.660um
        hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3647.340um, total=4486.100um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=23, worst=[0.016ns, 0.008ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.085ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=24 avg=0.077ns sd=0.019ns min=0.028ns max=0.107ns {4 <= 0.060ns, 5 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.007ns min=0.063ns max=0.116ns {0 <= 0.060ns, 3 <= 0.080ns, 20 <= 0.090ns, 38 <= 0.095ns, 41 <= 0.100ns} {19 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 124 CLKBUFX3: 16 BUFX2: 7 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287, avg=0.254, sd=0.014], skew [0.084 vs 0.102], 100% {0.203, 0.287} (wid=0.017 ws=0.014) (gid=0.271 gs=0.072)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287, avg=0.254, sd=0.014], skew [0.084 vs 0.102], 100% {0.203, 0.287} (wid=0.017 ws=0.014) (gid=0.271 gs=0.072)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 147 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:13:58 mem=1762.5M) ***
Total net bbox length = 9.627e+04 (4.953e+04 4.674e+04) (ext = 1.620e+04)
Move report: Detail placement moves 2 insts, mean move: 0.20 um, max move: 0.20 um 
	Max move on inst (g143982__3680): (35.00, 37.43) --> (35.20, 37.43)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1762.5MB
Summary Report:
Instances move: 2 (out of 5329 movable)
Instances flipped: 0
Mean displacement: 0.20 um
Max displacement: 0.20 um (Instance: g143982__3680) (35, 37.43) -> (35.2, 37.43)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 9.627e+04 (4.953e+04 4.674e+04) (ext = 1.620e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1762.5MB
*** Finished refinePlace (0:13:58 mem=1762.5M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2225).
    Restoring pStatusCts on 147 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:       148 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=148, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5344 (unrouted=218, trialRouted=5126, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
    misc counts      : r=1, pp=0
    cell areas       : b=341.658um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=341.658um^2
    cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.040pF, total=1.250pF
    wire lengths     : top=0.000um, trunk=1531.350um, leaf=7132.310um, total=8663.660um
    hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3647.340um, total=4486.100um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=23, worst=[0.016ns, 0.008ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.085ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=24 avg=0.077ns sd=0.019ns min=0.028ns max=0.107ns {4 <= 0.060ns, 5 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.007ns min=0.063ns max=0.116ns {0 <= 0.060ns, 3 <= 0.080ns, 20 <= 0.090ns, 38 <= 0.095ns, 41 <= 0.100ns} {19 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 124 CLKBUFX3: 16 BUFX2: 7 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287, avg=0.254, sd=0.014], skew [0.084 vs 0.102], 100% {0.203, 0.287} (wid=0.017 ws=0.014) (gid=0.271 gs=0.072)
  Skew group summary after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287, avg=0.254, sd=0.014], skew [0.084 vs 0.102], 100% {0.203, 0.287} (wid=0.017 ws=0.014) (gid=0.271 gs=0.072)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.0 real=0:00:01.0)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        147     341.658       0.056
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            147     341.658       0.056
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1531.350
  Leaf      7132.310
  Total     8663.660
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        838.760
  Leaf        3647.340
  Total       4486.100
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.056    0.211    0.267
  Leaf     0.437    1.040    1.477
  Total    0.493    1.250    1.743
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2078     0.437     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        23       0.004       0.003      0.085    [0.016, 0.008, 0.007, 0.006, 0.005, 0.004, 0.004, 0.003, 0.003, 0.003, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       24      0.077       0.019      0.028    0.107    {4 <= 0.060ns, 5 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns}      {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Leaf        0.100      124      0.094       0.007      0.063    0.116    {0 <= 0.060ns, 3 <= 0.080ns, 20 <= 0.090ns, 38 <= 0.095ns, 41 <= 0.100ns}    {19 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     124      296.856
  CLKBUFX3    buffer      16       32.832
  BUFX2       buffer       7       11.970
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/sdc_cons    0.203     0.287     0.084       0.102         0.014           0.001           0.254        0.014     100% {0.203, 0.287}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/sdc_cons    0.203     0.287     0.084       0.102         0.014           0.001           0.254        0.014     100% {0.203, 0.287}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 438 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------------------------------
  Half corner           Violation  Slew    Slew      Dont   Ideal  Target          Pin
                        amount     target  achieved  touch  net?   source          
                                                     net?                          
  ----------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    0.016    0.100    0.116    N      N      auto extracted  datamem_data_ram_reg[25][30]/CK
  max_delay:setup.late    0.016    0.100    0.116    N      N      auto extracted  datamem_data_ram_reg[26][28]/CK
  max_delay:setup.late    0.016    0.100    0.116    N      N      auto extracted  datamem_data_ram_reg[26][29]/CK
  max_delay:setup.late    0.016    0.100    0.116    N      N      auto extracted  datamem_data_ram_reg[26][30]/CK
  max_delay:setup.late    0.016    0.100    0.116    N      N      auto extracted  datamem_data_ram_reg[27][24]/CK
  max_delay:setup.late    0.016    0.100    0.116    N      N      auto extracted  datamem_data_ram_reg[27][28]/CK
  max_delay:setup.late    0.016    0.100    0.116    N      N      auto extracted  datamem_data_ram_reg[27][29]/CK
  max_delay:setup.late    0.016    0.100    0.116    N      N      auto extracted  datamem_data_ram_reg[27][30]/CK
  max_delay:setup.late    0.016    0.100    0.116    N      N      auto extracted  datamem_data_ram_reg[28][29]/CK
  max_delay:setup.late    0.016    0.100    0.116    N      N      auto extracted  CTS_ccl_a_buf_00091/Y
  ----------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1821.79)
Total number of fetched objects 5397
Total number of fetched objects 5397
End delay calculation. (MEM=1853.61 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1853.61 CPU=0:00:00.5 REAL=0:00:01.0)
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.254107
	 Executing: set_clock_latency -source -early -max -rise -0.254107 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.254107
	 Executing: set_clock_latency -source -late -max -rise -0.254107 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.262421
	 Executing: set_clock_latency -source -early -max -fall -0.262421 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.262421
	 Executing: set_clock_latency -source -late -max -fall -0.262421 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.0823305
	 Executing: set_clock_latency -source -early -min -rise -0.0823305 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.0823305
	 Executing: set_clock_latency -source -late -min -rise -0.0823305 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.0855959
	 Executing: set_clock_latency -source -early -min -fall -0.0855959 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.0855959
	 Executing: set_clock_latency -source -late -min -fall -0.0855959 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
  misc counts      : r=1, pp=0
  cell areas       : b=341.658um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=341.658um^2
  cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
  sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.211pF, leaf=1.040pF, total=1.250pF
  wire lengths     : top=0.000um, trunk=1531.350um, leaf=7132.310um, total=8663.660um
  hp wire lengths  : top=0.000um, trunk=838.760um, leaf=3647.340um, total=4486.100um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=23, worst=[0.016ns, 0.008ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.004ns sd=0.003ns sum=0.085ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=24 avg=0.077ns sd=0.019ns min=0.028ns max=0.107ns {4 <= 0.060ns, 5 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Leaf  : target=0.100ns count=124 avg=0.094ns sd=0.007ns min=0.063ns max=0.116ns {0 <= 0.060ns, 3 <= 0.080ns, 20 <= 0.090ns, 38 <= 0.095ns, 41 <= 0.100ns} {19 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 124 CLKBUFX3: 16 BUFX2: 7 
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287, avg=0.254, sd=0.014], skew [0.084 vs 0.102], 100% {0.203, 0.287} (wid=0.017 ws=0.014) (gid=0.271 gs=0.072)
Skew group summary after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.203, max=0.287, avg=0.254, sd=0.014], skew [0.084 vs 0.102], 100% {0.203, 0.287} (wid=0.017 ws=0.014) (gid=0.271 gs=0.072)
Logging CTS constraint violations...
  Clock tree clk has 22 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00091 (a lib_cell CLKBUFX4) at (147.200,146.870), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00091/Y with a slew time target of 0.100ns. Achieved a slew time of 0.116ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00108 (a lib_cell CLKBUFX4) at (114.200,105.830), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00108/Y with a slew time target of 0.100ns. Achieved a slew time of 0.108ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 10 slew violations below cell CTS_ccl_a_buf_00141 (a lib_cell CLKBUFX4) at (157.400,92.150), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00141/Y with a slew time target of 0.100ns. Achieved a slew time of 0.107ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00081 (a lib_cell CLKBUFX4) at (65.800,126.350), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00081/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00014 (a lib_cell CLKBUFX4) at (70.000,78.470), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00014/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00077 (a lib_cell CLKBUFX4) at (131.400,155.420), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00077/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 22 slew violations below cell CTS_ccl_a_buf_00083 (a lib_cell CLKBUFX4) at (81.600,150.290), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00083/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00082 (a lib_cell CLKBUFX4) at (87.400,162.260), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00082/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00026 (a lib_cell CLKBUFX4) at (58.200,92.150), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00026/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00109 (a lib_cell CLKBUFX4) at (158.600,107.540), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00109/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00010 (a lib_cell CLKBUFX4) at (164.600,81.890), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00010/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00107 (a lib_cell CLKBUFX4) at (108.800,110.960), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00107/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00112 (a lib_cell CLKBUFX4) at (62.000,112.670), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00112/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00114 (a lib_cell CLKBUFX4) at (158.600,112.670), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00114/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00032 (a lib_cell CLKBUFX4) at (108.200,85.310), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00032/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00064 (a lib_cell CLKBUFX4) at (71.200,44.270), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00064/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00104 (a lib_cell CLKBUFX4) at (34.000,129.770), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00104/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00007 (a lib_cell CLKBUFX4) at (159.400,90.440), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00007/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 18 slew violations below cell CTS_ccl_a_buf_00078 (a lib_cell CLKBUFX4) at (133.400,157.130), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00078/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00025 (a lib_cell CLKBUFX4) at (55.400,78.470), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00025/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1007) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.9 real=0:00:00.9)
Runtime done. (took cpu=0:00:22.4 real=0:00:22.6)
Runtime Summary
===============
Clock Runtime:  (50%) Core CTS          11.38 (Init 1.02, Construction 2.47, Implementation 5.91, eGRPC 0.65, PostConditioning 0.84, Other 0.49)
Clock Runtime:  (43%) CTS services       9.76 (RefinePlace 0.51, EarlyGlobalClock 0.47, NanoRoute 8.49, ExtractRC 0.29, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          1.49 (Init 0.25, CongRepair/EGR-DP 0.38, TimingUpdate 0.87, Other 0.00)
Clock Runtime: (100%) Total             22.63

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1489.2M, totSessionCpu=0:13:59 **
**WARN: (IMPOPT-576):	166 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #3 [begin] : totSession cpu/real = 0:13:58.9/0:41:51.2 (0.3), mem = 1743.5M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1513.1M, totSessionCpu=0:14:00 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1761.5M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1775.52)
Total number of fetched objects 5397
End delay calculation. (MEM=1802.71 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1802.71 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:14:01 mem=1802.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.089  |  5.089  |  7.792  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    136 (2312)    |   -0.442   |    136 (2312)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.812%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1524.3M, totSessionCpu=0:14:01 **
*** InitOpt #3 [finish] : cpu/real = 0:00:01.8/0:00:01.7 (1.0), totSession cpu/real = 0:14:00.7/0:41:52.9 (0.3), mem = 1772.0M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:14:00.8/0:41:53.0 (0.3), mem = 1776.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:14:01.4/0:41:53.6 (0.3), mem = 1974.6M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1974.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1974.6M) ***
*** Starting optimizing excluded clock nets MEM= 1974.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1974.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #9 [begin] : totSession cpu/real = 0:14:01.4/0:41:53.6 (0.3), mem = 1974.6M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
*** DrvOpt #9 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:14:02.2/0:41:54.4 (0.3), mem = 1880.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #10 [begin] : totSession cpu/real = 0:14:02.3/0:41:54.5 (0.3), mem = 1880.6M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   248|  2590|    -0.50|     7|     7|    -0.01|     0|     0|     0|     0|     5.09|     0.00|       0|       0|       0| 76.81%|          |         |
|   131|  2302|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.09|     0.00|     210|       0|      53| 78.09%| 0:00:00.0|  1983.5M|
|    36|  2112|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.09|     0.00|      17|       0|     105| 78.40%| 0:00:01.0|  1983.5M|
|    23|  2086|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.09|     0.00|      22|       0|       5| 78.54%| 0:00:00.0|  1983.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 23 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    15 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1983.5M) ***

*** Starting refinePlace (0:14:05 mem=1979.5M) ***
Total net bbox length = 9.665e+04 (4.968e+04 4.697e+04) (ext = 1.620e+04)
Move report: Detail placement moves 780 insts, mean move: 4.82 um, max move: 36.28 um 
	Max move on inst (FE_OFC2111_n_132): (76.60, 121.22) --> (99.20, 134.90)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1982.6MB
Summary Report:
Instances move: 780 (out of 5431 movable)
Instances flipped: 0
Mean displacement: 4.82 um
Max displacement: 36.28 um (Instance: FE_OFC2111_n_132) (76.6, 121.22) -> (99.2, 134.9)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.000e+05 (5.177e+04 4.826e+04) (ext = 1.620e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1982.6MB
*** Finished refinePlace (0:14:05 mem=1982.6M) ***
*** maximum move = 36.28 um ***
*** Finished re-routing un-routed nets (1979.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1979.6M) ***
*** DrvOpt #10 [finish] : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:14:05.1/0:41:57.4 (0.3), mem = 1896.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1619.1M, totSessionCpu=0:14:05 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
*** GlobalOpt #3 [begin] : totSession cpu/real = 0:14:05.1/0:41:57.4 (0.3), mem = 1894.5M
*info: 148 clock nets excluded
*info: 2 special nets excluded.
*info: 95 no-driver nets excluded.
*info: 148 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   78.54%|   0:00:00.0| 1953.7M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1953.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1953.7M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #3 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:14:06.5/0:41:58.7 (0.3), mem = 1894.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] : totSession cpu/real = 0:14:06.6/0:41:58.8 (0.3), mem = 1951.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 78.54
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.54%|        -|   0.100|   0.000|   0:00:00.0| 1953.9M|
|   78.54%|        0|   0.100|   0.000|   0:00:00.0| 1953.9M|
|   78.54%|        0|   0.100|   0.000|   0:00:00.0| 1953.9M|
|   76.99%|      250|   0.100|   0.000|   0:00:01.0| 1977.5M|
|   76.92%|       19|   0.100|   0.000|   0:00:00.0| 1977.5M|
|   76.92%|        0|   0.100|   0.000|   0:00:00.0| 1977.5M|
|   76.92%|        0|   0.100|   0.000|   0:00:00.0| 1977.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 76.92
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** AreaOpt #7 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:14:08.5/0:42:00.7 (0.3), mem = 1977.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1897.41M, totSessionCpu=0:14:08).
Begin: GigaOpt DRV Optimization
*** DrvOpt #11 [begin] : totSession cpu/real = 0:14:08.6/0:42:00.8 (0.3), mem = 1897.4M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    48|  2143|    -0.67|     7|     7|    -0.01|     0|     0|     0|     0|     5.09|     0.00|       0|       0|       0| 76.92%|          |         |
|    31|  2102|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.09|     0.00|      37|       0|      10| 77.14%| 0:00:00.0|  1991.9M|
|    25|  2090|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.09|     0.00|      16|       0|       6| 77.25%| 0:00:00.0|  1991.9M|
|    23|  2086|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.09|     0.00|      14|       0|       2| 77.34%| 0:00:01.0|  1991.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 23 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    15 net(s): Could not be fixed because the gain is not enough.
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1991.9M) ***

*** Starting refinePlace (0:14:10 mem=1984.9M) ***
Total net bbox length = 9.724e+04 (5.004e+04 4.720e+04) (ext = 1.620e+04)
Move report: Detail placement moves 124 insts, mean move: 5.46 um, max move: 21.64 um 
	Max move on inst (FE_OFC2365_n_1957): (78.00, 121.22) --> (92.80, 128.06)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1988.9MB
Summary Report:
Instances move: 124 (out of 5248 movable)
Instances flipped: 0
Mean displacement: 5.46 um
Max displacement: 21.64 um (Instance: FE_OFC2365_n_1957) (78, 121.22) -> (92.8, 128.06)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.780e+04 (5.041e+04 4.740e+04) (ext = 1.620e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1988.9MB
*** Finished refinePlace (0:14:10 mem=1988.9M) ***
*** maximum move = 21.64 um ***
*** Finished re-routing un-routed nets (1984.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1984.9M) ***
*** DrvOpt #11 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:14:10.6/0:42:02.9 (0.3), mem = 1898.8M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1898.8M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.089  |  5.089  |  7.767  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    19 (2079)     |   -0.282   |    19 (2079)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.345%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1619.1M, totSessionCpu=0:14:11 **
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #8 [begin] : totSession cpu/real = 0:14:10.9/0:42:03.1 (0.3), mem = 1949.2M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.34
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.34%|        -|   0.000|   0.000|   0:00:00.0| 1955.3M|
|   76.84%|      115|   0.000|   0.000|   0:00:06.0| 2070.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.84
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:07.1) (real = 0:00:07.0) **
*** AreaOpt #8 [finish] : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 0:14:18.0/0:42:10.2 (0.3), mem = 2070.8M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1922.70M, totSessionCpu=0:14:18).
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #9 [begin] : totSession cpu/real = 0:14:18.1/0:42:10.3 (0.3), mem = 1979.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 76.84
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.84%|        -|   0.078|   0.000|   0:00:00.0| 1979.9M|
|   76.84%|        0|   0.078|   0.000|   0:00:00.0| 1981.4M|
|   76.84%|        0|   0.078|   0.000|   0:00:00.0| 1981.4M|
|   76.81%|        5|   0.078|   0.000|   0:00:00.0| 2005.0M|
|   76.80%|        5|   0.078|   0.000|   0:00:00.0| 2005.0M|
|   76.80%|        0|   0.078|   0.000|   0:00:00.0| 2005.0M|
|   76.80%|        0|   0.078|   0.000|   0:00:00.0| 2005.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 76.80
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
*** Starting refinePlace (0:14:19 mem=2005.0M) ***
Total net bbox length = 9.600e+04 (4.938e+04 4.662e+04) (ext = 1.620e+04)
Move report: Detail placement moves 54 insts, mean move: 3.09 um, max move: 11.64 um 
	Max move on inst (FE_OFC2424_n_1921): (33.80, 124.64) --> (29.00, 131.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2009.1MB
Summary Report:
Instances move: 54 (out of 5172 movable)
Instances flipped: 0
Mean displacement: 3.09 um
Max displacement: 11.64 um (Instance: FE_OFC2424_n_1921) (33.8, 124.64) -> (29, 131.48)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.613e+04 (4.945e+04 4.668e+04) (ext = 1.620e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2009.1MB
*** Finished refinePlace (0:14:19 mem=2009.1M) ***
*** maximum move = 11.64 um ***
*** Finished re-routing un-routed nets (2006.1M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2006.1M) ***
*** AreaOpt #9 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:14:19.5/0:42:11.7 (0.3), mem = 2006.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1926.02M, totSessionCpu=0:14:19).
Starting local wire reclaim
*** Starting refinePlace (0:14:20 mem=1926.0M) ***
**WARN: [IO pin not placed] Ext_WriteData[31]
**WARN: [IO pin not placed] Ext_WriteData[30]
**WARN: [IO pin not placed] Ext_WriteData[29]
**WARN: [IO pin not placed] Ext_WriteData[28]
**WARN: [IO pin not placed] Ext_WriteData[27]
**WARN: [IO pin not placed] Ext_WriteData[26]
**WARN: [IO pin not placed] Ext_WriteData[25]
**WARN: [IO pin not placed] Ext_WriteData[24]
**WARN: [IO pin not placed] Ext_WriteData[23]
**WARN: [IO pin not placed] Ext_WriteData[22]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 224 / 228 = 98.25%
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 440.4568724585951713
Move report: Detail placement moves 1643 insts, mean move: 5.02 um, max move: 38.50 um 
	Max move on inst (FE_OFC108_n_109): (154.20, 63.08) --> (132.80, 80.18)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1932.1MB
Summary Report:
Instances move: 1643 (out of 5172 movable)
Instances flipped: 0
Mean displacement: 5.02 um
Max displacement: 38.50 um (Instance: FE_OFC108_n_109) (154.2, 63.08) -> (132.8, 80.18)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1932.1MB
*** Finished refinePlace (0:14:22 mem=1932.1M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 148  Num Prerouted Wires = 6126
[NR-eGR] Read 5264 nets ( ignored 148 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5116
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5116 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.725275e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)         1( 0.01%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         4( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         7( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21630 
[NR-eGR]  Metal2   (2V)         32055  29989 
[NR-eGR]  Metal3   (3H)         45349   3858 
[NR-eGR]  Metal4   (4V)         14179   1143 
[NR-eGR]  Metal5   (5H)          9172     40 
[NR-eGR]  Metal6   (6V)           353      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       101109  56660 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 94170um
[NR-eGR] Total length: 101109um, number of vias: 56660
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1914.18 MB )
Extraction called for design 't1c_riscv_cpu' of instances=5319 and nets=5482 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1911.180M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:14:22.6/0:42:14.9 (0.3), mem = 1911.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:14:22.7/0:42:14.9 (0.3), mem = 1911.3M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1905.27)
Total number of fetched objects 5387
End delay calculation. (MEM=1933.21 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1933.21 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #12 [begin] : totSession cpu/real = 0:14:23.5/0:42:15.8 (0.3), mem = 1933.2M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   278|  2725|    -0.77|     7|     7|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       0|       0|       0| 76.80%|          |         |
|    22|  2084|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.15|     0.00|     225|       0|     117| 78.10%| 0:00:00.0|  2080.4M|
|     9|  2058|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       4|       0|      10| 78.14%| 0:00:01.0|  2080.4M|
|     8|  2056|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       0|       0|       1| 78.14%| 0:00:00.0|  2080.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=2080.4M) ***

*** DrvOpt #12 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:14:25.4/0:42:17.6 (0.3), mem = 1932.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:14:25 mem=1932.3M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 6.886%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1932.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 748 insts, mean move: 4.64 um, max move: 41.40 um 
	Max move on inst (FE_OFC2581_n_836): (77.00, 121.22) --> (118.40, 121.22)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1935.4MB
Summary Report:
Instances move: 748 (out of 5401 movable)
Instances flipped: 0
Mean displacement: 4.64 um
Max displacement: 41.40 um (Instance: FE_OFC2581_n_836) (77, 121.22) -> (118.4, 121.22)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1935.4MB
*** Finished refinePlace (0:14:26 mem=1935.4M) ***
Begin checking placement ... (start mem=1932.4M, init mem=1932.4M)
*info: Placed = 5548           (Fixed = 147)
*info: Unplaced = 0           
Placement Density:78.14%(21782/27874)
Placement Density (including fixed std cells):78.14%(21782/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1932.4M)
Register exp ratio and priority group on 0 nets on 5616 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5548 and nets=5711 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1917.020M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1921.04)
Total number of fetched objects 5616
End delay calculation. (MEM=1940.98 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1940.98 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:14:27 mem=1941.0M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 148  Num Prerouted Wires = 6126
[NR-eGR] Read 5493 nets ( ignored 148 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5345
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5345 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.116523e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)         1( 0.01%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         6( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         7( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1948.98 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1646.9M, totSessionCpu=0:14:27 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.145  |  5.145  |  7.916  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (2056)     |   -0.091   |     8 (2056)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.143%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:29, mem = 1648.8M, totSessionCpu=0:14:27 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         166  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1286        2  The pattern '%s' specified in %s does no...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1007       22  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 202 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:50.8/0:00:51.8 (1.0), totSession cpu/real = 0:14:27.2/0:42:20.2 (0.3), mem = 1932.4M
% End ccopt_design (date=01/30 15:39:03, total cpu=0:00:50.9, real=0:00:52.0, peak res=1732.0M, current mem=1556.3M)
<CMD> ctd_win
Clock tree timing engine global stage delay update for max_delay:setup.late...
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for max_delay:setup.early...
<CMD> getDelayCalMode -quiet -equivalent_waveform_model
Clock tree timing engine global stage delay update for max_delay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for max_delay:setup.late...
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_delay:hold.early...
Clock tree timing engine global stage delay update for min_delay:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for min_delay:hold.late...
Clock tree timing engine global stage delay update for min_delay:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> selectInst {datamem_data_ram_reg[48][21]}
<CMD> zoomSelected
<CMD> deselectInst {datamem_data_ram_reg[48][21]}
<CMD> selectObject IO_Pin clk
<CMD> zoomSelected
<CMD> deselectObject IO_Pin clk
<CMD> selectInst CTS_ccl_a_buf_00049
<CMD> zoomSelected
<CMD> deselectInst CTS_ccl_a_buf_00049
<CMD> selectObject IO_Pin clk
<CMD> zoomSelected
<CMD> deselectObject IO_Pin clk
<CMD> selectInst CTS_ccl_a_buf_00135
<CMD> zoomSelected
<CMD> timeDesign -postCTS
*** timeDesign #5 [begin] : totSession cpu/real = 0:15:26.1/0:45:34.2 (0.3), mem = 1907.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1849.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.145  |  5.145  |  7.916  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (2056)     |   -0.091   |     8 (2056)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.143%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.55 sec
Total Real time: 2.0 sec
Total Memory Usage: 1848.945312 Mbytes
*** timeDesign #5 [finish] : cpu/real = 0:00:00.6/0:00:01.3 (0.4), totSession cpu/real = 0:15:26.7/0:45:35.5 (0.3), mem = 1848.9M
<CMD> report_timing
Path 1: MET Setup Check with Pin rvcpu_dp_pcreg_q_reg[31]/CK 
Endpoint:   rvcpu_dp_pcreg_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: rvcpu_dp_pcreg_q_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time         -0.001
- Setup                         0.100
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.799
- Arrival Time                  4.654
= Slack Time                    5.145
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.003
     = Beginpoint Arrival Time       -0.003
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^        |          |       |  -0.003 |    5.142 | 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^ -> Q ^ | DFFRX1   | 0.315 |   0.312 |    5.457 | 
     | rvcpu_dp_pcadd4_add_9_16_g395 | A ^ -> Y ^  | AND2XL   | 0.145 |   0.458 |    5.603 | 
     | rvcpu_dp_pcadd4_add_9_16_g393 | B ^ -> Y ^  | AND2XL   | 0.149 |   0.606 |    5.752 | 
     | rvcpu_dp_pcadd4_add_9_16_g391 | B ^ -> Y ^  | AND2XL   | 0.146 |   0.752 |    5.897 | 
     | rvcpu_dp_pcadd4_add_9_16_g389 | B ^ -> Y ^  | AND2XL   | 0.150 |   0.902 |    6.047 | 
     | rvcpu_dp_pcadd4_add_9_16_g387 | B ^ -> Y ^  | AND2XL   | 0.151 |   1.053 |    6.199 | 
     | rvcpu_dp_pcadd4_add_9_16_g385 | B ^ -> Y ^  | AND2XL   | 0.153 |   1.207 |    6.352 | 
     | rvcpu_dp_pcadd4_add_9_16_g383 | B ^ -> Y ^  | AND2XL   | 0.154 |   1.360 |    6.506 | 
     | rvcpu_dp_pcadd4_add_9_16_g381 | B ^ -> Y ^  | AND2XL   | 0.155 |   1.515 |    6.661 | 
     | rvcpu_dp_pcadd4_add_9_16_g379 | B ^ -> Y ^  | AND2XL   | 0.152 |   1.667 |    6.813 | 
     | rvcpu_dp_pcadd4_add_9_16_g377 | B ^ -> Y ^  | AND2XL   | 0.155 |   1.823 |    6.968 | 
     | rvcpu_dp_pcadd4_add_9_16_g375 | B ^ -> Y ^  | AND2XL   | 0.156 |   1.979 |    7.124 | 
     | rvcpu_dp_pcadd4_add_9_16_g373 | B ^ -> Y ^  | AND2XL   | 0.147 |   2.126 |    7.271 | 
     | rvcpu_dp_pcadd4_add_9_16_g371 | B ^ -> Y ^  | AND2XL   | 0.144 |   2.270 |    7.415 | 
     | rvcpu_dp_pcadd4_add_9_16_g369 | B ^ -> Y ^  | AND2XL   | 0.143 |   2.413 |    7.558 | 
     | rvcpu_dp_pcadd4_add_9_16_g367 | B ^ -> Y ^  | AND2XL   | 0.144 |   2.556 |    7.701 | 
     | rvcpu_dp_pcadd4_add_9_16_g365 | B ^ -> Y ^  | AND2XL   | 0.150 |   2.706 |    7.852 | 
     | rvcpu_dp_pcadd4_add_9_16_g363 | B ^ -> Y ^  | AND2XL   | 0.148 |   2.855 |    8.000 | 
     | rvcpu_dp_pcadd4_add_9_16_g361 | B ^ -> Y ^  | AND2XL   | 0.143 |   2.998 |    8.144 | 
     | rvcpu_dp_pcadd4_add_9_16_g359 | B ^ -> Y ^  | AND2XL   | 0.147 |   3.145 |    8.290 | 
     | rvcpu_dp_pcadd4_add_9_16_g357 | B ^ -> Y ^  | AND2XL   | 0.146 |   3.291 |    8.436 | 
     | rvcpu_dp_pcadd4_add_9_16_g355 | B ^ -> Y ^  | AND2XL   | 0.148 |   3.439 |    8.584 | 
     | rvcpu_dp_pcadd4_add_9_16_g353 | B ^ -> Y ^  | AND2XL   | 0.155 |   3.594 |    8.739 | 
     | rvcpu_dp_pcadd4_add_9_16_g351 | B ^ -> Y ^  | AND2XL   | 0.150 |   3.744 |    8.889 | 
     | rvcpu_dp_pcadd4_add_9_16_g349 | B ^ -> Y ^  | AND2XL   | 0.149 |   3.893 |    9.039 | 
     | rvcpu_dp_pcadd4_add_9_16_g347 | B ^ -> Y ^  | AND2XL   | 0.158 |   4.051 |    9.196 | 
     | rvcpu_dp_pcadd4_add_9_16_g345 | B ^ -> Y ^  | AND2XL   | 0.158 |   4.209 |    9.354 | 
     | rvcpu_dp_pcadd4_add_9_16_g343 | B ^ -> Y ^  | AND2XL   | 0.151 |   4.360 |    9.505 | 
     | rvcpu_dp_pcadd4_add_9_16_g341 | B ^ -> Y v  | NAND2X1  | 0.103 |   4.463 |    9.608 | 
     | rvcpu_dp_pcadd4_add_9_16_g339 | B v -> Y ^  | XNOR2X1  | 0.192 |   4.654 |    9.799 | 
     | rvcpu_dp_pcreg_q_reg[31]      | D ^         | DFFRHQX1 | 0.000 |   4.654 |    9.799 | 
     +-------------------------------------------------------------------------------------+ 

<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1560.3M, totSessionCpu=0:15:36 **
**WARN: (IMPOPT-576):	166 nets have unplaced terms. 
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -socv_accuracy_mode        low
setOptMode -activeSetupViews               { wc }
setOptMode -autoSetupViews                 { wc}
setOptMode -autoTDGRSetupViews             { wc}
setOptMode -drcMargin                      0
setOptMode -fixDrc                         true
setOptMode -optimizeFF                     true
setOptMode -preserveAllSequential          false
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              bcwc
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -skew                      true
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:15:36.5/0:46:12.5 (0.3), mem = 1852.9M
*** InitOpt #4 [begin] : totSession cpu/real = 0:15:36.5/0:46:12.5 (0.3), mem = 1852.9M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1566.3M, totSessionCpu=0:15:37 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1843.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.145  |  5.145  |  7.916  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (2056)     |   -0.091   |     8 (2056)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.143%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1560.9M, totSessionCpu=0:15:38 **
*** InitOpt #4 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:15:37.6/0:46:13.6 (0.3), mem = 1849.1M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #5 [begin] : totSession cpu/real = 0:15:37.7/0:46:13.7 (0.3), mem = 1853.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #5 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:15:38.3/0:46:14.3 (0.3), mem = 2029.5M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2029.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2029.5M) ***
*** Starting optimizing excluded clock nets MEM= 2029.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2029.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #13 [begin] : totSession cpu/real = 0:15:38.3/0:46:14.3 (0.3), mem = 2029.5M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
*** DrvOpt #13 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:15:39.1/0:46:15.1 (0.3), mem = 1935.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #14 [begin] : totSession cpu/real = 0:15:39.2/0:46:15.2 (0.3), mem = 1935.5M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|  2056|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       0|       0|       0| 78.14%|          |         |
|     8|  2056|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       0|       0|       0| 78.14%| 0:00:00.0|  1992.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1992.7M) ***

*** DrvOpt #14 [finish] : cpu/real = 0:00:01.5/0:00:01.4 (1.0), totSession cpu/real = 0:15:40.6/0:46:16.6 (0.3), mem = 1935.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1652.6M, totSessionCpu=0:15:41 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
*** GlobalOpt #4 [begin] : totSession cpu/real = 0:15:40.6/0:46:16.7 (0.3), mem = 1935.6M
*info: 148 clock nets excluded
*info: 2 special nets excluded.
*info: 95 no-driver nets excluded.
*info: 148 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   78.14%|   0:00:00.0| 1992.9M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1992.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1992.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #4 [finish] : cpu/real = 0:00:01.5/0:00:01.4 (1.0), totSession cpu/real = 0:15:42.1/0:46:18.1 (0.3), mem = 1933.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #15 [begin] : totSession cpu/real = 0:15:42.2/0:46:18.2 (0.3), mem = 1929.8M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|  2056|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       0|       0|       0| 78.14%|          |         |
|     8|  2056|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.15|     0.00|       0|       0|       0| 78.14%| 0:00:00.0|  1993.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1993.0M) ***

*** DrvOpt #15 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:15:43.6/0:46:19.6 (0.3), mem = 1936.0M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=1936.0M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.145  |  5.145  |  7.916  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (2056)     |   -0.091   |     8 (2056)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.143%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1650.5M, totSessionCpu=0:15:44 **
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #10 [begin] : totSession cpu/real = 0:15:43.9/0:46:19.9 (0.3), mem = 1987.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.14
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.14%|        -|   0.000|   0.000|   0:00:00.0| 1993.4M|
|   77.11%|      294|   0.000|   0.000|   0:00:06.0| 2105.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.11
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:07.4) (real = 0:00:07.0) **
*** AreaOpt #10 [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 0:15:51.2/0:46:27.3 (0.3), mem = 2105.4M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1950.32M, totSessionCpu=0:15:51).
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #11 [begin] : totSession cpu/real = 0:15:51.3/0:46:27.3 (0.3), mem = 2007.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 77.11
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.11%|        -|   0.078|   0.000|   0:00:00.0| 2007.6M|
|   77.11%|        1|   0.078|   0.000|   0:00:00.0| 2042.2M|
|   77.11%|        0|   0.078|   0.000|   0:00:00.0| 2042.2M|
|   77.00%|       18|   0.078|   0.000|   0:00:00.0| 2042.2M|
|   76.56%|       96|   0.078|   0.000|   0:00:01.0| 2042.2M|
|   76.56%|        0|   0.078|   0.000|   0:00:00.0| 2042.2M|
|   76.56%|        0|   0.078|   0.000|   0:00:00.0| 2042.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 76.56
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:15:53 mem=2042.2M) ***
Total net bbox length = 9.630e+04 (4.946e+04 4.684e+04) (ext = 1.611e+04)
Move report: Detail placement moves 130 insts, mean move: 1.79 um, max move: 6.60 um 
	Max move on inst (FE_OFC2694_n_1940): (154.60, 134.90) --> (161.20, 134.90)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2045.2MB
Summary Report:
Instances move: 130 (out of 5163 movable)
Instances flipped: 0
Mean displacement: 1.79 um
Max displacement: 6.60 um (Instance: FE_OFC2694_n_1940) (154.6, 134.9) -> (161.2, 134.9)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.643e+04 (4.955e+04 4.687e+04) (ext = 1.611e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2045.2MB
*** Finished refinePlace (0:15:53 mem=2045.2M) ***
*** maximum move = 6.60 um ***
*** Finished re-routing un-routed nets (2042.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2042.2M) ***
*** AreaOpt #11 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:15:52.9/0:46:28.9 (0.3), mem = 2042.2M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1962.14M, totSessionCpu=0:15:53).
Starting local wire reclaim
*** Starting refinePlace (0:15:53 mem=1962.1M) ***
**WARN: [IO pin not placed] Ext_WriteData[31]
**WARN: [IO pin not placed] Ext_WriteData[30]
**WARN: [IO pin not placed] Ext_WriteData[29]
**WARN: [IO pin not placed] Ext_WriteData[28]
**WARN: [IO pin not placed] Ext_WriteData[27]
**WARN: [IO pin not placed] Ext_WriteData[26]
**WARN: [IO pin not placed] Ext_WriteData[25]
**WARN: [IO pin not placed] Ext_WriteData[24]
**WARN: [IO pin not placed] Ext_WriteData[23]
**WARN: [IO pin not placed] Ext_WriteData[22]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 224 / 228 = 98.25%
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 440.4098457505788247
Move report: Detail placement moves 1468 insts, mean move: 4.93 um, max move: 45.14 um 
	Max move on inst (FE_OFC1449_n_141): (91.20, 56.24) --> (70.00, 32.30)
	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1969.2MB
Summary Report:
Instances move: 1468 (out of 5163 movable)
Instances flipped: 0
Mean displacement: 4.93 um
Max displacement: 45.14 um (Instance: FE_OFC1449_n_141) (91.2, 56.24) -> (70, 32.3)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1969.2MB
*** Finished refinePlace (0:15:56 mem=1969.2M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 148  Num Prerouted Wires = 6126
[NR-eGR] Read 5255 nets ( ignored 148 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5107
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5107 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.717067e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21611 
[NR-eGR]  Metal2   (2V)         31663  29855 
[NR-eGR]  Metal3   (3H)         44947   3864 
[NR-eGR]  Metal4   (4V)         14125   1176 
[NR-eGR]  Metal5   (5H)          9553     58 
[NR-eGR]  Metal6   (6V)           639      2 
[NR-eGR]  Metal7   (7H)            47      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       100975  56566 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 94254um
[NR-eGR] Total length: 100975um, number of vias: 56566
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1950.24 MB )
Extraction called for design 't1c_riscv_cpu' of instances=5310 and nets=5473 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1950.238M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #6 [begin] : totSession cpu/real = 0:15:56.1/0:46:32.1 (0.3), mem = 1969.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #6 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:15:56.1/0:46:32.1 (0.3), mem = 1969.3M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1959.32)
Total number of fetched objects 5378
End delay calculation. (MEM=1969.71 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1969.71 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #16 [begin] : totSession cpu/real = 0:15:56.9/0:46:32.9 (0.3), mem = 1969.7M
Info: 148 nets with fixed/cover wires excluded.
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   290|  2711|    -1.05|     7|     7|    -0.01|     0|     0|     0|     0|     5.14|     0.00|       0|       0|       0| 76.56%|          |         |
|    28|  2096|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.14|     0.00|     254|       0|      59| 78.08%| 0:00:00.0|  2055.2M|
|     9|  2058|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.14|     0.00|       3|       0|      17| 78.13%| 0:00:01.0|  2055.2M|
|     8|  2056|    -0.15|     7|     7|    -0.01|     0|     0|     0|     0|     5.14|     0.00|       0|       0|       1| 78.14%| 0:00:00.0|  2055.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2055.2M) ***

*** DrvOpt #16 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:15:58.7/0:46:34.7 (0.3), mem = 1958.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:15:59 mem=1958.1M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 6.862%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1958.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 843 insts, mean move: 4.27 um, max move: 34.82 um 
	Max move on inst (FE_OFC2604_n_1819): (78.20, 63.08) --> (109.60, 59.66)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1961.1MB
Summary Report:
Instances move: 843 (out of 5420 movable)
Instances flipped: 0
Mean displacement: 4.27 um
Max displacement: 34.82 um (Instance: FE_OFC2604_n_1819) (78.2, 63.08) -> (109.6, 59.66)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1961.1MB
*** Finished refinePlace (0:15:59 mem=1961.1M) ***
Begin checking placement ... (start mem=1957.1M, init mem=1957.1M)
*info: Placed = 5567           (Fixed = 147)
*info: Unplaced = 0           
Placement Density:78.14%(21780/27874)
Placement Density (including fixed std cells):78.14%(21780/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1957.1M)
Register exp ratio and priority group on 0 nets on 5635 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5567 and nets=5730 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1941.762M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1945.79)
Total number of fetched objects 5635
End delay calculation. (MEM=1965.72 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1965.72 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:16:00 mem=1965.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7416 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7416
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 148  Num Prerouted Wires = 6126
[NR-eGR] Read 5512 nets ( ignored 148 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5364
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5364 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.106776e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         6( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        11( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1973.73 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1667.9M, totSessionCpu=0:16:00 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.143  |  5.143  |  7.930  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (2056)     |   -0.090   |     8 (2056)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.136%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1669.8M, totSessionCpu=0:16:01 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:24.1/0:00:24.8 (1.0), totSession cpu/real = 0:16:00.5/0:46:37.3 (0.3), mem = 1958.2M
<CMD> report_timing
Path 1: MET Setup Check with Pin rvcpu_dp_pcreg_q_reg[31]/CK 
Endpoint:   rvcpu_dp_pcreg_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: rvcpu_dp_pcreg_q_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time         -0.001
- Setup                         0.100
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.799
- Arrival Time                  4.656
= Slack Time                    5.143
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^        |          |       |  -0.001 |    5.142 | 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^ -> Q ^ | DFFRX1   | 0.315 |   0.314 |    5.457 | 
     | rvcpu_dp_pcadd4_add_9_16_g395 | A ^ -> Y ^  | AND2XL   | 0.145 |   0.460 |    5.603 | 
     | rvcpu_dp_pcadd4_add_9_16_g393 | B ^ -> Y ^  | AND2XL   | 0.149 |   0.608 |    5.751 | 
     | rvcpu_dp_pcadd4_add_9_16_g391 | B ^ -> Y ^  | AND2XL   | 0.146 |   0.754 |    5.897 | 
     | rvcpu_dp_pcadd4_add_9_16_g389 | B ^ -> Y ^  | AND2XL   | 0.150 |   0.904 |    6.047 | 
     | rvcpu_dp_pcadd4_add_9_16_g387 | B ^ -> Y ^  | AND2XL   | 0.151 |   1.056 |    6.199 | 
     | rvcpu_dp_pcadd4_add_9_16_g385 | B ^ -> Y ^  | AND2XL   | 0.153 |   1.209 |    6.352 | 
     | rvcpu_dp_pcadd4_add_9_16_g383 | B ^ -> Y ^  | AND2XL   | 0.154 |   1.362 |    6.505 | 
     | rvcpu_dp_pcadd4_add_9_16_g381 | B ^ -> Y ^  | AND2XL   | 0.155 |   1.517 |    6.660 | 
     | rvcpu_dp_pcadd4_add_9_16_g379 | B ^ -> Y ^  | AND2XL   | 0.152 |   1.670 |    6.813 | 
     | rvcpu_dp_pcadd4_add_9_16_g377 | B ^ -> Y ^  | AND2XL   | 0.155 |   1.825 |    6.968 | 
     | rvcpu_dp_pcadd4_add_9_16_g375 | B ^ -> Y ^  | AND2XL   | 0.156 |   1.981 |    7.124 | 
     | rvcpu_dp_pcadd4_add_9_16_g373 | B ^ -> Y ^  | AND2XL   | 0.147 |   2.128 |    7.271 | 
     | rvcpu_dp_pcadd4_add_9_16_g371 | B ^ -> Y ^  | AND2XL   | 0.144 |   2.272 |    7.415 | 
     | rvcpu_dp_pcadd4_add_9_16_g369 | B ^ -> Y ^  | AND2XL   | 0.143 |   2.415 |    7.558 | 
     | rvcpu_dp_pcadd4_add_9_16_g367 | B ^ -> Y ^  | AND2XL   | 0.144 |   2.558 |    7.701 | 
     | rvcpu_dp_pcadd4_add_9_16_g365 | B ^ -> Y ^  | AND2XL   | 0.150 |   2.709 |    7.852 | 
     | rvcpu_dp_pcadd4_add_9_16_g363 | B ^ -> Y ^  | AND2XL   | 0.148 |   2.857 |    8.000 | 
     | rvcpu_dp_pcadd4_add_9_16_g361 | B ^ -> Y ^  | AND2XL   | 0.143 |   3.000 |    8.143 | 
     | rvcpu_dp_pcadd4_add_9_16_g359 | B ^ -> Y ^  | AND2XL   | 0.147 |   3.147 |    8.290 | 
     | rvcpu_dp_pcadd4_add_9_16_g357 | B ^ -> Y ^  | AND2XL   | 0.146 |   3.293 |    8.436 | 
     | rvcpu_dp_pcadd4_add_9_16_g355 | B ^ -> Y ^  | AND2XL   | 0.148 |   3.441 |    8.584 | 
     | rvcpu_dp_pcadd4_add_9_16_g353 | B ^ -> Y ^  | AND2XL   | 0.155 |   3.596 |    8.739 | 
     | rvcpu_dp_pcadd4_add_9_16_g351 | B ^ -> Y ^  | AND2XL   | 0.150 |   3.746 |    8.889 | 
     | rvcpu_dp_pcadd4_add_9_16_g349 | B ^ -> Y ^  | AND2XL   | 0.149 |   3.896 |    9.039 | 
     | rvcpu_dp_pcadd4_add_9_16_g347 | B ^ -> Y ^  | AND2XL   | 0.158 |   4.053 |    9.196 | 
     | rvcpu_dp_pcadd4_add_9_16_g345 | B ^ -> Y ^  | AND2XL   | 0.158 |   4.211 |    9.354 | 
     | rvcpu_dp_pcadd4_add_9_16_g343 | B ^ -> Y ^  | AND2XL   | 0.151 |   4.362 |    9.505 | 
     | rvcpu_dp_pcadd4_add_9_16_g341 | B ^ -> Y v  | NAND2X1  | 0.103 |   4.465 |    9.608 | 
     | rvcpu_dp_pcadd4_add_9_16_g339 | B v -> Y ^  | XNOR2X1  | 0.192 |   4.656 |    9.799 | 
     | rvcpu_dp_pcreg_q_reg[31]      | D ^         | DFFRHQX1 | 0.000 |   4.656 |    9.799 | 
     +-------------------------------------------------------------------------------------+ 

<CMD> zoomBox 109.34450 132.17100 133.26300 143.73450
<CMD> zoomBox 97.55650 127.08650 143.37800 149.23950
<CMD> zoomBox 56.82950 109.52050 178.32550 168.25950
<CMD> zoomBox -51.15650 62.94800 270.98750 218.69300
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu Jan 30 15:45:12 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 800Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3323.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 54 used
Read in 5567 components
  5567 core components: 0 unplaced, 5420 placed, 147 fixed
Read in 4 physical pins
  4 physical pins: 0 unplaced, 4 placed, 0 fixed
Read in 224 logical pins
Read in 172 nets
Read in 2 special nets, 2 routed
Read in 11138 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3326.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 io pins ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu Jan 30 15:45:15 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 4.15Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3326.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 54 used
Read in 5567 components
  5567 core components: 0 unplaced, 5420 placed, 147 fixed
Read in 4 physical pins
  4 physical pins: 0 unplaced, 4 placed, 0 fixed
Read in 224 logical pins
Read in 172 nets
Read in 2 special nets, 2 routed
Read in 11138 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3326.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 io pins ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> zoomBox -88.20900 42.26400 357.66550 257.82800
<CMD> zoomBox -111.77200 29.11050 412.78650 282.71550
<CMD> zoomBox -68.18150 53.44350 310.81250 236.67350
<CMD> zoomBox -89.61850 42.26300 356.25800 257.82800
<CMD> zoomBox -230.80200 -12.10950 386.32800 286.25050
<CMD> zoomBox -196.62400 -10.94050 327.93650 242.66550
<CMD> zoomBox -154.65650 -2.56600 291.22100 212.99950
<CMD> zoomBox -118.42100 1.61650 260.57550 184.84750
<CMD> zoomBox -122.24200 -16.03900 323.63650 199.52700
<CMD> zoomBox -74.30050 16.90100 199.52550 149.28600
<CMD> zoomBox -39.12050 42.71600 103.82000 111.82250
<CMD> zoomBox -20.94800 56.31550 53.66800 92.38950
<CMD> zoomBox -17.97300 58.54300 45.45050 89.20600
<CMD> zoomBox -11.46800 63.41400 27.48200 82.24500
<CMD> createPlaceBlockage -box 0.19600 72.59550 1.81200 73.32150 -type hard
**WARN: (IMPFP-10009):	Given Box is outside of Core Box.
<CMD> zoomBox -27.10100 58.23350 36.32250 88.89650
<CMD> zoomBox -49.83950 52.04400 53.43500 101.97350
<CMD> zoomBox -71.53500 32.72900 96.63050 114.03100
<CMD> zoomBox -83.52700 29.92750 114.31500 125.57700
<CMD> zoomBox -60.05450 31.97400 82.88650 101.08100
<CMD> zoomBox -36.47300 34.03050 51.31150 76.47100
<CMD> zoomBox -30.84350 34.52150 43.77350 70.59600
<CMD> zoomBox -21.99050 35.29300 31.92050 61.35700
<CMD> zoomBox -18.53350 35.59450 27.29100 57.74900
<CMD> zoomBox -32.97300 30.43500 41.64400 66.50950
<CMD> zoomBox -40.17650 24.83400 63.09950 74.76400
<CMD> zoomBox -44.75750 21.27200 76.74400 80.01350
<CMD> zoomBox -56.48800 12.15150 111.68100 93.45500
<CMD> zoomBox -83.04750 -8.49900 190.78800 123.89050
<CMD> zoomBox -95.56750 -15.94900 350.32950 199.62600
<CMD> zoomBox -31.21750 8.10200 347.79550 191.34100
<CMD> zoomBox -95.56850 -15.94950 350.32950 199.62600
<CMD> zoomBox -171.27600 -44.24500 353.31050 209.37350
<CMD> zoomBox -130.39400 -17.84200 315.50450 197.73350
<CMD> zoomBox -95.64450 4.60000 283.36950 187.83950
<CMD> zoomBox -130.39400 -17.84250 315.50500 197.73350
<CMD> zoomBox -96.40850 2.46850 282.60550 185.70800
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1590.68 (MB), peak = 1767.55 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration           1
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          38.8
setNanoRouteMode -routeBottomRoutingLayer      1
setNanoRouteMode -routeTopRoutingLayer         11
setNanoRouteMode -routeWithSiDriven            true
setNanoRouteMode -routeWithTimingDriven        false
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1877.2M, init mem=1878.0M)
*info: Placed = 5567           (Fixed = 147)
*info: Unplaced = 0           
Placement Density:78.14%(21780/27874)
Placement Density (including fixed std cells):78.14%(21780/27874)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1878.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (148) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1878.0M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 15:46:52 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5730)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 218 (skipped).
#Total number of routable nets = 5512.
#Total number of nets in the design = 5730.
#5386 routable nets do not have any wires.
#126 routable nets have routed wires.
#5386 nets will be global routed.
#22 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#126 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Jan 30 15:46:52 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5726 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1585.95 (MB), peak = 1767.55 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1590.56 (MB), peak = 1767.55 (MB)
#
#Finished routing data preparation on Thu Jan 30 15:46:54 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.48 (MB)
#Total memory = 1590.61 (MB)
#Peak memory = 1767.55 (MB)
#
#
#Start global routing on Thu Jan 30 15:46:54 2025
#
#
#Start global routing initialization on Thu Jan 30 15:46:54 2025
#
#Number of eco nets is 22
#
#Start global routing data preparation on Thu Jan 30 15:46:54 2025
#
#Start routing resource analysis on Thu Jan 30 15:46:54 2025
#
#Routing resource analysis is done on Thu Jan 30 15:46:54 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         227         743        4355    65.24%
#  Metal2         V         832         117        4355     1.13%
#  Metal3         H         914          56        4355     0.00%
#  Metal4         V         853          96        4355     1.13%
#  Metal5         H         951          19        4355     0.00%
#  Metal6         V         868          81        4355     1.13%
#  Metal7         H         951          19        4355     0.00%
#  Metal8         V         868          81        4355     1.13%
#  Metal9         H         932          38        4355     0.00%
#  Metal10        V         304          75        4355    12.42%
#  Metal11        H         325          62        4355    15.64%
#  --------------------------------------------------------------
#  Total                   8027      15.03%       47905     8.89%
#
#  148 nets (2.58%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jan 30 15:46:54 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.06 (MB), peak = 1767.55 (MB)
#
#
#Global routing initialization is done on Thu Jan 30 15:46:54 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1592.53 (MB), peak = 1767.55 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1595.77 (MB), peak = 1767.55 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1590.12 (MB), peak = 1767.55 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1589.20 (MB), peak = 1767.55 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 218 (skipped).
#Total number of routable nets = 5512.
#Total number of nets in the design = 5730.
#
#5512 routable nets have routed wires.
#22 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#126 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 22            5364  
#------------------------------------------------
#        Total                 22            5364  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                148            5364  
#------------------------------------------------
#        Total                148            5364  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       32(0.73%)     13(0.30%)      9(0.21%)      1(0.02%)   (1.26%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     32(0.07%)     13(0.03%)      9(0.02%)      1(0.00%)   (0.12%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.12% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              5.00 |   123.12    13.68   129.96    20.52 |
[hotspot] |   Metal2(V)    |              1.00 |              1.00 |     6.83   129.96    13.68   136.80 |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     5.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 98494 um.
#Total half perimeter of net bounding box = 85769 um.
#Total wire length on LAYER Metal1 = 32 um.
#Total wire length on LAYER Metal2 = 26835 um.
#Total wire length on LAYER Metal3 = 42330 um.
#Total wire length on LAYER Metal4 = 17358 um.
#Total wire length on LAYER Metal5 = 11788 um.
#Total wire length on LAYER Metal6 = 151 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 43004
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 43002 (100.0%)
#Up-Via Summary (total 43004):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22010 (100.0%)         2 (  0.0%)      22012
# Metal2         16666 (100.0%)         0 (  0.0%)      16666
# Metal3          3488 (100.0%)         0 (  0.0%)       3488
# Metal4           828 (100.0%)         0 (  0.0%)        828
# Metal5            10 (100.0%)         0 (  0.0%)         10
#-----------------------------------------------------------
#                43002 (100.0%)         2 (  0.0%)      43004 
#
#Max overcon = 4 tracks.
#Total overcon = 0.12%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.24 (MB)
#Total memory = 1589.37 (MB)
#Peak memory = 1767.55 (MB)
#
#Finished global routing on Thu Jan 30 15:46:56 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1588.12 (MB), peak = 1767.55 (MB)
#Start Track Assignment.
#Done with 9937 horizontal wires in 3 hboxes and 8272 vertical wires in 3 hboxes.
#Done with 2377 horizontal wires in 3 hboxes and 2017 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        30.44 	  0.00%  	  0.00% 	  0.00%
# Metal2     24289.13 	  0.09%  	  0.00% 	  0.02%
# Metal3     37589.72 	  0.21%  	  0.00% 	  0.02%
# Metal4     15048.24 	  0.01%  	  0.00% 	  0.00%
# Metal5     11771.43 	  0.00%  	  0.00% 	  0.00%
# Metal6       151.53 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       88880.49  	  0.12% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 97304 um.
#Total half perimeter of net bounding box = 85769 um.
#Total wire length on LAYER Metal1 = 30 um.
#Total wire length on LAYER Metal2 = 26273 um.
#Total wire length on LAYER Metal3 = 41937 um.
#Total wire length on LAYER Metal4 = 17169 um.
#Total wire length on LAYER Metal5 = 11744 um.
#Total wire length on LAYER Metal6 = 151 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 43004
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 43002 (100.0%)
#Up-Via Summary (total 43004):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22010 (100.0%)         2 (  0.0%)      22012
# Metal2         16666 (100.0%)         0 (  0.0%)      16666
# Metal3          3488 (100.0%)         0 (  0.0%)       3488
# Metal4           828 (100.0%)         0 (  0.0%)        828
# Metal5            10 (100.0%)         0 (  0.0%)         10
#-----------------------------------------------------------
#                43002 (100.0%)         2 (  0.0%)      43004 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1588.41 (MB), peak = 1767.55 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 6.29 (MB)
#Total memory = 1588.42 (MB)
#Peak memory = 1767.55 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 58
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1       38       38
#	Metal2       20       20
#	Totals       58       58
#2615 out of 5567 instances (47.0%) need to be verified(marked ipoed), dirty area = 13.9%.
#   number of violations = 58
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1       38       38
#	Metal2       20       20
#	Totals       58       58
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1591.54 (MB), peak = 1767.55 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1595.72 (MB), peak = 1767.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 104620 um.
#Total half perimeter of net bounding box = 85769 um.
#Total wire length on LAYER Metal1 = 1284 um.
#Total wire length on LAYER Metal2 = 29222 um.
#Total wire length on LAYER Metal3 = 43388 um.
#Total wire length on LAYER Metal4 = 19261 um.
#Total wire length on LAYER Metal5 = 11310 um.
#Total wire length on LAYER Metal6 = 156 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46337
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 46335 (100.0%)
#Up-Via Summary (total 46337):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22127 (100.0%)         2 (  0.0%)      22129
# Metal2         19177 (100.0%)         0 (  0.0%)      19177
# Metal3          4162 (100.0%)         0 (  0.0%)       4162
# Metal4           857 (100.0%)         0 (  0.0%)        857
# Metal5            12 (100.0%)         0 (  0.0%)         12
#-----------------------------------------------------------
#                46335 (100.0%)         2 (  0.0%)      46337 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 7.30 (MB)
#Total memory = 1595.72 (MB)
#Peak memory = 1767.55 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 7.31 (MB)
#Total memory = 1595.73 (MB)
#Peak memory = 1767.55 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = -34.42 (MB)
#Total memory = 1556.98 (MB)
#Peak memory = 1767.55 (MB)
#Number of warnings = 0
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 15:47:20 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1537.44 (MB), peak = 1767.55 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.63 (MB), peak = 1767.55 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1837.9M, init mem=1837.9M)
*info: Placed = 5567           (Fixed = 147)
*info: Unplaced = 0           
Placement Density:78.14%(21780/27874)
Placement Density (including fixed std cells):78.14%(21780/27874)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1837.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1837.9M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 15:47:24 2025
#
#Warning: design is detail-routed. Trial route is skipped!
#num needed restored net=0
#need_extraction net=0 (total=5730)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 218 (skipped).
#Total number of routable nets = 5512.
#Total number of nets in the design = 5730.
#5512 routable nets have routed wires.
#148 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Thu Jan 30 15:47:24 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5726 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1542.60 (MB), peak = 1767.55 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1547.16 (MB), peak = 1767.55 (MB)
#
#Finished routing data preparation on Thu Jan 30 15:47:27 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.33 (MB)
#Total memory = 1547.16 (MB)
#Peak memory = 1767.55 (MB)
#
#
#Start global routing on Thu Jan 30 15:47:27 2025
#
#
#Start global routing initialization on Thu Jan 30 15:47:27 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.36 (MB)
#Total memory = 1547.16 (MB)
#Peak memory = 1767.55 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1547.64 (MB), peak = 1767.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 104620 um.
#Total half perimeter of net bounding box = 85769 um.
#Total wire length on LAYER Metal1 = 1284 um.
#Total wire length on LAYER Metal2 = 29222 um.
#Total wire length on LAYER Metal3 = 43388 um.
#Total wire length on LAYER Metal4 = 19261 um.
#Total wire length on LAYER Metal5 = 11310 um.
#Total wire length on LAYER Metal6 = 156 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 46337
#Total number of multi-cut vias = 2 (  0.0%)
#Total number of single cut vias = 46335 (100.0%)
#Up-Via Summary (total 46337):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         22127 (100.0%)         2 (  0.0%)      22129
# Metal2         19177 (100.0%)         0 (  0.0%)      19177
# Metal3          4162 (100.0%)         0 (  0.0%)       4162
# Metal4           857 (100.0%)         0 (  0.0%)        857
# Metal5            12 (100.0%)         0 (  0.0%)         12
#-----------------------------------------------------------
#                46335 (100.0%)         2 (  0.0%)      46337 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.47 (MB)
#Total memory = 1547.64 (MB)
#Peak memory = 1767.55 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.47 (MB)
#Total memory = 1547.64 (MB)
#Peak memory = 1767.55 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 2.52 (MB)
#Total memory = 1540.52 (MB)
#Peak memory = 1767.55 (MB)
#Number of warnings = 1
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 15:47:27 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1540.54 (MB), peak = 1767.55 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -8.39750 33.84000 134.54800 102.94900
<CMD> zoomBox 33.87150 49.57800 97.29800 80.24250
<CMD> zoomBox 50.15050 55.90350 83.26050 71.91100
<CMD> zoomBox 12.50900 41.13350 115.79500 91.06850
<CMD> zoomBox -81.85700 5.13000 192.00550 137.53250
<CMD> zoomBox -177.05400 -31.19000 268.88650 184.40600
<CMD> zoomBox -119.61550 -16.22700 259.43400 167.02950
<CMD> zoomBox -77.66500 1.14100 244.52750 156.90950
<CMD> zoomBox -42.61750 16.22350 231.24650 148.62700
<CMD> zoomBox 3.52000 56.75800 146.47950 125.87350
<CMD> zoomBox 32.52900 78.70000 107.15500 114.77900
<CMD> zoomBox 50.17000 92.03000 83.28350 108.03900
<CMD> zoomBox 58.00050 97.94400 72.69450 105.04800
<CMD> zoomBox 52.28000 93.62350 80.42900 107.23250
<CMD> zoomBox 41.32100 85.34700 95.24650 111.41800
<CMD> zoomBox 26.91550 74.46650 114.72450 116.91900
<CMD> zoomBox -19.88900 39.11450 178.01300 134.79300
<CMD> zoomBox -96.93150 -19.07550 282.18850 164.21500
<CMD> zoomBox -244.52050 -130.54950 481.75550 220.57850
<CMD> zoomBox -191.72050 -91.70300 425.61450 206.75600
<CMD> zoomBox -76.26700 -6.75950 302.85450 176.53200
<CMD> zoomBox -5.18800 45.49450 227.64050 158.05850
<CMD> zoomBox -48.63700 13.55300 273.61700 169.35100
<CMD> zoomBox 5.85200 38.02550 203.75700 133.70550
<CMD> zoomBox 18.84700 44.09450 187.06650 125.42250
<CMD> zoomBox 54.04600 61.15450 141.85800 103.60850
<CMD> zoomBox 64.71300 66.50300 128.15750 97.17600
<CMD> zoomBox 72.41950 70.36700 118.25900 92.52850
<CMD> zoomBox 4.72000 37.06950 202.63200 132.75300
<CMD> zoomBox -52.11100 9.70050 270.15600 165.50500
<CMD> zoomBox -144.65100 -34.86450 380.10750 218.83700
<CMD> zoomBox -78.10200 -2.81600 301.03650 180.48350
<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> timeDesign -postRoute
*** timeDesign #6 [begin] : totSession cpu/real = 0:18:45.6/0:54:40.5 (0.3), mem = 1852.4M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 't1c_riscv_cpu' of instances=5567 and nets=5730 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1852.42M)
extractDetailRC Option : -outfile /tmp/innovus_temp_17477_vlsicadclient05_vlsiuser_OymZzj/t1c_riscv_cpu_17477_Khhhm9.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1852.4M)
Extracted 10.0026% (CPU Time= 0:00:00.1  MEM= 1891.0M)
Extracted 20.0032% (CPU Time= 0:00:00.2  MEM= 1891.0M)
Extracted 30.0037% (CPU Time= 0:00:00.2  MEM= 1891.0M)
Extracted 40.0024% (CPU Time= 0:00:00.2  MEM= 1891.0M)
Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1891.0M)
Extracted 60.0035% (CPU Time= 0:00:00.2  MEM= 1891.0M)
Extracted 70.0022% (CPU Time= 0:00:00.3  MEM= 1891.0M)
Extracted 80.0028% (CPU Time= 0:00:00.4  MEM= 1891.0M)
Extracted 90.0033% (CPU Time= 0:00:00.4  MEM= 1891.0M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1891.0M)
Number of Extracted Resistors     : 101824
Number of Extracted Ground Cap.   : 102439
Number of Extracted Coupling Cap. : 170332
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1875.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 1875.027M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1882.57 CPU=0:00:00.0 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1882.57)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 5635
AAE_INFO-618: Total number of nets in the design is 5730,  98.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1936.93 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1919.39 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1919.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1919.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1859.51)
Glitch Analysis: View wc -- Total Number of Nets Skipped = 4. 
Glitch Analysis: View wc -- Total Number of Nets Analyzed = 5635. 
Total number of fetched objects 5635
AAE_INFO-618: Total number of nets in the design is 5730,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1903.19 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1903.19 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:18:48 mem=1903.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.325  |  5.325  |  8.073  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    131 (2290)    |   -1.666   |    131 (2290)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.136%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.0 sec
Total Real time: 5.0 sec
Total Memory Usage: 1899.632812 Mbytes
Reset AAE Options
*** timeDesign #6 [finish] : cpu/real = 0:00:03.0/0:00:04.1 (0.7), totSession cpu/real = 0:18:48.6/0:54:44.6 (0.3), mem = 1899.6M
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 30 15:51:53 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (189.8000, 184.3000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[31] of net Ext_WriteData[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[30] of net Ext_WriteData[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[29] of net Ext_WriteData[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[28] of net Ext_WriteData[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[27] of net Ext_WriteData[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[26] of net Ext_WriteData[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[25] of net Ext_WriteData[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[24] of net Ext_WriteData[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[23] of net Ext_WriteData[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[22] of net Ext_WriteData[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[21] of net Ext_WriteData[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[20] of net Ext_WriteData[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[19] of net Ext_WriteData[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[18] of net Ext_WriteData[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[17] of net Ext_WriteData[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[16] of net Ext_WriteData[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[15] of net Ext_WriteData[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[14] of net Ext_WriteData[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[13] of net Ext_WriteData[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[12] of net Ext_WriteData[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 15:51:53 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 30 15:51:53 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1909.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 1.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
rccorners
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5567 and nets=5730 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1921.04M)
extractDetailRC Option : -outfile /tmp/innovus_temp_17477_vlsicadclient05_vlsiuser_OymZzj/t1c_riscv_cpu_17477_QEyka0.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1909.0M)
Extracted 10.0026% (CPU Time= 0:00:00.1  MEM= 1963.7M)
Extracted 20.0032% (CPU Time= 0:00:00.2  MEM= 1963.7M)
Extracted 30.0037% (CPU Time= 0:00:00.2  MEM= 1963.7M)
Extracted 40.0024% (CPU Time= 0:00:00.2  MEM= 1963.7M)
Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1963.7M)
Extracted 60.0035% (CPU Time= 0:00:00.2  MEM= 1963.7M)
Extracted 70.0022% (CPU Time= 0:00:00.3  MEM= 1963.7M)
Extracted 80.0028% (CPU Time= 0:00:00.3  MEM= 1963.7M)
Extracted 90.0033% (CPU Time= 0:00:00.4  MEM= 1963.7M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1963.7M)
Number of Extracted Resistors     : 101824
Number of Extracted Ground Cap.   : 102439
Number of Extracted Coupling Cap. : 170332
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1940.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 1940.391M)
<CMD> rcOut -spf t1c_riscv_cpu.spf -rc_corner rccorners

Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6967):	<CMD> rcOut -spef t1c_riscv_cpu.spef -rc_corner rccorners
RC Out has the following PVT Info:
   RC:rccorners, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 1922.7M)
rccorners
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5567 and nets=5730 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.0  MEM=1932.87M)
extractDetailRC Option : -outfile /tmp/innovus_temp_17477_vlsicadclient05_vlsiuser_OymZzj/t1c_riscv_cpu_17477_Ftaez6.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1932.9M)
Extracted 10.0026% (CPU Time= 0:00:00.1  MEM= 1956.9M)
Extracted 20.0032% (CPU Time= 0:00:00.2  MEM= 1956.9M)
Extracted 30.0037% (CPU Time= 0:00:00.2  MEM= 1956.9M)
Extracted 40.0024% (CPU Time= 0:00:00.2  MEM= 1956.9M)
Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1956.9M)
Extracted 60.0035% (CPU Time= 0:00:00.3  MEM= 1956.9M)
Extracted 70.0022% (CPU Time= 0:00:00.3  MEM= 1956.9M)
Extracted 80.0028% (CPU Time= 0:00:00.3  MEM= 1956.9M)
Extracted 90.0033% (CPU Time= 0:00:00.4  MEM= 1956.9M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1956.9M)
Number of Extracted Resistors     : 101824
Number of Extracted Ground Cap.   : 102439
Number of Extracted Coupling Cap. : 170332
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1914.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 1914.867M)
<CMD> rcOut -spf t1c_riscv_cpu.spf -rc_corner rccorners

Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6967):	<CMD> rcOut -spef t1c_riscv_cpu.spef -rc_corner rccorners
RC Out has the following PVT Info:
   RC:rccorners, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 1914.9M)
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5567 and nets=5730 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1914.87M)
extractDetailRC Option : -outfile /tmp/innovus_temp_17477_vlsicadclient05_vlsiuser_OymZzj/t1c_riscv_cpu_17477_wltV3q.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1914.9M)
Extracted 10.0026% (CPU Time= 0:00:00.1  MEM= 1938.9M)
Extracted 20.0032% (CPU Time= 0:00:00.2  MEM= 1938.9M)
Extracted 30.0037% (CPU Time= 0:00:00.2  MEM= 1938.9M)
Extracted 40.0024% (CPU Time= 0:00:00.2  MEM= 1938.9M)
Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1938.9M)
Extracted 60.0035% (CPU Time= 0:00:00.3  MEM= 1938.9M)
Extracted 70.0022% (CPU Time= 0:00:00.3  MEM= 1938.9M)
Extracted 80.0028% (CPU Time= 0:00:00.3  MEM= 1938.9M)
Extracted 90.0033% (CPU Time= 0:00:00.4  MEM= 1938.9M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1938.9M)
Number of Extracted Resistors     : 101824
Number of Extracted Ground Cap.   : 102439
Number of Extracted Coupling Cap. : 170332
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1914.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 1914.867M)
<CMD> rcOut -spf t1c_riscv_cpu.spf -rc_corner rccorners

Usage: rcOut [-help] [-excludeIlm] [-noRes] {{{-spef <string>} [-excNetFile <string> | -net <string> | -netName <string>] } } [-view <string> | -rc_corner <string>] [-cUnit {pF fF}]

**ERROR: (IMPTCM-48):	"-spf" is not a legal option for command "rcOut". Either the current option or an option prior to it is not specified correctly.

**ERROR: (IMPSYT-6967):	<CMD> rcOut -spef t1c_riscv_cpu.spef -rc_corner rccorners
RC Out has the following PVT Info:
   RC:rccorners, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 1914.9M)
rccorners
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5567 and nets=5730 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1925.07M)
extractDetailRC Option : -outfile /tmp/innovus_temp_17477_vlsicadclient05_vlsiuser_OymZzj/t1c_riscv_cpu_17477_0BGrXF.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1925.1M)
Extracted 10.0026% (CPU Time= 0:00:00.1  MEM= 1949.1M)
Extracted 20.0032% (CPU Time= 0:00:00.2  MEM= 1949.1M)
Extracted 30.0037% (CPU Time= 0:00:00.2  MEM= 1949.1M)
Extracted 40.0024% (CPU Time= 0:00:00.2  MEM= 1949.1M)
Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1949.1M)
Extracted 60.0035% (CPU Time= 0:00:00.3  MEM= 1949.1M)
Extracted 70.0022% (CPU Time= 0:00:00.3  MEM= 1949.1M)
Extracted 80.0028% (CPU Time= 0:00:00.3  MEM= 1949.1M)
Extracted 90.0033% (CPU Time= 0:00:00.4  MEM= 1949.1M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1949.1M)
Number of Extracted Resistors     : 101824
Number of Extracted Ground Cap.   : 102439
Number of Extracted Coupling Cap. : 170332
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1915.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:02.0  MEM: 1915.070M)
<CMD> rcOut -spef t1c_riscv_cpu.spef -rc_corner rccorners
RC Out has the following PVT Info:
   RC:rccorners, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 1915.1M)
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 't1c_riscv_cpu' of instances=5567 and nets=5730 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1915.07M)
extractDetailRC Option : -outfile /tmp/innovus_temp_17477_vlsicadclient05_vlsiuser_OymZzj/t1c_riscv_cpu_17477_dCgYl4.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1915.1M)
Extracted 10.0026% (CPU Time= 0:00:00.1  MEM= 1939.1M)
Extracted 20.0032% (CPU Time= 0:00:00.2  MEM= 1939.1M)
Extracted 30.0037% (CPU Time= 0:00:00.2  MEM= 1939.1M)
Extracted 40.0024% (CPU Time= 0:00:00.2  MEM= 1939.1M)
Extracted 50.003% (CPU Time= 0:00:00.2  MEM= 1939.1M)
Extracted 60.0035% (CPU Time= 0:00:00.2  MEM= 1939.1M)
Extracted 70.0022% (CPU Time= 0:00:00.3  MEM= 1939.1M)
Extracted 80.0028% (CPU Time= 0:00:00.3  MEM= 1939.1M)
Extracted 90.0033% (CPU Time= 0:00:00.4  MEM= 1939.1M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1939.1M)
Number of Extracted Resistors     : 101824
Number of Extracted Ground Cap.   : 102439
Number of Extracted Coupling Cap. : 170332
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1915.1M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 1915.070M)
<CMD> rcOut -spef t1c_riscv_cpu.spef -rc_corner rccorners
RC Out has the following PVT Info:
   RC:rccorners, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 1915.1M)
<CMD> saveDesign t1c_riscv_cpu_till_rc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin save design ... (date=01/30 15:54:34, mem=1573.3M)
% Begin Save ccopt configuration ... (date=01/30 15:54:34, mem=1573.3M)
% End Save ccopt configuration ... (date=01/30 15:54:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1574.2M, current mem=1574.2M)
% Begin Save netlist data ... (date=01/30 15:54:34, mem=1574.2M)
Writing Binary DB to t1c_riscv_cpu_till_rc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 15:54:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1574.2M, current mem=1574.2M)
Saving symbol-table file ...
Saving congestion map file t1c_riscv_cpu_till_rc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 15:54:34, mem=1574.2M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 15:54:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1574.2M, current mem=1574.2M)
Saving preference file t1c_riscv_cpu_till_rc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 15:54:34, mem=1574.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/30 15:54:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1574.6M, current mem=1574.6M)
Saving PG file t1c_riscv_cpu_till_rc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 15:54:34 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1884.8M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 15:54:34, mem=1574.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 15:54:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1574.7M, current mem=1574.7M)
% Begin Save routing data ... (date=01/30 15:54:34, mem=1574.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1884.8M) ***
% End Save routing data ... (date=01/30 15:54:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1574.8M, current mem=1574.8M)
Saving property file t1c_riscv_cpu_till_rc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1887.8M) ***
#Saving pin access data to file t1c_riscv_cpu_till_rc.dat/t1c_riscv_cpu.apa ...
#
% Begin Save power constraints data ... (date=01/30 15:54:35, mem=1574.8M)
% End Save power constraints data ... (date=01/30 15:54:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1574.8M, current mem=1574.8M)
rccorners
rccorners
rccorners
Generated self-contained design t1c_riscv_cpu_till_rc.dat
% End save design ... (date=01/30 15:54:35, total cpu=0:00:00.7, real=0:00:01.0, peak res=1576.2M, current mem=1576.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign t1c_riscv_cpu_till_rc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
% Begin save design ... (date=01/30 15:54:36, mem=1576.2M)
% Begin Save ccopt configuration ... (date=01/30 15:54:36, mem=1576.2M)
% End Save ccopt configuration ... (date=01/30 15:54:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1576.2M, current mem=1576.2M)
% Begin Save netlist data ... (date=01/30 15:54:36, mem=1576.2M)
Writing Binary DB to t1c_riscv_cpu_till_rc.dat.tmp/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 15:54:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1576.2M, current mem=1576.2M)
Saving symbol-table file ...
Saving congestion map file t1c_riscv_cpu_till_rc.dat.tmp/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 15:54:37, mem=1576.2M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 15:54:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1576.2M, current mem=1576.2M)
Saving preference file t1c_riscv_cpu_till_rc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 15:54:37, mem=1576.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/30 15:54:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1576.2M, current mem=1576.2M)
Saving PG file t1c_riscv_cpu_till_rc.dat.tmp/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 15:54:37 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1905.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 15:54:37, mem=1576.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 15:54:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1576.2M, current mem=1576.2M)
% Begin Save routing data ... (date=01/30 15:54:37, mem=1576.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1905.5M) ***
% End Save routing data ... (date=01/30 15:54:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1576.2M, current mem=1576.2M)
Saving property file t1c_riscv_cpu_till_rc.dat.tmp/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1908.5M) ***
#Saving pin access data to file t1c_riscv_cpu_till_rc.dat.tmp/t1c_riscv_cpu.apa ...
#
% Begin Save power constraints data ... (date=01/30 15:54:38, mem=1576.2M)
% End Save power constraints data ... (date=01/30 15:54:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1576.2M, current mem=1576.2M)
rccorners
rccorners
rccorners
Generated self-contained design t1c_riscv_cpu_till_rc.dat.tmp
% End save design ... (date=01/30 15:54:38, total cpu=0:00:00.7, real=0:00:02.0, peak res=1576.3M, current mem=1576.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> streamOut t1c_riscv_cpu_gds -libName DesignLib -units 8000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 8000 ******
	****** unit scaling factor = 4 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 42
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 8000 DBU

Object                             Count
----------------------------------------
Instances                           5567

Ports/Pins                             4
    metal layer Metal1                 4

Nets                               55265
    metal layer Metal1              1916
    metal layer Metal2             32573
    metal layer Metal3             16951
    metal layer Metal4              3244
    metal layer Metal5               570
    metal layer Metal6                11

    Via Instances                  46337

Special Nets                         303
    metal layer Metal1               291
    metal layer Metal10                4
    metal layer Metal11                8

    Via Instances                   3896

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                5740
    metal layer Metal1               512
    metal layer Metal2              3456
    metal layer Metal3              1672
    metal layer Metal4                94
    metal layer Metal5                 4
    metal layer Metal11                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> streamOut t1c_riscv_cpu_gds -libName DesignLib -units 8000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 8000 ******
	****** unit scaling factor = 4 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 42
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    223                          Metal11
    221                          Metal11
    220                          Metal11
    219                          Metal11
    218                          Metal11
    217                            Via10
    216                            Via10
    212                            Via10
    202                          Metal10
    200                          Metal10
    199                          Metal10
    198                          Metal10
    197                          Metal10
    196                             Via9
    195                             Via9
    191                             Via9
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    194                             Via9
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    224                          Metal11
    86                              Via4
    50                            Metal3
    206                          Metal10
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    226                          Metal11
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    227                          Metal11
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    190                             Via9
    56                            Metal3
    57                            Metal3
    114                           Metal6
    192                             Via9
    58                            Metal3
    115                           Metal6
    193                             Via9
    59                            Metal3
    116                           Metal6
    203                          Metal10
    65                              Via3
    204                          Metal10
    66                              Via3
    205                          Metal10
    67                              Via3
    201                          Metal10
    68                              Via3
    75                            Metal4
    215                            Via10
    76                            Metal4
    211                            Via10
    77                            Metal4
    78                            Metal4
    213                            Via10
    79                            Metal4
    214                            Via10
    80                            Metal4
    225                          Metal11
    87                              Via4
    222                          Metal11
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    231                          Metal11
    230                          Metal11
    229                          Metal11
    228                          Metal11
    210                          Metal10
    209                          Metal10
    208                          Metal10
    207                          Metal10
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 8000 DBU

Object                             Count
----------------------------------------
Instances                           5567

Ports/Pins                             4
    metal layer Metal1                 4

Nets                               55265
    metal layer Metal1              1916
    metal layer Metal2             32573
    metal layer Metal3             16951
    metal layer Metal4              3244
    metal layer Metal5               570
    metal layer Metal6                11

    Via Instances                  46337

Special Nets                         303
    metal layer Metal1               291
    metal layer Metal10                4
    metal layer Metal11                8

    Via Instances                   3896

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                5740
    metal layer Metal1               512
    metal layer Metal2              3456
    metal layer Metal3              1672
    metal layer Metal4                94
    metal layer Metal5                 4
    metal layer Metal11                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> zoomBox -74.81900 6.14400 247.44850 161.94850
<CMD> zoomBox -78.20450 -2.85000 300.93350 180.44950
<CMD> zoomBox -82.18800 -13.43100 363.85700 202.21550
<CMD> zoomBox -148.45350 -37.61800 376.30550 216.08400
<CMD> zoomBox -121.23750 -18.78000 324.80800 196.86700
<CMD> zoomBox -63.77200 16.15200 258.49650 171.95700
<CMD> zoomBox 5.14350 56.81500 173.37100 138.14700
<CMD> zoomBox 40.48900 77.94500 128.30550 120.40100
<CMD> zoomBox 61.66800 90.60550 100.63300 109.44350
<CMD> zoomBox 71.06600 96.22300 88.35500 104.58150
<CMD> zoomBox 75.23550 98.71550 82.90700 102.42450
<CMD> zoomBox 71.06400 96.22200 88.35600 104.58200
<CMD> zoomBox 58.68200 88.82000 104.53250 110.98700
<CMD> zoomBox 33.75950 73.92200 137.09450 123.88050
<CMD> zoomBox -7.26550 49.50050 190.69350 145.20650
<CMD> zoomBox -84.54750 4.84400 294.68050 188.18700
<CMD> zoomBox -230.96550 -78.40700 495.51700 272.82100
<CMD> zoomBox -165.81250 -42.95350 359.07200 210.80900
<CMD> zoomBox -70.79800 8.54250 162.09750 121.13900
<CMD> zoomBox -31.42450 23.59100 90.14900 82.36750
<CMD> zoomBox -7.47250 32.70050 46.47150 58.78050
<CMD> zoomBox -1.93300 34.90100 37.04250 53.74400
<CMD> zoomBox -32.32850 18.67900 55.51300 61.14700
<CMD> zoomBox -53.32600 7.62200 68.25400 66.40150
<CMD> zoomBox -66.71800 0.60350 76.31750 69.75600
<CMD> zoomBox -32.20150 18.62500 55.64100 61.09350
<CMD> zoomBox -24.23100 22.28550 50.43550 58.38400
<CMD> zoomBox -17.45600 25.39700 46.01050 56.08050
<CMD> zoomBox -52.61300 9.25200 68.96950 68.03250
<CMD> zoomBox -144.82500 -33.09600 129.19150 99.38100
<CMD> zoomBox -62.28100 16.73050 80.75850 85.88500
<CMD> zoomBox -36.69400 31.91100 66.65200 81.87500
<CMD> zoomBox -18.57000 42.72300 56.09800 78.82250
<CMD> zoomBox -5.48800 50.33550 48.46050 76.41750
<CMD> zoomBox -11.14400 47.07200 52.32500 77.75700
<CMD> zoomBox -17.79850 43.23300 56.87100 79.33300
<CMD> zoomBox -25.64300 38.76400 62.20350 81.23450
<CMD> zoomBox -34.61100 33.29200 68.73800 83.25750
<CMD> zoomBox -44.94200 28.88300 76.64500 87.66600
<CMD> zoomBox -52.91600 25.68300 90.12800 94.83950
<CMD> zoomBox -57.90500 17.29150 140.08000 113.01000
<CMD> zoomBox -61.16150 12.48050 171.76200 125.09050
<CMD> zoomBox -65.04200 6.99300 208.98550 139.47550
<CMD> zoomBox -69.60800 0.53750 252.77800 156.39950
invalid command name "check_place"
invalid command name "check_placemet"
invalid command name "check_placement"
invalid command name "elaborate"
<CMD> setLayerPreference routeCongest -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> zoomBox -61.11700 20.10750 212.91100 152.59000
<CMD> zoomBox -53.89950 36.74200 179.02400 149.35200
<CMD> zoomBox -61.11700 20.10750 212.91100 152.59000
<CMD> zoomBox -69.60800 0.53750 252.77800 156.39950
<CMD> zoomBox -79.59750 -22.48600 299.68050 160.88100
<CMD> zoomBox -91.35000 -49.57250 354.85950 166.15350
<CMD> zoomBox -160.76500 -53.88150 364.18750 199.91400
<CMD> zoomBox -121.89050 -23.38800 324.31900 192.33800
<CMD> zoomBox -77.37000 16.78400 196.65900 149.26700
<CMD> zoomBox -66.74150 26.37400 166.18300 138.98450
<CMD> zoomBox -57.01450 35.26100 140.97150 130.98000
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box -15.22650 84.90650 0.13100 87.40650 -type hard
**WARN: (IMPFP-10009):	Given Box is outside of Core Box.
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[31]} -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[31]} -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[31]} -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[31]} -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox -48.38950 48.19000 119.89950 129.55150
<CMD> zoomBox -34.82650 68.61800 86.76300 127.40200
<CMD> zoomBox -21.22850 89.27000 53.44300 125.37100
<CMD> zoomBox -13.09100 102.18850 32.76750 124.35950
<CMD> zoomBox -9.50200 107.90450 23.63050 123.92300
<CMD> zoomBox -5.01750 115.01800 12.27850 123.38000
<CMD> zoomBox -2.28150 119.33950 5.39350 123.05000
<CMD> uiSetTool obstruct
<CMD> zoomBox -8.89650 117.12850 8.40250 125.49200
<CMD> zoomBox -16.36450 114.67500 11.80350 128.29300
<CMD> zoomBox -18.58850 113.27300 14.55050 129.29450
<CMD> zoomBox -24.19200 109.68300 21.67600 131.85850
<CMD> zoomBox -24.28950 106.62600 29.67300 132.71500
<CMD> zoomBox -24.50750 103.11600 38.97800 133.80900
<CMD> zoomBox -25.13400 99.12750 49.55500 135.23700
<CMD> zoomBox -26.79050 88.88050 76.58600 138.85950
<CMD> set ptngSprNoRefreshPins 1
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[0]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[1]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[2]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[3]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[4]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[5]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[6]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[7]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[8]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[9]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[10]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[11]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[12]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[13]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[14]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[15]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[16]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[17]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[18]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[19]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[20]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[21]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[22]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[23]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[24]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[25]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[26]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[27]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[28]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[29]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[30]} -status unplaced -silent
<CMD> setPtnPinStatus -cell t1c_riscv_cpu -pin {DataAdr[31]} -status unplaced -silent
<CMD> set ptngSprNoRefreshPins 0
<CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox -15.70900 99.41050 47.77750 130.10400
<CMD> zoomBox -31.86050 84.06400 89.76100 142.86350
<CMD> zoomBox -53.09100 63.89050 144.95000 159.63600
<CMD> zoomBox -87.66050 31.04100 234.81650 186.94700
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign -0.012 90.96 -pin {{DataAdr[0]} {DataAdr[1]} {DataAdr[2]} {DataAdr[3]} {DataAdr[4]} {DataAdr[5]} {DataAdr[6]} {DataAdr[7]} {DataAdr[8]} {DataAdr[9]} {DataAdr[10]} {DataAdr[11]} {DataAdr[12]} {DataAdr[13]} {DataAdr[14]} {DataAdr[15]} {DataAdr[16]} {DataAdr[17]} {DataAdr[18]} {DataAdr[19]} {DataAdr[20]} {DataAdr[21]} {DataAdr[22]} {DataAdr[23]} {DataAdr[24]} {DataAdr[25]} {DataAdr[26]} {DataAdr[27]} {DataAdr[28]} {DataAdr[29]} {DataAdr[30]} {DataAdr[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1919.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign -0.012 122.762 -pin {{Ext_DataAdr[0]} {Ext_DataAdr[1]} {Ext_DataAdr[2]} {Ext_DataAdr[3]} {Ext_DataAdr[4]} {Ext_DataAdr[5]} {Ext_DataAdr[6]} {Ext_DataAdr[7]} {Ext_DataAdr[8]} {Ext_DataAdr[9]} {Ext_DataAdr[10]} {Ext_DataAdr[11]} {Ext_DataAdr[12]} {Ext_DataAdr[13]} {Ext_DataAdr[14]} {Ext_DataAdr[15]} {Ext_DataAdr[16]} {Ext_DataAdr[17]} {Ext_DataAdr[18]} {Ext_DataAdr[19]} {Ext_DataAdr[20]} {Ext_DataAdr[21]} {Ext_DataAdr[22]} {Ext_DataAdr[23]} {Ext_DataAdr[24]} {Ext_DataAdr[25]} {Ext_DataAdr[26]} {Ext_DataAdr[27]} {Ext_DataAdr[28]} {Ext_DataAdr[29]} {Ext_DataAdr[30]} {Ext_DataAdr[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1909.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.182 140.214 -pin {{Ext_WriteData[0]} {Ext_WriteData[1]} {Ext_WriteData[2]} {Ext_WriteData[3]} {Ext_WriteData[4]} {Ext_WriteData[5]} {Ext_WriteData[6]} {Ext_WriteData[7]} {Ext_WriteData[8]} {Ext_WriteData[9]} {Ext_WriteData[10]} {Ext_WriteData[11]} {Ext_WriteData[12]} {Ext_WriteData[13]} {Ext_WriteData[14]} {Ext_WriteData[15]} {Ext_WriteData[16]} {Ext_WriteData[17]} {Ext_WriteData[18]} {Ext_WriteData[19]} {Ext_WriteData[20]} {Ext_WriteData[21]} {Ext_WriteData[22]} {Ext_WriteData[23]} {Ext_WriteData[24]} {Ext_WriteData[25]} {Ext_WriteData[26]} {Ext_WriteData[27]} {Ext_WriteData[28]} {Ext_WriteData[29]} {Ext_WriteData[30]} {Ext_WriteData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1909.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign -0.012 155.921 -pin {{PC[0]} {PC[1]} {PC[2]} {PC[3]} {PC[4]} {PC[5]} {PC[6]} {PC[7]} {PC[8]} {PC[9]} {PC[10]} {PC[11]} {PC[12]} {PC[13]} {PC[14]} {PC[15]} {PC[16]} {PC[17]} {PC[18]} {PC[19]} {PC[20]} {PC[21]} {PC[22]} {PC[23]} {PC[24]} {PC[25]} {PC[26]} {PC[27]} {PC[28]} {PC[29]} {PC[30]} {PC[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1909.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -100.04800 14.92350 279.33650 198.34200
<CMD> zoomBox -113.05150 -3.11250 333.28300 212.67400
<CMD> zoomBox -96.58600 -0.17350 282.79850 183.24500
<CMD> zoomBox -106.89200 -21.59100 339.44250 194.19550
<CMD> zoomBox -114.42300 -37.93150 410.67650 215.93500
<CMD> zoomBox -93.06250 -5.25100 353.27250 210.53550
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Top -layer 1 -assign 29.861 183.9645 -pin {{ReadData[0]} {ReadData[1]} {ReadData[2]} {ReadData[3]} {ReadData[4]} {ReadData[5]} {ReadData[6]} {ReadData[7]} {ReadData[8]} {ReadData[9]} {ReadData[10]} {ReadData[11]} {ReadData[12]} {ReadData[13]} {ReadData[14]} {ReadData[15]} {ReadData[16]} {ReadData[17]} {ReadData[18]} {ReadData[19]} {ReadData[20]} {ReadData[21]} {ReadData[22]} {ReadData[23]} {ReadData[24]} {ReadData[25]} {ReadData[26]} {ReadData[27]} {ReadData[28]} {ReadData[29]} {ReadData[30]} {ReadData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1909.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Top -layer 1 -assign 54.2845 184.233 -pin {{Result[0]} {Result[1]} {Result[2]} {Result[3]} {Result[4]} {Result[5]} {Result[6]} {Result[7]} {Result[8]} {Result[9]} {Result[10]} {Result[11]} {Result[12]} {Result[13]} {Result[14]} {Result[15]} {Result[16]} {Result[17]} {Result[18]} {Result[19]} {Result[20]} {Result[21]} {Result[22]} {Result[23]} {Result[24]} {Result[25]} {Result[26]} {Result[27]} {Result[28]} {Result[29]} {Result[30]} {Result[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1910.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Top -layer 1 -assign 83.0025 184.233 -pin {{WriteData[0]} {WriteData[1]} {WriteData[2]} {WriteData[3]} {WriteData[4]} {WriteData[5]} {WriteData[6]} {WriteData[7]} {WriteData[8]} {WriteData[9]} {WriteData[10]} {WriteData[11]} {WriteData[12]} {WriteData[13]} {WriteData[14]} {WriteData[15]} {WriteData[16]} {WriteData[17]} {WriteData[18]} {WriteData[19]} {WriteData[20]} {WriteData[21]} {WriteData[22]} {WriteData[23]} {WriteData[24]} {WriteData[25]} {WriteData[26]} {WriteData[27]} {WriteData[28]} {WriteData[29]} {WriteData[30]} {WriteData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1910.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Top -layer 1 -assign 83.1 184.3 -pin {{WriteData[0]} {WriteData[1]} {WriteData[2]} {WriteData[3]} {WriteData[4]} {WriteData[5]} {WriteData[6]} {WriteData[7]} {WriteData[8]} {WriteData[9]} {WriteData[10]} {WriteData[11]} {WriteData[12]} {WriteData[13]} {WriteData[14]} {WriteData[15]} {WriteData[16]} {WriteData[17]} {WriteData[18]} {WriteData[19]} {WriteData[20]} {WriteData[21]} {WriteData[22]} {WriteData[23]} {WriteData[24]} {WriteData[25]} {WriteData[26]} {WriteData[27]} {WriteData[28]} {WriteData[29]} {WriteData[30]} {WriteData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1910.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Starting placeDesign default flow ***
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1078 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1905.19 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1905.19)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 4557
End delay calculation. (MEM=1967.68 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1950.14 CPU=0:00:00.5 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1932.4M)" ...
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1940.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1940.4M) ***
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 148 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 1520 (33.4%) nets
3		: 2073 (45.5%) nets
4     -	14	: 817 (17.9%) nets
15    -	39	: 134 (2.9%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=4489 (147 fixed + 4342 movable) #buf cell=147 #inv cell=116 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4557 #term=20306 #term/net=4.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4489 single + 0 double + 0 multi
Total standard cell length = 11.6966 (mm), area = 0.0200 (mm^2)
Average module density = 0.763.
Density for the design = 0.763.
       = stdcell_area 58483 sites (20001 um^2) / alloc_area 76634 sites (26209 um^2).
Pin Density = 0.2491.
            = total # of pins 20306 / total area 81504.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.917e+04 (1.51e+04 1.41e+04)
              Est.  stn bbox = 3.814e+04 (1.97e+04 1.85e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1949.7M
Iteration  2: Total net bbox = 2.917e+04 (1.51e+04 1.41e+04)
              Est.  stn bbox = 3.814e+04 (1.97e+04 1.85e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1949.7M
Iteration  3: Total net bbox = 3.991e+04 (2.09e+04 1.90e+04)
              Est.  stn bbox = 5.140e+04 (2.71e+04 2.43e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1957.5M
Active setup views:
    wc
Iteration  4: Total net bbox = 6.052e+04 (3.21e+04 2.84e+04)
              Est.  stn bbox = 7.606e+04 (4.05e+04 3.56e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1957.5M
Iteration  5: Total net bbox = 6.303e+04 (3.43e+04 2.87e+04)
              Est.  stn bbox = 7.932e+04 (4.30e+04 3.64e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1957.5M
Iteration  6: Total net bbox = 6.591e+04 (3.63e+04 2.96e+04)
              Est.  stn bbox = 8.308e+04 (4.53e+04 3.77e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1957.5M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Iteration  7: Total net bbox = 9.448e+04 (4.65e+04 4.80e+04)
              Est.  stn bbox = 1.131e+05 (5.63e+04 5.69e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1962.5M
Iteration  8: Total net bbox = 9.448e+04 (4.65e+04 4.80e+04)
              Est.  stn bbox = 1.131e+05 (5.63e+04 5.69e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1962.5M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Iteration  9: Total net bbox = 9.549e+04 (4.70e+04 4.85e+04)
              Est.  stn bbox = 1.147e+05 (5.71e+04 5.77e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1962.5M
Iteration 10: Total net bbox = 9.549e+04 (4.70e+04 4.85e+04)
              Est.  stn bbox = 1.147e+05 (5.71e+04 5.77e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1962.5M
Iteration 11: Total net bbox = 9.721e+04 (4.70e+04 5.02e+04)
              Est.  stn bbox = 1.162e+05 (5.67e+04 5.95e+04)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 1962.5M
Iteration 12: Total net bbox = 9.721e+04 (4.70e+04 5.02e+04)
              Est.  stn bbox = 1.162e+05 (5.67e+04 5.95e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1962.5M
*** cost = 9.721e+04 (4.70e+04 5.02e+04) (cpu for global=0:00:09.6) real=0:00:09.0***
Info: 147 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:06.5 real: 0:00:06.5
Core Placement runtime cpu: 0:00:06.9 real: 0:00:07.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (1:07:33 mem=1962.5M) ***
Total net bbox length = 9.721e+04 (4.698e+04 5.024e+04) (ext = 2.204e+04)
Move report: Detail placement moves 4342 insts, mean move: 0.44 um, max move: 11.09 um 
	Max move on inst (g101891): (136.74, 146.87) --> (134.20, 138.32)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1962.5MB
Summary Report:
Instances move: 4342 (out of 4342 movable)
Instances flipped: 0
Mean displacement: 0.44 um
Max displacement: 11.09 um (Instance: g101891) (136.74, 146.871) -> (134.2, 138.32)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 9.755e+04 (4.719e+04 5.036e+04) (ext = 2.201e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1962.5MB
*** Finished refinePlace (1:07:34 mem=1962.5M) ***
*** End of Placement (cpu=0:00:11.3, real=0:00:12.0, mem=1950.5M) ***
default core: bins with density > 0.750 = 63.00 % ( 63 / 100 )
Density distribution unevenness ratio = 7.488%
*** Free Virtual Timing Model ...(mem=1950.5M)
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1930.75)
Total number of fetched objects 4557
End delay calculation. (MEM=1966.16 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1966.16 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8095 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 253281
[NR-eGR] #PG Blockages       : 8095
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4436 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4288
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.918660e+03um
[NR-eGR] Layer group 2: route 4288 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.389268e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        11( 0.32%)         0( 0.00%)   ( 0.32%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        11( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1956.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          6990  21221 
[NR-eGR]  Metal2   (2V)         31914  16887 
[NR-eGR]  Metal3   (3H)         42133   4116 
[NR-eGR]  Metal4   (4V)         12371    593 
[NR-eGR]  Metal5   (5H)          5742     10 
[NR-eGR]  Metal6   (6V)           136      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        99288  42827 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 97546um
[NR-eGR] Total length: 99288um, number of vias: 42827
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7803um, number of vias: 7640
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1897.4M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:14, mem = 1895.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 16 warning(s), 0 error(s)

<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1903.43)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 4557
End delay calculation. (MEM=1962.84 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1962.84 CPU=0:00:00.5 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1945.1M)" ...
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1945.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1945.1M) ***
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 148 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 1520 (33.4%) nets
3		: 2073 (45.5%) nets
4     -	14	: 817 (17.9%) nets
15    -	39	: 134 (2.9%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=4489 (147 fixed + 4342 movable) #buf cell=147 #inv cell=116 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4557 #term=20306 #term/net=4.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4489 single + 0 double + 0 multi
Total standard cell length = 11.6966 (mm), area = 0.0200 (mm^2)
Average module density = 0.763.
Density for the design = 0.763.
       = stdcell_area 58483 sites (20001 um^2) / alloc_area 76634 sites (26209 um^2).
Pin Density = 0.2491.
            = total # of pins 20306 / total area 81504.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.917e+04 (1.51e+04 1.41e+04)
              Est.  stn bbox = 3.814e+04 (1.97e+04 1.85e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1952.6M
Iteration  2: Total net bbox = 2.917e+04 (1.51e+04 1.41e+04)
              Est.  stn bbox = 3.814e+04 (1.97e+04 1.85e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1952.6M
Iteration  3: Total net bbox = 3.991e+04 (2.09e+04 1.90e+04)
              Est.  stn bbox = 5.140e+04 (2.71e+04 2.43e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1960.4M
Active setup views:
    wc
Iteration  4: Total net bbox = 6.052e+04 (3.21e+04 2.84e+04)
              Est.  stn bbox = 7.606e+04 (4.05e+04 3.56e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1960.4M
Iteration  5: Total net bbox = 6.303e+04 (3.43e+04 2.87e+04)
              Est.  stn bbox = 7.932e+04 (4.30e+04 3.64e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1960.4M
Iteration  6: Total net bbox = 6.591e+04 (3.63e+04 2.96e+04)
              Est.  stn bbox = 8.308e+04 (4.53e+04 3.77e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1960.4M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Iteration  7: Total net bbox = 9.448e+04 (4.65e+04 4.80e+04)
              Est.  stn bbox = 1.131e+05 (5.63e+04 5.69e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1965.4M
Iteration  8: Total net bbox = 9.448e+04 (4.65e+04 4.80e+04)
              Est.  stn bbox = 1.131e+05 (5.63e+04 5.69e+04)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 1965.4M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Iteration  9: Total net bbox = 9.549e+04 (4.70e+04 4.85e+04)
              Est.  stn bbox = 1.147e+05 (5.71e+04 5.77e+04)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 1965.4M
Iteration 10: Total net bbox = 9.549e+04 (4.70e+04 4.85e+04)
              Est.  stn bbox = 1.147e+05 (5.71e+04 5.77e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1965.4M
Iteration 11: Total net bbox = 9.721e+04 (4.70e+04 5.02e+04)
              Est.  stn bbox = 1.162e+05 (5.67e+04 5.95e+04)
              cpu = 0:00:03.4 real = 0:00:04.0 mem = 1965.4M
Iteration 12: Total net bbox = 9.721e+04 (4.70e+04 5.02e+04)
              Est.  stn bbox = 1.162e+05 (5.67e+04 5.95e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1965.4M
*** cost = 9.721e+04 (4.70e+04 5.02e+04) (cpu for global=0:00:09.4) real=0:00:10.0***
Info: 147 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:06.4 real: 0:00:06.4
Core Placement runtime cpu: 0:00:06.8 real: 0:00:07.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (1:07:47 mem=1965.4M) ***
Total net bbox length = 9.721e+04 (4.698e+04 5.024e+04) (ext = 2.204e+04)
Move report: Detail placement moves 4342 insts, mean move: 0.44 um, max move: 11.09 um 
	Max move on inst (g101891): (136.74, 146.87) --> (134.20, 138.32)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1965.4MB
Summary Report:
Instances move: 4342 (out of 4342 movable)
Instances flipped: 0
Mean displacement: 0.44 um
Max displacement: 11.09 um (Instance: g101891) (136.74, 146.871) -> (134.2, 138.32)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 9.755e+04 (4.719e+04 5.036e+04) (ext = 2.201e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1965.4MB
*** Finished refinePlace (1:07:47 mem=1965.4M) ***
*** End of Placement (cpu=0:00:11.1, real=0:00:11.0, mem=1954.4M) ***
default core: bins with density > 0.750 = 63.00 % ( 63 / 100 )
Density distribution unevenness ratio = 7.488%
*** Free Virtual Timing Model ...(mem=1954.4M)
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1934.7)
Total number of fetched objects 4557
End delay calculation. (MEM=1970.11 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1970.11 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8095 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 253281
[NR-eGR] #PG Blockages       : 8095
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4436 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4288
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.918660e+03um
[NR-eGR] Layer group 2: route 4288 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.389268e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        11( 0.32%)         0( 0.00%)   ( 0.32%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        11( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1960.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          6990  21221 
[NR-eGR]  Metal2   (2V)         31914  16887 
[NR-eGR]  Metal3   (3H)         42133   4116 
[NR-eGR]  Metal4   (4V)         12371    593 
[NR-eGR]  Metal5   (5H)          5742     10 
[NR-eGR]  Metal6   (6V)           136      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        99288  42827 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 97546um
[NR-eGR] Total length: 99288um, number of vias: 42827
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7803um, number of vias: 7640
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1902.4M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:13, real = 0: 0:13, mem = 1902.4M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 15 warning(s), 0 error(s)

<CMD> checkPlace t1c_riscv_cpu.checkPlace
Begin checking placement ... (start mem=1912.7M, init mem=1936.7M)
*info: Placed = 4489           (Fixed = 147)
*info: Unplaced = 0           
Placement Density:71.75%(20001/27874)
Placement Density (including fixed std cells):71.75%(20001/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1936.7M)
<CMD> setDrawView place
<CMD> fit
<CMD> zoomBox -45.22100 84.31350 173.67200 190.14050
<CMD> zoomBox -33.65150 99.67400 152.40800 189.62700
<CMD> zoomBox -38.01500 90.80900 180.87850 196.63600
<CMD> zoomBox -43.14850 80.37950 214.37350 204.88200
<CMD> zoomBox -76.56950 75.78850 226.39750 222.26200
<CMD> zoomBox -95.76300 56.62700 260.66900 228.94900
<CMD> zoomBox -117.70100 31.05850 301.63150 233.79050
<CMD> zoomBox -173.87250 -34.30600 406.51800 246.29150
<CMD> zoomBox -107.72550 -12.51550 311.60700 190.21650
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1608.1M, totSessionCpu=1:08:21 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -coupled                  true
setExtractRCMode -engine                   postRoute
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -SIAware                   true
setDelayCalMode -socv_accuracy_mode        low
setOptMode -activeSetupViews               { wc }
setOptMode -autoSetupViews                 { wc}
setOptMode -autoTDGRSetupViews             { wc}
setOptMode -drcMargin                      0
setOptMode -fixDrc                         true
setOptMode -optimizeFF                     true
setOptMode -preserveAllSequential          false
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              onChipVariation
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -skew                      true
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

*** place_opt_design #3 [begin] : totSession cpu/real = 1:08:20.9/3:48:14.7 (0.3), mem = 1926.7M
*** Starting GigaPlace ***
*** GlobalPlace #3 [begin] : totSession cpu/real = 1:08:21.0/3:48:14.8 (0.3), mem = 1926.7M
*** GlobalPlace #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:08:21.0/3:48:14.8 (0.3), mem = 1926.7M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1608.1M, totSessionCpu=1:08:21 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #5 [begin] : totSession cpu/real = 1:08:21.0/3:48:14.8 (0.3), mem = 1926.7M
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1607.7M, totSessionCpu=1:08:22 **
setExtractRCMode -engine preRoute
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1914.18 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8095 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 253281
[NR-eGR] #PG Blockages       : 8095
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4436 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4288
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.993900e+03um
[NR-eGR] Layer group 2: route 4288 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.485370e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        12( 0.35%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          6967  21036 
[NR-eGR]  Metal2   (2V)         32162  17083 
[NR-eGR]  Metal3   (3H)         42418   4316 
[NR-eGR]  Metal4   (4V)         12591    607 
[NR-eGR]  Metal5   (5H)          5867      6 
[NR-eGR]  Metal6   (6V)           124      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       100129  43048 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 97546um
[NR-eGR] Total length: 100129um, number of vias: 43048
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7723um, number of vias: 7775
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 1913.68 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 't1c_riscv_cpu' of instances=4489 and nets=4652 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1913.684M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1921.23 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1929.77)
Total number of fetched objects 4557
End delay calculation. (MEM=1998.78 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1981.24 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=1:08:23 mem=1981.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.090  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  6204   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    985 (8304)    |   -3.747   |    985 (8312)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.755%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1657.4M, totSessionCpu=1:08:24 **
*** InitOpt #5 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 1:08:23.5/3:48:17.4 (0.3), mem = 1951.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1951.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1951.5M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #7 [begin] : totSession cpu/real = 1:08:23.6/3:48:17.5 (0.3), mem = 1951.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #7 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 1:08:23.7/3:48:17.6 (0.3), mem = 2131.2M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #3 [begin] : totSession cpu/real = 1:08:23.8/3:48:17.7 (0.3), mem = 2131.2M
Info: 148 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #3 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 1:08:24.9/3:48:18.8 (0.3), mem = 2054.2M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #17 [begin] : totSession cpu/real = 1:08:25.0/3:48:18.9 (0.3), mem = 2054.2M
Info: 148 clock nets excluded from IPO operation.
*** DrvOpt #17 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 1:08:26.3/3:48:20.1 (0.3), mem = 2054.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #18 [begin] : totSession cpu/real = 1:08:26.3/3:48:20.1 (0.3), mem = 2054.4M
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1194|  9078|    -3.80|     7|     7|    -0.03|     0|     0|     0|     0|     5.09|     0.00|       0|       0|       0| 71.75%|          |         |
|    22|  1829|    -0.17|     6|     6|    -0.03|     0|     0|     0|     0|     5.45|     0.00|     802|      46|     104| 77.12%| 0:00:02.0|  2169.3M|
|    17|  1819|    -0.17|     6|     6|    -0.03|     0|     0|     0|     0|     5.45|     0.00|      12|       0|       3| 77.19%| 0:00:00.0|  2169.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 10 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=2169.3M) ***

*** DrvOpt #18 [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 1:08:29.6/3:48:23.4 (0.3), mem = 2083.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 1750.6M, totSessionCpu=1:08:30 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 148 clock nets excluded from IPO operation.
*** GlobalOpt #5 [begin] : totSession cpu/real = 1:08:29.6/3:48:23.5 (0.3), mem = 2121.4M
*info: 148 clock nets excluded
*info: 2 special nets excluded.
*info: 95 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   77.19%|   0:00:00.0| 2140.5M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2140.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2140.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #5 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 1:08:30.9/3:48:24.8 (0.3), mem = 2081.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #12 [begin] : totSession cpu/real = 1:08:31.0/3:48:24.9 (0.3), mem = 2138.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.19
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.19%|        -|   0.000|   0.000|   0:00:00.0| 2140.7M|
|   77.19%|        0|   0.000|   0.000|   0:00:00.0| 2140.7M|
|   77.04%|       26|   0.000|   0.000|   0:00:00.0| 2164.3M|
|   76.89%|       94|   0.000|   0.000|   0:00:01.0| 2165.3M|
|   76.89%|        2|   0.000|   0.000|   0:00:00.0| 2165.3M|
|   76.89%|        0|   0.000|   0.000|   0:00:00.0| 2165.3M|
|   76.89%|        0|   0.000|   0.000|   0:00:00.0| 2165.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.89
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** AreaOpt #12 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 1:08:32.9/3:48:26.7 (0.3), mem = 2165.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2085.19M, totSessionCpu=1:08:33).
*** IncrReplace #4 [begin] : totSession cpu/real = 1:08:33.0/3:48:26.8 (0.3), mem = 2085.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8095 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 268116
[NR-eGR] #PG Blockages       : 8095
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5270 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5122
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.918660e+03um
[NR-eGR] Layer group 2: route 5122 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.519912e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         9( 0.26%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 2102.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  6: Total net bbox = 6.718e+04 (3.74e+04 2.98e+04)
              Est.  stn bbox = 8.401e+04 (4.65e+04 3.75e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2074.1M
Iteration  7: Total net bbox = 6.749e+04 (3.73e+04 3.02e+04)
              Est.  stn bbox = 8.475e+04 (4.65e+04 3.82e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2071.1M
Iteration  8: Total net bbox = 6.805e+04 (3.75e+04 3.05e+04)
              Est.  stn bbox = 8.542e+04 (4.68e+04 3.86e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2069.1M
Iteration  9: Total net bbox = 7.031e+04 (3.83e+04 3.20e+04)
              Est.  stn bbox = 8.767e+04 (4.74e+04 4.03e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2069.1M
Iteration 10: Total net bbox = 6.955e+04 (3.78e+04 3.17e+04)
              Est.  stn bbox = 8.666e+04 (4.68e+04 3.99e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2069.1M
Move report: Timing Driven Placement moves 5169 insts, mean move: 3.59 um, max move: 42.98 um 
	Max move on inst (FE_OFC3774_n_1946): (80.60, 126.35) --> (58.14, 146.87)

Finished Incremental Placement (cpu=0:00:04.6, real=0:00:05.0, mem=2069.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (1:08:38 mem=2069.9M) ***
Total net bbox length = 9.824e+04 (4.775e+04 5.049e+04) (ext = 2.174e+04)
Move report: Detail placement moves 5171 insts, mean move: 0.80 um, max move: 15.72 um 
	Max move on inst (FE_OFC3420_n_240): (76.07, 64.80) --> (76.40, 80.18)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2069.9MB
Summary Report:
Instances move: 5171 (out of 5176 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 15.72 um (Instance: FE_OFC3420_n_240) (76.066, 64.797) -> (76.4, 80.18)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.009e+05 (4.883e+04 5.204e+04) (ext = 2.171e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2069.9MB
*** Finished refinePlace (1:08:38 mem=2069.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8095 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 268116
[NR-eGR] #PG Blockages       : 8095
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5270 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5122
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.783570e+03um
[NR-eGR] Layer group 2: route 5122 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.670392e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         5( 0.15%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2081.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7300  22674 
[NR-eGR]  Metal2   (2V)         33348  17553 
[NR-eGR]  Metal3   (3H)         42619   4296 
[NR-eGR]  Metal4   (4V)         12526    669 
[NR-eGR]  Metal5   (5H)          6266     17 
[NR-eGR]  Metal6   (6V)           217      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102276  45209 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 100868um
[NR-eGR] Total length: 102276um, number of vias: 45209
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7631um, number of vias: 7563
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 2062.4M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:05.4, real=0:00:05.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2052.4M)
Extraction called for design 't1c_riscv_cpu' of instances=5323 and nets=5486 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2052.383M)
**optDesign ... cpu = 0:00:18, real = 0:00:17, mem = 1712.7M, totSessionCpu=1:08:38 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2048.41)
Total number of fetched objects 5391
End delay calculation. (MEM=2083.82 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2083.82 CPU=0:00:00.6 REAL=0:00:01.0)
*** IncrReplace #4 [finish] : cpu/real = 0:00:06.4/0:00:06.3 (1.0), totSession cpu/real = 1:08:39.3/3:48:33.2 (0.3), mem = 2083.8M
Begin: GigaOpt DRV Optimization
*** DrvOpt #19 [begin] : totSession cpu/real = 1:08:39.5/3:48:33.3 (0.3), mem = 2099.8M
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   291|  2421|    -0.41|     6|     6|    -0.02|     0|     0|     0|     0|     5.44|     0.00|       0|       0|       0| 76.89%|          |         |
|    38|  1861|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.44|     0.00|     230|       0|      71| 78.33%| 0:00:00.0|  2170.6M|
|    11|  1807|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.44|     0.00|       4|       0|      26| 78.42%| 0:00:00.0|  2170.6M|
|    10|  1805|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.44|     0.00|       2|       0|       1| 78.43%| 0:00:00.0|  2170.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 10 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because the gain is not enough.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:00.0 mem=2170.6M) ***

*** Starting refinePlace (1:08:42 mem=2183.6M) ***
Total net bbox length = 1.013e+05 (4.897e+04 5.229e+04) (ext = 2.171e+04)
Move report: Detail placement moves 736 insts, mean move: 3.92 um, max move: 29.80 um 
	Max move on inst (FE_OFC3464_n_982): (44.00, 11.78) --> (14.20, 11.78)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2186.7MB
Summary Report:
Instances move: 736 (out of 5412 movable)
Instances flipped: 0
Mean displacement: 3.92 um
Max displacement: 29.80 um (Instance: FE_OFC3464_n_982) (44, 11.78) -> (14.2, 11.78)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.041e+05 (5.072e+04 5.339e+04) (ext = 2.171e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2186.7MB
*** Finished refinePlace (1:08:42 mem=2186.7M) ***
*** maximum move = 29.80 um ***
*** Finished re-routing un-routed nets (2183.7M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=2183.7M) ***
*** DrvOpt #19 [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 1:08:42.0/3:48:35.8 (0.3), mem = 2082.6M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=2082.6M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.442  |  5.442  |  8.040  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    26 (1837)     |   -0.665   |    26 (1837)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.432%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1766.1M, totSessionCpu=1:08:42 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #13 [begin] : totSession cpu/real = 1:08:42.3/3:48:36.1 (0.3), mem = 2140.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.43
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.43%|        -|   0.000|   0.000|   0:00:00.0| 2140.0M|
|   76.99%|      389|   0.000|   0.000|   0:00:06.0| 2297.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.99
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:07.4) (real = 0:00:08.0) **
*** AreaOpt #13 [finish] : cpu/real = 0:00:07.4/0:00:07.4 (1.0), totSession cpu/real = 1:08:49.7/3:48:43.5 (0.3), mem = 2297.4M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=2128.36M, totSessionCpu=1:08:50).
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #14 [begin] : totSession cpu/real = 1:08:49.8/3:48:43.6 (0.3), mem = 2185.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.99
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.99%|        -|   0.000|   0.000|   0:00:00.0| 2185.6M|
|   76.99%|        0|   0.000|   0.000|   0:00:00.0| 2185.6M|
|   76.92%|       11|   0.000|   0.000|   0:00:01.0| 2209.2M|
|   76.63%|       77|   0.000|   0.000|   0:00:00.0| 2209.2M|
|   76.63%|        0|   0.000|   0.000|   0:00:00.0| 2209.2M|
|   76.63%|        0|   0.000|   0.000|   0:00:00.0| 2209.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.63
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (1:08:51 mem=2209.2M) ***
Total net bbox length = 1.020e+05 (4.957e+04 5.247e+04) (ext = 2.170e+04)
Move report: Detail placement moves 206 insts, mean move: 1.73 um, max move: 14.66 um 
	Max move on inst (FE_OFC3899_n_1885): (77.80, 87.02) --> (82.20, 76.76)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2212.2MB
Summary Report:
Instances move: 206 (out of 5142 movable)
Instances flipped: 0
Mean displacement: 1.73 um
Max displacement: 14.66 um (Instance: FE_OFC3899_n_1885) (77.8, 87.02) -> (82.2, 76.76)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.023e+05 (4.976e+04 5.255e+04) (ext = 2.170e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2212.2MB
*** Finished refinePlace (1:08:51 mem=2212.2M) ***
*** maximum move = 14.66 um ***
*** Finished re-routing un-routed nets (2209.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2209.2M) ***
*** AreaOpt #14 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 1:08:51.3/3:48:45.1 (0.3), mem = 2209.2M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2129.17M, totSessionCpu=1:08:51).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #20 [begin] : totSession cpu/real = 1:08:51.4/3:48:45.1 (0.3), mem = 2129.2M
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    36|  1920|    -0.58|     6|     6|    -0.02|     0|     0|     0|     0|     5.44|     0.00|       0|       0|       0| 76.63%|          |         |
|    15|  1815|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.44|     0.00|      19|       0|      16| 76.75%| 0:00:00.0|  2219.6M|
|     8|  1801|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.44|     0.00|       1|       0|       7| 76.77%| 0:00:00.0|  2219.6M|
|     8|  1801|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.44|     0.00|       1|       0|       0| 76.77%| 0:00:00.0|  2219.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 8 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2219.6M) ***

*** Starting refinePlace (1:08:53 mem=2214.6M) ***
Total net bbox length = 1.024e+05 (4.978e+04 5.258e+04) (ext = 2.170e+04)
Move report: Detail placement moves 50 insts, mean move: 3.70 um, max move: 14.82 um 
	Max move on inst (FE_OFC4162_n_1881): (77.80, 87.02) --> (89.20, 83.60)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2217.7MB
Summary Report:
Instances move: 50 (out of 5163 movable)
Instances flipped: 0
Mean displacement: 3.70 um
Max displacement: 14.82 um (Instance: FE_OFC4162_n_1881) (77.8, 87.02) -> (89.2, 83.6)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.025e+05 (4.987e+04 5.264e+04) (ext = 2.170e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2217.7MB
*** Finished refinePlace (1:08:53 mem=2217.7M) ***
*** maximum move = 14.82 um ***
*** Finished re-routing un-routed nets (2214.7M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2214.7M) ***
*** DrvOpt #20 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 1:08:52.8/3:48:46.6 (0.3), mem = 2130.6M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 0 nets on 5378 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5310 and nets=5473 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2103.020M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2099.04)
Total number of fetched objects 5378
End delay calculation. (MEM=2134.46 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2134.46 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=1:08:54 mem=2134.5M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8095 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 267783
[NR-eGR] #PG Blockages       : 8095
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5258 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5110
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.783570e+03um
[NR-eGR] Layer group 2: route 5110 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.824463e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         6( 0.18%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2142.46 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 1790.2M, totSessionCpu=1:08:54 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.442  |  5.442  |  7.843  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    11 (1807)     |   -0.339   |    11 (1807)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.772%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1790.9M, totSessionCpu=1:08:54 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:34, real = 0:00:34, mem = 2027.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-7233          1  Resetting setDelayCalMode -SIAware in pr...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         161  %s : Net has unplaced terms or is connec...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 181 warning(s), 0 error(s)

*** place_opt_design #3 [finish] : cpu/real = 0:00:33.7/0:00:34.4 (1.0), totSession cpu/real = 1:08:54.5/3:48:49.1 (0.3), mem = 2027.9M
<CMD> zoomBox 31.14000 170.54150 67.77250 188.25200
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1701.07 (MB), peak = 1910.28 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2027.1M, init mem=2035.8M)
*info: Placed = 5310           (Fixed = 147)
*info: Unplaced = 0           
Placement Density:76.77%(21400/27874)
Placement Density (including fixed std cells):76.77%(21400/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2035.8M)
Turning off fast DC mode.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2018.1M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 18:47:22 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=5473)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 215 (skipped).
#Total number of routable nets = 5258.
#Total number of nets in the design = 5473.
#5258 routable nets do not have any wires.
#5258 nets will be global routed.
#148 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Jan 30 18:47:22 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5469 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1659.72 (MB), peak = 1910.28 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1664.28 (MB), peak = 1910.28 (MB)
#
#Finished routing data preparation on Thu Jan 30 18:47:25 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.33 (MB)
#Total memory = 1664.28 (MB)
#Peak memory = 1910.28 (MB)
#
#
#Start global routing on Thu Jan 30 18:47:25 2025
#
#
#Start global routing initialization on Thu Jan 30 18:47:25 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Jan 30 18:47:25 2025
#
#Start routing resource analysis on Thu Jan 30 18:47:25 2025
#
#Routing resource analysis is done on Thu Jan 30 18:47:25 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         230         740        4355    65.30%
#  Metal2         V         868          81        4355     1.13%
#  Metal3         H         951          19        4355     0.00%
#  Metal4         V         868          81        4355     1.13%
#  Metal5         H         951          19        4355     0.00%
#  Metal6         V         868          81        4355     1.13%
#  Metal7         H         951          19        4355     0.00%
#  Metal8         V         868          81        4355     1.13%
#  Metal9         H         932          38        4355     0.00%
#  Metal10        V         304          75        4355    12.42%
#  Metal11        H         325          62        4355    15.64%
#  --------------------------------------------------------------
#  Total                   8116      14.18%       47905     8.90%
#
#  148 nets (2.70%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jan 30 18:47:25 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1665.54 (MB), peak = 1910.28 (MB)
#
#
#Global routing initialization is done on Thu Jan 30 18:47:25 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1665.93 (MB), peak = 1910.28 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1671.99 (MB), peak = 1910.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1668.60 (MB), peak = 1910.28 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1665.91 (MB), peak = 1910.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 215 (skipped).
#Total number of routable nets = 5258.
#Total number of nets in the design = 5473.
#
#5258 routable nets have routed wires.
#148 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                148            5110  
#------------------------------------------------
#        Total                148            5110  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                148            5110  
#------------------------------------------------
#        Total                148            5110  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       24(0.55%)      6(0.14%)      1(0.02%)   (0.71%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     24(0.05%)      6(0.01%)      1(0.00%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.07% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              1.00 |   164.16   136.80   171.00   143.63 |
[hotspot] |   Metal2(V)    |              1.00 |              3.00 |     6.83    95.75    13.68   102.59 |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal2)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              1.00 |              1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 1.00/1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |     6.83   129.96    13.68   136.80 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 96263 um.
#Total half perimeter of net bounding box = 84612 um.
#Total wire length on LAYER Metal1 = 37 um.
#Total wire length on LAYER Metal2 = 25971 um.
#Total wire length on LAYER Metal3 = 42485 um.
#Total wire length on LAYER Metal4 = 16467 um.
#Total wire length on LAYER Metal5 = 11246 um.
#Total wire length on LAYER Metal6 = 57 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 40570
#Up-Via Summary (total 40570):
#           
#-----------------------
# Metal1          21534
# Metal2          15648
# Metal3           2673
# Metal4            713
# Metal5              2
#-----------------------
#                 40570 
#
#Max overcon = 5 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.63 (MB)
#Total memory = 1665.91 (MB)
#Peak memory = 1910.28 (MB)
#
#Finished global routing on Thu Jan 30 18:47:27 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1664.66 (MB), peak = 1910.28 (MB)
#Start Track Assignment.
#Done with 11092 horizontal wires in 3 hboxes and 8913 vertical wires in 3 hboxes.
#Done with 2717 horizontal wires in 3 hboxes and 2137 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        36.98 	  0.00%  	  0.00% 	  0.00%
# Metal2     25662.52 	  0.06%  	  0.00% 	  0.00%
# Metal3     42200.23 	  0.19%  	  0.00% 	  0.02%
# Metal4     16353.50 	  0.00%  	  0.00% 	  0.00%
# Metal5     11226.99 	  0.01%  	  0.00% 	  0.00%
# Metal6        57.08 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       95537.29  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 95223 um.
#Total half perimeter of net bounding box = 84612 um.
#Total wire length on LAYER Metal1 = 37 um.
#Total wire length on LAYER Metal2 = 25426 um.
#Total wire length on LAYER Metal3 = 42210 um.
#Total wire length on LAYER Metal4 = 16278 um.
#Total wire length on LAYER Metal5 = 11215 um.
#Total wire length on LAYER Metal6 = 57 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 40570
#Up-Via Summary (total 40570):
#           
#-----------------------
# Metal1          21534
# Metal2          15648
# Metal3           2673
# Metal4            713
# Metal5              2
#-----------------------
#                 40570 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1664.64 (MB), peak = 1910.28 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 8.69 (MB)
#Total memory = 1664.64 (MB)
#Peak memory = 1910.28 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 47
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1       47       47
#	Totals       47       47
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1665.26 (MB), peak = 1910.28 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1666.23 (MB), peak = 1910.28 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 104272 um.
#Total half perimeter of net bounding box = 84612 um.
#Total wire length on LAYER Metal1 = 1393 um.
#Total wire length on LAYER Metal2 = 28456 um.
#Total wire length on LAYER Metal3 = 43598 um.
#Total wire length on LAYER Metal4 = 19611 um.
#Total wire length on LAYER Metal5 = 11154 um.
#Total wire length on LAYER Metal6 = 59 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 45453
#Up-Via Summary (total 45453):
#           
#-----------------------
# Metal1          21635
# Metal2          18574
# Metal3           4472
# Metal4            768
# Metal5              4
#-----------------------
#                 45453 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 1.59 (MB)
#Total memory = 1666.23 (MB)
#Peak memory = 1910.28 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 1.59 (MB)
#Total memory = 1666.23 (MB)
#Peak memory = 1910.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = -22.98 (MB)
#Total memory = 1658.95 (MB)
#Peak memory = 1910.28 (MB)
#Number of warnings = 1
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 18:47:49 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1650.85 (MB), peak = 1910.28 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox 31.14950 170.58100 67.78400 188.29250
<CMD> zoomBox 25.22650 167.75450 75.93200 192.26900
<CMD> zoomBox 21.45950 165.95750 81.11350 194.79800
<CMD> zoomBox 15.10400 163.48850 85.28500 197.41850
<CMD> zoomBox -14.24950 153.22700 100.02800 208.47600
<CMD> zoomBox -61.78850 136.86300 124.29400 226.82700
<CMD> zoomBox -70.04250 133.56550 148.87800 239.40550
<CMD> zoomBox -90.62100 107.12200 212.38300 253.61350
<CMD> zoomBox -119.10350 70.52150 300.27950 273.27800
<CMD> zoomBox -135.16950 50.89550 358.22250 289.43250
<CMD> zoomBox -149.88200 34.61250 430.57950 315.24450
<CMD> zoomBox -234.08450 16.99600 448.81200 347.15150
<CMD> zoomBox -288.34050 -75.58650 656.84550 381.37650
<CMD> zoomBox -222.72900 -6.57750 460.16850 323.57850
<CMD> zoomBox -124.17200 28.89550 369.22150 267.43350
<CMD> zoomBox -79.82300 77.60550 223.18350 224.09800
<CMD> zoomBox -53.95000 108.18900 132.13450 198.15400
<CMD> zoomBox -42.12000 121.72750 92.32650 186.72750
<CMD> zoomBox -36.91750 127.00250 77.36200 182.25250
<CMD> zoomBox -21.86300 141.32350 37.79200 170.16450
<CMD> zoomBox -19.15100 143.63200 31.55550 168.14650
<CMD> zoomBox -11.18050 149.74850 15.29000 162.54600
<CMD> zoomBox -6.93900 152.11250 9.31750 159.97200
<CMD> createPlaceBlockage -box -0.05700 156.09100 0.07000 156.17900 -type hard
**WARN: (IMPFP-10009):	Given Box is outside of Core Box.
<CMD> createPlaceBlockage -box -0.28200 155.87600 0.48050 156.30600 -type hard
**WARN: (IMPFP-10009):	Given Box is outside of Core Box.
<CMD> zoomBox -7.31200 151.08250 11.81350 160.32900
<CMD> zoomBox -8.87300 146.76800 22.27000 161.82450
<CMD> createPlaceBlockage -box -0.14600 156.03800 0.06000 156.11300 -type hard
**WARN: (IMPFP-10009):	Given Box is outside of Core Box.
<CMD> zoomBox -12.14100 143.97000 30.96350 164.80950
<CMD> zoomBox -22.37150 134.78500 60.20350 174.70700
<CMD> zoomBox -41.96850 117.18900 116.22000 193.66750
<CMD> zoomBox -79.51050 83.47950 223.53100 229.98900
<CMD> zoomBox -110.09650 56.32350 309.33850 259.10500
<CMD> zoomBox -137.60800 25.42100 442.92500 306.08750
<CMD> zoomBox -86.43550 37.56650 216.60800 184.07700
<CMD> zoomBox -102.25750 19.62250 254.26450 191.98800
<CMD> zoomBox -120.87150 -1.48800 298.56650 201.29500
<CMD> zoomBox -128.30500 -23.52000 365.15200 215.04850
<CMD> zoomBox -137.05000 -49.44000 443.48800 231.22900
<CMD> zoomBox -148.20050 -80.05750 534.78550 250.14150
<CMD> zoomBox -243.86850 -121.22400 559.64450 267.24550
<CMD> zoomBox -356.84550 -169.39900 588.46450 287.62400
<CMD> zoomBox -252.48050 -121.65050 551.03300 266.81900
<CMD> zoomBox -198.99350 -99.40050 483.99300 230.79850
<CMD> zoomBox -153.52950 -79.62550 427.00900 201.04350
<CMD> zoomBox -114.93750 -62.13600 378.52000 176.43250
<CMD> zoomBox -119.80750 -89.88900 460.73100 190.78000
<CMD> zoomBox -90.11750 -51.76850 403.34050 186.80050
<CMD> zoomBox -65.05950 -19.36600 354.38050 183.41800
<CMD> zoomBox -43.75950 8.17600 312.76450 180.54250
<CMD> zoomBox -94.60700 -10.96750 324.83300 191.81650
<CMD> zoomBox -65.92000 -9.19100 237.12550 137.32050
<CMD> zoomBox -26.18250 -5.94750 108.28050 59.06050
<CMD> zoomBox -46.09850 -7.57300 172.85300 98.28200
<CMD> zoomBox -78.96500 -71.83150 340.47800 130.95400
<CMD> zoomBox -291.00950 -174.84300 391.98350 155.35950
<CMD> zoomBox -363.26900 -189.70050 440.25300 198.77300
<CMD> zoomBox -228.11550 -93.56450 352.42950 187.10800
<CMD> zoomBox -175.22800 -56.01950 318.23600 182.55250
<CMD> zoomBox -218.32450 -61.83200 362.22200 218.84100
<CMD> zoomBox -169.36450 -34.13150 324.10100 204.44100
<CMD> setDrawView place
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
*** Starting placeDesign default flow ***
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 821 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2004.66 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2004.66)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 4557
End delay calculation. (MEM=2067.14 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2049.61 CPU=0:00:00.5 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=2031.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=2039.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=2039.9M) ***
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 148 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 1520 (33.4%) nets
3		: 2073 (45.5%) nets
4     -	14	: 817 (17.9%) nets
15    -	39	: 134 (2.9%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4489 (147 fixed + 4342 movable) #buf cell=147 #inv cell=116 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4557 #term=20306 #term/net=4.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4489 single + 0 double + 0 multi
Total standard cell length = 11.7032 (mm), area = 0.0200 (mm^2)
Average module density = 0.763.
Density for the design = 0.763.
       = stdcell_area 58516 sites (20012 um^2) / alloc_area 76677 sites (26223 um^2).
Pin Density = 0.2491.
            = total # of pins 20306 / total area 81504.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.914e+04 (1.50e+04 1.41e+04)
              Est.  stn bbox = 3.811e+04 (1.96e+04 1.85e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2044.7M
Iteration  2: Total net bbox = 2.914e+04 (1.50e+04 1.41e+04)
              Est.  stn bbox = 3.811e+04 (1.96e+04 1.85e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2044.7M
Iteration  3: Total net bbox = 3.994e+04 (2.10e+04 1.90e+04)
              Est.  stn bbox = 5.146e+04 (2.71e+04 2.44e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2051.0M
Active setup views:
    wc
Iteration  4: Total net bbox = 6.055e+04 (3.21e+04 2.84e+04)
              Est.  stn bbox = 7.609e+04 (4.05e+04 3.56e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2051.0M
Iteration  5: Total net bbox = 6.308e+04 (3.44e+04 2.87e+04)
              Est.  stn bbox = 7.938e+04 (4.30e+04 3.64e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2051.0M
Iteration  6: Total net bbox = 6.600e+04 (3.63e+04 2.97e+04)
              Est.  stn bbox = 8.319e+04 (4.54e+04 3.78e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 2051.0M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Iteration  7: Total net bbox = 7.622e+04 (4.33e+04 3.30e+04)
              Est.  stn bbox = 9.424e+04 (5.26e+04 4.16e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2056.0M
Iteration  8: Total net bbox = 7.622e+04 (4.33e+04 3.30e+04)
              Est.  stn bbox = 9.424e+04 (5.26e+04 4.16e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2056.0M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Iteration  9: Total net bbox = 7.681e+04 (4.41e+04 3.27e+04)
              Est.  stn bbox = 9.553e+04 (5.38e+04 4.18e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 2056.0M
Iteration 10: Total net bbox = 7.681e+04 (4.41e+04 3.27e+04)
              Est.  stn bbox = 9.553e+04 (5.38e+04 4.18e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2056.0M
Iteration 11: Total net bbox = 7.878e+04 (4.44e+04 3.44e+04)
              Est.  stn bbox = 9.732e+04 (5.38e+04 4.35e+04)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 2056.0M
Iteration 12: Total net bbox = 7.878e+04 (4.44e+04 3.44e+04)
              Est.  stn bbox = 9.732e+04 (5.38e+04 4.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2056.0M
*** cost = 7.878e+04 (4.44e+04 3.44e+04) (cpu for global=0:00:09.6) real=0:00:09.0***
Info: 147 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:06.6 real: 0:00:06.5
Core Placement runtime cpu: 0:00:06.9 real: 0:00:06.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (1:14:11 mem=2056.0M) ***
Total net bbox length = 7.892e+04 (4.460e+04 3.432e+04) (ext = 3.069e+03)
Move report: Detail placement moves 4342 insts, mean move: 0.46 um, max move: 23.62 um 
	Max move on inst (g144995): (94.59, 93.86) --> (93.20, 116.09)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2056.0MB
Summary Report:
Instances move: 4342 (out of 4342 movable)
Instances flipped: 0
Mean displacement: 0.46 um
Max displacement: 23.62 um (Instance: g144995) (94.5885, 93.8605) -> (93.2, 116.09)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 7.921e+04 (4.475e+04 3.445e+04) (ext = 3.073e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2056.0MB
*** Finished refinePlace (1:14:11 mem=2056.0M) ***
*** End of Placement (cpu=0:00:11.4, real=0:00:11.0, mem=2043.0M) ***
default core: bins with density > 0.750 = 59.00 % ( 59 / 100 )
Density distribution unevenness ratio = 6.880%
*** Free Virtual Timing Model ...(mem=2043.0M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2023.3)
Total number of fetched objects 4557
End delay calculation. (MEM=2057.71 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2057.71 CPU=0:00:00.5 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4559 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 253059
[NR-eGR] #PG Blockages       : 4559
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4557 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4409
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.976800e+03um
[NR-eGR] Layer group 2: route 4409 net(s) in layer range [1, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.692622e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        10( 0.29%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 2048.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          6963  21214 
[NR-eGR]  Metal2   (2V)         33215  17226 
[NR-eGR]  Metal3   (3H)         43671   4260 
[NR-eGR]  Metal4   (4V)         12402    604 
[NR-eGR]  Metal5   (5H)          6046     62 
[NR-eGR]  Metal6   (6V)           345     16 
[NR-eGR]  Metal7   (7H)             0      5 
[NR-eGR]  Metal8   (8V)             0      3 
[NR-eGR]  Metal9   (9H)             0      1 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102643  43391 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 79021um
[NR-eGR] Total length: 102643um, number of vias: 43391
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7836um, number of vias: 7660
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 2002.0M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:14, real = 0: 0:14, mem = 2002.0M **
Tdgp not successfully inited but do clear! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          8  Found use of '%s'. This will continue to...
*** Message Summary: 14 warning(s), 0 error(s)

<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2008.22)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 4557
End delay calculation. (MEM=2059.63 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2059.63 CPU=0:00:00.5 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=2041.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=2041.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=2041.9M) ***
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 148 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 1520 (33.4%) nets
3		: 2073 (45.5%) nets
4     -	14	: 817 (17.9%) nets
15    -	39	: 134 (2.9%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4489 (147 fixed + 4342 movable) #buf cell=147 #inv cell=116 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4557 #term=20306 #term/net=4.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4489 single + 0 double + 0 multi
Total standard cell length = 11.7032 (mm), area = 0.0200 (mm^2)
Average module density = 0.772.
Density for the design = 0.772.
       = stdcell_area 58516 sites (20012 um^2) / alloc_area 75782 sites (25917 um^2).
Pin Density = 0.2491.
            = total # of pins 20306 / total area 81504.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.836e+04 (2.00e+04 1.84e+04)
              Est.  stn bbox = 4.931e+04 (2.48e+04 2.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2046.7M
Iteration  2: Total net bbox = 3.836e+04 (2.00e+04 1.84e+04)
              Est.  stn bbox = 4.931e+04 (2.48e+04 2.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2046.7M
Iteration  3: Total net bbox = 4.577e+04 (2.36e+04 2.22e+04)
              Est.  stn bbox = 5.978e+04 (3.02e+04 2.96e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2053.0M
Active setup views:
    wc
Iteration  4: Total net bbox = 6.406e+04 (3.38e+04 3.03e+04)
              Est.  stn bbox = 8.054e+04 (4.21e+04 3.85e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2053.0M
Iteration  5: Total net bbox = 6.612e+04 (3.58e+04 3.03e+04)
              Est.  stn bbox = 8.307e+04 (4.44e+04 3.86e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 2053.0M
Iteration  6: Total net bbox = 6.932e+04 (3.78e+04 3.15e+04)
              Est.  stn bbox = 8.709e+04 (4.69e+04 4.02e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 2053.0M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Iteration  7: Total net bbox = 7.540e+04 (4.32e+04 3.22e+04)
              Est.  stn bbox = 9.348e+04 (5.24e+04 4.11e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2058.0M
Iteration  8: Total net bbox = 7.540e+04 (4.32e+04 3.22e+04)
              Est.  stn bbox = 9.348e+04 (5.24e+04 4.11e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2058.0M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Iteration  9: Total net bbox = 7.642e+04 (4.38e+04 3.26e+04)
              Est.  stn bbox = 9.507e+04 (5.33e+04 4.18e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 2058.0M
Iteration 10: Total net bbox = 7.642e+04 (4.38e+04 3.26e+04)
              Est.  stn bbox = 9.507e+04 (5.33e+04 4.18e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2058.0M
Iteration 11: Total net bbox = 7.857e+04 (4.44e+04 3.42e+04)
              Est.  stn bbox = 9.715e+04 (5.37e+04 4.35e+04)
              cpu = 0:00:03.7 real = 0:00:04.0 mem = 2058.0M
Iteration 12: Total net bbox = 7.857e+04 (4.44e+04 3.42e+04)
              Est.  stn bbox = 9.715e+04 (5.37e+04 4.35e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2058.0M
*** cost = 7.857e+04 (4.44e+04 3.42e+04) (cpu for global=0:00:09.4) real=0:00:09.0***
Info: 147 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:06.2 real: 0:00:06.3
Core Placement runtime cpu: 0:00:06.6 real: 0:00:07.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (1:14:25 mem=2058.0M) ***
Total net bbox length = 7.870e+04 (4.439e+04 3.431e+04) (ext = 2.622e+03)
Move report: Detail placement moves 4341 insts, mean move: 0.42 um, max move: 11.22 um 
	Max move on inst (g144955): (93.31, 109.32) --> (94.20, 98.99)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2058.0MB
Summary Report:
Instances move: 4341 (out of 4342 movable)
Instances flipped: 0
Mean displacement: 0.42 um
Max displacement: 11.22 um (Instance: g144955) (93.305, 109.32) -> (94.2, 98.99)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 7.889e+04 (4.450e+04 3.439e+04) (ext = 2.606e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2058.0MB
*** Finished refinePlace (1:14:25 mem=2058.0M) ***
*** End of Placement (cpu=0:00:11.1, real=0:00:11.0, mem=2046.0M) ***
default core: bins with density > 0.750 = 63.00 % ( 63 / 100 )
Density distribution unevenness ratio = 7.496%
*** Free Virtual Timing Model ...(mem=2046.0M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2026.32)
Total number of fetched objects 4557
End delay calculation. (MEM=2069.73 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2069.73 CPU=0:00:00.4 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4559 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 253059
[NR-eGR] #PG Blockages       : 4559
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4557 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4409
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.019550e+03um
[NR-eGR] Layer group 2: route 4409 net(s) in layer range [1, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.672786e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         7( 0.20%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.14 seconds, mem = 2060.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          6895  21230 
[NR-eGR]  Metal2   (2V)         33249  17414 
[NR-eGR]  Metal3   (3H)         43547   4307 
[NR-eGR]  Metal4   (4V)         12526    625 
[NR-eGR]  Metal5   (5H)          6057     37 
[NR-eGR]  Metal6   (6V)           213      6 
[NR-eGR]  Metal7   (7H)             0      1 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102488  43620 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 78808um
[NR-eGR] Total length: 102488um, number of vias: 43620
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7911um, number of vias: 7710
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 2005.0M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:13, real = 0: 0:13, mem = 2005.0M **
Tdgp not successfully inited but do clear! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          8  Found use of '%s'. This will continue to...
*** Message Summary: 14 warning(s), 0 error(s)

<CMD> zoomBox -96.42700 53.11850 206.62250 199.63200
<CMD> zoomBox -40.94150 119.49250 117.25250 195.97350
<CMD> zoomBox -31.85250 130.36500 102.61250 195.37400
<CMD> zoomBox -24.02950 139.41300 90.26550 194.67050
<CMD> zoomBox -15.93700 146.46450 81.21400 193.43350
<CMD> zoomBox -3.21100 157.55300 66.98050 191.48800
<CMD> zoomBox 9.57350 168.69350 52.68050 189.53400
<CMD> zoomBox 5.82650 165.71100 56.54100 190.22950
<CMD> zoomBox -25.48800 140.78200 88.81000 196.04100
<CMD> zoomBox -77.03250 99.74800 141.92700 205.60700
<CMD> zoomBox -117.65250 43.98800 238.88600 216.36150
<CMD> zoomBox -180.97000 -46.80800 399.59450 233.87400
<CMD> zoomBox -361.58500 -112.77850 441.96600 275.70900
<CMD> zoomBox -185.38850 -23.84100 308.09350 214.73950
<CMD> zoomBox -107.57200 15.43800 248.96900 187.81250
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 1 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2009.24)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 4557
End delay calculation. (MEM=2060.66 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2060.66 CPU=0:00:00.5 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=2042.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=2042.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=2042.9M) ***
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 148 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 1520 (33.4%) nets
3		: 2073 (45.5%) nets
4     -	14	: 817 (17.9%) nets
15    -	39	: 134 (2.9%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4489 (147 fixed + 4342 movable) #buf cell=147 #inv cell=116 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4557 #term=20306 #term/net=4.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4489 single + 0 double + 0 multi
Total standard cell length = 11.7032 (mm), area = 0.0200 (mm^2)
Average module density = 0.783.
Density for the design = 0.783.
       = stdcell_area 58516 sites (20012 um^2) / alloc_area 74774 sites (25573 um^2).
Pin Density = 0.2491.
            = total # of pins 20306 / total area 81504.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.814e+04 (1.97e+04 1.84e+04)
              Est.  stn bbox = 4.908e+04 (2.47e+04 2.44e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2048.7M
Iteration  2: Total net bbox = 3.814e+04 (1.97e+04 1.84e+04)
              Est.  stn bbox = 4.908e+04 (2.47e+04 2.44e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2048.7M
Iteration  3: Total net bbox = 4.546e+04 (2.35e+04 2.20e+04)
              Est.  stn bbox = 5.927e+04 (3.01e+04 2.92e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2055.1M
Active setup views:
    wc
Iteration  4: Total net bbox = 6.391e+04 (3.39e+04 3.00e+04)
              Est.  stn bbox = 8.044e+04 (4.23e+04 3.81e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2055.1M
Iteration  5: Total net bbox = 6.659e+04 (3.64e+04 3.02e+04)
              Est.  stn bbox = 8.368e+04 (4.52e+04 3.85e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2055.1M
Iteration  6: Total net bbox = 6.957e+04 (3.81e+04 3.15e+04)
              Est.  stn bbox = 8.751e+04 (4.74e+04 4.01e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2055.1M
Iteration  7: Total net bbox = 7.596e+04 (4.36e+04 3.23e+04)
              Est.  stn bbox = 9.423e+04 (5.30e+04 4.12e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2055.1M
Iteration  8: Total net bbox = 7.596e+04 (4.36e+04 3.23e+04)
              Est.  stn bbox = 9.423e+04 (5.30e+04 4.12e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2055.1M
Iteration  9: Total net bbox = 7.692e+04 (4.43e+04 3.26e+04)
              Est.  stn bbox = 9.573e+04 (5.40e+04 4.17e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2055.1M
Iteration 10: Total net bbox = 7.692e+04 (4.43e+04 3.26e+04)
              Est.  stn bbox = 9.573e+04 (5.40e+04 4.17e+04)
              cpu = 0:00:01.1 real = 0:00:02.0 mem = 2055.1M
Iteration 11: Total net bbox = 7.848e+04 (4.44e+04 3.41e+04)
              Est.  stn bbox = 9.706e+04 (5.38e+04 4.33e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 2055.1M
Iteration 12: Total net bbox = 7.848e+04 (4.44e+04 3.41e+04)
              Est.  stn bbox = 9.706e+04 (5.38e+04 4.33e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2055.1M
*** cost = 7.848e+04 (4.44e+04 3.41e+04) (cpu for global=0:00:08.4) real=0:00:09.0***
Info: 147 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:05.6 real: 0:00:05.5
Core Placement runtime cpu: 0:00:05.8 real: 0:00:05.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (1:14:50 mem=2055.1M) ***
Total net bbox length = 7.862e+04 (4.442e+04 3.420e+04) (ext = 2.540e+03)
**WARN: (IMPPSP-1011):	Minimum and maximum routing layers are set to the same value : Metal1(1)
**WARN: (IMPPSP-1011):	Minimum and maximum routing layers are set to the same value : Metal1(1)
**WARN: (IMPPSP-1011):	Minimum and maximum routing layers are set to the same value : Metal1(1)
**WARN: (IMPPSP-1011):	Minimum and maximum routing layers are set to the same value : Metal1(1)
Move report: Detail placement moves 4342 insts, mean move: 0.40 um, max move: 19.57 um 
	Max move on inst (FE_OFC4247_n_54): (91.28, 97.27) --> (88.80, 80.18)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2055.1MB
Summary Report:
Instances move: 4342 (out of 4342 movable)
Instances flipped: 0
Mean displacement: 0.40 um
Max displacement: 19.57 um (Instance: FE_OFC4247_n_54) (91.28, 97.27) -> (88.8, 80.18)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
Total net bbox length = 7.885e+04 (4.453e+04 3.432e+04) (ext = 2.517e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2055.1MB
*** Finished refinePlace (1:14:51 mem=2055.1M) ***
*** End of Placement (cpu=0:00:10.1, real=0:00:10.0, mem=2052.1M) ***
default core: bins with density > 0.750 = 56.00 % ( 56 / 100 )
Density distribution unevenness ratio = 6.696%
*** Free Virtual Timing Model ...(mem=2052.1M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2032.34)
Total number of fetched objects 4557
End delay calculation. (MEM=2067.75 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2067.75 CPU=0:00:00.4 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1011):	Minimum and maximum routing layers are set to the same value : Metal1(1)
**ERROR: Maximum route layer should be higher than minimum route layer. ( current setting : min=1 max=1 )
**ERROR: Input is not valid for running Early Global Route
Early Global Route congestion estimation runtime: 0.00 seconds, mem = 2050.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
Early Global Route wiring runtime: 0.00 seconds, mem = 2050.0M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:12, real = 0: 0:12, mem = 1994.0M **
Tdgp not successfully inited but do clear! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1011          5  Minimum and maximum routing layers are s...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 15 warning(s), 0 error(s)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2008.26)
Total number of fetched objects 4557
End delay calculation. (MEM=2067.68 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2067.68 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=2050.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=2050.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=2050.0M) ***
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 148 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 1520 (33.4%) nets
3		: 2073 (45.5%) nets
4     -	14	: 817 (17.9%) nets
15    -	39	: 134 (2.9%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4489 (147 fixed + 4342 movable) #buf cell=147 #inv cell=116 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4557 #term=20306 #term/net=4.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4489 single + 0 double + 0 multi
Total standard cell length = 11.7032 (mm), area = 0.0200 (mm^2)
Average module density = 0.771.
Density for the design = 0.771.
       = stdcell_area 58516 sites (20012 um^2) / alloc_area 75851 sites (25941 um^2).
Pin Density = 0.2491.
            = total # of pins 20306 / total area 81504.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.859e+04 (2.00e+04 1.86e+04)
              Est.  stn bbox = 4.954e+04 (2.50e+04 2.46e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2059.7M
Iteration  2: Total net bbox = 3.859e+04 (2.00e+04 1.86e+04)
              Est.  stn bbox = 4.954e+04 (2.50e+04 2.46e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2059.7M
Iteration  3: Total net bbox = 4.570e+04 (2.36e+04 2.21e+04)
              Est.  stn bbox = 5.964e+04 (3.03e+04 2.94e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2067.5M
Active setup views:
    wc
Iteration  4: Total net bbox = 6.386e+04 (3.37e+04 3.02e+04)
              Est.  stn bbox = 8.031e+04 (4.20e+04 3.83e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2067.5M
Iteration  5: Total net bbox = 6.586e+04 (3.57e+04 3.01e+04)
              Est.  stn bbox = 8.280e+04 (4.44e+04 3.84e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2067.5M
Iteration  6: Total net bbox = 6.900e+04 (3.76e+04 3.14e+04)
              Est.  stn bbox = 8.681e+04 (4.68e+04 4.00e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2069.9M
Iteration  7: Total net bbox = 7.544e+04 (4.32e+04 3.23e+04)
              Est.  stn bbox = 9.358e+04 (5.25e+04 4.11e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2069.9M
Iteration  8: Total net bbox = 7.544e+04 (4.32e+04 3.23e+04)
              Est.  stn bbox = 9.358e+04 (5.25e+04 4.11e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2069.9M
Iteration  9: Total net bbox = 7.618e+04 (4.37e+04 3.25e+04)
              Est.  stn bbox = 9.487e+04 (5.33e+04 4.16e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 2069.9M
Iteration 10: Total net bbox = 7.618e+04 (4.37e+04 3.25e+04)
              Est.  stn bbox = 9.487e+04 (5.33e+04 4.16e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2069.9M
Iteration 11: Total net bbox = 7.754e+04 (4.35e+04 3.40e+04)
              Est.  stn bbox = 9.593e+04 (5.28e+04 4.31e+04)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 2069.9M
Iteration 12: Total net bbox = 7.754e+04 (4.35e+04 3.40e+04)
              Est.  stn bbox = 9.593e+04 (5.28e+04 4.31e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2069.9M
*** cost = 7.754e+04 (4.35e+04 3.40e+04) (cpu for global=0:00:08.3) real=0:00:08.0***
Info: 147 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:05.5 real: 0:00:05.4
Core Placement runtime cpu: 0:00:05.7 real: 0:00:06.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (1:15:09 mem=2069.9M) ***
Total net bbox length = 7.768e+04 (4.356e+04 3.411e+04) (ext = 2.602e+03)
Move report: Detail placement moves 4342 insts, mean move: 0.49 um, max move: 16.19 um 
	Max move on inst (g101888): (79.51, 129.75) --> (73.60, 140.03)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2069.9MB
Summary Report:
Instances move: 4342 (out of 4342 movable)
Instances flipped: 0
Mean displacement: 0.49 um
Max displacement: 16.19 um (Instance: g101888) (79.511, 129.752) -> (73.6, 140.03)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 7.791e+04 (4.371e+04 3.420e+04) (ext = 2.588e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2069.9MB
*** Finished refinePlace (1:15:09 mem=2069.9M) ***
*** End of Placement (cpu=0:00:10.0, real=0:00:10.0, mem=2066.9M) ***
default core: bins with density > 0.750 = 68.00 % ( 68 / 100 )
Density distribution unevenness ratio = 9.014%
*** Free Virtual Timing Model ...(mem=2066.9M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2047.15)
Total number of fetched objects 4557
End delay calculation. (MEM=2090.56 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2090.56 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4559 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 253059
[NR-eGR] #PG Blockages       : 4559
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4557 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4409
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.058880e+03um
[NR-eGR] Layer group 2: route 4409 net(s) in layer range [1, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.553086e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        10( 0.28%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        15( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 2080.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          6968  21222 
[NR-eGR]  Metal2   (2V)         32901  17152 
[NR-eGR]  Metal3   (3H)         42975   4320 
[NR-eGR]  Metal4   (4V)         12527    588 
[NR-eGR]  Metal5   (5H)          5584     37 
[NR-eGR]  Metal6   (6V)           281      1 
[NR-eGR]  Metal7   (7H)             0      1 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       101237  43321 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 77775um
[NR-eGR] Total length: 101237um, number of vias: 43321
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7862um, number of vias: 7718
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 2024.8M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:12, real = 0: 0:12, mem = 2024.8M **
Tdgp not successfully inited but do clear! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1695.1M, totSessionCpu=1:15:25 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -coupled                           true
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { bc }
setOptMode -activeSetupViews                        { wc }
setOptMode -autoSetupViews                          { wc}
setOptMode -autoTDGRSetupViews                      { wc}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -maxRouteLayer                         6
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -skew                               true
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #4 [begin] : totSession cpu/real = 1:15:25.1/4:10:01.4 (0.3), mem = 2025.0M
*** Starting GigaPlace ***
*** GlobalPlace #4 [begin] : totSession cpu/real = 1:15:25.1/4:10:01.4 (0.3), mem = 2049.1M
*** GlobalPlace #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:15:25.1/4:10:01.4 (0.3), mem = 2049.1M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1697.3M, totSessionCpu=1:15:25 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #6 [begin] : totSession cpu/real = 1:15:25.2/4:10:01.4 (0.3), mem = 2049.1M
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1702.8M, totSessionCpu=1:15:26 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2057.08 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8095 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 253059
[NR-eGR] #PG Blockages       : 8095
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4557 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4409
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.163190e+03um
[NR-eGR] Layer group 2: route 4409 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.656028e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        10( 0.28%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        14( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          6948  21154 
[NR-eGR]  Metal2   (2V)         32496  17325 
[NR-eGR]  Metal3   (3H)         43540   4612 
[NR-eGR]  Metal4   (4V)         13352    625 
[NR-eGR]  Metal5   (5H)          5487     38 
[NR-eGR]  Metal6   (6V)           390      1 
[NR-eGR]  Metal7   (7H)             0      1 
[NR-eGR]  Metal8   (8V)             2      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102216  43756 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 77775um
[NR-eGR] Total length: 102216um, number of vias: 43756
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7860um, number of vias: 7883
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2057.58 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Extraction called for design 't1c_riscv_cpu' of instances=4489 and nets=4652 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2057.578M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2061.61)
Total number of fetched objects 4557
End delay calculation. (MEM=2098.01 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2098.01 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=1:15:28 mem=2098.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.338  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  6204   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    901 (7740)    |   -3.449   |    901 (7747)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.795%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1743.8M, totSessionCpu=1:15:28 **
*** InitOpt #6 [finish] : cpu/real = 0:00:02.7/0:00:02.6 (1.0), totSession cpu/real = 1:15:27.8/4:10:04.1 (0.3), mem = 2071.3M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2071.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2071.3M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #8 [begin] : totSession cpu/real = 1:15:27.9/4:10:04.1 (0.3), mem = 2071.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #8 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 1:15:28.0/4:10:04.3 (0.3), mem = 2251.0M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #4 [begin] : totSession cpu/real = 1:15:28.1/4:10:04.4 (0.3), mem = 2251.0M
Info: 148 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #4 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 1:15:29.2/4:10:05.4 (0.3), mem = 2174.0M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #21 [begin] : totSession cpu/real = 1:15:29.3/4:10:05.5 (0.3), mem = 2174.0M
Info: 148 clock nets excluded from IPO operation.
*** DrvOpt #21 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 1:15:30.6/4:10:06.8 (0.3), mem = 2174.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #22 [begin] : totSession cpu/real = 1:15:30.6/4:10:06.8 (0.3), mem = 2174.1M
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1079|  8452|    -3.50|     6|     6|    -0.04|     0|     0|     0|     0|     3.34|     0.00|       0|       0|       0| 71.80%|          |         |
|     8|    16|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.37|     0.00|     788|      56|     102| 77.26%| 0:00:02.0|  2288.6M|
|     4|     8|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.37|     0.00|       5|       0|       3| 77.30%| 0:00:00.0|  2288.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=2288.6M) ***

*** DrvOpt #22 [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 1:15:34.3/4:10:10.5 (0.3), mem = 2201.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1836.5M, totSessionCpu=1:15:34 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 148 clock nets excluded from IPO operation.
*** GlobalOpt #6 [begin] : totSession cpu/real = 1:15:34.4/4:10:10.6 (0.3), mem = 2239.7M
*info: 148 clock nets excluded
*info: 2 special nets excluded.
*info: 95 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   77.30%|   0:00:00.0| 2258.8M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2258.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2258.8M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #6 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 1:15:35.7/4:10:12.0 (0.3), mem = 2199.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #15 [begin] : totSession cpu/real = 1:15:35.8/4:10:12.0 (0.3), mem = 2256.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.30
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.30%|        -|   0.000|   0.000|   0:00:00.0| 2258.9M|
|   77.30%|        0|   0.000|   0.000|   0:00:00.0| 2258.9M|
|   77.19%|       18|   0.000|   0.000|   0:00:00.0| 2282.5M|
|   76.98%|      113|   0.000|   0.000|   0:00:01.0| 2282.5M|
|   76.97%|        5|   0.000|   0.000|   0:00:00.0| 2282.5M|
|   76.97%|        0|   0.000|   0.000|   0:00:00.0| 2282.5M|
|   76.97%|        0|   0.000|   0.000|   0:00:00.0| 2282.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.97
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #15 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 1:15:37.8/4:10:14.1 (0.3), mem = 2282.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2202.45M, totSessionCpu=1:15:38).
*** IncrReplace #5 [begin] : totSession cpu/real = 1:15:37.9/4:10:14.1 (0.3), mem = 2202.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8095 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 268095
[NR-eGR] #PG Blockages       : 8095
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5388 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5240
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.058880e+03um
[NR-eGR] Layer group 2: route 5240 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.718101e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         7( 0.20%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  Metal2 ( 2)         5( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        12( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2220.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Iteration  6: Total net bbox = 7.523e+04 (4.17e+04 3.35e+04)
              Est.  stn bbox = 9.490e+04 (5.24e+04 4.25e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2192.4M
Iteration  7: Total net bbox = 7.423e+04 (4.09e+04 3.33e+04)
              Est.  stn bbox = 9.403e+04 (5.15e+04 4.25e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 2189.4M
Iteration  8: Total net bbox = 7.479e+04 (4.11e+04 3.37e+04)
              Est.  stn bbox = 9.465e+04 (5.17e+04 4.29e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2187.4M
Iteration  9: Total net bbox = 7.660e+04 (4.16e+04 3.50e+04)
              Est.  stn bbox = 9.642e+04 (5.21e+04 4.44e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2187.4M
Iteration 10: Total net bbox = 7.584e+04 (4.11e+04 3.47e+04)
              Est.  stn bbox = 9.534e+04 (5.14e+04 4.40e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2187.4M
Move report: Timing Driven Placement moves 5167 insts, mean move: 3.64 um, max move: 43.18 um 
	Max move on inst (FE_OFC4938_n_1952): (123.80, 68.21) --> (146.49, 47.72)

Finished Incremental Placement (cpu=0:00:04.5, real=0:00:05.0, mem=2187.4M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (1:15:43 mem=2188.1M) ***
Total net bbox length = 8.303e+04 (4.684e+04 3.618e+04) (ext = 2.450e+03)
Move report: Detail placement moves 5167 insts, mean move: 0.87 um, max move: 21.42 um 
	Max move on inst (FE_OFC4852_n_1791): (71.69, 112.67) --> (91.40, 114.38)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2193.9MB
Summary Report:
Instances move: 5167 (out of 5173 movable)
Instances flipped: 0
Mean displacement: 0.87 um
Max displacement: 21.42 um (Instance: FE_OFC4852_n_1791) (71.6875, 112.672) -> (91.4, 114.38)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.580e+04 (4.795e+04 3.785e+04) (ext = 2.432e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2193.9MB
*** Finished refinePlace (1:15:43 mem=2193.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8095 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 268095
[NR-eGR] #PG Blockages       : 8095
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5388 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5240
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.775020e+03um
[NR-eGR] Layer group 2: route 5240 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.982638e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         4( 0.12%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.17 seconds, mem = 2204.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7330  22788 
[NR-eGR]  Metal2   (2V)         34356  17836 
[NR-eGR]  Metal3   (3H)         43771   4552 
[NR-eGR]  Metal4   (4V)         13578    672 
[NR-eGR]  Metal5   (5H)          6435     19 
[NR-eGR]  Metal6   (6V)           198      1 
[NR-eGR]  Metal7   (7H)             1      1 
[NR-eGR]  Metal8   (8V)            18      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       105687  45869 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 85797um
[NR-eGR] Total length: 105687um, number of vias: 45869
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7668um, number of vias: 7571
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 2185.4M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:05.2, real=0:00:05.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2171.4M)
Extraction called for design 't1c_riscv_cpu' of instances=5320 and nets=5483 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2171.371M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1797.3M, totSessionCpu=1:15:43 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2167.47)
Total number of fetched objects 5388
End delay calculation. (MEM=2202.88 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2202.88 CPU=0:00:00.6 REAL=0:00:00.0)
*** IncrReplace #5 [finish] : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 1:15:44.3/4:10:20.6 (0.3), mem = 2202.9M
Begin: GigaOpt DRV Optimization
*** DrvOpt #23 [begin] : totSession cpu/real = 1:15:44.5/4:10:20.7 (0.3), mem = 2218.9M
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   284|   768|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|     5.35|     0.00|       0|       0|       0| 76.97%|          |         |
|    26|    52|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|     5.35|     0.00|     239|       3|      61| 78.48%| 0:00:01.0|  2299.7M|
|     2|     4|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.35|     0.00|       1|       0|      25| 78.53%| 0:00:00.0|  2299.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     5.35|     0.00|       1|       0|       1| 78.54%| 0:00:00.0|  2299.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2299.7M) ***

*** Starting refinePlace (1:15:47 mem=2298.7M) ***
Total net bbox length = 8.630e+04 (4.816e+04 3.814e+04) (ext = 2.431e+03)
Move report: Detail placement moves 794 insts, mean move: 4.50 um, max move: 39.40 um 
	Max move on inst (FE_OFC4890_n_1849): (77.80, 128.06) --> (83.00, 162.26)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2302.8MB
Summary Report:
Instances move: 794 (out of 5417 movable)
Instances flipped: 0
Mean displacement: 4.50 um
Max displacement: 39.40 um (Instance: FE_OFC4890_n_1849) (77.8, 128.06) -> (83, 162.26)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.008e+04 (5.028e+04 3.979e+04) (ext = 2.431e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2302.8MB
*** Finished refinePlace (1:15:47 mem=2302.8M) ***
*** maximum move = 39.40 um ***
*** Finished re-routing un-routed nets (2299.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=2299.8M) ***
*** DrvOpt #23 [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 1:15:46.9/4:10:23.2 (0.3), mem = 2200.7M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=2200.7M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.353  |  5.353  |  7.944  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     32 (64)      |   -0.766   |     32 (64)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.540%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1852.0M, totSessionCpu=1:15:47 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #16 [begin] : totSession cpu/real = 1:15:47.2/4:10:23.5 (0.3), mem = 2257.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.54
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.54%|        -|   0.000|   0.000|   0:00:00.0| 2257.1M|
|   77.23%|      353|   0.000|   0.000|   0:00:08.0| 2408.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 77.23
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.0) (real = 0:00:10.0) **
*** AreaOpt #16 [finish] : cpu/real = 0:00:09.0/0:00:09.0 (1.0), totSession cpu/real = 1:15:56.3/4:10:32.5 (0.3), mem = 2408.5M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=2267.45M, totSessionCpu=1:15:56).
Info: 148 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #17 [begin] : totSession cpu/real = 1:15:56.4/4:10:32.6 (0.3), mem = 2324.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.23
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.23%|        -|   0.000|   0.000|   0:00:00.0| 2324.7M|
|   77.23%|        0|   0.000|   0.000|   0:00:00.0| 2324.7M|
|   77.15%|       13|   0.000|   0.000|   0:00:01.0| 2348.3M|
|   76.86%|       76|   0.000|   0.000|   0:00:00.0| 2348.3M|
|   76.86%|        0|   0.000|   0.000|   0:00:00.0| 2348.3M|
|   76.86%|        0|   0.000|   0.000|   0:00:00.0| 2348.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.86
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (1:15:58 mem=2348.3M) ***
Total net bbox length = 8.712e+04 (4.868e+04 3.845e+04) (ext = 2.405e+03)
Move report: Detail placement moves 222 insts, mean move: 1.96 um, max move: 9.02 um 
	Max move on inst (FE_OFC4821_n_1291): (100.40, 131.48) --> (106.00, 134.90)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2351.3MB
Summary Report:
Instances move: 222 (out of 5159 movable)
Instances flipped: 0
Mean displacement: 1.96 um
Max displacement: 9.02 um (Instance: FE_OFC4821_n_1291) (100.4, 131.48) -> (106, 134.9)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.745e+04 (4.887e+04 3.858e+04) (ext = 2.416e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2351.3MB
*** Finished refinePlace (1:15:58 mem=2351.3M) ***
*** maximum move = 9.02 um ***
*** Finished re-routing un-routed nets (2348.3M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2348.3M) ***
*** AreaOpt #17 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 1:15:57.9/4:10:34.1 (0.3), mem = 2348.3M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2268.26M, totSessionCpu=1:15:58).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #24 [begin] : totSession cpu/real = 1:15:57.9/4:10:34.1 (0.3), mem = 2268.3M
Info: 148 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    45|   108|    -0.61|     0|     0|     0.00|     0|     0|     0|     0|     5.35|     0.00|       0|       0|       0| 76.86%|          |         |
|    16|    32|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|     5.35|     0.00|      40|       0|      26| 77.10%| 0:00:00.0|  2355.2M|
|     6|    12|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     5.35|     0.00|       6|       0|      11| 77.16%| 0:00:00.0|  2355.2M|
|     1|     2|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     5.35|     0.00|       2|       0|       4| 77.18%| 0:00:00.0|  2355.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        148 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2355.2M) ***

*** Starting refinePlace (1:15:59 mem=2352.2M) ***
Total net bbox length = 8.790e+04 (4.909e+04 3.881e+04) (ext = 2.416e+03)
Move report: Detail placement moves 109 insts, mean move: 4.07 um, max move: 14.22 um 
	Max move on inst (FE_OFC5539_n_1892): (122.00, 117.80) --> (132.80, 121.22)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2355.3MB
Summary Report:
Instances move: 109 (out of 5207 movable)
Instances flipped: 0
Mean displacement: 4.07 um
Max displacement: 14.22 um (Instance: FE_OFC5539_n_1892) (122, 117.8) -> (132.8, 121.22)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 8.838e+04 (4.933e+04 3.905e+04) (ext = 2.416e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2355.3MB
*** Finished refinePlace (1:15:59 mem=2355.3M) ***
*** maximum move = 14.22 um ***
*** Finished re-routing un-routed nets (2352.3M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2352.3M) ***
*** DrvOpt #24 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 1:15:59.3/4:10:35.5 (0.3), mem = 2269.2M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 0 nets on 5422 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5354 and nets=5517 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2243.609M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2239.63)
Total number of fetched objects 5422
End delay calculation. (MEM=2275.05 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2275.05 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=1:16:00 mem=2275.0M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 8095 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 268812
[NR-eGR] #PG Blockages       : 8095
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5422 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5274
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.776730e+03um
[NR-eGR] Layer group 2: route 5274 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.020682e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         6( 0.18%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]  Metal2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2283.05 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1884.6M, totSessionCpu=1:16:01 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.353  |  5.353  |  7.869  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      6 (13)      |   -0.308   |      6 (13)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 1885.2M, totSessionCpu=1:16:01 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:36, real = 0:00:37, mem = 2161.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 16 warning(s), 0 error(s)

*** place_opt_design #4 [finish] : cpu/real = 0:00:36.0/0:00:36.7 (1.0), totSession cpu/real = 1:16:01.1/4:10:38.0 (0.3), mem = 2161.5M
<CMD> zoomBox -549.87800 -94.94150 562.30900 442.76050
<CMD> zoomBox -812.49500 -123.65500 726.86400 620.56900
<CMD> zoomBox -550.48950 -94.11500 561.69800 443.58700
<CMD> zoomBox -224.42200 -57.35300 356.14750 223.33100
<CMD> zoomBox -54.21250 -38.16300 248.84900 108.35600
<CMD> zoomBox -29.11850 -32.01300 228.48400 92.52850
<CMD> zoomBox -7.78850 -26.78500 211.17350 79.07500
<CMD> zoomBox -23.98350 -31.80400 233.61900 92.73750
<CMD> zoomBox -43.03650 -37.70850 260.02550 108.81100
<CMD> zoomBox -178.88950 -54.41100 314.59750 184.17200
<CMD> zoomBox -78.19400 -35.17400 224.86900 111.34600
<CMD> zoomBox 10.91700 -18.14300 145.38850 46.86900
<CMD> zoomBox 55.18650 -9.68250 105.90300 14.83700
<CMD> zoomBox 68.27700 -6.69450 94.75150 6.10500
<CMD> zoomBox 62.78500 -7.94800 99.42900 9.76800
<CMD> zoomBox 58.57750 -9.36350 101.68850 11.47900
<CMD> zoomBox 47.80400 -12.98800 107.47350 15.86000
<CMD> zoomBox 23.41050 -21.19500 120.57250 25.77950
<CMD> zoomBox -34.14400 -40.25900 151.98900 49.72950
<CMD> zoomBox -138.48000 -65.06200 218.09500 107.32900
<CMD> zoomBox -221.08100 -80.41800 272.44850 158.18550
<CMD> zoomBox -277.38950 -126.80950 405.69650 203.43750
<CMD> zoomBox -162.03700 -48.16100 331.49300 190.44300
<CMD> zoomBox -116.98750 -17.44550 302.51350 185.36800
<CMD> zoomBox -78.69550 8.66300 277.88050 181.05450
<CMD> zoomBox -122.17200 -3.36950 297.32950 199.44400
<CMD> zoomBox -27.25050 24.94700 275.83900 171.47950
<CMD> zoomBox 90.00800 62.75550 248.22300 139.24650
<CMD> zoomBox 10.68200 39.62100 268.30850 164.17400
<CMD> zoomBox -25.59600 29.04100 277.49400 175.57400
<CMD> zoomBox -118.45050 1.98850 301.05200 204.80250
<CMD> zoomBox -130.64800 -22.67350 362.88450 215.93150
<CMD> zoomBox -144.99850 -51.68750 435.62850 229.02450
<CMD> zoomBox -129.39250 -25.65900 364.14100 212.94650
<CMD> setPlaceMode -fp false
<CMD> place_design
**WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 865 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2142.09)
Total number of fetched objects 4557
End delay calculation. (MEM=2178.24 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2178.24 CPU=0:00:00.5 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=2160.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.9 mem=2168.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=2168.5M) ***
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 148 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 1520 (33.4%) nets
3		: 2073 (45.5%) nets
4     -	14	: 817 (17.9%) nets
15    -	39	: 134 (2.9%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4489 (147 fixed + 4342 movable) #buf cell=147 #inv cell=116 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4557 #term=20306 #term/net=4.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4489 single + 0 double + 0 multi
Total standard cell length = 11.6844 (mm), area = 0.0200 (mm^2)
Average module density = 0.771.
Density for the design = 0.771.
       = stdcell_area 58422 sites (19980 um^2) / alloc_area 75807 sites (25926 um^2).
Pin Density = 0.2491.
            = total # of pins 20306 / total area 81504.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.850e+04 (1.99e+04 1.86e+04)
              Est.  stn bbox = 4.946e+04 (2.47e+04 2.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2173.3M
Iteration  2: Total net bbox = 3.850e+04 (1.99e+04 1.86e+04)
              Est.  stn bbox = 4.946e+04 (2.47e+04 2.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2173.3M
Iteration  3: Total net bbox = 4.547e+04 (2.34e+04 2.21e+04)
              Est.  stn bbox = 5.938e+04 (2.99e+04 2.95e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2179.7M
Active setup views:
    wc
Iteration  4: Total net bbox = 6.358e+04 (3.35e+04 3.00e+04)
              Est.  stn bbox = 8.002e+04 (4.18e+04 3.82e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2179.7M
Iteration  5: Total net bbox = 6.577e+04 (3.56e+04 3.01e+04)
              Est.  stn bbox = 8.270e+04 (4.43e+04 3.84e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2179.7M
Iteration  6: Total net bbox = 6.881e+04 (3.75e+04 3.13e+04)
              Est.  stn bbox = 8.656e+04 (4.66e+04 4.00e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2179.7M
Iteration  7: Total net bbox = 7.537e+04 (4.31e+04 3.23e+04)
              Est.  stn bbox = 9.343e+04 (5.23e+04 4.12e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2179.7M
Iteration  8: Total net bbox = 7.537e+04 (4.31e+04 3.23e+04)
              Est.  stn bbox = 9.343e+04 (5.23e+04 4.12e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2179.7M
Iteration  9: Total net bbox = 7.628e+04 (4.36e+04 3.27e+04)
              Est.  stn bbox = 9.495e+04 (5.31e+04 4.18e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 2179.7M
Iteration 10: Total net bbox = 7.628e+04 (4.36e+04 3.27e+04)
              Est.  stn bbox = 9.495e+04 (5.31e+04 4.18e+04)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 2179.7M
Iteration 11: Total net bbox = 7.876e+04 (4.43e+04 3.44e+04)
              Est.  stn bbox = 9.738e+04 (5.36e+04 4.37e+04)
              cpu = 0:00:03.7 real = 0:00:03.0 mem = 2179.7M
Iteration 12: Total net bbox = 7.876e+04 (4.43e+04 3.44e+04)
              Est.  stn bbox = 9.738e+04 (5.36e+04 4.37e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2179.7M
*** cost = 7.876e+04 (4.43e+04 3.44e+04) (cpu for global=0:00:09.4) real=0:00:09.0***
Info: 147 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:06.4 real: 0:00:06.4
Core Placement runtime cpu: 0:00:06.6 real: 0:00:06.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (2:07:36 mem=2179.7M) ***
Total net bbox length = 7.889e+04 (4.436e+04 3.454e+04) (ext = 2.542e+03)
Move report: Detail placement moves 4342 insts, mean move: 0.44 um, max move: 16.14 um 
	Max move on inst (g144955): (94.23, 110.93) --> (95.00, 95.57)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2179.7MB
Summary Report:
Instances move: 4342 (out of 4342 movable)
Instances flipped: 0
Mean displacement: 0.44 um
Max displacement: 16.14 um (Instance: g144955) (94.227, 110.934) -> (95, 95.57)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 7.902e+04 (4.443e+04 3.459e+04) (ext = 2.514e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2179.7MB
*** Finished refinePlace (2:07:36 mem=2179.7M) ***
*** End of Placement (cpu=0:00:11.1, real=0:00:12.0, mem=2170.7M) ***
default core: bins with density > 0.750 = 59.00 % ( 59 / 100 )
Density distribution unevenness ratio = 7.623%
*** Free Virtual Timing Model ...(mem=2170.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.17477 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2150.93)
Total number of fetched objects 4557
End delay calculation. (MEM=2194.34 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2194.34 CPU=0:00:00.5 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Read 4559 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 252499
[NR-eGR] #PG Blockages       : 4559
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4557 nets ( ignored 0 )
[NR-eGR] There are 148 clock nets ( 148 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4409
[NR-eGR] Rule id: 1  Nets: 148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 148 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.954570e+03um
[NR-eGR] Layer group 2: route 4409 net(s) in layer range [1, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.673128e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        10( 0.29%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 2184.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)          7007  21283 
[NR-eGR]  Metal2   (2V)         33091  17134 
[NR-eGR]  Metal3   (3H)         44061   4278 
[NR-eGR]  Metal4   (4V)         12615    568 
[NR-eGR]  Metal5   (5H)          5216     40 
[NR-eGR]  Metal6   (6V)           478      1 
[NR-eGR]  Metal7   (7H)             0      1 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       102468  43305 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 78945um
[NR-eGR] Total length: 102468um, number of vias: 43305
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7861um, number of vias: 7690
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 2129.6M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:13, real = 0: 0:14, mem = 2129.6M **
Tdgp not successfully inited but do clear! skip clearing
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 11 warning(s), 0 error(s)

<CMD> saveDesign finalTrash.enc
% Begin save design ... (date=01/30 22:40:35, mem=1767.8M)
% Begin Save ccopt configuration ... (date=01/30 22:40:35, mem=1767.8M)
% End Save ccopt configuration ... (date=01/30 22:40:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1767.8M, current mem=1767.8M)
% Begin Save netlist data ... (date=01/30 22:40:35, mem=1767.8M)
Writing Binary DB to finalTrash.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 22:40:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1767.8M, current mem=1767.8M)
Saving symbol-table file ...
Saving congestion map file finalTrash.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 22:40:35, mem=1767.8M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 22:40:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1767.8M, current mem=1767.8M)
Saving preference file finalTrash.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 22:40:36, mem=1768.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=01/30 22:40:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1768.1M, current mem=1768.1M)
Saving PG file finalTrash.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 22:40:36 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2129.5M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 22:40:36, mem=1768.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 22:40:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1768.1M, current mem=1768.1M)
% Begin Save routing data ... (date=01/30 22:40:36, mem=1768.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2129.5M) ***
% End Save routing data ... (date=01/30 22:40:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1768.2M, current mem=1768.2M)
Saving property file finalTrash.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2132.5M) ***
#Saving pin access data to file finalTrash.enc.dat/t1c_riscv_cpu.apa ...
#
% Begin Save power constraints data ... (date=01/30 22:40:36, mem=1768.2M)
% End Save power constraints data ... (date=01/30 22:40:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1768.2M, current mem=1768.2M)
rccorners
rccorners
rccorners
Generated self-contained design finalTrash.enc.dat
% End save design ... (date=01/30 22:40:36, total cpu=0:00:00.6, real=0:00:01.0, peak res=1798.9M, current mem=1765.4M)
*** Message Summary: 0 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Thu Jan 30 23:53:54 2025
  Total CPU time:     2:30:53
  Total real time:    8:57:14
  Peak memory (main): 1894.70MB


*** Memory Usage v#1 (Current mem = 2134.664M, initial mem = 308.848M) ***
*** Message Summary: 1332 warning(s), 41 error(s)

--- Ending "Innovus" (totcpu=2:30:36, real=8:57:12, mem=2134.7M) ---
