Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:23:09 MST 2015
| Date              : Tue Mar 17 14:39:56 2015
| Host              : XCOJLAWLEY32 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx
| Design            : xilinx_pcie_2_1_ep_7x
| Device            : 7k325t-ffg900
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 3 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.084        0.000                      0                12899        0.032        0.000                      0                12899        0.000        0.000                       0                  5197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                ------------         ----------      --------------
pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y0                                                                                                    {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y0                                                                                              {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y0                                                                                                    {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y0                                                                                              {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                            {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                           {0.000 1.000}        2.000           500.000         
  userclk2                                                                                                           {0.000 2.000}        4.000           250.000         
sys_clk                                                                                                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     3  
  clk_125mhz_x0y0                                                                                                          3.011        0.000                      0                 1827        0.064        0.000                      0                 1827        2.286        0.000                       0                   789  
    clk_125mhz_mux_x0y0                                                                                                    4.091        0.000                      0                 5763        0.059        0.000                      0                 5763        3.600        0.000                       0                  2571  
  clk_250mhz_x0y0                                                                                                                                                                                                                                                      2.592        0.000                       0                     2  
    clk_250mhz_mux_x0y0                                                                                                    0.091        0.000                      0                 5763        0.059        0.000                      0                 5763        0.000        0.000                       0                  2571  
  mmcm_fb                                                                                                                                                                                                                                                              8.929        0.000                       0                     2  
  userclk1                                                                                                                 0.084        0.000                      0                  362        0.032        0.000                      0                  362        0.000        0.000                       0                    11  
  userclk2                                                                                                                 0.111        0.000                      0                 4825        0.059        0.000                      0                 4825        0.000        0.000                       0                  1735  
sys_clk                                                                                                                    9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_125mhz_mux_x0y0  clk_125mhz_x0y0            4.785        0.000                      0                   31        0.295        0.000                      0                   31  
clk_250mhz_mux_x0y0  clk_125mhz_x0y0            0.785        0.000                      0                   31        0.104        0.000                      0                   31  
clk_125mhz_x0y0      clk_125mhz_mux_x0y0        6.207        0.000                      0                   10        0.299        0.000                      0                   10  
userclk2             clk_125mhz_mux_x0y0        1.081        0.000                      0                    6        0.112        0.000                      0                    6  
clk_125mhz_x0y0      clk_250mhz_mux_x0y0        2.207        0.000                      0                   10        0.108        0.000                      0                   10  
userclk2             clk_250mhz_mux_x0y0        1.081        0.000                      0                    6        0.112        0.000                      0                    6  
clk_125mhz_mux_x0y0  userclk2                   1.724        0.000                      0                   17        0.120        0.000                      0                   17  
clk_250mhz_mux_x0y0  userclk2                   1.724        0.000                      0                   17        0.120        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  userclk2           userclk2                 3.094        0.000                      0                    2        0.356        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
  To Clock:  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location            Pin                                                                                                                  
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  
Min Period        n/a     BUFG/I                  n/a            1.408     10.000  8.592   BUFGCTRL_X0Y16      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/I             
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071     10.000  8.929   MMCME2_ADV_X0Y3     pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1                       
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y3     pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1                       
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y3     pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1                       
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y3     pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1                       
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y3     pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1                       
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y3     pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1                       



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        3.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.204ns (4.401%)  route 4.431ns (95.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y198       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.431     9.966    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X149Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y149       FDRE (Setup_fdre_C_R)       -0.387    12.977    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.204ns (4.401%)  route 4.431ns (95.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y198       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.431     9.966    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X149Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[8]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y149       FDRE (Setup_fdre_C_R)       -0.387    12.977    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.204ns (4.401%)  route 4.431ns (95.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y198       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.431     9.966    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X149Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[8]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y149       FDRE (Setup_fdre_C_R)       -0.387    12.977    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.018ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.204ns (4.406%)  route 4.426ns (95.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 13.083 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y198       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.426     9.961    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X150Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.393    13.083    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X150Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[5]/C
                         clock pessimism              0.354    13.437    
                         clock uncertainty           -0.071    13.366    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.387    12.979    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  3.018    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.204ns (4.401%)  route 4.431ns (95.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y198       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.431     9.966    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X148Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.364    13.000    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.204ns (4.401%)  route 4.431ns (95.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y198       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.431     9.966    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X148Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[3]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.364    13.000    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.204ns (4.401%)  route 4.431ns (95.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y198       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.431     9.966    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X148Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.364    13.000    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.204ns (4.401%)  route 4.431ns (95.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y198       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.431     9.966    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X148Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[3]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.364    13.000    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.204ns (4.401%)  route 4.431ns (95.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y198       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.431     9.966    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X148Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.364    13.000    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.204ns (4.488%)  route 4.341ns (95.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y198       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.341     9.876    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y148       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.391    13.081    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X149Y148                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[8]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y148       FDRE (Setup_fdre_C_R)       -0.387    12.977    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  3.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.174ns (41.710%)  route 0.243ns (58.290%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X142Y150                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y150       FDRE (Prop_fdre_C_Q)         0.118     2.336 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[7]/Q
                         net (fo=2, routed)           0.123     2.459    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2[7]
    SLICE_X141Y149       LUT4 (Prop_lut4_I0_O)        0.028     2.487 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[7]_i_2__6/O
                         net (fo=1, routed)           0.120     2.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/n_0_di_reg[7]_i_2__6
    SLICE_X142Y149       LUT4 (Prop_lut4_I0_O)        0.028     2.635 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[7]_i_1__6/O
                         net (fo=1, routed)           0.000     2.635    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[7]
    SLICE_X142Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.866     2.813    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X142Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/C
                         clock pessimism             -0.329     2.484    
    SLICE_X142Y149       FDRE (Hold_fdre_C_D)         0.087     2.571    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.777%)  route 0.202ns (61.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y198       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[4]/Q
                         net (fo=28, routed)          0.202     2.520    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]
    SLICE_X143Y201       LUT5 (Prop_lut5_I1_O)        0.028     2.548 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.548    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[12]
    SLICE_X143Y201       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.784     2.731    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X143Y201                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]/C
                         clock pessimism             -0.321     2.410    
    SLICE_X143Y201       FDRE (Hold_fdre_C_D)         0.060     2.470    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.470    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.146ns (34.649%)  route 0.275ns (65.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X142Y150                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y150       FDRE (Prop_fdre_C_Q)         0.118     2.336 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[9]/Q
                         net (fo=1, routed)           0.275     2.611    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2[9]
    SLICE_X145Y147       LUT6 (Prop_lut6_I5_O)        0.028     2.639 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[9]_i_1__6/O
                         net (fo=1, routed)           0.000     2.639    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[9]
    SLICE_X145Y147       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.867     2.814    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X145Y147                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[9]/C
                         clock pessimism             -0.329     2.485    
    SLICE_X145Y147       FDRE (Hold_fdre_C_D)         0.060     2.545    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.375%)  route 0.057ns (30.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.576     2.202    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X145Y240                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y240       FDRE (Prop_fdre_C_Q)         0.100     2.302 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[9]/Q
                         net (fo=1, routed)           0.057     2.359    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2[9]
    SLICE_X144Y240       LUT6 (Prop_lut6_I5_O)        0.028     2.387 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.387    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg[9]
    SLICE_X144Y240       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.782     2.729    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X144Y240                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[9]/C
                         clock pessimism             -0.516     2.213    
    SLICE_X144Y240       FDRE (Hold_fdre_C_D)         0.060     2.273    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.387    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rdy_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.661%)  route 0.064ns (33.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.575     2.201    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y210                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rdy_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y210       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rdy_reg2_reg/Q
                         net (fo=4, routed)           0.064     2.365    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/rdy_reg2
    SLICE_X140Y210       LUT4 (Prop_lut4_I2_O)        0.028     2.393 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/fsm[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.393    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/fsm[2]
    SLICE_X140Y210       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.781     2.728    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y210                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/fsm_reg[2]/C
                         clock pessimism             -0.516     2.212    
    SLICE_X140Y210       FDRE (Hold_fdre_C_D)         0.060     2.272    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (31.972%)  route 0.272ns (68.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.578     2.204    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y200       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[1]/Q
                         net (fo=50, routed)          0.272     2.576    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[1]
    SLICE_X140Y198       LUT6 (Prop_lut6_I4_O)        0.028     2.604 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.604    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/n_0_index[3]_i_1__2
    SLICE_X140Y198       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.793     2.740    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]/C
                         clock pessimism             -0.321     2.419    
    SLICE_X140Y198       FDRE (Hold_fdre_C_D)         0.060     2.479    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.162%)  route 0.117ns (47.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.566     2.192    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X145Y222                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y222       FDRE (Prop_fdre_C_Q)         0.100     2.292 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[3]/Q
                         net (fo=2, routed)           0.117     2.409    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2[3]
    SLICE_X142Y223       LUT2 (Prop_lut2_I0_O)        0.028     2.437 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[2]_i_1/O
                         net (fo=1, routed)           0.000     2.437    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/n_0_crscode[2]_i_1
    SLICE_X142Y223       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.768     2.715    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X142Y223                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[2]/C
                         clock pessimism             -0.494     2.221    
    SLICE_X142Y223       FDRE (Hold_fdre_C_D)         0.087     2.308    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.573     2.199    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X136Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y213       FDRE (Prop_fdre_C_Q)         0.107     2.306 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.054     2.360    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1
    SLICE_X136Y213       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.778     2.725    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X136Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.526     2.199    
    SLICE_X136Y213       FDRE (Hold_fdre_C_D)         0.023     2.222    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.575     2.201    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X136Y239                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y239       FDRE (Prop_fdre_C_Q)         0.107     2.308 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.054     2.362    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1
    SLICE_X136Y239       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.781     2.728    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X136Y239                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.527     2.201    
    SLICE_X136Y239       FDRE (Hold_fdre_C_D)         0.023     2.224    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.575     2.201    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X136Y238                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y238       FDRE (Prop_fdre_C_Q)         0.107     2.308 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.054     2.362    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1
    SLICE_X136Y238       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.781     2.728    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X136Y238                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.527     2.201    
    SLICE_X136Y238       FDRE (Hold_fdre_C_D)         0.023     2.224    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location            Pin                                                                                                                                                                      
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714     8.000   2.286    GTXE2_COMMON_X0Y1   pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK  
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y4  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714     8.000   2.286    GTXE2_COMMON_X0Y0   pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK  
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y2  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y1  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y0  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y3     pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0                                                                          
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X142Y201      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/ovrd_reg1_reg/C                       
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X138Y200      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C                      
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X145Y201      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[10]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X144Y201      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X143Y201      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X143Y202      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[14]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X145Y200      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[3]/C                                                                   
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X143Y200      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C                                                                   
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X142Y200      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[6]/C                                                                   
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X144Y202      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg1_reg[9]/C                                                                   
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X145Y172      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[1]/C                           
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X145Y172      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[2]/C                           
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[3]/C                           
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[5]/C                           
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X145Y172      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[7]/C                           
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/di_reg[9]/C                           
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X145Y172      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[5]/C                      
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg1_reg[9]/C                      
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X145Y172      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[5]/C                      
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X144Y172      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[9]/C                      



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.259ns (7.604%)  route 3.147ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 12.833 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.147     8.737    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/p_0_in__0
    SLICE_X136Y232       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.143    12.833    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X136Y232                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_reg[3]/C
                         clock pessimism              0.341    13.174    
                         clock uncertainty           -0.065    13.109    
    SLICE_X136Y232       FDRE (Setup_fdre_C_R)       -0.281    12.828    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.259ns (7.604%)  route 3.147ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 12.833 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.147     8.737    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/p_0_in__0
    SLICE_X136Y232       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.143    12.833    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X136Y232                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg1_reg[0]/C
                         clock pessimism              0.341    13.174    
                         clock uncertainty           -0.065    13.109    
    SLICE_X136Y232       FDRE (Setup_fdre_C_R)       -0.281    12.828    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.259ns (7.604%)  route 3.147ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 12.833 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.147     8.737    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/p_0_in__0
    SLICE_X136Y232       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.143    12.833    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X136Y232                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]/C
                         clock pessimism              0.341    13.174    
                         clock uncertainty           -0.065    13.109    
    SLICE_X136Y232       FDRE (Setup_fdre_C_R)       -0.281    12.828    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.259ns (7.650%)  route 3.127ns (92.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.127     8.717    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/p_0_in__0
    SLICE_X144Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146    12.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/I2
    SLICE_X144Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                         clock pessimism              0.341    13.177    
                         clock uncertainty           -0.065    13.112    
    SLICE_X144Y235       FDRE (Setup_fdre_C_R)       -0.304    12.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.091ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.259ns (7.650%)  route 3.127ns (92.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.127     8.717    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/p_0_in__0
    SLICE_X144Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146    12.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/I2
    SLICE_X144Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/C
                         clock pessimism              0.341    13.177    
                         clock uncertainty           -0.065    13.112    
    SLICE_X144Y235       FDRE (Setup_fdre_C_R)       -0.304    12.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  4.091    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.259ns (7.654%)  route 3.125ns (92.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.125     8.715    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/p_0_in__0
    SLICE_X145Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146    12.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X145Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[1]/C
                         clock pessimism              0.341    13.177    
                         clock uncertainty           -0.065    13.112    
    SLICE_X145Y235       FDRE (Setup_fdre_C_R)       -0.304    12.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.259ns (7.654%)  route 3.125ns (92.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.125     8.715    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/p_0_in__0
    SLICE_X145Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146    12.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X145Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[2]/C
                         clock pessimism              0.341    13.177    
                         clock uncertainty           -0.065    13.112    
    SLICE_X145Y235       FDRE (Setup_fdre_C_R)       -0.304    12.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.259ns (7.699%)  route 3.105ns (92.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.105     8.695    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/p_0_in__0
    SLICE_X143Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146    12.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/I2
    SLICE_X143Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                         clock pessimism              0.341    13.177    
                         clock uncertainty           -0.065    13.112    
    SLICE_X143Y235       FDRE (Setup_fdre_C_R)       -0.304    12.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.259ns (7.699%)  route 3.105ns (92.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.105     8.695    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/p_0_in__0
    SLICE_X143Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146    12.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/I2
    SLICE_X143Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
                         clock pessimism              0.341    13.177    
                         clock uncertainty           -0.065    13.112    
    SLICE_X143Y235       FDRE (Setup_fdre_C_R)       -0.304    12.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.259ns (7.706%)  route 3.102ns (92.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 12.836 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.102     8.692    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/p_0_in__0
    SLICE_X140Y235       FDSE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146    12.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/I2
    SLICE_X140Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[1]/C
                         clock pessimism              0.341    13.177    
                         clock uncertainty           -0.065    13.112    
    SLICE_X140Y235       FDSE (Setup_fdse_C_S)       -0.304    12.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  4.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.118ns (15.576%)  route 0.640ns (84.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.578     2.204    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/I2
    SLICE_X136Y202                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y202       FDRE (Prop_fdre_C_Q)         0.118     2.322 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.640     2.962    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/Q[10]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[10])
                                                      0.489     2.903    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.118ns (15.082%)  route 0.664ns (84.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.578     2.204    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/I2
    SLICE_X136Y202                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y202       FDRE (Prop_fdre_C_Q)         0.118     2.322 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.664     2.986    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/Q[11]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[11])
                                                      0.490     2.904    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[3]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.118ns (15.132%)  route 0.662ns (84.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.574     2.200    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/I2
    SLICE_X132Y211                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y211       FDRE (Prop_fdre_C_Q)         0.118     2.318 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.662     2.980    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/Q[3]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[3])
                                                      0.478     2.892    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.379%)  route 0.267ns (67.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.574     2.200    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/I2
    SLICE_X125Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y200       FDRE (Prop_fdre_C_Q)         0.100     2.300 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/Q
                         net (fo=11, routed)          0.267     2.567    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/n_0_FSM_sequential_fsm_rx_reg[2]
    SLICE_X126Y199       LUT4 (Prop_lut4_I0_O)        0.028     2.595 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.595    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt[0]
    SLICE_X126Y199       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/I2
    SLICE_X126Y199                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/C
                         clock pessimism             -0.321     2.414    
    SLICE_X126Y199       FDRE (Hold_fdre_C_D)         0.087     2.501    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.100ns (12.012%)  route 0.733ns (87.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.577     2.203    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/I2
    SLICE_X133Y202                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y202       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.733     3.036    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I8[15]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[15])
                                                      0.526     2.940    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.565%)  route 0.242ns (65.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.574     2.200    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/I2
    SLICE_X125Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y200       FDRE (Prop_fdre_C_Q)         0.100     2.300 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/Q
                         net (fo=11, routed)          0.242     2.542    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/I4[2]
    SLICE_X125Y199       LUT4 (Prop_lut4_I3_O)        0.028     2.570 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_new_txcoeff_req_i_1__2/O
                         net (fo=1, routed)           0.000     2.570    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req
    SLICE_X125Y199       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/I2
    SLICE_X125Y199                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req_reg/C
                         clock pessimism             -0.321     2.414    
    SLICE_X125Y199       FDRE (Hold_fdre_C_D)         0.060     2.474    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX4DATA[3]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.100ns (16.039%)  route 0.523ns (83.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.577     2.203    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/I2
    SLICE_X128Y177                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y177       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.523     2.826    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I11[3]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX4DATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX4DATA[3])
                                                      0.484     2.730    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.773%)  route 0.115ns (30.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/I4
    SLICE_X134Y199                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y199       FDRE (Prop_fdre_C_Q)         0.118     2.336 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[18]/Q
                         net (fo=2, routed)           0.115     2.451    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[18]
    SLICE_X134Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.558 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[17]_i_2__2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.558    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt_reg[20]_i_2__2
    SLICE_X134Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.599 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[21]_i_2__2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.599    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt_reg[20]_i_1__2
    SLICE_X134Y200       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/I4
    SLICE_X134Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/C
                         clock pessimism             -0.321     2.409    
    SLICE_X134Y200       FDRE (Hold_fdre_C_D)         0.092     2.501    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.253ns (69.836%)  route 0.109ns (30.163%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/I2
    SLICE_X135Y199                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y199       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[7]/Q
                         net (fo=3, routed)           0.109     2.427    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[7]
    SLICE_X135Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.539 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[5]_i_2__1_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.539    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_converge_cnt_reg[8]_i_2__1
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.580 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[9]_i_2__1_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.580    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_converge_cnt_reg[8]_i_1__1
    SLICE_X135Y200       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/I2
    SLICE_X135Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[8]/C
                         clock pessimism             -0.321     2.409    
    SLICE_X135Y200       FDRE (Hold_fdre_C_D)         0.071     2.480    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.678%)  route 0.073ns (36.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.577     2.203    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/I2
    SLICE_X131Y177                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y177       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/Q
                         net (fo=11, routed)          0.073     2.376    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_FSM_sequential_fsm_rx_reg[2]
    SLICE_X130Y177       LUT5 (Prop_lut5_I0_O)        0.028     2.404 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt[1]_i_1__6/O
                         net (fo=1, routed)           0.000     2.404    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt[1]
    SLICE_X130Y177       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.775     2.722    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/I2
    SLICE_X130Y177                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/C
                         clock pessimism             -0.508     2.214    
    SLICE_X130Y177       FDRE (Hold_fdre_C_D)         0.087     2.301    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin                                                                                                                      
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000     8.000   4.000  PCIE_X0Y0           pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK                                                          
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK      
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2     
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK      
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2     
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK      
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2     
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK      
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2     
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK      
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X136Y207      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[6]/C              
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X136Y200      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[8]/C              
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X136Y202      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[10]/C             
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X139Y204      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[3]/C                  
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X141Y173      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[6]/C                  
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X145Y244      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/gen3_reg1_reg/C                      
Low Pulse Width   Slow    FDSE/C                   n/a            0.400     4.000   3.600  SLICE_X143Y247      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[0]/C            
Low Pulse Width   Slow    FDSE/C                   n/a            0.400     4.000   3.600  SLICE_X143Y247      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[0]/C            
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X141Y246      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_done_reg/C               
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X144Y245      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_out_reg[2]/C                
High Pulse Width  Slow    FDSE/C                   n/a            0.350     4.000   3.650  SLICE_X128Y180      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[1]/C  
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X130Y180      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_onehot_fsm_reg[3]/C  
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X131Y180      pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[2]/C    
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X145Y177      pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[1]/C    
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X145Y177      pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[3]/C    
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X145Y177      pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[4]/C    
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X145Y177      pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_tx_data_q_reg[8]/C    
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X129Y180      pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C    
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X129Y180      pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[2]/C    
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X129Y180      pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C    



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y0
  To Clock:  clk_250mhz_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                           
Min Period  n/a     BUFGCTRL/I1         n/a            1.408     4.000   2.592    BUFGCTRL_X0Y0    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1  
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     4.000   2.929    MMCME2_ADV_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1               
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1               



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.259ns (7.604%)  route 3.147ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 8.833 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.147     8.737    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/p_0_in__0
    SLICE_X136Y232       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.143     8.833    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X136Y232                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_reg[3]/C
                         clock pessimism              0.341     9.174    
                         clock uncertainty           -0.065     9.109    
    SLICE_X136Y232       FDRE (Setup_fdre_C_R)       -0.281     8.828    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/fsm_reg[3]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.259ns (7.604%)  route 3.147ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 8.833 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.147     8.737    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/p_0_in__0
    SLICE_X136Y232       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.143     8.833    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X136Y232                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg1_reg[0]/C
                         clock pessimism              0.341     9.174    
                         clock uncertainty           -0.065     9.109    
    SLICE_X136Y232       FDRE (Setup_fdre_C_R)       -0.281     8.828    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.259ns (7.604%)  route 3.147ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 8.833 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.147     8.737    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/p_0_in__0
    SLICE_X136Y232       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.143     8.833    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X136Y232                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]/C
                         clock pessimism              0.341     9.174    
                         clock uncertainty           -0.065     9.109    
    SLICE_X136Y232       FDRE (Setup_fdre_C_R)       -0.281     8.828    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.828    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.259ns (7.650%)  route 3.127ns (92.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.127     8.717    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/p_0_in__0
    SLICE_X144Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146     8.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/I2
    SLICE_X144Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X144Y235       FDRE (Setup_fdre_C_R)       -0.304     8.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.259ns (7.650%)  route 3.127ns (92.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.127     8.717    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/p_0_in__0
    SLICE_X144Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146     8.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/I2
    SLICE_X144Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X144Y235       FDRE (Setup_fdre_C_R)       -0.304     8.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[8]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.259ns (7.654%)  route 3.125ns (92.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.125     8.715    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/p_0_in__0
    SLICE_X145Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146     8.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X145Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[1]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X145Y235       FDRE (Setup_fdre_C_R)       -0.304     8.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 0.259ns (7.654%)  route 3.125ns (92.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.125     8.715    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/p_0_in__0
    SLICE_X145Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146     8.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X145Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[2]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X145Y235       FDRE (Setup_fdre_C_R)       -0.304     8.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rate_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.259ns (7.699%)  route 3.105ns (92.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.105     8.695    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/p_0_in__0
    SLICE_X143Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146     8.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/I2
    SLICE_X143Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X143Y235       FDRE (Setup_fdre_C_R)       -0.304     8.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[10]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.259ns (7.699%)  route 3.105ns (92.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.105     8.695    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/p_0_in__0
    SLICE_X143Y235       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146     8.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/I2
    SLICE_X143Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X143Y235       FDRE (Setup_fdre_C_R)       -0.304     8.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[9]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.259ns (7.706%)  route 3.102ns (92.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 8.836 - 4.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y198                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y198       FDRE (Prop_fdre_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1282, routed)        3.102     8.692    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/p_0_in__0
    SLICE_X140Y235       FDSE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.146     8.836    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/I2
    SLICE_X140Y235                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[1]/C
                         clock pessimism              0.341     9.177    
                         clock uncertainty           -0.065     9.112    
    SLICE_X140Y235       FDSE (Setup_fdse_C_S)       -0.304     8.808    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_onehot_fsm_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  0.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.118ns (15.576%)  route 0.640ns (84.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.578     2.204    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/I2
    SLICE_X136Y202                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y202       FDRE (Prop_fdre_C_Q)         0.118     2.322 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.640     2.962    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/Q[10]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[10])
                                                      0.489     2.903    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.118ns (15.082%)  route 0.664ns (84.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.578     2.204    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/I2
    SLICE_X136Y202                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y202       FDRE (Prop_fdre_C_Q)         0.118     2.322 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.664     2.986    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/Q[11]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[11])
                                                      0.490     2.904    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.904    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[3]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.118ns (15.132%)  route 0.662ns (84.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.574     2.200    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/I2
    SLICE_X132Y211                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y211       FDRE (Prop_fdre_C_Q)         0.118     2.318 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.662     2.980    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/Q[3]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[3])
                                                      0.478     2.892    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.892    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.379%)  route 0.267ns (67.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.574     2.200    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/I2
    SLICE_X125Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y200       FDRE (Prop_fdre_C_Q)         0.100     2.300 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/Q
                         net (fo=11, routed)          0.267     2.567    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/n_0_FSM_sequential_fsm_rx_reg[2]
    SLICE_X126Y199       LUT4 (Prop_lut4_I0_O)        0.028     2.595 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.000     2.595    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt[0]
    SLICE_X126Y199       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/I2
    SLICE_X126Y199                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]/C
                         clock pessimism             -0.321     2.414    
    SLICE_X126Y199       FDRE (Hold_fdre_C_D)         0.087     2.501    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.100ns (12.012%)  route 0.733ns (87.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.577     2.203    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/I2
    SLICE_X133Y202                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y202       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.733     3.036    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I8[15]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.321     2.414    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[15])
                                                      0.526     2.940    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.565%)  route 0.242ns (65.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.574     2.200    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/I2
    SLICE_X125Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y200       FDRE (Prop_fdre_C_Q)         0.100     2.300 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/Q
                         net (fo=11, routed)          0.242     2.542    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/I4[2]
    SLICE_X125Y199       LUT4 (Prop_lut4_I3_O)        0.028     2.570 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeq_new_txcoeff_req_i_1__2/O
                         net (fo=1, routed)           0.000     2.570    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req
    SLICE_X125Y199       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/I2
    SLICE_X125Y199                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req_reg/C
                         clock pessimism             -0.321     2.414    
    SLICE_X125Y199       FDRE (Hold_fdre_C_D)         0.060     2.474    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_req_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX4DATA[3]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.100ns (16.039%)  route 0.523ns (83.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.577     2.203    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/I2
    SLICE_X128Y177                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y177       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.523     2.826    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I11[3]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX4DATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.489     2.246    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX4DATA[3])
                                                      0.484     2.730    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.266ns (69.773%)  route 0.115ns (30.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/I4
    SLICE_X134Y199                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y199       FDRE (Prop_fdre_C_Q)         0.118     2.336 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[18]/Q
                         net (fo=2, routed)           0.115     2.451    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[18]
    SLICE_X134Y199       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.107     2.558 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[17]_i_2__2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.558    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt_reg[20]_i_2__2
    SLICE_X134Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.599 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[21]_i_2__2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.599    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt_reg[20]_i_1__2
    SLICE_X134Y200       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/I4
    SLICE_X134Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]/C
                         clock pessimism             -0.321     2.409    
    SLICE_X134Y200       FDRE (Hold_fdre_C_D)         0.092     2.501    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.253ns (69.836%)  route 0.109ns (30.163%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/I2
    SLICE_X135Y199                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y199       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[7]/Q
                         net (fo=3, routed)           0.109     2.427    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[7]
    SLICE_X135Y199       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     2.539 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[5]_i_2__1_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.539    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_converge_cnt_reg[8]_i_2__1
    SLICE_X135Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.580 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[9]_i_2__1_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.580    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_converge_cnt_reg[8]_i_1__1
    SLICE_X135Y200       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/I2
    SLICE_X135Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[8]/C
                         clock pessimism             -0.321     2.409    
    SLICE_X135Y200       FDRE (Hold_fdre_C_D)         0.071     2.480    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.678%)  route 0.073ns (36.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.577     2.203    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/I2
    SLICE_X131Y177                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y177       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/Q
                         net (fo=11, routed)          0.073     2.376    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_FSM_sequential_fsm_rx_reg[2]
    SLICE_X130Y177       LUT5 (Prop_lut5_I0_O)        0.028     2.404 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt[1]_i_1__6/O
                         net (fo=1, routed)           0.000     2.404    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt[1]
    SLICE_X130Y177       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.775     2.722    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/I2
    SLICE_X130Y177                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]/C
                         clock pessimism             -0.508     2.214    
    SLICE_X130Y177       FDRE (Hold_fdre_C_D)         0.087     2.301    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/rxeq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin                                                                                                                         
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000     4.000   0.000  PCIE_X0Y0           pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK                                                             
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK         
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2        
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK         
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2        
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK         
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2        
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK         
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2        
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK         
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X140Y231      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[1]/C                     
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X133Y216      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/C               
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X132Y216      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg1_reg/C  
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X132Y216      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_req_reg2_reg/C  
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X131Y214      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg1_reg/C     
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X131Y214      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_valid_reg2_reg/C     
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X138Y231      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C                 
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X136Y232      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg1_reg[0]/C               
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X136Y232      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/rate_in_reg2_reg[0]/C               
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X137Y232      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/resetovrd_done_reg1_reg/C           
High Pulse Width  Fast    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X140Y230      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]/C              
High Pulse Width  Fast    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X139Y229      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C                
High Pulse Width  Fast    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X139Y229      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C                
High Pulse Width  Fast    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X140Y230      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[2]/C                 
High Pulse Width  Fast    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X139Y229      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[4]/C                 
High Pulse Width  Fast    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X136Y228      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[5]/C                 
High Pulse Width  Fast    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X139Y229      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[6]/C                 
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X136Y195      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C              
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X136Y195      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C              
High Pulse Width  Fast    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X135Y205      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[10]/C                



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                                               
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     10.000  8.929    MMCME2_ADV_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIPBDIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.521ns (40.541%)  route 0.764ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 6.870 - 2.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[35])
                                                      0.521     5.847 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[35]
                         net (fo=1, routed)           0.764     6.611    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/I5[35]
    RAMB36_X4Y34         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIPBDIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     5.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.180     6.870    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y34                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.427     7.297    
                         clock uncertainty           -0.059     7.237    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIPBDIP[3])
                                                     -0.543     6.694    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.518ns (40.959%)  route 0.747ns (59.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 6.870 - 2.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[5])
                                                      0.518     5.844 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[5]
                         net (fo=1, routed)           0.747     6.590    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/I5[5]
    RAMB36_X4Y34         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     5.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.180     6.870    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y34                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.427     7.297    
                         clock uncertainty           -0.059     7.237    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.543     6.694    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.590    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.484ns (38.205%)  route 0.783ns (61.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 6.875 - 2.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[52])
                                                      0.484     5.810 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[52]
                         net (fo=1, routed)           0.783     6.593    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/I5[16]
    RAMB36_X4Y33         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     5.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.185     6.875    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y33                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.427     7.302    
                         clock uncertainty           -0.059     7.242    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                     -0.543     6.699    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.518ns (40.712%)  route 0.754ns (59.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 6.882 - 2.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[60])
                                                      0.518     5.844 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[60]
                         net (fo=1, routed)           0.754     6.598    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/wdata[24]
    RAMB36_X4Y30         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     5.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.192     6.882    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y30                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.427     7.309    
                         clock uncertainty           -0.059     7.249    
    RAMB36_X4Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.543     6.706    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -6.598    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.508ns (40.029%)  route 0.761ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 6.882 - 2.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[41])
                                                      0.508     5.834 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[41]
                         net (fo=1, routed)           0.761     6.595    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/wdata[5]
    RAMB36_X4Y30         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     5.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.192     6.882    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y30                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.427     7.309    
                         clock uncertainty           -0.059     7.249    
    RAMB36_X4Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.543     6.706    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.498ns (39.515%)  route 0.762ns (60.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 6.875 - 2.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[43])
                                                      0.498     5.824 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[43]
                         net (fo=1, routed)           0.762     6.586    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/I5[7]
    RAMB36_X4Y33         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     5.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.185     6.875    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y33                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.427     7.302    
                         clock uncertainty           -0.059     7.242    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.543     6.699    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.519ns (41.353%)  route 0.736ns (58.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 6.870 - 2.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[13])
                                                      0.519     5.845 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[13]
                         net (fo=1, routed)           0.736     6.581    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/I5[13]
    RAMB36_X4Y34         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     5.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.180     6.870    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y34                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.427     7.297    
                         clock uncertainty           -0.059     7.237    
    RAMB36_X4Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                     -0.543     6.694    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.510ns (40.289%)  route 0.756ns (59.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 6.882 - 2.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[51])
                                                      0.510     5.836 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[51]
                         net (fo=1, routed)           0.756     6.592    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/wdata[15]
    RAMB36_X4Y30         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     5.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.192     6.882    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y30                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.427     7.309    
                         clock uncertainty           -0.059     7.249    
    RAMB36_X4Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                     -0.543     6.706    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.488ns (38.773%)  route 0.771ns (61.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 6.875 - 2.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[64])
                                                      0.488     5.814 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[64]
                         net (fo=1, routed)           0.771     6.584    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/I5[28]
    RAMB36_X4Y33         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     5.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.185     6.875    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y33                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.427     7.302    
                         clock uncertainty           -0.059     7.242    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                     -0.543     6.699    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (userclk1 rise@2.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.483ns (38.401%)  route 0.775ns (61.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 6.875 - 2.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[36])
                                                      0.483     5.809 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[36]
                         net (fo=1, routed)           0.775     6.583    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/I5[0]
    RAMB36_X4Y33         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     2.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     4.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     4.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     5.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     5.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           1.185     6.875    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y33                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.427     7.302    
                         clock uncertainty           -0.059     7.242    
    RAMB36_X4Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.543     6.699    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -6.583    
  -------------------------------------------------------------------
                         slack                                  0.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.013ns (4.832%)  route 0.256ns (95.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.587     2.213    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[8])
                                                      0.013     2.226 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[8]
                         net (fo=2, routed)           0.256     2.482    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/I4[8]
    RAMB36_X4Y33         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.809     2.756    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y33                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.267    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.450    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.019ns (4.866%)  route 0.371ns (95.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.587     2.213    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[13])
                                                      0.019     2.232 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[13]
                         net (fo=1, routed)           0.371     2.603    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/wdata[13]
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.816     2.763    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y31                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     2.570    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.023ns (8.258%)  route 0.256ns (91.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.587     2.213    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[1])
                                                      0.023     2.236 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[1]
                         net (fo=2, routed)           0.256     2.491    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/raddr[1]
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.815     2.762    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y31                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.273    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.456    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.026ns (9.172%)  route 0.257ns (90.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.587     2.213    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[5])
                                                      0.026     2.239 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[5]
                         net (fo=2, routed)           0.257     2.496    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/raddr[5]
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.815     2.762    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y31                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.273    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.456    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.006ns (1.512%)  route 0.391ns (98.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.587     2.213    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[38])
                                                      0.006     2.219 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[38]
                         net (fo=1, routed)           0.391     2.610    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/I5[2]
    RAMB36_X4Y33         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.809     2.756    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y33                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.267    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     2.563    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.025ns (6.179%)  route 0.380ns (93.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.587     2.213    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[23])
                                                      0.025     2.238 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[23]
                         net (fo=1, routed)           0.380     2.617    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/wdata[23]
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.816     2.763    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y31                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.296     2.570    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.031ns (10.819%)  route 0.256ns (89.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.587     2.213    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[6])
                                                      0.031     2.244 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[6]
                         net (fo=2, routed)           0.256     2.499    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/I4[6]
    RAMB36_X4Y33         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.809     2.756    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y33                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.267    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.450    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.026ns (6.357%)  route 0.383ns (93.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.587     2.213    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[9])
                                                      0.026     2.239 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[9]
                         net (fo=1, routed)           0.383     2.622    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/wdata[9]
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.816     2.763    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y31                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     2.570    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.622    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.043ns (14.404%)  route 0.256ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.764ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.587     2.213    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[6])
                                                      0.043     2.256 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[6]
                         net (fo=2, routed)           0.256     2.511    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/waddr[6]
    RAMB36_X4Y30         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.817     2.764    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y30                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.275    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     2.458    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.038ns (12.729%)  route 0.261ns (87.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.587     2.213    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[3])
                                                      0.038     2.251 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[3]
                         net (fo=2, routed)           0.261     2.511    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/waddr[3]
    RAMB36_X4Y31         RAMB36E1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=9, routed)           0.816     2.763    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/user_clk
    RAMB36_X4Y31                                                      r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.457    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 1 }
Period:             2.000
Sources:            { pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin                                                                                                                                                   
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000     2.000   0.000    PCIE_X0Y0        pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839     2.000   0.161    RAMB36_X4Y34     pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     2.000   0.161    RAMB36_X4Y34     pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839     2.000   0.161    RAMB36_X4Y33     pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     2.000   0.161    RAMB36_X4Y33     pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839     2.000   0.161    RAMB36_X4Y31     pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     2.000   0.161    RAMB36_X4Y31     pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.839     2.000   0.161    RAMB36_X4Y30     pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.839     2.000   0.161    RAMB36_X4Y30     pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period  n/a     BUFG/I              n/a                1.408     2.000   0.591    BUFGCTRL_X0Y3    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/I                                             
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   2.000   211.360  MMCME2_ADV_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2                                                       
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.451   0.109    PCIE_X0Y0        pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560     0.450   0.110    PCIE_X0Y0        pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560     0.450   0.110    PCIE_X0Y0        pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640     0.439   0.201    PCIE_X0Y0        pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640     0.439   0.201    PCIE_X0Y0        pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640     0.439   0.201    PCIE_X0Y0        pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.204ns (6.472%)  route 2.948ns (93.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 8.838 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y148       FDPE (Prop_fdpe_C_Q)         0.204     5.704 r  pcie_7x_0_i/inst/inst/user_reset_out_reg/Q
                         net (fo=462, routed)         2.948     8.652    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X122Y176       FDRE                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.148     8.838    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CLK
    SLICE_X122Y176                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[7]/C
                         clock pessimism              0.354     9.192    
                         clock uncertainty           -0.065     9.127    
    SLICE_X122Y176       FDRE (Setup_fdre_C_R)       -0.364     8.763    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.204ns (6.483%)  route 2.943ns (93.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 8.837 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y148       FDPE (Prop_fdpe_C_Q)         0.204     5.704 r  pcie_7x_0_i/inst/inst/user_reset_out_reg/Q
                         net (fo=462, routed)         2.943     8.647    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X126Y175       FDRE                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.147     8.837    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CLK
    SLICE_X126Y175                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[49]/C
                         clock pessimism              0.354     9.191    
                         clock uncertainty           -0.065     9.126    
    SLICE_X126Y175       FDRE (Setup_fdre_C_R)       -0.364     8.762    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[49]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.204ns (6.483%)  route 2.943ns (93.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 8.837 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y148       FDPE (Prop_fdpe_C_Q)         0.204     5.704 r  pcie_7x_0_i/inst/inst/user_reset_out_reg/Q
                         net (fo=462, routed)         2.943     8.647    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X126Y175       FDRE                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.147     8.837    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CLK
    SLICE_X126Y175                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[59]/C
                         clock pessimism              0.354     9.191    
                         clock uncertainty           -0.065     9.126    
    SLICE_X126Y175       FDRE (Setup_fdre_C_R)       -0.364     8.762    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[59]
  -------------------------------------------------------------------
                         required time                          8.762    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[83]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.204ns (6.560%)  route 2.906ns (93.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 8.844 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y148       FDPE (Prop_fdpe_C_Q)         0.204     5.704 r  pcie_7x_0_i/inst/inst/user_reset_out_reg/Q
                         net (fo=462, routed)         2.906     8.610    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X133Y171       FDRE                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[83]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.154     8.844    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CLK
    SLICE_X133Y171                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[83]/C
                         clock pessimism              0.354     9.198    
                         clock uncertainty           -0.065     9.133    
    SLICE_X133Y171       FDRE (Setup_fdre_C_R)       -0.387     8.746    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[83]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[85]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.204ns (6.560%)  route 2.906ns (93.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 8.844 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y148       FDPE (Prop_fdpe_C_Q)         0.204     5.704 r  pcie_7x_0_i/inst/inst/user_reset_out_reg/Q
                         net (fo=462, routed)         2.906     8.610    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X133Y171       FDRE                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[85]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.154     8.844    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CLK
    SLICE_X133Y171                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[85]/C
                         clock pessimism              0.354     9.198    
                         clock uncertainty           -0.065     9.133    
    SLICE_X133Y171       FDRE (Setup_fdre_C_R)       -0.387     8.746    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[85]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[86]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.204ns (6.560%)  route 2.906ns (93.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 8.844 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y148       FDPE (Prop_fdpe_C_Q)         0.204     5.704 r  pcie_7x_0_i/inst/inst/user_reset_out_reg/Q
                         net (fo=462, routed)         2.906     8.610    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X133Y171       FDRE                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[86]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.154     8.844    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CLK
    SLICE_X133Y171                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[86]/C
                         clock pessimism              0.354     9.198    
                         clock uncertainty           -0.065     9.133    
    SLICE_X133Y171       FDRE (Setup_fdre_C_R)       -0.387     8.746    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[86]
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.204ns (6.560%)  route 2.906ns (93.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 8.844 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y148       FDPE (Prop_fdpe_C_Q)         0.204     5.704 r  pcie_7x_0_i/inst/inst/user_reset_out_reg/Q
                         net (fo=462, routed)         2.906     8.610    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X132Y171       FDRE                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.154     8.844    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CLK
    SLICE_X132Y171                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[3]/C
                         clock pessimism              0.354     9.198    
                         clock uncertainty           -0.065     9.133    
    SLICE_X132Y171       FDRE (Setup_fdre_C_R)       -0.364     8.769    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[3]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[88]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.204ns (6.560%)  route 2.906ns (93.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 8.844 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y148       FDPE (Prop_fdpe_C_Q)         0.204     5.704 r  pcie_7x_0_i/inst/inst/user_reset_out_reg/Q
                         net (fo=462, routed)         2.906     8.610    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X132Y171       FDRE                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[88]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.154     8.844    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CLK
    SLICE_X132Y171                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[88]/C
                         clock pessimism              0.354     9.198    
                         clock uncertainty           -0.065     9.133    
    SLICE_X132Y171       FDRE (Setup_fdre_C_R)       -0.364     8.769    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[88]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[92]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.204ns (6.560%)  route 2.906ns (93.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 8.844 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y148       FDPE (Prop_fdpe_C_Q)         0.204     5.704 r  pcie_7x_0_i/inst/inst/user_reset_out_reg/Q
                         net (fo=462, routed)         2.906     8.610    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X132Y171       FDRE                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[92]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.154     8.844    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CLK
    SLICE_X132Y171                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[92]/C
                         clock pessimism              0.354     9.198    
                         clock uncertainty           -0.065     9.133    
    SLICE_X132Y171       FDRE (Setup_fdre_C_R)       -0.364     8.769    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[92]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/R
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.204ns (6.560%)  route 2.906ns (93.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 8.844 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y148       FDPE (Prop_fdpe_C_Q)         0.204     5.704 r  pcie_7x_0_i/inst/inst/user_reset_out_reg/Q
                         net (fo=462, routed)         2.906     8.610    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I1
    SLICE_X132Y171       FDRE                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.154     8.844    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CLK
    SLICE_X132Y171                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]/C
                         clock pessimism              0.354     9.198    
                         clock uncertainty           -0.065     9.133    
    SLICE_X132Y171       FDRE (Setup_fdre_C_R)       -0.364     8.769    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[93]
  -------------------------------------------------------------------
                         required time                          8.769    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[9]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.100ns (17.524%)  route 0.471ns (82.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.575     2.201    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/CLK
    SLICE_X128Y175                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y175       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[105]/Q
                         net (fo=1, routed)           0.471     2.772    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[9]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.786     2.733    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.489     2.244    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[9])
                                                      0.469     2.713    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 app/BMD/BMD_CF/cfg_dwaddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMGMTDWADDR[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.100ns (16.716%)  route 0.498ns (83.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.587     2.213    app/BMD/BMD_CF/user_clk
    SLICE_X124Y155                                                    r  app/BMD/BMD_CF/cfg_dwaddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y155       FDRE (Prop_fdre_C_Q)         0.100     2.313 r  app/BMD/BMD_CF/cfg_dwaddr_reg[0]/Q
                         net (fo=1, routed)           0.498     2.811    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_mgmt_dwaddr[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMGMTDWADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.786     2.733    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_CFGMGMTDWADDR[0])
                                                      0.526     2.752    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[85]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.657%)  route 0.384ns (79.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/CLK
    SLICE_X125Y150                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y150       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[53]/Q
                         net (fo=1, routed)           0.384     2.698    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[85]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[85]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.786     2.733    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[85])
                                                      0.412     2.638    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.638    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 app/BMD/BMD_CF/cfg_dwaddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMGMTDWADDR[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.629%)  route 0.501ns (83.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.587     2.213    app/BMD/BMD_CF/user_clk
    SLICE_X124Y155                                                    r  app/BMD/BMD_CF/cfg_dwaddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y155       FDRE (Prop_fdre_C_Q)         0.100     2.313 r  app/BMD/BMD_CF/cfg_dwaddr_reg[2]/Q
                         net (fo=1, routed)           0.501     2.814    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/cfg_mgmt_dwaddr[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/CFGMGMTDWADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.786     2.733    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_CFGMGMTDWADDR[2])
                                                      0.528     2.754    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[84]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.100ns (20.657%)  route 0.384ns (79.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/CLK
    SLICE_X125Y150                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y150       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[52]/Q
                         net (fo=1, routed)           0.384     2.698    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[84]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[84]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.786     2.733    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[84])
                                                      0.411     2.637    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[47]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.100ns (19.102%)  route 0.424ns (80.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.581     2.207    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/CLK
    SLICE_X125Y167                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y167       FDRE (Prop_fdre_C_Q)         0.100     2.307 r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[79]/Q
                         net (fo=1, routed)           0.424     2.731    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[47]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[47]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.786     2.733    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[47])
                                                      0.442     2.668    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[57]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.091ns (17.676%)  route 0.424ns (82.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.582     2.208    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/CLK
    SLICE_X125Y166                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y166       FDRE (Prop_fdre_C_Q)         0.091     2.299 r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[89]/Q
                         net (fo=1, routed)           0.424     2.723    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[57]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[57]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.786     2.733    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[57])
                                                      0.433     2.659    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.723    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[66]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.100ns (15.074%)  route 0.563ns (84.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.184ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.558     2.184    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/CLK
    SLICE_X121Y157                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y157       FDRE (Prop_fdre_C_Q)         0.100     2.284 r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[34]/Q
                         net (fo=1, routed)           0.563     2.847    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[66]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[66]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.786     2.733    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.489     2.244    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[66])
                                                      0.535     2.779    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.779    
                         arrival time                           2.847    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[71]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.100ns (15.074%)  route 0.563ns (84.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.559     2.185    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/CLK
    SLICE_X121Y156                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y156       FDRE (Prop_fdre_C_Q)         0.100     2.285 r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/Q
                         net (fo=1, routed)           0.563     2.848    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[71]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[71]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.786     2.733    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.489     2.244    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[71])
                                                      0.534     2.778    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.848    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[64]
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.100ns (16.750%)  route 0.497ns (83.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.586     2.212    pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/CLK
    SLICE_X125Y158                                                    r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y158       FDRE (Prop_fdre_C_Q)         0.100     2.312 r  pcie_7x_0_i/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[32]/Q
                         net (fo=1, routed)           0.497     2.809    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/trn_td[64]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[64]
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.786     2.733    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/CLK
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.507     2.226    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[64])
                                                      0.511     2.737    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                        
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000     4.000   0.000    PCIE_X0Y0        pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2                                           
Min Period        n/a     DSP48E1/CLK         n/a            1.538     4.000   2.462    DSP48_X3Y62      app/BMD/BMD_EP/EP_MEM/EP_MEM/expect_cpld_data_size_reg/CLK                                                 
Min Period        n/a     BUFG/I              n/a            1.408     4.000   2.592    BUFGCTRL_X0Y1    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/I  
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     4.000   2.929    MMCME2_ADV_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3            
Min Period        n/a     FDRE/C              n/a            0.750     4.000   3.250    SLICE_X123Y152   app/BMD/BMD_CF/cfg_cap_max_payload_size_reg[2]/C                                                           
Min Period        n/a     FDRE/C              n/a            0.750     4.000   3.250    SLICE_X124Y155   app/BMD/BMD_CF/cfg_dwaddr_reg[1]/C                                                                         
Min Period        n/a     FDRE/C              n/a            0.750     4.000   3.250    SLICE_X124Y153   app/BMD/BMD_CF/cfg_intf_state_reg[2]/C                                                                     
Min Period        n/a     FDRE/C              n/a            0.750     4.000   3.250    SLICE_X122Y151   app/BMD/BMD_EP/BMD_GEN2_I/pl_sel_link_rate_save_reg/C                                                      
Min Period        n/a     FDRE/C              n/a            0.750     4.000   3.250    SLICE_X135Y149   app/BMD/BMD_EP/BMD_GEN2_I/poll_cntr_15_8_reg[0]/C                                                          
Min Period        n/a     FDRE/C              n/a            0.750     4.000   3.250    SLICE_X134Y149   app/BMD/BMD_EP/BMD_GEN2_I/poll_cntr_15_8_reg[2]/C                                                          
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3            
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X123Y152   app/BMD/BMD_CF/cfg_cap_max_payload_size_reg[2]/C                                                           
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X122Y151   app/BMD/BMD_EP/BMD_GEN2_I/pl_sel_link_rate_save_reg/C                                                      
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y162    app/BMD/BMD_EP/EP_MEM/EP_MEM/mrd_up_addr_o_reg[4]/C                                                        
Low Pulse Width   Fast    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y162    app/BMD/BMD_EP/EP_MEM/EP_MEM/mrd_up_addr_o_reg[4]/C                                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y160    app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_data_o_reg[30]/C                                                          
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y160    app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_data_o_reg[31]/C                                                          
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y163    app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_len_o_reg[13]/C                                                           
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y163    app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_len_o_reg[14]/C                                                           
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y163    app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_len_o_reg[15]/C                                                           
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X118Y174   app/BMD/BMD_EP/EP_RX/bmd_128_rx_state_reg[2]/C                                                             
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X101Y164   app/BMD/BMD_EP/EP_MEM/EP_MEM/mrd_addr_o_reg[21]/C                                                          
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X102Y164   app/BMD/BMD_EP/EP_MEM/EP_MEM/mrd_count_o_reg[20]/C                                                         
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X102Y164   app/BMD/BMD_EP/EP_MEM/EP_MEM/mrd_count_o_reg[22]/C                                                         
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X102Y164   app/BMD/BMD_EP/EP_MEM/EP_MEM/mrd_count_o_reg[25]/C                                                         
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X100Y164   app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_perf_reg[20]/C                                                            
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X100Y164   app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_perf_reg[21]/C                                                            
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X100Y164   app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_perf_reg[22]/C                                                            
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X100Y164   app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_perf_reg[23]/C                                                            
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X103Y164   app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_up_addr_o_reg[1]/C                                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X103Y164   app/BMD/BMD_EP/EP_MEM/EP_MEM/mwr_up_addr_o_reg[3]/C                                                        



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 13.467 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    1.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.883     3.238    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.272     4.603    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y225                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y225       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.603 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.603    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X142Y225       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.830    12.248    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.136    13.467    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y225                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.136    14.603    
                         clock uncertainty           -0.035    14.568    
    SLICE_X142Y225       FDRE (Setup_fdre_C_D)        0.064    14.632    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 13.481 - 10.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    1.140ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.883     3.238    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.290     4.621    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y242                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y242       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.621 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.621    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/n_0_cpllreset_wait_reg[126]_srl31
    SLICE_X142Y242       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.830    12.248    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.150    13.481    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y242                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.140    14.621    
                         clock uncertainty           -0.035    14.586    
    SLICE_X142Y242       FDRE (Setup_fdre_C_D)        0.064    14.650    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns = ( 13.467 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    1.136ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.883     3.238    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.272     4.603    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y224                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y224       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.603 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.603    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X138Y224       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.830    12.248    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.136    13.467    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y224                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.136    14.603    
                         clock uncertainty           -0.035    14.568    
    SLICE_X138Y224       FDRE (Setup_fdre_C_D)        0.064    14.632    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.883     3.238    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.281     4.612    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y232                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y232       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.612 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.612    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/n_0_cpllreset_wait_reg[126]_srl31
    SLICE_X142Y232       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.830    12.248    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.143    13.474    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y232                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.138    14.612    
                         clock uncertainty           -0.035    14.577    
    SLICE_X142Y232       FDRE (Setup_fdre_C_D)        0.064    14.641    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -5.612    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns = ( 13.478 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    1.139ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.883     3.238    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.286     4.617    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y213       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.617 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.617    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X138Y213       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.830    12.248    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.147    13.478    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.139    14.617    
                         clock uncertainty           -0.035    14.582    
    SLICE_X138Y213       FDRE (Setup_fdre_C_D)        0.064    14.646    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 13.475 - 10.000 ) 
    Source Clock Delay      (SCD):    4.613ns
    Clock Pessimism Removal (CPR):    1.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.883     3.238    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.282     4.613    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y216                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y216       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.613 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.613    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/n_0_cpllreset_wait_reg[126]_srl31
    SLICE_X142Y216       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.830    12.248    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.144    13.475    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y216                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.138    14.613    
                         clock uncertainty           -0.035    14.578    
    SLICE_X142Y216       FDRE (Setup_fdre_C_D)        0.064    14.642    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    1.133ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.883     3.238    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.300     4.631    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y194                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y194       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.631 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.631    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X138Y194       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.830    12.248    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.167    13.498    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y194                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.133    14.631    
                         clock uncertainty           -0.035    14.596    
    SLICE_X138Y194       FDRE (Setup_fdre_C_D)        0.064    14.660    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    1.133ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.883     3.238    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.300     4.631    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y194                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y194       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.631 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.631    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/n_0_cpllreset_wait_reg[126]_srl31
    SLICE_X142Y194       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.830    12.248    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.167    13.498    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y194                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.133    14.631    
                         clock uncertainty           -0.035    14.596    
    SLICE_X142Y194       FDRE (Setup_fdre_C_D)        0.064    14.660    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -5.631    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.491ns = ( 13.491 - 10.000 ) 
    Source Clock Delay      (SCD):    4.622ns
    Clock Pessimism Removal (CPR):    1.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.883     3.238    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.291     4.622    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y183                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y183       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.622 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.622    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/n_0_cpllpd_wait_reg[94]_srl31
    SLICE_X142Y183       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.830    12.248    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.160    13.491    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y183                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.131    14.622    
                         clock uncertainty           -0.035    14.587    
    SLICE_X142Y183       FDRE (Setup_fdre_C_D)        0.064    14.651    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 13.490 - 10.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    1.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  refclk_ibuf/O
                         net (fo=11, routed)          0.883     3.238    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.290     4.621    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y182                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y182       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.621 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.621    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/n_0_cpllreset_wait_reg[126]_srl31
    SLICE_X142Y182       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    U8                                                0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  refclk_ibuf/O
                         net (fo=11, routed)          0.830    12.248    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    12.331 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.159    13.490    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y182                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.131    14.621    
                         clock uncertainty           -0.035    14.586    
    SLICE_X142Y182       FDRE (Setup_fdre_C_D)        0.064    14.650    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.345     0.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.585     1.397    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y182                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y182       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.668 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.668    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X142Y182       SRLC32E                                      r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.382     1.114    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.784     1.928    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y182                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.531     1.397    
    SLICE_X142Y182       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.496    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.345     0.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.572     1.384    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y216                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y216       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.655 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.655    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X142Y216       SRLC32E                                      r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.382     1.114    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.776     1.920    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y216                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.536     1.384    
    SLICE_X142Y216       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.483    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.345     0.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.587     1.399    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y165                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y165       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.670 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.670    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X142Y165       SRLC32E                                      r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.382     1.114    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.786     1.930    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y165                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.531     1.399    
    SLICE_X142Y165       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.498    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.345     0.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.590     1.402    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y158                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y158       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.673 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.673    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X142Y158       SRLC32E                                      r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.382     1.114    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.791     1.935    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y158                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.533     1.402    
    SLICE_X142Y158       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.501    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.345     0.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.571     1.383    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y232                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y232       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.654 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.654    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X142Y232       SRLC32E                                      r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.382     1.114    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.775     1.919    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y232                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.536     1.383    
    SLICE_X142Y232       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.482    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.345     0.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.573     1.385    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y213       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.656 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.656    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X138Y213       SRLC32E                                      r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.382     1.114    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.778     1.922    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.537     1.385    
    SLICE_X138Y213       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.484    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.345     0.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.577     1.389    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y204                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y204       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.660 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.660    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X142Y204       SRLC32E                                      r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.382     1.114    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.783     1.927    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y204                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.538     1.389    
    SLICE_X142Y204       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.488    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.927ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.345     0.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.577     1.389    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y205                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y205       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.660 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.660    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X142Y205       SRLC32E                                      r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.382     1.114    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.783     1.927    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y205                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.538     1.389    
    SLICE_X142Y205       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.488    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.345     0.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.586     1.398    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y183                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y183       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.669 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.669    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X142Y183       SRLC32E                                      r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.382     1.114    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.785     1.929    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y183                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.531     1.398    
    SLICE_X142Y183       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.497    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  refclk_ibuf/O
                         net (fo=11, routed)          0.345     0.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.812 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.586     1.398    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y166                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y166       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.669 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.669    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X142Y166       SRLC32E                                      r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U8                                                0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    sys_clk_p
    U8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    sys_clk_p_IBUF
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  refclk_ibuf/O
                         net (fo=11, routed)          0.382     1.114    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.144 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.785     1.929    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y166                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.531     1.398    
    SLICE_X142Y166       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.497    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location            Pin                                                                                                                                                                         
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y7  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y6  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y5  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y4  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y3  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y2  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y1  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X0Y0  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493     10.000  8.507  GTXE2_COMMON_X0Y1   pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0  
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493     10.000  8.507  GTXE2_COMMON_X0Y0   pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0  
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y225      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y225      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y225      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y225      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK                                                     
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y225      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y225      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK                                                     
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y224      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y224      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y224      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X138Y224      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK                                                     
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y242      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK                                                 
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y242      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK                                                  
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y242      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK                                                  
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y242      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK                                                  
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y182      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK                                                 
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y182      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK                                                  
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y182      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK                                                  
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y182      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK                                                  
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y225      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642     5.000   4.358  SLICE_X142Y225      pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.345ns (12.528%)  route 2.409ns (87.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.299     5.330    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X142Y156                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       FDRE (Prop_fdre_C_Q)         0.259     5.589 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.407     6.996    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/I1[5]
    SLICE_X143Y202       LUT6 (Prop_lut6_I1_O)        0.043     7.039 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.543     7.582    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/n_0_gen3_reg1_i_2
    SLICE_X143Y193       LUT3 (Prop_lut3_I0_O)        0.043     7.625 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.459     8.084    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_GEN3
    SLICE_X143Y188       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.163    12.853    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X143Y188                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.221    13.074    
                         clock uncertainty           -0.191    12.883    
    SLICE_X143Y188       FDRE (Setup_fdre_C_D)       -0.014    12.869    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.345ns (12.936%)  route 2.322ns (87.064%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.299     5.330    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X142Y156                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       FDRE (Prop_fdre_C_Q)         0.259     5.589 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.407     6.996    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/I1[5]
    SLICE_X143Y202       LUT6 (Prop_lut6_I1_O)        0.043     7.039 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.543     7.582    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/n_0_gen3_reg1_i_2
    SLICE_X143Y193       LUT3 (Prop_lut3_I0_O)        0.043     7.625 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.372     7.997    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/O17
    SLICE_X142Y195       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.167    12.857    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X142Y195                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.191    12.887    
    SLICE_X142Y195       FDRE (Setup_fdre_C_D)        0.011    12.898    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.259ns (19.663%)  route 1.058ns (80.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y197                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y197       FDSE (Prop_fdse_C_Q)         0.259     5.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=14, routed)          1.058     6.648    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/n_0_FSM_onehot_fsm_reg[1]
    SLICE_X137Y197       FDSE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.167    12.857    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y197                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.191    12.887    
    SLICE_X137Y197       FDSE (Setup_fdse_C_S)       -0.304    12.583    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.302ns (20.341%)  route 1.183ns (79.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X142Y197                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y197       FDRE (Prop_fdre_C_Q)         0.259     5.590 f  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/Q
                         net (fo=9, routed)           0.662     6.252    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[3]
    SLICE_X139Y196       LUT4 (Prop_lut4_I0_O)        0.043     6.295 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, routed)           0.521     6.816    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_START
    SLICE_X138Y200       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.151    12.841    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X138Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.191    12.871    
    SLICE_X138Y200       FDRE (Setup_fdre_C_D)        0.011    12.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.068ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.302ns (20.298%)  route 1.186ns (79.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     5.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X142Y197                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y197       FDRE (Prop_fdre_C_Q)         0.259     5.590 f  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/Q
                         net (fo=9, routed)           0.662     6.252    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[3]
    SLICE_X139Y196       LUT4 (Prop_lut4_I0_O)        0.043     6.295 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, routed)           0.524     6.819    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_START
    SLICE_X138Y188       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.163    12.853    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X138Y188                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.074    
                         clock uncertainty           -0.191    12.883    
    SLICE_X138Y188       FDRE (Setup_fdre_C_D)        0.004    12.887    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                          -6.819    
  -------------------------------------------------------------------
                         slack                                  6.068    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.223ns (16.267%)  route 1.148ns (83.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.286     5.317    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/I1
    SLICE_X140Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y213       FDRE (Prop_fdre_C_Q)         0.223     5.540 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.148     6.688    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X140Y212       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.147    12.837    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y212                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.191    12.867    
    SLICE_X140Y212       FDRE (Setup_fdre_C_D)       -0.010    12.857    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.259ns (19.426%)  route 1.074ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.273     5.304    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X138Y226                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y226       FDRE (Prop_fdre_C_Q)         0.259     5.563 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.074     6.637    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X141Y226       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.137    12.827    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y226                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.048    
                         clock uncertainty           -0.191    12.857    
    SLICE_X141Y226       FDRE (Setup_fdre_C_D)       -0.010    12.847    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.223ns (16.847%)  route 1.101ns (83.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.275     5.306    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X141Y227                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y227       FDRE (Prop_fdre_C_Q)         0.223     5.529 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.101     6.630    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X140Y227       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.138    12.828    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y227                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.221    13.049    
                         clock uncertainty           -0.191    12.858    
    SLICE_X140Y227       FDRE (Setup_fdre_C_D)       -0.010    12.848    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.259ns (19.350%)  route 1.079ns (80.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 12.838 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.287     5.318    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X136Y237                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y237       FDRE (Prop_fdre_C_Q)         0.259     5.577 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.079     6.656    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X136Y239       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.148    12.838    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X136Y239                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.059    
                         clock uncertainty           -0.191    12.868    
    SLICE_X136Y239       FDRE (Setup_fdre_C_D)        0.011    12.879    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                          -6.656    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.223ns (16.826%)  route 1.102ns (83.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.291     5.322    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/I1
    SLICE_X140Y202                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y202       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.102     6.647    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X142Y202       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.151    12.841    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X142Y202                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.191    12.871    
    SLICE_X142Y202       FDRE (Setup_fdre_C_D)        0.011    12.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  6.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.100ns (14.886%)  route 0.572ns (85.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X141Y152                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y152       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.572     2.890    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X141Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.866     2.813    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.559    
    SLICE_X141Y149       FDRE (Hold_fdre_C_D)         0.036     2.595    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.100ns (16.283%)  route 0.514ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X140Y152                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y152       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.514     2.832    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X140Y150       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.793     2.740    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y150                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.486    
    SLICE_X140Y150       FDRE (Hold_fdre_C_D)         0.047     2.533    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.100ns (16.360%)  route 0.511ns (83.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.585     2.211    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/I1
    SLICE_X140Y182                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y182       FDRE (Prop_fdre_C_Q)         0.100     2.311 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.511     2.822    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X140Y180       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.782     2.729    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y180                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.475    
    SLICE_X140Y180       FDRE (Hold_fdre_C_D)         0.047     2.522    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.118ns (19.148%)  route 0.498ns (80.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.590     2.216    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/I1
    SLICE_X136Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y191       FDRE (Prop_fdre_C_Q)         0.118     2.334 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.498     2.832    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X139Y190       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.791     2.738    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y190                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.484    
    SLICE_X139Y190       FDRE (Hold_fdre_C_D)         0.047     2.531    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.100ns (16.071%)  route 0.522ns (83.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.575     2.201    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/I1
    SLICE_X140Y211                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y211       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.522     2.823    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X141Y211       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.781     2.728    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y211                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.474    
    SLICE_X141Y211       FDRE (Hold_fdre_C_D)         0.047     2.521    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.100ns (16.040%)  route 0.523ns (83.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.577     2.203    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y203       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.523     2.826    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X140Y203       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.476    
    SLICE_X140Y203       FDRE (Hold_fdre_C_D)         0.047     2.523    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.100ns (16.088%)  route 0.522ns (83.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.573     2.199    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/I1
    SLICE_X137Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y213       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.522     2.821    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X136Y213       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.778     2.725    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X136Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.471    
    SLICE_X136Y213       FDRE (Hold_fdre_C_D)         0.042     2.513    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.082%)  route 0.500ns (80.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.590     2.216    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/I1
    SLICE_X136Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y191       FDRE (Prop_fdre_C_Q)         0.118     2.334 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.500     2.834    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X138Y191       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.791     2.738    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/I1
    SLICE_X138Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.484    
    SLICE_X138Y191       FDRE (Hold_fdre_C_D)         0.042     2.526    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.193%)  route 0.518ns (83.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.585     2.211    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y182                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y182       FDRE (Prop_fdre_C_Q)         0.100     2.311 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.518     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X140Y180       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.782     2.729    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y180                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.475    
    SLICE_X140Y180       FDRE (Hold_fdre_C_D)         0.044     2.519    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.100ns (16.012%)  route 0.525ns (83.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.589     2.215    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/I1
    SLICE_X137Y189                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y189       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.525     2.840    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X138Y188       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.790     2.737    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/I1
    SLICE_X138Y188                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.483    
    SLICE_X138Y188       FDRE (Hold_fdre_C_D)         0.042     2.525    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        2.754ns  (logic 0.345ns (12.528%)  route 2.409ns (87.472%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns = ( 9.330 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.299     9.330    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X142Y156                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       FDRE (Prop_fdre_C_Q)         0.259     9.589 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.407    10.996    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/I1[5]
    SLICE_X143Y202       LUT6 (Prop_lut6_I1_O)        0.043    11.039 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.543    11.582    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/n_0_gen3_reg1_i_2
    SLICE_X143Y193       LUT3 (Prop_lut3_I0_O)        0.043    11.625 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.459    12.084    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_GEN3
    SLICE_X143Y188       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.163    12.853    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X143Y188                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.221    13.074    
                         clock uncertainty           -0.191    12.883    
    SLICE_X143Y188       FDRE (Setup_fdre_C_D)       -0.014    12.869    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.869    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        2.667ns  (logic 0.345ns (12.936%)  route 2.322ns (87.064%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.330ns = ( 9.330 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.299     9.330    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X142Y156                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       FDRE (Prop_fdre_C_Q)         0.259     9.589 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.407    10.996    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/I1[5]
    SLICE_X143Y202       LUT6 (Prop_lut6_I1_O)        0.043    11.039 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.543    11.582    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/n_0_gen3_reg1_i_2
    SLICE_X143Y193       LUT3 (Prop_lut3_I0_O)        0.043    11.625 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.372    11.997    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/O17
    SLICE_X142Y195       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.167    12.857    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X142Y195                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.191    12.887    
    SLICE_X142Y195       FDRE (Setup_fdre_C_D)        0.011    12.898    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                         -11.997    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.317ns  (logic 0.259ns (19.663%)  route 1.058ns (80.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     9.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I1
    SLICE_X136Y197                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y197       FDSE (Prop_fdse_C_Q)         0.259     9.590 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=14, routed)          1.058    10.648    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/n_0_FSM_onehot_fsm_reg[1]
    SLICE_X137Y197       FDSE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.167    12.857    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/I7
    SLICE_X137Y197                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.191    12.887    
    SLICE_X137Y197       FDSE (Setup_fdse_C_S)       -0.304    12.583    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.485ns  (logic 0.302ns (20.341%)  route 1.183ns (79.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     9.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X142Y197                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y197       FDRE (Prop_fdre_C_Q)         0.259     9.590 f  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/Q
                         net (fo=9, routed)           0.662    10.252    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[3]
    SLICE_X139Y196       LUT4 (Prop_lut4_I0_O)        0.043    10.295 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, routed)           0.521    10.816    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_START
    SLICE_X138Y200       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.151    12.841    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X138Y200                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.191    12.871    
    SLICE_X138Y200       FDRE (Setup_fdre_C_D)        0.011    12.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.488ns  (logic 0.302ns (20.298%)  route 1.186ns (79.702%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns = ( 9.331 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.300     9.331    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X142Y197                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y197       FDRE (Prop_fdre_C_Q)         0.259     9.590 f  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/Q
                         net (fo=9, routed)           0.662    10.252    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[3]
    SLICE_X139Y196       LUT4 (Prop_lut4_I0_O)        0.043    10.295 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/start_reg1_i_1/O
                         net (fo=2, routed)           0.524    10.819    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/DRP_START
    SLICE_X138Y188       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.163    12.853    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X138Y188                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.074    
                         clock uncertainty           -0.191    12.883    
    SLICE_X138Y188       FDRE (Setup_fdre_C_D)        0.004    12.887    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                         -10.819    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.371ns  (logic 0.223ns (16.267%)  route 1.148ns (83.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 9.317 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.286     9.317    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/I1
    SLICE_X140Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y213       FDRE (Prop_fdre_C_Q)         0.223     9.540 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.148    10.688    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X140Y212       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.147    12.837    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y212                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.191    12.867    
    SLICE_X140Y212       FDRE (Setup_fdre_C_D)       -0.010    12.857    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.333ns  (logic 0.259ns (19.426%)  route 1.074ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    5.304ns = ( 9.304 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.273     9.304    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X138Y226                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y226       FDRE (Prop_fdre_C_Q)         0.259     9.563 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.074    10.637    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X141Y226       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.137    12.827    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y226                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.048    
                         clock uncertainty           -0.191    12.857    
    SLICE_X141Y226       FDRE (Setup_fdre_C_D)       -0.010    12.847    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.324ns  (logic 0.223ns (16.847%)  route 1.101ns (83.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns = ( 9.306 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.275     9.306    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X141Y227                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y227       FDRE (Prop_fdre_C_Q)         0.223     9.529 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.101    10.630    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X140Y227       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.138    12.828    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y227                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.221    13.049    
                         clock uncertainty           -0.191    12.858    
    SLICE_X140Y227       FDRE (Setup_fdre_C_D)       -0.010    12.848    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.338ns  (logic 0.259ns (19.350%)  route 1.079ns (80.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 12.838 - 8.000 ) 
    Source Clock Delay      (SCD):    5.318ns = ( 9.318 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.287     9.318    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X136Y237                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y237       FDRE (Prop_fdre_C_Q)         0.259     9.577 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.079    10.656    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X136Y239       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.148    12.838    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X136Y239                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.221    13.059    
                         clock uncertainty           -0.191    12.868    
    SLICE_X136Y239       FDRE (Setup_fdre_C_D)        0.011    12.879    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.325ns  (logic 0.223ns (16.826%)  route 1.102ns (83.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 9.322 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.291     9.322    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/I1
    SLICE_X140Y202                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y202       FDRE (Prop_fdre_C_Q)         0.223     9.545 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           1.102    10.647    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X142Y202       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.151    12.841    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X142Y202                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.191    12.871    
    SLICE_X142Y202       FDRE (Setup_fdre_C_D)        0.011    12.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  2.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.100ns (14.886%)  route 0.572ns (85.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X141Y152                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y152       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.572     2.890    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X141Y149       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.866     2.813    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.559    
                         clock uncertainty            0.191     2.750    
    SLICE_X141Y149       FDRE (Hold_fdre_C_D)         0.036     2.786    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.786    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.100ns (16.283%)  route 0.514ns (83.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.592     2.218    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X140Y152                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y152       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.514     2.832    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X140Y150       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.793     2.740    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y150                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.486    
                         clock uncertainty            0.191     2.677    
    SLICE_X140Y150       FDRE (Hold_fdre_C_D)         0.047     2.724    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.100ns (16.360%)  route 0.511ns (83.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.585     2.211    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/I1
    SLICE_X140Y182                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y182       FDRE (Prop_fdre_C_Q)         0.100     2.311 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.511     2.822    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X140Y180       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.782     2.729    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y180                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.475    
                         clock uncertainty            0.191     2.666    
    SLICE_X140Y180       FDRE (Hold_fdre_C_D)         0.047     2.713    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.118ns (19.148%)  route 0.498ns (80.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.590     2.216    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/I1
    SLICE_X136Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y191       FDRE (Prop_fdre_C_Q)         0.118     2.334 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.498     2.832    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X139Y190       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.791     2.738    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y190                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.484    
                         clock uncertainty            0.191     2.675    
    SLICE_X139Y190       FDRE (Hold_fdre_C_D)         0.047     2.722    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.100ns (16.071%)  route 0.522ns (83.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.575     2.201    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/I1
    SLICE_X140Y211                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y211       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.522     2.823    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X141Y211       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.781     2.728    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y211                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.474    
                         clock uncertainty            0.191     2.665    
    SLICE_X141Y211       FDRE (Hold_fdre_C_D)         0.047     2.712    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.100ns (16.040%)  route 0.523ns (83.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.577     2.203    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y203       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.523     2.826    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X140Y203       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.191     2.667    
    SLICE_X140Y203       FDRE (Hold_fdre_C_D)         0.047     2.714    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.100ns (16.088%)  route 0.522ns (83.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.573     2.199    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/I1
    SLICE_X137Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y213       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.522     2.821    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X136Y213       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.778     2.725    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X136Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.471    
                         clock uncertainty            0.191     2.662    
    SLICE_X136Y213       FDRE (Hold_fdre_C_D)         0.042     2.704    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.082%)  route 0.500ns (80.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.590     2.216    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/I1
    SLICE_X136Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y191       FDRE (Prop_fdre_C_Q)         0.118     2.334 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.500     2.834    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_START
    SLICE_X138Y191       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.791     2.738    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/I1
    SLICE_X138Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.254     2.484    
                         clock uncertainty            0.191     2.675    
    SLICE_X138Y191       FDRE (Hold_fdre_C_D)         0.042     2.717    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.193%)  route 0.518ns (83.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.585     2.211    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y182                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y182       FDRE (Prop_fdre_C_Q)         0.100     2.311 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.518     2.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/DRP_X16
    SLICE_X140Y180       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.782     2.729    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y180                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.254     2.475    
                         clock uncertainty            0.191     2.666    
    SLICE_X140Y180       FDRE (Hold_fdre_C_D)         0.044     2.710    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.829    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.100ns (16.012%)  route 0.525ns (83.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.589     2.215    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/I1
    SLICE_X137Y189                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y189       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.525     2.840    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/DRP_X16X20_MODE
    SLICE_X138Y188       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.790     2.737    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/I1
    SLICE_X138Y188                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.254     2.483    
                         clock uncertainty            0.191     2.674    
    SLICE_X138Y188       FDRE (Hold_fdre_C_D)         0.042     2.716    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        6.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.223ns (16.847%)  route 1.101ns (83.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.286     5.317    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y213       FDRE (Prop_fdre_C_Q)         0.223     5.540 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.101     6.641    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y213       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.147    12.837    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.191    12.867    
    SLICE_X139Y213       FDRE (Setup_fdre_C_D)       -0.019    12.848    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.259ns (19.387%)  route 1.077ns (80.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.278     5.309    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X138Y220                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y220       FDRE (Prop_fdre_C_Q)         0.259     5.568 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.077     6.645    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I3[0]
    SLICE_X138Y203       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.151    12.841    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X138Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.191    12.871    
    SLICE_X138Y203       FDRE (Setup_fdre_C_D)        0.004    12.875    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.223ns (17.171%)  route 1.076ns (82.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 12.841 - 8.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.291     5.322    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y203       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.076     6.621    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y203       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.151    12.841    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.062    
                         clock uncertainty           -0.191    12.871    
    SLICE_X139Y203       FDRE (Setup_fdre_C_D)       -0.019    12.852    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.223ns (17.200%)  route 1.074ns (82.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 12.837 - 8.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.288     5.319    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X137Y239                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y239       FDRE (Prop_fdre_C_Q)         0.223     5.542 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.074     6.616    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X137Y238       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.147    12.837    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X137Y238                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.058    
                         clock uncertainty           -0.191    12.867    
    SLICE_X137Y238       FDRE (Setup_fdre_C_D)       -0.010    12.857    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.223ns (20.239%)  route 0.879ns (79.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 12.857 - 8.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.475     5.506    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.223     5.729 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.879     6.608    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X141Y150       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.167    12.857    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X141Y150                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.078    
                         clock uncertainty           -0.191    12.887    
    SLICE_X141Y150       FDRE (Setup_fdre_C_D)       -0.010    12.877    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.877    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.223ns (17.801%)  route 1.030ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.281     5.312    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X140Y175                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y175       FDRE (Prop_fdre_C_Q)         0.223     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.030     6.565    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I3[1]
    SLICE_X140Y191       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.165    12.855    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X140Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.221    13.076    
                         clock uncertainty           -0.191    12.885    
    SLICE_X140Y191       FDRE (Setup_fdre_C_D)       -0.022    12.863    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.223ns (18.831%)  route 0.961ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 12.829 - 8.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.275     5.306    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y227                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y227       FDRE (Prop_fdre_C_Q)         0.223     5.529 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.961     6.490    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y228       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.139    12.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y228                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.050    
                         clock uncertainty           -0.191    12.859    
    SLICE_X139Y228       FDRE (Setup_fdre_C_D)       -0.019    12.840    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.223ns (18.378%)  route 0.990ns (81.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 12.853 - 8.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.295     5.326    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y163                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y163       FDRE (Prop_fdre_C_Q)         0.223     5.549 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.990     6.539    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y163       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.163    12.853    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/I3
    SLICE_X138Y163                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.074    
                         clock uncertainty           -0.191    12.883    
    SLICE_X138Y163       FDRE (Setup_fdre_C_D)        0.011    12.894    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.223ns (18.622%)  route 0.974ns (81.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.298     5.329    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y190                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y190       FDRE (Prop_fdre_C_Q)         0.223     5.552 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.974     6.526    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X136Y191       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.165    12.855    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/I1
    SLICE_X136Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.076    
                         clock uncertainty           -0.191    12.885    
    SLICE_X136Y191       FDRE (Setup_fdre_C_D)        0.011    12.896    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.896    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.259ns (21.568%)  route 0.942ns (78.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 12.848 - 8.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.285     5.316    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/I1
    SLICE_X138Y178                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y178       FDRE (Prop_fdre_C_Q)         0.259     5.575 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.942     6.517    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y181       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.158    12.848    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/I1
    SLICE_X138Y181                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221    13.069    
                         clock uncertainty           -0.191    12.878    
    SLICE_X138Y181       FDRE (Setup_fdre_C_D)        0.011    12.889    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  6.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.100ns (16.254%)  route 0.515ns (83.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.566     2.192    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y227                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y227       FDRE (Prop_fdre_C_Q)         0.100     2.292 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.515     2.807    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y228       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.771     2.718    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y228                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.464    
    SLICE_X139Y228       FDRE (Hold_fdre_C_D)         0.044     2.508    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.407%)  route 0.509ns (83.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.590     2.216    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y190                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y190       FDRE (Prop_fdre_C_Q)         0.100     2.316 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.509     2.825    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X136Y191       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.791     2.738    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/I1
    SLICE_X136Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.484    
    SLICE_X136Y191       FDRE (Hold_fdre_C_D)         0.042     2.526    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.410%)  route 0.509ns (83.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.587     2.213    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y163                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y163       FDRE (Prop_fdre_C_Q)         0.100     2.313 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.509     2.822    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y163       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.787     2.734    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/I3
    SLICE_X138Y163                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.480    
    SLICE_X138Y163       FDRE (Hold_fdre_C_D)         0.042     2.522    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.118ns (19.067%)  route 0.501ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.581     2.207    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/I1
    SLICE_X138Y178                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y178       FDRE (Prop_fdre_C_Q)         0.118     2.325 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.501     2.826    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y181       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/I1
    SLICE_X138Y181                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.476    
    SLICE_X138Y181       FDRE (Hold_fdre_C_D)         0.042     2.518    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.488%)  route 0.546ns (84.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.577     2.203    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y203       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.546     2.849    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y203       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.476    
    SLICE_X139Y203       FDRE (Hold_fdre_C_D)         0.044     2.520    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.252%)  route 0.556ns (84.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.573     2.199    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y213       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.556     2.855    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y213       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.778     2.725    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.471    
    SLICE_X139Y213       FDRE (Hold_fdre_C_D)         0.044     2.515    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.020%)  route 0.566ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.578     2.204    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X140Y175                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y175       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.566     2.870    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I3[1]
    SLICE_X140Y191       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.791     2.738    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X140Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.254     2.484    
    SLICE_X140Y191       FDRE (Hold_fdre_C_D)         0.040     2.524    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.524    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (15.003%)  route 0.567ns (84.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.575     2.201    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X137Y239                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y239       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.567     2.868    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X137Y238       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.781     2.728    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X137Y238                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.474    
    SLICE_X137Y238       FDRE (Hold_fdre_C_D)         0.047     2.521    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.426%)  route 0.509ns (83.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.646     2.272    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.100     2.372 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.509     2.881    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X141Y150       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.793     2.740    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X141Y150                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.486    
    SLICE_X141Y150       FDRE (Hold_fdre_C_D)         0.047     2.533    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.118ns (17.278%)  route 0.565ns (82.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.568     2.194    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X138Y220                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y220       FDRE (Prop_fdre_C_Q)         0.118     2.312 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.565     2.877    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I3[0]
    SLICE_X138Y203       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X138Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.254     2.476    
    SLICE_X138Y203       FDRE (Hold_fdre_C_D)         0.038     2.514    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.363    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        1.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk2 rise@4.000ns)
  Data Path Delay:        2.637ns  (logic 0.266ns (10.089%)  route 2.371ns (89.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.264ns = ( 9.264 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.233     9.264    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X99Y162                                                     r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y162        FDRE (Prop_fdre_C_Q)         0.223     9.487 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[1]/Q
                         net (fo=2, routed)           1.111    10.598    app/BMD/BMD_EP/EP_MEM/EP_MEM/O146[1]
    SLICE_X99Y162        LUT2 (Prop_lut2_I0_O)        0.043    10.641 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pcie_7x_0_i_i_10/O
                         net (fo=1, routed)           1.260    11.901    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_speed
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161    12.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221    13.072    
                         clock uncertainty           -0.185    12.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKSPEED)
                                                      0.095    12.982    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk2 rise@4.000ns)
  Data Path Delay:        2.415ns  (logic 0.223ns (9.233%)  route 2.192ns (90.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.278ns = ( 9.278 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.247     9.278    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X113Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDRE (Prop_fdre_C_Q)         0.223     9.501 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/Q
                         net (fo=2, routed)           2.192    11.693    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161    12.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221    13.072    
                         clock uncertainty           -0.185    12.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[0])
                                                      0.114    13.001    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.001    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk2 rise@4.000ns)
  Data Path Delay:        2.221ns  (logic 0.259ns (11.662%)  route 1.962ns (88.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.279ns = ( 9.279 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.248     9.279    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X116Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y152       FDRE (Prop_fdre_C_Q)         0.259     9.538 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/Q
                         net (fo=12, routed)          1.962    11.500    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161    12.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221    13.072    
                         clock uncertainty           -0.185    12.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[0])
                                                      0.077    12.964    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                         -11.500    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk2 rise@4.000ns)
  Data Path Delay:        2.093ns  (logic 0.259ns (12.375%)  route 1.834ns (87.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.279ns = ( 9.279 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.248     9.279    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X116Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y152       FDRE (Prop_fdre_C_Q)         0.259     9.538 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/Q
                         net (fo=14, routed)          1.834    11.372    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161    12.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221    13.072    
                         clock uncertainty           -0.185    12.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[1])
                                                      0.047    12.934    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk2 rise@4.000ns)
  Data Path Delay:        2.087ns  (logic 0.259ns (12.409%)  route 1.828ns (87.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.279ns = ( 9.279 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.248     9.279    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X118Y155                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y155       FDRE (Prop_fdre_C_Q)         0.259     9.538 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/Q
                         net (fo=2, routed)           1.828    11.366    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161    12.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221    13.072    
                         clock uncertainty           -0.185    12.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[1])
                                                      0.132    13.019    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.019    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - userclk2 rise@4.000ns)
  Data Path Delay:        2.049ns  (logic 0.223ns (10.883%)  route 1.826ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 12.851 - 8.000 ) 
    Source Clock Delay      (SCD):    5.265ns = ( 9.265 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     4.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     6.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     7.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     8.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.234     9.265    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X103Y162                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y162       FDRE (Prop_fdre_C_Q)         0.223     9.488 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/Q
                         net (fo=2, routed)           1.826    11.314    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_auton
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161    12.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221    13.072    
                         clock uncertainty           -0.185    12.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKAUTON)
                                                      0.138    13.025    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.025    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  1.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.118ns (10.629%)  route 0.992ns (89.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.559     2.185    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X118Y155                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y155       FDRE (Prop_fdre_C_Q)         0.118     2.303 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/Q
                         net (fo=2, routed)           0.992     3.295    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[1])
                                                      0.518     3.183    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.100ns (8.787%)  route 1.038ns (91.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.549     2.175    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X103Y162                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y162       FDRE (Prop_fdre_C_Q)         0.100     2.275 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/Q
                         net (fo=2, routed)           1.038     3.313    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_auton
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKAUTON)
                                                      0.519     3.184    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.118ns (10.415%)  route 1.015ns (89.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.560     2.186    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X116Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y152       FDRE (Prop_fdre_C_Q)         0.118     2.304 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/Q
                         net (fo=14, routed)          1.015     3.319    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[1])
                                                      0.520     3.185    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.128ns (10.691%)  route 1.069ns (89.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.548     2.174    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X99Y162                                                     r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y162        FDRE (Prop_fdre_C_Q)         0.100     2.274 f  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[0]/Q
                         net (fo=2, routed)           0.318     2.592    app/BMD/BMD_EP/EP_MEM/EP_MEM/O146[0]
    SLICE_X99Y162        LUT2 (Prop_lut2_I1_O)        0.028     2.620 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pcie_7x_0_i_i_10/O
                         net (fo=1, routed)           0.752     3.371    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_speed
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKSPEED)
                                                      0.520     3.185    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.118ns (9.610%)  route 1.110ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.560     2.186    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X116Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y152       FDRE (Prop_fdre_C_Q)         0.118     2.304 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/Q
                         net (fo=12, routed)          1.110     3.414    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[0])
                                                      0.516     3.181    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.100ns (7.929%)  route 1.161ns (92.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.559     2.185    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X113Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDRE (Prop_fdre_C_Q)         0.100     2.285 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/Q
                         net (fo=2, routed)           1.161     3.446    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[0])
                                                      0.513     3.178    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        2.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.207ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.223ns (16.847%)  route 1.101ns (83.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 8.837 - 4.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.286     5.317    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y213       FDRE (Prop_fdre_C_Q)         0.223     5.540 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.101     6.641    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y213       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.147     8.837    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.058    
                         clock uncertainty           -0.191     8.867    
    SLICE_X139Y213       FDRE (Setup_fdre_C_D)       -0.019     8.848    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                  2.207    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.259ns (19.387%)  route 1.077ns (80.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 8.841 - 4.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.278     5.309    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X138Y220                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y220       FDRE (Prop_fdre_C_Q)         0.259     5.568 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.077     6.645    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I3[0]
    SLICE_X138Y203       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.151     8.841    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X138Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.221     9.062    
                         clock uncertainty           -0.191     8.871    
    SLICE_X138Y203       FDRE (Setup_fdre_C_D)        0.004     8.875    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.223ns (17.171%)  route 1.076ns (82.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 8.841 - 4.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.291     5.322    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y203       FDRE (Prop_fdre_C_Q)         0.223     5.545 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.076     6.621    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y203       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.151     8.841    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.062    
                         clock uncertainty           -0.191     8.871    
    SLICE_X139Y203       FDRE (Setup_fdre_C_D)       -0.019     8.852    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.223ns (17.200%)  route 1.074ns (82.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 8.837 - 4.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.288     5.319    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X137Y239                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y239       FDRE (Prop_fdre_C_Q)         0.223     5.542 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.074     6.616    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X137Y238       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.147     8.837    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X137Y238                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.058    
                         clock uncertainty           -0.191     8.867    
    SLICE_X137Y238       FDRE (Setup_fdre_C_D)       -0.010     8.857    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.223ns (20.239%)  route 0.879ns (79.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 8.857 - 4.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.475     5.506    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.223     5.729 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.879     6.608    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X141Y150       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.167     8.857    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X141Y150                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.078    
                         clock uncertainty           -0.191     8.887    
    SLICE_X141Y150       FDRE (Setup_fdre_C_D)       -0.010     8.877    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.877    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.223ns (17.801%)  route 1.030ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 8.855 - 4.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.281     5.312    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X140Y175                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y175       FDRE (Prop_fdre_C_Q)         0.223     5.535 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           1.030     6.565    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I3[1]
    SLICE_X140Y191       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.165     8.855    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X140Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.221     9.076    
                         clock uncertainty           -0.191     8.885    
    SLICE_X140Y191       FDRE (Setup_fdre_C_D)       -0.022     8.863    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.863    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.223ns (18.831%)  route 0.961ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.829 - 4.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.275     5.306    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y227                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y227       FDRE (Prop_fdre_C_Q)         0.223     5.529 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.961     6.490    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y228       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.139     8.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y228                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.050    
                         clock uncertainty           -0.191     8.859    
    SLICE_X139Y228       FDRE (Setup_fdre_C_D)       -0.019     8.840    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.223ns (18.378%)  route 0.990ns (81.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 8.853 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.295     5.326    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y163                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y163       FDRE (Prop_fdre_C_Q)         0.223     5.549 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.990     6.539    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y163       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.163     8.853    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/I3
    SLICE_X138Y163                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.074    
                         clock uncertainty           -0.191     8.883    
    SLICE_X138Y163       FDRE (Setup_fdre_C_D)        0.011     8.894    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.894    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.223ns (18.622%)  route 0.974ns (81.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 8.855 - 4.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.298     5.329    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y190                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y190       FDRE (Prop_fdre_C_Q)         0.223     5.552 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.974     6.526    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X136Y191       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.165     8.855    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/I1
    SLICE_X136Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.076    
                         clock uncertainty           -0.191     8.885    
    SLICE_X136Y191       FDRE (Setup_fdre_C_D)        0.011     8.896    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.259ns (21.568%)  route 0.942ns (78.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 8.848 - 4.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.285     5.316    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/I1
    SLICE_X138Y178                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y178       FDRE (Prop_fdre_C_Q)         0.259     5.575 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.942     6.517    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y181       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.158     8.848    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/I1
    SLICE_X138Y181                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.221     9.069    
                         clock uncertainty           -0.191     8.878    
    SLICE_X138Y181       FDRE (Setup_fdre_C_D)        0.011     8.889    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.889    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  2.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.100ns (16.254%)  route 0.515ns (83.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.566     2.192    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y227                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y227       FDRE (Prop_fdre_C_Q)         0.100     2.292 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.515     2.807    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y228       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.771     2.718    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y228                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.464    
                         clock uncertainty            0.191     2.655    
    SLICE_X139Y228       FDRE (Hold_fdre_C_D)         0.044     2.699    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.407%)  route 0.509ns (83.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.590     2.216    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y190                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y190       FDRE (Prop_fdre_C_Q)         0.100     2.316 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.509     2.825    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X136Y191       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.791     2.738    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/I1
    SLICE_X136Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.484    
                         clock uncertainty            0.191     2.675    
    SLICE_X136Y191       FDRE (Hold_fdre_C_D)         0.042     2.717    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.410%)  route 0.509ns (83.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.587     2.213    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/I1
    SLICE_X139Y163                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y163       FDRE (Prop_fdre_C_Q)         0.100     2.313 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.509     2.822    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y163       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.787     2.734    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/I3
    SLICE_X138Y163                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.191     2.671    
    SLICE_X138Y163       FDRE (Hold_fdre_C_D)         0.042     2.713    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.118ns (19.067%)  route 0.501ns (80.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.581     2.207    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/I1
    SLICE_X138Y178                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y178       FDRE (Prop_fdre_C_Q)         0.118     2.325 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.501     2.826    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X138Y181       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/I1
    SLICE_X138Y181                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.191     2.667    
    SLICE_X138Y181       FDRE (Hold_fdre_C_D)         0.042     2.709    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.100ns (15.488%)  route 0.546ns (84.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.577     2.203    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/I1
    SLICE_X140Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y203       FDRE (Prop_fdre_C_Q)         0.100     2.303 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.546     2.849    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y203       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.191     2.667    
    SLICE_X139Y203       FDRE (Hold_fdre_C_D)         0.044     2.711    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.100ns (15.252%)  route 0.556ns (84.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.573     2.199    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y213       FDRE (Prop_fdre_C_Q)         0.100     2.299 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.556     2.855    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X139Y213       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.778     2.725    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/I1
    SLICE_X139Y213                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.471    
                         clock uncertainty            0.191     2.662    
    SLICE_X139Y213       FDRE (Hold_fdre_C_D)         0.044     2.706    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.706    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.100ns (15.020%)  route 0.566ns (84.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.578     2.204    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X140Y175                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y175       FDRE (Prop_fdre_C_Q)         0.100     2.304 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.566     2.870    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I3[1]
    SLICE_X140Y191       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.791     2.738    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X140Y191                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.254     2.484    
                         clock uncertainty            0.191     2.675    
    SLICE_X140Y191       FDRE (Hold_fdre_C_D)         0.040     2.715    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (15.003%)  route 0.567ns (84.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.575     2.201    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/I1
    SLICE_X137Y239                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y239       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.567     2.868    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X137Y238       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.781     2.728    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/CLK
    SLICE_X137Y238                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.474    
                         clock uncertainty            0.191     2.665    
    SLICE_X137Y238       FDRE (Hold_fdre_C_D)         0.047     2.712    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.426%)  route 0.509ns (83.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.646     2.272    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/I1
    SLICE_X141Y149                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y149       FDRE (Prop_fdre_C_Q)         0.100     2.372 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.509     2.881    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X141Y150       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.793     2.740    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/I1
    SLICE_X141Y150                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.254     2.486    
                         clock uncertainty            0.191     2.677    
    SLICE_X141Y150       FDRE (Hold_fdre_C_D)         0.047     2.724    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.724    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.118ns (17.278%)  route 0.565ns (82.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.568     2.194    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/I1
    SLICE_X138Y220                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y220       FDRE (Prop_fdre_C_Q)         0.118     2.312 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.565     2.877    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I3[0]
    SLICE_X138Y203       FDRE                                         r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.783     2.730    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/I2
    SLICE_X138Y203                                                    r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.254     2.476    
                         clock uncertainty            0.191     2.667    
    SLICE_X138Y203       FDRE (Hold_fdre_C_D)         0.038     2.705    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        1.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.266ns (10.089%)  route 2.371ns (89.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 8.851 - 4.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.233     5.264    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X99Y162                                                     r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y162        FDRE (Prop_fdre_C_Q)         0.223     5.487 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[1]/Q
                         net (fo=2, routed)           1.111     6.598    app/BMD/BMD_EP/EP_MEM/EP_MEM/O146[1]
    SLICE_X99Y162        LUT2 (Prop_lut2_I0_O)        0.043     6.641 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pcie_7x_0_i_i_10/O
                         net (fo=1, routed)           1.260     7.901    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_speed
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161     8.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221     9.072    
                         clock uncertainty           -0.185     8.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKSPEED)
                                                      0.095     8.982    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          8.982    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.223ns (9.233%)  route 2.192ns (90.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 8.851 - 4.000 ) 
    Source Clock Delay      (SCD):    5.278ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.247     5.278    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X113Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDRE (Prop_fdre_C_Q)         0.223     5.501 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/Q
                         net (fo=2, routed)           2.192     7.693    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161     8.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221     9.072    
                         clock uncertainty           -0.185     8.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[0])
                                                      0.114     9.001    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.693    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.259ns (11.662%)  route 1.962ns (88.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 8.851 - 4.000 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.248     5.279    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X116Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y152       FDRE (Prop_fdre_C_Q)         0.259     5.538 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/Q
                         net (fo=12, routed)          1.962     7.500    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161     8.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221     9.072    
                         clock uncertainty           -0.185     8.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[0])
                                                      0.077     8.964    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          8.964    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.562ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.259ns (12.375%)  route 1.834ns (87.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 8.851 - 4.000 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.248     5.279    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X116Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y152       FDRE (Prop_fdre_C_Q)         0.259     5.538 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/Q
                         net (fo=14, routed)          1.834     7.372    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161     8.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221     9.072    
                         clock uncertainty           -0.185     8.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[1])
                                                      0.047     8.934    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.259ns (12.409%)  route 1.828ns (87.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 8.851 - 4.000 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.248     5.279    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X118Y155                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y155       FDRE (Prop_fdre_C_Q)         0.259     5.538 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/Q
                         net (fo=2, routed)           1.828     7.366    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161     8.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221     9.072    
                         clock uncertainty           -0.185     8.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[1])
                                                      0.132     9.019    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 0.223ns (10.883%)  route 1.826ns (89.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 8.851 - 4.000 ) 
    Source Clock Delay      (SCD):    5.265ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.234     5.265    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X103Y162                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y162       FDRE (Prop_fdre_C_Q)         0.223     5.488 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/Q
                         net (fo=2, routed)           1.826     7.314    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_auton
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.161     8.851    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism              0.221     9.072    
                         clock uncertainty           -0.185     8.887    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_PIPECLK_PLDIRECTEDLINKAUTON)
                                                      0.138     9.025    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  1.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.118ns (10.629%)  route 0.992ns (89.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.559     2.185    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X118Y155                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y155       FDRE (Prop_fdre_C_Q)         0.118     2.303 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[1]/Q
                         net (fo=2, routed)           0.992     3.295    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[1])
                                                      0.518     3.183    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.100ns (8.787%)  route 1.038ns (91.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.549     2.175    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X103Y162                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y162       FDRE (Prop_fdre_C_Q)         0.100     2.275 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_auton_reg/Q
                         net (fo=2, routed)           1.038     3.313    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_auton
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKAUTON
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKAUTON)
                                                      0.519     3.184    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.184    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.118ns (10.415%)  route 1.015ns (89.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.560     2.186    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X116Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y152       FDRE (Prop_fdre_C_Q)         0.118     2.304 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[1]/Q
                         net (fo=14, routed)          1.015     3.319    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[1])
                                                      0.520     3.185    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.128ns (10.691%)  route 1.069ns (89.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.548     2.174    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X99Y162                                                     r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y162        FDRE (Prop_fdre_C_Q)         0.100     2.274 f  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_speed_binary_reg[0]/Q
                         net (fo=2, routed)           0.318     2.592    app/BMD/BMD_EP/EP_MEM/EP_MEM/O146[0]
    SLICE_X99Y162        LUT2 (Prop_lut2_I1_O)        0.028     2.620 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pcie_7x_0_i_i_10/O
                         net (fo=1, routed)           0.752     3.371    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_speed
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKSPEED
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKSPEED)
                                                      0.520     3.185    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.118ns (9.610%)  route 1.110ns (90.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.560     2.186    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X116Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y152       FDRE (Prop_fdre_C_Q)         0.118     2.304 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_change_reg[0]/Q
                         net (fo=12, routed)          1.110     3.414    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_change[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKCHANGE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKCHANGE[0])
                                                      0.516     3.181    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.100ns (7.929%)  route 1.161ns (92.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.185ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.559     2.185    app/BMD/BMD_EP/EP_MEM/EP_MEM/user_clk
    SLICE_X113Y152                                                    r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y152       FDRE (Prop_fdre_C_Q)         0.100     2.285 r  app/BMD/BMD_EP/EP_MEM/EP_MEM/pl_directed_link_width_reg[0]/Q
                         net (fo=2, routed)           1.161     3.446    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pl_directed_link_width[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLDIRECTEDLINKWIDTH[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.788     2.735    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.665    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PLDIRECTEDLINKWIDTH[0])
                                                      0.513     3.178    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.683ns (37.301%)  route 1.148ns (62.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[3])
                                                      0.683     6.009 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[3]
                         net (fo=2, routed)           1.148     7.157    app/BMD/BMD_EP/D[3]
    SLICE_X123Y152       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X123Y152                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[3]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X123Y152       FDRE (Setup_fdre_C_D)       -0.008     8.880    app/BMD/BMD_EP/pl_ltssm_state_user_reg[3]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_link_upcfg_capable_user_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.794ns (42.969%)  route 1.054ns (57.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKUPCFGCAP)
                                                      0.794     6.120 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKUPCFGCAP
                         net (fo=1, routed)           1.054     7.174    app/BMD/BMD_EP/pl_link_upcfg_capable
    SLICE_X122Y152       FDRE                                         r  app/BMD/BMD_EP/pl_link_upcfg_capable_user_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y152                                                    r  app/BMD/BMD_EP/pl_link_upcfg_capable_user_reg/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y152       FDRE (Setup_fdre_C_D)        0.013     8.901    app/BMD/BMD_EP/pl_link_upcfg_capable_user_reg
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_link_partner_gen2_supported_user_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.751ns (40.847%)  route 1.088ns (59.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKPARTNERGEN2SUPPORTED)
                                                      0.751     6.077 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKPARTNERGEN2SUPPORTED
                         net (fo=1, routed)           1.088     7.164    app/BMD/BMD_EP/pl_link_partner_gen2_supported
    SLICE_X122Y152       FDRE                                         r  app/BMD/BMD_EP/pl_link_partner_gen2_supported_user_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y152                                                    r  app/BMD/BMD_EP/pl_link_partner_gen2_supported_user_reg/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y152       FDRE (Setup_fdre_C_D)        0.004     8.892    app/BMD/BMD_EP/pl_link_partner_gen2_supported_user_reg
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.769ns (42.939%)  route 1.022ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[1])
                                                      0.769     6.095 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[1]
                         net (fo=2, routed)           1.022     7.117    app/BMD/BMD_EP/D[1]
    SLICE_X122Y152       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y152                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[1]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y152       FDRE (Setup_fdre_C_D)        0.000     8.888    app/BMD/BMD_EP/pl_ltssm_state_user_reg[1]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_initial_link_width_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.788ns (46.771%)  route 0.897ns (53.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 8.806 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[0])
                                                      0.788     6.114 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[0]
                         net (fo=1, routed)           0.897     7.011    app/BMD/BMD_EP/I2[0]
    SLICE_X118Y152       FDRE                                         r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.116     8.806    app/BMD/BMD_EP/user_clk
    SLICE_X118Y152                                                    r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[0]/C
                         clock pessimism              0.221     9.027    
                         clock uncertainty           -0.185     8.842    
    SLICE_X118Y152       FDRE (Setup_fdre_C_D)        0.011     8.853    app/BMD/BMD_EP/pl_initial_link_width_user_reg[0]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_sel_link_width_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.806ns (47.223%)  route 0.901ns (52.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[0])
                                                      0.806     6.132 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[0]
                         net (fo=1, routed)           0.901     7.032    app/BMD/BMD_EP/I1[0]
    SLICE_X122Y150       FDRE                                         r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y150                                                    r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[0]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y150       FDRE (Setup_fdre_C_D)        0.000     8.888    app/BMD/BMD_EP/pl_sel_link_width_user_reg[0]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.802ns (47.624%)  route 0.882ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[1])
                                                      0.802     6.128 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[1]
                         net (fo=1, routed)           0.882     7.010    app/BMD/BMD_EP/I1[1]
    SLICE_X123Y151       FDRE                                         r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X123Y151                                                    r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X123Y151       FDRE (Setup_fdre_C_D)       -0.022     8.866    app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.749ns (44.040%)  route 0.952ns (55.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[1])
                                                      0.749     6.075 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[1]
                         net (fo=1, routed)           0.952     7.026    app/BMD/BMD_EP/I2[1]
    SLICE_X122Y152       FDRE                                         r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y152                                                    r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y152       FDRE (Setup_fdre_C_D)        0.011     8.899    app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.705ns (42.501%)  route 0.954ns (57.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[0])
                                                      0.705     6.031 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[0]
                         net (fo=2, routed)           0.954     6.984    app/BMD/BMD_EP/D[0]
    SLICE_X123Y152       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X123Y152                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X123Y152       FDRE (Setup_fdre_C_D)       -0.019     8.869    app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.742ns (45.562%)  route 0.887ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKGEN2CAP)
                                                      0.742     6.068 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKGEN2CAP
                         net (fo=1, routed)           0.887     6.954    app/BMD/BMD_EP/pl_link_gen2_capable
    SLICE_X122Y151       FDRE                                         r  app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y151                                                    r  app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y151       FDRE (Setup_fdre_C_D)       -0.010     8.878    app/BMD/BMD_EP/pl_link_gen2_capable_user_reg
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_initial_link_width_user_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.105ns (18.022%)  route 0.478ns (81.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[2])
                                                      0.105     2.319 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[2]
                         net (fo=1, routed)           0.478     2.796    app/BMD/BMD_EP/I2[2]
    SLICE_X117Y152       FDRE                                         r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.759     2.706    app/BMD/BMD_EP/user_clk
    SLICE_X117Y152                                                    r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[2]/C
                         clock pessimism             -0.254     2.452    
                         clock uncertainty            0.185     2.637    
    SLICE_X117Y152       FDRE (Hold_fdre_C_D)         0.040     2.677    app/BMD/BMD_EP/pl_initial_link_width_user_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.111ns (18.991%)  route 0.473ns (81.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLANEREVERSALMODE[0])
                                                      0.111     2.325 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLANEREVERSALMODE[0]
                         net (fo=1, routed)           0.473     2.798    app/BMD/BMD_EP/I3[0]
    SLICE_X121Y150       FDRE                                         r  app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.760     2.707    app/BMD/BMD_EP/user_clk
    SLICE_X121Y150                                                    r  app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[0]/C
                         clock pessimism             -0.254     2.453    
                         clock uncertainty            0.185     2.638    
    SLICE_X121Y150       FDRE (Hold_fdre_C_D)         0.040     2.678    app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.108ns (17.205%)  route 0.520ns (82.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[5])
                                                      0.108     2.322 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[5]
                         net (fo=2, routed)           0.520     2.841    app/BMD/BMD_EP/D[5]
    SLICE_X124Y151       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.788     2.735    app/BMD/BMD_EP/user_clk
    SLICE_X124Y151                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[5]/C
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.666    
    SLICE_X124Y151       FDRE (Hold_fdre_C_D)         0.047     2.713    app/BMD/BMD_EP/pl_ltssm_state_user_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.113ns (17.926%)  route 0.517ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLANEREVERSALMODE[1])
                                                      0.113     2.327 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLANEREVERSALMODE[1]
                         net (fo=1, routed)           0.517     2.844    app/BMD/BMD_EP/I3[1]
    SLICE_X122Y150       FDRE                                         r  app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X122Y150                                                    r  app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[1]/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X122Y150       FDRE (Hold_fdre_C_D)         0.042     2.707    app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.106ns (16.758%)  route 0.527ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[4])
                                                      0.106     2.320 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[4]
                         net (fo=2, routed)           0.527     2.846    app/BMD/BMD_EP/D[4]
    SLICE_X123Y152       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X123Y152                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[4]/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X123Y152       FDRE (Hold_fdre_C_D)         0.043     2.708    app/BMD/BMD_EP/pl_ltssm_state_user_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_sel_link_rate_user_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.120ns (19.019%)  route 0.511ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKRATE)
                                                      0.120     2.334 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKRATE
                         net (fo=1, routed)           0.511     2.845    app/BMD/BMD_EP/pl_sel_link_rate
    SLICE_X122Y150       FDRE                                         r  app/BMD/BMD_EP/pl_sel_link_rate_user_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X122Y150                                                    r  app/BMD/BMD_EP/pl_sel_link_rate_user_reg/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X122Y150       FDRE (Hold_fdre_C_D)         0.038     2.703    app/BMD/BMD_EP/pl_sel_link_rate_user_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.099ns (15.523%)  route 0.539ns (84.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[0])
                                                      0.099     2.313 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[0]
                         net (fo=2, routed)           0.539     2.851    app/BMD/BMD_EP/D[0]
    SLICE_X123Y152       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X123Y152                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X123Y152       FDRE (Hold_fdre_C_D)         0.044     2.709    app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.112ns (17.527%)  route 0.527ns (82.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[1])
                                                      0.112     2.326 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[1]
                         net (fo=1, routed)           0.527     2.853    app/BMD/BMD_EP/I1[1]
    SLICE_X123Y151       FDRE                                         r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X123Y151                                                    r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X123Y151       FDRE (Hold_fdre_C_D)         0.040     2.705    app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.112ns (17.238%)  route 0.538ns (82.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[1])
                                                      0.112     2.326 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[1]
                         net (fo=1, routed)           0.538     2.863    app/BMD/BMD_EP/I2[1]
    SLICE_X122Y152       FDRE                                         r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X122Y152                                                    r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X122Y152       FDRE (Hold_fdre_C_D)         0.042     2.707    app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.120ns (18.588%)  route 0.526ns (81.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKGEN2CAP)
                                                      0.120     2.334 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKGEN2CAP
                         net (fo=1, routed)           0.526     2.859    app/BMD/BMD_EP/pl_link_gen2_capable
    SLICE_X122Y151       FDRE                                         r  app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X122Y151                                                    r  app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X122Y151       FDRE (Hold_fdre_C_D)         0.032     2.697    app/BMD/BMD_EP/pl_link_gen2_capable_user_reg
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.683ns (37.301%)  route 1.148ns (62.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[3])
                                                      0.683     6.009 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[3]
                         net (fo=2, routed)           1.148     7.157    app/BMD/BMD_EP/D[3]
    SLICE_X123Y152       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X123Y152                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[3]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X123Y152       FDRE (Setup_fdre_C_D)       -0.008     8.880    app/BMD/BMD_EP/pl_ltssm_state_user_reg[3]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_link_upcfg_capable_user_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.794ns (42.969%)  route 1.054ns (57.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKUPCFGCAP)
                                                      0.794     6.120 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKUPCFGCAP
                         net (fo=1, routed)           1.054     7.174    app/BMD/BMD_EP/pl_link_upcfg_capable
    SLICE_X122Y152       FDRE                                         r  app/BMD/BMD_EP/pl_link_upcfg_capable_user_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y152                                                    r  app/BMD/BMD_EP/pl_link_upcfg_capable_user_reg/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y152       FDRE (Setup_fdre_C_D)        0.013     8.901    app/BMD/BMD_EP/pl_link_upcfg_capable_user_reg
  -------------------------------------------------------------------
                         required time                          8.901    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.728ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_link_partner_gen2_supported_user_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.751ns (40.847%)  route 1.088ns (59.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKPARTNERGEN2SUPPORTED)
                                                      0.751     6.077 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKPARTNERGEN2SUPPORTED
                         net (fo=1, routed)           1.088     7.164    app/BMD/BMD_EP/pl_link_partner_gen2_supported
    SLICE_X122Y152       FDRE                                         r  app/BMD/BMD_EP/pl_link_partner_gen2_supported_user_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y152                                                    r  app/BMD/BMD_EP/pl_link_partner_gen2_supported_user_reg/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y152       FDRE (Setup_fdre_C_D)        0.004     8.892    app/BMD/BMD_EP/pl_link_partner_gen2_supported_user_reg
  -------------------------------------------------------------------
                         required time                          8.892    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  1.728    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.769ns (42.939%)  route 1.022ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[1])
                                                      0.769     6.095 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[1]
                         net (fo=2, routed)           1.022     7.117    app/BMD/BMD_EP/D[1]
    SLICE_X122Y152       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y152                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[1]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y152       FDRE (Setup_fdre_C_D)        0.000     8.888    app/BMD/BMD_EP/pl_ltssm_state_user_reg[1]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_initial_link_width_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.788ns (46.771%)  route 0.897ns (53.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 8.806 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[0])
                                                      0.788     6.114 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[0]
                         net (fo=1, routed)           0.897     7.011    app/BMD/BMD_EP/I2[0]
    SLICE_X118Y152       FDRE                                         r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.116     8.806    app/BMD/BMD_EP/user_clk
    SLICE_X118Y152                                                    r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[0]/C
                         clock pessimism              0.221     9.027    
                         clock uncertainty           -0.185     8.842    
    SLICE_X118Y152       FDRE (Setup_fdre_C_D)        0.011     8.853    app/BMD/BMD_EP/pl_initial_link_width_user_reg[0]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_sel_link_width_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.806ns (47.223%)  route 0.901ns (52.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[0])
                                                      0.806     6.132 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[0]
                         net (fo=1, routed)           0.901     7.032    app/BMD/BMD_EP/I1[0]
    SLICE_X122Y150       FDRE                                         r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y150                                                    r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[0]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y150       FDRE (Setup_fdre_C_D)        0.000     8.888    app/BMD/BMD_EP/pl_sel_link_width_user_reg[0]
  -------------------------------------------------------------------
                         required time                          8.888    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.802ns (47.624%)  route 0.882ns (52.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[1])
                                                      0.802     6.128 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[1]
                         net (fo=1, routed)           0.882     7.010    app/BMD/BMD_EP/I1[1]
    SLICE_X123Y151       FDRE                                         r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X123Y151                                                    r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X123Y151       FDRE (Setup_fdre_C_D)       -0.022     8.866    app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.749ns (44.040%)  route 0.952ns (55.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[1])
                                                      0.749     6.075 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[1]
                         net (fo=1, routed)           0.952     7.026    app/BMD/BMD_EP/I2[1]
    SLICE_X122Y152       FDRE                                         r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y152                                                    r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y152       FDRE (Setup_fdre_C_D)        0.011     8.899    app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -7.026    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.705ns (42.501%)  route 0.954ns (57.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[0])
                                                      0.705     6.031 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[0]
                         net (fo=2, routed)           0.954     6.984    app/BMD/BMD_EP/D[0]
    SLICE_X123Y152       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X123Y152                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X123Y152       FDRE (Setup_fdre_C_D)       -0.019     8.869    app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]
  -------------------------------------------------------------------
                         required time                          8.869    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.742ns (45.562%)  route 0.887ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 8.852 - 4.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        1.295     5.326    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKGEN2CAP)
                                                      0.742     6.068 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKGEN2CAP
                         net (fo=1, routed)           0.887     6.954    app/BMD/BMD_EP/pl_link_gen2_capable
    SLICE_X122Y151       FDRE                                         r  app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.162     8.852    app/BMD/BMD_EP/user_clk
    SLICE_X122Y151                                                    r  app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/C
                         clock pessimism              0.221     9.073    
                         clock uncertainty           -0.185     8.888    
    SLICE_X122Y151       FDRE (Setup_fdre_C_D)       -0.010     8.878    app/BMD/BMD_EP/pl_link_gen2_capable_user_reg
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_initial_link_width_user_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.105ns (18.022%)  route 0.478ns (81.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[2])
                                                      0.105     2.319 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[2]
                         net (fo=1, routed)           0.478     2.796    app/BMD/BMD_EP/I2[2]
    SLICE_X117Y152       FDRE                                         r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.759     2.706    app/BMD/BMD_EP/user_clk
    SLICE_X117Y152                                                    r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[2]/C
                         clock pessimism             -0.254     2.452    
                         clock uncertainty            0.185     2.637    
    SLICE_X117Y152       FDRE (Hold_fdre_C_D)         0.040     2.677    app/BMD/BMD_EP/pl_initial_link_width_user_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.111ns (18.991%)  route 0.473ns (81.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLANEREVERSALMODE[0])
                                                      0.111     2.325 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLANEREVERSALMODE[0]
                         net (fo=1, routed)           0.473     2.798    app/BMD/BMD_EP/I3[0]
    SLICE_X121Y150       FDRE                                         r  app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.760     2.707    app/BMD/BMD_EP/user_clk
    SLICE_X121Y150                                                    r  app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[0]/C
                         clock pessimism             -0.254     2.453    
                         clock uncertainty            0.185     2.638    
    SLICE_X121Y150       FDRE (Hold_fdre_C_D)         0.040     2.678    app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.108ns (17.205%)  route 0.520ns (82.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[5])
                                                      0.108     2.322 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[5]
                         net (fo=2, routed)           0.520     2.841    app/BMD/BMD_EP/D[5]
    SLICE_X124Y151       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.788     2.735    app/BMD/BMD_EP/user_clk
    SLICE_X124Y151                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[5]/C
                         clock pessimism             -0.254     2.481    
                         clock uncertainty            0.185     2.666    
    SLICE_X124Y151       FDRE (Hold_fdre_C_D)         0.047     2.713    app/BMD/BMD_EP/pl_ltssm_state_user_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.113ns (17.926%)  route 0.517ns (82.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLANEREVERSALMODE[1])
                                                      0.113     2.327 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLANEREVERSALMODE[1]
                         net (fo=1, routed)           0.517     2.844    app/BMD/BMD_EP/I3[1]
    SLICE_X122Y150       FDRE                                         r  app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X122Y150                                                    r  app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[1]/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X122Y150       FDRE (Hold_fdre_C_D)         0.042     2.707    app/BMD/BMD_EP/pl_lane_reversal_mode_user_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.106ns (16.758%)  route 0.527ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[4])
                                                      0.106     2.320 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[4]
                         net (fo=2, routed)           0.527     2.846    app/BMD/BMD_EP/D[4]
    SLICE_X123Y152       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X123Y152                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[4]/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X123Y152       FDRE (Hold_fdre_C_D)         0.043     2.708    app/BMD/BMD_EP/pl_ltssm_state_user_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_sel_link_rate_user_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.120ns (19.019%)  route 0.511ns (80.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKRATE)
                                                      0.120     2.334 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKRATE
                         net (fo=1, routed)           0.511     2.845    app/BMD/BMD_EP/pl_sel_link_rate
    SLICE_X122Y150       FDRE                                         r  app/BMD/BMD_EP/pl_sel_link_rate_user_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X122Y150                                                    r  app/BMD/BMD_EP/pl_sel_link_rate_user_reg/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X122Y150       FDRE (Hold_fdre_C_D)         0.038     2.703    app/BMD/BMD_EP/pl_sel_link_rate_user_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.099ns (15.523%)  route 0.539ns (84.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLTSSMSTATE[0])
                                                      0.099     2.313 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLTSSMSTATE[0]
                         net (fo=2, routed)           0.539     2.851    app/BMD/BMD_EP/D[0]
    SLICE_X123Y152       FDRE                                         r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X123Y152                                                    r  app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X123Y152       FDRE (Hold_fdre_C_D)         0.044     2.709    app/BMD/BMD_EP/pl_ltssm_state_user_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.709    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.112ns (17.527%)  route 0.527ns (82.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLSELLNKWIDTH[1])
                                                      0.112     2.326 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLSELLNKWIDTH[1]
                         net (fo=1, routed)           0.527     2.853    app/BMD/BMD_EP/I1[1]
    SLICE_X123Y151       FDRE                                         r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X123Y151                                                    r  app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X123Y151       FDRE (Hold_fdre_C_D)         0.040     2.705    app/BMD/BMD_EP/pl_sel_link_width_user_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.112ns (17.238%)  route 0.538ns (82.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLINITIALLINKWIDTH[1])
                                                      0.112     2.326 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLINITIALLINKWIDTH[1]
                         net (fo=1, routed)           0.538     2.863    app/BMD/BMD_EP/I2[1]
    SLICE_X122Y152       FDRE                                         r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X122Y152                                                    r  app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X122Y152       FDRE (Hold_fdre_C_D)         0.042     2.707    app/BMD/BMD_EP/pl_initial_link_width_user_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.120ns (18.588%)  route 0.526ns (81.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2571, routed)        0.588     2.214    pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/I7
    PCIE_X0Y0                                                         r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_PIPECLK_PLLINKGEN2CAP)
                                                      0.120     2.334 r  pcie_7x_0_i/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PLLINKGEN2CAP
                         net (fo=1, routed)           0.526     2.859    app/BMD/BMD_EP/pl_link_gen2_capable
    SLICE_X122Y151       FDRE                                         r  app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.787     2.734    app/BMD/BMD_EP/user_clk
    SLICE_X122Y151                                                    r  app/BMD/BMD_EP/pl_link_gen2_capable_user_reg/C
                         clock pessimism             -0.254     2.480    
                         clock uncertainty            0.185     2.665    
    SLICE_X122Y151       FDRE (Hold_fdre_C_D)         0.032     2.697    app/BMD/BMD_EP/pl_link_gen2_capable_user_reg
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        3.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.330ns (51.696%)  route 0.308ns (48.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 9.024 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y149                                                    r  pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.204     5.704 f  pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.100     5.804    pcie_7x_0_i/inst/inst/pl_received_hot_rst
    SLICE_X127Y149       LUT2 (Prop_lut2_I0_O)        0.126     5.930 f  pcie_7x_0_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.209     6.138    pcie_7x_0_i/inst/inst/n_0_user_reset_out_i_1
    SLICE_X127Y148       FDPE                                         f  pcie_7x_0_i/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.334     9.024    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.451     9.475    
                         clock uncertainty           -0.065     9.410    
    SLICE_X127Y148       FDPE (Recov_fdpe_C_PRE)     -0.178     9.232    pcie_7x_0_i/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.330ns (51.696%)  route 0.308ns (48.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 9.024 - 4.000 ) 
    Source Clock Delay      (SCD):    5.500ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.975 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.473 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.465     3.938    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.031 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.469     5.500    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y149                                                    r  pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.204     5.704 f  pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.100     5.804    pcie_7x_0_i/inst/inst/pl_received_hot_rst
    SLICE_X127Y149       LUT2 (Prop_lut2_I0_O)        0.126     5.930 f  pcie_7x_0_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.209     6.138    pcie_7x_0_i/inst/inst/n_0_user_reset_out_i_1
    SLICE_X127Y148       FDPE                                         f  pcie_7x_0_i/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.912 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     6.252 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.355     7.607    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.690 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        1.334     9.024    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.451     9.475    
                         clock uncertainty           -0.065     9.410    
    SLICE_X127Y148       FDPE (Recov_fdpe_C_PRE)     -0.178     9.232    pcie_7x_0_i/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.138    
  -------------------------------------------------------------------
                         slack                                  3.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.157ns (52.623%)  route 0.141ns (47.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.640     2.266    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y149                                                    r  pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.091     2.357 f  pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.051     2.408    pcie_7x_0_i/inst/inst/pl_received_hot_rst
    SLICE_X127Y149       LUT2 (Prop_lut2_I0_O)        0.066     2.474 f  pcie_7x_0_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.091     2.564    pcie_7x_0_i/inst/inst/n_0_user_reset_out_i_1
    SLICE_X127Y148       FDPE                                         f  pcie_7x_0_i/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.861     2.808    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.528     2.280    
    SLICE_X127Y148       FDPE (Remov_fdpe_C_PRE)     -0.072     2.208    pcie_7x_0_i/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_7x_0_i/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.157ns (52.623%)  route 0.141ns (47.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.370 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.026 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.574     1.600    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.626 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.640     2.266    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y149                                                    r  pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y149       FDRE (Prop_fdre_C_Q)         0.091     2.357 f  pcie_7x_0_i/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.051     2.408    pcie_7x_0_i/inst/inst/pl_received_hot_rst
    SLICE_X127Y149       LUT2 (Prop_lut2_I0_O)        0.066     2.474 f  pcie_7x_0_i/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.091     2.564    pcie_7x_0_i/inst/inst/n_0_user_reset_out_i_1
    SLICE_X127Y148       FDPE                                         f  pcie_7x_0_i/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pipe_txoutclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.411 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.280 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.637     1.917    pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.947 r  pcie_7x_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1733, routed)        0.861     2.808    pcie_7x_0_i/inst/inst/INT_USERCLK2_OUT
    SLICE_X127Y148                                                    r  pcie_7x_0_i/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.528     2.280    
    SLICE_X127Y148       FDPE (Remov_fdpe_C_PRE)     -0.072     2.208    pcie_7x_0_i/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.356    





