OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre check_setup
--------------------------------------------------------------------------

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack 6.95

==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _650_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _650_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.03    0.19    0.19 v _650_/Q (sg13g2_dfrbp_1)
                                         ctrl.state.out[1] (net)
                  0.03    0.00    0.19 v _483_/A1 (sg13g2_a21oi_1)
     1    0.00    0.03    0.06    0.25 ^ _483_/Y (sg13g2_a21oi_1)
                                         _166_ (net)
                  0.03    0.00    0.25 ^ _484_/B (sg13g2_nor2_1)
     1    0.00    0.01    0.03    0.28 v _484_/Y (sg13g2_nor2_1)
                                         _001_ (net)
                  0.01    0.00    0.28 v _650_/D (sg13g2_dfrbp_1)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _650_/CLK (sg13g2_dfrbp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _656_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.13    0.26    0.26 ^ _656_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[4] (net)
                  0.13    0.00    0.26 ^ _347_/A_N (sg13g2_nand2b_1)
     2    0.01    0.04    0.11    0.37 ^ _347_/Y (sg13g2_nand2b_1)
                                         _049_ (net)
                  0.04    0.00    0.37 ^ _375_/A (sg13g2_and2_1)
     1    0.00    0.03    0.08    0.45 ^ _375_/X (sg13g2_and2_1)
                                         _077_ (net)
                  0.03    0.00    0.45 ^ _376_/D (sg13g2_nand4_1)
     4    0.01    0.19    0.19    0.65 v _376_/Y (sg13g2_nand4_1)
                                         _078_ (net)
                  0.19    0.00    0.65 v _430_/A2 (sg13g2_o21ai_1)
     8    0.03    0.35    0.35    0.99 ^ _430_/Y (sg13g2_o21ai_1)
                                         _124_ (net)
                  0.35    0.00    0.99 ^ _456_/B2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.15    1.14 v _456_/Y (sg13g2_a221oi_1)
                                         _145_ (net)
                  0.10    0.00    1.14 v _457_/B (sg13g2_nor2_1)
     2    0.01    0.10    0.11    1.25 ^ _457_/Y (sg13g2_nor2_1)
                                         _146_ (net)
                  0.10    0.00    1.25 ^ _460_/A (sg13g2_xor2_1)
     2    0.00    0.06    0.12    1.37 ^ _460_/X (sg13g2_xor2_1)
                                         resp_msg[13] (net)
                  0.06    0.00    1.37 ^ resp_msg[13] (out)
                                  1.37   data arrival time

                  0.00   10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (ideal)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  6.95   slack (MET)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _656_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.13    0.26    0.26 ^ _656_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[4] (net)
                  0.13    0.00    0.26 ^ _347_/A_N (sg13g2_nand2b_1)
     2    0.01    0.04    0.11    0.37 ^ _347_/Y (sg13g2_nand2b_1)
                                         _049_ (net)
                  0.04    0.00    0.37 ^ _375_/A (sg13g2_and2_1)
     1    0.00    0.03    0.08    0.45 ^ _375_/X (sg13g2_and2_1)
                                         _077_ (net)
                  0.03    0.00    0.45 ^ _376_/D (sg13g2_nand4_1)
     4    0.01    0.19    0.19    0.65 v _376_/Y (sg13g2_nand4_1)
                                         _078_ (net)
                  0.19    0.00    0.65 v _430_/A2 (sg13g2_o21ai_1)
     8    0.03    0.35    0.35    0.99 ^ _430_/Y (sg13g2_o21ai_1)
                                         _124_ (net)
                  0.35    0.00    0.99 ^ _456_/B2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.15    1.14 v _456_/Y (sg13g2_a221oi_1)
                                         _145_ (net)
                  0.10    0.00    1.14 v _457_/B (sg13g2_nor2_1)
     2    0.01    0.10    0.11    1.25 ^ _457_/Y (sg13g2_nor2_1)
                                         _146_ (net)
                  0.10    0.00    1.25 ^ _460_/A (sg13g2_xor2_1)
     2    0.00    0.06    0.12    1.37 ^ _460_/X (sg13g2_xor2_1)
                                         resp_msg[13] (net)
                  0.06    0.00    1.37 ^ resp_msg[13] (out)
                                  1.37   data arrival time

                  0.00   10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (ideal)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                  6.95   slack (MET)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.90e-04   1.47e-05   1.88e-08   2.05e-04  66.8%
Combinational          6.17e-05   4.02e-05   4.06e-08   1.02e-04  33.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.52e-04   5.49e-05   5.94e-08   3.07e-04 100.0%
                          82.1%      17.9%       0.0%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 4857 u^2 20% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
335

==========================================================================
pin_count
--------------------------------------------------------------------------
1246

Perform port buffering...
[INFO RSZ-0027] Inserted 35 input buffers.
[INFO RSZ-0028] Inserted 18 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 15963um.
[INFO RSZ-0035] Found 10 fanout violations.
[INFO RSZ-0038] Inserted 19 buffers in 10 nets.
[INFO RSZ-0039] Resized 25 instances.
Repair tie lo fanout...
[WARNING STA-0328] port 'LO' not found.
Repair tie hi fanout...
[WARNING STA-0328] port 'HI' not found.

==========================================================================
report_floating_nets
--------------------------------------------------------------------------
[WARNING RSZ-0020] found 1 floating nets.

==========================================================================
resizer check_setup
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.89

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _650_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _650_/CLK (sg13g2_dfrbp_1)
     2    0.01    0.03    0.19    0.19 v _650_/Q (sg13g2_dfrbp_1)
                                         ctrl.state.out[1] (net)
                  0.03    0.00    0.19 v _483_/A1 (sg13g2_a21oi_1)
     1    0.00    0.03    0.06    0.25 ^ _483_/Y (sg13g2_a21oi_1)
                                         _166_ (net)
                  0.03    0.00    0.25 ^ _484_/B (sg13g2_nor2_1)
     1    0.00    0.02    0.03    0.28 v _484_/Y (sg13g2_nor2_1)
                                         _001_ (net)
                  0.02    0.00    0.28 v _650_/D (sg13g2_dfrbp_1)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _650_/CLK (sg13g2_dfrbp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _656_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.13    0.26    0.26 ^ _656_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[4] (net)
                  0.13    0.00    0.26 ^ _347_/A_N (sg13g2_nand2b_1)
     2    0.01    0.04    0.11    0.37 ^ _347_/Y (sg13g2_nand2b_1)
                                         _049_ (net)
                  0.04    0.00    0.37 ^ _375_/A (sg13g2_and2_1)
     1    0.00    0.03    0.08    0.45 ^ _375_/X (sg13g2_and2_1)
                                         _077_ (net)
                  0.03    0.00    0.45 ^ _376_/D (sg13g2_nand4_1)
     4    0.01    0.17    0.17    0.63 v _376_/Y (sg13g2_nand4_1)
                                         _078_ (net)
                  0.17    0.00    0.63 v _430_/A2 (sg13g2_o21ai_1)
     8    0.03    0.34    0.34    0.96 ^ _430_/Y (sg13g2_o21ai_1)
                                         _124_ (net)
                  0.34    0.00    0.96 ^ _456_/B2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.15    1.11 v _456_/Y (sg13g2_a221oi_1)
                                         _145_ (net)
                  0.10    0.00    1.11 v _457_/B (sg13g2_nor2_1)
     2    0.01    0.10    0.11    1.22 ^ _457_/Y (sg13g2_nor2_1)
                                         _146_ (net)
                  0.10    0.00    1.22 ^ _460_/A (sg13g2_xor2_1)
     2    0.01    0.08    0.14    1.35 ^ _460_/X (sg13g2_xor2_1)
                                         net41 (net)
                  0.08    0.00    1.35 ^ output41/A (sg13g2_buf_1)
     1    0.00    0.01    0.07    1.43 ^ output41/X (sg13g2_buf_1)
                                         resp_msg[13] (net)
                  0.01    0.00    1.43 ^ resp_msg[13] (out)
                                  1.43   data arrival time

                  0.00   10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (ideal)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _656_/CLK (sg13g2_dfrbp_1)
     8    0.03    0.13    0.26    0.26 ^ _656_/Q (sg13g2_dfrbp_1)
                                         dpath.a_lt_b$in1[4] (net)
                  0.13    0.00    0.26 ^ _347_/A_N (sg13g2_nand2b_1)
     2    0.01    0.04    0.11    0.37 ^ _347_/Y (sg13g2_nand2b_1)
                                         _049_ (net)
                  0.04    0.00    0.37 ^ _375_/A (sg13g2_and2_1)
     1    0.00    0.03    0.08    0.45 ^ _375_/X (sg13g2_and2_1)
                                         _077_ (net)
                  0.03    0.00    0.45 ^ _376_/D (sg13g2_nand4_1)
     4    0.01    0.17    0.17    0.63 v _376_/Y (sg13g2_nand4_1)
                                         _078_ (net)
                  0.17    0.00    0.63 v _430_/A2 (sg13g2_o21ai_1)
     8    0.03    0.34    0.34    0.96 ^ _430_/Y (sg13g2_o21ai_1)
                                         _124_ (net)
                  0.34    0.00    0.96 ^ _456_/B2 (sg13g2_a221oi_1)
     1    0.00    0.10    0.15    1.11 v _456_/Y (sg13g2_a221oi_1)
                                         _145_ (net)
                  0.10    0.00    1.11 v _457_/B (sg13g2_nor2_1)
     2    0.01    0.10    0.11    1.22 ^ _457_/Y (sg13g2_nor2_1)
                                         _146_ (net)
                  0.10    0.00    1.22 ^ _460_/A (sg13g2_xor2_1)
     2    0.01    0.08    0.14    1.35 ^ _460_/X (sg13g2_xor2_1)
                                         net41 (net)
                  0.08    0.00    1.35 ^ output41/A (sg13g2_buf_1)
     1    0.00    0.01    0.07    1.43 ^ output41/X (sg13g2_buf_1)
                                         resp_msg[13] (net)
                  0.01    0.00    1.43 ^ resp_msg[13] (out)
                                  1.43   data arrival time

                  0.00   10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (ideal)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.1635537147521973

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8629

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
resizer max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.26811501383781433

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8937

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.4265

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.8935

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
483.245706

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.87e-04   1.14e-05   1.88e-08   1.99e-04  64.3%
Combinational          6.52e-05   4.49e-05   5.01e-08   1.10e-04  35.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.52e-04   5.63e-05   6.89e-08   3.09e-04 100.0%
                          81.7%      18.2%       0.0%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 5420 u^2 22% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
407

==========================================================================
pin_count
--------------------------------------------------------------------------
1390

Elapsed time: 0:00.16[h:]min:sec. CPU time: user 0.14 sys 0.01 (99%). Peak memory: 90272KB.
