<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_rgb2gray_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_dvi2rgb_0_0_PixelClk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>rgb2gray</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jan 17 21:50:39 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f0394f09</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_rgb2gray_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jan 17 21:50:39 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f0394f09</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>rgb2gray</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jan 17 21:50:39 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ce5a36a4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_rgb2gray_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jan 17 21:50:39 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ce5a36a4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jan 17 21:52:01 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f0394f09</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pixel_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsync_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>de_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pixel_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hsync_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vsync_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>de_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>RGB2GARY/RGB2GARY.srcs/sources_1/ip/add/add.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>RGB2GARY/RGB2GARY.srcs/sources_1/ip/mult1/mult1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/04ff/delay.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/04ff/register.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/04ff/RGB2GARY/RGB2GARY.srcs/sources_1/new/rgb2gray.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_rgb2gray_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>RGB2GARY/RGB2GARY.srcs/sources_1/ip/add/add.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>RGB2GARY/RGB2GARY.srcs/sources_1/ip/mult1/mult1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/04ff/delay.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/04ff/register.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/04ff/RGB2GARY/RGB2GARY.srcs/sources_1/new/rgb2gray.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_rgb2gray_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_rgb2gray_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_rgb2gray_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_rgb2gray_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_rgb2gray_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_rgb2gray_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>rgb2gray_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_rgb2gray_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>rgb2gray_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@323775a8_ARCHIVE_LOCATION">d:/hls/vivado_gauss/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2700ec90_ARCHIVE_LOCATION">d:/hls/vivado_gauss/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229415dc_ARCHIVE_LOCATION">d:/hls/vivado_gauss/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e0a0d8_ARCHIVE_LOCATION">d:/hls/vivado_gauss/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9358a5_ARCHIVE_LOCATION">d:/hls/vivado_gauss/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0ec1a5_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe1016b_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c45ce5_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dde8fb6_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413f78b9_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@408e70f7_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6042f7fe_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d97865f_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2821f2b3_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffd27f9_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5f95f1_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd299a9_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd9e373_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ac3d77_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422850b2_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414bcab5_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f83de11_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3625ec19_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b70c17_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab4715a_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495e91db_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df9b5e8_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cead134_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209335b6_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c2e9ab_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5149aaf9_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5ae6c8_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df1a05e_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54aae8eb_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e8ad8b_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6ebe48_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c3081f_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68abddb_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b72b9a7_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7edfdb3a_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2199a2_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38acf6ed_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adc173_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c1c6fed_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddd2185_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a70b7d7_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c553031_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b4553d8_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d83d2ed_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbd74d4_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a18de_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d582b4_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31704d74_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f96a4a_ARCHIVE_LOCATION">d:/HLS/VIVADO_GAUSS/vivado-library</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4646f7a0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f3c05e32"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ddafd726"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
