Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Mar  5 09:24:27 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
| Design       : top
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| PLIO-5    | Error    | Placement Constraints Check for IO constraints | 4          |
| PLIOBUF-3 | Error    | DRC check between IO and buffer(IBUF/OBUF)     | 4          |
| HDPR-26   | Warning  | Improper Pblock column boundary                | 1          |
| RTSTAT-10 | Warning  | No routable loads                              | 1          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLIO-5#1 Error
Placement Constraints Check for IO constraints  
IO term led_n[0] has following unbuffered src :  shifter/led_n_reg[0](FDRE)
Related violations: <none>

PLIO-5#2 Error
Placement Constraints Check for IO constraints  
IO term led_n[1] has following unbuffered src :  shifter/led_n_reg[1](FDRE)
Related violations: <none>

PLIO-5#3 Error
Placement Constraints Check for IO constraints  
IO term led_n[2] has following unbuffered src :  shifter/led_n_reg[2](FDRE)
Related violations: <none>

PLIO-5#4 Error
Placement Constraints Check for IO constraints  
IO term led_n[3] has following unbuffered src :  shifter/led_n_reg[3](FDRE)
Related violations: <none>

PLIOBUF-3#1 Error
DRC check between IO and buffer(IBUF/OBUF)  
IO port led_n[0] does not have an associated IO buffer driver or load. Check the port connection to a valid IO buffer.
Related violations: <none>

PLIOBUF-3#2 Error
DRC check between IO and buffer(IBUF/OBUF)  
IO port led_n[1] does not have an associated IO buffer driver or load. Check the port connection to a valid IO buffer.
Related violations: <none>

PLIOBUF-3#3 Error
DRC check between IO and buffer(IBUF/OBUF)  
IO port led_n[2] does not have an associated IO buffer driver or load. Check the port connection to a valid IO buffer.
Related violations: <none>

PLIOBUF-3#4 Error
DRC check between IO and buffer(IBUF/OBUF)  
IO port led_n[3] does not have an associated IO buffer driver or load. Check the port connection to a valid IO buffer.
Related violations: <none>

HDPR-26#1 Warning
Improper Pblock column boundary  
The Reconfigurable Pblock 'pblock_shifter' has a 'right' edge that terminates on an improper column boundary at tile 'CLBLL_L_X32Y49' (SLICE_X49Y49 SLICE_X48Y49).
Resolution: Set the Pblock property SNAPPING_MODE to value of ON using the following constraint, or modify the X specification of the pblock to avoid this edge.
Example: set_property SNAPPING_MODE ON [get_pblocks 'pblock_shifter']
Please refer to the Xilinx Dynamic Function eXchange User Guide.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
11 net(s) have no routable loads. The problem bus(es) and/or net(s) are BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i,
BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0],
BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid,
BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[2:0].
Related violations: <none>


