Analysis & Synthesis report for DIgital_Clock
Sun Apr 12 14:20:43 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DIgital_Clock|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div11
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Div14
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div10
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Div13
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Div9
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div12
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 28. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11
 31. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 33. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 36. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 12 14:20:42 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; DIgital_Clock                               ;
; Top-level Entity Name           ; DIgital_Clock                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1015                                        ;
; Total pins                      ; 47                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; DIgital_Clock      ; DIgital_Clock      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; DIgital_Clock.vhd                ; yes             ; User VHDL File               ; D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc      ;         ;
; db/lpm_divide_bpo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/program/clock_final_project/db/lpm_divide_bpo.tdf        ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/program/clock_final_project/db/abs_divider_kbg.tdf       ;         ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/program/clock_final_project/db/alt_u_div_ove.tdf         ;         ;
; db/lpm_abs_kn9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/program/clock_final_project/db/lpm_abs_kn9.tdf           ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/program/clock_final_project/db/lpm_abs_4p9.tdf           ;         ;
; db/lpm_divide_75m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/program/clock_final_project/db/lpm_divide_75m.tdf        ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/program/clock_final_project/db/sign_div_unsign_anh.tdf   ;         ;
; db/alt_u_div_q2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/intelFPGA_lite/program/clock_final_project/db/alt_u_div_q2f.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimate of Logic utilization (ALMs needed) ; 15875        ;
;                                             ;              ;
; Combinational ALUT usage for logic          ; 31245        ;
;     -- 7 input functions                    ; 0            ;
;     -- 6 input functions                    ; 497          ;
;     -- 5 input functions                    ; 420          ;
;     -- 4 input functions                    ; 8812         ;
;     -- <=3 input functions                  ; 21516        ;
;                                             ;              ;
; Dedicated logic registers                   ; 1015         ;
;                                             ;              ;
; I/O pins                                    ; 47           ;
;                                             ;              ;
; Total DSP Blocks                            ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; chrono_start ;
; Maximum fan-out                             ; 856          ;
; Total fan-out                               ; 102826       ;
; Average fan-out                             ; 3.18         ;
+---------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DIgital_Clock                         ; 31245 (3130)        ; 1015 (1015)               ; 0                 ; 0          ; 47   ; 0            ; |DIgital_Clock                                                                                                  ; DIgital_Clock       ; work         ;
;    |lpm_divide:Div0|                   ; 511 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div0                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 511 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div0|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 511 (31)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div0|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 448 (448)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div0|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div0|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div10|                  ; 484 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div10                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 484 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div10|lpm_divide_bpo:auto_generated                                                   ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 484 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div10|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div10|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider     ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div10|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div11|                  ; 484 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div11                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 484 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div11|lpm_divide_bpo:auto_generated                                                   ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 484 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div11|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div11|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider     ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div11|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div12|                  ; 482 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div12                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 482 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div12|lpm_divide_bpo:auto_generated                                                   ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 482 (31)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div12|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div12|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider     ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div12|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div13|                  ; 482 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div13                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 482 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div13|lpm_divide_bpo:auto_generated                                                   ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 482 (31)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div13|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div13|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider     ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div13|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div14|                  ; 482 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div14                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 482 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div14|lpm_divide_bpo:auto_generated                                                   ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 482 (31)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div14|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                           ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div14|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider     ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div14|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num    ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div1|                   ; 511 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div1                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 511 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div1|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 511 (31)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 448 (448)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div2|                   ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div2                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div2|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div2|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div2|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div2|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div3|                   ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div3                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div3|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div3|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div3|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div3|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div4|                   ; 511 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div4                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 511 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div4|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 511 (31)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div4|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 448 (448)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div4|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div4|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div5|                   ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div5                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div5|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div5|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div5|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div5|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div6|                   ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div6                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 513 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div6|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 513 (62)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div6|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div6|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div6|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div7|                   ; 511 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div7                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 511 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div7|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 511 (31)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div7|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 448 (448)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div7|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div7|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div8|                   ; 511 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div8                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 511 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div8|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 511 (31)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div8|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 448 (448)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div8|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div8|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Div9|                   ; 484 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div9                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_bpo:auto_generated|  ; 484 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div9|lpm_divide_bpo:auto_generated                                                    ; lpm_divide_bpo      ; work         ;
;          |abs_divider_kbg:divider|     ; 484 (33)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div9|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider                            ; abs_divider_kbg     ; work         ;
;             |alt_u_div_ove:divider|    ; 419 (419)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div9|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider      ; alt_u_div_ove       ; work         ;
;             |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Div9|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|lpm_abs_4p9:my_abs_num     ; lpm_abs_4p9         ; work         ;
;    |lpm_divide:Mod0|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod0                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod0|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod0|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod10|                  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod10                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod10|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod10|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod10|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod11|                  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod11                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod11|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod11|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod11|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod12|                  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod12                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod12|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod12|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod12|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod13|                  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod13                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod13|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod13|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod13|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod14|                  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod14                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod14|lpm_divide_75m:auto_generated                                                   ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod14|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                       ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod14|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod1|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod1                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod1|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod1|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod2|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod2                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod2|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod2|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod2|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod3|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod3                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod3|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod3|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod3|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod4|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod4                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod4|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod4|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod4|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod5|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod5                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod5|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod5|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod5|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod6|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod6                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod6|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod6|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod6|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod7|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod7                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod7|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod7|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod7|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod8|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod8                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod8|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod8|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod8|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
;    |lpm_divide:Mod9|                   ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod9                                                                                  ; lpm_divide          ; work         ;
;       |lpm_divide_75m:auto_generated|  ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod9|lpm_divide_75m:auto_generated                                                    ; lpm_divide_75m      ; work         ;
;          |sign_div_unsign_anh:divider| ; 1374 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod9|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider                        ; sign_div_unsign_anh ; work         ;
;             |alt_u_div_q2f:divider|    ; 1374 (1374)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DIgital_Clock|lpm_divide:Mod9|lpm_divide_75m:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider  ; alt_u_div_q2f       ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DIgital_Clock|state                                                                                                                            ;
+-----------------+----------------+---------------+-------------+----------------+-----------------+--------------+----------------+---------------+-------------+
; Name            ; state.alm_hour ; state.alm_min ; state.alarm ; state.chr_stop ; state.chr_start ; state.chrono ; state.clk_hour ; state.clk_min ; state.clock ;
+-----------------+----------------+---------------+-------------+----------------+-----------------+--------------+----------------+---------------+-------------+
; state.clock     ; 0              ; 0             ; 0           ; 0              ; 0               ; 0            ; 0              ; 0             ; 0           ;
; state.clk_min   ; 0              ; 0             ; 0           ; 0              ; 0               ; 0            ; 0              ; 1             ; 1           ;
; state.clk_hour  ; 0              ; 0             ; 0           ; 0              ; 0               ; 0            ; 1              ; 0             ; 1           ;
; state.chrono    ; 0              ; 0             ; 0           ; 0              ; 0               ; 1            ; 0              ; 0             ; 1           ;
; state.chr_start ; 0              ; 0             ; 0           ; 0              ; 1               ; 0            ; 0              ; 0             ; 1           ;
; state.chr_stop  ; 0              ; 0             ; 0           ; 1              ; 0               ; 0            ; 0              ; 0             ; 1           ;
; state.alarm     ; 0              ; 0             ; 1           ; 0              ; 0               ; 0            ; 0              ; 0             ; 1           ;
; state.alm_min   ; 0              ; 1             ; 0           ; 0              ; 0               ; 0            ; 0              ; 0             ; 1           ;
; state.alm_hour  ; 1              ; 0             ; 0           ; 0              ; 0               ; 0            ; 0              ; 0             ; 1           ;
+-----------------+----------------+---------------+-------------+----------------+-----------------+--------------+----------------+---------------+-------------+


+-----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                          ;
+---------------------------------------+-------------------------------------+
; Register name                         ; Reason for Removal                  ;
+---------------------------------------+-------------------------------------+
; timing_chrono_min1[30]                ; Merged with timing_chrono_min1[31]  ;
; timing_chrono_sec1[30]                ; Merged with timing_chrono_sec1[31]  ;
; timing_chrono_mili1[30]               ; Merged with timing_chrono_mili1[31] ;
; timing_sec1[31]                       ; Merged with timing_sec1[30]         ;
; Total Number of Removed Registers = 4 ;                                     ;
+---------------------------------------+-------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1015  ;
; Number of registers using Synchronous Clear  ; 158   ;
; Number of registers using Synchronous Load   ; 351   ;
; Number of registers using Asynchronous Clear ; 285   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 548   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; \clocking:count[0]                     ; 1       ;
; \chrono_clocking:count[0]              ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DIgital_Clock|timing_min2[31]       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DIgital_Clock|timing_hour1[26]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DIgital_Clock|\timing:min[26]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DIgital_Clock|\timing:hour[27]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DIgital_Clock|display_sec2[6]~reg0  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DIgital_Clock|display_min1[4]~reg0  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DIgital_Clock|display_hour2[6]~reg0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div14 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div13 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                 ;
; LPM_WIDTHD             ; 5              ; Untyped                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bpo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod11 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod14 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod10 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod13 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod9 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod12 ;
+------------------------+----------------+-------------------------+
; Parameter Name         ; Value          ; Type                    ;
+------------------------+----------------+-------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                 ;
; LPM_WIDTHD             ; 32             ; Untyped                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                 ;
; LPM_PIPELINE           ; 0              ; Untyped                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                 ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE          ;
+------------------------+----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 33             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_75m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1015                        ;
;     CLR               ; 190                         ;
;     ENA               ; 197                         ;
;     ENA CLR           ; 95                          ;
;     ENA SLD           ; 256                         ;
;     SCLR              ; 94                          ;
;     SCLR SLD          ; 64                          ;
;     SLD               ; 31                          ;
;     plain             ; 88                          ;
; arriav_lcell_comb     ; 31245                       ;
;     arith             ; 14789                       ;
;         0 data inputs ; 1770                        ;
;         1 data inputs ; 1630                        ;
;         2 data inputs ; 1376                        ;
;         3 data inputs ; 5070                        ;
;         4 data inputs ; 4943                        ;
;     normal            ; 16306                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 145                         ;
;         2 data inputs ; 9263                        ;
;         3 data inputs ; 2111                        ;
;         4 data inputs ; 3869                        ;
;         5 data inputs ; 420                         ;
;         6 data inputs ; 497                         ;
;     shared            ; 150                         ;
;         0 data inputs ; 45                          ;
;         1 data inputs ; 105                         ;
; boundary_port         ; 47                          ;
;                       ;                             ;
; Max LUT depth         ; 98.10                       ;
; Average LUT depth     ; 79.18                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:37     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Apr 12 14:19:46 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DIgital_Clock -c DIgital_Clock
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file digital_clock.vhd
    Info (12022): Found design unit 1: DIgital_Clock-design File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 27
    Info (12023): Found entity 1: DIgital_Clock File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 11
Info (12127): Elaborating entity "DIgital_Clock" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at DIgital_Clock.vhd(370): signal "operate" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 370
Info (278001): Inferred 30 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 289
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 311
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div11" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 356
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div14" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 368
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 284
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 329
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 287
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 306
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div10" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 351
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div13" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 366
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 278
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 323
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div9" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 343
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div12" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 364
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 300
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 290
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 312
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod11" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 357
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod14" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 369
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 285
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 330
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 288
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 307
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod10" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 352
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod13" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 367
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 279
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 324
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod9" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 344
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod12" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 365
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 301
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 289
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 289
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf
    Info (12023): Found entity 1: lpm_divide_bpo File: D:/intelFPGA_lite/program/clock_final_project/db/lpm_divide_bpo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: D:/intelFPGA_lite/program/clock_final_project/db/abs_divider_kbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: D:/intelFPGA_lite/program/clock_final_project/db/alt_u_div_ove.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf
    Info (12023): Found entity 1: lpm_abs_kn9 File: D:/intelFPGA_lite/program/clock_final_project/db/lpm_abs_kn9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: D:/intelFPGA_lite/program/clock_final_project/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod3" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 290
Info (12133): Instantiated megafunction "lpm_divide:Mod3" with the following parameter: File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 290
    Info (12134): Parameter "LPM_WIDTHN" = "33"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf
    Info (12023): Found entity 1: lpm_divide_75m File: D:/intelFPGA_lite/program/clock_final_project/db/lpm_divide_75m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: D:/intelFPGA_lite/program/clock_final_project/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: D:/intelFPGA_lite/program/clock_final_project/db/alt_u_div_q2f.tdf Line: 22
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "timing_chrono_min1[31]" is converted into an equivalent circuit using register "timing_chrono_min1[31]~_emulated" and latch "timing_chrono_min1[31]~1" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[29]" is converted into an equivalent circuit using register "timing_chrono_min1[29]~_emulated" and latch "timing_chrono_min1[29]~5" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[28]" is converted into an equivalent circuit using register "timing_chrono_min1[28]~_emulated" and latch "timing_chrono_min1[28]~9" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[27]" is converted into an equivalent circuit using register "timing_chrono_min1[27]~_emulated" and latch "timing_chrono_min1[27]~13" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[26]" is converted into an equivalent circuit using register "timing_chrono_min1[26]~_emulated" and latch "timing_chrono_min1[26]~17" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[25]" is converted into an equivalent circuit using register "timing_chrono_min1[25]~_emulated" and latch "timing_chrono_min1[25]~21" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[24]" is converted into an equivalent circuit using register "timing_chrono_min1[24]~_emulated" and latch "timing_chrono_min1[24]~25" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[23]" is converted into an equivalent circuit using register "timing_chrono_min1[23]~_emulated" and latch "timing_chrono_min1[23]~29" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[22]" is converted into an equivalent circuit using register "timing_chrono_min1[22]~_emulated" and latch "timing_chrono_min1[22]~33" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[21]" is converted into an equivalent circuit using register "timing_chrono_min1[21]~_emulated" and latch "timing_chrono_min1[21]~37" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[20]" is converted into an equivalent circuit using register "timing_chrono_min1[20]~_emulated" and latch "timing_chrono_min1[20]~41" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[19]" is converted into an equivalent circuit using register "timing_chrono_min1[19]~_emulated" and latch "timing_chrono_min1[19]~45" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[18]" is converted into an equivalent circuit using register "timing_chrono_min1[18]~_emulated" and latch "timing_chrono_min1[18]~49" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[17]" is converted into an equivalent circuit using register "timing_chrono_min1[17]~_emulated" and latch "timing_chrono_min1[17]~53" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[16]" is converted into an equivalent circuit using register "timing_chrono_min1[16]~_emulated" and latch "timing_chrono_min1[16]~57" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[15]" is converted into an equivalent circuit using register "timing_chrono_min1[15]~_emulated" and latch "timing_chrono_min1[15]~61" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[14]" is converted into an equivalent circuit using register "timing_chrono_min1[14]~_emulated" and latch "timing_chrono_min1[14]~65" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[13]" is converted into an equivalent circuit using register "timing_chrono_min1[13]~_emulated" and latch "timing_chrono_min1[13]~69" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[12]" is converted into an equivalent circuit using register "timing_chrono_min1[12]~_emulated" and latch "timing_chrono_min1[12]~73" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[11]" is converted into an equivalent circuit using register "timing_chrono_min1[11]~_emulated" and latch "timing_chrono_min1[11]~77" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[10]" is converted into an equivalent circuit using register "timing_chrono_min1[10]~_emulated" and latch "timing_chrono_min1[10]~81" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[9]" is converted into an equivalent circuit using register "timing_chrono_min1[9]~_emulated" and latch "timing_chrono_min1[9]~85" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[8]" is converted into an equivalent circuit using register "timing_chrono_min1[8]~_emulated" and latch "timing_chrono_min1[8]~89" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[7]" is converted into an equivalent circuit using register "timing_chrono_min1[7]~_emulated" and latch "timing_chrono_min1[7]~93" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[6]" is converted into an equivalent circuit using register "timing_chrono_min1[6]~_emulated" and latch "timing_chrono_min1[6]~97" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[5]" is converted into an equivalent circuit using register "timing_chrono_min1[5]~_emulated" and latch "timing_chrono_min1[5]~101" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[4]" is converted into an equivalent circuit using register "timing_chrono_min1[4]~_emulated" and latch "timing_chrono_min1[4]~105" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[3]" is converted into an equivalent circuit using register "timing_chrono_min1[3]~_emulated" and latch "timing_chrono_min1[3]~109" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[2]" is converted into an equivalent circuit using register "timing_chrono_min1[2]~_emulated" and latch "timing_chrono_min1[2]~113" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[1]" is converted into an equivalent circuit using register "timing_chrono_min1[1]~_emulated" and latch "timing_chrono_min1[1]~117" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min1[0]" is converted into an equivalent circuit using register "timing_chrono_min1[0]~_emulated" and latch "timing_chrono_min1[0]~121" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[31]" is converted into an equivalent circuit using register "timing_chrono_min2[31]~_emulated" and latch "timing_chrono_min2[31]~1" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[30]" is converted into an equivalent circuit using register "timing_chrono_min2[30]~_emulated" and latch "timing_chrono_min2[30]~5" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[29]" is converted into an equivalent circuit using register "timing_chrono_min2[29]~_emulated" and latch "timing_chrono_min2[29]~9" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[28]" is converted into an equivalent circuit using register "timing_chrono_min2[28]~_emulated" and latch "timing_chrono_min2[28]~13" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[27]" is converted into an equivalent circuit using register "timing_chrono_min2[27]~_emulated" and latch "timing_chrono_min2[27]~17" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[26]" is converted into an equivalent circuit using register "timing_chrono_min2[26]~_emulated" and latch "timing_chrono_min2[26]~21" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[25]" is converted into an equivalent circuit using register "timing_chrono_min2[25]~_emulated" and latch "timing_chrono_min2[25]~25" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[24]" is converted into an equivalent circuit using register "timing_chrono_min2[24]~_emulated" and latch "timing_chrono_min2[24]~29" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[23]" is converted into an equivalent circuit using register "timing_chrono_min2[23]~_emulated" and latch "timing_chrono_min2[23]~33" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[22]" is converted into an equivalent circuit using register "timing_chrono_min2[22]~_emulated" and latch "timing_chrono_min2[22]~37" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[21]" is converted into an equivalent circuit using register "timing_chrono_min2[21]~_emulated" and latch "timing_chrono_min2[21]~41" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[20]" is converted into an equivalent circuit using register "timing_chrono_min2[20]~_emulated" and latch "timing_chrono_min2[20]~45" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[19]" is converted into an equivalent circuit using register "timing_chrono_min2[19]~_emulated" and latch "timing_chrono_min2[19]~49" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[18]" is converted into an equivalent circuit using register "timing_chrono_min2[18]~_emulated" and latch "timing_chrono_min2[18]~53" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[17]" is converted into an equivalent circuit using register "timing_chrono_min2[17]~_emulated" and latch "timing_chrono_min2[17]~57" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[16]" is converted into an equivalent circuit using register "timing_chrono_min2[16]~_emulated" and latch "timing_chrono_min2[16]~61" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[15]" is converted into an equivalent circuit using register "timing_chrono_min2[15]~_emulated" and latch "timing_chrono_min2[15]~65" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[14]" is converted into an equivalent circuit using register "timing_chrono_min2[14]~_emulated" and latch "timing_chrono_min2[14]~69" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[13]" is converted into an equivalent circuit using register "timing_chrono_min2[13]~_emulated" and latch "timing_chrono_min2[13]~73" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[12]" is converted into an equivalent circuit using register "timing_chrono_min2[12]~_emulated" and latch "timing_chrono_min2[12]~77" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[11]" is converted into an equivalent circuit using register "timing_chrono_min2[11]~_emulated" and latch "timing_chrono_min2[11]~81" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[10]" is converted into an equivalent circuit using register "timing_chrono_min2[10]~_emulated" and latch "timing_chrono_min2[10]~85" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[9]" is converted into an equivalent circuit using register "timing_chrono_min2[9]~_emulated" and latch "timing_chrono_min2[9]~89" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[8]" is converted into an equivalent circuit using register "timing_chrono_min2[8]~_emulated" and latch "timing_chrono_min2[8]~93" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[7]" is converted into an equivalent circuit using register "timing_chrono_min2[7]~_emulated" and latch "timing_chrono_min2[7]~97" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[6]" is converted into an equivalent circuit using register "timing_chrono_min2[6]~_emulated" and latch "timing_chrono_min2[6]~101" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[5]" is converted into an equivalent circuit using register "timing_chrono_min2[5]~_emulated" and latch "timing_chrono_min2[5]~105" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[4]" is converted into an equivalent circuit using register "timing_chrono_min2[4]~_emulated" and latch "timing_chrono_min2[4]~109" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[3]" is converted into an equivalent circuit using register "timing_chrono_min2[3]~_emulated" and latch "timing_chrono_min2[3]~113" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[2]" is converted into an equivalent circuit using register "timing_chrono_min2[2]~_emulated" and latch "timing_chrono_min2[2]~117" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[1]" is converted into an equivalent circuit using register "timing_chrono_min2[1]~_emulated" and latch "timing_chrono_min2[1]~121" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_min2[0]" is converted into an equivalent circuit using register "timing_chrono_min2[0]~_emulated" and latch "timing_chrono_min2[0]~125" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[31]" is converted into an equivalent circuit using register "timing_chrono_sec1[31]~_emulated" and latch "timing_chrono_sec1[31]~1" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[29]" is converted into an equivalent circuit using register "timing_chrono_sec1[29]~_emulated" and latch "timing_chrono_sec1[29]~5" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[28]" is converted into an equivalent circuit using register "timing_chrono_sec1[28]~_emulated" and latch "timing_chrono_sec1[28]~9" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[27]" is converted into an equivalent circuit using register "timing_chrono_sec1[27]~_emulated" and latch "timing_chrono_sec1[27]~13" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[26]" is converted into an equivalent circuit using register "timing_chrono_sec1[26]~_emulated" and latch "timing_chrono_sec1[26]~17" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[25]" is converted into an equivalent circuit using register "timing_chrono_sec1[25]~_emulated" and latch "timing_chrono_sec1[25]~21" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[24]" is converted into an equivalent circuit using register "timing_chrono_sec1[24]~_emulated" and latch "timing_chrono_sec1[24]~25" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[23]" is converted into an equivalent circuit using register "timing_chrono_sec1[23]~_emulated" and latch "timing_chrono_sec1[23]~29" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[22]" is converted into an equivalent circuit using register "timing_chrono_sec1[22]~_emulated" and latch "timing_chrono_sec1[22]~33" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[21]" is converted into an equivalent circuit using register "timing_chrono_sec1[21]~_emulated" and latch "timing_chrono_sec1[21]~37" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[20]" is converted into an equivalent circuit using register "timing_chrono_sec1[20]~_emulated" and latch "timing_chrono_sec1[20]~41" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[19]" is converted into an equivalent circuit using register "timing_chrono_sec1[19]~_emulated" and latch "timing_chrono_sec1[19]~45" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[18]" is converted into an equivalent circuit using register "timing_chrono_sec1[18]~_emulated" and latch "timing_chrono_sec1[18]~49" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[17]" is converted into an equivalent circuit using register "timing_chrono_sec1[17]~_emulated" and latch "timing_chrono_sec1[17]~53" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[16]" is converted into an equivalent circuit using register "timing_chrono_sec1[16]~_emulated" and latch "timing_chrono_sec1[16]~57" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[15]" is converted into an equivalent circuit using register "timing_chrono_sec1[15]~_emulated" and latch "timing_chrono_sec1[15]~61" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[14]" is converted into an equivalent circuit using register "timing_chrono_sec1[14]~_emulated" and latch "timing_chrono_sec1[14]~65" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[13]" is converted into an equivalent circuit using register "timing_chrono_sec1[13]~_emulated" and latch "timing_chrono_sec1[13]~69" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[12]" is converted into an equivalent circuit using register "timing_chrono_sec1[12]~_emulated" and latch "timing_chrono_sec1[12]~73" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[11]" is converted into an equivalent circuit using register "timing_chrono_sec1[11]~_emulated" and latch "timing_chrono_sec1[11]~77" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[10]" is converted into an equivalent circuit using register "timing_chrono_sec1[10]~_emulated" and latch "timing_chrono_sec1[10]~81" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[9]" is converted into an equivalent circuit using register "timing_chrono_sec1[9]~_emulated" and latch "timing_chrono_sec1[9]~85" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[8]" is converted into an equivalent circuit using register "timing_chrono_sec1[8]~_emulated" and latch "timing_chrono_sec1[8]~89" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[7]" is converted into an equivalent circuit using register "timing_chrono_sec1[7]~_emulated" and latch "timing_chrono_sec1[7]~93" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[6]" is converted into an equivalent circuit using register "timing_chrono_sec1[6]~_emulated" and latch "timing_chrono_sec1[6]~97" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[5]" is converted into an equivalent circuit using register "timing_chrono_sec1[5]~_emulated" and latch "timing_chrono_sec1[5]~101" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[4]" is converted into an equivalent circuit using register "timing_chrono_sec1[4]~_emulated" and latch "timing_chrono_sec1[4]~105" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[3]" is converted into an equivalent circuit using register "timing_chrono_sec1[3]~_emulated" and latch "timing_chrono_sec1[3]~109" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[2]" is converted into an equivalent circuit using register "timing_chrono_sec1[2]~_emulated" and latch "timing_chrono_sec1[2]~113" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[1]" is converted into an equivalent circuit using register "timing_chrono_sec1[1]~_emulated" and latch "timing_chrono_sec1[1]~117" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec1[0]" is converted into an equivalent circuit using register "timing_chrono_sec1[0]~_emulated" and latch "timing_chrono_sec1[0]~121" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[31]" is converted into an equivalent circuit using register "timing_chrono_sec2[31]~_emulated" and latch "timing_chrono_sec2[31]~1" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[30]" is converted into an equivalent circuit using register "timing_chrono_sec2[30]~_emulated" and latch "timing_chrono_sec2[30]~5" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[29]" is converted into an equivalent circuit using register "timing_chrono_sec2[29]~_emulated" and latch "timing_chrono_sec2[29]~9" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[28]" is converted into an equivalent circuit using register "timing_chrono_sec2[28]~_emulated" and latch "timing_chrono_sec2[28]~13" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[27]" is converted into an equivalent circuit using register "timing_chrono_sec2[27]~_emulated" and latch "timing_chrono_sec2[27]~17" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[26]" is converted into an equivalent circuit using register "timing_chrono_sec2[26]~_emulated" and latch "timing_chrono_sec2[26]~21" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[25]" is converted into an equivalent circuit using register "timing_chrono_sec2[25]~_emulated" and latch "timing_chrono_sec2[25]~25" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[24]" is converted into an equivalent circuit using register "timing_chrono_sec2[24]~_emulated" and latch "timing_chrono_sec2[24]~29" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[23]" is converted into an equivalent circuit using register "timing_chrono_sec2[23]~_emulated" and latch "timing_chrono_sec2[23]~33" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[22]" is converted into an equivalent circuit using register "timing_chrono_sec2[22]~_emulated" and latch "timing_chrono_sec2[22]~37" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[21]" is converted into an equivalent circuit using register "timing_chrono_sec2[21]~_emulated" and latch "timing_chrono_sec2[21]~41" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[20]" is converted into an equivalent circuit using register "timing_chrono_sec2[20]~_emulated" and latch "timing_chrono_sec2[20]~45" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[19]" is converted into an equivalent circuit using register "timing_chrono_sec2[19]~_emulated" and latch "timing_chrono_sec2[19]~49" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[18]" is converted into an equivalent circuit using register "timing_chrono_sec2[18]~_emulated" and latch "timing_chrono_sec2[18]~53" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[17]" is converted into an equivalent circuit using register "timing_chrono_sec2[17]~_emulated" and latch "timing_chrono_sec2[17]~57" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[16]" is converted into an equivalent circuit using register "timing_chrono_sec2[16]~_emulated" and latch "timing_chrono_sec2[16]~61" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[15]" is converted into an equivalent circuit using register "timing_chrono_sec2[15]~_emulated" and latch "timing_chrono_sec2[15]~65" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[14]" is converted into an equivalent circuit using register "timing_chrono_sec2[14]~_emulated" and latch "timing_chrono_sec2[14]~69" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[13]" is converted into an equivalent circuit using register "timing_chrono_sec2[13]~_emulated" and latch "timing_chrono_sec2[13]~73" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[12]" is converted into an equivalent circuit using register "timing_chrono_sec2[12]~_emulated" and latch "timing_chrono_sec2[12]~77" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[11]" is converted into an equivalent circuit using register "timing_chrono_sec2[11]~_emulated" and latch "timing_chrono_sec2[11]~81" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[10]" is converted into an equivalent circuit using register "timing_chrono_sec2[10]~_emulated" and latch "timing_chrono_sec2[10]~85" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[9]" is converted into an equivalent circuit using register "timing_chrono_sec2[9]~_emulated" and latch "timing_chrono_sec2[9]~89" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[8]" is converted into an equivalent circuit using register "timing_chrono_sec2[8]~_emulated" and latch "timing_chrono_sec2[8]~93" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[7]" is converted into an equivalent circuit using register "timing_chrono_sec2[7]~_emulated" and latch "timing_chrono_sec2[7]~97" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[6]" is converted into an equivalent circuit using register "timing_chrono_sec2[6]~_emulated" and latch "timing_chrono_sec2[6]~101" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[5]" is converted into an equivalent circuit using register "timing_chrono_sec2[5]~_emulated" and latch "timing_chrono_sec2[5]~105" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[4]" is converted into an equivalent circuit using register "timing_chrono_sec2[4]~_emulated" and latch "timing_chrono_sec2[4]~109" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[3]" is converted into an equivalent circuit using register "timing_chrono_sec2[3]~_emulated" and latch "timing_chrono_sec2[3]~113" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[2]" is converted into an equivalent circuit using register "timing_chrono_sec2[2]~_emulated" and latch "timing_chrono_sec2[2]~117" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[1]" is converted into an equivalent circuit using register "timing_chrono_sec2[1]~_emulated" and latch "timing_chrono_sec2[1]~121" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_sec2[0]" is converted into an equivalent circuit using register "timing_chrono_sec2[0]~_emulated" and latch "timing_chrono_sec2[0]~125" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 349
    Warning (13310): Register "timing_chrono_mili1[31]" is converted into an equivalent circuit using register "timing_chrono_mili1[31]~_emulated" and latch "timing_chrono_mili1[31]~1" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[29]" is converted into an equivalent circuit using register "timing_chrono_mili1[29]~_emulated" and latch "timing_chrono_mili1[29]~5" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[28]" is converted into an equivalent circuit using register "timing_chrono_mili1[28]~_emulated" and latch "timing_chrono_mili1[28]~9" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[27]" is converted into an equivalent circuit using register "timing_chrono_mili1[27]~_emulated" and latch "timing_chrono_mili1[27]~13" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[26]" is converted into an equivalent circuit using register "timing_chrono_mili1[26]~_emulated" and latch "timing_chrono_mili1[26]~17" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[25]" is converted into an equivalent circuit using register "timing_chrono_mili1[25]~_emulated" and latch "timing_chrono_mili1[25]~21" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[24]" is converted into an equivalent circuit using register "timing_chrono_mili1[24]~_emulated" and latch "timing_chrono_mili1[24]~25" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[23]" is converted into an equivalent circuit using register "timing_chrono_mili1[23]~_emulated" and latch "timing_chrono_mili1[23]~29" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[22]" is converted into an equivalent circuit using register "timing_chrono_mili1[22]~_emulated" and latch "timing_chrono_mili1[22]~33" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[21]" is converted into an equivalent circuit using register "timing_chrono_mili1[21]~_emulated" and latch "timing_chrono_mili1[21]~37" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[20]" is converted into an equivalent circuit using register "timing_chrono_mili1[20]~_emulated" and latch "timing_chrono_mili1[20]~41" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[19]" is converted into an equivalent circuit using register "timing_chrono_mili1[19]~_emulated" and latch "timing_chrono_mili1[19]~45" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[18]" is converted into an equivalent circuit using register "timing_chrono_mili1[18]~_emulated" and latch "timing_chrono_mili1[18]~49" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[17]" is converted into an equivalent circuit using register "timing_chrono_mili1[17]~_emulated" and latch "timing_chrono_mili1[17]~53" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[16]" is converted into an equivalent circuit using register "timing_chrono_mili1[16]~_emulated" and latch "timing_chrono_mili1[16]~57" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[15]" is converted into an equivalent circuit using register "timing_chrono_mili1[15]~_emulated" and latch "timing_chrono_mili1[15]~61" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[14]" is converted into an equivalent circuit using register "timing_chrono_mili1[14]~_emulated" and latch "timing_chrono_mili1[14]~65" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[13]" is converted into an equivalent circuit using register "timing_chrono_mili1[13]~_emulated" and latch "timing_chrono_mili1[13]~69" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[12]" is converted into an equivalent circuit using register "timing_chrono_mili1[12]~_emulated" and latch "timing_chrono_mili1[12]~73" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[11]" is converted into an equivalent circuit using register "timing_chrono_mili1[11]~_emulated" and latch "timing_chrono_mili1[11]~77" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[10]" is converted into an equivalent circuit using register "timing_chrono_mili1[10]~_emulated" and latch "timing_chrono_mili1[10]~81" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[9]" is converted into an equivalent circuit using register "timing_chrono_mili1[9]~_emulated" and latch "timing_chrono_mili1[9]~85" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[8]" is converted into an equivalent circuit using register "timing_chrono_mili1[8]~_emulated" and latch "timing_chrono_mili1[8]~89" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[7]" is converted into an equivalent circuit using register "timing_chrono_mili1[7]~_emulated" and latch "timing_chrono_mili1[7]~93" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[6]" is converted into an equivalent circuit using register "timing_chrono_mili1[6]~_emulated" and latch "timing_chrono_mili1[6]~97" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[5]" is converted into an equivalent circuit using register "timing_chrono_mili1[5]~_emulated" and latch "timing_chrono_mili1[5]~101" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[4]" is converted into an equivalent circuit using register "timing_chrono_mili1[4]~_emulated" and latch "timing_chrono_mili1[4]~105" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[3]" is converted into an equivalent circuit using register "timing_chrono_mili1[3]~_emulated" and latch "timing_chrono_mili1[3]~109" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[2]" is converted into an equivalent circuit using register "timing_chrono_mili1[2]~_emulated" and latch "timing_chrono_mili1[2]~113" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[1]" is converted into an equivalent circuit using register "timing_chrono_mili1[1]~_emulated" and latch "timing_chrono_mili1[1]~117" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili1[0]" is converted into an equivalent circuit using register "timing_chrono_mili1[0]~_emulated" and latch "timing_chrono_mili1[0]~121" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[31]" is converted into an equivalent circuit using register "timing_chrono_mili2[31]~_emulated" and latch "timing_chrono_mili2[31]~1" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[30]" is converted into an equivalent circuit using register "timing_chrono_mili2[30]~_emulated" and latch "timing_chrono_mili2[30]~5" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[29]" is converted into an equivalent circuit using register "timing_chrono_mili2[29]~_emulated" and latch "timing_chrono_mili2[29]~9" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[28]" is converted into an equivalent circuit using register "timing_chrono_mili2[28]~_emulated" and latch "timing_chrono_mili2[28]~13" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[27]" is converted into an equivalent circuit using register "timing_chrono_mili2[27]~_emulated" and latch "timing_chrono_mili2[27]~17" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[26]" is converted into an equivalent circuit using register "timing_chrono_mili2[26]~_emulated" and latch "timing_chrono_mili2[26]~21" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[25]" is converted into an equivalent circuit using register "timing_chrono_mili2[25]~_emulated" and latch "timing_chrono_mili2[25]~25" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[24]" is converted into an equivalent circuit using register "timing_chrono_mili2[24]~_emulated" and latch "timing_chrono_mili2[24]~29" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[23]" is converted into an equivalent circuit using register "timing_chrono_mili2[23]~_emulated" and latch "timing_chrono_mili2[23]~33" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[22]" is converted into an equivalent circuit using register "timing_chrono_mili2[22]~_emulated" and latch "timing_chrono_mili2[22]~37" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[21]" is converted into an equivalent circuit using register "timing_chrono_mili2[21]~_emulated" and latch "timing_chrono_mili2[21]~41" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[20]" is converted into an equivalent circuit using register "timing_chrono_mili2[20]~_emulated" and latch "timing_chrono_mili2[20]~45" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[19]" is converted into an equivalent circuit using register "timing_chrono_mili2[19]~_emulated" and latch "timing_chrono_mili2[19]~49" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[18]" is converted into an equivalent circuit using register "timing_chrono_mili2[18]~_emulated" and latch "timing_chrono_mili2[18]~53" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[17]" is converted into an equivalent circuit using register "timing_chrono_mili2[17]~_emulated" and latch "timing_chrono_mili2[17]~57" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[16]" is converted into an equivalent circuit using register "timing_chrono_mili2[16]~_emulated" and latch "timing_chrono_mili2[16]~61" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[15]" is converted into an equivalent circuit using register "timing_chrono_mili2[15]~_emulated" and latch "timing_chrono_mili2[15]~65" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[14]" is converted into an equivalent circuit using register "timing_chrono_mili2[14]~_emulated" and latch "timing_chrono_mili2[14]~69" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[13]" is converted into an equivalent circuit using register "timing_chrono_mili2[13]~_emulated" and latch "timing_chrono_mili2[13]~73" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[12]" is converted into an equivalent circuit using register "timing_chrono_mili2[12]~_emulated" and latch "timing_chrono_mili2[12]~77" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[11]" is converted into an equivalent circuit using register "timing_chrono_mili2[11]~_emulated" and latch "timing_chrono_mili2[11]~81" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[10]" is converted into an equivalent circuit using register "timing_chrono_mili2[10]~_emulated" and latch "timing_chrono_mili2[10]~85" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[9]" is converted into an equivalent circuit using register "timing_chrono_mili2[9]~_emulated" and latch "timing_chrono_mili2[9]~89" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[8]" is converted into an equivalent circuit using register "timing_chrono_mili2[8]~_emulated" and latch "timing_chrono_mili2[8]~93" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[7]" is converted into an equivalent circuit using register "timing_chrono_mili2[7]~_emulated" and latch "timing_chrono_mili2[7]~97" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[6]" is converted into an equivalent circuit using register "timing_chrono_mili2[6]~_emulated" and latch "timing_chrono_mili2[6]~101" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[5]" is converted into an equivalent circuit using register "timing_chrono_mili2[5]~_emulated" and latch "timing_chrono_mili2[5]~105" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[4]" is converted into an equivalent circuit using register "timing_chrono_mili2[4]~_emulated" and latch "timing_chrono_mili2[4]~109" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[3]" is converted into an equivalent circuit using register "timing_chrono_mili2[3]~_emulated" and latch "timing_chrono_mili2[3]~113" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[2]" is converted into an equivalent circuit using register "timing_chrono_mili2[2]~_emulated" and latch "timing_chrono_mili2[2]~117" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[1]" is converted into an equivalent circuit using register "timing_chrono_mili2[1]~_emulated" and latch "timing_chrono_mili2[1]~121" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "timing_chrono_mili2[0]" is converted into an equivalent circuit using register "timing_chrono_mili2[0]~_emulated" and latch "timing_chrono_mili2[0]~125" File: D:/intelFPGA_lite/program/clock_final_project/DIgital_Clock.vhd Line: 341
    Warning (13310): Register "\chrono_timing:min[31]" is converted into an equivalent circuit using register "\chrono_timing:min[31]~_emulated" and latch "\chrono_timing:min[31]~1"
    Warning (13310): Register "\chrono_timing:sec[31]" is converted into an equivalent circuit using register "\chrono_timing:sec[31]~_emulated" and latch "\chrono_timing:sec[31]~1"
    Warning (13310): Register "\chrono_timing:mili[31]" is converted into an equivalent circuit using register "\chrono_timing:mili[31]~_emulated" and latch "\chrono_timing:mili[31]~1"
    Warning (13310): Register "\chrono_timing:sec[0]" is converted into an equivalent circuit using register "\chrono_timing:sec[0]~_emulated" and latch "\chrono_timing:sec[0]~1"
    Warning (13310): Register "\chrono_timing:sec[1]" is converted into an equivalent circuit using register "\chrono_timing:sec[1]~_emulated" and latch "\chrono_timing:sec[1]~1"
    Warning (13310): Register "\chrono_timing:sec[2]" is converted into an equivalent circuit using register "\chrono_timing:sec[2]~_emulated" and latch "\chrono_timing:sec[2]~1"
    Warning (13310): Register "\chrono_timing:sec[3]" is converted into an equivalent circuit using register "\chrono_timing:sec[3]~_emulated" and latch "\chrono_timing:sec[3]~1"
    Warning (13310): Register "\chrono_timing:sec[4]" is converted into an equivalent circuit using register "\chrono_timing:sec[4]~_emulated" and latch "\chrono_timing:sec[4]~1"
    Warning (13310): Register "\chrono_timing:sec[5]" is converted into an equivalent circuit using register "\chrono_timing:sec[5]~_emulated" and latch "\chrono_timing:sec[5]~1"
    Warning (13310): Register "\chrono_timing:sec[6]" is converted into an equivalent circuit using register "\chrono_timing:sec[6]~_emulated" and latch "\chrono_timing:sec[6]~1"
    Warning (13310): Register "\chrono_timing:sec[7]" is converted into an equivalent circuit using register "\chrono_timing:sec[7]~_emulated" and latch "\chrono_timing:sec[7]~1"
    Warning (13310): Register "\chrono_timing:sec[8]" is converted into an equivalent circuit using register "\chrono_timing:sec[8]~_emulated" and latch "\chrono_timing:sec[8]~1"
    Warning (13310): Register "\chrono_timing:sec[9]" is converted into an equivalent circuit using register "\chrono_timing:sec[9]~_emulated" and latch "\chrono_timing:sec[9]~1"
    Warning (13310): Register "\chrono_timing:sec[10]" is converted into an equivalent circuit using register "\chrono_timing:sec[10]~_emulated" and latch "\chrono_timing:sec[10]~1"
    Warning (13310): Register "\chrono_timing:sec[11]" is converted into an equivalent circuit using register "\chrono_timing:sec[11]~_emulated" and latch "\chrono_timing:sec[11]~1"
    Warning (13310): Register "\chrono_timing:sec[12]" is converted into an equivalent circuit using register "\chrono_timing:sec[12]~_emulated" and latch "\chrono_timing:sec[12]~1"
    Warning (13310): Register "\chrono_timing:sec[13]" is converted into an equivalent circuit using register "\chrono_timing:sec[13]~_emulated" and latch "\chrono_timing:sec[13]~1"
    Warning (13310): Register "\chrono_timing:sec[14]" is converted into an equivalent circuit using register "\chrono_timing:sec[14]~_emulated" and latch "\chrono_timing:sec[14]~1"
    Warning (13310): Register "\chrono_timing:sec[15]" is converted into an equivalent circuit using register "\chrono_timing:sec[15]~_emulated" and latch "\chrono_timing:sec[15]~1"
    Warning (13310): Register "\chrono_timing:sec[16]" is converted into an equivalent circuit using register "\chrono_timing:sec[16]~_emulated" and latch "\chrono_timing:sec[16]~1"
    Warning (13310): Register "\chrono_timing:sec[17]" is converted into an equivalent circuit using register "\chrono_timing:sec[17]~_emulated" and latch "\chrono_timing:sec[17]~1"
    Warning (13310): Register "\chrono_timing:sec[18]" is converted into an equivalent circuit using register "\chrono_timing:sec[18]~_emulated" and latch "\chrono_timing:sec[18]~1"
    Warning (13310): Register "\chrono_timing:sec[19]" is converted into an equivalent circuit using register "\chrono_timing:sec[19]~_emulated" and latch "\chrono_timing:sec[19]~1"
    Warning (13310): Register "\chrono_timing:sec[20]" is converted into an equivalent circuit using register "\chrono_timing:sec[20]~_emulated" and latch "\chrono_timing:sec[20]~1"
    Warning (13310): Register "\chrono_timing:sec[21]" is converted into an equivalent circuit using register "\chrono_timing:sec[21]~_emulated" and latch "\chrono_timing:sec[21]~1"
    Warning (13310): Register "\chrono_timing:sec[22]" is converted into an equivalent circuit using register "\chrono_timing:sec[22]~_emulated" and latch "\chrono_timing:sec[22]~1"
    Warning (13310): Register "\chrono_timing:sec[23]" is converted into an equivalent circuit using register "\chrono_timing:sec[23]~_emulated" and latch "\chrono_timing:sec[23]~1"
    Warning (13310): Register "\chrono_timing:sec[24]" is converted into an equivalent circuit using register "\chrono_timing:sec[24]~_emulated" and latch "\chrono_timing:sec[24]~1"
    Warning (13310): Register "\chrono_timing:sec[25]" is converted into an equivalent circuit using register "\chrono_timing:sec[25]~_emulated" and latch "\chrono_timing:sec[25]~1"
    Warning (13310): Register "\chrono_timing:sec[26]" is converted into an equivalent circuit using register "\chrono_timing:sec[26]~_emulated" and latch "\chrono_timing:sec[26]~1"
    Warning (13310): Register "\chrono_timing:sec[27]" is converted into an equivalent circuit using register "\chrono_timing:sec[27]~_emulated" and latch "\chrono_timing:sec[27]~1"
    Warning (13310): Register "\chrono_timing:sec[28]" is converted into an equivalent circuit using register "\chrono_timing:sec[28]~_emulated" and latch "\chrono_timing:sec[28]~1"
    Warning (13310): Register "\chrono_timing:sec[29]" is converted into an equivalent circuit using register "\chrono_timing:sec[29]~_emulated" and latch "\chrono_timing:sec[29]~1"
    Warning (13310): Register "\chrono_timing:sec[30]" is converted into an equivalent circuit using register "\chrono_timing:sec[30]~_emulated" and latch "\chrono_timing:sec[30]~1"
    Warning (13310): Register "\chrono_timing:min[30]" is converted into an equivalent circuit using register "\chrono_timing:min[30]~_emulated" and latch "\chrono_timing:min[30]~1"
    Warning (13310): Register "\chrono_timing:min[29]" is converted into an equivalent circuit using register "\chrono_timing:min[29]~_emulated" and latch "\chrono_timing:min[29]~1"
    Warning (13310): Register "\chrono_timing:min[28]" is converted into an equivalent circuit using register "\chrono_timing:min[28]~_emulated" and latch "\chrono_timing:min[28]~1"
    Warning (13310): Register "\chrono_timing:min[27]" is converted into an equivalent circuit using register "\chrono_timing:min[27]~_emulated" and latch "\chrono_timing:min[27]~1"
    Warning (13310): Register "\chrono_timing:min[26]" is converted into an equivalent circuit using register "\chrono_timing:min[26]~_emulated" and latch "\chrono_timing:min[26]~1"
    Warning (13310): Register "\chrono_timing:min[25]" is converted into an equivalent circuit using register "\chrono_timing:min[25]~_emulated" and latch "\chrono_timing:min[25]~1"
    Warning (13310): Register "\chrono_timing:min[24]" is converted into an equivalent circuit using register "\chrono_timing:min[24]~_emulated" and latch "\chrono_timing:min[24]~1"
    Warning (13310): Register "\chrono_timing:min[23]" is converted into an equivalent circuit using register "\chrono_timing:min[23]~_emulated" and latch "\chrono_timing:min[23]~1"
    Warning (13310): Register "\chrono_timing:min[22]" is converted into an equivalent circuit using register "\chrono_timing:min[22]~_emulated" and latch "\chrono_timing:min[22]~1"
    Warning (13310): Register "\chrono_timing:min[21]" is converted into an equivalent circuit using register "\chrono_timing:min[21]~_emulated" and latch "\chrono_timing:min[21]~1"
    Warning (13310): Register "\chrono_timing:min[20]" is converted into an equivalent circuit using register "\chrono_timing:min[20]~_emulated" and latch "\chrono_timing:min[20]~1"
    Warning (13310): Register "\chrono_timing:min[19]" is converted into an equivalent circuit using register "\chrono_timing:min[19]~_emulated" and latch "\chrono_timing:min[19]~1"
    Warning (13310): Register "\chrono_timing:min[18]" is converted into an equivalent circuit using register "\chrono_timing:min[18]~_emulated" and latch "\chrono_timing:min[18]~1"
    Warning (13310): Register "\chrono_timing:min[17]" is converted into an equivalent circuit using register "\chrono_timing:min[17]~_emulated" and latch "\chrono_timing:min[17]~1"
    Warning (13310): Register "\chrono_timing:min[16]" is converted into an equivalent circuit using register "\chrono_timing:min[16]~_emulated" and latch "\chrono_timing:min[16]~1"
    Warning (13310): Register "\chrono_timing:min[15]" is converted into an equivalent circuit using register "\chrono_timing:min[15]~_emulated" and latch "\chrono_timing:min[15]~1"
    Warning (13310): Register "\chrono_timing:min[14]" is converted into an equivalent circuit using register "\chrono_timing:min[14]~_emulated" and latch "\chrono_timing:min[14]~1"
    Warning (13310): Register "\chrono_timing:min[13]" is converted into an equivalent circuit using register "\chrono_timing:min[13]~_emulated" and latch "\chrono_timing:min[13]~1"
    Warning (13310): Register "\chrono_timing:min[12]" is converted into an equivalent circuit using register "\chrono_timing:min[12]~_emulated" and latch "\chrono_timing:min[12]~1"
    Warning (13310): Register "\chrono_timing:min[11]" is converted into an equivalent circuit using register "\chrono_timing:min[11]~_emulated" and latch "\chrono_timing:min[11]~1"
    Warning (13310): Register "\chrono_timing:min[10]" is converted into an equivalent circuit using register "\chrono_timing:min[10]~_emulated" and latch "\chrono_timing:min[10]~1"
    Warning (13310): Register "\chrono_timing:min[9]" is converted into an equivalent circuit using register "\chrono_timing:min[9]~_emulated" and latch "\chrono_timing:min[9]~1"
    Warning (13310): Register "\chrono_timing:min[8]" is converted into an equivalent circuit using register "\chrono_timing:min[8]~_emulated" and latch "\chrono_timing:min[8]~1"
    Warning (13310): Register "\chrono_timing:min[7]" is converted into an equivalent circuit using register "\chrono_timing:min[7]~_emulated" and latch "\chrono_timing:min[7]~1"
    Warning (13310): Register "\chrono_timing:min[6]" is converted into an equivalent circuit using register "\chrono_timing:min[6]~_emulated" and latch "\chrono_timing:min[6]~1"
    Warning (13310): Register "\chrono_timing:min[5]" is converted into an equivalent circuit using register "\chrono_timing:min[5]~_emulated" and latch "\chrono_timing:min[5]~1"
    Warning (13310): Register "\chrono_timing:min[4]" is converted into an equivalent circuit using register "\chrono_timing:min[4]~_emulated" and latch "\chrono_timing:min[4]~1"
    Warning (13310): Register "\chrono_timing:min[3]" is converted into an equivalent circuit using register "\chrono_timing:min[3]~_emulated" and latch "\chrono_timing:min[3]~1"
    Warning (13310): Register "\chrono_timing:min[2]" is converted into an equivalent circuit using register "\chrono_timing:min[2]~_emulated" and latch "\chrono_timing:min[2]~1"
    Warning (13310): Register "\chrono_timing:min[1]" is converted into an equivalent circuit using register "\chrono_timing:min[1]~_emulated" and latch "\chrono_timing:min[1]~1"
    Warning (13310): Register "\chrono_timing:min[0]" is converted into an equivalent circuit using register "\chrono_timing:min[0]~_emulated" and latch "\chrono_timing:min[0]~1"
    Warning (13310): Register "\chrono_timing:mili[30]" is converted into an equivalent circuit using register "\chrono_timing:mili[30]~_emulated" and latch "\chrono_timing:mili[30]~1"
    Warning (13310): Register "\chrono_timing:mili[29]" is converted into an equivalent circuit using register "\chrono_timing:mili[29]~_emulated" and latch "\chrono_timing:mili[29]~1"
    Warning (13310): Register "\chrono_timing:mili[28]" is converted into an equivalent circuit using register "\chrono_timing:mili[28]~_emulated" and latch "\chrono_timing:mili[28]~1"
    Warning (13310): Register "\chrono_timing:mili[27]" is converted into an equivalent circuit using register "\chrono_timing:mili[27]~_emulated" and latch "\chrono_timing:mili[27]~1"
    Warning (13310): Register "\chrono_timing:mili[26]" is converted into an equivalent circuit using register "\chrono_timing:mili[26]~_emulated" and latch "\chrono_timing:mili[26]~1"
    Warning (13310): Register "\chrono_timing:mili[25]" is converted into an equivalent circuit using register "\chrono_timing:mili[25]~_emulated" and latch "\chrono_timing:mili[25]~1"
    Warning (13310): Register "\chrono_timing:mili[24]" is converted into an equivalent circuit using register "\chrono_timing:mili[24]~_emulated" and latch "\chrono_timing:mili[24]~1"
    Warning (13310): Register "\chrono_timing:mili[23]" is converted into an equivalent circuit using register "\chrono_timing:mili[23]~_emulated" and latch "\chrono_timing:mili[23]~1"
    Warning (13310): Register "\chrono_timing:mili[22]" is converted into an equivalent circuit using register "\chrono_timing:mili[22]~_emulated" and latch "\chrono_timing:mili[22]~1"
    Warning (13310): Register "\chrono_timing:mili[21]" is converted into an equivalent circuit using register "\chrono_timing:mili[21]~_emulated" and latch "\chrono_timing:mili[21]~1"
    Warning (13310): Register "\chrono_timing:mili[20]" is converted into an equivalent circuit using register "\chrono_timing:mili[20]~_emulated" and latch "\chrono_timing:mili[20]~1"
    Warning (13310): Register "\chrono_timing:mili[19]" is converted into an equivalent circuit using register "\chrono_timing:mili[19]~_emulated" and latch "\chrono_timing:mili[19]~1"
    Warning (13310): Register "\chrono_timing:mili[18]" is converted into an equivalent circuit using register "\chrono_timing:mili[18]~_emulated" and latch "\chrono_timing:mili[18]~1"
    Warning (13310): Register "\chrono_timing:mili[17]" is converted into an equivalent circuit using register "\chrono_timing:mili[17]~_emulated" and latch "\chrono_timing:mili[17]~1"
    Warning (13310): Register "\chrono_timing:mili[16]" is converted into an equivalent circuit using register "\chrono_timing:mili[16]~_emulated" and latch "\chrono_timing:mili[16]~1"
    Warning (13310): Register "\chrono_timing:mili[15]" is converted into an equivalent circuit using register "\chrono_timing:mili[15]~_emulated" and latch "\chrono_timing:mili[15]~1"
    Warning (13310): Register "\chrono_timing:mili[14]" is converted into an equivalent circuit using register "\chrono_timing:mili[14]~_emulated" and latch "\chrono_timing:mili[14]~1"
    Warning (13310): Register "\chrono_timing:mili[13]" is converted into an equivalent circuit using register "\chrono_timing:mili[13]~_emulated" and latch "\chrono_timing:mili[13]~1"
    Warning (13310): Register "\chrono_timing:mili[12]" is converted into an equivalent circuit using register "\chrono_timing:mili[12]~_emulated" and latch "\chrono_timing:mili[12]~1"
    Warning (13310): Register "\chrono_timing:mili[11]" is converted into an equivalent circuit using register "\chrono_timing:mili[11]~_emulated" and latch "\chrono_timing:mili[11]~1"
    Warning (13310): Register "\chrono_timing:mili[10]" is converted into an equivalent circuit using register "\chrono_timing:mili[10]~_emulated" and latch "\chrono_timing:mili[10]~1"
    Warning (13310): Register "\chrono_timing:mili[9]" is converted into an equivalent circuit using register "\chrono_timing:mili[9]~_emulated" and latch "\chrono_timing:mili[9]~1"
    Warning (13310): Register "\chrono_timing:mili[8]" is converted into an equivalent circuit using register "\chrono_timing:mili[8]~_emulated" and latch "\chrono_timing:mili[8]~1"
    Warning (13310): Register "\chrono_timing:mili[7]" is converted into an equivalent circuit using register "\chrono_timing:mili[7]~_emulated" and latch "\chrono_timing:mili[7]~1"
    Warning (13310): Register "\chrono_timing:mili[6]" is converted into an equivalent circuit using register "\chrono_timing:mili[6]~_emulated" and latch "\chrono_timing:mili[6]~1"
    Warning (13310): Register "\chrono_timing:mili[5]" is converted into an equivalent circuit using register "\chrono_timing:mili[5]~_emulated" and latch "\chrono_timing:mili[5]~1"
    Warning (13310): Register "\chrono_timing:mili[4]" is converted into an equivalent circuit using register "\chrono_timing:mili[4]~_emulated" and latch "\chrono_timing:mili[4]~1"
    Warning (13310): Register "\chrono_timing:mili[3]" is converted into an equivalent circuit using register "\chrono_timing:mili[3]~_emulated" and latch "\chrono_timing:mili[3]~1"
    Warning (13310): Register "\chrono_timing:mili[2]" is converted into an equivalent circuit using register "\chrono_timing:mili[2]~_emulated" and latch "\chrono_timing:mili[2]~1"
    Warning (13310): Register "\chrono_timing:mili[1]" is converted into an equivalent circuit using register "\chrono_timing:mili[1]~_emulated" and latch "\chrono_timing:mili[1]~1"
    Warning (13310): Register "\chrono_timing:mili[0]" is converted into an equivalent circuit using register "\chrono_timing:mili[0]~_emulated" and latch "\chrono_timing:mili[0]~1"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 31529 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 31482 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 288 warnings
    Info: Peak virtual memory: 919 megabytes
    Info: Processing ended: Sun Apr 12 14:20:43 2020
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:01


