

================================================================
== Vitis HLS Report for 'calculate_pseudoimage_Pipeline_assign_loop'
================================================================
* Date:           Fri Dec 19 23:51:07 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku025-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- assign_loop  |        ?|        ?|         6|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      96|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|    1780|    3128|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|     308|       2|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|    2088|    3262|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      720|  1152|  290880|  145440|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dsub_64ns_64ns_64_5_full_dsp_1_U19  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U20  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U21  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U22  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  782|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  12| 1780| 3128|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln69_fu_159_p2   |         +|   0|  0|  28|          21|           1|
    |add_ln70_fu_169_p2   |         +|   0|  0|  27|          20|          20|
    |icmp_ln69_fu_153_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  96|          74|          55|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   21|         42|
    |j_1_fu_58                |   9|          2|   21|         42|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |j_1_fu_58                         |   21|   0|   21|          0|
    |pseudoimage_data_addr_reg_302     |   20|   0|   20|          0|
    |trunc_ln70_1_reg_308              |  256|   0|  256|          0|
    |pseudoimage_data_addr_reg_302     |    0|   1|   20|          0|
    |trunc_ln70_1_reg_308              |    0|   1|  256|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  308|   2|  584|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|grp_fu_406_p_din0          |  out|   64|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|grp_fu_406_p_din1          |  out|   64|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|grp_fu_406_p_opcode        |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|grp_fu_406_p_dout0         |   in|   64|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|grp_fu_406_p_ce            |  out|    1|  ap_ctrl_hs|  calculate_pseudoimage_Pipeline_assign_loop|  return value|
|pseudoimage_count_load     |   in|   32|     ap_none|                      pseudoimage_count_load|        scalar|
|empty                      |   in|   20|     ap_none|                                       empty|        scalar|
|pseudoimage_data_address0  |  out|   20|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_ce0       |  out|    1|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_we0       |  out|    1|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_d0        |  out|  576|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_address1  |  out|   20|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_ce1       |  out|    1|   ap_memory|                            pseudoimage_data|         array|
|pseudoimage_data_q1        |   in|  576|   ap_memory|                            pseudoimage_data|         array|
|avg_x                      |   in|   64|     ap_none|                                       avg_x|        scalar|
|avg_y                      |   in|   64|     ap_none|                                       avg_y|        scalar|
|avg_z                      |   in|   64|     ap_none|                                       avg_z|        scalar|
|div5                       |   in|   64|     ap_none|                                        div5|        scalar|
|div6                       |   in|   64|     ap_none|                                        div6|        scalar|
+---------------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [PFN.cpp:69]   --->   Operation 9 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i576 %pseudoimage_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%div6_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %div6"   --->   Operation 11 'read' 'div6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%div5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %div5"   --->   Operation 12 'read' 'div5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%avg_z_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %avg_z"   --->   Operation 13 'read' 'avg_z_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%avg_y_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %avg_y"   --->   Operation 14 'read' 'avg_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%avg_x_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %avg_x"   --->   Operation 15 'read' 'avg_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %empty"   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pseudoimage_count_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pseudoimage_count_load"   --->   Operation 17 'read' 'pseudoimage_count_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.53ns)   --->   "%store_ln69 = store i21 0, i21 %j_1" [PFN.cpp:69]   --->   Operation 18 'store' 'store_ln69' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc169"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = load i21 %j_1" [PFN.cpp:69]   --->   Operation 20 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i21 %j" [PFN.cpp:69]   --->   Operation 21 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.48ns)   --->   "%icmp_ln69 = icmp_eq  i32 %zext_ln69, i32 %pseudoimage_count_load_read" [PFN.cpp:69]   --->   Operation 22 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.43ns)   --->   "%add_ln69 = add i21 %j, i21 1" [PFN.cpp:69]   --->   Operation 23 'add' 'add_ln69' <Predicate = true> <Delay = 1.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc169.split, void %for.inc172.exitStub" [PFN.cpp:69]   --->   Operation 24 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i21 %j" [PFN.cpp:70]   --->   Operation 25 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.43ns)   --->   "%add_ln70 = add i20 %tmp, i20 %trunc_ln70" [PFN.cpp:70]   --->   Operation 26 'add' 'add_ln70' <Predicate = (!icmp_ln69)> <Delay = 1.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i20 %add_ln70" [PFN.cpp:70]   --->   Operation 27 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pseudoimage_data_addr = getelementptr i576 %pseudoimage_data, i64 0, i64 %zext_ln70" [PFN.cpp:70]   --->   Operation 28 'getelementptr' 'pseudoimage_data_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "%pseudoimage_data_load = load i20 %pseudoimage_data_addr" [PFN.cpp:70]   --->   Operation 29 'load' 'pseudoimage_data_load' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_1 : Operation 30 [1/1] (0.53ns)   --->   "%store_ln69 = store i21 %add_ln69, i21 %j_1" [PFN.cpp:69]   --->   Operation 30 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.53>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 31 [1/2] ( I:0.00ns O:0.00ns )   --->   "%pseudoimage_data_load = load i20 %pseudoimage_data_addr" [PFN.cpp:70]   --->   Operation 31 'load' 'pseudoimage_data_load' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln70_1 = trunc i576 %pseudoimage_data_load" [PFN.cpp:70]   --->   Operation 32 'trunc' 'trunc_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln70_2 = trunc i576 %pseudoimage_data_load" [PFN.cpp:70]   --->   Operation 33 'trunc' 'trunc_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%bitcast_ln70 = bitcast i64 %trunc_ln70_2" [PFN.cpp:70]   --->   Operation 34 'bitcast' 'bitcast_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [5/5] (5.06ns)   --->   "%sub = dsub i64 %bitcast_ln70, i64 %avg_x_read" [PFN.cpp:70]   --->   Operation 35 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i64 @_ssdm_op_PartSelect.i64.i576.i32.i32, i576 %pseudoimage_data_load, i32 64, i32 127" [PFN.cpp:71]   --->   Operation 36 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i64 %trunc_ln5" [PFN.cpp:71]   --->   Operation 37 'bitcast' 'bitcast_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [5/5] (5.06ns)   --->   "%sub1 = dsub i64 %bitcast_ln71, i64 %avg_y_read" [PFN.cpp:71]   --->   Operation 38 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i64 @_ssdm_op_PartSelect.i64.i576.i32.i32, i576 %pseudoimage_data_load, i32 128, i32 191" [PFN.cpp:72]   --->   Operation 39 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i64 %trunc_ln6" [PFN.cpp:72]   --->   Operation 40 'bitcast' 'bitcast_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [5/5] (5.06ns)   --->   "%sub2 = dsub i64 %bitcast_ln72, i64 %avg_z_read" [PFN.cpp:72]   --->   Operation 41 'dsub' 'sub2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [5/5] (5.06ns)   --->   "%sub3 = dsub i64 %bitcast_ln70, i64 %div5_read" [PFN.cpp:74]   --->   Operation 42 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [5/5] (5.06ns)   --->   "%sub4 = dsub i64 %bitcast_ln71, i64 %div6_read" [PFN.cpp:75]   --->   Operation 43 'dsub' 'sub4' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 44 [4/5] (5.06ns)   --->   "%sub = dsub i64 %bitcast_ln70, i64 %avg_x_read" [PFN.cpp:70]   --->   Operation 44 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [4/5] (5.06ns)   --->   "%sub1 = dsub i64 %bitcast_ln71, i64 %avg_y_read" [PFN.cpp:71]   --->   Operation 45 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [4/5] (5.06ns)   --->   "%sub2 = dsub i64 %bitcast_ln72, i64 %avg_z_read" [PFN.cpp:72]   --->   Operation 46 'dsub' 'sub2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [4/5] (5.06ns)   --->   "%sub3 = dsub i64 %bitcast_ln70, i64 %div5_read" [PFN.cpp:74]   --->   Operation 47 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [4/5] (5.06ns)   --->   "%sub4 = dsub i64 %bitcast_ln71, i64 %div6_read" [PFN.cpp:75]   --->   Operation 48 'dsub' 'sub4' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 49 [3/5] (5.06ns)   --->   "%sub = dsub i64 %bitcast_ln70, i64 %avg_x_read" [PFN.cpp:70]   --->   Operation 49 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [3/5] (5.06ns)   --->   "%sub1 = dsub i64 %bitcast_ln71, i64 %avg_y_read" [PFN.cpp:71]   --->   Operation 50 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [3/5] (5.06ns)   --->   "%sub2 = dsub i64 %bitcast_ln72, i64 %avg_z_read" [PFN.cpp:72]   --->   Operation 51 'dsub' 'sub2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [3/5] (5.06ns)   --->   "%sub3 = dsub i64 %bitcast_ln70, i64 %div5_read" [PFN.cpp:74]   --->   Operation 52 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [3/5] (5.06ns)   --->   "%sub4 = dsub i64 %bitcast_ln71, i64 %div6_read" [PFN.cpp:75]   --->   Operation 53 'dsub' 'sub4' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.06>
ST_5 : Operation 54 [2/5] (5.06ns)   --->   "%sub = dsub i64 %bitcast_ln70, i64 %avg_x_read" [PFN.cpp:70]   --->   Operation 54 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [2/5] (5.06ns)   --->   "%sub1 = dsub i64 %bitcast_ln71, i64 %avg_y_read" [PFN.cpp:71]   --->   Operation 55 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [2/5] (5.06ns)   --->   "%sub2 = dsub i64 %bitcast_ln72, i64 %avg_z_read" [PFN.cpp:72]   --->   Operation 56 'dsub' 'sub2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [2/5] (5.06ns)   --->   "%sub3 = dsub i64 %bitcast_ln70, i64 %div5_read" [PFN.cpp:74]   --->   Operation 57 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [2/5] (5.06ns)   --->   "%sub4 = dsub i64 %bitcast_ln71, i64 %div6_read" [PFN.cpp:75]   --->   Operation 58 'dsub' 'sub4' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.53ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.53>

State 6 <SV = 5> <Delay = 5.06>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [PFN.cpp:69]   --->   Operation 59 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [PFN.cpp:69]   --->   Operation 60 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/5] (5.06ns)   --->   "%sub = dsub i64 %bitcast_ln70, i64 %avg_x_read" [PFN.cpp:70]   --->   Operation 61 'dsub' 'sub' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln70_1 = bitcast i64 %sub" [PFN.cpp:70]   --->   Operation 62 'bitcast' 'bitcast_ln70_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/5] (5.06ns)   --->   "%sub1 = dsub i64 %bitcast_ln71, i64 %avg_y_read" [PFN.cpp:71]   --->   Operation 63 'dsub' 'sub1' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln71_1 = bitcast i64 %sub1" [PFN.cpp:71]   --->   Operation 64 'bitcast' 'bitcast_ln71_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/5] (5.06ns)   --->   "%sub2 = dsub i64 %bitcast_ln72, i64 %avg_z_read" [PFN.cpp:72]   --->   Operation 65 'dsub' 'sub2' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln72_1 = bitcast i64 %sub2" [PFN.cpp:72]   --->   Operation 66 'bitcast' 'bitcast_ln72_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/5] (5.06ns)   --->   "%sub3 = dsub i64 %bitcast_ln70, i64 %div5_read" [PFN.cpp:74]   --->   Operation 67 'dsub' 'sub3' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i64 %sub3" [PFN.cpp:74]   --->   Operation 68 'bitcast' 'bitcast_ln74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/5] (5.06ns)   --->   "%sub4 = dsub i64 %bitcast_ln71, i64 %div6_read" [PFN.cpp:75]   --->   Operation 69 'dsub' 'sub4' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i64 %sub4" [PFN.cpp:75]   --->   Operation 70 'bitcast' 'bitcast_ln75' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln75_4 = bitconcatenate i576 @_ssdm_op_BitConcatenate.i576.i64.i64.i64.i64.i64.i256, i64 %bitcast_ln75, i64 %bitcast_ln74, i64 %bitcast_ln72_1, i64 %bitcast_ln71_1, i64 %bitcast_ln70_1, i256 %trunc_ln70_1" [PFN.cpp:75]   --->   Operation 71 'bitconcatenate' 'or_ln75_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln75 = store i576 %or_ln75_4, i20 %pseudoimage_data_addr" [PFN.cpp:75]   --->   Operation 72 'store' 'store_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 576> <Depth = 1048576> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc169" [PFN.cpp:69]   --->   Operation 73 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pseudoimage_count_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pseudoimage_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ avg_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ avg_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ avg_z]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                         (alloca        ) [ 0100000]
specinterface_ln0           (specinterface ) [ 0000000]
div6_read                   (read          ) [ 0111111]
div5_read                   (read          ) [ 0111111]
avg_z_read                  (read          ) [ 0111111]
avg_y_read                  (read          ) [ 0111111]
avg_x_read                  (read          ) [ 0111111]
tmp                         (read          ) [ 0000000]
pseudoimage_count_load_read (read          ) [ 0000000]
store_ln69                  (store         ) [ 0000000]
br_ln0                      (br            ) [ 0000000]
j                           (load          ) [ 0000000]
zext_ln69                   (zext          ) [ 0000000]
icmp_ln69                   (icmp          ) [ 0111110]
add_ln69                    (add           ) [ 0000000]
br_ln69                     (br            ) [ 0000000]
trunc_ln70                  (trunc         ) [ 0000000]
add_ln70                    (add           ) [ 0000000]
zext_ln70                   (zext          ) [ 0000000]
pseudoimage_data_addr       (getelementptr ) [ 0111111]
store_ln69                  (store         ) [ 0000000]
pseudoimage_data_load       (load          ) [ 0000000]
trunc_ln70_1                (trunc         ) [ 0101111]
trunc_ln70_2                (trunc         ) [ 0000000]
bitcast_ln70                (bitcast       ) [ 0101111]
trunc_ln5                   (partselect    ) [ 0000000]
bitcast_ln71                (bitcast       ) [ 0101111]
trunc_ln6                   (partselect    ) [ 0000000]
bitcast_ln72                (bitcast       ) [ 0101111]
specpipeline_ln69           (specpipeline  ) [ 0000000]
specloopname_ln69           (specloopname  ) [ 0000000]
sub                         (dsub          ) [ 0000000]
bitcast_ln70_1              (bitcast       ) [ 0000000]
sub1                        (dsub          ) [ 0000000]
bitcast_ln71_1              (bitcast       ) [ 0000000]
sub2                        (dsub          ) [ 0000000]
bitcast_ln72_1              (bitcast       ) [ 0000000]
sub3                        (dsub          ) [ 0000000]
bitcast_ln74                (bitcast       ) [ 0000000]
sub4                        (dsub          ) [ 0000000]
bitcast_ln75                (bitcast       ) [ 0000000]
or_ln75_4                   (bitconcatenate) [ 0000000]
store_ln75                  (store         ) [ 0000000]
br_ln69                     (br            ) [ 0000000]
ret_ln0                     (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pseudoimage_count_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pseudoimage_count_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pseudoimage_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pseudoimage_data"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="avg_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_x"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="avg_y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_y"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="avg_z">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="avg_z"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="div5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="div6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i576.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i576.i64.i64.i64.i64.i64.i256"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="div6_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div6_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="div5_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="div5_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="avg_z_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="avg_z_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="avg_y_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="avg_y_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="avg_x_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="avg_x_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="20" slack="0"/>
<pin id="94" dir="0" index="1" bw="20" slack="0"/>
<pin id="95" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="pseudoimage_count_load_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pseudoimage_count_load_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="pseudoimage_data_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="576" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="20" slack="0"/>
<pin id="108" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pseudoimage_data_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="20" slack="5"/>
<pin id="113" dir="0" index="1" bw="576" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="116" dir="0" index="4" bw="20" slack="2147483647"/>
<pin id="117" dir="0" index="5" bw="576" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="576" slack="2147483647"/>
<pin id="119" dir="1" index="7" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pseudoimage_data_load/1 store_ln75/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="1"/>
<pin id="124" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="1"/>
<pin id="128" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="1"/>
<pin id="132" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub2/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="64" slack="1"/>
<pin id="136" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub3/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="1"/>
<pin id="140" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub4/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln69_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="21" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="j_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="21" slack="0"/>
<pin id="148" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln69_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="21" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln69_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln69_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="21" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln70_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="21" slack="0"/>
<pin id="167" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln70_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="20" slack="0"/>
<pin id="171" dir="0" index="1" bw="20" slack="0"/>
<pin id="172" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln70_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="20" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln69_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="21" slack="0"/>
<pin id="182" dir="0" index="1" bw="21" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln70_1_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="576" slack="0"/>
<pin id="187" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln70_2_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="576" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70_2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="bitcast_ln70_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln70/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln5_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="0" index="1" bw="576" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="0" index="3" bw="8" slack="0"/>
<pin id="204" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="bitcast_ln71_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln71/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln6_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="576" slack="0"/>
<pin id="218" dir="0" index="2" bw="9" slack="0"/>
<pin id="219" dir="0" index="3" bw="9" slack="0"/>
<pin id="220" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bitcast_ln72_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="bitcast_ln70_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln70_1/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bitcast_ln71_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln71_1/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="bitcast_ln72_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln72_1/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="bitcast_ln74_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln74/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bitcast_ln75_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln75/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="or_ln75_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="576" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="64" slack="0"/>
<pin id="254" dir="0" index="3" bw="64" slack="0"/>
<pin id="255" dir="0" index="4" bw="64" slack="0"/>
<pin id="256" dir="0" index="5" bw="64" slack="0"/>
<pin id="257" dir="0" index="6" bw="256" slack="4"/>
<pin id="258" dir="1" index="7" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln75_4/6 "/>
</bind>
</comp>

<comp id="266" class="1005" name="j_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="21" slack="0"/>
<pin id="268" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="div6_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="1"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div6_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="div5_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div5_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="avg_z_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="avg_z_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="avg_y_read_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="avg_y_read "/>
</bind>
</comp>

<comp id="293" class="1005" name="avg_x_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="avg_x_read "/>
</bind>
</comp>

<comp id="298" class="1005" name="icmp_ln69_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="4"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="302" class="1005" name="pseudoimage_data_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="20" slack="1"/>
<pin id="304" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="pseudoimage_data_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="trunc_ln70_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="256" slack="4"/>
<pin id="310" dir="1" index="1" bw="256" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln70_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="bitcast_ln70_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln70 "/>
</bind>
</comp>

<comp id="319" class="1005" name="bitcast_ln71_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln71 "/>
</bind>
</comp>

<comp id="325" class="1005" name="bitcast_ln72_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln72 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="104" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="98" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="146" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="146" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="92" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="184"><net_src comp="159" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="111" pin="7"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="111" pin="7"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="111" pin="7"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="212"><net_src comp="199" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="111" pin="7"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="215" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="233"><net_src comp="121" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="125" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="129" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="133" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="137" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="242" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="238" pin="1"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="234" pin="1"/><net_sink comp="250" pin=4"/></net>

<net id="264"><net_src comp="230" pin="1"/><net_sink comp="250" pin=5"/></net>

<net id="265"><net_src comp="250" pin="7"/><net_sink comp="111" pin=1"/></net>

<net id="269"><net_src comp="58" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="276"><net_src comp="62" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="281"><net_src comp="68" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="286"><net_src comp="74" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="291"><net_src comp="80" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="296"><net_src comp="86" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="301"><net_src comp="153" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="104" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="311"><net_src comp="185" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="250" pin=6"/></net>

<net id="316"><net_src comp="193" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="322"><net_src comp="209" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="328"><net_src comp="225" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="129" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pseudoimage_data | {6 }
 - Input state : 
	Port: calculate_pseudoimage_Pipeline_assign_loop : pseudoimage_count_load | {1 }
	Port: calculate_pseudoimage_Pipeline_assign_loop : empty | {1 }
	Port: calculate_pseudoimage_Pipeline_assign_loop : pseudoimage_data | {1 2 }
	Port: calculate_pseudoimage_Pipeline_assign_loop : avg_x | {1 }
	Port: calculate_pseudoimage_Pipeline_assign_loop : avg_y | {1 }
	Port: calculate_pseudoimage_Pipeline_assign_loop : avg_z | {1 }
	Port: calculate_pseudoimage_Pipeline_assign_loop : div5 | {1 }
	Port: calculate_pseudoimage_Pipeline_assign_loop : div6 | {1 }
  - Chain level:
	State 1
		store_ln69 : 1
		j : 1
		zext_ln69 : 2
		icmp_ln69 : 3
		add_ln69 : 2
		br_ln69 : 4
		trunc_ln70 : 2
		add_ln70 : 3
		zext_ln70 : 4
		pseudoimage_data_addr : 5
		pseudoimage_data_load : 6
		store_ln69 : 3
	State 2
		trunc_ln70_1 : 1
		trunc_ln70_2 : 1
		bitcast_ln70 : 2
		sub : 3
		trunc_ln5 : 1
		bitcast_ln71 : 2
		sub1 : 3
		trunc_ln6 : 1
		bitcast_ln72 : 2
		sub2 : 3
		sub3 : 3
		sub4 : 3
	State 3
	State 4
	State 5
	State 6
		bitcast_ln70_1 : 1
		bitcast_ln71_1 : 1
		bitcast_ln72_1 : 1
		bitcast_ln74 : 1
		bitcast_ln75 : 1
		or_ln75_4 : 2
		store_ln75 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |               grp_fu_121               |    3    |   445   |   782   |
|          |               grp_fu_125               |    3    |   445   |   782   |
|   dadd   |               grp_fu_129               |    3    |   445   |   782   |
|          |               grp_fu_133               |    3    |   445   |   782   |
|          |               grp_fu_137               |    3    |   445   |   782   |
|----------|----------------------------------------|---------|---------|---------|
|    add   |             add_ln69_fu_159            |    0    |    0    |    28   |
|          |             add_ln70_fu_169            |    0    |    0    |    27   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |            icmp_ln69_fu_153            |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|
|          |          div6_read_read_fu_62          |    0    |    0    |    0    |
|          |          div5_read_read_fu_68          |    0    |    0    |    0    |
|          |          avg_z_read_read_fu_74         |    0    |    0    |    0    |
|   read   |          avg_y_read_read_fu_80         |    0    |    0    |    0    |
|          |          avg_x_read_read_fu_86         |    0    |    0    |    0    |
|          |             tmp_read_fu_92             |    0    |    0    |    0    |
|          | pseudoimage_count_load_read_read_fu_98 |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   zext   |            zext_ln69_fu_149            |    0    |    0    |    0    |
|          |            zext_ln70_fu_175            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            trunc_ln70_fu_165           |    0    |    0    |    0    |
|   trunc  |           trunc_ln70_1_fu_185          |    0    |    0    |    0    |
|          |           trunc_ln70_2_fu_189          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|partselect|            trunc_ln5_fu_199            |    0    |    0    |    0    |
|          |            trunc_ln6_fu_215            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|bitconcatenate|            or_ln75_4_fu_250            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    15   |   2225  |   4004  |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      avg_x_read_reg_293     |   64   |
|      avg_y_read_reg_288     |   64   |
|      avg_z_read_reg_283     |   64   |
|     bitcast_ln70_reg_313    |   64   |
|     bitcast_ln71_reg_319    |   64   |
|     bitcast_ln72_reg_325    |   64   |
|      div5_read_reg_278      |   64   |
|      div6_read_reg_273      |   64   |
|      icmp_ln69_reg_298      |    1   |
|         j_1_reg_266         |   21   |
|pseudoimage_data_addr_reg_302|   20   |
|     trunc_ln70_1_reg_308    |   256  |
+-----------------------------+--------+
|            Total            |   810  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_111 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_121    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_125    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_129    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_133    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_137    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   640  ||  3.228  ||    0    ||    54   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |  2225  |  4004  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   54   |
|  Register |    -   |    -   |   810  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |    3   |  3035  |  4058  |
+-----------+--------+--------+--------+--------+
