Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/ --output-directory=F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll/ --report-file=bsf:F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll.qsys
Progress: Loading VGA/pll.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 13.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/ --output-directory=F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll.html --report-file=sopcinfo:F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll.sopcinfo --report-file=cmp:F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll.cmp --report-file=qip:F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll/synthesis/pll.qip --report-file=svd --report-file=regmap:F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll/synthesis/pll.regmap --report-file=debuginfo:F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll/synthesis/pll.debuginfo --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=F:/UTFPR/8Periodo/LogRep/fff/VGA/VGA/pll.qsys --language=VHDL
Progress: Loading VGA/pll.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 13.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: pll: Generating pll "pll" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: altpll_0: "pll" instantiated altpll "altpll_0"
Info: pll: Done "pll" with 2 modules, 2 files, 12875 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
