
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.384505                       # Number of seconds simulated
sim_ticks                                384504735375                       # Number of ticks simulated
final_tick                               717504766011                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 319629                       # Simulator instruction rate (inst/s)
host_op_rate                                   319629                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40966243                       # Simulator tick rate (ticks/s)
host_mem_usage                                2350744                       # Number of bytes of host memory used
host_seconds                                  9385.89                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        71808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     39713792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39785600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31149440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31149440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       620528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              621650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        486710                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             486710                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       186755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    103285573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             103472328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       186755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           186755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        81011850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             81011850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        81011850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       186755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    103285573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184484178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      621651                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     486710                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    621651                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   486710                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   39785600                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                31149440                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             39785600                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             31149440                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               38598                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               38987                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               38937                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               38929                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               38679                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               38926                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               38948                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               38904                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               38309                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               38929                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              38968                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              39088                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              38547                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              38997                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              38943                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              38962                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               30132                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               30466                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               30445                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               30464                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               30088                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               30466                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               30592                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               30519                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               30097                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               30593                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              30593                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              30661                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              30119                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              30526                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              30471                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              30478                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  384504626817                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                621651                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               486710                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  586213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   20977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   21155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   21160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   21160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   21160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   21160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   21160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   21159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   21159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        70972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    999.323226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   540.808665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1031.091919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        14781     20.83%     20.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129         5137      7.24%     28.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         1115      1.57%     29.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257          885      1.25%     30.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         1114      1.57%     32.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         1158      1.63%     34.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449          878      1.24%     35.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513          877      1.24%     36.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577          801      1.13%     37.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641          748      1.05%     38.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705          755      1.06%     39.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769          789      1.11%     40.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833          746      1.05%     41.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          717      1.01%     42.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          704      0.99%     43.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025          705      0.99%     44.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          704      0.99%     45.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          717      1.01%     46.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         1066      1.50%     48.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         1143      1.61%     50.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         1697      2.39%     52.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         1633      2.30%     54.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        30930     43.58%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          169      0.24%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601           12      0.02%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665            5      0.01%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729            4      0.01%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793            3      0.00%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857            3      0.00%     98.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921            2      0.00%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985            5      0.01%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049            4      0.01%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113            1      0.00%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305            2      0.00%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            1      0.00%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            5      0.01%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561            1      0.00%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            4      0.01%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            2      0.00%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            1      0.00%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            2      0.00%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            1      0.00%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            1      0.00%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            1      0.00%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            1      0.00%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            1      0.00%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            1      0.00%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            1      0.00%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            1      0.00%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            1      0.00%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            1      0.00%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            1      0.00%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.00%     98.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            1      0.00%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            1      0.00%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            1      0.00%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           18      0.03%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            1      0.00%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849            2      0.00%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            1      0.00%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            1      0.00%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            2      0.00%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           23      0.03%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          883      1.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        70972                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   4046231469                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             16455398969                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3108255000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                9300912500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      6508.85                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  14961.63                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                26470.48                       # Average memory access latency
system.mem_ctrls.avgRdBW                       103.47                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        81.01                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               103.47                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                81.01                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.04                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       1.24                       # Average write queue length over time
system.mem_ctrls.readRowHits                   582103                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  455279                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.54                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     346912.81                       # Average gap between requests
system.membus.throughput                    184484178                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                4796                       # Transaction distribution
system.membus.trans_dist::ReadResp               4796                       # Transaction distribution
system.membus.trans_dist::Writeback            486710                       # Transaction distribution
system.membus.trans_dist::ReadExReq            616855                       # Transaction distribution
system.membus.trans_dist::ReadExResp           616854                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1730011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1730011                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     70935040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            70935040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               70935040                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1665680652                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1989047778                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       425420424                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    330754719                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6338133                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    255766697                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       245230503                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.880545                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        34943806                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       149330                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            339459215                       # DTB read hits
system.switch_cpus.dtb.read_misses             319863                       # DTB read misses
system.switch_cpus.dtb.read_acv                     3                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        339779078                       # DTB read accesses
system.switch_cpus.dtb.write_hits           208439136                       # DTB write hits
system.switch_cpus.dtb.write_misses            187750                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       208626886                       # DTB write accesses
system.switch_cpus.dtb.data_hits            547898351                       # DTB hits
system.switch_cpus.dtb.data_misses             507613                       # DTB misses
system.switch_cpus.dtb.data_acv                     3                       # DTB access violations
system.switch_cpus.dtb.data_accesses        548405964                       # DTB accesses
system.switch_cpus.itb.fetch_hits           257625192                       # ITB hits
system.switch_cpus.itb.fetch_misses            153321                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       257778513                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  136                       # Number of system calls
system.switch_cpus.numCycles               1154668875                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    515620907                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2197173737                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           425420424                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    280174309                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             430836421                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        20415730                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      155943584                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         8803                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       806481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          242                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         257625192                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3534699                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1116594628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.967745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.873740                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        685758207     61.42%     61.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         33435346      2.99%     64.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45595796      4.08%     68.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         48771268      4.37%     72.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         40566486      3.63%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         70287311      6.29%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         28936743      2.59%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         67037730      6.00%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         96205741      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1116594628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.368435                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.902860                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        536639830                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     139784553                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         418356653                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       9401625                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12411966                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     50988210                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        986191                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2173912934                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2325384                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12411966                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        551234487                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        25028621                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     78894204                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         414084248                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      34941101                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2159197984                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           126                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        9973775                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      14138293                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1499274036                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    2805292098                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2771252441                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     34039657                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426814662                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         72459364                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3923434                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2855960                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          96668208                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    341395584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    212109378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     19776688                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7271943                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2065577974                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      5674589                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2052627595                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       581309                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     67221018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     36846275                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        37293                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1116594628                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.838293                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.872512                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    374369295     33.53%     33.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    210569443     18.86%     52.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    181300582     16.24%     68.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    130639505     11.70%     80.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     84764570      7.59%     87.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     76984836      6.89%     94.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     44422250      3.98%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11330663      1.01%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2213484      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1116594628                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2252001      9.60%      9.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         716016      3.05%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          8251      0.04%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         4593      0.02%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       12782608     54.51%     67.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       7686828     32.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1487727171     72.48%     72.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3157690      0.15%     72.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      5790259      0.28%     72.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          105      0.00%     72.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          715      0.00%     72.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult      2669428      0.13%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           58      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            1      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    344218886     16.77%     89.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    209063280     10.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2052627595                       # Type of FU issued
system.switch_cpus.iq.rate                   1.777676                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            23450298                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011425                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5212238788                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2119422427                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2020829547                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     33642636                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     19065743                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     16093674                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2058843009                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        17234882                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     35212990                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     13440138                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        77067                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14795                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6013689                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      1689339                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1384128                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12411966                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        11323865                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1718372                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2130988996                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3164199                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     341395584                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    212109378                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2855947                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           897                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        14795                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3054132                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3542199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      6596331                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2045063702                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     339919036                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7563892                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              59736433                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            548545939                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        407160819                       # Number of branches executed
system.switch_cpus.iew.exec_stores          208626903                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.771126                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2038200761                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2036923221                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1113976136                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1562492263                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.764076                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.712948                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     72898165                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      5637296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5371909                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1104182662                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.863665                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.304231                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    421305238     38.16%     38.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    243151985     22.02%     60.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    154876282     14.03%     74.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59370983      5.38%     79.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51342477      4.65%     84.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     54540151      4.94%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     41013813      3.71%     92.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     25997991      2.35%     95.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     52583742      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1104182662                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2057826912                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2057826912                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              534051133                       # Number of memory references committed
system.switch_cpus.commit.loads             327955446                       # Number of loads committed
system.switch_cpus.commit.membars             2818580                       # Number of memory barriers committed
system.switch_cpus.commit.branches          398819024                       # Number of branches committed
system.switch_cpus.commit.fp_insts           15974709                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1966709693                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     33249484                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      52583742                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3182209519                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4273862877                       # The number of ROB writes
system.switch_cpus.timesIdled                  434947                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                38074247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.577334                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.577334                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.732098                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.732098                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2710940889                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1443860893                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          21586631                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         11414174                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         6675875                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        5637161                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 2154668950                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         767885.630996                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          767885.630996                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg           19638.771150                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    493287                       # number of replacements
system.l2.tags.tagsinuse                 18812.550977                       # Cycle average of tags in use
system.l2.tags.total_refs                      794489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    620265                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.280886                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    16863.868542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   164.434375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   178.005273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1398.152878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        208.089909                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.128661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.001358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.143528                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       352900                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  352900                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1055236                       # number of Writeback hits
system.l2.Writeback_hits::total               1055236                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        92382                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 92382                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        445282                       # number of demand (read+write) hits
system.l2.demand_hits::total                   445282                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       445282                       # number of overall hits
system.l2.overall_hits::total                  445282                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3674                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4796                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       616855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              616855                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       620529                       # number of demand (read+write) misses
system.l2.demand_misses::total                 621651                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1122                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       620529                       # number of overall misses
system.l2.overall_misses::total                621651                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     65074345                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    215448307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       280522652                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  35070538051                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35070538051                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     65074345                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  35285986358                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      35351060703                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     65074345                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  35285986358                       # number of overall miss cycles
system.l2.overall_miss_latency::total     35351060703                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         1122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       356574                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              357696                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1055236                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1055236                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       709237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            709237                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1065811                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1066933                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1065811                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1066933                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.010304                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.013408                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.869745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.869745                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.582213                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.582652                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.582213                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.582652                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 57998.524955                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 58641.346489                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 58490.961635                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 56853.779334                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56853.779334                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 57998.524955                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 56864.363081                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56866.410097                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 57998.524955                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 56864.363081                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56866.410097                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               486710                       # number of writebacks
system.l2.writebacks::total                    486710                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3674                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4796                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       616855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         616855                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       620529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            621651                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       620529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           621651                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     56475317                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    187162679                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    243637996                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  30301289351                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30301289351                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     56475317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  30488452030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30544927347                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     56475317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  30488452030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30544927347                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.010304                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.013408                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.869745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.869745                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.582213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.582652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.582213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.582652                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50334.507130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 50942.482036                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50800.249374                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 49122.223782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 49122.223782                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 50334.507130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 49133.001085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49135.169648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 50334.507130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 49133.001085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49135.169648                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   353230375                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             357696                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            357696                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1055236                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           709237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          709236                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3186857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3189101                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    135746944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          135818752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             135818752                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1409469850                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1305296                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1143643836                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2154668726                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 15699678.834930                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  15699678.834930                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                19                       # number of replacements
system.cpu.icache.tags.tagsinuse          1867.470424                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1257622035                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2707                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          464581.468415                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   284.637664                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  1582.832761                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.069492                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.386434                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.455925                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    257623597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       257623597                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    257623597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        257623597                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    257623597                       # number of overall hits
system.cpu.icache.overall_hits::total       257623597                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1590                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1590                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1590                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1590                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1590                       # number of overall misses
system.cpu.icache.overall_misses::total          1590                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     89174100                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89174100                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     89174100                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89174100                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     89174100                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89174100                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    257625187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    257625187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    257625187                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    257625187                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    257625187                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    257625187                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 56084.339623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56084.339623                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 56084.339623                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56084.339623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 56084.339623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56084.339623                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1467                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.857143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          468                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          468                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          468                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          468                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          468                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          468                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1122                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1122                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1122                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1122                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1122                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     66218446                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66218446                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     66218446                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66218446                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     66218446                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66218446                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59018.222816                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59018.222816                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 59018.222816                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59018.222816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 59018.222816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59018.222816                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         2154668966                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 30942305.915937                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  30942305.915937                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1062839                       # number of replacements
system.cpu.dcache.tags.tagsinuse          3513.376732                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           762033447                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1066935                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            714.226684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      408534806461                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3292.369811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   221.006922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.803801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.053957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.857758                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    298386145                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       298386145                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    192658011                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      192658011                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      2818580                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      2818580                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      2818580                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      2818580                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    491044156                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        491044156                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    491044156                       # number of overall hits
system.cpu.dcache.overall_hits::total       491044156                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       449925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        449925                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     10619095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10619095                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11069020                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11069020                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11069020                       # number of overall misses
system.cpu.dcache.overall_misses::total      11069020                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2629258822                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2629258822                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 562740328750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 562740328750                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        94555                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        94555                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 565369587572                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 565369587572                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 565369587572                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 565369587572                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    298836070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    298836070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    203277106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    203277106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      2818584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      2818584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      2818580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      2818580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    502113176                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    502113176                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    502113176                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    502113176                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.001506                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001506                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.052240                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052240                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000001                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000001                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.022045                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022045                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.022045                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022045                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  5843.771344                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5843.771344                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 52993.247424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52993.247424                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 23638.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23638.750000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 51076.751833                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51076.751833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 51076.751833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51076.751833                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2206217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     68103554                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            174495                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          450020                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.643440                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   151.334505                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1055236                       # number of writebacks
system.cpu.dcache.writebacks::total           1055236                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        93353                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        93353                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      9909859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      9909859                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10003212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10003212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10003212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10003212                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       356572                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       356572                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       709236                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       709236                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1065808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1065808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1065808                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1065808                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1684182414                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1684182414                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  36051164721                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36051164721                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        84599                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84599                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  37735347135                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37735347135                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  37735347135                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37735347135                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001193                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001193                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4723.260419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4723.260419                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 50830.985343                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50830.985343                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 28199.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28199.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 35405.389277                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35405.389277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 35405.389277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35405.389277                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
