{
	"route__net": 655,
	"route__net__special": 4,
	"route__drc_errors__iter:1": 307,
	"route__wirelength__iter:1": 31025,
	"route__drc_errors__iter:2": 51,
	"route__wirelength__iter:2": 30805,
	"route__drc_errors__iter:3": 41,
	"route__wirelength__iter:3": 30780,
	"route__drc_errors__iter:4": 7,
	"route__wirelength__iter:4": 30762,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 30755,
	"route__drc_errors": 0,
	"route__wirelength": 30755,
	"route__vias": 4659,
	"route__vias__singlecut": 4659,
	"route__vias__multicut": 0,
	"design__io": 45,
	"design__die__area": 75602.5,
	"design__core__area": 72564.6,
	"design__instance__count": 848,
	"design__instance__area": 61059.3,
	"design__instance__count__stdcell": 847,
	"design__instance__area__stdcell": 8998.63,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 52060.6,
	"design__instance__utilization": 0.841447,
	"design__instance__utilization__stdcell": 0.438873,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 162,
	"design__instance__count__class:tap_cell": 200,
	"design__instance__count__class:antenna_cell": 30,
	"design__instance__count__class:buffer": 2,
	"design__instance__count__class:clock_buffer": 19,
	"design__instance__count__class:timing_repair_buffer": 167,
	"design__instance__count__class:clock_inverter": 13,
	"design__instance__count__class:sequential_cell": 144,
	"design__instance__count__class:multi_input_combinational_cell": 272,
	"flow__warnings__count": 61,
	"flow__errors__count": 0
}