// Seed: 1441089735
module module_0 (
    input tri id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    output supply1 id_4,
    output tri id_5,
    output uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri0 id_10,
    input tri1 id_11
);
  wire id_13;
endmodule
module module_1 (
    output uwire id_0,
    input  tri1  id_1,
    input  wor   id_2
);
  logic [7:0] id_4;
  assign id_4[1] = 1;
  module_0(
      id_2, id_2, id_1, id_2, id_0, id_0, id_0, id_1, id_2, id_2, id_0, id_1
  );
  wire id_5;
  wire id_6;
endmodule
