# //  ModelSim SE-64 2019.1 Jan  1 2019 Linux 3.10.0-1160.95.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.complex
# vsim work.complex 
# Start time: 12:32:55 on Nov 27,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.complex(abstract)#1
vsim work.complex
# End time: 12:37:46 on Nov 27,2023, Elapsed time: 0:04:51
# Errors: 0, Warnings: 0
# vsim work.complex 
# Start time: 12:37:46 on Nov 27,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.complex(abstract)#1
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/forces.do
# ** Fatal: (vsim-3421) Value 144 is out of range -128 to 127.
#    Time: 160 ns  Iteration: 0  Process: /complex/p1 File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd Line: 14
# Fatal error in Architecture abstract at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd line 14
# 
# HDL call sequence:
# Stopped at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd 14 Architecture abstract
# 
add list  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
add wave  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/forces.do
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd 14 Architecture abstract
# 
quit -sim
# End time: 12:46:17 on Nov 27,2023, Elapsed time: 0:08:31
# Errors: 3, Warnings: 0
vsim work.complex
# vsim work.complex 
# Start time: 12:47:43 on Nov 27,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.complex(abstract)#1
add wave  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
add list  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/forces.do
# ** Fatal: (vsim-3421) Value 144 is out of range -128 to 127.
#    Time: 160 ns  Iteration: 0  Process: /complex/p1 File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd Line: 14
# Fatal error in Architecture abstract at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd line 14
# 
# HDL call sequence:
# Stopped at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd 14 Architecture abstract
# 
quit -sim
# End time: 12:50:33 on Nov 27,2023, Elapsed time: 0:02:50
# Errors: 2, Warnings: 0
vsim work.complex
# vsim work.complex 
# Start time: 12:51:30 on Nov 27,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.complex(abstract)#1
add wave  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
add list  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/forces.do
# ** Fatal: (vsim-3421) Value 144 is out of range -128 to 127.
#    Time: 160 ns  Iteration: 0  Process: /complex/p1 File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd Line: 14
# Fatal error in Architecture abstract at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd line 14
# 
# HDL call sequence:
# Stopped at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd 14 Architecture abstract
# 
quit -sim
# End time: 12:53:14 on Nov 27,2023, Elapsed time: 0:01:44
# Errors: 2, Warnings: 0
vsim work.complex
# vsim work.complex 
# Start time: 12:53:52 on Nov 27,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.complex(abstract)#1
add wave  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
add list  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/forces.do
# ** Fatal: (vsim-3421) Value 144 is out of range -128 to 127.
#    Time: 160 ns  Iteration: 0  Process: /complex/p1 File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd Line: 14
# Fatal error in Architecture abstract at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd line 14
# 
# HDL call sequence:
# Stopped at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd 14 Architecture abstract
# 
quit -sim
# End time: 12:58:16 on Nov 27,2023, Elapsed time: 0:04:24
# Errors: 4, Warnings: 0
vsim work.complex
# vsim work.complex 
# Start time: 12:58:37 on Nov 27,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.complex(abstract)#1
add wave  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
add list  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/forces.do
# ** Fatal: (vsim-3421) Value 147 is out of range -128 to 127.
#    Time: 150 ns  Iteration: 0  Process: /complex/p1 File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd Line: 14
# Fatal error in Architecture abstract at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd line 14
# 
# HDL call sequence:
# Stopped at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd 14 Architecture abstract
# 
# A bookmark named "bookmark0" has been added for window "Source"
quit -sim
# End time: 13:02:24 on Nov 27,2023, Elapsed time: 0:03:47
# Errors: 2, Warnings: 0
vsim work.complex
# vsim work.complex 
# Start time: 13:02:43 on Nov 27,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.complex(abstract)#1
add wave  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
add list  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/forces.do
# ** Fatal: (vsim-3421) Value 147 is out of range -128 to 127.
#    Time: 150 ns  Iteration: 0  Process: /complex/p1 File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd Line: 14
# Fatal error in Architecture abstract at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd line 14
# 
# HDL call sequence:
# Stopped at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd 14 Architecture abstract
# 
quit -sim
# End time: 13:04:42 on Nov 27,2023, Elapsed time: 0:01:59
# Errors: 2, Warnings: 0
vsim work.complex
# vsim work.complex 
# Start time: 13:04:59 on Nov 27,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.complex(abstract)#1
add wave  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
add list  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/forces.do
quit -sim
# End time: 13:12:35 on Nov 27,2023, Elapsed time: 0:07:36
# Errors: 0, Warnings: 0
vsim work.complex
# vsim work.complex 
# Start time: 13:13:04 on Nov 27,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading work.complex(abstract)#1
add wave  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
add list  \
sim:/complex/re1 \
sim:/complex/re2 \
sim:/complex/im1 \
sim:/complex/im2 \
sim:/complex/re_o \
sim:/complex/im_o \
sim:/complex/a \
sim:/complex/b \
sim:/complex/c
do /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/forces.do
# ** Fatal: (vsim-3421) Value 189 is out of range -128 to 127.
#    Time: 160 ns  Iteration: 0  Process: /complex/p1 File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd Line: 14
# Fatal error in Architecture abstract at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd line 14
# 
# HDL call sequence:
# Stopped at /home/labor/digilab1/digilab1_301/VHDL_kurs/V1/teil3/src/complex_t3.vhd 14 Architecture abstract
# 
quit -sim
# End time: 13:17:48 on Nov 27,2023, Elapsed time: 0:04:44
# Errors: 3, Warnings: 0
