#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 18 19:55:53 2025
# Process ID: 19792
# Current directory: C:/Users/parkj/Desktop/FPGA_JIHOCO/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log TOP_FND_UART.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_FND_UART.tcl
# Log file: C:/Users/parkj/Desktop/FPGA_JIHOCO/project_1/project_1.runs/synth_1/TOP_FND_UART.vds
# Journal file: C:/Users/parkj/Desktop/FPGA_JIHOCO/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_FND_UART.tcl -notrace
