5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd define2.vcd -o define2.cdd -v define2.v
3 0 main main define2.v 1 24
2 1 11 18001b 1 0 20008 0 0 1 1 1
2 2 11 110014 1 0 20004 0 0 1 1 0
2 3 11 b0014 3 1a 2008c 1 2 1 0 1002
2 4 11 b000d 2 1 c 0 0 sel
2 5 11 b001b 3 19 2018c 3 4 1 0 1002
2 6 11 70007 0 1 400 0 0 a
2 7 11 7001b 3 35 f00e 5 6
2 8 12 29002c 1 0 20008 0 0 1 1 1
2 9 12 220025 1 0 20004 0 0 1 1 0
2 10 12 22002c 1 9 20088 8 9 1 0 2
2 11 12 19001c 1 0 20008 0 0 1 1 1
2 12 12 120015 1 0 20004 0 0 1 1 0
2 13 12 12001c 1 8 20084 11 12 1 0 2
2 14 12 b001d 3 1a 2008c 10 13 1 0 1002
2 15 12 b000d 2 1 c 0 0 sel
2 16 12 b002d 3 19 2018c 14 15 1 0 1002
2 17 12 70007 0 1 400 0 0 b
2 18 12 7002d 3 35 f00e 16 17
1 a 0 8 30009 1 0 1002
1 b 0 8 3000c 1 0 1002
1 sel 0 9 30009 1 0 102
4 7 7 7
4 18 18 18
