module twoBy4decoder (in, out, enabler) ;
	output logic [3:0] out;
	input logic [1:0] in;
	input enabler;

	wire [1:0] w;
	
	not not1 (w[0], in[0]);
	not not2 (w[1], in[1]);
	and and1 (out[0], en, w[0], w[1]);
	and and2 (out[1], en, in[0], w[1]);
	and and3 (out[2], en, w[0], in[1]);
	and and4 (out[3], en, in[0], in[1]);

endmodule

module twoBy4decoder_testbench();
	logic [3:0] out;
	logic [1:0] in;
	logic enabler;
	
	twoBy4decoder dut (.in, .out, .enabler);
	
	initial begin 
		in[0] = 0; in[1] = 0; en = 1'b0; #100;
		                      en = 1'b1; #100;
		in[0] = 1;                       #100;
		in[0] = 0; in[1] = 1;            #100;
		in[0] = 1;                       #100;
		                      en = 1'b0; #100;
	end
endmodule 