###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:21:51 2024
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -...
###############################################################
Path 1: VIOLATED Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.738
  Arrival Time                  0.167
  Slack Time                   -0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.571 | 
     | scan_rst_mux/U1                       | B1 ^ -> Y ^ | AO2B2X2M  | 0.210 | 0.164 |   0.164 |    0.735 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.210 | 0.003 |   0.167 |    0.738 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.572 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.556 | 
     | SCAN_CLK__L2_I2                       | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.537 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.378 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.269 | 
     | scan_clk_uart_clk_mux_out__L2_I1      | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |   -0.164 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |   -0.117 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.013 | 
     | scan_clk_uart_clk_mux_out__L5_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.090 | 
     | scan_clk_uart_clk_mux_out__L6_I0      | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.114 | 
     | scan_clk_uart_clk_mux_out__L7_I0      | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.139 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.140 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.735
  Arrival Time                  0.167
  Slack Time                   -0.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.568 | 
     | scan_rst_mux/U1                       | B1 ^ -> Y ^ | AO2B2X2M  | 0.210 | 0.164 |   0.164 |    0.732 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX4M | 0.210 | 0.003 |   0.167 |    0.735 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.568 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.553 | 
     | SCAN_CLK__L2_I2                       | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.534 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.375 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.265 | 
     | scan_clk_uart_clk_mux_out__L2_I1      | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |   -0.160 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |   -0.113 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.016 | 
     | scan_clk_uart_clk_mux_out__L5_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.093 | 
     | scan_clk_uart_clk_mux_out__L6_I0      | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.118 | 
     | scan_clk_uart_clk_mux_out__L7_I0      | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.142 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX4M  | 0.027 | 0.001 |   0.711 |    0.143 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin uart_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   uart_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                  (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.735
  Arrival Time                  0.167
  Slack Time                   -0.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.568 | 
     | scan_rst_mux/U1                       | B1 ^ -> Y ^ | AO2B2X2M  | 0.210 | 0.164 |   0.164 |    0.732 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.210 | 0.003 |   0.167 |    0.735 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.568 | 
     | SCAN_CLK__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.552 | 
     | SCAN_CLK__L2_I2                       | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.533 | 
     | scan_clk_uart_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.374 | 
     | scan_clk_uart_clk_mux_out__L1_I1      | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.265 | 
     | scan_clk_uart_clk_mux_out__L2_I1      | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |   -0.160 | 
     | scan_clk_uart_clk_mux_out__L3_I1      | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |   -0.113 | 
     | scan_clk_uart_clk_mux_out__L4_I1      | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.016 | 
     | scan_clk_uart_clk_mux_out__L5_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.094 | 
     | scan_clk_uart_clk_mux_out__L6_I0      | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.118 | 
     | scan_clk_uart_clk_mux_out__L7_I0      | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.142 | 
     | uart_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.027 | 0.001 |   0.711 |    0.143 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[0] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.677
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.708
  Arrival Time                  0.166
  Slack Time                   -0.542
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.542 | 
     | scan_rst_mux/U1                      | B1 ^ -> Y ^ | AO2B2X2M  | 0.210 | 0.164 |   0.164 |    0.706 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | RN ^        | SDFFRQX2M | 0.210 | 0.002 |   0.166 |    0.708 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.542 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.526 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.474 | 
     | SCAN_CLK__L3_I1                      | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.387 | 
     | SCAN_CLK__L4_I1                      | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.308 | 
     | SCAN_CLK__L5_I1                      | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.277 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.129 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.059 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |   -0.008 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.025 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.133 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[0] | CK ^        | SDFFRQX2M  | 0.152 | 0.002 |   0.677 |    0.136 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[2] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.677
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.708
  Arrival Time                  0.166
  Slack Time                   -0.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.541 | 
     | scan_rst_mux/U1                      | B1 ^ -> Y ^ | AO2B2X2M  | 0.210 | 0.164 |   0.164 |    0.705 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | RN ^        | SDFFRQX2M | 0.210 | 0.002 |   0.166 |    0.708 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.541 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.526 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.474 | 
     | SCAN_CLK__L3_I1                      | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.387 | 
     | SCAN_CLK__L4_I1                      | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.308 | 
     | SCAN_CLK__L5_I1                      | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.277 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.129 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.059 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |   -0.007 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.026 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.134 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[2] | CK ^        | SDFFRQX2M  | 0.152 | 0.002 |   0.677 |    0.136 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin ref_clk_rst_sync/\syn_rst_reg_reg[1] /CK 
Endpoint:   ref_clk_rst_sync/\syn_rst_reg_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.677
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.704
  Arrival Time                  0.166
  Slack Time                   -0.538
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.538 | 
     | scan_rst_mux/U1                      | B1 ^ -> Y ^ | AO2B2X2M  | 0.210 | 0.164 |   0.164 |    0.702 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | RN ^        | SDFFRQX1M | 0.210 | 0.002 |   0.166 |    0.704 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.538 | 
     | SCAN_CLK__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.523 | 
     | SCAN_CLK__L2_I1                      | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.471 | 
     | SCAN_CLK__L3_I1                      | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.383 | 
     | SCAN_CLK__L4_I1                      | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.305 | 
     | SCAN_CLK__L5_I1                      | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.274 | 
     | scan_clk_ref_clk_mux/U1              | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.126 | 
     | scan_clk_ref_clk_mux_out__L1_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.055 | 
     | scan_clk_ref_clk_mux_out__L2_I1      | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |   -0.004 | 
     | scan_clk_ref_clk_mux_out__L3_I0      | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.029 | 
     | scan_clk_ref_clk_mux_out__L4_I3      | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.137 | 
     | ref_clk_rst_sync/\syn_rst_reg_reg[1] | CK ^        | SDFFRQX1M  | 0.152 | 0.002 |   0.677 |    0.139 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin dut3/\reg_file_reg[10][1] /CK 
Endpoint:   dut3/\reg_file_reg[10][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.718
  Arrival Time                  0.204
  Slack Time                   -0.513
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.513 | 
     | scan_rst1_mux/U1          | B1 ^ -> Y ^ | AO2B2X2M  | 0.279 | 0.199 |   0.199 |    0.712 | 
     | dut3/\reg_file_reg[10][1] | RN ^        | SDFFRQX2M | 0.279 | 0.005 |   0.204 |    0.718 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.514 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.498 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.446 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.359 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.280 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.249 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.101 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.031 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.020 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.054 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.161 | 
     | dut3/\reg_file_reg[10][1]       | CK ^        | SDFFRQX2M  | 0.152 | 0.010 |   0.685 |    0.172 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin dut3/\reg_file_reg[8][1] /CK 
Endpoint:   dut3/\reg_file_reg[8][1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.685
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.718
  Arrival Time                  0.205
  Slack Time                   -0.513
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.513 | 
     | scan_rst1_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M  | 0.279 | 0.199 |   0.199 |    0.712 | 
     | dut3/\reg_file_reg[8][1] | RN ^        | SDFFRQX2M | 0.279 | 0.006 |   0.205 |    0.718 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.513 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.498 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.446 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.359 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.280 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.249 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.101 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.031 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.020 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.054 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.162 | 
     | dut3/\reg_file_reg[8][1]        | CK ^        | SDFFRQX2M  | 0.152 | 0.010 |   0.685 |    0.172 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin dut3/\reg_file_reg[7][0] /CK 
Endpoint:   dut3/\reg_file_reg[7][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.684
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.717
  Arrival Time                  0.204
  Slack Time                   -0.513
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.513 | 
     | scan_rst1_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M  | 0.279 | 0.199 |   0.199 |    0.712 | 
     | dut3/\reg_file_reg[7][0] | RN ^        | SDFFRQX2M | 0.279 | 0.005 |   0.204 |    0.717 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.513 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.498 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.446 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.358 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.280 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.249 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.101 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.030 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.021 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.054 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.162 | 
     | dut3/\reg_file_reg[7][0]        | CK ^        | SDFFRQX2M  | 0.152 | 0.010 |   0.684 |    0.171 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin dut3/\reg_file_reg[6][6] /CK 
Endpoint:   dut3/\reg_file_reg[6][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.203
  Slack Time                   -0.510
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.510 | 
     | scan_rst1_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M  | 0.279 | 0.199 |   0.199 |    0.709 | 
     | dut3/\reg_file_reg[6][6] | RN ^        | SDFFRQX2M | 0.279 | 0.005 |   0.203 |    0.713 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.510 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.494 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.442 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.355 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.276 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.245 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.097 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.027 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.024 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.058 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.165 | 
     | dut3/\reg_file_reg[6][6]        | CK ^        | SDFFRQX2M  | 0.152 | 0.005 |   0.680 |    0.171 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin dut3/\reg_file_reg[7][5] /CK 
Endpoint:   dut3/\reg_file_reg[7][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.204
  Slack Time                   -0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.509 | 
     | scan_rst1_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M  | 0.279 | 0.199 |   0.199 |    0.708 | 
     | dut3/\reg_file_reg[7][5] | RN ^        | SDFFRQX2M | 0.279 | 0.005 |   0.204 |    0.713 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.509 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.494 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.442 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.355 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.276 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.245 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.097 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.027 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.024 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.058 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.165 | 
     | dut3/\reg_file_reg[7][5]        | CK ^        | SDFFRQX2M  | 0.152 | 0.005 |   0.680 |    0.171 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin dut3/\reg_file_reg[6][7] /CK 
Endpoint:   dut3/\reg_file_reg[6][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.680
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.204
  Slack Time                   -0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.509 | 
     | scan_rst1_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M  | 0.279 | 0.199 |   0.199 |    0.708 | 
     | dut3/\reg_file_reg[6][7] | RN ^        | SDFFRQX2M | 0.279 | 0.005 |   0.204 |    0.713 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.509 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.494 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.442 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.354 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.276 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.245 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.097 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.027 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.025 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.058 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.166 | 
     | dut3/\reg_file_reg[6][7]        | CK ^        | SDFFRQX2M  | 0.152 | 0.005 |   0.680 |    0.171 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin dut3/\reg_file_reg[5][6] /CK 
Endpoint:   dut3/\reg_file_reg[5][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.678
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.711
  Arrival Time                  0.202
  Slack Time                   -0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.509 | 
     | scan_rst1_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M  | 0.279 | 0.199 |   0.199 |    0.708 | 
     | dut3/\reg_file_reg[5][6] | RN ^        | SDFFRQX2M | 0.279 | 0.003 |   0.202 |    0.711 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.509 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.494 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.442 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.354 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.276 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.245 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.097 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.026 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.025 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.058 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.166 | 
     | dut3/\reg_file_reg[5][6]        | CK ^        | SDFFRQX2M  | 0.152 | 0.004 |   0.678 |    0.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin dut3/\reg_file_reg[4][5] /CK 
Endpoint:   dut3/\reg_file_reg[4][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.679
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.203
  Slack Time                   -0.509
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.509 | 
     | scan_rst1_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M  | 0.279 | 0.199 |   0.199 |    0.708 | 
     | dut3/\reg_file_reg[4][5] | RN ^        | SDFFRQX2M | 0.279 | 0.004 |   0.203 |    0.712 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.509 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.494 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.442 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |   -0.354 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |   -0.276 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |   -0.245 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |   -0.097 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |   -0.026 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.025 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.058 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.166 | 
     | dut3/\reg_file_reg[4][5]        | CK ^        | SDFFRQX2M  | 0.152 | 0.004 |   0.679 |    0.170 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin rx_div/\counter_reg[7] /CK 
Endpoint:   rx_div/\counter_reg[7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.750
  Arrival Time                  0.357
  Slack Time                   -0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.393 | 
     | scan_rst2_mux/U1       | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.749 | 
     | rx_div/\counter_reg[7] | RN ^        | SDFFRQX2M | 0.586 | 0.001 |   0.357 |    0.750 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.393 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.378 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.359 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.200 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.090 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.015 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.062 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.191 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.268 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.293 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.317 | 
     | rx_div/\counter_reg[7]           | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.318 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin tx_div/\counter_reg[0] /CK 
Endpoint:   tx_div/\counter_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.750
  Arrival Time                  0.364
  Slack Time                   -0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.386 | 
     | scan_rst2_mux/U1       | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.742 | 
     | tx_div/\counter_reg[0] | RN ^        | SDFFRQX2M | 0.587 | 0.008 |   0.364 |    0.750 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.386 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.371 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.352 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.193 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.084 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.021 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.068 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.198 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.275 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.299 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.324 | 
     | tx_div/\counter_reg[0]           | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.324 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin tx_div/\counter_reg[3] /CK 
Endpoint:   tx_div/\counter_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.750
  Arrival Time                  0.364
  Slack Time                   -0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.386 | 
     | scan_rst2_mux/U1       | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.742 | 
     | tx_div/\counter_reg[3] | RN ^        | SDFFRQX2M | 0.587 | 0.008 |   0.364 |    0.750 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.386 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.371 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.352 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.193 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.083 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.022 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.069 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.198 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.275 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.300 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.324 | 
     | tx_div/\counter_reg[3]           | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.325 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin tx_div/\counter_reg[2] /CK 
Endpoint:   tx_div/\counter_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.750
  Arrival Time                  0.364
  Slack Time                   -0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.386 | 
     | scan_rst2_mux/U1       | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.742 | 
     | tx_div/\counter_reg[2] | RN ^        | SDFFRQX2M | 0.587 | 0.008 |   0.364 |    0.750 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.386 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.370 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.352 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.193 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.083 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.022 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.069 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.198 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.275 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.300 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.324 | 
     | tx_div/\counter_reg[2]           | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.325 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin tx_div/\counter_reg[1] /CK 
Endpoint:   tx_div/\counter_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.750
  Arrival Time                  0.364
  Slack Time                   -0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.386 | 
     | scan_rst2_mux/U1       | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.742 | 
     | tx_div/\counter_reg[1] | RN ^        | SDFFRQX2M | 0.587 | 0.008 |   0.364 |    0.750 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.386 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.370 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.351 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.193 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.083 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.022 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.069 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.198 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.275 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.300 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.324 | 
     | tx_div/\counter_reg[1]           | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.325 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin tx_div/\counter_reg[7] /CK 
Endpoint:   tx_div/\counter_reg[7] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.751
  Arrival Time                  0.368
  Slack Time                   -0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.383 | 
     | scan_rst2_mux/U1       | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.739 | 
     | tx_div/\counter_reg[7] | RN ^        | SDFFRQX2M | 0.588 | 0.012 |   0.368 |    0.751 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.383 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.368 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.349 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.190 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.080 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.025 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.072 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.201 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.278 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.303 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.327 | 
     | tx_div/\counter_reg[7]           | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.328 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin dut2/dut3/\p_data_reg[5] /CK 
Endpoint:   dut2/dut3/\p_data_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.386
  Slack Time                   -0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.382 | 
     | scan_rst2_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.738 | 
     | dut2/dut3/\p_data_reg[5] | RN ^        | SDFFRQX2M | 0.616 | 0.030 |   0.386 |    0.768 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.382 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.367 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.321 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.245 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.097 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.025 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.064 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.105 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.146 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.283 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.343 | 
     | dut2/dut3/\p_data_reg[5]            | CK ^        | SDFFRQX2M  | 0.044 | 0.003 |   0.728 |    0.346 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin dut2/dut3/\p_data_reg[4] /CK 
Endpoint:   dut2/dut3/\p_data_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.386
  Slack Time                   -0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.382 | 
     | scan_rst2_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.738 | 
     | dut2/dut3/\p_data_reg[4] | RN ^        | SDFFRQX2M | 0.616 | 0.030 |   0.386 |    0.768 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.382 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.367 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.321 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.245 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.097 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.025 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.064 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.105 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.146 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.283 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.343 | 
     | dut2/dut3/\p_data_reg[4]            | CK ^        | SDFFRQX2M  | 0.044 | 0.003 |   0.728 |    0.346 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin dut2/dut3/\p_data_reg[3] /CK 
Endpoint:   dut2/dut3/\p_data_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.768
  Arrival Time                  0.387
  Slack Time                   -0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.381 | 
     | scan_rst2_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.737 | 
     | dut2/dut3/\p_data_reg[3] | RN ^        | SDFFRQX2M | 0.617 | 0.031 |   0.387 |    0.768 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.381 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.366 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.320 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.244 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.096 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.024 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.065 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.106 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.147 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.284 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.344 | 
     | dut2/dut3/\p_data_reg[3]            | CK ^        | SDFFRQX2M  | 0.044 | 0.003 |   0.728 |    0.347 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin dut2/dut3/\p_data_reg[1] /CK 
Endpoint:   dut2/dut3/\p_data_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.769
  Arrival Time                  0.389
  Slack Time                   -0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.380 | 
     | scan_rst2_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.736 | 
     | dut2/dut3/\p_data_reg[1] | RN ^        | SDFFRQX2M | 0.620 | 0.033 |   0.389 |    0.769 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.380 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.365 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.319 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.243 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.095 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.023 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.066 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.107 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.148 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.285 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.345 | 
     | dut2/dut3/\p_data_reg[1]            | CK ^        | SDFFRQX2M  | 0.044 | 0.004 |   0.729 |    0.348 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin dut2/dut3/\p_data_reg[2] /CK 
Endpoint:   dut2/dut3/\p_data_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.770
  Arrival Time                  0.391
  Slack Time                   -0.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.379 | 
     | scan_rst2_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.735 | 
     | dut2/dut3/\p_data_reg[2] | RN ^        | SDFFRQX2M | 0.623 | 0.035 |   0.391 |    0.770 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.379 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.363 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.318 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.242 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.093 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.022 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.067 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.109 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.149 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.287 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.346 | 
     | dut2/dut3/\p_data_reg[2]            | CK ^        | SDFFRQX2M  | 0.044 | 0.005 |   0.729 |    0.350 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin dut2/dut3/\p_data_reg[0] /CK 
Endpoint:   dut2/dut3/\p_data_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.730
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.771
  Arrival Time                  0.392
  Slack Time                   -0.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.379 | 
     | scan_rst2_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.735 | 
     | dut2/dut3/\p_data_reg[0] | RN ^        | SDFFRQX2M | 0.624 | 0.036 |   0.392 |    0.771 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.379 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.363 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.318 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.242 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.093 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.022 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.067 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.109 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.149 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.287 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.346 | 
     | dut2/dut3/\p_data_reg[0]            | CK ^        | SDFFRQX2M  | 0.044 | 0.005 |   0.730 |    0.351 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin tx_div/\counter_reg[6] /CK 
Endpoint:   tx_div/\counter_reg[6] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.751
  Arrival Time                  0.373
  Slack Time                   -0.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.378 | 
     | scan_rst2_mux/U1       | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.734 | 
     | tx_div/\counter_reg[6] | RN ^        | SDFFRQX2M | 0.590 | 0.017 |   0.373 |    0.751 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.378 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.363 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.344 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.185 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.075 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.030 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.077 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.206 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.283 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.308 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.332 | 
     | tx_div/\counter_reg[6]           | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.333 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin dut2/dut0/\sampled_data_reg[2] /CK 
Endpoint:   dut2/dut0/\sampled_data_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.732
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.773
  Arrival Time                  0.396
  Slack Time                   -0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.377 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.733 | 
     | dut2/dut0/\sampled_data_reg[2] | RN ^        | SDFFRQX2M | 0.629 | 0.040 |   0.396 |    0.773 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.377 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.362 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.316 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.240 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.092 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.020 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.069 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.110 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.151 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.288 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.348 | 
     | dut2/dut0/\sampled_data_reg[2]      | CK ^        | SDFFRQX2M  | 0.044 | 0.007 |   0.732 |    0.355 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin dut2/dut0/\sampled_data_reg[1] /CK 
Endpoint:   dut2/dut0/\sampled_data_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.397
  Slack Time                   -0.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.376 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.732 | 
     | dut2/dut0/\sampled_data_reg[1] | RN ^        | SDFFRQX2M | 0.631 | 0.041 |   0.397 |    0.774 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.376 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.361 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.315 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.240 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.091 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.019 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.070 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.111 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.152 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.289 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.348 | 
     | dut2/dut0/\sampled_data_reg[1]      | CK ^        | SDFFRQX2M  | 0.044 | 0.008 |   0.733 |    0.356 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin dut2/dut1/\data_bit_counter_reg[1] /CK 
Endpoint:   dut2/dut1/\data_bit_counter_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.732
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.773
  Arrival Time                  0.397
  Slack Time                   -0.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.376 | 
     | scan_rst2_mux/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.732 | 
     | dut2/dut1/\data_bit_counter_reg[1] | RN ^        | SDFFRQX2M | 0.630 | 0.041 |   0.397 |    0.773 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.376 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.361 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.315 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.239 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.091 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.019 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.070 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.111 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.152 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.289 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.349 | 
     | dut2/dut1/\data_bit_counter_reg[1]  | CK ^        | SDFFRQX2M  | 0.044 | 0.007 |   0.732 |    0.356 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin dut2/dut1/\data_bit_counter_reg[0] /CK 
Endpoint:   dut2/dut1/\data_bit_counter_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.732
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.773
  Arrival Time                  0.397
  Slack Time                   -0.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.376 | 
     | scan_rst2_mux/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.732 | 
     | dut2/dut1/\data_bit_counter_reg[0] | RN ^        | SDFFRQX2M | 0.630 | 0.041 |   0.397 |    0.773 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.376 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.360 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.315 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.239 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.090 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.019 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.070 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.112 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.152 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.290 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.349 | 
     | dut2/dut1/\data_bit_counter_reg[0]  | CK ^        | SDFFRQX2M  | 0.044 | 0.007 |   0.732 |    0.356 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin dut2/dut1/\edge_counter_reg[3] /CK 
Endpoint:   dut2/dut1/\edge_counter_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.398
  Slack Time                   -0.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.376 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.732 | 
     | dut2/dut1/\edge_counter_reg[3] | RN ^        | SDFFRQX2M | 0.632 | 0.042 |   0.398 |    0.774 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.376 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.360 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.315 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.239 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.090 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.019 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.070 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.112 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.153 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.290 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.349 | 
     | dut2/dut1/\edge_counter_reg[3]      | CK ^        | SDFFRQX2M  | 0.045 | 0.008 |   0.733 |    0.357 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin dut2/dut1/\edge_counter_reg[4] /CK 
Endpoint:   dut2/dut1/\edge_counter_reg[4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.398
  Slack Time                   -0.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.376 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.732 | 
     | dut2/dut1/\edge_counter_reg[4] | RN ^        | SDFFRQX2M | 0.632 | 0.042 |   0.398 |    0.774 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.376 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.360 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.315 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.239 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.090 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.019 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.070 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.112 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.153 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.290 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.349 | 
     | dut2/dut1/\edge_counter_reg[4]      | CK ^        | SDFFRQX2M  | 0.045 | 0.008 |   0.733 |    0.357 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin dut2/dut2/\current_state_reg[0] /CK 
Endpoint:   dut2/dut2/\current_state_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.731
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  0.397
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.375 | 
     | scan_rst2_mux/U1                | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.731 | 
     | dut2/dut2/\current_state_reg[0] | RN ^        | SDFFRQX2M | 0.631 | 0.041 |   0.397 |    0.772 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.375 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.360 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.314 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.239 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.090 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.019 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.070 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.112 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.153 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.290 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.349 | 
     | dut2/dut2/\current_state_reg[0]     | CK ^        | SDFFRQX2M  | 0.044 | 0.007 |   0.731 |    0.356 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin dut2/dut1/\edge_counter_reg[5] /CK 
Endpoint:   dut2/dut1/\edge_counter_reg[5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.398
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.375 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.731 | 
     | dut2/dut1/\edge_counter_reg[5] | RN ^        | SDFFRQX2M | 0.632 | 0.042 |   0.398 |    0.774 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.375 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.360 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.314 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.239 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.090 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.019 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.070 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.112 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.153 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.290 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.349 | 
     | dut2/dut1/\edge_counter_reg[5]      | CK ^        | SDFFRQX2M  | 0.044 | 0.008 |   0.733 |    0.357 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin dut2/dut2/\current_state_reg[2] /CK 
Endpoint:   dut2/dut2/\current_state_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.731
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  0.397
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.375 | 
     | scan_rst2_mux/U1                | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.731 | 
     | dut2/dut2/\current_state_reg[2] | RN ^        | SDFFRQX2M | 0.631 | 0.041 |   0.397 |    0.772 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.375 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.360 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.314 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.238 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.090 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.018 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.071 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.112 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.153 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.290 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.350 | 
     | dut2/dut2/\current_state_reg[2]     | CK ^        | SDFFRQX2M  | 0.044 | 0.007 |   0.731 |    0.356 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin dut2/dut0/\sampled_data_reg[0] /CK 
Endpoint:   dut2/dut0/\sampled_data_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.399
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.375 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.731 | 
     | dut2/dut0/\sampled_data_reg[0] | RN ^        | SDFFRQX2M | 0.633 | 0.043 |   0.399 |    0.774 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.375 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.360 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.314 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.238 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.090 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.018 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.071 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.112 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.153 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.290 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.350 | 
     | dut2/dut0/\sampled_data_reg[0]      | CK ^        | SDFFRQX2M  | 0.044 | 0.008 |   0.733 |    0.358 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin tx_div/\counter_reg[5] /CK 
Endpoint:   tx_div/\counter_reg[5] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.751
  Arrival Time                  0.376
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.375 | 
     | scan_rst2_mux/U1       | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.731 | 
     | tx_div/\counter_reg[5] | RN ^        | SDFFRQX2M | 0.597 | 0.020 |   0.376 |    0.751 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.375 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.359 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.341 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.182 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.072 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.033 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.080 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.209 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.286 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.311 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.335 | 
     | tx_div/\counter_reg[5]           | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.337 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin dut2/dut1/\data_bit_counter_reg[2] /CK 
Endpoint:   dut2/dut1/\data_bit_counter_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: SCAN_RST                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.399
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |           |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                    | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.375 | 
     | scan_rst2_mux/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.731 | 
     | dut2/dut1/\data_bit_counter_reg[2] | RN ^        | SDFFRQX2M | 0.633 | 0.043 |   0.399 |    0.774 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.375 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.359 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.314 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.238 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.089 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.018 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.071 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.113 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.153 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.291 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.350 | 
     | dut2/dut1/\data_bit_counter_reg[2]  | CK ^        | SDFFRQX2M  | 0.045 | 0.008 |   0.733 |    0.358 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin dut2/dut1/\edge_counter_reg[1] /CK 
Endpoint:   dut2/dut1/\edge_counter_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.399
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.375 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.731 | 
     | dut2/dut1/\edge_counter_reg[1] | RN ^        | SDFFRQX2M | 0.633 | 0.043 |   0.399 |    0.774 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.375 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.359 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.314 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.238 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.089 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.018 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.071 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.113 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.153 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.291 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.350 | 
     | dut2/dut1/\edge_counter_reg[1]      | CK ^        | SDFFRQX2M  | 0.045 | 0.008 |   0.733 |    0.358 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin dut2/dut1/\edge_counter_reg[2] /CK 
Endpoint:   dut2/dut1/\edge_counter_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.399
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.375 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.731 | 
     | dut2/dut1/\edge_counter_reg[2] | RN ^        | SDFFRQX2M | 0.633 | 0.043 |   0.399 |    0.774 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.375 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.359 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.314 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.238 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.089 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.018 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.071 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.113 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.153 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.291 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.350 | 
     | dut2/dut1/\edge_counter_reg[2]      | CK ^        | SDFFRQX2M  | 0.045 | 0.008 |   0.733 |    0.358 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin dut2/dut1/\edge_counter_reg[0] /CK 
Endpoint:   dut2/dut1/\edge_counter_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  0.399
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.375 | 
     | scan_rst2_mux/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.731 | 
     | dut2/dut1/\edge_counter_reg[0] | RN ^        | SDFFRQX2M | 0.633 | 0.043 |   0.399 |    0.774 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.375 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.359 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.314 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.238 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.089 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.018 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.071 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.113 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.153 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.291 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.350 | 
     | dut2/dut1/\edge_counter_reg[0]      | CK ^        | SDFFRQX2M  | 0.045 | 0.008 |   0.733 |    0.358 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin tx_div/\counter_reg[4] /CK 
Endpoint:   tx_div/\counter_reg[4] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.711
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.751
  Arrival Time                  0.376
  Slack Time                   -0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |           |       |       |  Time   |   Time   | 
     |------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                        | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.375 | 
     | scan_rst2_mux/U1       | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.731 | 
     | tx_div/\counter_reg[4] | RN ^        | SDFFRQX2M | 0.598 | 0.020 |   0.376 |    0.751 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |             |            |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                  | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.375 | 
     | SCAN_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.359 | 
     | SCAN_CLK__L2_I2                  | A v -> Y ^  | INVX2M     | 0.022 | 0.019 |   0.034 |   -0.340 | 
     | scan_clk_uart_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.195 | 0.159 |   0.193 |   -0.181 | 
     | scan_clk_uart_clk_mux_out__L1_I1 | A ^ -> Y v  | INVXLM     | 0.140 | 0.109 |   0.303 |   -0.072 | 
     | scan_clk_uart_clk_mux_out__L2_I1 | A v -> Y ^  | INVXLM     | 0.119 | 0.105 |   0.408 |    0.033 | 
     | scan_clk_uart_clk_mux_out__L3_I1 | A ^ -> Y v  | INVXLM     | 0.064 | 0.047 |   0.455 |    0.080 | 
     | scan_clk_uart_clk_mux_out__L4_I1 | A v -> Y ^  | INVXLM     | 0.201 | 0.129 |   0.584 |    0.209 | 
     | scan_clk_uart_clk_mux_out__L5_I0 | A ^ -> Y ^  | CLKBUFX40M | 0.035 | 0.077 |   0.661 |    0.287 | 
     | scan_clk_uart_clk_mux_out__L6_I0 | A ^ -> Y v  | CLKINVX40M | 0.018 | 0.025 |   0.686 |    0.311 | 
     | scan_clk_uart_clk_mux_out__L7_I0 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.024 |   0.710 |    0.335 | 
     | tx_div/\counter_reg[4]           | CK ^        | SDFFRQX2M  | 0.027 | 0.001 |   0.711 |    0.337 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin dut2/dut2/\current_state_reg[1] /CK 
Endpoint:   dut2/dut2/\current_state_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SCAN_RST                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.731
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.772
  Arrival Time                  0.397
  Slack Time                   -0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.374 | 
     | scan_rst2_mux/U1                | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.730 | 
     | dut2/dut2/\current_state_reg[1] | RN ^        | SDFFRQX2M | 0.631 | 0.041 |   0.397 |    0.772 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.374 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.359 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.313 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.238 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.089 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.018 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.071 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.113 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.154 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.291 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.350 | 
     | dut2/dut2/\current_state_reg[1]     | CK ^        | SDFFRQX2M  | 0.044 | 0.006 |   0.731 |    0.356 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin dut2/dut3/\p_data_reg[6] /CK 
Endpoint:   dut2/dut3/\p_data_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.769
  Arrival Time                  0.396
  Slack Time                   -0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.373 | 
     | scan_rst2_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.729 | 
     | dut2/dut3/\p_data_reg[6] | RN ^        | SDFFRQX2M | 0.629 | 0.040 |   0.396 |    0.769 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.373 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.358 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.312 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.237 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.088 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.016 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.073 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.114 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.155 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.292 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.351 | 
     | dut2/dut3/\p_data_reg[6]            | CK ^        | SDFFRQX2M  | 0.044 | 0.004 |   0.728 |    0.355 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin dut2/dut0/sampled_bit_reg/CK 
Endpoint:   dut2/dut0/sampled_bit_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.769
  Arrival Time                  0.397
  Slack Time                   -0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.372 | 
     | scan_rst2_mux/U1          | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.728 | 
     | dut2/dut0/sampled_bit_reg | RN ^        | SDFFRQX2M | 0.631 | 0.041 |   0.397 |    0.769 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.372 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.357 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.311 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.236 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.087 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.015 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.074 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.115 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.156 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.293 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.352 | 
     | dut2/dut0/sampled_bit_reg           | CK ^        | SDFFRQX2M  | 0.044 | 0.004 |   0.728 |    0.356 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin dut2/dut3/\p_data_reg[7] /CK 
Endpoint:   dut2/dut3/\p_data_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.769
  Arrival Time                  0.397
  Slack Time                   -0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |             |           |       |       |  Time   |   Time   | 
     |--------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.372 | 
     | scan_rst2_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M  | 0.586 | 0.356 |   0.356 |    0.728 | 
     | dut2/dut3/\p_data_reg[7] | RN ^        | SDFFRQX2M | 0.631 | 0.041 |   0.397 |    0.769 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.372 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.357 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.311 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.235 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.087 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.015 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.074 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.115 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.156 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.293 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.353 | 
     | dut2/dut3/\p_data_reg[7]            | CK ^        | SDFFRQX2M  | 0.044 | 0.003 |   0.728 |    0.356 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin dut2/dut6/stop_error_reg/CK 
Endpoint:   dut2/dut6/stop_error_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SCAN_RST                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.729
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.762
  Arrival Time                  0.393
  Slack Time                   -0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                          |             |          |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------+-------+-------+---------+----------| 
     |                          | SCAN_RST ^  |          | 0.000 |       |   0.000 |    0.369 | 
     | scan_rst2_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M | 0.586 | 0.356 |   0.356 |    0.725 | 
     | dut2/dut6/stop_error_reg | RN ^        | SDFFRX1M | 0.626 | 0.037 |   0.393 |    0.762 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.369 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.354 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.308 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.233 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.084 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.013 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.077 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.118 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.159 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.296 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.355 | 
     | dut2/dut6/stop_error_reg            | CK ^        | SDFFRX1M   | 0.044 | 0.005 |   0.729 |    0.360 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin dut2/dut4/parity_error_reg/CK 
Endpoint:   dut2/dut4/parity_error_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.728
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.761
  Arrival Time                  0.394
  Slack Time                   -0.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |             |          |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------+-------+-------+---------+----------| 
     |                            | SCAN_RST ^  |          | 0.000 |       |   0.000 |    0.367 | 
     | scan_rst2_mux/U1           | B1 ^ -> Y ^ | AO2B2X4M | 0.586 | 0.356 |   0.356 |    0.723 | 
     | dut2/dut4/parity_error_reg | RN ^        | SDFFRX1M | 0.627 | 0.038 |   0.394 |    0.761 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.367 | 
     | SCAN_CLK__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.352 | 
     | SCAN_CLK__L2_I0                     | A v -> Y v  | CLKBUFX40M | 0.018 | 0.046 |   0.061 |   -0.306 | 
     | SCAN_CLK__L3_I0                     | A v -> Y v  | CLKBUFX1M  | 0.072 | 0.076 |   0.137 |   -0.231 | 
     | SCAN_CLK__L4_I0                     | A v -> Y ^  | INVXLM     | 0.233 | 0.149 |   0.285 |   -0.082 | 
     | SCAN_CLK__L5_I0                     | A ^ -> Y v  | INVXLM     | 0.106 | 0.071 |   0.357 |   -0.011 | 
     | SCAN_CLK__L6_I0                     | A v -> Y ^  | INVXLM     | 0.107 | 0.089 |   0.446 |    0.079 | 
     | SCAN_CLK__L7_I0                     | A ^ -> Y v  | INVXLM     | 0.056 | 0.042 |   0.487 |    0.120 | 
     | SCAN_CLK__L8_I0                     | A v -> Y ^  | INVX2M     | 0.044 | 0.041 |   0.528 |    0.161 | 
     | scan_clk_uart_rx_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X2M   | 0.152 | 0.137 |   0.665 |    0.298 | 
     | scan_clk_uart_rx_clk_mux_out__L1_I0 | A ^ -> Y ^  | BUFX32M    | 0.043 | 0.059 |   0.725 |    0.357 | 
     | dut2/dut4/parity_error_reg          | CK ^        | SDFFRX1M   | 0.044 | 0.004 |   0.728 |    0.361 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin dut3/\reg_file_reg[6][0] /CK 
Endpoint:   dut3/\reg_file_reg[6][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SCAN_RST                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.684
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.727
  Arrival Time                  0.601
  Slack Time                   -0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |           |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                 | SCAN_RST ^  |           | 0.000 |       |   0.000 |    0.127 | 
     | scan_rst1_mux/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.279 | 0.199 |   0.199 |    0.326 | 
     | FE_OFC14_scan_rst_sync1_mux_out | A ^ -> Y ^  | CLKBUFX8M | 0.609 | 0.387 |   0.586 |    0.713 | 
     | dut3/\reg_file_reg[6][0]        | RN ^        | SDFFRQX2M | 0.611 | 0.014 |   0.601 |    0.727 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | SCAN_CLK ^  |            | 0.000 |       |   0.000 |   -0.127 | 
     | SCAN_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.111 | 
     | SCAN_CLK__L2_I1                 | A v -> Y v  | CLKBUFX8M  | 0.026 | 0.052 |   0.067 |   -0.059 | 
     | SCAN_CLK__L3_I1                 | A v -> Y v  | CLKBUFX1M  | 0.088 | 0.087 |   0.155 |    0.028 | 
     | SCAN_CLK__L4_I1                 | A v -> Y v  | CLKBUFX1M  | 0.048 | 0.078 |   0.233 |    0.107 | 
     | SCAN_CLK__L5_I1                 | A v -> Y ^  | INVX2M     | 0.031 | 0.031 |   0.264 |    0.138 | 
     | scan_clk_ref_clk_mux/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.175 | 0.148 |   0.412 |    0.286 | 
     | scan_clk_ref_clk_mux_out__L1_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.483 |    0.356 | 
     | scan_clk_ref_clk_mux_out__L2_I1 | A ^ -> Y ^  | CLKBUFX40M | 0.027 | 0.051 |   0.534 |    0.407 | 
     | scan_clk_ref_clk_mux_out__L3_I0 | A ^ -> Y v  | CLKINVX32M | 0.044 | 0.033 |   0.567 |    0.441 | 
     | scan_clk_ref_clk_mux_out__L4_I3 | A v -> Y ^  | INVX8M     | 0.152 | 0.108 |   0.675 |    0.548 | 
     | dut3/\reg_file_reg[6][0]        | CK ^        | SDFFRQX2M  | 0.152 | 0.009 |   0.684 |    0.558 | 
     +-------------------------------------------------------------------------------------------------+ 

