{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 13:27:50 2018 " "Info: Processing started: Tue May 22 13:27:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MA -c MA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MA -c MA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "LOAD1 MA 12.898 ns Longest " "Info: Longest tpd from source pin \"LOAD1\" to destination pin \"MA\" is 12.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns LOAD1 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'LOAD1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LOAD1 } "NODE_NAME" } } { "MA.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/MA/MA.bdf" { { 416 -16 152 432 "LOAD1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.839 ns) + CELL(0.178 ns) 6.950 ns inst8~562 2 COMB LCCOMB_X1_Y5_N2 1 " "Info: 2: + IC(5.839 ns) + CELL(0.178 ns) = 6.950 ns; Loc. = LCCOMB_X1_Y5_N2; Fanout = 1; COMB Node = 'inst8~562'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.017 ns" { LOAD1 inst8~562 } "NODE_NAME" } } { "MA.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/MA/MA.bdf" { { 408 728 792 488 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 7.419 ns inst8~563 3 COMB LCCOMB_X1_Y5_N12 1 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 7.419 ns; Loc. = LCCOMB_X1_Y5_N12; Fanout = 1; COMB Node = 'inst8~563'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { inst8~562 inst8~563 } "NODE_NAME" } } { "MA.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/MA/MA.bdf" { { 408 728 792 488 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.545 ns) 8.277 ns inst8~567 4 COMB LCCOMB_X1_Y5_N28 1 " "Info: 4: + IC(0.313 ns) + CELL(0.545 ns) = 8.277 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 1; COMB Node = 'inst8~567'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { inst8~563 inst8~567 } "NODE_NAME" } } { "MA.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/MA/MA.bdf" { { 408 728 792 488 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(2.890 ns) 12.898 ns MA 5 PIN PIN_11 0 " "Info: 5: + IC(1.731 ns) + CELL(2.890 ns) = 12.898 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'MA'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.621 ns" { inst8~567 MA } "NODE_NAME" } } { "MA.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/MA/MA.bdf" { { 440 840 1016 456 "MA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.724 ns ( 36.63 % ) " "Info: Total cell delay = 4.724 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.174 ns ( 63.37 % ) " "Info: Total interconnect delay = 8.174 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.898 ns" { LOAD1 inst8~562 inst8~563 inst8~567 MA } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.898 ns" { LOAD1 {} LOAD1~combout {} inst8~562 {} inst8~563 {} inst8~567 {} MA {} } { 0.000ns 0.000ns 5.839ns 0.291ns 0.313ns 1.731ns } { 0.000ns 0.933ns 0.178ns 0.178ns 0.545ns 2.890ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 13:27:50 2018 " "Info: Processing ended: Tue May 22 13:27:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
