#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed Sep 20 23:02:01 2017
# Process ID: 1520
# Current directory: D:/ACAProject/Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1536 D:\ACAProject\Pipeline\Pipeline.xpr
# Log file: D:/ACAProject/Pipeline/vivado.log
# Journal file: D:/ACAProject/Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ACAProject/Pipeline/Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 759.391 ; gain = 120.742
update_compile_order -fileset sources_1
update_module_reference {CPU_Mux2to1_1_0 CPU_Mux2to1_2_0 CPU_Mux2to1_3_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
Adding cell -- xilinx.com:module_ref:IFIDReg:1.0 - IFIDReg_0
Adding cell -- xilinx.com:module_ref:PC:1.0 - PC_0
Adding cell -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding cell -- xilinx.com:module_ref:PCAdder:1.0 - PCAdder_0
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_0
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_1
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_2
Adding cell -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding cell -- xilinx.com:module_ref:DataMem:1.0 - DataMem_0
Adding cell -- xilinx.com:module_ref:InstMem:1.0 - InstMem_0
Adding cell -- xilinx.com:module_ref:IDEXReg:1.0 - IDEXReg_0
Adding cell -- xilinx.com:module_ref:MEMWBReg:1.0 - MEMWBReg_0
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_3
Adding cell -- xilinx.com:module_ref:SignExtender:1.0 - SignExtender_0
Adding cell -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding cell -- xilinx.com:module_ref:EXMEMReg:1.0 - EXMEMReg_0
Successfully read diagram <CPU> from BD file <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd>
INFO: [IP_Flow 19-1972] Upgraded CPU_Mux2to1_1_0 from Mux2to1_v1_0 1.0 to Mux2to1_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded CPU_Mux2to1_2_0 from Mux2to1_v1_0 1.0 to Mux2to1_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded CPU_Mux2to1_3_0 from Mux2to1_v1_0 1.0 to Mux2to1_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 821.051 ; gain = 53.266
update_module_reference: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 821.051 ; gain = 53.266
set_property location {2 -139 33} [get_bd_cells PCAdder_0]
set_property location {1.5 -411 44} [get_bd_cells PC_0]
set_property location {-670 -172} [get_bd_ports CLK]
save_bd_design
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 870.582 ; gain = 49.168
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_behav xil_defaultlib.CPU_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.cpu_wrapper
Built simulation snapshot CPU_wrapper_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 20 23:12:14 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_behav -key {Behavioral:sim_1:Functional:CPU_wrapper} -tclbatch {CPU_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 887.645 ; gain = 17.063
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'CPU.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd:1]
[Wed Sep 20 23:31:41 2017] Launched synth_1...
Run output will be captured here: D:/ACAProject/Pipeline/Pipeline.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 968.465 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd w ]
add_files -fileset sim_1 D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
ERROR: [VRFC 10-1412] syntax error near wait [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd:50]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd:28]
INFO: [VRFC 10-240] VHDL file D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 00:04:46 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 993.020 ; gain = 0.000
add_wave {{/CPU_wrapper_tb/uut/CPU_i}} 
run 2 ns
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
set_property -dict [list CONFIG.POLARITY {ACTIVE_LOW}] [get_bd_ports RST]
save_bd_design
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

regenerate_bd_layout -routing
save_bd_design
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
INFO: [BD 41-1662] The design 'CPU.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.016 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 00:18:52 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1063.016 ; gain = 0.000
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files -fileset sim_1 D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd
file delete -force D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd
update_compile_order -fileset sim_1
set_property simulator_language VHDL [current_project]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_behav xil_defaultlib.CPU_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.cpu_wrapper
Built simulation snapshot CPU_wrapper_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 00:30:38 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_behav -key {Behavioral:sim_1:Functional:CPU_wrapper} -tclbatch {CPU_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1063.016 ; gain = 0.000
remove_forces { {/CPU_wrapper/CLK} }
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 test
delete_bd_objs [get_bd_intf_ports test]
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
delete_bd_objs [get_bd_ports CLK]
delete_bd_objs [get_bd_ports RST]
save_bd_design
WARNING: [BD 41-597] NET <CLK_1> has no source
WARNING: [BD 41-597] NET <RST_1> has no source
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
make_wrapper -files [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/IFIDReg_0/CLK_I
/IFIDReg_0/RST_I
/PC_0/CLK_I
/PC_0/RST_I
/RegFile_0/CLK_I
/RegFile_0/RST_I
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I
/DataMem_0/CLK_I
/DataMem_0/RST_I
/IDEXReg_0/CLK_I
/IDEXReg_0/RST_I
/MEMWBReg_0/CLK_I
/MEMWBReg_0/RST_I
/EXMEMReg_0/CLK_I
/EXMEMReg_0/RST_I

WARNING: [BD 41-166] The net:CLK_1 is not connected to a valid source.
WARNING: [BD 41-166] The net:RST_1 is not connected to a valid source.
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
WARNING: [BD 41-597] NET <CLK_1> has no source
WARNING: [BD 41-597] NET <RST_1> has no source
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
create_bd_port -dir I CLK
set_property location {-8 92} [get_bd_ports CLK]
connect_bd_net [get_bd_ports CLK] [get_bd_pins PC_0/CLK_I]
create_bd_port -dir I RST
connect_bd_net [get_bd_ports RST] [get_bd_pins PC_0/RST_I]
save_bd_design
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
regenerate_bd_layout -routing
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1063.082 ; gain = 0.066
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/CPU_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
ERROR: [VRFC 10-91] clk_i is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd:57]
ERROR: [VRFC 10-91] clk_i is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd:59]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd:28]
INFO: [VRFC 10-240] VHDL file D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.082 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/CPU_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 00:48:57 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.672 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1076.711 ; gain = 13.039
add_wave {{/CPU_wrapper_tb/uut}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IDEXReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/MEMWBReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/EXMEMReg_0}} 
run 2 ns
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
run 2 ns
run 2 ns
run 2 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ns
run 3 ns
run 3 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_PCAdder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_PCAdder_0_0 from PCAdder_v1_0 1.0 to PCAdder_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 01:18:24 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1184.605 ; gain = 0.000
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
close_bd_design [get_bd_designs CPU]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 01:25:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1184.605 ; gain = 0.000
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0/U0}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 01:28:37 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1186.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1186.152 ; gain = 0.000
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
run 2 ns
run 2 ns
run 2 ns
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
Adding cell -- xilinx.com:module_ref:IFIDReg:1.0 - IFIDReg_0
Adding cell -- xilinx.com:module_ref:PC:1.0 - PC_0
Adding cell -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_0
Adding cell -- xilinx.com:module_ref:Decoder:1.0 - Decoder_0
Adding cell -- xilinx.com:module_ref:DataMem:1.0 - DataMem_0
Adding cell -- xilinx.com:module_ref:InstMem:1.0 - InstMem_0
Adding cell -- xilinx.com:module_ref:IDEXReg:1.0 - IDEXReg_0
Adding cell -- xilinx.com:module_ref:MEMWBReg:1.0 - MEMWBReg_0
Adding cell -- xilinx.com:module_ref:SignExtender:1.0 - SignExtender_0
Adding cell -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding cell -- xilinx.com:module_ref:EXMEMReg:1.0 - EXMEMReg_0
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_1
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_2
Adding cell -- xilinx.com:module_ref:Mux2to1:1.0 - Mux2to1_3
Adding cell -- xilinx.com:module_ref:PCAdder:1.0 - PCAdder_0
Successfully read diagram <CPU> from BD file <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd>
update_module_reference CPU_InstMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_InstMem_0_0 from InstMem_v1_0 1.0 to InstMem_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'CLK_I'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'module reference CPU_InstMem_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'module reference CPU_InstMem_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
connect_bd_net [get_bd_pins InstMem_0/CLK_I] [get_bd_pins PC_0/CLK_I]
save_bd_design
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 01:36:40 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1186.152 ; gain = 0.000
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_compile_order -fileset sources_1
update_module_reference CPU_InstMem_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'InstMem'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
update_module_reference CPU_InstMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_InstMem_0_0 from InstMem_v1_0 1.0 to InstMem_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'CLK_I'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'module reference CPU_InstMem_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'CLK_I' is not found on the upgraded version of the cell '/InstMem_0'. Its connection to the net 'CLK_1' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'module reference CPU_InstMem_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 01:55:58 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1201.387 ; gain = 0.000
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0}} 
run 2 ns
run 2 ns
run 2 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 02:01:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.387 ; gain = 0.000
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference CPU_InstMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_InstMem_0_0 from InstMem_v1_0 1.0 to InstMem_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 02:03:39 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1211.590 ; gain = 10.203
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_wave {{/CPU_wrapper_tb/uut/CPU_i/RegFile_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/SignExtender_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Decoder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IDEXReg_0}} 
run 2 ns
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_Decoder_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "MUXRAC_O". [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd:37]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Decoder'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
ERROR: [VRFC 10-1412] syntax error near MUXRAC_O [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd:37]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd:36]
INFO: [VRFC 10-240] VHDL file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference CPU_Decoder_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "MUXRAC_O". [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd:37]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Decoder'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
ERROR: [VRFC 10-1412] syntax error near MUXRAC_O [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd:37]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd:36]
INFO: [VRFC 10-240] VHDL file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference CPU_Decoder_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "MUXRAC_O". [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd:37]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Decoder'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference CPU_Decoder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_Decoder_0_0 from Decoder_v1_0 1.0 to Decoder_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 02:16:28 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1230.285 ; gain = 2.289
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PC_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/PCAdder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/InstMem_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IFIDReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Decoder_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/SignExtender_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/RegFile_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/IDEXReg_0}} 
run all
ERROR: Index 1024 out of bound 1023 downto 0
Time: 10245 ns  Iteration: 3  Process: /CPU_wrapper_tb/uut/CPU_i/InstMem_0/U0/line__42
  File: D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd

HDL Line: D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd:42
add_bp {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd} 42
remove_bps -file {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd} -line 42
run 2 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 2 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd} 42
remove_bps -file {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd} -line 42
run 2 ns
run 2 ns
run 2 ns
run 2 ns
add_wave {{/CPU_wrapper_tb/uut/CPU_i/ALU_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/EXMEMReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_1}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
add_wave {{/CPU_wrapper_tb/uut/CPU_i/DataMem_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/MEMWBReg_0}} 
add_wave {{/CPU_wrapper_tb/uut/CPU_i/Mux2to1_3}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run all
ERROR: Index 1024 out of bound 1023 downto 0
Time: 10245 ns  Iteration: 3  Process: /CPU_wrapper_tb/uut/CPU_i/InstMem_0/U0/line__42
  File: D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd

HDL Line: D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd:42
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_Decoder_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_Decoder_0_0 from Decoder_v1_0 1.0 to Decoder_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
update_module_reference CPU_InstMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_InstMem_0_0 from InstMem_v1_0 1.0 to InstMem_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
update_module_reference CPU_InstMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_InstMem_0_0 from InstMem_v1_0 1.0 to InstMem_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
relaunch_sim
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1327.836 ; gain = 6.141
run 2 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 02:40:13 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1335.516 ; gain = 0.000
add_wave {{/CPU_wrapper_tb/uut/CPU_i}} 
run 2 ns
run 2 ns
run 2 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_InstMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_InstMem_0_0 from InstMem_v1_0 1.0 to InstMem_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
update_module_reference CPU_InstMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_InstMem_0_0 from InstMem_v1_0 1.0 to InstMem_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
update_module_reference CPU_RegFile_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd:46]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd:47]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'RegFile'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference CPU_RegFile_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_RegFile_0_0 from RegFile_v1_0 1.0 to RegFile_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
update_module_reference CPU_InstMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_InstMem_0_0 from InstMem_v1_0 1.0 to InstMem_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
relaunch_sim
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1347.152 ; gain = 6.758
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_InstMem_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_InstMem_0_0 from InstMem_v1_0 1.0 to InstMem_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
update_module_reference CPU_RegFile_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_RegFile_0_0 from RegFile_v1_0 1.0 to RegFile_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 03:11:16 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1409.516 ; gain = 0.000
add_wave {{/CPU_wrapper_tb/uut/CPU_i}} 
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.746 ; gain = 0.000
run 1 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd}
update_module_reference CPU_RegFile_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd'
INFO: [IP_Flow 19-1972] Upgraded CPU_RegFile_0_0 from RegFile_v1_0 1.0 to RegFile_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/Mux2to1_0/DATA2_I
/Mux2to1_0/C_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignExtender_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RegFile_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block InstMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFIDReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IDEXReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block EXMEMReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ALU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataMem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PCAdder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MEMWBReg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Mux2to1_3 .
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hw_handoff/CPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU.hwdef
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/CPU.bd] -no_script -force -quiet
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj CPU_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignExtender
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/InstMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IFIDReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IFIDReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/IDEXReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IDEXReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/EXMEMReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EXMEMReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/PCAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PCAdder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/Mux2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2to1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/MEMWBReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MEMWBReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_SignExtender_0_0/sim/CPU_SignExtender_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_SignExtender_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_RegFile_0_0/sim/CPU_RegFile_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_RegFile_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_InstMem_0_0/sim/CPU_InstMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_InstMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IFIDReg_0_0/sim/CPU_IFIDReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IFIDReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_IDEXReg_0_0/sim/CPU_IDEXReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_IDEXReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_EXMEMReg_0_0/sim/CPU_EXMEMReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_EXMEMReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Decoder_0_0/sim/CPU_Decoder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Decoder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_ALU_0_0/sim/CPU_ALU_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_ALU_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_DataMem_0_0/sim/CPU_DataMem_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_DataMem_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PC_0_0/sim/CPU_PC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PC_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/hdl/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_PCAdder_0_0/sim/CPU_PCAdder_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_PCAdder_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_0_1/sim/CPU_Mux2to1_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_1_0/sim/CPU_Mux2to1_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_2_0/sim/CPU_Mux2to1_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_MEMWBReg_0_0/sim/CPU_MEMWBReg_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_MEMWBReg_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.ip_user_files/bd/CPU/ip/CPU_Mux2to1_3_0/sim/CPU_Mux2to1_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_Mux2to1_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/CPU/hdl/CPU_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/CPU_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU_wrapper_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CPU_wrapper_tb_behav xil_defaultlib.CPU_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture cpu_alu_0_0_arch of entity xil_defaultlib.CPU_ALU_0_0 [cpu_alu_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture cpu_datamem_0_0_arch of entity xil_defaultlib.CPU_DataMem_0_0 [cpu_datamem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture cpu_decoder_0_0_arch of entity xil_defaultlib.CPU_Decoder_0_0 [cpu_decoder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.EXMEMReg [exmemreg_default]
Compiling architecture cpu_exmemreg_0_0_arch of entity xil_defaultlib.CPU_EXMEMReg_0_0 [cpu_exmemreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IDEXReg [idexreg_default]
Compiling architecture cpu_idexreg_0_0_arch of entity xil_defaultlib.CPU_IDEXReg_0_0 [cpu_idexreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.IFIDReg [ifidreg_default]
Compiling architecture cpu_ifidreg_0_0_arch of entity xil_defaultlib.CPU_IFIDReg_0_0 [cpu_ifidreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.InstMem [instmem_default]
Compiling architecture cpu_instmem_0_0_arch of entity xil_defaultlib.CPU_InstMem_0_0 [cpu_instmem_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMWBReg [memwbreg_default]
Compiling architecture cpu_memwbreg_0_0_arch of entity xil_defaultlib.CPU_MEMWBReg_0_0 [cpu_memwbreg_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2to1 [mux2to1_default]
Compiling architecture cpu_mux2to1_0_1_arch of entity xil_defaultlib.CPU_Mux2to1_0_1 [cpu_mux2to1_0_1_default]
Compiling architecture cpu_mux2to1_1_0_arch of entity xil_defaultlib.CPU_Mux2to1_1_0 [cpu_mux2to1_1_0_default]
Compiling architecture cpu_mux2to1_2_0_arch of entity xil_defaultlib.CPU_Mux2to1_2_0 [cpu_mux2to1_2_0_default]
Compiling architecture cpu_mux2to1_3_0_arch of entity xil_defaultlib.CPU_Mux2to1_3_0 [cpu_mux2to1_3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PCAdder [pcadder_default]
Compiling architecture cpu_pcadder_0_0_arch of entity xil_defaultlib.CPU_PCAdder_0_0 [cpu_pcadder_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture cpu_pc_0_0_arch of entity xil_defaultlib.CPU_PC_0_0 [cpu_pc_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture cpu_regfile_0_0_arch of entity xil_defaultlib.CPU_RegFile_0_0 [cpu_regfile_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture cpu_signextender_0_0_arch of entity xil_defaultlib.CPU_SignExtender_0_0 [cpu_signextender_0_0_default]
Compiling architecture structure of entity xil_defaultlib.CPU [cpu_default]
Compiling architecture structure of entity xil_defaultlib.CPU_wrapper [cpu_wrapper_default]
Compiling architecture bench of entity xil_defaultlib.cpu_wrapper_tb
Built simulation snapshot CPU_wrapper_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/CPU_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 21 03:23:27 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_wrapper_tb_behav -key {Behavioral:sim_1:Functional:CPU_wrapper_tb} -tclbatch {CPU_wrapper_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source CPU_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1417.410 ; gain = 0.664
