import "primitives/core.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    b = std_reg(32);
    before = std_reg(4);
    @external read_x = std_add(4);
  }
  wires {
    group wr_before<"static"=1> {
      before.in = 4'd1;
      before.write_en = 1'd1;
      wr_before[done] = before.done;
    }
    group wr_x<"static"=1> {
      before.in = 4'd1;
      before.write_en = 1'd1;
      wr_x[done] = before.done;
    }
    group wr_b<"static"=1> {
      b.in = 32'd1;
      b.write_en = 1'd1;
      wr_b[done] = b.done;
    }
    group rd_x<"static"=1> {
      read_x.right = before.out;
      read_x.left = before.out;
      rd_x[done] = before.done;
    }
  }

  control {
    @NODE_ID(0) seq {
      @NODE_ID wr_before;
      @NODE_ID(2) par {
        @NODE_ID(3) wr_x;
        @NODE_ID(4) wr_b;
      }
      @NODE_ID(5) rd_x;
    }
  }
}
