# Boolean-Function-using-Verilog-HDL
Verilog code for boolean function y = a'b'+c'
Boo_Function.v file is a verilog code for the boolean function synthesized in Altera Quartus and Simulated in Modelsim.
Netlist.pdf file shows the netlist generated in Altera Quartus.
Simulation.pdf file shows simulation results for different input combination.
SamPro_tb.v file is a testbench code to check the correctness of the Boolean Function
Testbench simulation.pdf file is a simulation result of the testbench file
