
AsatsuyuDrive_PositionControl_octopus.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dcec  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007d4  0800ded0  0800ded0  0001ded0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e6a4  0800e6a4  000206ac  2**0
                  CONTENTS
  4 .ARM          00000008  0800e6a4  0800e6a4  0001e6a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e6ac  0800e6ac  000206ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e6ac  0800e6ac  0001e6ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e6b0  0800e6b0  0001e6b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006ac  20000000  0800e6b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000018ec  200006ac  0800ed60  000206ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001f98  0800ed60  00021f98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000206dc  2**0
                  CONTENTS, READONLY
 13 .debug_line   0004eb2e  00000000  00000000  0002071f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000092  00000000  00000000  0006f24d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0004f5c2  00000000  00000000  0006f2df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00009852  00000000  00000000  000be8a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000021b8  00000000  00000000  000c80f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00110487  00000000  00000000  000ca2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00003c26  00000000  00000000  001da737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 0001ecf4  00000000  00000000  001de35d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  0002fb43  00000000  00000000  001fd051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00007128  00000000  00000000  0022cb94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200006ac 	.word	0x200006ac
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800deb4 	.word	0x0800deb4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200006b0 	.word	0x200006b0
 800021c:	0800deb4 	.word	0x0800deb4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ef4:	480d      	ldr	r0, [pc, #52]	; (8000f2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ef6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ef8:	480d      	ldr	r0, [pc, #52]	; (8000f30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000efa:	490e      	ldr	r1, [pc, #56]	; (8000f34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000efc:	4a0e      	ldr	r2, [pc, #56]	; (8000f38 <LoopForever+0xe>)
  movs r3, #0
 8000efe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000f00:	e002      	b.n	8000f08 <LoopCopyDataInit>

08000f02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f06:	3304      	adds	r3, #4

08000f08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f0c:	d3f9      	bcc.n	8000f02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f0e:	4a0b      	ldr	r2, [pc, #44]	; (8000f3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f10:	4c0b      	ldr	r4, [pc, #44]	; (8000f40 <LoopForever+0x16>)
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f14:	e001      	b.n	8000f1a <LoopFillZerobss>

08000f16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f18:	3204      	adds	r2, #4

08000f1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f1c:	d3fb      	bcc.n	8000f16 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000f1e:	f004 fa85 	bl	800542c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f22:	f00b f8cd 	bl	800c0c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f26:	f000 fd7f 	bl	8001a28 <main>

08000f2a <LoopForever>:

LoopForever:
    b LoopForever
 8000f2a:	e7fe      	b.n	8000f2a <LoopForever>
  ldr   r0, =_estack
 8000f2c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000f30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f34:	200006ac 	.word	0x200006ac
  ldr r2, =_sidata
 8000f38:	0800e6b4 	.word	0x0800e6b4
  ldr r2, =_sbss
 8000f3c:	200006ac 	.word	0x200006ac
  ldr r4, =_ebss
 8000f40:	20001f98 	.word	0x20001f98

08000f44 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f44:	e7fe      	b.n	8000f44 <BusFault_Handler>
	...

08000f48 <ASPEP_start>:

  return (crc == 0U);
}

void ASPEP_start(ASPEP_Handle_t *pHandle)
{
 8000f48:	b570      	push	{r4, r5, r6, lr}
 8000f4a:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 8000f4c:	6940      	ldr	r0, [r0, #20]
 8000f4e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8000f50:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000f52:	2300      	movs	r3, #0
    pHandle->ASPEP_TL_State = WAITING_PACKET;
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/

    /* Configure UART to receive first packet*/
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000f54:	6d65      	ldr	r5, [r4, #84]	; 0x54
    pHandle->ASPEP_State = ASPEP_IDLE;
 8000f56:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 8000f5a:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000f5e:	6960      	ldr	r0, [r4, #20]
 8000f60:	f104 011c 	add.w	r1, r4, #28
 8000f64:	462b      	mov	r3, r5
 8000f66:	2204      	movs	r2, #4
#ifdef NULL_PTR_ASP
  }
#endif
}
 8000f68:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000f6c:	4718      	bx	r3
 8000f6e:	bf00      	nop

08000f70 <ASPEP_sendBeacon>:

void ASPEP_sendBeacon(ASPEP_Handle_t *pHandle, ASPEP_Capabilities_def *capabilities)
{
 8000f70:	b410      	push	{r4}
  {
#endif
    uint32_t *packet = (uint32_t *)pHandle->ctrlBuffer.buffer; //cstat !MISRAC2012-Rule-11.3
    *packet = (BEACON
               | (((uint32_t)capabilities->version) << 4U)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000f72:	780b      	ldrb	r3, [r1, #0]
               | (((uint32_t)capabilities->version) << 4U)
 8000f74:	790a      	ldrb	r2, [r1, #4]
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
               | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 8000f76:	f891 c002 	ldrb.w	ip, [r1, #2]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000f7a:	4c1e      	ldr	r4, [pc, #120]	; (8000ff4 <ASPEP_sendBeacon+0x84>)
               | (((uint32_t)capabilities->DATA_CRC) << 7U)
 8000f7c:	01db      	lsls	r3, r3, #7
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000f7e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
               | (((uint32_t)capabilities->RX_maxSize) << 8U)
 8000f82:	784a      	ldrb	r2, [r1, #1]
               | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 8000f84:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000f88:	78ca      	ldrb	r2, [r1, #3]
 8000f8a:	ea43 338c 	orr.w	r3, r3, ip, lsl #14
 8000f8e:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	f042 0205 	orr.w	r2, r2, #5
  header &= 0x0fffffffU;
 8000f98:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000f9c:	5ca2      	ldrb	r2, [r4, r2]
 8000f9e:	ea82 2211 	eor.w	r2, r2, r1, lsr #8
 8000fa2:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000fa4:	5ca2      	ldrb	r2, [r4, r2]
 8000fa6:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
 8000faa:	b2d2      	uxtb	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000fac:	5ca2      	ldrb	r2, [r4, r2]
 8000fae:	4c12      	ldr	r4, [pc, #72]	; (8000ff8 <ASPEP_sendBeacon+0x88>)
 8000fb0:	ea82 6211 	eor.w	r2, r2, r1, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8000fb4:	5ca2      	ldrb	r2, [r4, r2]
 8000fb6:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8000fba:	f043 0305 	orr.w	r3, r3, #5
 8000fbe:	6203      	str	r3, [r0, #32]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fc0:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8000fc2:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000fc4:	b14b      	cbz	r3, 8000fda <ASPEP_sendBeacon+0x6a>
  __ASM volatile ("cpsie i" : : : "memory");
 8000fc6:	b662      	cpsie	i
          pHandle->syncBuffer.length = bufferLength;
        }
      }
      else if(ASPEP_CTRL == dataType)
      {
        if (pHandle->ctrlBuffer.state != available)
 8000fc8:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000fcc:	b913      	cbnz	r3, 8000fd4 <ASPEP_sendBeacon+0x64>
        {
          result = ASPEP_BUFFER_ERROR;
        }
        else
        {
          pHandle->ctrlBuffer.state = pending;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8000fd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000fd8:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000fda:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 8000fde:	2303      	movs	r3, #3
 8000fe0:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8000fe4:	6481      	str	r1, [r0, #72]	; 0x48
 8000fe6:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000fe8:	2204      	movs	r2, #4
 8000fea:	6d83      	ldr	r3, [r0, #88]	; 0x58
}
 8000fec:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000ff0:	6940      	ldr	r0, [r0, #20]
 8000ff2:	4718      	bx	r3
 8000ff4:	0800dee0 	.word	0x0800dee0
 8000ff8:	0800ded0 	.word	0x0800ded0

08000ffc <ASPEP_sendPing>:
{
 8000ffc:	b430      	push	{r4, r5}
              | (uint32_t)((uint32_t)cBit << 5U)
 8000ffe:	014b      	lsls	r3, r1, #5
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 8001000:	f890 c060 	ldrb.w	ip, [r0, #96]	; 0x60
    uint8_t ipID = pHandle->liid & 0xFU;
 8001004:	f890 4063 	ldrb.w	r4, [r0, #99]	; 0x63
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001008:	4d1d      	ldr	r5, [pc, #116]	; (8001080 <ASPEP_sendPing+0x84>)
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800100a:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800100e:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
              | (uint32_t)((uint32_t)Nbit << 6U)
 8001012:	f00c 0101 	and.w	r1, ip, #1
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8001016:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 800101a:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
              | (uint32_t)((uint32_t)ipID << 8U)
 800101e:	f004 040f 	and.w	r4, r4, #15
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8001022:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001026:	b2d3      	uxtb	r3, r2
 8001028:	4c16      	ldr	r4, [pc, #88]	; (8001084 <ASPEP_sendPing+0x88>)
 800102a:	f043 0306 	orr.w	r3, r3, #6
              | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800102e:	f042 0106 	orr.w	r1, r2, #6
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001032:	5ce3      	ldrb	r3, [r4, r3]
 8001034:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8001038:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800103a:	5ce3      	ldrb	r3, [r4, r3]
 800103c:	ea83 4312 	eor.w	r3, r3, r2, lsr #16
 8001040:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001042:	5ce3      	ldrb	r3, [r4, r3]
 8001044:	ea83 6312 	eor.w	r3, r3, r2, lsr #24
  *headerPtr |= (uint32_t)crc << 28;
 8001048:	5ceb      	ldrb	r3, [r5, r3]
 800104a:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
 800104e:	6203      	str	r3, [r0, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001050:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8001052:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8001054:	b143      	cbz	r3, 8001068 <ASPEP_sendPing+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 8001056:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8001058:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800105c:	b913      	cbnz	r3, 8001064 <ASPEP_sendPing+0x68>
          pHandle->ctrlBuffer.state = pending;
 800105e:	2302      	movs	r3, #2
 8001060:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
}
 8001064:	bc30      	pop	{r4, r5}
 8001066:	4770      	bx	lr
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8001068:	f100 0120 	add.w	r1, r0, #32
        pHandle->ctrlBuffer.state = readLock;
 800106c:	2303      	movs	r3, #3
 800106e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8001072:	6481      	str	r1, [r0, #72]	; 0x48
 8001074:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8001076:	2204      	movs	r2, #4
 8001078:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800107a:	6940      	ldr	r0, [r0, #20]
}
 800107c:	bc30      	pop	{r4, r5}
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 800107e:	4718      	bx	r3
 8001080:	0800ded0 	.word	0x0800ded0
 8001084:	0800dee0 	.word	0x0800dee0

08001088 <ASPEP_getBuffer>:
    if (MCTL_SYNC == syncAsync)
 8001088:	2a0a      	cmp	r2, #10
{
 800108a:	b410      	push	{r4}
 800108c:	4603      	mov	r3, r0
    if (MCTL_SYNC == syncAsync)
 800108e:	d00b      	beq.n	80010a8 <ASPEP_getBuffer+0x20>
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 8001090:	f890 2036 	ldrb.w	r2, [r0, #54]	; 0x36
 8001094:	2a01      	cmp	r2, #1
 8001096:	d921      	bls.n	80010dc <ASPEP_getBuffer+0x54>
 8001098:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 800109c:	2a01      	cmp	r2, #1
 800109e:	d911      	bls.n	80010c4 <ASPEP_getBuffer+0x3c>
        result = false;
 80010a0:	2000      	movs	r0, #0
}
 80010a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80010a6:	4770      	bx	lr
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 80010a8:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 80010ac:	2a01      	cmp	r2, #1
 80010ae:	d8f7      	bhi.n	80010a0 <ASPEP_getBuffer+0x18>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80010b0:	6a82      	ldr	r2, [r0, #40]	; 0x28
        pHandle->syncBuffer.state = writeLock;
 80010b2:	2401      	movs	r4, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 80010b4:	3204      	adds	r2, #4
 80010b6:	600a      	str	r2, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 80010b8:	f883 402e 	strb.w	r4, [r3, #46]	; 0x2e
  bool result = true;
 80010bc:	4620      	mov	r0, r4
}
 80010be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80010c2:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80010c4:	6b82      	ldr	r2, [r0, #56]	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 80010c6:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80010c8:	f103 0438 	add.w	r4, r3, #56	; 0x38
          pHandle->asyncBufferB.state = writeLock;
 80010cc:	f883 003e 	strb.w	r0, [r3, #62]	; 0x3e
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80010d0:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 80010d2:	641c      	str	r4, [r3, #64]	; 0x40
}
 80010d4:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 80010d8:	600a      	str	r2, [r1, #0]
}
 80010da:	4770      	bx	lr
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80010dc:	6b02      	ldr	r2, [r0, #48]	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 80010de:	2001      	movs	r0, #1
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80010e0:	f103 0430 	add.w	r4, r3, #48	; 0x30
          pHandle->asyncBufferA.state = writeLock;
 80010e4:	f883 0036 	strb.w	r0, [r3, #54]	; 0x36
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80010e8:	3204      	adds	r2, #4
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 80010ea:	641c      	str	r4, [r3, #64]	; 0x40
}
 80010ec:	f85d 4b04 	ldr.w	r4, [sp], #4
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 80010f0:	600a      	str	r2, [r1, #0]
}
 80010f2:	4770      	bx	lr

080010f4 <ASPEP_sendPacket>:
{
 80010f4:	4684      	mov	ip, r0
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 80010f6:	f890 0064 	ldrb.w	r0, [r0, #100]	; 0x64
 80010fa:	2802      	cmp	r0, #2
 80010fc:	d001      	beq.n	8001102 <ASPEP_sendPacket+0xe>
      result = ASPEP_NOT_CONNECTED;
 80010fe:	2002      	movs	r0, #2
 8001100:	4770      	bx	lr
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8001102:	ea43 1002 	orr.w	r0, r3, r2, lsl #4
      *header = tmpHeader;
 8001106:	f841 0c04 	str.w	r0, [r1, #-4]
      if (1U == pHandle->Capabilities.DATA_CRC)
 800110a:	f89c 006c 	ldrb.w	r0, [ip, #108]	; 0x6c
 800110e:	2801      	cmp	r0, #1
 8001110:	d104      	bne.n	800111c <ASPEP_sendPacket+0x28>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 8001112:	f64f 60ca 	movw	r0, #65226	; 0xfeca
 8001116:	5288      	strh	r0, [r1, r2]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 8001118:	3202      	adds	r2, #2
 800111a:	b292      	uxth	r2, r2
      if (MCTL_SYNC == syncAsync)
 800111c:	2b0a      	cmp	r3, #10
 800111e:	d105      	bne.n	800112c <ASPEP_sendPacket+0x38>
        if (pSupHandle->MCP_PacketAvailable)
 8001120:	f89c 0010 	ldrb.w	r0, [ip, #16]
 8001124:	b378      	cbz	r0, 8001186 <ASPEP_sendPacket+0x92>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from master is processed*/
 8001126:	2000      	movs	r0, #0
 8001128:	f88c 0010 	strb.w	r0, [ip, #16]
  uint32_t header = *headerPtr;
 800112c:	f851 0c04 	ldr.w	r0, [r1, #-4]
{
 8001130:	b570      	push	{r4, r5, r6, lr}
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001132:	4d35      	ldr	r5, [pc, #212]	; (8001208 <ASPEP_sendPacket+0x114>)
 8001134:	b2c4      	uxtb	r4, r0
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 8001136:	3204      	adds	r2, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001138:	5d2e      	ldrb	r6, [r5, r4]
 800113a:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800113e:	4074      	eors	r4, r6
      header--; /* Header ues 4*8 bits on top of txBuffer*/
 8001140:	f1a1 0e04 	sub.w	lr, r1, #4
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001144:	5d2e      	ldrb	r6, [r5, r4]
 8001146:	f3c0 4407 	ubfx	r4, r0, #16, #8
 800114a:	4074      	eors	r4, r6
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 800114c:	b292      	uxth	r2, r2
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 800114e:	5d2c      	ldrb	r4, [r5, r4]
 8001150:	f3c0 6503 	ubfx	r5, r0, #24, #4
 8001154:	406c      	eors	r4, r5
 8001156:	4d2d      	ldr	r5, [pc, #180]	; (800120c <ASPEP_sendPacket+0x118>)
  *headerPtr |= (uint32_t)crc << 28;
 8001158:	5d2c      	ldrb	r4, [r5, r4]
 800115a:	ea40 7004 	orr.w	r0, r0, r4, lsl #28
 800115e:	f841 0c04 	str.w	r0, [r1, #-4]
  __ASM volatile ("cpsid i" : : : "memory");
 8001162:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8001164:	f8dc 1048 	ldr.w	r1, [ip, #72]	; 0x48
 8001168:	b1e9      	cbz	r1, 80011a6 <ASPEP_sendPacket+0xb2>
  __ASM volatile ("cpsie i" : : : "memory");
 800116a:	b662      	cpsie	i
      if (MCTL_ASYNC == dataType)
 800116c:	2b09      	cmp	r3, #9
 800116e:	d00c      	beq.n	800118a <ASPEP_sendPacket+0x96>
      else if (MCTL_SYNC == dataType)
 8001170:	2b0a      	cmp	r3, #10
 8001172:	d031      	beq.n	80011d8 <ASPEP_sendPacket+0xe4>
      else if(ASPEP_CTRL == dataType)
 8001174:	2b00      	cmp	r3, #0
 8001176:	d135      	bne.n	80011e4 <ASPEP_sendPacket+0xf0>
        if (pHandle->ctrlBuffer.state != available)
 8001178:	f89c 0024 	ldrb.w	r0, [ip, #36]	; 0x24
 800117c:	bb80      	cbnz	r0, 80011e0 <ASPEP_sendPacket+0xec>
          pHandle->ctrlBuffer.state = pending;
 800117e:	2302      	movs	r3, #2
 8001180:	f88c 3024 	strb.w	r3, [ip, #36]	; 0x24
}
 8001184:	bd70      	pop	{r4, r5, r6, pc}
          result = MCTL_SYNC_NOT_EXPECTED;
 8001186:	2001      	movs	r0, #1
}
 8001188:	4770      	bx	lr
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 800118a:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 800118e:	6819      	ldr	r1, [r3, #0]
          result = ASPEP_BUFFER_ERROR;
 8001190:	458e      	cmp	lr, r1
 8001192:	bf14      	ite	ne
 8001194:	2003      	movne	r0, #3
 8001196:	2000      	moveq	r0, #0
        if (NULL == pHandle->asyncNextBuffer)
 8001198:	f8dc 1044 	ldr.w	r1, [ip, #68]	; 0x44
 800119c:	b381      	cbz	r1, 8001200 <ASPEP_sendPacket+0x10c>
        pHandle->lastRequestedAsyncBuff->state = pending;
 800119e:	2102      	movs	r1, #2
 80011a0:	7199      	strb	r1, [r3, #6]
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 80011a2:	809a      	strh	r2, [r3, #4]
}
 80011a4:	bd70      	pop	{r4, r5, r6, pc}
      if (MCTL_ASYNC == dataType)
 80011a6:	2b09      	cmp	r3, #9
 80011a8:	d025      	beq.n	80011f6 <ASPEP_sendPacket+0x102>
      else if (MCTL_SYNC == dataType)
 80011aa:	2b0a      	cmp	r3, #10
        pHandle->syncBuffer.state = readLock;
 80011ac:	f04f 0303 	mov.w	r3, #3
 80011b0:	bf0b      	itete	eq
 80011b2:	f88c 302e 	strbeq.w	r3, [ip, #46]	; 0x2e
        pHandle->ctrlBuffer.state = readLock;
 80011b6:	f88c 3024 	strbne.w	r3, [ip, #36]	; 0x24
        pHandle->lockBuffer = (void *) &pHandle->syncBuffer;
 80011ba:	f10c 0328 	addeq.w	r3, ip, #40	; 0x28
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 80011be:	f10c 0320 	addne.w	r3, ip, #32
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80011c2:	f8cc 3048 	str.w	r3, [ip, #72]	; 0x48
 80011c6:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 80011c8:	f8dc 3058 	ldr.w	r3, [ip, #88]	; 0x58
 80011cc:	f8dc 0014 	ldr.w	r0, [ip, #20]
 80011d0:	4671      	mov	r1, lr
 80011d2:	4798      	blx	r3
 80011d4:	2000      	movs	r0, #0
}
 80011d6:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle -> syncBuffer.state != writeLock)
 80011d8:	f89c 302e 	ldrb.w	r3, [ip, #46]	; 0x2e
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d003      	beq.n	80011e8 <ASPEP_sendPacket+0xf4>
          result = ASPEP_BUFFER_ERROR;
 80011e0:	2003      	movs	r0, #3
}
 80011e2:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t result = ASPEP_OK;
 80011e4:	2000      	movs	r0, #0
}
 80011e6:	bd70      	pop	{r4, r5, r6, pc}
          pHandle->syncBuffer.state = pending;
 80011e8:	2302      	movs	r3, #2
 80011ea:	f88c 302e 	strb.w	r3, [ip, #46]	; 0x2e
          pHandle->syncBuffer.length = bufferLength;
 80011ee:	f8ac 202c 	strh.w	r2, [ip, #44]	; 0x2c
  uint8_t result = ASPEP_OK;
 80011f2:	2000      	movs	r0, #0
}
 80011f4:	bd70      	pop	{r4, r5, r6, pc}
        pHandle->lastRequestedAsyncBuff->state = readLock;
 80011f6:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 80011fa:	2103      	movs	r1, #3
 80011fc:	7199      	strb	r1, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 80011fe:	e7e0      	b.n	80011c2 <ASPEP_sendPacket+0xce>
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 8001200:	f8cc 3044 	str.w	r3, [ip, #68]	; 0x44
 8001204:	e7cb      	b.n	800119e <ASPEP_sendPacket+0xaa>
 8001206:	bf00      	nop
 8001208:	0800dee0 	.word	0x0800dee0
 800120c:	0800ded0 	.word	0x0800ded0

08001210 <ASPEP_HWDataTransmittedIT>:
/* ASPEP_HWDataTransmittedIT is called as soon as previous packet transfer is completed */
/* pHandle->lockBuffer is set before packet transmission and is never read here after */
/* therefore, there is no need to protect this ISR against another higher priority ISR (HF Task)*/

void ASPEP_HWDataTransmittedIT(ASPEP_Handle_t *pHandle)
{
 8001210:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    /* First free previous readLock buffer */
    if (pHandle->ctrlBuffer.state == readLock)
 8001212:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8001216:	2b03      	cmp	r3, #3
{
 8001218:	4604      	mov	r4, r0
    if (pHandle->ctrlBuffer.state == readLock)
 800121a:	d013      	beq.n	8001244 <ASPEP_HWDataTransmittedIT+0x34>
      pHandle->ctrlBuffer.state = available;
    }
    else /* if previous buffer was not ASPEP_CTRL, then the buffer locked is a MCTL_Buff_t */
    {
      MCTL_Buff_t *tempBuff = (MCTL_Buff_t *)pHandle->lockBuffer; //cstat !MISRAC2012-Rule-11.5
      tempBuff->state = available;
 800121c:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800121e:	2100      	movs	r1, #0
 8001220:	7191      	strb	r1, [r2, #6]
    }
    if (pHandle->syncBuffer.state == pending)
 8001222:	f890 202e 	ldrb.w	r2, [r0, #46]	; 0x2e
 8001226:	2a02      	cmp	r2, #2
 8001228:	d013      	beq.n	8001252 <ASPEP_HWDataTransmittedIT+0x42>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
      pHandle->syncBuffer.state = readLock;
    }
    /* Second prepare transfer of pending buffer */
    else if (pHandle->ctrlBuffer.state == pending)
 800122a:	2b02      	cmp	r3, #2
 800122c:	d11d      	bne.n	800126a <ASPEP_HWDataTransmittedIT+0x5a>
    {
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 800122e:	f100 0120 	add.w	r1, r0, #32
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8001232:	6d83      	ldr	r3, [r0, #88]	; 0x58
      pHandle->lockBuffer = (void *)(&pHandle ->ctrlBuffer);
 8001234:	6481      	str	r1, [r0, #72]	; 0x48
      pHandle->fASPEP_send(pHandle ->HWIp, pHandle->ctrlBuffer.buffer, ASPEP_CTRL_SIZE);
 8001236:	2204      	movs	r2, #4
 8001238:	6940      	ldr	r0, [r0, #20]
 800123a:	4798      	blx	r3
      pHandle->ctrlBuffer.state = readLock;
 800123c:	2303      	movs	r3, #3
 800123e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      __enable_irq();
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 8001242:	bd10      	pop	{r4, pc}
    if (pHandle->syncBuffer.state == pending)
 8001244:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
      pHandle->ctrlBuffer.state = available;
 8001248:	2200      	movs	r2, #0
    if (pHandle->syncBuffer.state == pending)
 800124a:	2b02      	cmp	r3, #2
      pHandle->ctrlBuffer.state = available;
 800124c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    if (pHandle->syncBuffer.state == pending)
 8001250:	d10b      	bne.n	800126a <ASPEP_HWDataTransmittedIT+0x5a>
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8001252:	f104 0028 	add.w	r0, r4, #40	; 0x28
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 8001256:	6da3      	ldr	r3, [r4, #88]	; 0x58
      pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8001258:	64a0      	str	r0, [r4, #72]	; 0x48
      pHandle->fASPEP_send(pHandle->HWIp, pHandle->syncBuffer.buffer, pHandle->syncBuffer.length);
 800125a:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 800125c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800125e:	6960      	ldr	r0, [r4, #20]
 8001260:	4798      	blx	r3
      pHandle->syncBuffer.state = readLock;
 8001262:	2303      	movs	r3, #3
 8001264:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
}
 8001268:	bd10      	pop	{r4, pc}
  __ASM volatile ("cpsid i" : : : "memory");
 800126a:	b672      	cpsid	i
      if (pHandle->asyncNextBuffer != NULL)
 800126c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800126e:	b1cb      	cbz	r3, 80012a4 <ASPEP_HWDataTransmittedIT+0x94>
        pHandle->asyncNextBuffer->state = readLock;
 8001270:	2203      	movs	r2, #3
        pHandle->lockBuffer = (void *)pHandle->asyncNextBuffer;
 8001272:	64a3      	str	r3, [r4, #72]	; 0x48
        pHandle->asyncNextBuffer->state = readLock;
 8001274:	719a      	strb	r2, [r3, #6]
        pHandle->fASPEP_send(pHandle ->HWIp, pHandle->asyncNextBuffer->buffer, pHandle->asyncNextBuffer->length);
 8001276:	6819      	ldr	r1, [r3, #0]
 8001278:	889a      	ldrh	r2, [r3, #4]
 800127a:	6960      	ldr	r0, [r4, #20]
 800127c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800127e:	4798      	blx	r3
        if ((pHandle->asyncBufferA.state == pending) || (pHandle->asyncBufferB.state == pending))
 8001280:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8001284:	2b02      	cmp	r3, #2
 8001286:	d007      	beq.n	8001298 <ASPEP_HWDataTransmittedIT+0x88>
 8001288:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800128c:	2b02      	cmp	r3, #2
 800128e:	d003      	beq.n	8001298 <ASPEP_HWDataTransmittedIT+0x88>
          pHandle->asyncNextBuffer = NULL;
 8001290:	2300      	movs	r3, #0
 8001292:	6463      	str	r3, [r4, #68]	; 0x44
  __ASM volatile ("cpsie i" : : : "memory");
 8001294:	b662      	cpsie	i
}
 8001296:	bd10      	pop	{r4, pc}
          uint32_t temp = (uint32_t)&pHandle->asyncBufferA + (uint32_t)&pHandle->asyncBufferB
 8001298:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800129a:	0063      	lsls	r3, r4, #1
 800129c:	3368      	adds	r3, #104	; 0x68
 800129e:	1a9b      	subs	r3, r3, r2
          pHandle->asyncNextBuffer = (MCTL_Buff_t *) temp; //cstat !MISRAC2012-Rule-11.4
 80012a0:	6463      	str	r3, [r4, #68]	; 0x44
        {
 80012a2:	e7f7      	b.n	8001294 <ASPEP_HWDataTransmittedIT+0x84>
        pHandle->lockBuffer = NULL;
 80012a4:	64a3      	str	r3, [r4, #72]	; 0x48
 80012a6:	e7f5      	b.n	8001294 <ASPEP_HWDataTransmittedIT+0x84>

080012a8 <ASPEP_RXframeProcess>:
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
    uint16_t packetNumber;
    bool validCRCData = true;

    *packetLength = 0;
    if (pHandle->NewPacketAvailable)
 80012a8:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80012ac:	69c2      	ldr	r2, [r0, #28]
{
 80012ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    *packetLength = 0;
 80012b2:	2500      	movs	r5, #0
{
 80012b4:	4604      	mov	r4, r0
    *packetLength = 0;
 80012b6:	800d      	strh	r5, [r1, #0]
    if (pHandle->NewPacketAvailable)
 80012b8:	b193      	cbz	r3, 80012e0 <ASPEP_RXframeProcess+0x38>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80012ba:	f890 6064 	ldrb.w	r6, [r0, #100]	; 0x64
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80012be:	f880 5061 	strb.w	r5, [r0, #97]	; 0x61
      switch (pHandle->ASPEP_State)
 80012c2:	2e01      	cmp	r6, #1
 80012c4:	d054      	beq.n	8001370 <ASPEP_RXframeProcess+0xc8>
 80012c6:	2e02      	cmp	r6, #2
 80012c8:	d03e      	beq.n	8001348 <ASPEP_RXframeProcess+0xa0>
 80012ca:	2e00      	cmp	r6, #0
 80012cc:	d033      	beq.n	8001336 <ASPEP_RXframeProcess+0x8e>

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80012ce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012d0:	6960      	ldr	r0, [r4, #20]
 80012d2:	2204      	movs	r2, #4
 80012d4:	f104 011c 	add.w	r1, r4, #28
 80012d8:	4798      	blx	r3
    }
#ifdef NULL_PTR_ASP
  }
#endif
  return (result);
}
 80012da:	4628      	mov	r0, r5
 80012dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if (pHandle->badPacketFlag > ASPEP_OK)
 80012e0:	f890 5062 	ldrb.w	r5, [r0, #98]	; 0x62
 80012e4:	2d00      	cmp	r5, #0
 80012e6:	d0f8      	beq.n	80012da <ASPEP_RXframeProcess+0x32>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80012e8:	042b      	lsls	r3, r5, #16
 80012ea:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80012ee:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80012f2:	489b      	ldr	r0, [pc, #620]	; (8001560 <ASPEP_RXframeProcess+0x2b8>)
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 80012f4:	4d9b      	ldr	r5, [pc, #620]	; (8001564 <ASPEP_RXframeProcess+0x2bc>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 80012f6:	f082 0209 	eor.w	r2, r2, #9
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 80012fa:	5c81      	ldrb	r1, [r0, r2]
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80012fc:	f043 020f 	orr.w	r2, r3, #15
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001300:	ea81 4313 	eor.w	r3, r1, r3, lsr #16
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8001304:	5cc3      	ldrb	r3, [r0, r3]
  *headerPtr |= (uint32_t)crc << 28;
 8001306:	5ceb      	ldrb	r3, [r5, r3]
 8001308:	ea42 7303 	orr.w	r3, r2, r3, lsl #28
 800130c:	6223      	str	r3, [r4, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800130e:	b672      	cpsid	i
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 8001310:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001312:	2b00      	cmp	r3, #0
 8001314:	d03a      	beq.n	800138c <ASPEP_RXframeProcess+0xe4>
  __ASM volatile ("cpsie i" : : : "memory");
 8001316:	b662      	cpsie	i
        if (pHandle->ctrlBuffer.state != available)
 8001318:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800131c:	b913      	cbnz	r3, 8001324 <ASPEP_RXframeProcess+0x7c>
          pHandle->ctrlBuffer.state = pending;
 800131e:	2302      	movs	r3, #2
 8001320:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      pHandle->badPacketFlag = ASPEP_OK;
 8001324:	2500      	movs	r5, #0
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 8001326:	6960      	ldr	r0, [r4, #20]
 8001328:	6d23      	ldr	r3, [r4, #80]	; 0x50
      pHandle->badPacketFlag = ASPEP_OK;
 800132a:	f884 5062 	strb.w	r5, [r4, #98]	; 0x62
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 800132e:	4798      	blx	r3
}
 8001330:	4628      	mov	r0, r5
 8001332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if (BEACON == pHandle->rxPacketType)
 8001336:	6e81      	ldr	r1, [r0, #104]	; 0x68
 8001338:	2905      	cmp	r1, #5
 800133a:	f000 809e 	beq.w	800147a <ASPEP_RXframeProcess+0x1d2>
          else if (PING == pHandle->rxPacketType)
 800133e:	2906      	cmp	r1, #6
 8001340:	f000 80e3 	beq.w	800150a <ASPEP_RXframeProcess+0x262>
  uint8_t *result = NULL;
 8001344:	4635      	mov	r5, r6
 8001346:	e7c2      	b.n	80012ce <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 8001348:	6e86      	ldr	r6, [r0, #104]	; 0x68
 800134a:	2e05      	cmp	r6, #5
 800134c:	d060      	beq.n	8001410 <ASPEP_RXframeProcess+0x168>
          else if (PING == pHandle->rxPacketType)
 800134e:	2e06      	cmp	r6, #6
 8001350:	f000 80e2 	beq.w	8001518 <ASPEP_RXframeProcess+0x270>
          else if (DATA_PACKET == pHandle->rxPacketType)
 8001354:	2e09      	cmp	r6, #9
 8001356:	d1ba      	bne.n	80012ce <ASPEP_RXframeProcess+0x26>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8001358:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
              *packetLength = pHandle->rxLength;
 800135c:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
              result = pHandle->rxBuffer;
 8001360:	69a5      	ldr	r5, [r4, #24]
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8001362:	3301      	adds	r3, #1
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 8001364:	2001      	movs	r0, #1
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from master */
 8001366:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 800136a:	7420      	strb	r0, [r4, #16]
              *packetLength = pHandle->rxLength;
 800136c:	800a      	strh	r2, [r1, #0]
              result = pHandle->rxBuffer;
 800136e:	e7ae      	b.n	80012ce <ASPEP_RXframeProcess+0x26>
          if (BEACON == pHandle->rxPacketType)
 8001370:	6e81      	ldr	r1, [r0, #104]	; 0x68
 8001372:	2905      	cmp	r1, #5
 8001374:	d016      	beq.n	80013a4 <ASPEP_RXframeProcess+0xfc>
          else if (PING == pHandle->rxPacketType)
 8001376:	2906      	cmp	r1, #6
 8001378:	d1a9      	bne.n	80012ce <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 800137a:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800137e:	4631      	mov	r1, r6
 8001380:	f7ff fe3c 	bl	8000ffc <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 8001384:	2302      	movs	r3, #2
 8001386:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
 800138a:	e7a0      	b.n	80012ce <ASPEP_RXframeProcess+0x26>
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800138c:	f104 0120 	add.w	r1, r4, #32
        pHandle->ctrlBuffer.state = readLock;
 8001390:	2303      	movs	r3, #3
 8001392:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 8001396:	64a1      	str	r1, [r4, #72]	; 0x48
 8001398:	b662      	cpsie	i
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 800139a:	2204      	movs	r2, #4
 800139c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800139e:	6960      	ldr	r0, [r4, #20]
 80013a0:	4798      	blx	r3
  return (result);
 80013a2:	e7bf      	b.n	8001324 <ASPEP_RXframeProcess+0x7c>
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 80013a4:	7f03      	ldrb	r3, [r0, #28]
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 80013a6:	7f40      	ldrb	r0, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80013a8:	f894 106d 	ldrb.w	r1, [r4, #109]	; 0x6d
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80013ac:	f894 606c 	ldrb.w	r6, [r4, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80013b0:	f894 706e 	ldrb.w	r7, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80013b4:	f894 e06f 	ldrb.w	lr, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 80013b8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 80013bc:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 80013be:	4281      	cmp	r1, r0
 80013c0:	bf28      	it	cs
 80013c2:	4601      	movcs	r1, r0
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80013c4:	42b3      	cmp	r3, r6
 80013c6:	469c      	mov	ip, r3
 80013c8:	bf28      	it	cs
 80013ca:	46b4      	movcs	ip, r6
 80013cc:	f36c 0507 	bfi	r5, ip, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80013d0:	f3c2 3c86 	ubfx	ip, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 80013d4:	f3c2 5846 	ubfx	r8, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80013d8:	45bc      	cmp	ip, r7
 80013da:	46e1      	mov	r9, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80013dc:	f361 250f 	bfi	r5, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80013e0:	bf28      	it	cs
 80013e2:	46b9      	movcs	r9, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80013e4:	45f0      	cmp	r8, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80013e6:	f369 4517 	bfi	r5, r9, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80013ea:	46c1      	mov	r9, r8
 80013ec:	bf28      	it	cs
 80013ee:	46f1      	movcs	r9, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80013f0:	f369 651f 	bfi	r5, r9, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80013f4:	42b3      	cmp	r3, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80013f6:	66e5      	str	r5, [r4, #108]	; 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80013f8:	f240 8093 	bls.w	8001522 <ASPEP_RXframeProcess+0x27a>
              pHandle->ASPEP_State = ASPEP_IDLE;
 80013fc:	2300      	movs	r3, #0
 80013fe:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8001402:	f104 016c 	add.w	r1, r4, #108	; 0x6c
 8001406:	4620      	mov	r0, r4
 8001408:	f7ff fdb2 	bl	8000f70 <ASPEP_sendBeacon>
  uint8_t *result = NULL;
 800140c:	2500      	movs	r5, #0
 800140e:	e75e      	b.n	80012ce <ASPEP_RXframeProcess+0x26>
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8001410:	7f46      	ldrb	r6, [r0, #29]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001412:	f890 c06c 	ldrb.w	ip, [r0, #108]	; 0x6c
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8001416:	7f03      	ldrb	r3, [r0, #28]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001418:	f890 006d 	ldrb.w	r0, [r0, #109]	; 0x6d
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800141c:	f894 e06e 	ldrb.w	lr, [r4, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001420:	f894 806f 	ldrb.w	r8, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 8001424:	f006 063f 	and.w	r6, r6, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8001428:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800142a:	42b0      	cmp	r0, r6
 800142c:	bf28      	it	cs
 800142e:	4630      	movcs	r0, r6
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001430:	4563      	cmp	r3, ip
 8001432:	461f      	mov	r7, r3
 8001434:	4629      	mov	r1, r5
 8001436:	bf28      	it	cs
 8001438:	4667      	movcs	r7, ip
 800143a:	f367 0107 	bfi	r1, r7, #0, #8
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800143e:	f3c2 3786 	ubfx	r7, r2, #14, #7
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 8001442:	f3c2 5946 	ubfx	r9, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001446:	4577      	cmp	r7, lr
 8001448:	46ba      	mov	sl, r7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800144a:	f360 210f 	bfi	r1, r0, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800144e:	bf28      	it	cs
 8001450:	46f2      	movcs	sl, lr
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001452:	45c1      	cmp	r9, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001454:	f36a 4117 	bfi	r1, sl, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 8001458:	46ca      	mov	sl, r9
 800145a:	bf28      	it	cs
 800145c:	46c2      	movcs	sl, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800145e:	f36a 611f 	bfi	r1, sl, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001462:	4563      	cmp	r3, ip
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001464:	66e1      	str	r1, [r4, #108]	; 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8001466:	f104 016c 	add.w	r1, r4, #108	; 0x6c
 800146a:	d96b      	bls.n	8001544 <ASPEP_RXframeProcess+0x29c>
 800146c:	f884 5064 	strb.w	r5, [r4, #100]	; 0x64
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8001470:	4620      	mov	r0, r4
 8001472:	f7ff fd7d 	bl	8000f70 <ASPEP_sendBeacon>
  uint8_t *result = NULL;
 8001476:	2500      	movs	r5, #0
 8001478:	e729      	b.n	80012ce <ASPEP_RXframeProcess+0x26>
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 800147a:	7f45      	ldrb	r5, [r0, #29]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 800147c:	f890 106d 	ldrb.w	r1, [r0, #109]	; 0x6d
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8001480:	7f03      	ldrb	r3, [r0, #28]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8001482:	f890 e06c 	ldrb.w	lr, [r0, #108]	; 0x6c
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8001486:	f890 706e 	ldrb.w	r7, [r0, #110]	; 0x6e
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800148a:	f894 906f 	ldrb.w	r9, [r4, #111]	; 0x6f
  MasterCapabilities.RX_maxSize =  pHandle->rxHeader[1] &0x3FU; /*Bits 8 to  13*/
 800148e:	f005 053f 	and.w	r5, r5, #63	; 0x3f
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;      /*Bit 7 */
 8001492:	09db      	lsrs	r3, r3, #7
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8001494:	42a9      	cmp	r1, r5
 8001496:	bf28      	it	cs
 8001498:	4629      	movcs	r1, r5
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800149a:	4573      	cmp	r3, lr
 800149c:	4618      	mov	r0, r3
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 800149e:	f3c2 3886 	ubfx	r8, r2, #14, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80014a2:	bf28      	it	cs
 80014a4:	4670      	movcs	r0, lr
 80014a6:	f360 0607 	bfi	r6, r0, #0, #8
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21); /*Bits 21 to 27  */
 80014aa:	f3c2 5a46 	ubfx	sl, r2, #21, #7
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80014ae:	45b8      	cmp	r8, r7
 80014b0:	4640      	mov	r0, r8
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80014b2:	f361 260f 	bfi	r6, r1, #8, #8
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 80014b6:	bf28      	it	cs
 80014b8:	4638      	movcs	r0, r7
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80014ba:	45ca      	cmp	sl, r9
 80014bc:	46d4      	mov	ip, sl
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80014be:	f360 4617 	bfi	r6, r0, #16, #8
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 80014c2:	bf28      	it	cs
 80014c4:	46cc      	movcs	ip, r9
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80014c6:	f36c 661f 	bfi	r6, ip, #24, #8
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80014ca:	4573      	cmp	r3, lr
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 80014cc:	66e6      	str	r6, [r4, #108]	; 0x6c
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 80014ce:	d898      	bhi.n	8001402 <ASPEP_RXframeProcess+0x15a>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 80014d0:	428d      	cmp	r5, r1
 80014d2:	d896      	bhi.n	8001402 <ASPEP_RXframeProcess+0x15a>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 80014d4:	45b8      	cmp	r8, r7
 80014d6:	d894      	bhi.n	8001402 <ASPEP_RXframeProcess+0x15a>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 80014d8:	45ca      	cmp	sl, r9
 80014da:	d892      	bhi.n	8001402 <ASPEP_RXframeProcess+0x15a>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 80014dc:	f3c2 1302 	ubfx	r3, r2, #4, #3
 80014e0:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d18c      	bne.n	8001402 <ASPEP_RXframeProcess+0x15a>
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80014e8:	1c4b      	adds	r3, r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80014ea:	1c42      	adds	r2, r0, #1
 80014ec:	b2d2      	uxtb	r2, r2
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80014ee:	b2db      	uxtb	r3, r3
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80014f0:	0152      	lsls	r2, r2, #5
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 80014f2:	ea4f 1c8c 	mov.w	ip, ip, lsl #6
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80014f6:	015b      	lsls	r3, r3, #5
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 80014f8:	2101      	movs	r1, #1
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 80014fa:	81a2      	strh	r2, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 80014fc:	f8a4 c00e 	strh.w	ip, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8001500:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8001504:	f884 1064 	strb.w	r1, [r4, #100]	; 0x64
 8001508:	e77b      	b.n	8001402 <ASPEP_RXframeProcess+0x15a>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 800150a:	f3c2 320f 	ubfx	r2, r2, #12, #16
 800150e:	4631      	mov	r1, r6
 8001510:	f7ff fd74 	bl	8000ffc <ASPEP_sendPing>
  uint8_t *result = NULL;
 8001514:	4635      	mov	r5, r6
 8001516:	e6da      	b.n	80012ce <ASPEP_RXframeProcess+0x26>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 8001518:	7f42      	ldrb	r2, [r0, #29]
 800151a:	2101      	movs	r1, #1
 800151c:	f7ff fd6e 	bl	8000ffc <ASPEP_sendPing>
 8001520:	e6d5      	b.n	80012ce <ASPEP_RXframeProcess+0x26>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001522:	4288      	cmp	r0, r1
 8001524:	f63f af6a 	bhi.w	80013fc <ASPEP_RXframeProcess+0x154>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001528:	45bc      	cmp	ip, r7
 800152a:	f63f af67 	bhi.w	80013fc <ASPEP_RXframeProcess+0x154>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 800152e:	45f0      	cmp	r8, lr
 8001530:	f63f af64 	bhi.w	80013fc <ASPEP_RXframeProcess+0x154>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001534:	f894 1070 	ldrb.w	r1, [r4, #112]	; 0x70
 8001538:	f3c2 1302 	ubfx	r3, r2, #4, #3
 800153c:	4299      	cmp	r1, r3
 800153e:	f47f af5d 	bne.w	80013fc <ASPEP_RXframeProcess+0x154>
 8001542:	e75e      	b.n	8001402 <ASPEP_RXframeProcess+0x15a>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 8001544:	4286      	cmp	r6, r0
 8001546:	d891      	bhi.n	800146c <ASPEP_RXframeProcess+0x1c4>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8001548:	4577      	cmp	r7, lr
 800154a:	d88f      	bhi.n	800146c <ASPEP_RXframeProcess+0x1c4>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 800154c:	45c1      	cmp	r9, r8
 800154e:	d88d      	bhi.n	800146c <ASPEP_RXframeProcess+0x1c4>
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8001550:	f894 5070 	ldrb.w	r5, [r4, #112]	; 0x70
 8001554:	f3c2 1302 	ubfx	r3, r2, #4, #3
              pHandle->ASPEP_State = ASPEP_IDLE;
 8001558:	1aeb      	subs	r3, r5, r3
 800155a:	425d      	negs	r5, r3
 800155c:	415d      	adcs	r5, r3
 800155e:	e785      	b.n	800146c <ASPEP_RXframeProcess+0x1c4>
 8001560:	0800dee0 	.word	0x0800dee0
 8001564:	0800ded0 	.word	0x0800ded0

08001568 <ASPEP_HWDataReceivedIT>:

/* This function is called once DMA has transfered the configure number of byte*/
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 8001568:	b510      	push	{r4, lr}
    /* Upon reception of a Newpacket the DMA will be re-configured only once the answer has been sent.
      * This is mandatory to avoid a race condition in case of a new packet is received while executing ASPEP_
      * RXframeProcess
      * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be
      * configured after.*/
    switch (pHandle->ASPEP_TL_State)
 800156a:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
{
 800156e:	4604      	mov	r4, r0
    switch (pHandle->ASPEP_TL_State)
 8001570:	b13b      	cbz	r3, 8001582 <ASPEP_HWDataReceivedIT+0x1a>
 8001572:	2b01      	cmp	r3, #1
 8001574:	d104      	bne.n	8001580 <ASPEP_HWDataReceivedIT+0x18>
        break;
      }

      case WAITING_PAYLOAD:
      {
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001576:	2200      	movs	r2, #0
 8001578:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
        /* Payload received, */
        pHandle->NewPacketAvailable = true;
 800157c:	f880 3061 	strb.w	r3, [r0, #97]	; 0x61
        break;
    }
#ifdef NULL_PTR_ASP
  }
#endif
}
 8001580:	bd10      	pop	{r4, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8001582:	69c1      	ldr	r1, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8001584:	4a1e      	ldr	r2, [pc, #120]	; (8001600 <ASPEP_HWDataReceivedIT+0x98>)
 8001586:	b2cb      	uxtb	r3, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8001588:	5cd3      	ldrb	r3, [r2, r3]
 800158a:	ea83 2311 	eor.w	r3, r3, r1, lsr #8
 800158e:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8001590:	5cd3      	ldrb	r3, [r2, r3]
 8001592:	ea83 4311 	eor.w	r3, r3, r1, lsr #16
 8001596:	b2db      	uxtb	r3, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 8001598:	5cd3      	ldrb	r3, [r2, r3]
 800159a:	ea83 6311 	eor.w	r3, r3, r1, lsr #24
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 800159e:	5cd3      	ldrb	r3, [r2, r3]
 80015a0:	b95b      	cbnz	r3, 80015ba <ASPEP_HWDataReceivedIT+0x52>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 80015a2:	7f03      	ldrb	r3, [r0, #28]
 80015a4:	f003 030f 	and.w	r3, r3, #15
 80015a8:	2b06      	cmp	r3, #6
 80015aa:	6683      	str	r3, [r0, #104]	; 0x68
          switch (pHandle->rxPacketType)
 80015ac:	d809      	bhi.n	80015c2 <ASPEP_HWDataReceivedIT+0x5a>
 80015ae:	2b04      	cmp	r3, #4
 80015b0:	d81e      	bhi.n	80015f0 <ASPEP_HWDataReceivedIT+0x88>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 80015b2:	2301      	movs	r3, #1
 80015b4:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
}
 80015b8:	bd10      	pop	{r4, pc}
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 80015ba:	2304      	movs	r3, #4
 80015bc:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 80015c0:	bd10      	pop	{r4, pc}
 80015c2:	2b09      	cmp	r3, #9
 80015c4:	d1f5      	bne.n	80015b2 <ASPEP_HWDataReceivedIT+0x4a>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 80015c6:	8b83      	ldrh	r3, [r0, #28]
 80015c8:	091b      	lsrs	r3, r3, #4
 80015ca:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 80015ce:	b17b      	cbz	r3, 80015f0 <ASPEP_HWDataReceivedIT+0x88>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 80015d0:	f8b0 205e 	ldrh.w	r2, [r0, #94]	; 0x5e
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d30f      	bcc.n	80015f8 <ASPEP_HWDataReceivedIT+0x90>
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 80015d8:	f890 206c 	ldrb.w	r2, [r0, #108]	; 0x6c
 80015dc:	6981      	ldr	r1, [r0, #24]
 80015de:	6940      	ldr	r0, [r0, #20]
 80015e0:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80015e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80015e6:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 80015e8:	2301      	movs	r3, #1
 80015ea:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
}
 80015ee:	bd10      	pop	{r4, pc}
              pHandle->NewPacketAvailable = true;
 80015f0:	2301      	movs	r3, #1
 80015f2:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
}
 80015f6:	bd10      	pop	{r4, pc}
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 80015f8:	2302      	movs	r3, #2
 80015fa:	f880 3062 	strb.w	r3, [r0, #98]	; 0x62
}
 80015fe:	bd10      	pop	{r4, pc}
 8001600:	0800dee0 	.word	0x0800dee0

08001604 <ASPEP_HWDMAReset>:

/* Called after debugger has stopped the MCU*/
void ASPEP_HWDMAReset(ASPEP_Handle_t *pHandle)
{
 8001604:	4601      	mov	r1, r0
  {
#endif
    /* We must reset the RX state machine to be sure to not be in Waiting packet state */
    /* Otherwise the arrival of a new packet will trigger a NewPacketAvailable despite */
    /* the fact that bytes have been lost because of overrun (debugger paused for instance) */
    pHandle->ASPEP_TL_State = WAITING_PACKET;
 8001606:	2200      	movs	r2, #0
 8001608:	f880 2065 	strb.w	r2, [r0, #101]	; 0x65
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 800160c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800160e:	6940      	ldr	r0, [r0, #20]
 8001610:	2204      	movs	r2, #4
 8001612:	311c      	adds	r1, #28
 8001614:	4718      	bx	r3
 8001616:	bf00      	nop

08001618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001618:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800161a:	2400      	movs	r4, #0
{
 800161c:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800161e:	2238      	movs	r2, #56	; 0x38
 8001620:	4621      	mov	r1, r4
 8001622:	a806      	add	r0, sp, #24
 8001624:	f00a fcf3 	bl	800c00e <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001628:	4620      	mov	r0, r4
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800162a:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800162e:	e9cd 4403 	strd	r4, r4, [sp, #12]
 8001632:	9405      	str	r4, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001634:	f005 fdc8 	bl	80071c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001638:	2201      	movs	r2, #1
 800163a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800163e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001642:	2302      	movs	r3, #2
 8001644:	2203      	movs	r2, #3
 8001646:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
  RCC_OscInitStruct.PLL.PLLN = 85;
 800164a:	2255      	movs	r2, #85	; 0x55
 800164c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001650:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8001652:	2208      	movs	r2, #8
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001654:	e9cd 2311 	strd	r2, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001658:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800165a:	f005 fe33 	bl	80072c4 <HAL_RCC_OscConfig>
 800165e:	b978      	cbnz	r0, 8001680 <SystemClock_Config+0x68>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001660:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001662:	2400      	movs	r4, #0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001664:	220f      	movs	r2, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001666:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001668:	eb0d 0001 	add.w	r0, sp, r1
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800166c:	e9cd 2301 	strd	r2, r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001670:	e9cd 4403 	strd	r4, r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001674:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001676:	f006 f8a9 	bl	80077cc <HAL_RCC_ClockConfig>
 800167a:	b9b8      	cbnz	r0, 80016ac <SystemClock_Config+0x94>
  {
    Error_Handler();
  }
}
 800167c:	b014      	add	sp, #80	; 0x50
 800167e:	bd10      	pop	{r4, pc}
}

/* USER CODE BEGIN 4 */

void Stop(){
	MC_StopMotor1();
 8001680:	f000 fea4 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 8001684:	4622      	mov	r2, r4
 8001686:	2140      	movs	r1, #64	; 0x40
 8001688:	4814      	ldr	r0, [pc, #80]	; (80016dc <SystemClock_Config+0xc4>)
 800168a:	f005 fd11 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 800168e:	4814      	ldr	r0, [pc, #80]	; (80016e0 <SystemClock_Config+0xc8>)
 8001690:	f006 fc94 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	Stop();
	HAL_TIM_Base_Start_IT(&htim3);
 8001694:	4813      	ldr	r0, [pc, #76]	; (80016e4 <SystemClock_Config+0xcc>)
 8001696:	f006 fc57 	bl	8007f48 <HAL_TIM_Base_Start_IT>
	motor_ready = false;
	if(errorID == nominal){
 800169a:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <SystemClock_Config+0xd0>)
	motor_ready = false;
 800169c:	4913      	ldr	r1, [pc, #76]	; (80016ec <SystemClock_Config+0xd4>)
	if(errorID == nominal){
 800169e:	781a      	ldrb	r2, [r3, #0]
	motor_ready = false;
 80016a0:	700c      	strb	r4, [r1, #0]
	if(errorID == nominal){
 80016a2:	2a00      	cmp	r2, #0
 80016a4:	d1dc      	bne.n	8001660 <SystemClock_Config+0x48>
		errorID = other;
 80016a6:	2204      	movs	r2, #4
 80016a8:	701a      	strb	r2, [r3, #0]
 80016aa:	e7d9      	b.n	8001660 <SystemClock_Config+0x48>
	MC_StopMotor1();
 80016ac:	f000 fe8e 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 80016b0:	4622      	mov	r2, r4
 80016b2:	2140      	movs	r1, #64	; 0x40
 80016b4:	4809      	ldr	r0, [pc, #36]	; (80016dc <SystemClock_Config+0xc4>)
 80016b6:	f005 fcfb 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 80016ba:	4809      	ldr	r0, [pc, #36]	; (80016e0 <SystemClock_Config+0xc8>)
 80016bc:	f006 fc7e 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80016c0:	4808      	ldr	r0, [pc, #32]	; (80016e4 <SystemClock_Config+0xcc>)
 80016c2:	f006 fc41 	bl	8007f48 <HAL_TIM_Base_Start_IT>
	if(errorID == nominal){
 80016c6:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <SystemClock_Config+0xd0>)
	motor_ready = false;
 80016c8:	4908      	ldr	r1, [pc, #32]	; (80016ec <SystemClock_Config+0xd4>)
	if(errorID == nominal){
 80016ca:	781a      	ldrb	r2, [r3, #0]
	motor_ready = false;
 80016cc:	700c      	strb	r4, [r1, #0]
	if(errorID == nominal){
 80016ce:	2a00      	cmp	r2, #0
 80016d0:	d1d4      	bne.n	800167c <SystemClock_Config+0x64>
		errorID = other;
 80016d2:	2204      	movs	r2, #4
 80016d4:	701a      	strb	r2, [r3, #0]
}
 80016d6:	b014      	add	sp, #80	; 0x50
 80016d8:	bd10      	pop	{r4, pc}
 80016da:	bf00      	nop
 80016dc:	48000800 	.word	0x48000800
 80016e0:	20000a74 	.word	0x20000a74
 80016e4:	20000ac0 	.word	0x20000ac0
 80016e8:	200006c8 	.word	0x200006c8
 80016ec:	20000bec 	.word	0x20000bec

080016f0 <HAL_FDCAN_RxFifo0Callback>:
	if (hfdcan->Instance == hfdcan1.Instance) {
 80016f0:	4b93      	ldr	r3, [pc, #588]	; (8001940 <HAL_FDCAN_RxFifo0Callback+0x250>)
 80016f2:	6802      	ldr	r2, [r0, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d000      	beq.n	80016fc <HAL_FDCAN_RxFifo0Callback+0xc>
 80016fa:	4770      	bx	lr
		if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET) {
 80016fc:	07cb      	lsls	r3, r1, #31
 80016fe:	d5fc      	bpl.n	80016fa <HAL_FDCAN_RxFifo0Callback+0xa>
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8001700:	b510      	push	{r4, lr}
 8001702:	ed2d 8b02 	vpush	{d8}
 8001706:	b096      	sub	sp, #88	; 0x58
			if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader,
 8001708:	466b      	mov	r3, sp
 800170a:	aa0c      	add	r2, sp, #48	; 0x30
 800170c:	2140      	movs	r1, #64	; 0x40
 800170e:	f005 f9ff 	bl	8006b10 <HAL_FDCAN_GetRxMessage>
 8001712:	2800      	cmp	r0, #0
 8001714:	d158      	bne.n	80017c8 <HAL_FDCAN_RxFifo0Callback+0xd8>
			switch (RxHeader.Identifier) {
 8001716:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001718:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 800171c:	f000 80a4 	beq.w	8001868 <HAL_FDCAN_RxFifo0Callback+0x178>
 8001720:	d918      	bls.n	8001754 <HAL_FDCAN_RxFifo0Callback+0x64>
 8001722:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8001726:	4293      	cmp	r3, r2
 8001728:	d07e      	beq.n	8001828 <HAL_FDCAN_RxFifo0Callback+0x138>
 800172a:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800172e:	4293      	cmp	r3, r2
 8001730:	d10c      	bne.n	800174c <HAL_FDCAN_RxFifo0Callback+0x5c>
	MC_StopMotor1();
 8001732:	f000 fe4b 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 8001736:	2200      	movs	r2, #0
 8001738:	4882      	ldr	r0, [pc, #520]	; (8001944 <HAL_FDCAN_RxFifo0Callback+0x254>)
 800173a:	2140      	movs	r1, #64	; 0x40
 800173c:	f005 fcb8 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 8001740:	4881      	ldr	r0, [pc, #516]	; (8001948 <HAL_FDCAN_RxFifo0Callback+0x258>)
 8001742:	f006 fc3b 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
				motor_ready = false;
 8001746:	4b81      	ldr	r3, [pc, #516]	; (800194c <HAL_FDCAN_RxFifo0Callback+0x25c>)
 8001748:	2200      	movs	r2, #0
 800174a:	701a      	strb	r2, [r3, #0]
}
 800174c:	b016      	add	sp, #88	; 0x58
 800174e:	ecbd 8b02 	vpop	{d8}
 8001752:	bd10      	pop	{r4, pc}
			switch (RxHeader.Identifier) {
 8001754:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001758:	d04d      	beq.n	80017f6 <HAL_FDCAN_RxFifo0Callback+0x106>
 800175a:	f240 1201 	movw	r2, #257	; 0x101
 800175e:	4293      	cmp	r3, r2
 8001760:	d1f4      	bne.n	800174c <HAL_FDCAN_RxFifo0Callback+0x5c>
				memcpy(&refPosition, &RxData[4], 4); huga = refPosition;
 8001762:	ed9d 8a01 	vldr	s16, [sp, #4]
				if (refPosition < nlim || plim < refPosition) {
 8001766:	eddf 7a7a 	vldr	s15, [pc, #488]	; 8001950 <HAL_FDCAN_RxFifo0Callback+0x260>
				memcpy(&refPosition, &RxData[4], 4); huga = refPosition;
 800176a:	4b7a      	ldr	r3, [pc, #488]	; (8001954 <HAL_FDCAN_RxFifo0Callback+0x264>)
				if (refPosition < nlim || plim < refPosition) {
 800176c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				memcpy(&refPosition, &RxData[4], 4); huga = refPosition;
 8001774:	ed83 8a00 	vstr	s16, [r3]
				if (refPosition < nlim || plim < refPosition) {
 8001778:	d406      	bmi.n	8001788 <HAL_FDCAN_RxFifo0Callback+0x98>
 800177a:	eddf 7a77 	vldr	s15, [pc, #476]	; 8001958 <HAL_FDCAN_RxFifo0Callback+0x268>
 800177e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8001782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001786:	dd16      	ble.n	80017b6 <HAL_FDCAN_RxFifo0Callback+0xc6>
					errorID = out_of_range;
 8001788:	4c74      	ldr	r4, [pc, #464]	; (800195c <HAL_FDCAN_RxFifo0Callback+0x26c>)
 800178a:	2302      	movs	r3, #2
 800178c:	7023      	strb	r3, [r4, #0]
	MC_StopMotor1();
 800178e:	f000 fe1d 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 8001792:	2200      	movs	r2, #0
 8001794:	2140      	movs	r1, #64	; 0x40
 8001796:	486b      	ldr	r0, [pc, #428]	; (8001944 <HAL_FDCAN_RxFifo0Callback+0x254>)
 8001798:	f005 fc8a 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 800179c:	486a      	ldr	r0, [pc, #424]	; (8001948 <HAL_FDCAN_RxFifo0Callback+0x258>)
 800179e:	f006 fc0d 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80017a2:	486f      	ldr	r0, [pc, #444]	; (8001960 <HAL_FDCAN_RxFifo0Callback+0x270>)
 80017a4:	f006 fbd0 	bl	8007f48 <HAL_TIM_Base_Start_IT>
	motor_ready = false;
 80017a8:	4a68      	ldr	r2, [pc, #416]	; (800194c <HAL_FDCAN_RxFifo0Callback+0x25c>)
	if(errorID == nominal){
 80017aa:	7823      	ldrb	r3, [r4, #0]
	motor_ready = false;
 80017ac:	2100      	movs	r1, #0
 80017ae:	7011      	strb	r1, [r2, #0]
	if(errorID == nominal){
 80017b0:	b90b      	cbnz	r3, 80017b6 <HAL_FDCAN_RxFifo0Callback+0xc6>
		errorID = other;
 80017b2:	2304      	movs	r3, #4
 80017b4:	7023      	strb	r3, [r4, #0]
				if (MC_GetSTMStateMotor1() == RUN) {
 80017b6:	f000 fe21 	bl	80023fc <MC_GetSTMStateMotor1>
 80017ba:	2806      	cmp	r0, #6
 80017bc:	f000 80a5 	beq.w	800190a <HAL_FDCAN_RxFifo0Callback+0x21a>
				heartbeat = true;
 80017c0:	4b68      	ldr	r3, [pc, #416]	; (8001964 <HAL_FDCAN_RxFifo0Callback+0x274>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	701a      	strb	r2, [r3, #0]
				break;
 80017c6:	e7c1      	b.n	800174c <HAL_FDCAN_RxFifo0Callback+0x5c>
	MC_StopMotor1();
 80017c8:	f000 fe00 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 80017cc:	2200      	movs	r2, #0
 80017ce:	2140      	movs	r1, #64	; 0x40
 80017d0:	485c      	ldr	r0, [pc, #368]	; (8001944 <HAL_FDCAN_RxFifo0Callback+0x254>)
 80017d2:	f005 fc6d 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 80017d6:	485c      	ldr	r0, [pc, #368]	; (8001948 <HAL_FDCAN_RxFifo0Callback+0x258>)
 80017d8:	f006 fbf0 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80017dc:	4860      	ldr	r0, [pc, #384]	; (8001960 <HAL_FDCAN_RxFifo0Callback+0x270>)
 80017de:	f006 fbb3 	bl	8007f48 <HAL_TIM_Base_Start_IT>
	if(errorID == nominal){
 80017e2:	4b5e      	ldr	r3, [pc, #376]	; (800195c <HAL_FDCAN_RxFifo0Callback+0x26c>)
	motor_ready = false;
 80017e4:	4959      	ldr	r1, [pc, #356]	; (800194c <HAL_FDCAN_RxFifo0Callback+0x25c>)
	if(errorID == nominal){
 80017e6:	781a      	ldrb	r2, [r3, #0]
	motor_ready = false;
 80017e8:	2000      	movs	r0, #0
 80017ea:	7008      	strb	r0, [r1, #0]
	if(errorID == nominal){
 80017ec:	2a00      	cmp	r2, #0
 80017ee:	d192      	bne.n	8001716 <HAL_FDCAN_RxFifo0Callback+0x26>
		errorID = other;
 80017f0:	2204      	movs	r2, #4
 80017f2:	701a      	strb	r2, [r3, #0]
 80017f4:	e78f      	b.n	8001716 <HAL_FDCAN_RxFifo0Callback+0x26>
	MC_StopMotor1();
 80017f6:	f000 fde9 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 80017fa:	2200      	movs	r2, #0
 80017fc:	2140      	movs	r1, #64	; 0x40
 80017fe:	4851      	ldr	r0, [pc, #324]	; (8001944 <HAL_FDCAN_RxFifo0Callback+0x254>)
 8001800:	f005 fc56 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 8001804:	4850      	ldr	r0, [pc, #320]	; (8001948 <HAL_FDCAN_RxFifo0Callback+0x258>)
 8001806:	f006 fbd9 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim3);
 800180a:	4855      	ldr	r0, [pc, #340]	; (8001960 <HAL_FDCAN_RxFifo0Callback+0x270>)
 800180c:	f006 fbd6 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
	MC_AcknowledgeFaultMotor1();
 8001810:	f000 fde8 	bl	80023e4 <MC_AcknowledgeFaultMotor1>
	if (!MC_GetCurrentFaultsMotor1()) {
 8001814:	f000 fdec 	bl	80023f0 <MC_GetCurrentFaultsMotor1>
 8001818:	2800      	cmp	r0, #0
 800181a:	d13b      	bne.n	8001894 <HAL_FDCAN_RxFifo0Callback+0x1a4>
		errorID = nominal;
 800181c:	494f      	ldr	r1, [pc, #316]	; (800195c <HAL_FDCAN_RxFifo0Callback+0x26c>)
		motor_ready = true;
 800181e:	4b4b      	ldr	r3, [pc, #300]	; (800194c <HAL_FDCAN_RxFifo0Callback+0x25c>)
		errorID = nominal;
 8001820:	7008      	strb	r0, [r1, #0]
		motor_ready = true;
 8001822:	2201      	movs	r2, #1
 8001824:	701a      	strb	r2, [r3, #0]
 8001826:	e791      	b.n	800174c <HAL_FDCAN_RxFifo0Callback+0x5c>
	TxHeader.Identifier = id;								// Tx CAN ID
 8001828:	ed9f 7b3d 	vldr	d7, [pc, #244]	; 8001920 <HAL_FDCAN_RxFifo0Callback+0x230>
 800182c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001830:	ed9f 7b3d 	vldr	d7, [pc, #244]	; 8001928 <HAL_FDCAN_RxFifo0Callback+0x238>
 8001834:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001838:	ed9f 7b3d 	vldr	d7, [pc, #244]	; 8001930 <HAL_FDCAN_RxFifo0Callback+0x240>
 800183c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001840:	ed9f 7b3d 	vldr	d7, [pc, #244]	; 8001938 <HAL_FDCAN_RxFifo0Callback+0x248>
	TxHeader.MessageMarker = 0;
 8001844:	2400      	movs	r4, #0
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, data) != HAL_OK) {
 8001846:	483e      	ldr	r0, [pc, #248]	; (8001940 <HAL_FDCAN_RxFifo0Callback+0x250>)
	TxHeader.MessageMarker = 0;
 8001848:	940a      	str	r4, [sp, #40]	; 0x28
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, data) != HAL_OK) {
 800184a:	466a      	mov	r2, sp
 800184c:	a902      	add	r1, sp, #8
	TxHeader.Identifier = id;								// Tx CAN ID
 800184e:	ed8d 7b08 	vstr	d7, [sp, #32]
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, data) != HAL_OK) {
 8001852:	f005 f8f7 	bl	8006a44 <HAL_FDCAN_AddMessageToTxFifoQ>
 8001856:	2800      	cmp	r0, #0
 8001858:	d141      	bne.n	80018de <HAL_FDCAN_RxFifo0Callback+0x1ee>
	while (HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1) != 3) {
 800185a:	4c39      	ldr	r4, [pc, #228]	; (8001940 <HAL_FDCAN_RxFifo0Callback+0x250>)
 800185c:	4620      	mov	r0, r4
 800185e:	f005 f9db 	bl	8006c18 <HAL_FDCAN_GetTxFifoFreeLevel>
 8001862:	2803      	cmp	r0, #3
 8001864:	d1fa      	bne.n	800185c <HAL_FDCAN_RxFifo0Callback+0x16c>
 8001866:	e771      	b.n	800174c <HAL_FDCAN_RxFifo0Callback+0x5c>
				if (RxData[0]) {
 8001868:	f89d 4000 	ldrb.w	r4, [sp]
 800186c:	b364      	cbz	r4, 80018c8 <HAL_FDCAN_RxFifo0Callback+0x1d8>
					if (motor_ready) {
 800186e:	4b37      	ldr	r3, [pc, #220]	; (800194c <HAL_FDCAN_RxFifo0Callback+0x25c>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	f43f af6a 	beq.w	800174c <HAL_FDCAN_RxFifo0Callback+0x5c>
						MC_StartMotor1();
 8001878:	f000 fda2 	bl	80023c0 <MC_StartMotor1>
						HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_SET);
 800187c:	4831      	ldr	r0, [pc, #196]	; (8001944 <HAL_FDCAN_RxFifo0Callback+0x254>)
 800187e:	2201      	movs	r2, #1
 8001880:	2140      	movs	r1, #64	; 0x40
 8001882:	f005 fc15 	bl	80070b0 <HAL_GPIO_WritePin>
						heartbeat = true;
 8001886:	4b37      	ldr	r3, [pc, #220]	; (8001964 <HAL_FDCAN_RxFifo0Callback+0x274>)
						HAL_TIM_Base_Start_IT(&htim2);
 8001888:	482f      	ldr	r0, [pc, #188]	; (8001948 <HAL_FDCAN_RxFifo0Callback+0x258>)
						heartbeat = true;
 800188a:	2201      	movs	r2, #1
 800188c:	701a      	strb	r2, [r3, #0]
						HAL_TIM_Base_Start_IT(&htim2);
 800188e:	f006 fb5b 	bl	8007f48 <HAL_TIM_Base_Start_IT>
 8001892:	e75b      	b.n	800174c <HAL_FDCAN_RxFifo0Callback+0x5c>
		errorID = fault_yet;
 8001894:	4c31      	ldr	r4, [pc, #196]	; (800195c <HAL_FDCAN_RxFifo0Callback+0x26c>)
 8001896:	2303      	movs	r3, #3
 8001898:	7023      	strb	r3, [r4, #0]
	MC_StopMotor1();
 800189a:	f000 fd97 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 800189e:	2200      	movs	r2, #0
 80018a0:	2140      	movs	r1, #64	; 0x40
 80018a2:	4828      	ldr	r0, [pc, #160]	; (8001944 <HAL_FDCAN_RxFifo0Callback+0x254>)
 80018a4:	f005 fc04 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 80018a8:	4827      	ldr	r0, [pc, #156]	; (8001948 <HAL_FDCAN_RxFifo0Callback+0x258>)
 80018aa:	f006 fb87 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80018ae:	482c      	ldr	r0, [pc, #176]	; (8001960 <HAL_FDCAN_RxFifo0Callback+0x270>)
 80018b0:	f006 fb4a 	bl	8007f48 <HAL_TIM_Base_Start_IT>
	motor_ready = false;
 80018b4:	4a25      	ldr	r2, [pc, #148]	; (800194c <HAL_FDCAN_RxFifo0Callback+0x25c>)
	if(errorID == nominal){
 80018b6:	7823      	ldrb	r3, [r4, #0]
	motor_ready = false;
 80018b8:	2100      	movs	r1, #0
 80018ba:	7011      	strb	r1, [r2, #0]
	if(errorID == nominal){
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f47f af45 	bne.w	800174c <HAL_FDCAN_RxFifo0Callback+0x5c>
		errorID = other;
 80018c2:	2304      	movs	r3, #4
 80018c4:	7023      	strb	r3, [r4, #0]
 80018c6:	e741      	b.n	800174c <HAL_FDCAN_RxFifo0Callback+0x5c>
	MC_StopMotor1();
 80018c8:	f000 fd80 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 80018cc:	481d      	ldr	r0, [pc, #116]	; (8001944 <HAL_FDCAN_RxFifo0Callback+0x254>)
 80018ce:	4622      	mov	r2, r4
 80018d0:	2140      	movs	r1, #64	; 0x40
 80018d2:	f005 fbed 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 80018d6:	481c      	ldr	r0, [pc, #112]	; (8001948 <HAL_FDCAN_RxFifo0Callback+0x258>)
 80018d8:	f006 fb70 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
}
 80018dc:	e736      	b.n	800174c <HAL_FDCAN_RxFifo0Callback+0x5c>
	MC_StopMotor1();
 80018de:	f000 fd75 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 80018e2:	4622      	mov	r2, r4
 80018e4:	2140      	movs	r1, #64	; 0x40
 80018e6:	4817      	ldr	r0, [pc, #92]	; (8001944 <HAL_FDCAN_RxFifo0Callback+0x254>)
 80018e8:	f005 fbe2 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 80018ec:	4816      	ldr	r0, [pc, #88]	; (8001948 <HAL_FDCAN_RxFifo0Callback+0x258>)
 80018ee:	f006 fb65 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80018f2:	481b      	ldr	r0, [pc, #108]	; (8001960 <HAL_FDCAN_RxFifo0Callback+0x270>)
 80018f4:	f006 fb28 	bl	8007f48 <HAL_TIM_Base_Start_IT>
	if(errorID == nominal){
 80018f8:	4b18      	ldr	r3, [pc, #96]	; (800195c <HAL_FDCAN_RxFifo0Callback+0x26c>)
	motor_ready = false;
 80018fa:	4914      	ldr	r1, [pc, #80]	; (800194c <HAL_FDCAN_RxFifo0Callback+0x25c>)
	if(errorID == nominal){
 80018fc:	781a      	ldrb	r2, [r3, #0]
	motor_ready = false;
 80018fe:	700c      	strb	r4, [r1, #0]
	if(errorID == nominal){
 8001900:	2a00      	cmp	r2, #0
 8001902:	d1aa      	bne.n	800185a <HAL_FDCAN_RxFifo0Callback+0x16a>
		errorID = other;
 8001904:	2204      	movs	r2, #4
 8001906:	701a      	strb	r2, [r3, #0]
 8001908:	e7a7      	b.n	800185a <HAL_FDCAN_RxFifo0Callback+0x16a>
				refPosition = refPosition * gRatio;
 800190a:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8001968 <HAL_FDCAN_RxFifo0Callback+0x278>
					MC_ProgramPositionCommandMotor1(refPosition, 0);
 800190e:	eddf 0a17 	vldr	s1, [pc, #92]	; 800196c <HAL_FDCAN_RxFifo0Callback+0x27c>
 8001912:	ee28 0a00 	vmul.f32	s0, s16, s0
 8001916:	f000 fd5f 	bl	80023d8 <MC_ProgramPositionCommandMotor1>
 800191a:	e751      	b.n	80017c0 <HAL_FDCAN_RxFifo0Callback+0xd0>
 800191c:	f3af 8000 	nop.w
 8001920:	00000111 	.word	0x00000111
	...
 800192c:	00080000 	.word	0x00080000
 8001930:	00000000 	.word	0x00000000
 8001934:	00100000 	.word	0x00100000
 8001938:	00000000 	.word	0x00000000
 800193c:	00800000 	.word	0x00800000
 8001940:	20000910 	.word	0x20000910
 8001944:	48000800 	.word	0x48000800
 8001948:	20000a74 	.word	0x20000a74
 800194c:	20000bec 	.word	0x20000bec
 8001950:	c016cbe4 	.word	0xc016cbe4
 8001954:	20000be8 	.word	0x20000be8
 8001958:	4016cbe4 	.word	0x4016cbe4
 800195c:	200006c8 	.word	0x200006c8
 8001960:	20000ac0 	.word	0x20000ac0
 8001964:	2000090c 	.word	0x2000090c
 8001968:	42280000 	.word	0x42280000
 800196c:	00000000 	.word	0x00000000

08001970 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (htim == &htim2) {
 8001972:	4b16      	ldr	r3, [pc, #88]	; (80019cc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001974:	4298      	cmp	r0, r3
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001976:	4604      	mov	r4, r0
	if (htim == &htim2) {
 8001978:	d003      	beq.n	8001982 <HAL_TIM_PeriodElapsedCallback+0x12>
	if (htim == &htim3) {
 800197a:	4b15      	ldr	r3, [pc, #84]	; (80019d0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800197c:	4298      	cmp	r0, r3
 800197e:	d006      	beq.n	800198e <HAL_TIM_PeriodElapsedCallback+0x1e>
}
 8001980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (heartbeat == false) {
 8001982:	4d14      	ldr	r5, [pc, #80]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001984:	782e      	ldrb	r6, [r5, #0]
 8001986:	b146      	cbz	r6, 800199a <HAL_TIM_PeriodElapsedCallback+0x2a>
		heartbeat = false;
 8001988:	2300      	movs	r3, #0
 800198a:	702b      	strb	r3, [r5, #0]
}
 800198c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800198e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		HAL_GPIO_TogglePin(GPIOC, STATUS_Pin);
 8001992:	4811      	ldr	r0, [pc, #68]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001994:	2140      	movs	r1, #64	; 0x40
 8001996:	f005 bb91 	b.w	80070bc <HAL_GPIO_TogglePin>
			errorID = CAN_lost;
 800199a:	4f10      	ldr	r7, [pc, #64]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800199c:	2301      	movs	r3, #1
 800199e:	703b      	strb	r3, [r7, #0]
	MC_StopMotor1();
 80019a0:	f000 fd14 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 80019a4:	4632      	mov	r2, r6
 80019a6:	2140      	movs	r1, #64	; 0x40
 80019a8:	480b      	ldr	r0, [pc, #44]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80019aa:	f005 fb81 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 80019ae:	4620      	mov	r0, r4
 80019b0:	f006 fb04 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80019b4:	4806      	ldr	r0, [pc, #24]	; (80019d0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80019b6:	f006 fac7 	bl	8007f48 <HAL_TIM_Base_Start_IT>
	motor_ready = false;
 80019ba:	4a09      	ldr	r2, [pc, #36]	; (80019e0 <HAL_TIM_PeriodElapsedCallback+0x70>)
	if(errorID == nominal){
 80019bc:	783b      	ldrb	r3, [r7, #0]
	motor_ready = false;
 80019be:	7016      	strb	r6, [r2, #0]
	if(errorID == nominal){
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1e1      	bne.n	8001988 <HAL_TIM_PeriodElapsedCallback+0x18>
		errorID = other;
 80019c4:	2304      	movs	r3, #4
 80019c6:	703b      	strb	r3, [r7, #0]
 80019c8:	e7de      	b.n	8001988 <HAL_TIM_PeriodElapsedCallback+0x18>
 80019ca:	bf00      	nop
 80019cc:	20000a74 	.word	0x20000a74
 80019d0:	20000ac0 	.word	0x20000ac0
 80019d4:	2000090c 	.word	0x2000090c
 80019d8:	48000800 	.word	0x48000800
 80019dc:	200006c8 	.word	0x200006c8
 80019e0:	20000bec 	.word	0x20000bec

080019e4 <Error_Handler>:
{
 80019e4:	b508      	push	{r3, lr}
	MC_StopMotor1();
 80019e6:	f000 fcf1 	bl	80023cc <MC_StopMotor1>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2140      	movs	r1, #64	; 0x40
 80019ee:	4809      	ldr	r0, [pc, #36]	; (8001a14 <Error_Handler+0x30>)
 80019f0:	f005 fb5e 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim2);
 80019f4:	4808      	ldr	r0, [pc, #32]	; (8001a18 <Error_Handler+0x34>)
 80019f6:	f006 fae1 	bl	8007fbc <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 80019fa:	4808      	ldr	r0, [pc, #32]	; (8001a1c <Error_Handler+0x38>)
 80019fc:	f006 faa4 	bl	8007f48 <HAL_TIM_Base_Start_IT>
	if(errorID == nominal){
 8001a00:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <Error_Handler+0x3c>)
	motor_ready = false;
 8001a02:	4908      	ldr	r1, [pc, #32]	; (8001a24 <Error_Handler+0x40>)
	if(errorID == nominal){
 8001a04:	781a      	ldrb	r2, [r3, #0]
	motor_ready = false;
 8001a06:	2000      	movs	r0, #0
 8001a08:	7008      	strb	r0, [r1, #0]
	if(errorID == nominal){
 8001a0a:	b90a      	cbnz	r2, 8001a10 <Error_Handler+0x2c>
		errorID = other;
 8001a0c:	2204      	movs	r2, #4
 8001a0e:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END Error_Handler_Debug */
}
 8001a10:	bd08      	pop	{r3, pc}
 8001a12:	bf00      	nop
 8001a14:	48000800 	.word	0x48000800
 8001a18:	20000a74 	.word	0x20000a74
 8001a1c:	20000ac0 	.word	0x20000ac0
 8001a20:	200006c8 	.word	0x200006c8
 8001a24:	20000bec 	.word	0x20000bec

08001a28 <main>:
{
 8001a28:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2a:	2400      	movs	r4, #0
{
 8001a2c:	b0a9      	sub	sp, #164	; 0xa4
  HAL_Init();
 8001a2e:	f003 fd2d 	bl	800548c <HAL_Init>
  SystemClock_Config();
 8001a32:	f7ff fdf1 	bl	8001618 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a36:	e9cd 4419 	strd	r4, r4, [sp, #100]	; 0x64
 8001a3a:	e9cd 441b 	strd	r4, r4, [sp, #108]	; 0x6c
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a3e:	4dbf      	ldr	r5, [pc, #764]	; (8001d3c <main+0x314>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a40:	941d      	str	r4, [sp, #116]	; 0x74
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a42:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
  HAL_GPIO_WritePin(GPIOC, CAN_TERM_Pin|STATUS_Pin, GPIO_PIN_RESET);
 8001a44:	48be      	ldr	r0, [pc, #760]	; (8001d40 <main+0x318>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a46:	f043 0304 	orr.w	r3, r3, #4
 8001a4a:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001a4c:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001a4e:	f003 0304 	and.w	r3, r3, #4
 8001a52:	9302      	str	r3, [sp, #8]
 8001a54:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a56:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001a58:	f043 0320 	orr.w	r3, r3, #32
 8001a5c:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001a5e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001a60:	f003 0320 	and.w	r3, r3, #32
 8001a64:	9303      	str	r3, [sp, #12]
 8001a66:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a68:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001a70:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	9304      	str	r3, [sp, #16]
 8001a78:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001a7c:	f043 0302 	orr.w	r3, r3, #2
 8001a80:	64eb      	str	r3, [r5, #76]	; 0x4c
 8001a82:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8001a84:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOC, CAN_TERM_Pin|STATUS_Pin, GPIO_PIN_RESET);
 8001a88:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a8a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, CAN_TERM_Pin|STATUS_Pin, GPIO_PIN_RESET);
 8001a8c:	f244 0140 	movw	r1, #16448	; 0x4040
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2601      	movs	r6, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a92:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, CAN_TERM_Pin|STATUS_Pin, GPIO_PIN_RESET);
 8001a94:	f005 fb0c 	bl	80070b0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = CAN_TERM_Pin|STATUS_Pin;
 8001a98:	f244 0340 	movw	r3, #16448	; 0x4040
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a9c:	48a8      	ldr	r0, [pc, #672]	; (8001d40 <main+0x318>)
 8001a9e:	a919      	add	r1, sp, #100	; 0x64
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa0:	e9cd 3619 	strd	r3, r6, [sp, #100]	; 0x64
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa4:	e9cd 441b 	strd	r4, r4, [sp, #108]	; 0x6c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa8:	f005 fa08 	bl	8006ebc <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001aac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ab0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001ab4:	48a2      	ldr	r0, [pc, #648]	; (8001d40 <main+0x318>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	941b      	str	r4, [sp, #108]	; 0x6c
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001ab8:	a919      	add	r1, sp, #100	; 0x64
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001aba:	e9cd 2319 	strd	r2, r3, [sp, #100]	; 0x64
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8001abe:	f005 f9fd 	bl	8006ebc <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ac2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001ac6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aca:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
  HAL_GPIO_Init(M1_ENCODER_Z_GPIO_Port, &GPIO_InitStruct);
 8001ace:	489d      	ldr	r0, [pc, #628]	; (8001d44 <main+0x31c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad0:	941b      	str	r4, [sp, #108]	; 0x6c
  HAL_GPIO_Init(M1_ENCODER_Z_GPIO_Port, &GPIO_InitStruct);
 8001ad2:	a919      	add	r1, sp, #100	; 0x64
 8001ad4:	f005 f9f2 	bl	8006ebc <HAL_GPIO_Init>
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001ad8:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001ada:	f043 0304 	orr.w	r3, r3, #4
 8001ade:	64ab      	str	r3, [r5, #72]	; 0x48
 8001ae0:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001ae2:	f003 0304 	and.w	r3, r3, #4
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001aea:	6cab      	ldr	r3, [r5, #72]	; 0x48
 8001aec:	4333      	orrs	r3, r6
 8001aee:	64ab      	str	r3, [r5, #72]	; 0x48
 8001af0:	6cab      	ldr	r3, [r5, #72]	; 0x48
  ADC_MultiModeTypeDef multimode = {0};
 8001af2:	940c      	str	r4, [sp, #48]	; 0x30
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001af4:	4033      	ands	r3, r6
 8001af6:	9301      	str	r3, [sp, #4]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001af8:	223c      	movs	r2, #60	; 0x3c
 8001afa:	4621      	mov	r1, r4
 8001afc:	a819      	add	r0, sp, #100	; 0x64
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001afe:	9b01      	ldr	r3, [sp, #4]
  ADC_MultiModeTypeDef multimode = {0};
 8001b00:	e9cd 440d 	strd	r4, r4, [sp, #52]	; 0x34
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001b04:	f00a fa83 	bl	800c00e <memset>
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b08:	2220      	movs	r2, #32
 8001b0a:	4621      	mov	r1, r4
 8001b0c:	a811      	add	r0, sp, #68	; 0x44
 8001b0e:	f00a fa7e 	bl	800c00e <memset>
  hadc1.Instance = ADC1;
 8001b12:	488d      	ldr	r0, [pc, #564]	; (8001d48 <main+0x320>)
 8001b14:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b18:	6003      	str	r3, [r0, #0]
  hadc1.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001b1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b1e:	60c3      	str	r3, [r0, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b20:	2304      	movs	r3, #4
 8001b22:	6183      	str	r3, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b24:	8384      	strh	r4, [r0, #28]
  hadc1.Init.NbrOfConversion = 2;
 8001b26:	2302      	movs	r3, #2
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b28:	e9c0 4401 	strd	r4, r4, [r0, #4]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b2c:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001b30:	6146      	str	r6, [r0, #20]
  hadc1.Init.GainCompensation = 0;
 8001b32:	6104      	str	r4, [r0, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b34:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b38:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001b3c:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001b3e:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  hadc1.Init.NbrOfConversion = 2;
 8001b42:	6203      	str	r3, [r0, #32]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b44:	f003 fcd6 	bl	80054f4 <HAL_ADC_Init>
 8001b48:	2800      	cmp	r0, #0
 8001b4a:	f040 83a1 	bne.w	8002290 <main+0x868>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001b4e:	2300      	movs	r3, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001b50:	487d      	ldr	r0, [pc, #500]	; (8001d48 <main+0x320>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001b52:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001b54:	a90c      	add	r1, sp, #48	; 0x30
 8001b56:	f004 fb2b 	bl	80061b0 <HAL_ADCEx_MultiModeConfigChannel>
 8001b5a:	2800      	cmp	r0, #0
 8001b5c:	f040 841f 	bne.w	800239e <main+0x976>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001b60:	f8df c224 	ldr.w	ip, [pc, #548]	; 8001d88 <main+0x360>
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001b64:	4878      	ldr	r0, [pc, #480]	; (8001d48 <main+0x320>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001b66:	2209      	movs	r2, #9
 8001b68:	e9cd c219 	strd	ip, r2, [sp, #100]	; 0x64
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001b6c:	f04f 0e01 	mov.w	lr, #1
 8001b70:	227f      	movs	r2, #127	; 0x7f
 8001b72:	e9cd e21b 	strd	lr, r2, [sp, #108]	; 0x6c
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001b76:	2204      	movs	r2, #4
 8001b78:	921d      	str	r2, [sp, #116]	; 0x74
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	9221      	str	r2, [sp, #132]	; 0x84
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001b7e:	2284      	movs	r2, #132	; 0x84
  sConfigInjected.InjectedOffset = 0;
 8001b80:	2300      	movs	r3, #0
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001b82:	9223      	str	r2, [sp, #140]	; 0x8c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001b84:	a919      	add	r1, sp, #100	; 0x64
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001b86:	2280      	movs	r2, #128	; 0x80
  sConfigInjected.InjectedOffset = 0;
 8001b88:	931e      	str	r3, [sp, #120]	; 0x78
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001b8a:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001b8e:	f88d 308a 	strb.w	r3, [sp, #138]	; 0x8a
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001b92:	9224      	str	r2, [sp, #144]	; 0x90
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001b94:	f88d 3094 	strb.w	r3, [sp, #148]	; 0x94
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001b98:	f004 f816 	bl	8005bc8 <HAL_ADCEx_InjectedConfigChannel>
 8001b9c:	2800      	cmp	r0, #0
 8001b9e:	f040 83fb 	bne.w	8002398 <main+0x970>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8001ba2:	4b6a      	ldr	r3, [pc, #424]	; (8001d4c <main+0x324>)
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001ba4:	4868      	ldr	r0, [pc, #416]	; (8001d48 <main+0x320>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001ba6:	f240 120f 	movw	r2, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001baa:	a919      	add	r1, sp, #100	; 0x64
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8001bac:	e9cd 3219 	strd	r3, r2, [sp, #100]	; 0x64
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001bb0:	f004 f80a 	bl	8005bc8 <HAL_ADCEx_InjectedConfigChannel>
 8001bb4:	2800      	cmp	r0, #0
 8001bb6:	f040 83ec 	bne.w	8002392 <main+0x96a>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bba:	4e65      	ldr	r6, [pc, #404]	; (8001d50 <main+0x328>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bbc:	4862      	ldr	r0, [pc, #392]	; (8001d48 <main+0x320>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bbe:	2206      	movs	r2, #6
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8001bc0:	2304      	movs	r3, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bc2:	e9cd 6211 	strd	r6, r2, [sp, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001bc6:	227f      	movs	r2, #127	; 0x7f
 8001bc8:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bcc:	a911      	add	r1, sp, #68	; 0x44
  sConfig.Offset = 0;
 8001bce:	2200      	movs	r2, #0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001bd0:	e9cd 3215 	strd	r3, r2, [sp, #84]	; 0x54
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bd4:	f003 fd92 	bl	80056fc <HAL_ADC_ConfigChannel>
 8001bd8:	2800      	cmp	r0, #0
 8001bda:	f040 83d7 	bne.w	800238c <main+0x964>
  sConfig.Channel = ADC_CHANNEL_5;
 8001bde:	4b5d      	ldr	r3, [pc, #372]	; (8001d54 <main+0x32c>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001be0:	4859      	ldr	r0, [pc, #356]	; (8001d48 <main+0x320>)
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001be2:	220c      	movs	r2, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001be4:	a911      	add	r1, sp, #68	; 0x44
  sConfig.Channel = ADC_CHANNEL_5;
 8001be6:	e9cd 3211 	strd	r3, r2, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bea:	f003 fd87 	bl	80056fc <HAL_ADC_ConfigChannel>
 8001bee:	2800      	cmp	r0, #0
 8001bf0:	f040 83c9 	bne.w	8002386 <main+0x95e>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001bf4:	223c      	movs	r2, #60	; 0x3c
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	a819      	add	r0, sp, #100	; 0x64
 8001bfa:	f00a fa08 	bl	800c00e <memset>
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001bfe:	4c56      	ldr	r4, [pc, #344]	; (8001d58 <main+0x330>)
  hadc2.Instance = ADC2;
 8001c00:	4856      	ldr	r0, [pc, #344]	; (8001d5c <main+0x334>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001c02:	2300      	movs	r3, #0
 8001c04:	e9c0 4300 	strd	r4, r3, [r0]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001c08:	6083      	str	r3, [r0, #8]
  hadc2.Init.GainCompensation = 0;
 8001c0a:	6103      	str	r3, [r0, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001c0c:	8383      	strh	r3, [r0, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001c0e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001c12:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c16:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001c18:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	6143      	str	r3, [r0, #20]
  hadc2.Init.NbrOfConversion = 1;
 8001c20:	6203      	str	r3, [r0, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_LEFT;
 8001c22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c26:	60c3      	str	r3, [r0, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c28:	2304      	movs	r3, #4
 8001c2a:	6183      	str	r3, [r0, #24]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001c2c:	f003 fc62 	bl	80054f4 <HAL_ADC_Init>
 8001c30:	2800      	cmp	r0, #0
 8001c32:	f040 83a5 	bne.w	8002380 <main+0x958>
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001c36:	f8df e150 	ldr.w	lr, [pc, #336]	; 8001d88 <main+0x360>
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001c3a:	4848      	ldr	r0, [pc, #288]	; (8001d5c <main+0x334>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001c3c:	2209      	movs	r2, #9
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001c3e:	2101      	movs	r1, #1
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001c40:	e9cd e219 	strd	lr, r2, [sp, #100]	; 0x64
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001c44:	227f      	movs	r2, #127	; 0x7f
 8001c46:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001c4a:	2204      	movs	r2, #4
 8001c4c:	921d      	str	r2, [sp, #116]	; 0x74
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001c4e:	2202      	movs	r2, #2
 8001c50:	9221      	str	r2, [sp, #132]	; 0x84
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001c52:	2284      	movs	r2, #132	; 0x84
  sConfigInjected.InjectedOffset = 0;
 8001c54:	2300      	movs	r3, #0
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001c56:	9223      	str	r2, [sp, #140]	; 0x8c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001c58:	a919      	add	r1, sp, #100	; 0x64
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001c5a:	2280      	movs	r2, #128	; 0x80
  sConfigInjected.InjectedOffset = 0;
 8001c5c:	931e      	str	r3, [sp, #120]	; 0x78
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001c5e:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001c62:	f88d 308a 	strb.w	r3, [sp, #138]	; 0x8a
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001c66:	9224      	str	r2, [sp, #144]	; 0x90
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001c68:	f88d 3094 	strb.w	r3, [sp, #148]	; 0x94
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001c6c:	f003 ffac 	bl	8005bc8 <HAL_ADCEx_InjectedConfigChannel>
 8001c70:	2800      	cmp	r0, #0
 8001c72:	f040 8382 	bne.w	800237a <main+0x952>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8001c76:	4b3a      	ldr	r3, [pc, #232]	; (8001d60 <main+0x338>)
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001c78:	4838      	ldr	r0, [pc, #224]	; (8001d5c <main+0x334>)
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001c7a:	f240 120f 	movw	r2, #271	; 0x10f
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001c7e:	a919      	add	r1, sp, #100	; 0x64
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VOPAMP3_ADC2;
 8001c80:	e9cd 3219 	strd	r3, r2, [sp, #100]	; 0x64
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001c84:	f003 ffa0 	bl	8005bc8 <HAL_ADCEx_InjectedConfigChannel>
 8001c88:	2800      	cmp	r0, #0
 8001c8a:	f040 8373 	bne.w	8002374 <main+0x94c>
  hcomp1.Instance = COMP1;
 8001c8e:	4835      	ldr	r0, [pc, #212]	; (8001d64 <main+0x33c>)
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8001c90:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 8001d8c <main+0x364>
 8001c94:	2300      	movs	r3, #0
 8001c96:	e9c0 c300 	strd	ip, r3, [r0]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001c9a:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001c9e:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH1;
 8001ca2:	2340      	movs	r3, #64	; 0x40
 8001ca4:	6083      	str	r3, [r0, #8]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8001ca6:	f004 faef 	bl	8006288 <HAL_COMP_Init>
 8001caa:	2800      	cmp	r0, #0
 8001cac:	f040 835f 	bne.w	800236e <main+0x946>
  hcomp2.Instance = COMP2;
 8001cb0:	482d      	ldr	r0, [pc, #180]	; (8001d68 <main+0x340>)
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8001cb2:	4e2e      	ldr	r6, [pc, #184]	; (8001d6c <main+0x344>)
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	e9c0 6300 	strd	r6, r3, [r0]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001cba:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001cbe:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8001cc2:	2340      	movs	r3, #64	; 0x40
 8001cc4:	6083      	str	r3, [r0, #8]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8001cc6:	f004 fadf 	bl	8006288 <HAL_COMP_Init>
 8001cca:	2800      	cmp	r0, #0
 8001ccc:	f040 834c 	bne.w	8002368 <main+0x940>
  hcomp4.Instance = COMP4;
 8001cd0:	4827      	ldr	r0, [pc, #156]	; (8001d70 <main+0x348>)
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8001cd2:	4d28      	ldr	r5, [pc, #160]	; (8001d74 <main+0x34c>)
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	e9c0 5300 	strd	r5, r3, [r0]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001cda:	e9c0 3303 	strd	r3, r3, [r0, #12]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001cde:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8001ce2:	2340      	movs	r3, #64	; 0x40
 8001ce4:	6083      	str	r3, [r0, #8]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8001ce6:	f004 facf 	bl	8006288 <HAL_COMP_Init>
 8001cea:	2800      	cmp	r0, #0
 8001cec:	f040 8339 	bne.w	8002362 <main+0x93a>
  hcordic.Instance = CORDIC;
 8001cf0:	4821      	ldr	r0, [pc, #132]	; (8001d78 <main+0x350>)
 8001cf2:	4b22      	ldr	r3, [pc, #136]	; (8001d7c <main+0x354>)
 8001cf4:	6003      	str	r3, [r0, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001cf6:	f004 fb6f 	bl	80063d8 <HAL_CORDIC_Init>
 8001cfa:	2800      	cmp	r0, #0
 8001cfc:	f040 832e 	bne.w	800235c <main+0x934>
  DAC_ChannelConfTypeDef sConfig = {0};
 8001d00:	2230      	movs	r2, #48	; 0x30
 8001d02:	2100      	movs	r1, #0
 8001d04:	a819      	add	r0, sp, #100	; 0x64
 8001d06:	f00a f982 	bl	800c00e <memset>
  hdac3.Instance = DAC3;
 8001d0a:	481d      	ldr	r0, [pc, #116]	; (8001d80 <main+0x358>)
 8001d0c:	4b1d      	ldr	r3, [pc, #116]	; (8001d84 <main+0x35c>)
 8001d0e:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8001d10:	f004 fbfa 	bl	8006508 <HAL_DAC_Init>
 8001d14:	2800      	cmp	r0, #0
 8001d16:	f040 831e 	bne.w	8002356 <main+0x92e>
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001d1a:	2200      	movs	r2, #0
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001d1c:	2302      	movs	r3, #2
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d1e:	4818      	ldr	r0, [pc, #96]	; (8001d80 <main+0x358>)
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001d20:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d22:	a919      	add	r1, sp, #100	; 0x64
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001d24:	e9cd 221b 	strd	r2, r2, [sp, #108]	; 0x6c
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001d28:	e9cd 231d 	strd	r2, r3, [sp, #116]	; 0x74
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001d2c:	e9cd 321f 	strd	r3, r2, [sp, #124]	; 0x7c
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001d30:	f8ad 2068 	strh.w	r2, [sp, #104]	; 0x68
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d34:	f004 fbfe 	bl	8006534 <HAL_DAC_ConfigChannel>
 8001d38:	e02a      	b.n	8001d90 <main+0x368>
 8001d3a:	bf00      	nop
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	48000800 	.word	0x48000800
 8001d44:	48000400 	.word	0x48000400
 8001d48:	200006cc 	.word	0x200006cc
 8001d4c:	32601000 	.word	0x32601000
 8001d50:	04300002 	.word	0x04300002
 8001d54:	14f00020 	.word	0x14f00020
 8001d58:	50000100 	.word	0x50000100
 8001d5c:	20000738 	.word	0x20000738
 8001d60:	cb8c0000 	.word	0xcb8c0000
 8001d64:	200007a4 	.word	0x200007a4
 8001d68:	200007c8 	.word	0x200007c8
 8001d6c:	40010204 	.word	0x40010204
 8001d70:	200007ec 	.word	0x200007ec
 8001d74:	4001020c 	.word	0x4001020c
 8001d78:	20000810 	.word	0x20000810
 8001d7c:	40020c00 	.word	0x40020c00
 8001d80:	20000838 	.word	0x20000838
 8001d84:	50001000 	.word	0x50001000
 8001d88:	0c900008 	.word	0x0c900008
 8001d8c:	40010200 	.word	0x40010200
 8001d90:	2800      	cmp	r0, #0
 8001d92:	f040 82dd 	bne.w	8002350 <main+0x928>
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001d96:	48c1      	ldr	r0, [pc, #772]	; (800209c <main+0x674>)
 8001d98:	2210      	movs	r2, #16
 8001d9a:	a919      	add	r1, sp, #100	; 0x64
 8001d9c:	f004 fbca 	bl	8006534 <HAL_DAC_ConfigChannel>
 8001da0:	2800      	cmp	r0, #0
 8001da2:	f040 82d2 	bne.w	800234a <main+0x922>
  hopamp1.Instance = OPAMP1;
 8001da6:	48be      	ldr	r0, [pc, #760]	; (80020a0 <main+0x678>)
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8001da8:	4abe      	ldr	r2, [pc, #760]	; (80020a4 <main+0x67c>)
 8001daa:	2300      	movs	r3, #0
 8001dac:	e9c0 2300 	strd	r2, r3, [r0]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001db0:	6103      	str	r3, [r0, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 8001db2:	7503      	strb	r3, [r0, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001db4:	6183      	str	r3, [r0, #24]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001db6:	62c3      	str	r3, [r0, #44]	; 0x2c
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8001db8:	2340      	movs	r3, #64	; 0x40
 8001dba:	6083      	str	r3, [r0, #8]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001dbc:	f44f 3400 	mov.w	r4, #131072	; 0x20000
 8001dc0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001dc4:	e9c0 4309 	strd	r4, r3, [r0, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001dc8:	f005 f982 	bl	80070d0 <HAL_OPAMP_Init>
 8001dcc:	2800      	cmp	r0, #0
 8001dce:	f040 82b9 	bne.w	8002344 <main+0x91c>
  hopamp2.Instance = OPAMP2;
 8001dd2:	48b5      	ldr	r0, [pc, #724]	; (80020a8 <main+0x680>)
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8001dd4:	4eb5      	ldr	r6, [pc, #724]	; (80020ac <main+0x684>)
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	e9c0 6300 	strd	r6, r3, [r0]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001ddc:	6103      	str	r3, [r0, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 8001dde:	7503      	strb	r3, [r0, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001de0:	6183      	str	r3, [r0, #24]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001de2:	62c3      	str	r3, [r0, #44]	; 0x2c
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8001de4:	2340      	movs	r3, #64	; 0x40
 8001de6:	6083      	str	r3, [r0, #8]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001de8:	f44f 3e00 	mov.w	lr, #131072	; 0x20000
 8001dec:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001df0:	e9c0 e309 	strd	lr, r3, [r0, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001df4:	f005 f96c 	bl	80070d0 <HAL_OPAMP_Init>
 8001df8:	2800      	cmp	r0, #0
 8001dfa:	f040 82a0 	bne.w	800233e <main+0x916>
  hopamp3.Instance = OPAMP3;
 8001dfe:	48ac      	ldr	r0, [pc, #688]	; (80020b0 <main+0x688>)
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8001e00:	4cac      	ldr	r4, [pc, #688]	; (80020b4 <main+0x68c>)
 8001e02:	2300      	movs	r3, #0
 8001e04:	e9c0 4300 	strd	r4, r3, [r0]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001e08:	6103      	str	r3, [r0, #16]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001e0a:	6183      	str	r3, [r0, #24]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001e0c:	62c3      	str	r3, [r0, #44]	; 0x2c
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8001e0e:	2340      	movs	r3, #64	; 0x40
 8001e10:	6083      	str	r3, [r0, #8]
  hopamp3.Init.InternalOutput = ENABLE;
 8001e12:	2301      	movs	r3, #1
 8001e14:	7503      	strb	r3, [r0, #20]
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001e16:	f44f 3500 	mov.w	r5, #131072	; 0x20000
 8001e1a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001e1e:	e9c0 5309 	strd	r5, r3, [r0, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8001e22:	f005 f955 	bl	80070d0 <HAL_OPAMP_Init>
 8001e26:	2800      	cmp	r0, #0
 8001e28:	f040 8286 	bne.w	8002338 <main+0x910>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e2c:	2400      	movs	r4, #0
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e2e:	2234      	movs	r2, #52	; 0x34
 8001e30:	4621      	mov	r1, r4
 8001e32:	a819      	add	r0, sp, #100	; 0x64
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e34:	e9cd 440c 	strd	r4, r4, [sp, #48]	; 0x30
 8001e38:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e3c:	e9cd 4411 	strd	r4, r4, [sp, #68]	; 0x44
 8001e40:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
 8001e44:	e9cd 4415 	strd	r4, r4, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e48:	e9cd 4407 	strd	r4, r4, [sp, #28]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001e4c:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e50:	9410      	str	r4, [sp, #64]	; 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e52:	9406      	str	r4, [sp, #24]
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8001e54:	9409      	str	r4, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e56:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e58:	f00a f8d9 	bl	800c00e <memset>
  htim1.Instance = TIM1;
 8001e5c:	4896      	ldr	r0, [pc, #600]	; (80020b8 <main+0x690>)
 8001e5e:	4b97      	ldr	r3, [pc, #604]	; (80020bc <main+0x694>)
 8001e60:	6003      	str	r3, [r0, #0]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8001e62:	2220      	movs	r2, #32
 8001e64:	f44f 53a6 	mov.w	r3, #5312	; 0x14c0
 8001e68:	e9c0 2302 	strd	r2, r3, [r0, #8]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8001e6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e70:	2301      	movs	r3, #1
 8001e72:	e9c0 1304 	strd	r1, r3, [r0, #16]
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8001e76:	6044      	str	r4, [r0, #4]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e78:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e7a:	f005 ffdd 	bl	8007e38 <HAL_TIM_Base_Init>
 8001e7e:	2800      	cmp	r0, #0
 8001e80:	f040 8257 	bne.w	8002332 <main+0x90a>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e84:	488c      	ldr	r0, [pc, #560]	; (80020b8 <main+0x690>)
 8001e86:	f006 f8b3 	bl	8007ff0 <HAL_TIM_PWM_Init>
 8001e8a:	2800      	cmp	r0, #0
 8001e8c:	f040 824e 	bne.w	800232c <main+0x904>
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001e90:	f04f 0c06 	mov.w	ip, #6
 8001e94:	2310      	movs	r3, #16
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001e96:	4888      	ldr	r0, [pc, #544]	; (80020b8 <main+0x690>)
 8001e98:	a90c      	add	r1, sp, #48	; 0x30
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001e9a:	e9cd c30c 	strd	ip, r3, [sp, #48]	; 0x30
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001e9e:	f006 fa9f 	bl	80083e0 <HAL_TIM_SlaveConfigSynchro>
 8001ea2:	2800      	cmp	r0, #0
 8001ea4:	f040 823f 	bne.w	8002326 <main+0x8fe>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001ea8:	2370      	movs	r3, #112	; 0x70
 8001eaa:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001eac:	4882      	ldr	r0, [pc, #520]	; (80020b8 <main+0x690>)
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001eae:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001eb0:	a906      	add	r1, sp, #24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eb2:	e9cd 3307 	strd	r3, r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001eb6:	f006 fd73 	bl	80089a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001eba:	2800      	cmp	r0, #0
 8001ebc:	f040 8230 	bne.w	8002320 <main+0x8f8>
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	2102      	movs	r1, #2
 8001ec4:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001ec8:	487b      	ldr	r0, [pc, #492]	; (80020b8 <main+0x690>)
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8001eca:	2300      	movs	r3, #0
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001ecc:	aa09      	add	r2, sp, #36	; 0x24
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 8001ece:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001ed0:	f006 fdfe 	bl	8008ad0 <HAL_TIMEx_ConfigBreakInput>
 8001ed4:	2800      	cmp	r0, #0
 8001ed6:	f040 8220 	bne.w	800231a <main+0x8f2>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8001eda:	2304      	movs	r3, #4
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001edc:	4876      	ldr	r0, [pc, #472]	; (80020b8 <main+0x690>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP2;
 8001ede:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001ee0:	aa09      	add	r2, sp, #36	; 0x24
 8001ee2:	2102      	movs	r1, #2
 8001ee4:	f006 fdf4 	bl	8008ad0 <HAL_TIMEx_ConfigBreakInput>
 8001ee8:	2800      	cmp	r0, #0
 8001eea:	f040 8213 	bne.w	8002314 <main+0x8ec>
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 8001eee:	2310      	movs	r3, #16
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001ef0:	4871      	ldr	r0, [pc, #452]	; (80020b8 <main+0x690>)
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP4;
 8001ef2:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK2, &sBreakInputConfig) != HAL_OK)
 8001ef4:	aa09      	add	r2, sp, #36	; 0x24
 8001ef6:	2102      	movs	r1, #2
 8001ef8:	f006 fdea 	bl	8008ad0 <HAL_TIMEx_ConfigBreakInput>
 8001efc:	2800      	cmp	r0, #0
 8001efe:	f040 8206 	bne.w	800230e <main+0x8e6>
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8001f02:	2160      	movs	r1, #96	; 0x60
 8001f04:	f44f 6326 	mov.w	r3, #2656	; 0xa60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f08:	2200      	movs	r2, #0
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8001f0a:	e9cd 1311 	strd	r1, r3, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f0e:	486a      	ldr	r0, [pc, #424]	; (80020b8 <main+0x690>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f10:	9217      	str	r2, [sp, #92]	; 0x5c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f12:	a911      	add	r1, sp, #68	; 0x44
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f14:	e9cd 2213 	strd	r2, r2, [sp, #76]	; 0x4c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f18:	e9cd 2215 	strd	r2, r2, [sp, #84]	; 0x54
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f1c:	f006 fc3e 	bl	800879c <HAL_TIM_PWM_ConfigChannel>
 8001f20:	2800      	cmp	r0, #0
 8001f22:	f040 81f1 	bne.w	8002308 <main+0x8e0>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f26:	4864      	ldr	r0, [pc, #400]	; (80020b8 <main+0x690>)
 8001f28:	2204      	movs	r2, #4
 8001f2a:	a911      	add	r1, sp, #68	; 0x44
 8001f2c:	f006 fc36 	bl	800879c <HAL_TIM_PWM_ConfigChannel>
 8001f30:	2800      	cmp	r0, #0
 8001f32:	f040 81e6 	bne.w	8002302 <main+0x8da>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f36:	4860      	ldr	r0, [pc, #384]	; (80020b8 <main+0x690>)
 8001f38:	2208      	movs	r2, #8
 8001f3a:	a911      	add	r1, sp, #68	; 0x44
 8001f3c:	f006 fc2e 	bl	800879c <HAL_TIM_PWM_ConfigChannel>
 8001f40:	2800      	cmp	r0, #0
 8001f42:	f040 81db 	bne.w	80022fc <main+0x8d4>
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8001f46:	2270      	movs	r2, #112	; 0x70
 8001f48:	f241 43bf 	movw	r3, #5311	; 0x14bf
 8001f4c:	e9cd 2311 	strd	r2, r3, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f50:	4859      	ldr	r0, [pc, #356]	; (80020b8 <main+0x690>)
 8001f52:	220c      	movs	r2, #12
 8001f54:	a911      	add	r1, sp, #68	; 0x44
 8001f56:	f006 fc21 	bl	800879c <HAL_TIM_PWM_ConfigChannel>
 8001f5a:	2800      	cmp	r0, #0
 8001f5c:	f040 81cb 	bne.w	80022f6 <main+0x8ce>
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8001f60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f64:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8001f68:	e9cd 4219 	strd	r4, r2, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001f6c:	f44f 7580 	mov.w	r5, #256	; 0x100
 8001f70:	223f      	movs	r2, #63	; 0x3f
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f72:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8001f74:	e9cd 521b 	strd	r5, r2, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f78:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f7c:	e9cd 321d 	strd	r3, r2, [sp, #116]	; 0x74
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 8001f80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001f84:	9221      	str	r2, [sp, #132]	; 0x84
  sBreakDeadTimeConfig.Break2Filter = 3;
 8001f86:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8001f8a:	2203      	movs	r2, #3
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f8c:	484a      	ldr	r0, [pc, #296]	; (80020b8 <main+0x690>)
 8001f8e:	a919      	add	r1, sp, #100	; 0x64
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001f90:	e9cd 331f 	strd	r3, r3, [sp, #124]	; 0x7c
  sBreakDeadTimeConfig.Break2Filter = 3;
 8001f94:	e9cd 6222 	strd	r6, r2, [sp, #136]	; 0x88
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f98:	e9cd 3324 	strd	r3, r3, [sp, #144]	; 0x90
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f9c:	f006 fd4a 	bl	8008a34 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fa0:	2800      	cmp	r0, #0
 8001fa2:	f040 81a5 	bne.w	80022f0 <main+0x8c8>
  HAL_TIM_MspPostInit(&htim1);
 8001fa6:	4844      	ldr	r0, [pc, #272]	; (80020b8 <main+0x690>)
 8001fa8:	f002 ff52 	bl	8004e50 <HAL_TIM_MspPostInit>
  htim4.Instance = TIM4;
 8001fac:	4844      	ldr	r0, [pc, #272]	; (80020c0 <main+0x698>)
 8001fae:	4a45      	ldr	r2, [pc, #276]	; (80020c4 <main+0x69c>)
 8001fb0:	6002      	str	r2, [r0, #0]
  htim4.Init.Period = M1_PULSE_NBR;
 8001fb2:	f240 128f 	movw	r2, #399	; 0x18f
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001fb6:	2300      	movs	r3, #0
  htim4.Init.Period = M1_PULSE_NBR;
 8001fb8:	60c2      	str	r2, [r0, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fba:	2203      	movs	r2, #3
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fbc:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc0:	e9c0 3301 	strd	r3, r3, [r0, #4]
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001fc4:	931a      	str	r3, [sp, #104]	; 0x68
 8001fc6:	931c      	str	r3, [sp, #112]	; 0x70
 8001fc8:	931e      	str	r3, [sp, #120]	; 0x78
 8001fca:	9320      	str	r3, [sp, #128]	; 0x80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fcc:	9313      	str	r3, [sp, #76]	; 0x4c
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fce:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd0:	6183      	str	r3, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fd2:	9219      	str	r2, [sp, #100]	; 0x64
  sConfig.IC1Filter = M1_ENC_IC_FILTER;
 8001fd4:	230c      	movs	r3, #12
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fd6:	2201      	movs	r2, #1
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001fd8:	a919      	add	r1, sp, #100	; 0x64
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fda:	921b      	str	r2, [sp, #108]	; 0x6c
  sConfig.IC1Filter = M1_ENC_IC_FILTER;
 8001fdc:	931d      	str	r3, [sp, #116]	; 0x74
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fde:	921f      	str	r2, [sp, #124]	; 0x7c
  sConfig.IC2Filter = M1_ENC_IC_FILTER;
 8001fe0:	9321      	str	r3, [sp, #132]	; 0x84
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001fe2:	f006 f88d 	bl	8008100 <HAL_TIM_Encoder_Init>
 8001fe6:	2800      	cmp	r0, #0
 8001fe8:	f040 817f 	bne.w	80022ea <main+0x8c2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fec:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001fee:	4834      	ldr	r0, [pc, #208]	; (80020c0 <main+0x698>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ff0:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ff2:	a911      	add	r1, sp, #68	; 0x44
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff4:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ff6:	f006 fcd3 	bl	80089a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ffa:	2800      	cmp	r0, #0
 8001ffc:	f040 8172 	bne.w	80022e4 <main+0x8bc>
  huart2.Instance = USART2;
 8002000:	4831      	ldr	r0, [pc, #196]	; (80020c8 <main+0x6a0>)
  huart2.Init.BaudRate = 115200;
 8002002:	4932      	ldr	r1, [pc, #200]	; (80020cc <main+0x6a4>)
 8002004:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002008:	2300      	movs	r3, #0
  huart2.Init.BaudRate = 115200;
 800200a:	e9c0 1200 	strd	r1, r2, [r0]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800200e:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002010:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002014:	e9c0 3204 	strd	r3, r2, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002018:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800201c:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002020:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002022:	f006 fffd 	bl	8009020 <HAL_UART_Init>
 8002026:	2800      	cmp	r0, #0
 8002028:	f040 8159 	bne.w	80022de <main+0x8b6>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800202c:	4826      	ldr	r0, [pc, #152]	; (80020c8 <main+0x6a0>)
 800202e:	2100      	movs	r1, #0
 8002030:	f007 f880 	bl	8009134 <HAL_UARTEx_SetTxFifoThreshold>
 8002034:	2800      	cmp	r0, #0
 8002036:	f040 814f 	bne.w	80022d8 <main+0x8b0>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800203a:	4823      	ldr	r0, [pc, #140]	; (80020c8 <main+0x6a0>)
 800203c:	2100      	movs	r1, #0
 800203e:	f007 f8bb 	bl	80091b8 <HAL_UARTEx_SetRxFifoThreshold>
 8002042:	2800      	cmp	r0, #0
 8002044:	f040 8145 	bne.w	80022d2 <main+0x8aa>
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002048:	481f      	ldr	r0, [pc, #124]	; (80020c8 <main+0x6a0>)
 800204a:	f007 f855 	bl	80090f8 <HAL_UARTEx_DisableFifoMode>
 800204e:	2800      	cmp	r0, #0
 8002050:	f040 813c 	bne.w	80022cc <main+0x8a4>
  MX_MotorControl_Init();
 8002054:	f001 f8b0 	bl	80031b8 <MX_MotorControl_Init>
  hfdcan1.Instance = FDCAN1;
 8002058:	481d      	ldr	r0, [pc, #116]	; (80020d0 <main+0x6a8>)
 800205a:	491e      	ldr	r1, [pc, #120]	; (80020d4 <main+0x6ac>)
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800205c:	2300      	movs	r3, #0
 800205e:	e9c0 1300 	strd	r1, r3, [r0]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002062:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002066:	e9c0 330d 	strd	r3, r3, [r0, #52]	; 0x34
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800206a:	8203      	strh	r3, [r0, #16]
  hfdcan1.Init.ProtocolException = DISABLE;
 800206c:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800206e:	63c3      	str	r3, [r0, #60]	; 0x3c
  hfdcan1.Init.NominalSyncJumpWidth = 4;
 8002070:	2304      	movs	r3, #4
  hfdcan1.Init.NominalPrescaler = 10;
 8002072:	220a      	movs	r2, #10
  hfdcan1.Init.NominalSyncJumpWidth = 4;
 8002074:	6183      	str	r3, [r0, #24]
  hfdcan1.Init.NominalTimeSeg2 = 4;
 8002076:	6203      	str	r3, [r0, #32]
  hfdcan1.Init.DataSyncJumpWidth = 4;
 8002078:	6283      	str	r3, [r0, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg2 = 4;
 800207a:	6303      	str	r3, [r0, #48]	; 0x30
  hfdcan1.Init.NominalTimeSeg1 = 12;
 800207c:	230c      	movs	r3, #12
  hfdcan1.Init.NominalPrescaler = 10;
 800207e:	6142      	str	r2, [r0, #20]
  hfdcan1.Init.DataPrescaler = 10;
 8002080:	6242      	str	r2, [r0, #36]	; 0x24
  hfdcan1.Init.NominalTimeSeg1 = 12;
 8002082:	61c3      	str	r3, [r0, #28]
  hfdcan1.Init.DataTimeSeg1 = 12;
 8002084:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002086:	f004 fbd7 	bl	8006838 <HAL_FDCAN_Init>
 800208a:	2800      	cmp	r0, #0
 800208c:	f040 811b 	bne.w	80022c6 <main+0x89e>
  htim2.Instance = TIM2;
 8002090:	4811      	ldr	r0, [pc, #68]	; (80020d8 <main+0x6b0>)
 8002092:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002096:	6002      	str	r2, [r0, #0]
 8002098:	e020      	b.n	80020dc <main+0x6b4>
 800209a:	bf00      	nop
 800209c:	20000838 	.word	0x20000838
 80020a0:	20000974 	.word	0x20000974
 80020a4:	40010300 	.word	0x40010300
 80020a8:	200009b0 	.word	0x200009b0
 80020ac:	40010304 	.word	0x40010304
 80020b0:	200009ec 	.word	0x200009ec
 80020b4:	40010308 	.word	0x40010308
 80020b8:	20000a28 	.word	0x20000a28
 80020bc:	40012c00 	.word	0x40012c00
 80020c0:	20000b0c 	.word	0x20000b0c
 80020c4:	40000800 	.word	0x40000800
 80020c8:	20000b58 	.word	0x20000b58
 80020cc:	40004400 	.word	0x40004400
 80020d0:	20000910 	.word	0x20000910
 80020d4:	40006400 	.word	0x40006400
 80020d8:	20000a74 	.word	0x20000a74
  htim2.Init.Prescaler = 1700-1;
 80020dc:	f240 62a3 	movw	r2, #1699	; 0x6a3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020e0:	2300      	movs	r3, #0
  htim2.Init.Prescaler = 1700-1;
 80020e2:	6042      	str	r2, [r0, #4]
  htim2.Init.Period = 9999;
 80020e4:	f242 720f 	movw	r2, #9999	; 0x270f
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020e8:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 80020ec:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f0:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  htim2.Init.Period = 9999;
 80020f4:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f8:	9313      	str	r3, [sp, #76]	; 0x4c
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020fa:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020fc:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020fe:	f005 fe9b 	bl	8007e38 <HAL_TIM_Base_Init>
 8002102:	2800      	cmp	r0, #0
 8002104:	f040 80dc 	bne.w	80022c0 <main+0x898>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002108:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800210c:	48a6      	ldr	r0, [pc, #664]	; (80023a8 <main+0x980>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800210e:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002110:	a919      	add	r1, sp, #100	; 0x64
 8002112:	f006 f893 	bl	800823c <HAL_TIM_ConfigClockSource>
 8002116:	2800      	cmp	r0, #0
 8002118:	f040 80cf 	bne.w	80022ba <main+0x892>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800211c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800211e:	48a2      	ldr	r0, [pc, #648]	; (80023a8 <main+0x980>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002120:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002122:	a911      	add	r1, sp, #68	; 0x44
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002124:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002126:	f006 fc3b 	bl	80089a0 <HAL_TIMEx_MasterConfigSynchronization>
 800212a:	2800      	cmp	r0, #0
 800212c:	f040 80c2 	bne.w	80022b4 <main+0x88c>
  htim3.Instance = TIM3;
 8002130:	489e      	ldr	r0, [pc, #632]	; (80023ac <main+0x984>)
 8002132:	4a9f      	ldr	r2, [pc, #636]	; (80023b0 <main+0x988>)
 8002134:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 1700-1;
 8002136:	f240 62a3 	movw	r2, #1699	; 0x6a3
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800213a:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 1700-1;
 800213c:	6042      	str	r2, [r0, #4]
  htim3.Init.Period = 9999;
 800213e:	f242 720f 	movw	r2, #9999	; 0x270f
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002142:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 8002146:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800214a:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
  htim3.Init.Period = 9999;
 800214e:	e9c0 3202 	strd	r3, r2, [r0, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002152:	9313      	str	r3, [sp, #76]	; 0x4c
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002154:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002156:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002158:	f005 fe6e 	bl	8007e38 <HAL_TIM_Base_Init>
 800215c:	2800      	cmp	r0, #0
 800215e:	f040 80a6 	bne.w	80022ae <main+0x886>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002162:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002166:	4891      	ldr	r0, [pc, #580]	; (80023ac <main+0x984>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002168:	9319      	str	r3, [sp, #100]	; 0x64
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800216a:	a919      	add	r1, sp, #100	; 0x64
 800216c:	f006 f866 	bl	800823c <HAL_TIM_ConfigClockSource>
 8002170:	2800      	cmp	r0, #0
 8002172:	f040 8099 	bne.w	80022a8 <main+0x880>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002176:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002178:	488c      	ldr	r0, [pc, #560]	; (80023ac <main+0x984>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800217a:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800217c:	a911      	add	r1, sp, #68	; 0x44
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800217e:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002180:	f006 fc0e 	bl	80089a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002184:	2800      	cmp	r0, #0
 8002186:	f040 808c 	bne.w	80022a2 <main+0x87a>
  HAL_NVIC_SetPriority(USART2_IRQn, 3, 1);
 800218a:	2201      	movs	r2, #1
 800218c:	2103      	movs	r1, #3
 800218e:	2026      	movs	r0, #38	; 0x26
 8002190:	f004 f94e 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002194:	2026      	movs	r0, #38	; 0x26
 8002196:	f004 f989 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 800219a:	2200      	movs	r2, #0
 800219c:	2103      	movs	r1, #3
 800219e:	200b      	movs	r0, #11
 80021a0:	f004 f946 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80021a4:	200b      	movs	r0, #11
 80021a6:	f004 f981 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 4, 1);
 80021aa:	2201      	movs	r2, #1
 80021ac:	2104      	movs	r1, #4
 80021ae:	2018      	movs	r0, #24
 80021b0:	f004 f93e 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 80021b4:	2018      	movs	r0, #24
 80021b6:	f004 f979 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	4611      	mov	r1, r2
 80021be:	2019      	movs	r0, #25
 80021c0:	f004 f936 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021c4:	2019      	movs	r0, #25
 80021c6:	f004 f971 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 80021ca:	2200      	movs	r2, #0
 80021cc:	2102      	movs	r1, #2
 80021ce:	2012      	movs	r0, #18
 80021d0:	f004 f92e 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80021d4:	2012      	movs	r0, #18
 80021d6:	f004 f969 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 6, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	2106      	movs	r1, #6
 80021de:	201c      	movs	r0, #28
 80021e0:	f004 f926 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021e4:	201c      	movs	r0, #28
 80021e6:	f004 f961 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 80021ea:	2200      	movs	r2, #0
 80021ec:	2103      	movs	r1, #3
 80021ee:	2017      	movs	r0, #23
 80021f0:	f004 f91e 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80021f4:	2017      	movs	r0, #23
 80021f6:	f004 f959 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 3, 0);
 80021fa:	2200      	movs	r2, #0
 80021fc:	2103      	movs	r1, #3
 80021fe:	2028      	movs	r0, #40	; 0x28
 8002200:	f004 f916 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002204:	2028      	movs	r0, #40	; 0x28
 8002206:	f004 f951 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 800220a:	2200      	movs	r2, #0
 800220c:	2105      	movs	r1, #5
 800220e:	2016      	movs	r0, #22
 8002210:	f004 f90e 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8002214:	2016      	movs	r0, #22
 8002216:	f004 f949 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 800221a:	2200      	movs	r2, #0
 800221c:	2105      	movs	r1, #5
 800221e:	2015      	movs	r0, #21
 8002220:	f004 f906 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8002224:	2015      	movs	r0, #21
 8002226:	f004 f941 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM3_IRQn, 7, 0);
 800222a:	2200      	movs	r2, #0
 800222c:	2107      	movs	r1, #7
 800222e:	201d      	movs	r0, #29
 8002230:	f004 f8fe 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002234:	201d      	movs	r0, #29
 8002236:	f004 f939 	bl	80064ac <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	2103      	movs	r1, #3
 800223e:	201e      	movs	r0, #30
 8002240:	f004 f8f6 	bl	8006430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002244:	201e      	movs	r0, #30
 8002246:	f004 f931 	bl	80064ac <HAL_NVIC_EnableIRQ>
	HAL_GPIO_WritePin(GPIOC, CAN_TERM_Pin, GPIO_PIN_SET);
 800224a:	485a      	ldr	r0, [pc, #360]	; (80023b4 <main+0x98c>)
 800224c:	2201      	movs	r2, #1
 800224e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002252:	f004 ff2d 	bl	80070b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, STATUS_Pin, GPIO_PIN_RESET);
 8002256:	4857      	ldr	r0, [pc, #348]	; (80023b4 <main+0x98c>)
 8002258:	2200      	movs	r2, #0
 800225a:	2140      	movs	r1, #64	; 0x40
 800225c:	f004 ff28 	bl	80070b0 <HAL_GPIO_WritePin>
	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8002260:	4855      	ldr	r0, [pc, #340]	; (80023b8 <main+0x990>)
 8002262:	f004 fbd7 	bl	8006a14 <HAL_FDCAN_Start>
 8002266:	b9c8      	cbnz	r0, 800229c <main+0x874>
	if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE,
 8002268:	4853      	ldr	r0, [pc, #332]	; (80023b8 <main+0x990>)
 800226a:	2200      	movs	r2, #0
 800226c:	2101      	movs	r1, #1
 800226e:	f004 fcd9 	bl	8006c24 <HAL_FDCAN_ActivateNotification>
 8002272:	b980      	cbnz	r0, 8002296 <main+0x86e>
	PID_SetKP(&PID_PosParamsM1, 500);
 8002274:	4851      	ldr	r0, [pc, #324]	; (80023bc <main+0x994>)
 8002276:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800227a:	f007 fc49 	bl	8009b10 <PID_SetKP>
	PID_SetKI(&PID_PosParamsM1, 20);
 800227e:	484f      	ldr	r0, [pc, #316]	; (80023bc <main+0x994>)
 8002280:	2114      	movs	r1, #20
 8002282:	f007 fc47 	bl	8009b14 <PID_SetKI>
	PID_SetKD(&PID_PosParamsM1, 100);
 8002286:	484d      	ldr	r0, [pc, #308]	; (80023bc <main+0x994>)
 8002288:	2164      	movs	r1, #100	; 0x64
 800228a:	f007 fc71 	bl	8009b70 <PID_SetKD>
	while (1) {
 800228e:	e7fe      	b.n	800228e <main+0x866>
    Error_Handler();
 8002290:	f7ff fba8 	bl	80019e4 <Error_Handler>
 8002294:	e45b      	b.n	8001b4e <main+0x126>
		Error_Handler();
 8002296:	f7ff fba5 	bl	80019e4 <Error_Handler>
 800229a:	e7eb      	b.n	8002274 <main+0x84c>
		Error_Handler();
 800229c:	f7ff fba2 	bl	80019e4 <Error_Handler>
 80022a0:	e7e2      	b.n	8002268 <main+0x840>
    Error_Handler();
 80022a2:	f7ff fb9f 	bl	80019e4 <Error_Handler>
 80022a6:	e770      	b.n	800218a <main+0x762>
    Error_Handler();
 80022a8:	f7ff fb9c 	bl	80019e4 <Error_Handler>
 80022ac:	e763      	b.n	8002176 <main+0x74e>
    Error_Handler();
 80022ae:	f7ff fb99 	bl	80019e4 <Error_Handler>
 80022b2:	e756      	b.n	8002162 <main+0x73a>
    Error_Handler();
 80022b4:	f7ff fb96 	bl	80019e4 <Error_Handler>
 80022b8:	e73a      	b.n	8002130 <main+0x708>
    Error_Handler();
 80022ba:	f7ff fb93 	bl	80019e4 <Error_Handler>
 80022be:	e72d      	b.n	800211c <main+0x6f4>
    Error_Handler();
 80022c0:	f7ff fb90 	bl	80019e4 <Error_Handler>
 80022c4:	e720      	b.n	8002108 <main+0x6e0>
    Error_Handler();
 80022c6:	f7ff fb8d 	bl	80019e4 <Error_Handler>
 80022ca:	e6e1      	b.n	8002090 <main+0x668>
    Error_Handler();
 80022cc:	f7ff fb8a 	bl	80019e4 <Error_Handler>
 80022d0:	e6c0      	b.n	8002054 <main+0x62c>
    Error_Handler();
 80022d2:	f7ff fb87 	bl	80019e4 <Error_Handler>
 80022d6:	e6b7      	b.n	8002048 <main+0x620>
    Error_Handler();
 80022d8:	f7ff fb84 	bl	80019e4 <Error_Handler>
 80022dc:	e6ad      	b.n	800203a <main+0x612>
    Error_Handler();
 80022de:	f7ff fb81 	bl	80019e4 <Error_Handler>
 80022e2:	e6a3      	b.n	800202c <main+0x604>
    Error_Handler();
 80022e4:	f7ff fb7e 	bl	80019e4 <Error_Handler>
 80022e8:	e68a      	b.n	8002000 <main+0x5d8>
    Error_Handler();
 80022ea:	f7ff fb7b 	bl	80019e4 <Error_Handler>
 80022ee:	e67d      	b.n	8001fec <main+0x5c4>
    Error_Handler();
 80022f0:	f7ff fb78 	bl	80019e4 <Error_Handler>
 80022f4:	e657      	b.n	8001fa6 <main+0x57e>
    Error_Handler();
 80022f6:	f7ff fb75 	bl	80019e4 <Error_Handler>
 80022fa:	e631      	b.n	8001f60 <main+0x538>
    Error_Handler();
 80022fc:	f7ff fb72 	bl	80019e4 <Error_Handler>
 8002300:	e621      	b.n	8001f46 <main+0x51e>
    Error_Handler();
 8002302:	f7ff fb6f 	bl	80019e4 <Error_Handler>
 8002306:	e616      	b.n	8001f36 <main+0x50e>
    Error_Handler();
 8002308:	f7ff fb6c 	bl	80019e4 <Error_Handler>
 800230c:	e60b      	b.n	8001f26 <main+0x4fe>
    Error_Handler();
 800230e:	f7ff fb69 	bl	80019e4 <Error_Handler>
 8002312:	e5f6      	b.n	8001f02 <main+0x4da>
    Error_Handler();
 8002314:	f7ff fb66 	bl	80019e4 <Error_Handler>
 8002318:	e5e9      	b.n	8001eee <main+0x4c6>
    Error_Handler();
 800231a:	f7ff fb63 	bl	80019e4 <Error_Handler>
 800231e:	e5dc      	b.n	8001eda <main+0x4b2>
    Error_Handler();
 8002320:	f7ff fb60 	bl	80019e4 <Error_Handler>
 8002324:	e5cc      	b.n	8001ec0 <main+0x498>
    Error_Handler();
 8002326:	f7ff fb5d 	bl	80019e4 <Error_Handler>
 800232a:	e5bd      	b.n	8001ea8 <main+0x480>
    Error_Handler();
 800232c:	f7ff fb5a 	bl	80019e4 <Error_Handler>
 8002330:	e5ae      	b.n	8001e90 <main+0x468>
    Error_Handler();
 8002332:	f7ff fb57 	bl	80019e4 <Error_Handler>
 8002336:	e5a5      	b.n	8001e84 <main+0x45c>
    Error_Handler();
 8002338:	f7ff fb54 	bl	80019e4 <Error_Handler>
 800233c:	e576      	b.n	8001e2c <main+0x404>
    Error_Handler();
 800233e:	f7ff fb51 	bl	80019e4 <Error_Handler>
 8002342:	e55c      	b.n	8001dfe <main+0x3d6>
    Error_Handler();
 8002344:	f7ff fb4e 	bl	80019e4 <Error_Handler>
 8002348:	e543      	b.n	8001dd2 <main+0x3aa>
    Error_Handler();
 800234a:	f7ff fb4b 	bl	80019e4 <Error_Handler>
 800234e:	e52a      	b.n	8001da6 <main+0x37e>
    Error_Handler();
 8002350:	f7ff fb48 	bl	80019e4 <Error_Handler>
 8002354:	e51f      	b.n	8001d96 <main+0x36e>
    Error_Handler();
 8002356:	f7ff fb45 	bl	80019e4 <Error_Handler>
 800235a:	e4de      	b.n	8001d1a <main+0x2f2>
    Error_Handler();
 800235c:	f7ff fb42 	bl	80019e4 <Error_Handler>
 8002360:	e4ce      	b.n	8001d00 <main+0x2d8>
    Error_Handler();
 8002362:	f7ff fb3f 	bl	80019e4 <Error_Handler>
 8002366:	e4c3      	b.n	8001cf0 <main+0x2c8>
    Error_Handler();
 8002368:	f7ff fb3c 	bl	80019e4 <Error_Handler>
 800236c:	e4b0      	b.n	8001cd0 <main+0x2a8>
    Error_Handler();
 800236e:	f7ff fb39 	bl	80019e4 <Error_Handler>
 8002372:	e49d      	b.n	8001cb0 <main+0x288>
    Error_Handler();
 8002374:	f7ff fb36 	bl	80019e4 <Error_Handler>
 8002378:	e489      	b.n	8001c8e <main+0x266>
    Error_Handler();
 800237a:	f7ff fb33 	bl	80019e4 <Error_Handler>
 800237e:	e47a      	b.n	8001c76 <main+0x24e>
    Error_Handler();
 8002380:	f7ff fb30 	bl	80019e4 <Error_Handler>
 8002384:	e457      	b.n	8001c36 <main+0x20e>
    Error_Handler();
 8002386:	f7ff fb2d 	bl	80019e4 <Error_Handler>
 800238a:	e433      	b.n	8001bf4 <main+0x1cc>
    Error_Handler();
 800238c:	f7ff fb2a 	bl	80019e4 <Error_Handler>
 8002390:	e425      	b.n	8001bde <main+0x1b6>
    Error_Handler();
 8002392:	f7ff fb27 	bl	80019e4 <Error_Handler>
 8002396:	e410      	b.n	8001bba <main+0x192>
    Error_Handler();
 8002398:	f7ff fb24 	bl	80019e4 <Error_Handler>
 800239c:	e401      	b.n	8001ba2 <main+0x17a>
    Error_Handler();
 800239e:	f7ff fb21 	bl	80019e4 <Error_Handler>
 80023a2:	f7ff bbdd 	b.w	8001b60 <main+0x138>
 80023a6:	bf00      	nop
 80023a8:	20000a74 	.word	0x20000a74
 80023ac:	20000ac0 	.word	0x20000ac0
 80023b0:	40000400 	.word	0x40000400
 80023b4:	48000800 	.word	0x48000800
 80023b8:	20000910 	.word	0x20000910
 80023bc:	200001fc 	.word	0x200001fc

080023c0 <MC_StartMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
	return MCI_StartMotor( pMCI[M1] );
 80023c0:	4b01      	ldr	r3, [pc, #4]	; (80023c8 <MC_StartMotor1+0x8>)
 80023c2:	6818      	ldr	r0, [r3, #0]
 80023c4:	f000 b8dc 	b.w	8002580 <MCI_StartMotor>
 80023c8:	20001de4 	.word	0x20001de4

080023cc <MC_StopMotor1>:
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
	return MCI_StopMotor( pMCI[M1] );
 80023cc:	4b01      	ldr	r3, [pc, #4]	; (80023d4 <MC_StopMotor1+0x8>)
 80023ce:	6818      	ldr	r0, [r3, #0]
 80023d0:	f000 b8ec 	b.w	80025ac <MCI_StopMotor>
 80023d4:	20001de4 	.word	0x20001de4

080023d8 <MC_ProgramPositionCommandMotor1>:
  * @param  fDuration Duration of the movement expressed in seconds.
  *         It is possible to set 0 to perform an instantaneous angular change (follow mode).
  */
__weak void MC_ProgramPositionCommandMotor1( float fTargetPosition, float fDuration )
{
	MCI_ExecPositionCommand( pMCI[M1], fTargetPosition, fDuration );
 80023d8:	4b01      	ldr	r3, [pc, #4]	; (80023e0 <MC_ProgramPositionCommandMotor1+0x8>)
 80023da:	6818      	ldr	r0, [r3, #0]
 80023dc:	f000 b848 	b.w	8002470 <MCI_ExecPositionCommand>
 80023e0:	20001de4 	.word	0x20001de4

080023e4 <MC_AcknowledgeFaultMotor1>:
 * the function is called, nothing is done and false is returned. Otherwise, true is
 * returned.
 */
__weak bool MC_AcknowledgeFaultMotor1( void )
{
	return MCI_FaultAcknowledged( pMCI[M1] );
 80023e4:	4b01      	ldr	r3, [pc, #4]	; (80023ec <MC_AcknowledgeFaultMotor1+0x8>)
 80023e6:	6818      	ldr	r0, [r3, #0]
 80023e8:	f000 b900 	b.w	80025ec <MCI_FaultAcknowledged>
 80023ec:	20001de4 	.word	0x20001de4

080023f0 <MC_GetCurrentFaultsMotor1>:
 * See @ref fault_codes "Motor Control Faults" for a list of
 * of all possible faults codes.
 */
__weak uint16_t MC_GetCurrentFaultsMotor1(void)
{
	return MCI_GetCurrentFaults( pMCI[M1] );
 80023f0:	4b01      	ldr	r3, [pc, #4]	; (80023f8 <MC_GetCurrentFaultsMotor1+0x8>)
 80023f2:	6818      	ldr	r0, [r3, #0]
 80023f4:	f000 b8c2 	b.w	800257c <MCI_GetCurrentFaults>
 80023f8:	20001de4 	.word	0x20001de4

080023fc <MC_GetSTMStateMotor1>:
/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t  MC_GetSTMStateMotor1(void)
{
	return MCI_GetSTMState( pMCI[M1] );
 80023fc:	4b01      	ldr	r3, [pc, #4]	; (8002404 <MC_GetSTMStateMotor1+0x8>)
 80023fe:	6818      	ldr	r0, [r3, #0]
 8002400:	f000 b8b4 	b.w	800256c <MCI_GetSTMState>
 8002404:	20001de4 	.word	0x20001de4

08002408 <MC_ProfilerCommand>:
 * @brief Not implemented MC_Profiler function.
 *  */
__weak uint8_t MC_ProfilerCommand (uint16_t rxLength, uint8_t *rxBuffer, int16_t txSyncFreeSpace, uint16_t *txLength, uint8_t *txBuffer)
{
  return MCP_CMD_UNKNOWN;
}
 8002408:	2002      	movs	r0, #2
 800240a:	4770      	bx	lr

0800240c <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop

08002410 <MC_APP_PostMediumFrequencyHook_M1>:
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop

08002414 <MCI_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pSTC = pSTC;
 8002414:	6001      	str	r1, [r0, #0]
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPosCtrl = pPosCtrl;
 8002416:	60c3      	str	r3, [r0, #12]
    pHandle->pPWM = pPWMHandle;

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8002418:	2100      	movs	r1, #0
    pHandle->pPWM = pPWMHandle;
 800241a:	9b00      	ldr	r3, [sp, #0]
    pHandle->pFOCVars = pFOCVars;
 800241c:	6042      	str	r2, [r0, #4]
    pHandle->pPWM = pPWMHandle;
 800241e:	6083      	str	r3, [r0, #8]
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8002420:	7401      	strb	r1, [r0, #16]
    pHandle->hFinalSpeed = 0;
 8002422:	f8c0 1012 	str.w	r1, [r0, #18]
    pHandle->hFinalTorque = 0;
    pHandle->hDurationms = 0;
 8002426:	8341      	strh	r1, [r0, #26]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 8002428:	f880 1022 	strb.w	r1, [r0, #34]	; 0x22
    pHandle->DirectCommand = MCI_NO_COMMAND;
 800242c:	8381      	strh	r1, [r0, #28]
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
 800242e:	f8c0 101e 	str.w	r1, [r0, #30]
    pHandle->PastFaults = MC_NO_FAULTS;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8002432:	4770      	bx	lr

08002434 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8002434:	f04f 0c01 	mov.w	ip, #1
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8002438:	f240 3301 	movw	r3, #769	; 0x301
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 800243c:	f880 c010 	strb.w	ip, [r0, #16]
    pHandle->hFinalSpeed = hFinalSpeed;
 8002440:	8241      	strh	r1, [r0, #18]
    pHandle->hDurationms = hDurationms;
 8002442:	8342      	strh	r2, [r0, #26]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8002444:	8443      	strh	r3, [r0, #34]	; 0x22
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8002446:	4770      	bx	lr

08002448 <MCI_ExecTorqueRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8002448:	f04f 0c02 	mov.w	ip, #2
    pHandle->hFinalTorque = hFinalTorque;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800244c:	f240 4301 	movw	r3, #1025	; 0x401
    pHandle->lastCommand = MCI_CMD_EXECTORQUERAMP;
 8002450:	f880 c010 	strb.w	ip, [r0, #16]
    pHandle->hFinalTorque = hFinalTorque;
 8002454:	8281      	strh	r1, [r0, #20]
    pHandle->hDurationms = hDurationms;
 8002456:	8342      	strh	r2, [r0, #26]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8002458:	8443      	strh	r3, [r0, #34]	; 0x22
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 800245a:	4770      	bx	lr

0800245c <MCI_SetCurrentReferences>:
  * @param  Iqdref current references on qd reference frame in qd_t
  *         format.
  * @retval none.
  */
__weak void MCI_SetCurrentReferences(MCI_Handle_t *pHandle, qd_t Iqdref)
{
 800245c:	b082      	sub	sp, #8
  }
  else
  {
#endif

    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 800245e:	2203      	movs	r2, #3
    pHandle->Iqdref.q = Iqdref.q;
    pHandle->Iqdref.d = Iqdref.d;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8002460:	f240 4301 	movw	r3, #1025	; 0x401
    pHandle->lastCommand = MCI_CMD_SETCURRENTREFERENCES;
 8002464:	7402      	strb	r2, [r0, #16]
    pHandle->Iqdref.q = Iqdref.q;
 8002466:	f8c0 1016 	str.w	r1, [r0, #22]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 800246a:	8443      	strh	r3, [r0, #34]	; 0x22
    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 800246c:	b002      	add	sp, #8
 800246e:	4770      	bx	lr

08002470 <MCI_ExecPositionCommand>:
  * @param  FinalPosition is the desired rotor position asked.
  * @param  Duration the duration of the movement to reach the final position.
  * @retval none.
  */
__weak void MCI_ExecPositionCommand(MCI_Handle_t *pHandle, float FinalPosition, float Duration)
{
 8002470:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->bDriveInput = INTERNAL;
 8002472:	6843      	ldr	r3, [r0, #4]
{
 8002474:	ed2d 8b02 	vpush	{d8}
    pHandle->pFOCVars->bDriveInput = INTERNAL;
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
{
 800247e:	b082      	sub	sp, #8
 8002480:	4604      	mov	r4, r0
    float currentPositionRad = (float)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 8002482:	6800      	ldr	r0, [r0, #0]
{
 8002484:	eeb0 8a60 	vmov.f32	s16, s1
 8002488:	eef0 8a40 	vmov.f32	s17, s0
    float currentPositionRad = (float)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 800248c:	f008 fcb6 	bl	800adfc <STC_GetSpeedSensor>
 8002490:	f008 fc5a 	bl	800ad48 <SPD_GetMecAngle>
    if (Duration > 0)
 8002494:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8002498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    float currentPositionRad = (float)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 800249c:	9001      	str	r0, [sp, #4]
    if (Duration > 0)
 800249e:	dd15      	ble.n	80024cc <MCI_ExecPositionCommand+0x5c>
    float currentPositionRad = (float)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 80024a0:	ee07 0a90 	vmov	s15, r0
 80024a4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80024d8 <MCI_ExecPositionCommand+0x68>
    {
      TC_MoveCommand(pHandle->pPosCtrl, currentPositionRad, FinalPosition - currentPositionRad, Duration);
 80024a8:	68e0      	ldr	r0, [r4, #12]
    float currentPositionRad = (float)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 80024aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      TC_MoveCommand(pHandle->pPosCtrl, currentPositionRad, FinalPosition - currentPositionRad, Duration);
 80024ae:	eeb0 1a48 	vmov.f32	s2, s16
    float currentPositionRad = (float)(SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16;
 80024b2:	ee27 0a87 	vmul.f32	s0, s15, s14
      TC_MoveCommand(pHandle->pPosCtrl, currentPositionRad, FinalPosition - currentPositionRad, Duration);
 80024b6:	ee78 0ac0 	vsub.f32	s1, s17, s0
 80024ba:	f008 fd71 	bl	800afa0 <TC_MoveCommand>
    else
    {
      TC_FollowCommand(pHandle->pPosCtrl, FinalPosition);
    }

    pHandle->LastModalitySetByUser = MCM_TORQUE_MODE;
 80024be:	2304      	movs	r3, #4
 80024c0:	f884 3023 	strb.w	r3, [r4, #35]	; 0x23
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 80024c4:	b002      	add	sp, #8
 80024c6:	ecbd 8b02 	vpop	{d8}
 80024ca:	bd10      	pop	{r4, pc}
      TC_FollowCommand(pHandle->pPosCtrl, FinalPosition);
 80024cc:	68e0      	ldr	r0, [r4, #12]
 80024ce:	eeb0 0a68 	vmov.f32	s0, s17
 80024d2:	f008 fdd7 	bl	800b084 <TC_FollowCommand>
 80024d6:	e7f2      	b.n	80024be <MCI_ExecPositionCommand+0x4e>
 80024d8:	38c90fdb 	.word	0x38c90fdb

080024dc <MCI_FaultProcessing>:
 * @retval State_t New state machine state after fault processing
 */
__weak void MCI_FaultProcessing(MCI_Handle_t *pHandle, uint16_t hSetErrors, uint16_t hResetErrors)
{
  /* Set current errors */
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80024dc:	8bc3      	ldrh	r3, [r0, #30]
  pHandle->PastFaults |= hSetErrors;
 80024de:	f8b0 c020 	ldrh.w	ip, [r0, #32]
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80024e2:	430b      	orrs	r3, r1
 80024e4:	ea23 0302 	bic.w	r3, r3, r2
  pHandle->PastFaults |= hSetErrors;
 80024e8:	ea41 010c 	orr.w	r1, r1, ip
  pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 80024ec:	83c3      	strh	r3, [r0, #30]
  pHandle->PastFaults |= hSetErrors;
 80024ee:	8401      	strh	r1, [r0, #32]

  return;
}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop

080024f4 <MCI_ExecBufferedCommands>:
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 80024f4:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d000      	beq.n	80024fe <MCI_ExecBufferedCommands+0xa>
 80024fc:	4770      	bx	lr
{
 80024fe:	b510      	push	{r4, lr}
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 8002500:	7c02      	ldrb	r2, [r0, #16]
 8002502:	2a02      	cmp	r2, #2
 8002504:	4604      	mov	r4, r0
 8002506:	d007      	beq.n	8002518 <MCI_ExecBufferedCommands+0x24>
 8002508:	2a03      	cmp	r2, #3
 800250a:	d028      	beq.n	800255e <MCI_ExecBufferedCommands+0x6a>
 800250c:	2a01      	cmp	r2, #1
 800250e:	d017      	beq.n	8002540 <MCI_ExecBufferedCommands+0x4c>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESFULLY;
 8002510:	2303      	movs	r3, #3
 8002512:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
      }
    }
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 8002516:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8002518:	6843      	ldr	r3, [r0, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8002520:	6800      	ldr	r0, [r0, #0]
 8002522:	2104      	movs	r1, #4
 8002524:	f008 fc7c 	bl	800ae20 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8002528:	8b62      	ldrh	r2, [r4, #26]
 800252a:	f9b4 1014 	ldrsh.w	r1, [r4, #20]
 800252e:	6820      	ldr	r0, [r4, #0]
 8002530:	f008 fc7a 	bl	800ae28 <STC_ExecRamp>
      if (commandHasBeenExecuted)
 8002534:	2800      	cmp	r0, #0
 8002536:	d0eb      	beq.n	8002510 <MCI_ExecBufferedCommands+0x1c>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESFULLY;
 8002538:	2302      	movs	r3, #2
 800253a:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
}
 800253e:	bd10      	pop	{r4, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8002540:	6843      	ldr	r3, [r0, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8002548:	6800      	ldr	r0, [r0, #0]
 800254a:	2103      	movs	r1, #3
 800254c:	f008 fc68 	bl	800ae20 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8002550:	8b62      	ldrh	r2, [r4, #26]
 8002552:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8002556:	6820      	ldr	r0, [r4, #0]
 8002558:	f008 fc66 	bl	800ae28 <STC_ExecRamp>
          break;
 800255c:	e7ea      	b.n	8002534 <MCI_ExecBufferedCommands+0x40>
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 800255e:	6842      	ldr	r2, [r0, #4]
 8002560:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8002564:	f8d0 3016 	ldr.w	r3, [r0, #22]
 8002568:	6113      	str	r3, [r2, #16]
      if (commandHasBeenExecuted)
 800256a:	e7e5      	b.n	8002538 <MCI_ExecBufferedCommands+0x44>

0800256c <MCI_GetSTMState>:
  * @retval State_t It returns the current state of the related pSTM object.
  */
__weak MCI_State_t  MCI_GetSTMState(MCI_Handle_t *pHandle)
{
  return (pHandle->State);
}
 800256c:	7f40      	ldrb	r0, [r0, #29]
 800256e:	4770      	bx	lr

08002570 <MCI_GetCurrentPosition>:
__weak float MCI_GetCurrentPosition(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : TC_GetCurrentPosition(pHandle->pPosCtrl));
#else
  return (TC_GetCurrentPosition(pHandle->pPosCtrl));
 8002570:	68c0      	ldr	r0, [r0, #12]
 8002572:	f008 bf59 	b.w	800b428 <TC_GetCurrentPosition>
 8002576:	bf00      	nop

08002578 <MCI_GetOccurredFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->PastFaults);
}
 8002578:	8c00      	ldrh	r0, [r0, #32]
 800257a:	4770      	bx	lr

0800257c <MCI_GetCurrentFaults>:
  * \n\link Fault_generation_error_codes Returned error codes are listed here \endlink
  */
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle)
{
  return ((uint16_t)pHandle->CurrentFaults);
}
 800257c:	8bc0      	ldrh	r0, [r0, #30]
 800257e:	4770      	bx	lr

08002580 <MCI_StartMotor>:
{
 8002580:	b510      	push	{r4, lr}
 8002582:	4604      	mov	r4, r0
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8002584:	f7ff fff2 	bl	800256c <MCI_GetSTMState>
 8002588:	b108      	cbz	r0, 800258e <MCI_StartMotor+0xe>
    RetVal = false;
 800258a:	2000      	movs	r0, #0
}
 800258c:	bd10      	pop	{r4, pc}
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800258e:	4620      	mov	r0, r4
 8002590:	f7ff fff2 	bl	8002578 <MCI_GetOccurredFaults>
  if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8002594:	2800      	cmp	r0, #0
 8002596:	d1f8      	bne.n	800258a <MCI_StartMotor+0xa>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8002598:	4620      	mov	r0, r4
 800259a:	f7ff ffef 	bl	800257c <MCI_GetCurrentFaults>
      (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 800259e:	2800      	cmp	r0, #0
 80025a0:	d1f3      	bne.n	800258a <MCI_StartMotor+0xa>
    pHandle->DirectCommand = MCI_START;
 80025a2:	2001      	movs	r0, #1
 80025a4:	7720      	strb	r0, [r4, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 80025a6:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
}
 80025aa:	bd10      	pop	{r4, pc}

080025ac <MCI_StopMotor>:
{
 80025ac:	b538      	push	{r3, r4, r5, lr}
 80025ae:	4605      	mov	r5, r0
  State = MCI_GetSTMState(pHandle);
 80025b0:	f7ff ffdc 	bl	800256c <MCI_GetSTMState>
  if (IDLE == State  || ICLWAIT == State)
 80025b4:	b150      	cbz	r0, 80025cc <MCI_StopMotor+0x20>
 80025b6:	f1b0 040c 	subs.w	r4, r0, #12
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80025ba:	4628      	mov	r0, r5
  if (IDLE == State  || ICLWAIT == State)
 80025bc:	bf18      	it	ne
 80025be:	2401      	movne	r4, #1
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80025c0:	f7ff ffda 	bl	8002578 <MCI_GetOccurredFaults>
 80025c4:	b140      	cbz	r0, 80025d8 <MCI_StopMotor+0x2c>
    RetVal = false;
 80025c6:	2400      	movs	r4, #0
}
 80025c8:	4620      	mov	r0, r4
 80025ca:	bd38      	pop	{r3, r4, r5, pc}
    status = false;
 80025cc:	4604      	mov	r4, r0
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80025ce:	4628      	mov	r0, r5
 80025d0:	f7ff ffd2 	bl	8002578 <MCI_GetOccurredFaults>
 80025d4:	2800      	cmp	r0, #0
 80025d6:	d1f6      	bne.n	80025c6 <MCI_StopMotor+0x1a>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80025d8:	4628      	mov	r0, r5
 80025da:	f7ff ffcf 	bl	800257c <MCI_GetCurrentFaults>
  if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 80025de:	2800      	cmp	r0, #0
 80025e0:	d1f1      	bne.n	80025c6 <MCI_StopMotor+0x1a>
      (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 80025e2:	2c00      	cmp	r4, #0
 80025e4:	d0ef      	beq.n	80025c6 <MCI_StopMotor+0x1a>
    pHandle->DirectCommand = MCI_STOP;
 80025e6:	2305      	movs	r3, #5
 80025e8:	772b      	strb	r3, [r5, #28]
    RetVal = true;
 80025ea:	e7ed      	b.n	80025c8 <MCI_StopMotor+0x1c>

080025ec <MCI_FaultAcknowledged>:
{
 80025ec:	b510      	push	{r4, lr}
 80025ee:	4604      	mov	r4, r0
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80025f0:	f7ff ffbc 	bl	800256c <MCI_GetSTMState>
 80025f4:	280b      	cmp	r0, #11
 80025f6:	d001      	beq.n	80025fc <MCI_FaultAcknowledged+0x10>
    RetVal = false;
 80025f8:	2000      	movs	r0, #0
}
 80025fa:	bd10      	pop	{r4, pc}
  if ((FAULT_OVER == MCI_GetSTMState(pHandle)) && (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 80025fc:	4620      	mov	r0, r4
 80025fe:	f7ff ffbd 	bl	800257c <MCI_GetCurrentFaults>
 8002602:	2800      	cmp	r0, #0
 8002604:	d1f8      	bne.n	80025f8 <MCI_FaultAcknowledged+0xc>
    pHandle->DirectCommand = MCI_ACK_FAULTS;
 8002606:	2302      	movs	r3, #2
 8002608:	7723      	strb	r3, [r4, #28]
    pHandle->PastFaults = MC_NO_FAULTS;
 800260a:	8420      	strh	r0, [r4, #32]
    RetVal = true;
 800260c:	2001      	movs	r0, #1
}
 800260e:	bd10      	pop	{r4, pc}

08002610 <MCI_GetFaultState>:
  */
__weak uint32_t MCI_GetFaultState(MCI_Handle_t *pHandle)
{
  uint32_t LocalFaultState;

  LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8002610:	8c03      	ldrh	r3, [r0, #32]
  LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8002612:	8bc0      	ldrh	r0, [r0, #30]

  return (LocalFaultState);
}
 8002614:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop

0800261c <MCI_GetControlMode>:
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? MCM_TORQUE_MODE : pHandle->LastModalitySetByUser);
#else
  return (pHandle->LastModalitySetByUser);
#endif
}
 800261c:	f890 0023 	ldrb.w	r0, [r0, #35]	; 0x23
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop

08002624 <MCI_GetLastRampFinalSpeed>:
  }
  return (retVal);
#else
  return (pHandle->hFinalSpeed);
#endif
}
 8002624:	f9b0 0012 	ldrsh.w	r0, [r0, #18]
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop

0800262c <MCI_GetLastRampFinalTorque>:
  }
  return (retVal);
#else
  return (pHandle->hFinalTorque);
#endif
}
 800262c:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop

08002634 <MCI_GetLastRampFinalDuration>:
  }
  return (retVal);
#else
  return (pHandle->hDurationms);
#endif
}
 8002634:	8b40      	ldrh	r0, [r0, #26]
 8002636:	4770      	bx	lr

08002638 <MCI_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    STC_StopRamp(pHandle->pSTC);
 8002638:	6800      	ldr	r0, [r0, #0]
 800263a:	f008 bc39 	b.w	800aeb0 <STC_StopRamp>
 800263e:	bf00      	nop

08002640 <MCI_GetAvrgMecSpeedUnit>:
  *         the unit defined by #SPEED_UNIT and related to the sensor actually
  *         used by FOC algorithm
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak int16_t MCI_GetAvrgMecSpeedUnit(MCI_Handle_t *pHandle)
{
 8002640:	b508      	push	{r3, lr}
    temp_speed = 0;
  }
  else
  {
#endif
    SpeednPosFdbk_Handle_t * SpeedSensor = STC_GetSpeedSensor(pHandle->pSTC);
 8002642:	6800      	ldr	r0, [r0, #0]
 8002644:	f008 fbda 	bl	800adfc <STC_GetSpeedSensor>
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
#ifdef NULL_PTR_MC_INT
  }
#endif
  return (temp_speed);
}
 8002648:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    temp_speed = SPD_GetAvrgMecSpeedUnit(SpeedSensor);
 800264c:	f008 bb7e 	b.w	800ad4c <SPD_GetAvrgMecSpeedUnit>

08002650 <MCI_GetMecSpeedRefUnit>:
__weak int16_t MCI_GetMecSpeedRefUnit(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : STC_GetMecSpeedRefUnit(pHandle->pSTC));
#else
  return (STC_GetMecSpeedRefUnit(pHandle->pSTC));
 8002650:	6800      	ldr	r0, [r0, #0]
 8002652:	f008 bbdd 	b.w	800ae10 <STC_GetMecSpeedRefUnit>
 8002656:	bf00      	nop

08002658 <MCI_GetIab>:
  {
    tempVal = pHandle->pFOCVars->Iab;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iab);
 8002658:	6842      	ldr	r2, [r0, #4]
 800265a:	6810      	ldr	r0, [r2, #0]
 800265c:	2300      	movs	r3, #0
 800265e:	b282      	uxth	r2, r0
 8002660:	f362 030f 	bfi	r3, r2, #0, #16
 8002664:	0c00      	lsrs	r0, r0, #16
 8002666:	f360 431f 	bfi	r3, r0, #16, #16
{
 800266a:	b082      	sub	sp, #8
#endif
}
 800266c:	4618      	mov	r0, r3
 800266e:	b002      	add	sp, #8
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop

08002674 <MCI_GetIalphabeta>:
  {
    tempVal = pHandle->pFOCVars->Ialphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Ialphabeta);
 8002674:	6842      	ldr	r2, [r0, #4]
 8002676:	6850      	ldr	r0, [r2, #4]
 8002678:	2300      	movs	r3, #0
 800267a:	b282      	uxth	r2, r0
 800267c:	f362 030f 	bfi	r3, r2, #0, #16
 8002680:	0c00      	lsrs	r0, r0, #16
 8002682:	f360 431f 	bfi	r3, r0, #16, #16
{
 8002686:	b082      	sub	sp, #8
#endif
}
 8002688:	4618      	mov	r0, r3
 800268a:	b002      	add	sp, #8
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop

08002690 <MCI_GetIqd>:
  {
    tempVal = pHandle->pFOCVars->Iqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqd);
 8002690:	6842      	ldr	r2, [r0, #4]
 8002692:	68d0      	ldr	r0, [r2, #12]
 8002694:	2300      	movs	r3, #0
 8002696:	b282      	uxth	r2, r0
 8002698:	f362 030f 	bfi	r3, r2, #0, #16
 800269c:	0c00      	lsrs	r0, r0, #16
 800269e:	f360 431f 	bfi	r3, r0, #16, #16
{
 80026a2:	b082      	sub	sp, #8
#endif
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	b002      	add	sp, #8
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop

080026ac <MCI_GetIqdref>:
  {
    tempVal = pHandle->pFOCVars->Iqdref;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Iqdref);
 80026ac:	6842      	ldr	r2, [r0, #4]
 80026ae:	6910      	ldr	r0, [r2, #16]
 80026b0:	2300      	movs	r3, #0
 80026b2:	b282      	uxth	r2, r0
 80026b4:	f362 030f 	bfi	r3, r2, #0, #16
 80026b8:	0c00      	lsrs	r0, r0, #16
 80026ba:	f360 431f 	bfi	r3, r0, #16, #16
{
 80026be:	b082      	sub	sp, #8
#endif
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	b002      	add	sp, #8
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop

080026c8 <MCI_GetVqd>:
  {
    tempVal = pHandle->pFOCVars->Vqd;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Vqd);
 80026c8:	6842      	ldr	r2, [r0, #4]
 80026ca:	f8d2 0016 	ldr.w	r0, [r2, #22]
 80026ce:	2300      	movs	r3, #0
 80026d0:	b282      	uxth	r2, r0
 80026d2:	f362 030f 	bfi	r3, r2, #0, #16
 80026d6:	0c00      	lsrs	r0, r0, #16
 80026d8:	f360 431f 	bfi	r3, r0, #16, #16
{
 80026dc:	b082      	sub	sp, #8
#endif
}
 80026de:	4618      	mov	r0, r3
 80026e0:	b002      	add	sp, #8
 80026e2:	4770      	bx	lr

080026e4 <MCI_GetValphabeta>:
  {
    tempVal = pHandle->pFOCVars->Valphabeta;
  }
  return (tempVal);
#else
  return (pHandle->pFOCVars->Valphabeta);
 80026e4:	6842      	ldr	r2, [r0, #4]
 80026e6:	f8d2 001a 	ldr.w	r0, [r2, #26]
 80026ea:	2300      	movs	r3, #0
 80026ec:	b282      	uxth	r2, r0
 80026ee:	f362 030f 	bfi	r3, r2, #0, #16
 80026f2:	0c00      	lsrs	r0, r0, #16
 80026f4:	f360 431f 	bfi	r3, r0, #16, #16
{
 80026f8:	b082      	sub	sp, #8
#endif
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	b002      	add	sp, #8
 80026fe:	4770      	bx	lr

08002700 <MCI_GetTeref>:
__weak int16_t MCI_GetTeref(MCI_Handle_t *pHandle)
{
#ifdef NULL_PTR_MC_INT
  return ((MC_NULL == pHandle) ? 0 : pHandle->pFOCVars->hTeref);
#else
  return (pHandle->pFOCVars->hTeref);
 8002700:	6843      	ldr	r3, [r0, #4]
#endif
}
 8002702:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 8002706:	4770      	bx	lr

08002708 <MCI_Clear_Iqdref>:
  * @brief  It re-initializes Iqdref variables with their default values.
  * @param  pHandle Pointer on the component instance to work on.
  * @retval none
  */
__weak void MCI_Clear_Iqdref(MCI_Handle_t *pHandle)
{
 8002708:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFOCVars->Iqdref = STC_GetDefaultIqdref(pHandle->pSTC);
 800270a:	e9d0 0400 	ldrd	r0, r4, [r0]
 800270e:	f008 fc01 	bl	800af14 <STC_GetDefaultIqdref>
 8002712:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8002716:	8220      	strh	r0, [r4, #16]
 8002718:	8263      	strh	r3, [r4, #18]
#ifdef NULL_PTR_MC_INT
  }
#endif
}
 800271a:	bd10      	pop	{r4, pc}

0800271c <MCM_Clarke>:
  /* qIalpha = qIas*/
  Output.alpha = Input.a;

  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);

  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 800271c:	f644 11e6 	movw	r1, #18918	; 0x49e6
 8002720:	b203      	sxth	r3, r0
  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);
 8002722:	fb13 f201 	smulbb	r2, r3, r1
{
 8002726:	f3c0 400f 	ubfx	r0, r0, #16, #16
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 800272a:	fb10 f001 	smulbb	r0, r0, r1
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
  /* WARNING: the below instruction is not MISRA compliant, user should verify
    that Cortex-M3 assembly instruction ASR (arithmetic shift right) is used by
    the compiler to perform the shift (instead of LSR logical shift right) */
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 800272e:	4252      	negs	r2, r2
 8002730:	eba2 0240 	sub.w	r2, r2, r0, lsl #1
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8002734:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
{
 8002738:	b084      	sub	sp, #16
  if (wbeta_tmp > INT16_MAX)
 800273a:	da05      	bge.n	8002748 <MCM_Clarke+0x2c>
 800273c:	13d1      	asrs	r1, r2, #15
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 800273e:	f511 4f00 	cmn.w	r1, #32768	; 0x8000
 8002742:	da0c      	bge.n	800275e <MCM_Clarke+0x42>
 8002744:	4a09      	ldr	r2, [pc, #36]	; (800276c <MCM_Clarke+0x50>)
 8002746:	e001      	b.n	800274c <MCM_Clarke+0x30>
 8002748:	f647 72ff 	movw	r2, #32767	; 0x7fff
  if (((int16_t )-32768) == Output.beta)
  {
    Output.beta = -32767;
  }

  return (Output);
 800274c:	b29b      	uxth	r3, r3
 800274e:	2000      	movs	r0, #0
 8002750:	f363 000f 	bfi	r0, r3, #0, #16
 8002754:	b293      	uxth	r3, r2
 8002756:	f363 401f 	bfi	r0, r3, #16, #16
}
 800275a:	b004      	add	sp, #16
 800275c:	4770      	bx	lr
    hbeta_tmp = ((int16_t)wbeta_tmp);
 800275e:	4803      	ldr	r0, [pc, #12]	; (800276c <MCM_Clarke+0x50>)
 8002760:	b20a      	sxth	r2, r1
 8002762:	4282      	cmp	r2, r0
 8002764:	bfb8      	it	lt
 8002766:	4602      	movlt	r2, r0
 8002768:	e7f0      	b.n	800274c <MCM_Clarke+0x30>
 800276a:	bf00      	nop
 800276c:	ffff8001 	.word	0xffff8001

08002770 <MCM_Trig_Functions>:
  } CosSin;
  //cstat +MISRAC2012-Rule-19.2
  /* Configure CORDIC */
  /* Misra  violation Rule?11.4 A?Conversion?should?not?be?performed?between?a?
   * pointer?to?object and an integer type */
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8002770:	4b09      	ldr	r3, [pc, #36]	; (8002798 <MCM_Trig_Functions+0x28>)
  /* Misra  violation Rule?11.4 A?Conversion?should?not?be?performed?between?a?
   * pointer?to?object and an integer type */
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 8002772:	f100 40ff 	add.w	r0, r0, #2139095040	; 0x7f800000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 8002776:	f04f 1260 	mov.w	r2, #6291552	; 0x600060
  LL_CORDIC_WriteData(CORDIC, ((uint32_t)0x7FFF0000) + ((uint32_t)hAngle));
 800277a:	f500 00fe 	add.w	r0, r0, #8323072	; 0x7f0000
  WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_COSINE);
 800277e:	601a      	str	r2, [r3, #0]
  * @param  InData 0 .. 0xFFFFFFFF : 32-bit value to be provided as input data for CORDIC processing.
  * @retval None
  */
__STATIC_INLINE void LL_CORDIC_WriteData(CORDIC_TypeDef *CORDICx, uint32_t InData)
{
  WRITE_REG(CORDICx->WDATA, InData);
 8002780:	6058      	str	r0, [r3, #4]
  * @param  CORDICx CORDIC Instance
  * @retval 32-bit output data of CORDIC processing.
  */
__STATIC_INLINE uint32_t LL_CORDIC_ReadData(CORDIC_TypeDef *CORDICx)
{
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8002782:	689b      	ldr	r3, [r3, #8]
  /* Read angle */
  /* Misra  violation Rule?11.4 A?Conversion?should?not?be?performed?between?a?
   * pointer?to?object and an integer type */
  CosSin.CordicRdata = LL_CORDIC_ReadData(CORDIC);
  return (CosSin.Components); //cstat !UNION-type-punning
 8002784:	2000      	movs	r0, #0
 8002786:	b29a      	uxth	r2, r3
 8002788:	f362 000f 	bfi	r0, r2, #0, #16
 800278c:	0c1b      	lsrs	r3, r3, #16
{
 800278e:	b082      	sub	sp, #8
  return (CosSin.Components); //cstat !UNION-type-punning
 8002790:	f363 401f 	bfi	r0, r3, #16, #16
}
 8002794:	b002      	add	sp, #8
 8002796:	4770      	bx	lr
 8002798:	40020c00 	.word	0x40020c00

0800279c <MCM_Park>:
{
 800279c:	b530      	push	{r4, r5, lr}
 800279e:	b085      	sub	sp, #20
 80027a0:	4604      	mov	r4, r0
 80027a2:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80027a4:	4608      	mov	r0, r1
{
 80027a6:	9401      	str	r4, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 80027a8:	f7ff ffe2 	bl	8002770 <MCM_Trig_Functions>
 80027ac:	b22d      	sxth	r5, r5
 80027ae:	b201      	sxth	r1, r0
 80027b0:	1424      	asrs	r4, r4, #16
 80027b2:	1400      	asrs	r0, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 80027b4:	fb05 f301 	mul.w	r3, r5, r1
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80027b8:	fb04 3310 	mls	r3, r4, r0, r3
  if (wqd_tmp > INT16_MAX)
 80027bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027c0:	da05      	bge.n	80027ce <MCM_Park+0x32>
 80027c2:	13da      	asrs	r2, r3, #15
  else if (wqd_tmp < (-32768))
 80027c4:	f512 4f00 	cmn.w	r2, #32768	; 0x8000
 80027c8:	da22      	bge.n	8002810 <MCM_Park+0x74>
 80027ca:	4a14      	ldr	r2, [pc, #80]	; (800281c <MCM_Park+0x80>)
 80027cc:	e001      	b.n	80027d2 <MCM_Park+0x36>
 80027ce:	f647 72ff 	movw	r2, #32767	; 0x7fff
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 80027d2:	fb01 f404 	mul.w	r4, r1, r4
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80027d6:	fb05 4400 	mla	r4, r5, r0, r4
  if (wqd_tmp > INT16_MAX)
 80027da:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80027de:	ea4f 33e4 	mov.w	r3, r4, asr #15
  if (wqd_tmp > INT16_MAX)
 80027e2:	da04      	bge.n	80027ee <MCM_Park+0x52>
  else if (wqd_tmp < (-32768))
 80027e4:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80027e8:	da0c      	bge.n	8002804 <MCM_Park+0x68>
 80027ea:	4b0c      	ldr	r3, [pc, #48]	; (800281c <MCM_Park+0x80>)
 80027ec:	e001      	b.n	80027f2 <MCM_Park+0x56>
 80027ee:	f647 73ff 	movw	r3, #32767	; 0x7fff
  return (Output);
 80027f2:	b292      	uxth	r2, r2
 80027f4:	2000      	movs	r0, #0
 80027f6:	f362 000f 	bfi	r0, r2, #0, #16
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	f363 401f 	bfi	r0, r3, #16, #16
}
 8002800:	b005      	add	sp, #20
 8002802:	bd30      	pop	{r4, r5, pc}
    hqd_tmp = ((int16_t)wqd_tmp);
 8002804:	4905      	ldr	r1, [pc, #20]	; (800281c <MCM_Park+0x80>)
 8002806:	b21b      	sxth	r3, r3
 8002808:	428b      	cmp	r3, r1
 800280a:	bfb8      	it	lt
 800280c:	460b      	movlt	r3, r1
 800280e:	e7f0      	b.n	80027f2 <MCM_Park+0x56>
    hqd_tmp = ((int16_t)wqd_tmp);
 8002810:	4b02      	ldr	r3, [pc, #8]	; (800281c <MCM_Park+0x80>)
 8002812:	b212      	sxth	r2, r2
 8002814:	429a      	cmp	r2, r3
 8002816:	bfb8      	it	lt
 8002818:	461a      	movlt	r2, r3
 800281a:	e7da      	b.n	80027d2 <MCM_Park+0x36>
 800281c:	ffff8001 	.word	0xffff8001

08002820 <MCM_Rev_Park>:
{
 8002820:	b530      	push	{r4, r5, lr}
 8002822:	b085      	sub	sp, #20
 8002824:	4604      	mov	r4, r0
 8002826:	4605      	mov	r5, r0
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8002828:	4608      	mov	r0, r1
{
 800282a:	9401      	str	r4, [sp, #4]
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 800282c:	f7ff ffa0 	bl	8002770 <MCM_Trig_Functions>
 8002830:	1424      	asrs	r4, r4, #16
 8002832:	1402      	asrs	r2, r0, #16
 8002834:	b22d      	sxth	r5, r5
 8002836:	b200      	sxth	r0, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8002838:	fb04 f302 	mul.w	r3, r4, r2
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 800283c:	fb05 3300 	mla	r3, r5, r0, r3
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 8002840:	fb00 f404 	mul.w	r4, r0, r4
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8002844:	fb05 4412 	mls	r4, r5, r2, r4
  return (Output);
 8002848:	f3c3 33cf 	ubfx	r3, r3, #15, #16
 800284c:	2000      	movs	r0, #0
 800284e:	f363 000f 	bfi	r0, r3, #0, #16
 8002852:	f3c4 34cf 	ubfx	r4, r4, #15, #16
 8002856:	f364 401f 	bfi	r0, r4, #16, #16
}
 800285a:	b005      	add	sp, #20
 800285c:	bd30      	pop	{r4, r5, pc}
 800285e:	bf00      	nop

08002860 <MCM_Sqrt>:
  */
__weak int32_t MCM_Sqrt(int32_t wInput)
{
  int32_t wtemprootnew;

  if (wInput > 0)
 8002860:	2800      	cmp	r0, #0
 8002862:	dd09      	ble.n	8002878 <MCM_Sqrt+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002864:	b672      	cpsid	i
  {
    uint32_t retVal;
    /* disable Irq as sqrt is used in MF and HF task */
    __disable_irq();
    /* Configure CORDIC */
    WRITE_REG(CORDIC->CSR, CORDIC_CONFIG_SQRT);
 8002866:	4b05      	ldr	r3, [pc, #20]	; (800287c <MCM_Sqrt+0x1c>)
 8002868:	f240 1269 	movw	r2, #361	; 0x169
 800286c:	601a      	str	r2, [r3, #0]
  WRITE_REG(CORDICx->WDATA, InData);
 800286e:	6058      	str	r0, [r3, #4]
  return (uint32_t)(READ_REG(CORDICx->RDATA));
 8002870:	6898      	ldr	r0, [r3, #8]
    LL_CORDIC_WriteData(CORDIC, ((uint32_t)wInput));
    /* Read sqrt and return */
#ifndef FULL_MISRA_C_COMPLIANCY_MC_MATH
    retVal = (LL_CORDIC_ReadData(CORDIC)) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8002872:	0bc0      	lsrs	r0, r0, #15
  __ASM volatile ("cpsie i" : : : "memory");
 8002874:	b662      	cpsie	i
}
 8002876:	4770      	bx	lr
    __enable_irq();

  }
  else
  {
    wtemprootnew = (int32_t)0;
 8002878:	2000      	movs	r0, #0
  }

  return (wtemprootnew);
}
 800287a:	4770      	bx	lr
 800287c:	40020c00 	.word	0x40020c00

08002880 <FOC_Clear>:
  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8002880:	2226      	movs	r2, #38	; 0x26
{
 8002882:	b538      	push	{r3, r4, r5, lr}
 8002884:	fb00 f202 	mul.w	r2, r0, r2
 8002888:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <FOC_Clear+0x60>)
  FOCVars[bMotor].Iab = NULL_ab;
 800288a:	2400      	movs	r4, #0
 800288c:	509c      	str	r4, [r3, r2]
{
 800288e:	4605      	mov	r5, r0
 8002890:	f102 0108 	add.w	r1, r2, #8
 8002894:	1898      	adds	r0, r3, r2
 8002896:	3210      	adds	r2, #16
 8002898:	4419      	add	r1, r3
 800289a:	4413      	add	r3, r2
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 800289c:	4a11      	ldr	r2, [pc, #68]	; (80028e4 <FOC_Clear+0x64>)
  FOCVars[bMotor].Iab = NULL_ab;
 800289e:	6044      	str	r4, [r0, #4]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80028a0:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
  FOCVars[bMotor].Iqd = NULL_qd;
 80028a4:	604c      	str	r4, [r1, #4]
 80028a6:	608c      	str	r4, [r1, #8]
  FOCVars[bMotor].Vqd = NULL_qd;
 80028a8:	f8c3 4006 	str.w	r4, [r3, #6]
 80028ac:	f8c3 400a 	str.w	r4, [r3, #10]
 80028b0:	f8c3 400e 	str.w	r4, [r3, #14]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 80028b4:	4621      	mov	r1, r4
 80028b6:	f007 f937 	bl	8009b28 <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 80028ba:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <FOC_Clear+0x68>)
 80028bc:	4621      	mov	r1, r4
 80028be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80028c2:	f007 f931 	bl	8009b28 <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 80028c6:	4b09      	ldr	r3, [pc, #36]	; (80028ec <FOC_Clear+0x6c>)
 80028c8:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80028cc:	f008 fa98 	bl	800ae00 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80028d0:	4b07      	ldr	r3, [pc, #28]	; (80028f0 <FOC_Clear+0x70>)
 80028d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 80028d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 80028da:	f000 bdc3 	b.w	8003464 <PWMC_SwitchOffPWM>
 80028de:	bf00      	nop
 80028e0:	20000c20 	.word	0x20000c20
 80028e4:	200003ec 	.word	0x200003ec
 80028e8:	200003e8 	.word	0x200003e8
 80028ec:	200003f4 	.word	0x200003f4
 80028f0:	20000c54 	.word	0x20000c54

080028f4 <MCboot>:
  if (MC_NULL == pMCIList)
 80028f4:	2800      	cmp	r0, #0
 80028f6:	d076      	beq.n	80029e6 <MCboot+0xf2>
{
 80028f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    bMCBootCompleted = (uint8_t )0;
 80028fc:	f8df 8138 	ldr.w	r8, [pc, #312]	; 8002a38 <MCboot+0x144>
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8002900:	f8df a138 	ldr.w	sl, [pc, #312]	; 8002a3c <MCboot+0x148>
    EAC_Init(&EncAlignCtrlM1,pSTC[M1],&VirtualSpeedSensorM1,&ENCODER_M1);
 8002904:	4d38      	ldr	r5, [pc, #224]	; (80029e8 <MCboot+0xf4>)
 8002906:	4e39      	ldr	r6, [pc, #228]	; (80029ec <MCboot+0xf8>)
{
 8002908:	b084      	sub	sp, #16
    bMCBootCompleted = (uint8_t )0;
 800290a:	2700      	movs	r7, #0
 800290c:	4604      	mov	r4, r0
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 800290e:	4838      	ldr	r0, [pc, #224]	; (80029f0 <MCboot+0xfc>)
 8002910:	f8ca 0000 	str.w	r0, [sl]
    bMCBootCompleted = (uint8_t )0;
 8002914:	f888 7000 	strb.w	r7, [r8]
    R3_2_Init(&PWM_Handle_M1);
 8002918:	f007 fd5a 	bl	800a3d0 <R3_2_Init>
    ASPEP_start(&aspepOverUartA);
 800291c:	4835      	ldr	r0, [pc, #212]	; (80029f4 <MCboot+0x100>)
 800291e:	f7fe fb13 	bl	8000f48 <ASPEP_start>
    startTimers();
 8002922:	f007 f9c7 	bl	8009cb4 <startTimers>
    PID_HandleInit(&PIDSpeedHandle_M1);
 8002926:	4834      	ldr	r0, [pc, #208]	; (80029f8 <MCboot+0x104>)
 8002928:	f007 f8ea 	bl	8009b00 <PID_HandleInit>
    ENC_Init (&ENCODER_M1);
 800292c:	4833      	ldr	r0, [pc, #204]	; (80029fc <MCboot+0x108>)
 800292e:	f006 fd07 	bl	8009340 <ENC_Init>
    EAC_Init(&EncAlignCtrlM1,pSTC[M1],&VirtualSpeedSensorM1,&ENCODER_M1);
 8002932:	6829      	ldr	r1, [r5, #0]
 8002934:	4a32      	ldr	r2, [pc, #200]	; (8002a00 <MCboot+0x10c>)
 8002936:	4b31      	ldr	r3, [pc, #196]	; (80029fc <MCboot+0x108>)
 8002938:	4630      	mov	r0, r6
 800293a:	f006 fcb5 	bl	80092a8 <EAC_Init>
    pEAC[M1] = &EncAlignCtrlM1;
 800293e:	4b31      	ldr	r3, [pc, #196]	; (8002a04 <MCboot+0x110>)
  PID_HandleInit(&PID_PosParamsM1);
 8002940:	4831      	ldr	r0, [pc, #196]	; (8002a08 <MCboot+0x114>)
    pEAC[M1] = &EncAlignCtrlM1;
 8002942:	601e      	str	r6, [r3, #0]
  PID_HandleInit(&PID_PosParamsM1);
 8002944:	f007 f8dc 	bl	8009b00 <PID_HandleInit>
  TC_Init(&PosCtrlM1, &PID_PosParamsM1, &SpeednTorqCtrlM1, &ENCODER_M1);
 8002948:	4b2c      	ldr	r3, [pc, #176]	; (80029fc <MCboot+0x108>)
 800294a:	4a30      	ldr	r2, [pc, #192]	; (8002a0c <MCboot+0x118>)
 800294c:	492e      	ldr	r1, [pc, #184]	; (8002a08 <MCboot+0x114>)
 800294e:	4830      	ldr	r0, [pc, #192]	; (8002a10 <MCboot+0x11c>)
    RVBS_Init(&BusVoltageSensor_M1);
 8002950:	4e30      	ldr	r6, [pc, #192]	; (8002a14 <MCboot+0x120>)
  TC_Init(&PosCtrlM1, &PID_PosParamsM1, &SpeednTorqCtrlM1, &ENCODER_M1);
 8002952:	f008 faf5 	bl	800af40 <TC_Init>
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &ENCODER_M1._Super);
 8002956:	4a29      	ldr	r2, [pc, #164]	; (80029fc <MCboot+0x108>)
 8002958:	4927      	ldr	r1, [pc, #156]	; (80029f8 <MCboot+0x104>)
 800295a:	6828      	ldr	r0, [r5, #0]
 800295c:	f008 fa36 	bl	800adcc <STC_Init>
    VSS_Init(&VirtualSpeedSensorM1);
 8002960:	4827      	ldr	r0, [pc, #156]	; (8002a00 <MCboot+0x10c>)
 8002962:	f008 fd95 	bl	800b490 <VSS_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8002966:	482c      	ldr	r0, [pc, #176]	; (8002a18 <MCboot+0x124>)
 8002968:	f007 f8ca 	bl	8009b00 <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 800296c:	482b      	ldr	r0, [pc, #172]	; (8002a1c <MCboot+0x128>)
 800296e:	f007 f8c7 	bl	8009b00 <PID_HandleInit>
    RVBS_Init(&BusVoltageSensor_M1);
 8002972:	4630      	mov	r0, r6
 8002974:	f008 f974 	bl	800ac60 <RVBS_Init>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 8002978:	4b29      	ldr	r3, [pc, #164]	; (8002a20 <MCboot+0x12c>)
    NTC_Init(&TempSensor_M1);
 800297a:	482a      	ldr	r0, [pc, #168]	; (8002a24 <MCboot+0x130>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	60de      	str	r6, [r3, #12]
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 8002980:	4e29      	ldr	r6, [pc, #164]	; (8002a28 <MCboot+0x134>)
 8002982:	609e      	str	r6, [r3, #8]
    NTC_Init(&TempSensor_M1);
 8002984:	f007 f87c 	bl	8009a80 <NTC_Init>
    REMNG_Init(pREMNG[M1]);
 8002988:	4828      	ldr	r0, [pc, #160]	; (8002a2c <MCboot+0x138>)
 800298a:	f008 f9d1 	bl	800ad30 <REMNG_Init>
    FOCVars[M1].bDriveInput = EXTERNAL;
 800298e:	f04f 0901 	mov.w	r9, #1
    FOC_Clear(M1);
 8002992:	4638      	mov	r0, r7
 8002994:	f7ff ff74 	bl	8002880 <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 8002998:	f886 9024 	strb.w	r9, [r6, #36]	; 0x24
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 800299c:	6828      	ldr	r0, [r5, #0]
 800299e:	f008 fab9 	bl	800af14 <STC_GetDefaultIqdref>
 80029a2:	6130      	str	r0, [r6, #16]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80029a4:	6828      	ldr	r0, [r5, #0]
 80029a6:	f008 fab5 	bl	800af14 <STC_GetDefaultIqdref>
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1], pPosCtrl[M1], pwmcHandle[M1]);
 80029aa:	f8da 3000 	ldr.w	r3, [sl]
 80029ae:	9300      	str	r3, [sp, #0]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80029b0:	f3c0 400f 	ubfx	r0, r0, #16, #16
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1], pPosCtrl[M1], pwmcHandle[M1]);
 80029b4:	4632      	mov	r2, r6
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80029b6:	82b0      	strh	r0, [r6, #20]
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1], pPosCtrl[M1], pwmcHandle[M1]);
 80029b8:	4b1d      	ldr	r3, [pc, #116]	; (8002a30 <MCboot+0x13c>)
 80029ba:	4e1e      	ldr	r6, [pc, #120]	; (8002a34 <MCboot+0x140>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6829      	ldr	r1, [r5, #0]
 80029c0:	4630      	mov	r0, r6
 80029c2:	f7ff fd27 	bl	8002414 <MCI_Init>
    MCI_ExecSpeedRamp(&Mci[M1],
 80029c6:	6828      	ldr	r0, [r5, #0]
 80029c8:	f008 faa0 	bl	800af0c <STC_GetMecSpeedRefUnitDefault>
 80029cc:	463a      	mov	r2, r7
 80029ce:	4601      	mov	r1, r0
 80029d0:	4630      	mov	r0, r6
 80029d2:	f7ff fd2f 	bl	8002434 <MCI_ExecSpeedRamp>
    pMCIList[M1] = &Mci[M1];
 80029d6:	6026      	str	r6, [r4, #0]
    MC_APP_BootHook();
 80029d8:	f7ff fd18 	bl	800240c <MC_APP_BootHook>
    bMCBootCompleted = 1U;
 80029dc:	f888 9000 	strb.w	r9, [r8]
}
 80029e0:	b004      	add	sp, #16
 80029e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029e6:	4770      	bx	lr
 80029e8:	200003f4 	.word	0x200003f4
 80029ec:	2000015c 	.word	0x2000015c
 80029f0:	20000238 	.word	0x20000238
 80029f4:	2000045c 	.word	0x2000045c
 80029f8:	200001d0 	.word	0x200001d0
 80029fc:	200000e0 	.word	0x200000e0
 8002a00:	200003ac 	.word	0x200003ac
 8002a04:	20000c50 	.word	0x20000c50
 8002a08:	200001fc 	.word	0x200001fc
 8002a0c:	20000350 	.word	0x20000350
 8002a10:	200002c8 	.word	0x200002c8
 8002a14:	20000000 	.word	0x20000000
 8002a18:	200001a4 	.word	0x200001a4
 8002a1c:	20000178 	.word	0x20000178
 8002a20:	200003e4 	.word	0x200003e4
 8002a24:	20000384 	.word	0x20000384
 8002a28:	20000c20 	.word	0x20000c20
 8002a2c:	20000338 	.word	0x20000338
 8002a30:	200003f0 	.word	0x200003f0
 8002a34:	20000bf0 	.word	0x20000bf0
 8002a38:	20000c46 	.word	0x20000c46
 8002a3c:	20000c54 	.word	0x20000c54

08002a40 <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop

08002a44 <FOC_CalcCurrRef>:
  *         in oTSC parameters
  * @param  bMotor related motor it can be M1 or M2
  * @retval none
  */
__weak void FOC_CalcCurrRef(uint8_t bMotor)
{
 8002a44:	b510      	push	{r4, lr}

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8002a46:	4c08      	ldr	r4, [pc, #32]	; (8002a68 <FOC_CalcCurrRef+0x24>)
 8002a48:	2326      	movs	r3, #38	; 0x26
 8002a4a:	fb03 4400 	mla	r4, r3, r0, r4
 8002a4e:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8002a52:	b103      	cbz	r3, 8002a56 <FOC_CalcCurrRef+0x12>
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8002a54:	bd10      	pop	{r4, pc}
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8002a56:	4b05      	ldr	r3, [pc, #20]	; (8002a6c <FOC_CalcCurrRef+0x28>)
 8002a58:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8002a5c:	f008 fa2c 	bl	800aeb8 <STC_CalcTorqueReference>
 8002a60:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 8002a62:	8220      	strh	r0, [r4, #16]
}
 8002a64:	bd10      	pop	{r4, pc}
 8002a66:	bf00      	nop
 8002a68:	20000c20 	.word	0x20000c20
 8002a6c:	200003f4 	.word	0x200003f4

08002a70 <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 8002a70:	4b01      	ldr	r3, [pc, #4]	; (8002a78 <TSK_SetChargeBootCapDelayM1+0x8>)
 8002a72:	8018      	strh	r0, [r3, #0]
}
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	20000c48 	.word	0x20000c48

08002a7c <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 8002a7c:	4b03      	ldr	r3, [pc, #12]	; (8002a8c <TSK_ChargeBootCapDelayHasElapsedM1+0x10>)
 8002a7e:	8818      	ldrh	r0, [r3, #0]
 8002a80:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8002a82:	fab0 f080 	clz	r0, r0
 8002a86:	0940      	lsrs	r0, r0, #5
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	20000c48 	.word	0x20000c48

08002a90 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 8002a90:	4b01      	ldr	r3, [pc, #4]	; (8002a98 <TSK_SetStopPermanencyTimeM1+0x8>)
 8002a92:	8018      	strh	r0, [r3, #0]
}
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	20000c4c 	.word	0x20000c4c

08002a9c <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8002a9c:	4b03      	ldr	r3, [pc, #12]	; (8002aac <TSK_StopPermanencyTimeHasElapsedM1+0x10>)
 8002a9e:	8818      	ldrh	r0, [r3, #0]
 8002aa0:	b280      	uxth	r0, r0
  {
    retVal = true;
  }
  return (retVal);
}
 8002aa2:	fab0 f080 	clz	r0, r0
 8002aa6:	0940      	lsrs	r0, r0, #5
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	20000c4c 	.word	0x20000c4c

08002ab0 <TSK_MediumFrequencyTaskM1>:
{
 8002ab0:	b570      	push	{r4, r5, r6, lr}
  PQD_CalcElMotorPower(pMPM[M1]);
 8002ab2:	4da1      	ldr	r5, [pc, #644]	; (8002d38 <TSK_MediumFrequencyTaskM1+0x288>)
  (void)ENC_CalcAvrgMecSpeedUnit(&ENCODER_M1, &wAux);
 8002ab4:	48a1      	ldr	r0, [pc, #644]	; (8002d3c <TSK_MediumFrequencyTaskM1+0x28c>)
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002ab6:	4ca2      	ldr	r4, [pc, #648]	; (8002d40 <TSK_MediumFrequencyTaskM1+0x290>)
{
 8002ab8:	b082      	sub	sp, #8
  int16_t wAux = 0;
 8002aba:	2300      	movs	r3, #0
  (void)ENC_CalcAvrgMecSpeedUnit(&ENCODER_M1, &wAux);
 8002abc:	f10d 0106 	add.w	r1, sp, #6
  int16_t wAux = 0;
 8002ac0:	f8ad 3006 	strh.w	r3, [sp, #6]
  (void)ENC_CalcAvrgMecSpeedUnit(&ENCODER_M1, &wAux);
 8002ac4:	f006 fc9e 	bl	8009404 <ENC_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 8002ac8:	6828      	ldr	r0, [r5, #0]
 8002aca:	f007 f8c3 	bl	8009c54 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002ace:	4620      	mov	r0, r4
 8002ad0:	f7ff fd54 	bl	800257c <MCI_GetCurrentFaults>
 8002ad4:	b118      	cbz	r0, 8002ade <TSK_MediumFrequencyTaskM1+0x2e>
    Mci[M1].State = FAULT_NOW;
 8002ad6:	230a      	movs	r3, #10
 8002ad8:	7763      	strb	r3, [r4, #29]
}
 8002ada:	b002      	add	sp, #8
 8002adc:	bd70      	pop	{r4, r5, r6, pc}
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 8002ade:	4620      	mov	r0, r4
 8002ae0:	f7ff fd4a 	bl	8002578 <MCI_GetOccurredFaults>
 8002ae4:	bb80      	cbnz	r0, 8002b48 <TSK_MediumFrequencyTaskM1+0x98>
      switch (Mci[M1].State)
 8002ae6:	7f63      	ldrb	r3, [r4, #29]
 8002ae8:	2b14      	cmp	r3, #20
 8002aea:	d8f6      	bhi.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
 8002aec:	a201      	add	r2, pc, #4	; (adr r2, 8002af4 <TSK_MediumFrequencyTaskM1+0x44>)
 8002aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af2:	bf00      	nop
 8002af4:	08002c9b 	.word	0x08002c9b
 8002af8:	08002adb 	.word	0x08002adb
 8002afc:	08002c51 	.word	0x08002c51
 8002b00:	08002adb 	.word	0x08002adb
 8002b04:	08002adb 	.word	0x08002adb
 8002b08:	08002adb 	.word	0x08002adb
 8002b0c:	08002c35 	.word	0x08002c35
 8002b10:	08002adb 	.word	0x08002adb
 8002b14:	08002c29 	.word	0x08002c29
 8002b18:	08002adb 	.word	0x08002adb
 8002b1c:	08002b49 	.word	0x08002b49
 8002b20:	08002c1b 	.word	0x08002c1b
 8002b24:	08002adb 	.word	0x08002adb
 8002b28:	08002adb 	.word	0x08002adb
 8002b2c:	08002adb 	.word	0x08002adb
 8002b30:	08002adb 	.word	0x08002adb
 8002b34:	08002bc9 	.word	0x08002bc9
 8002b38:	08002b97 	.word	0x08002b97
 8002b3c:	08002adb 	.word	0x08002adb
 8002b40:	08002adb 	.word	0x08002adb
 8002b44:	08002b51 	.word	0x08002b51
      Mci[M1].State = FAULT_OVER;
 8002b48:	230b      	movs	r3, #11
 8002b4a:	7763      	strb	r3, [r4, #29]
}
 8002b4c:	b002      	add	sp, #8
 8002b4e:	bd70      	pop	{r4, r5, r6, pc}
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002b50:	7f23      	ldrb	r3, [r4, #28]
 8002b52:	2b05      	cmp	r3, #5
 8002b54:	f000 80b1 	beq.w	8002cba <TSK_MediumFrequencyTaskM1+0x20a>
            if (TSK_StopPermanencyTimeHasElapsedM1())
 8002b58:	f7ff ffa0 	bl	8002a9c <TSK_StopPermanencyTimeHasElapsedM1>
 8002b5c:	2800      	cmp	r0, #0
 8002b5e:	d0bc      	beq.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
              ENC_Clear(&ENCODER_M1);
 8002b60:	4876      	ldr	r0, [pc, #472]	; (8002d3c <TSK_MediumFrequencyTaskM1+0x28c>)
 8002b62:	f006 fc27 	bl	80093b4 <ENC_Clear>
              R3_2_SwitchOnPWM( pwmcHandle[M1] );
 8002b66:	4b77      	ldr	r3, [pc, #476]	; (8002d44 <TSK_MediumFrequencyTaskM1+0x294>)
 8002b68:	6818      	ldr	r0, [r3, #0]
 8002b6a:	f007 faa9 	bl	800a0c0 <R3_2_SwitchOnPWM>
              TC_EncAlignmentCommand(pPosCtrl[M1]);
 8002b6e:	4b76      	ldr	r3, [pc, #472]	; (8002d48 <TSK_MediumFrequencyTaskM1+0x298>)
 8002b70:	6818      	ldr	r0, [r3, #0]
 8002b72:	f008 fb9d 	bl	800b2b0 <TC_EncAlignmentCommand>
              FOC_InitAdditionalMethods(M1);
 8002b76:	2000      	movs	r0, #0
 8002b78:	f7ff ff62 	bl	8002a40 <FOC_InitAdditionalMethods>
              STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 8002b7c:	4b73      	ldr	r3, [pc, #460]	; (8002d4c <TSK_MediumFrequencyTaskM1+0x29c>)
 8002b7e:	6818      	ldr	r0, [r3, #0]
 8002b80:	f008 f9d6 	bl	800af30 <STC_ForceSpeedReferenceToCurrentSpeed>
              MCI_ExecBufferedCommands( &Mci[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 8002b84:	486e      	ldr	r0, [pc, #440]	; (8002d40 <TSK_MediumFrequencyTaskM1+0x290>)
 8002b86:	f7ff fcb5 	bl	80024f4 <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 8002b8a:	2000      	movs	r0, #0
 8002b8c:	f7ff ff5a 	bl	8002a44 <FOC_CalcCurrRef>
              Mci[M1].State = RUN;
 8002b90:	2306      	movs	r3, #6
 8002b92:	7763      	strb	r3, [r4, #29]
 8002b94:	e7a1      	b.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
            if (MCI_STOP == Mci[M1].DirectCommand)
 8002b96:	7f23      	ldrb	r3, [r4, #28]
 8002b98:	2b05      	cmp	r3, #5
 8002b9a:	f000 808e 	beq.w	8002cba <TSK_MediumFrequencyTaskM1+0x20a>
              if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 8002b9e:	4e69      	ldr	r6, [pc, #420]	; (8002d44 <TSK_MediumFrequencyTaskM1+0x294>)
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	6830      	ldr	r0, [r6, #0]
 8002ba4:	f000 fc62 	bl	800346c <PWMC_CurrentReadingCalibr>
 8002ba8:	2800      	cmp	r0, #0
 8002baa:	d096      	beq.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
                if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 8002bac:	7f23      	ldrb	r3, [r4, #28]
 8002bae:	2b03      	cmp	r3, #3
 8002bb0:	f000 80a3 	beq.w	8002cfa <TSK_MediumFrequencyTaskM1+0x24a>
                  R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8002bb4:	6830      	ldr	r0, [r6, #0]
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	f007 fa58 	bl	800a06c <R3_2_TurnOnLowSides>
                  TSK_SetChargeBootCapDelayM1(CHARGE_BOOT_CAP_TICKS);
 8002bbc:	2014      	movs	r0, #20
 8002bbe:	f7ff ff57 	bl	8002a70 <TSK_SetChargeBootCapDelayM1>
                  Mci[M1].State = CHARGE_BOOT_CAP;
 8002bc2:	2310      	movs	r3, #16
 8002bc4:	7763      	strb	r3, [r4, #29]
 8002bc6:	e788      	b.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002bc8:	7f23      	ldrb	r3, [r4, #28]
 8002bca:	2b05      	cmp	r3, #5
 8002bcc:	d075      	beq.n	8002cba <TSK_MediumFrequencyTaskM1+0x20a>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 8002bce:	f7ff ff55 	bl	8002a7c <TSK_ChargeBootCapDelayHasElapsedM1>
 8002bd2:	2800      	cmp	r0, #0
 8002bd4:	d081      	beq.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8002bd6:	4d5b      	ldr	r5, [pc, #364]	; (8002d44 <TSK_MediumFrequencyTaskM1+0x294>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8002bd8:	4e5c      	ldr	r6, [pc, #368]	; (8002d4c <TSK_MediumFrequencyTaskM1+0x29c>)
              R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8002bda:	6828      	ldr	r0, [r5, #0]
 8002bdc:	f007 fabc 	bl	800a158 <R3_2_SwitchOffPWM>
              FOCVars[M1].bDriveInput = EXTERNAL;
 8002be0:	4b5b      	ldr	r3, [pc, #364]	; (8002d50 <TSK_MediumFrequencyTaskM1+0x2a0>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8002be2:	495c      	ldr	r1, [pc, #368]	; (8002d54 <TSK_MediumFrequencyTaskM1+0x2a4>)
 8002be4:	6830      	ldr	r0, [r6, #0]
              FOCVars[M1].bDriveInput = EXTERNAL;
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8002bec:	f008 f904 	bl	800adf8 <STC_SetSpeedSensor>
              ENC_Clear(&ENCODER_M1);
 8002bf0:	4852      	ldr	r0, [pc, #328]	; (8002d3c <TSK_MediumFrequencyTaskM1+0x28c>)
 8002bf2:	f006 fbdf 	bl	80093b4 <ENC_Clear>
              FOC_Clear( M1 );
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	f7ff fe42 	bl	8002880 <FOC_Clear>
              if (EAC_IsAligned(&EncAlignCtrlM1) == false )
 8002bfc:	4856      	ldr	r0, [pc, #344]	; (8002d58 <TSK_MediumFrequencyTaskM1+0x2a8>)
 8002bfe:	f006 fb9b 	bl	8009338 <EAC_IsAligned>
 8002c02:	2800      	cmp	r0, #0
 8002c04:	f040 8082 	bne.w	8002d0c <TSK_MediumFrequencyTaskM1+0x25c>
                EAC_StartAlignment(&EncAlignCtrlM1);
 8002c08:	4853      	ldr	r0, [pc, #332]	; (8002d58 <TSK_MediumFrequencyTaskM1+0x2a8>)
 8002c0a:	f006 fb55 	bl	80092b8 <EAC_StartAlignment>
                Mci[M1].State = ALIGNMENT;
 8002c0e:	2302      	movs	r3, #2
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8002c10:	6828      	ldr	r0, [r5, #0]
                Mci[M1].State = ALIGNMENT;
 8002c12:	7763      	strb	r3, [r4, #29]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8002c14:	f000 fc28 	bl	8003468 <PWMC_SwitchOnPWM>
 8002c18:	e75f      	b.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 8002c1a:	7f23      	ldrb	r3, [r4, #28]
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	f47f af5c 	bne.w	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002c22:	2300      	movs	r3, #0
 8002c24:	83a3      	strh	r3, [r4, #28]
 8002c26:	e758      	b.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 8002c28:	f7ff ff38 	bl	8002a9c <TSK_StopPermanencyTimeHasElapsedM1>
 8002c2c:	2800      	cmp	r0, #0
 8002c2e:	f43f af54 	beq.w	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
 8002c32:	e7f6      	b.n	8002c22 <TSK_MediumFrequencyTaskM1+0x172>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002c34:	7f23      	ldrb	r3, [r4, #28]
 8002c36:	2b05      	cmp	r3, #5
 8002c38:	d03f      	beq.n	8002cba <TSK_MediumFrequencyTaskM1+0x20a>
            TC_PositionRegulation(pPosCtrl[M1]);
 8002c3a:	4b43      	ldr	r3, [pc, #268]	; (8002d48 <TSK_MediumFrequencyTaskM1+0x298>)
 8002c3c:	6818      	ldr	r0, [r3, #0]
 8002c3e:	f008 faf5 	bl	800b22c <TC_PositionRegulation>
            MCI_ExecBufferedCommands(&Mci[M1]);
 8002c42:	483f      	ldr	r0, [pc, #252]	; (8002d40 <TSK_MediumFrequencyTaskM1+0x290>)
 8002c44:	f7ff fc56 	bl	80024f4 <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 8002c48:	2000      	movs	r0, #0
 8002c4a:	f7ff fefb 	bl	8002a44 <FOC_CalcCurrRef>
 8002c4e:	e744      	b.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8002c50:	7f23      	ldrb	r3, [r4, #28]
 8002c52:	2b05      	cmp	r3, #5
 8002c54:	d031      	beq.n	8002cba <TSK_MediumFrequencyTaskM1+0x20a>
            bool isAligned = EAC_IsAligned(&EncAlignCtrlM1);
 8002c56:	4840      	ldr	r0, [pc, #256]	; (8002d58 <TSK_MediumFrequencyTaskM1+0x2a8>)
 8002c58:	f006 fb6e 	bl	8009338 <EAC_IsAligned>
 8002c5c:	4605      	mov	r5, r0
            bool EACDone = EAC_Exec(&EncAlignCtrlM1);
 8002c5e:	483e      	ldr	r0, [pc, #248]	; (8002d58 <TSK_MediumFrequencyTaskM1+0x2a8>)
 8002c60:	f006 fb52 	bl	8009308 <EAC_Exec>
 8002c64:	4606      	mov	r6, r0
            if ((isAligned == false)  && (EACDone == false))
 8002c66:	b90d      	cbnz	r5, 8002c6c <TSK_MediumFrequencyTaskM1+0x1bc>
 8002c68:	2800      	cmp	r0, #0
 8002c6a:	d03e      	beq.n	8002cea <TSK_MediumFrequencyTaskM1+0x23a>
              R3_2_SwitchOffPWM( pwmcHandle[M1] );
 8002c6c:	4b35      	ldr	r3, [pc, #212]	; (8002d44 <TSK_MediumFrequencyTaskM1+0x294>)
              STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 8002c6e:	4d37      	ldr	r5, [pc, #220]	; (8002d4c <TSK_MediumFrequencyTaskM1+0x29c>)
              R3_2_SwitchOffPWM( pwmcHandle[M1] );
 8002c70:	6818      	ldr	r0, [r3, #0]
 8002c72:	f007 fa71 	bl	800a158 <R3_2_SwitchOffPWM>
              STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 8002c76:	6828      	ldr	r0, [r5, #0]
 8002c78:	2103      	movs	r1, #3
 8002c7a:	f008 f8d1 	bl	800ae20 <STC_SetControlMode>
              STC_SetSpeedSensor(pSTC[M1], &ENCODER_M1._Super);
 8002c7e:	492f      	ldr	r1, [pc, #188]	; (8002d3c <TSK_MediumFrequencyTaskM1+0x28c>)
 8002c80:	6828      	ldr	r0, [r5, #0]
 8002c82:	f008 f8b9 	bl	800adf8 <STC_SetSpeedSensor>
              FOC_Clear(M1);
 8002c86:	2000      	movs	r0, #0
 8002c88:	f7ff fdfa 	bl	8002880 <FOC_Clear>
              TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8002c8c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002c90:	f7ff fefe 	bl	8002a90 <TSK_SetStopPermanencyTimeM1>
              Mci[M1].State = WAIT_STOP_MOTOR;
 8002c94:	2314      	movs	r3, #20
 8002c96:	7763      	strb	r3, [r4, #29]
 8002c98:	e71f      	b.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 8002c9a:	7f23      	ldrb	r3, [r4, #28]
 8002c9c:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	f47f af1a 	bne.w	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
           if (pwmcHandle[M1]->offsetCalibStatus == false)
 8002ca6:	4d27      	ldr	r5, [pc, #156]	; (8002d44 <TSK_MediumFrequencyTaskM1+0x294>)
 8002ca8:	6828      	ldr	r0, [r5, #0]
 8002caa:	f890 106e 	ldrb.w	r1, [r0, #110]	; 0x6e
 8002cae:	b9a9      	cbnz	r1, 8002cdc <TSK_MediumFrequencyTaskM1+0x22c>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8002cb0:	f000 fbdc 	bl	800346c <PWMC_CurrentReadingCalibr>
             Mci[M1].State = OFFSET_CALIB;
 8002cb4:	2311      	movs	r3, #17
 8002cb6:	7763      	strb	r3, [r4, #29]
 8002cb8:	e70f      	b.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
  R3_2_SwitchOffPWM(pwmcHandle[motor]);
 8002cba:	4b22      	ldr	r3, [pc, #136]	; (8002d44 <TSK_MediumFrequencyTaskM1+0x294>)
 8002cbc:	6818      	ldr	r0, [r3, #0]
 8002cbe:	f007 fa4b 	bl	800a158 <R3_2_SwitchOffPWM>
  FOC_Clear(motor);
 8002cc2:	2000      	movs	r0, #0
 8002cc4:	f7ff fddc 	bl	8002880 <FOC_Clear>
  PQD_Clear(pMPM[motor]);
 8002cc8:	6828      	ldr	r0, [r5, #0]
 8002cca:	f006 ffdd 	bl	8009c88 <PQD_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 8002cce:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002cd2:	f7ff fedd 	bl	8002a90 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 8002cd6:	2308      	movs	r3, #8
 8002cd8:	7763      	strb	r3, [r4, #29]
  return;
 8002cda:	e6fe      	b.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8002cdc:	4619      	mov	r1, r3
             pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 8002cde:	f8a0 304e 	strh.w	r3, [r0, #78]	; 0x4e
             PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 8002ce2:	f000 fbc3 	bl	800346c <PWMC_CurrentReadingCalibr>
             R3_2_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 8002ce6:	6828      	ldr	r0, [r5, #0]
 8002ce8:	e765      	b.n	8002bb6 <TSK_MediumFrequencyTaskM1+0x106>
                IqdRef.d = STC_CalcTorqueReference(pSTC[M1]);
 8002cea:	4b18      	ldr	r3, [pc, #96]	; (8002d4c <TSK_MediumFrequencyTaskM1+0x29c>)
 8002cec:	6818      	ldr	r0, [r3, #0]
 8002cee:	f008 f8e3 	bl	800aeb8 <STC_CalcTorqueReference>
                FOCVars[M1].Iqdref = IqdRef;
 8002cf2:	4b17      	ldr	r3, [pc, #92]	; (8002d50 <TSK_MediumFrequencyTaskM1+0x2a0>)
 8002cf4:	821e      	strh	r6, [r3, #16]
 8002cf6:	8258      	strh	r0, [r3, #18]
            {
 8002cf8:	e6ef      	b.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
                  FOC_Clear(M1);
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	f7ff fdc0 	bl	8002880 <FOC_Clear>
                  PQD_Clear(pMPM[M1]);
 8002d00:	6828      	ldr	r0, [r5, #0]
 8002d02:	f006 ffc1 	bl	8009c88 <PQD_Clear>
                  Mci[M1].DirectCommand = MCI_NO_COMMAND;
 8002d06:	2300      	movs	r3, #0
 8002d08:	83a3      	strh	r3, [r4, #28]
 8002d0a:	e6e6      	b.n	8002ada <TSK_MediumFrequencyTaskM1+0x2a>
                STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 8002d0c:	6830      	ldr	r0, [r6, #0]
 8002d0e:	2103      	movs	r1, #3
 8002d10:	f008 f886 	bl	800ae20 <STC_SetControlMode>
                STC_SetSpeedSensor(pSTC[M1], &ENCODER_M1._Super);
 8002d14:	4909      	ldr	r1, [pc, #36]	; (8002d3c <TSK_MediumFrequencyTaskM1+0x28c>)
 8002d16:	6830      	ldr	r0, [r6, #0]
 8002d18:	f008 f86e 	bl	800adf8 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	f7ff fe8f 	bl	8002a40 <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef( M1 );
 8002d22:	2000      	movs	r0, #0
 8002d24:	f7ff fe8e 	bl	8002a44 <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed( pSTC[M1] ); /* Init the reference speed to current speed */
 8002d28:	6830      	ldr	r0, [r6, #0]
 8002d2a:	f008 f901 	bl	800af30 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands( &Mci[M1] ); /* Exec the speed ramp after changing of the speed sensor */
 8002d2e:	4804      	ldr	r0, [pc, #16]	; (8002d40 <TSK_MediumFrequencyTaskM1+0x290>)
 8002d30:	f7ff fbe0 	bl	80024f4 <MCI_ExecBufferedCommands>
 8002d34:	2306      	movs	r3, #6
 8002d36:	e76b      	b.n	8002c10 <TSK_MediumFrequencyTaskM1+0x160>
 8002d38:	200003e4 	.word	0x200003e4
 8002d3c:	200000e0 	.word	0x200000e0
 8002d40:	20000bf0 	.word	0x20000bf0
 8002d44:	20000c54 	.word	0x20000c54
 8002d48:	200003f0 	.word	0x200003f0
 8002d4c:	200003f4 	.word	0x200003f4
 8002d50:	20000c20 	.word	0x20000c20
 8002d54:	200003ac 	.word	0x200003ac
 8002d58:	2000015c 	.word	0x2000015c

08002d5c <MC_Scheduler>:
  if (((uint8_t)1) == bMCBootCompleted)
 8002d5c:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <MC_Scheduler+0x78>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d000      	beq.n	8002d66 <MC_Scheduler+0xa>
 8002d64:	4770      	bx	lr
{
 8002d66:	b570      	push	{r4, r5, r6, lr}
    if(hMFTaskCounterM1 > 0u)
 8002d68:	4c1b      	ldr	r4, [pc, #108]	; (8002dd8 <MC_Scheduler+0x7c>)
 8002d6a:	8823      	ldrh	r3, [r4, #0]
 8002d6c:	b19b      	cbz	r3, 8002d96 <MC_Scheduler+0x3a>
      hMFTaskCounterM1--;
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 8002d72:	4a1a      	ldr	r2, [pc, #104]	; (8002ddc <MC_Scheduler+0x80>)
      hMFTaskCounterM1--;
 8002d74:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8002d76:	8813      	ldrh	r3, [r2, #0]
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	b11b      	cbz	r3, 8002d84 <MC_Scheduler+0x28>
      hBootCapDelayCounterM1--;
 8002d7c:	8813      	ldrh	r3, [r2, #0]
 8002d7e:	3b01      	subs	r3, #1
 8002d80:	b29b      	uxth	r3, r3
 8002d82:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8002d84:	4a16      	ldr	r2, [pc, #88]	; (8002de0 <MC_Scheduler+0x84>)
 8002d86:	8813      	ldrh	r3, [r2, #0]
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	b11b      	cbz	r3, 8002d94 <MC_Scheduler+0x38>
      hStopPermanencyCounterM1--;
 8002d8c:	8813      	ldrh	r3, [r2, #0]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	8013      	strh	r3, [r2, #0]
}
 8002d94:	bd70      	pop	{r4, r5, r6, pc}
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002d96:	4d13      	ldr	r5, [pc, #76]	; (8002de4 <MC_Scheduler+0x88>)
      TSK_MediumFrequencyTaskM1();
 8002d98:	f7ff fe8a 	bl	8002ab0 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 8002d9c:	f7ff fb38 	bl	8002410 <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 8002da0:	4629      	mov	r1, r5
 8002da2:	f851 0b0c 	ldr.w	r0, [r1], #12
 8002da6:	6883      	ldr	r3, [r0, #8]
 8002da8:	4798      	blx	r3
 8002daa:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 8002dac:	b130      	cbz	r0, 8002dbc <MC_Scheduler+0x60>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 8002dae:	4629      	mov	r1, r5
 8002db0:	220a      	movs	r2, #10
 8002db2:	f851 0b08 	ldr.w	r0, [r1], #8
 8002db6:	6803      	ldr	r3, [r0, #0]
 8002db8:	4798      	blx	r3
 8002dba:	b908      	cbnz	r0, 8002dc0 <MC_Scheduler+0x64>
{
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e7d8      	b.n	8002d72 <MC_Scheduler+0x16>
          MCP_ReceivedPacket(&MCP_Over_UartA);
 8002dc0:	4628      	mov	r0, r5
 8002dc2:	f006 fc1b 	bl	80095fc <MCP_ReceivedPacket>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 8002dc6:	6828      	ldr	r0, [r5, #0]
 8002dc8:	89ea      	ldrh	r2, [r5, #14]
 8002dca:	6846      	ldr	r6, [r0, #4]
 8002dcc:	68a9      	ldr	r1, [r5, #8]
 8002dce:	230a      	movs	r3, #10
 8002dd0:	47b0      	blx	r6
 8002dd2:	e7f3      	b.n	8002dbc <MC_Scheduler+0x60>
 8002dd4:	20000c46 	.word	0x20000c46
 8002dd8:	20000c4a 	.word	0x20000c4a
 8002ddc:	20000c48 	.word	0x20000c48
 8002de0:	20000c4c 	.word	0x20000c4c
 8002de4:	20000438 	.word	0x20000438

08002de8 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 8002de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* USER CODE END HighFrequencyTask 0 */

  uint16_t hFOCreturn;
  uint8_t bMotorNbr = 0;

  (void)ENC_CalcAngle(&ENCODER_M1);   /* if not sensorless then 2nd parameter is MC_NULL*/
 8002dec:	4835      	ldr	r0, [pc, #212]	; (8002ec4 <TSK_HighFrequencyTask+0xdc>)
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
  hElAngle = SPD_GetElAngle(speedHandle);
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8002dee:	4f36      	ldr	r7, [pc, #216]	; (8002ec8 <TSK_HighFrequencyTask+0xe0>)
  RCM_ReadOngoingConv();
  RCM_ExecNextConv();
  Ialphabeta = MCM_Clarke(Iab);
  Iqd = MCM_Park(Ialphabeta, hElAngle);
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002df0:	4c36      	ldr	r4, [pc, #216]	; (8002ecc <TSK_HighFrequencyTask+0xe4>)
{
 8002df2:	b086      	sub	sp, #24
  (void)ENC_CalcAngle(&ENCODER_M1);   /* if not sensorless then 2nd parameter is MC_NULL*/
 8002df4:	f006 faec 	bl	80093d0 <ENC_CalcAngle>
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 8002df8:	4b35      	ldr	r3, [pc, #212]	; (8002ed0 <TSK_HighFrequencyTask+0xe8>)
 8002dfa:	6818      	ldr	r0, [r3, #0]
 8002dfc:	f007 fffe 	bl	800adfc <STC_GetSpeedSensor>
 8002e00:	4680      	mov	r8, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8002e02:	f007 ff9d 	bl	800ad40 <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8002e06:	a903      	add	r1, sp, #12
  hElAngle = SPD_GetElAngle(speedHandle);
 8002e08:	4605      	mov	r5, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8002e0a:	6838      	ldr	r0, [r7, #0]
 8002e0c:	f000 f9f2 	bl	80031f4 <PWMC_GetPhaseCurrents>
  RCM_ReadOngoingConv();
 8002e10:	f001 fd3e 	bl	8004890 <RCM_ReadOngoingConv>
  RCM_ExecNextConv();
 8002e14:	f001 fcec 	bl	80047f0 <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 8002e18:	9803      	ldr	r0, [sp, #12]
 8002e1a:	f7ff fc7f 	bl	800271c <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002e1e:	4629      	mov	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 8002e20:	9004      	str	r0, [sp, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002e22:	f7ff fcbb 	bl	800279c <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002e26:	f9b4 1010 	ldrsh.w	r1, [r4, #16]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8002e2a:	9001      	str	r0, [sp, #4]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002e2c:	b203      	sxth	r3, r0
 8002e2e:	1ac9      	subs	r1, r1, r3
 8002e30:	4b28      	ldr	r3, [pc, #160]	; (8002ed4 <TSK_HighFrequencyTask+0xec>)
 8002e32:	6818      	ldr	r0, [r3, #0]
 8002e34:	f006 feaa 	bl	8009b8c <PI_Controller>
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8002e38:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
 8002e3c:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 8002e40:	1ac9      	subs	r1, r1, r3
 8002e42:	4b25      	ldr	r3, [pc, #148]	; (8002ed8 <TSK_HighFrequencyTask+0xf0>)
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 8002e44:	4606      	mov	r6, r0
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8002e46:	6818      	ldr	r0, [r3, #0]
 8002e48:	f006 fea0 	bl	8009b8c <PI_Controller>
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002e4c:	f8ad 6008 	strh.w	r6, [sp, #8]
 8002e50:	f8ad 000a 	strh.w	r0, [sp, #10]
 8002e54:	9902      	ldr	r1, [sp, #8]
 8002e56:	4821      	ldr	r0, [pc, #132]	; (8002edc <TSK_HighFrequencyTask+0xf4>)
 8002e58:	f006 f9f6 	bl	8009248 <Circle_Limitation>
 8002e5c:	4606      	mov	r6, r0
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8002e5e:	4640      	mov	r0, r8
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8002e60:	9602      	str	r6, [sp, #8]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8002e62:	f007 ff77 	bl	800ad54 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002e66:	4629      	mov	r1, r5
 8002e68:	9802      	ldr	r0, [sp, #8]
 8002e6a:	f7ff fcd9 	bl	8002820 <MCM_Rev_Park>
 8002e6e:	4601      	mov	r1, r0
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002e70:	6838      	ldr	r0, [r7, #0]
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8002e72:	9105      	str	r1, [sp, #20]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002e74:	f000 f9c0 	bl	80031f8 <PWMC_SetPhaseVoltage>

  FOCVars[M1].Vqd = Vqd;
  FOCVars[M1].Iab = Iab;
 8002e78:	9b03      	ldr	r3, [sp, #12]
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002e7a:	9a04      	ldr	r2, [sp, #16]
  FOCVars[M1].Iab = Iab;
 8002e7c:	6023      	str	r3, [r4, #0]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8002e7e:	4601      	mov	r1, r0
  FOCVars[M1].Iqd = Iqd;
 8002e80:	9b01      	ldr	r3, [sp, #4]
  FOCVars[M1].Valphabeta = Valphabeta;
 8002e82:	9805      	ldr	r0, [sp, #20]
  FOCVars[M1].Vqd = Vqd;
 8002e84:	f8c4 6016 	str.w	r6, [r4, #22]
  if(hFOCreturn == MC_DURATION)
 8002e88:	2901      	cmp	r1, #1
  FOCVars[M1].Ialphabeta = Ialphabeta;
 8002e8a:	6062      	str	r2, [r4, #4]
  FOCVars[M1].Iqd = Iqd;
 8002e8c:	60e3      	str	r3, [r4, #12]
  FOCVars[M1].Valphabeta = Valphabeta;
 8002e8e:	f8c4 001a 	str.w	r0, [r4, #26]
  FOCVars[M1].hElAngle = hElAngle;
 8002e92:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_DURATION)
 8002e94:	d011      	beq.n	8002eba <TSK_HighFrequencyTask+0xd2>
  GLOBAL_TIMESTAMP++;
 8002e96:	4a12      	ldr	r2, [pc, #72]	; (8002ee0 <TSK_HighFrequencyTask+0xf8>)
  if (0U == MCPA_UART_A.Mark)
 8002e98:	4812      	ldr	r0, [pc, #72]	; (8002ee4 <TSK_HighFrequencyTask+0xfc>)
  GLOBAL_TIMESTAMP++;
 8002e9a:	6813      	ldr	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8002e9c:	f890 1029 	ldrb.w	r1, [r0, #41]	; 0x29
  GLOBAL_TIMESTAMP++;
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 8002ea4:	b919      	cbnz	r1, 8002eae <TSK_HighFrequencyTask+0xc6>
}
 8002ea6:	2000      	movs	r0, #0
 8002ea8:	b006      	add	sp, #24
 8002eaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MCPA_dataLog (&MCPA_UART_A);
 8002eae:	f006 fc6d 	bl	800978c <MCPA_dataLog>
}
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	b006      	add	sp, #24
 8002eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 8002eba:	480b      	ldr	r0, [pc, #44]	; (8002ee8 <TSK_HighFrequencyTask+0x100>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	f7ff fb0d 	bl	80024dc <MCI_FaultProcessing>
 8002ec2:	e7e8      	b.n	8002e96 <TSK_HighFrequencyTask+0xae>
 8002ec4:	200000e0 	.word	0x200000e0
 8002ec8:	20000c54 	.word	0x20000c54
 8002ecc:	20000c20 	.word	0x20000c20
 8002ed0:	200003f4 	.word	0x200003f4
 8002ed4:	200003ec 	.word	0x200003ec
 8002ed8:	200003e8 	.word	0x200003e8
 8002edc:	2000002c 	.word	0x2000002c
 8002ee0:	20001e48 	.word	0x20001e48
 8002ee4:	2000040c 	.word	0x2000040c
 8002ee8:	20000bf0 	.word	0x20000bf0

08002eec <TSK_SafetyTask_PWMOFF>:
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink
  * @retval None
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8002eec:	b570      	push	{r4, r5, r6, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};

  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8002eee:	4b23      	ldr	r3, [pc, #140]	; (8002f7c <TSK_SafetyTask_PWMOFF+0x90>)
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8002ef0:	4e23      	ldr	r6, [pc, #140]	; (8002f80 <TSK_SafetyTask_PWMOFF+0x94>)
{
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	4604      	mov	r4, r0
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8002ef6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8002efa:	f006 fdd3 	bl	8009aa4 <NTC_CalcAvTemp>
 8002efe:	4605      	mov	r5, r0
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8002f00:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002f04:	f000 fad6 	bl	80034b4 <PWMC_CheckOverCurrent>
  CodeReturn |= errMask[bMotor] & NTC_CalcAvTemp(pTemperatureSensor[bMotor]); /* check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
 8002f08:	f005 050e 	and.w	r5, r5, #14
  CodeReturn |= PWMC_CheckOverCurrent(pwmcHandle[bMotor]);                    /* check for fault. It return MC_BREAK_IN or MC_NO_FAULTS
 8002f0c:	4328      	orrs	r0, r5
 8002f0e:	b285      	uxth	r5, r0
                                                                                 (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if(M1 == bMotor)
 8002f10:	b354      	cbz	r4, 8002f68 <TSK_SafetyTask_PWMOFF+0x7c>
  {
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* process faults */
 8002f12:	481c      	ldr	r0, [pc, #112]	; (8002f84 <TSK_SafetyTask_PWMOFF+0x98>)
 8002f14:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8002f18:	43ea      	mvns	r2, r5
 8002f1a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8002f1e:	b292      	uxth	r2, r2
 8002f20:	4629      	mov	r1, r5
 8002f22:	9001      	str	r0, [sp, #4]
 8002f24:	f7ff fada 	bl	80024dc <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8002f28:	9801      	ldr	r0, [sp, #4]
 8002f2a:	f7ff fb71 	bl	8002610 <MCI_GetFaultState>
 8002f2e:	b1c8      	cbz	r0, 8002f64 <TSK_SafetyTask_PWMOFF+0x78>
  {
    /* reset Encoder state */
    if (pEAC[bMotor] != MC_NULL)
 8002f30:	4b15      	ldr	r3, [pc, #84]	; (8002f88 <TSK_SafetyTask_PWMOFF+0x9c>)
 8002f32:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8002f36:	b110      	cbz	r0, 8002f3e <TSK_SafetyTask_PWMOFF+0x52>
    {
      EAC_SetRestartState(pEAC[bMotor], false);
 8002f38:	2100      	movs	r1, #0
 8002f3a:	f006 f9ff 	bl	800933c <EAC_SetRestartState>
    }
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 8002f3e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8002f42:	f000 fa8f 	bl	8003464 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0)
 8002f46:	4811      	ldr	r0, [pc, #68]	; (8002f8c <TSK_SafetyTask_PWMOFF+0xa0>)
 8002f48:	f890 3029 	ldrb.w	r3, [r0, #41]	; 0x29
 8002f4c:	b99b      	cbnz	r3, 8002f76 <TSK_SafetyTask_PWMOFF+0x8a>
    {
      MCPA_flushDataLog (&MCPA_UART_A);
    }
    FOC_Clear(bMotor);
 8002f4e:	4620      	mov	r0, r4
 8002f50:	f7ff fc96 	bl	8002880 <FOC_Clear>
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8002f54:	4b0e      	ldr	r3, [pc, #56]	; (8002f90 <TSK_SafetyTask_PWMOFF+0xa4>)
 8002f56:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  }

  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 8002f5a:	b002      	add	sp, #8
 8002f5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8002f60:	f006 be92 	b.w	8009c88 <PQD_Clear>
}
 8002f64:	b002      	add	sp, #8
 8002f66:	bd70      	pop	{r4, r5, r6, pc}
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1);
 8002f68:	480a      	ldr	r0, [pc, #40]	; (8002f94 <TSK_SafetyTask_PWMOFF+0xa8>)
 8002f6a:	f007 fead 	bl	800acc8 <RVBS_CalcAvVbus>
 8002f6e:	f000 000e 	and.w	r0, r0, #14
 8002f72:	4305      	orrs	r5, r0
 8002f74:	e7cd      	b.n	8002f12 <TSK_SafetyTask_PWMOFF+0x26>
      MCPA_flushDataLog (&MCPA_UART_A);
 8002f76:	f006 fccd 	bl	8009914 <MCPA_flushDataLog>
 8002f7a:	e7e8      	b.n	8002f4e <TSK_SafetyTask_PWMOFF+0x62>
 8002f7c:	200003f8 	.word	0x200003f8
 8002f80:	20000c54 	.word	0x20000c54
 8002f84:	20000bf0 	.word	0x20000bf0
 8002f88:	20000c50 	.word	0x20000c50
 8002f8c:	2000040c 	.word	0x2000040c
 8002f90:	200003e4 	.word	0x200003e4
 8002f94:	20000000 	.word	0x20000000

08002f98 <TSK_SafetyTask>:
{
 8002f98:	b508      	push	{r3, lr}
  if (1U == bMCBootCompleted)
 8002f9a:	4b06      	ldr	r3, [pc, #24]	; (8002fb4 <TSK_SafetyTask+0x1c>)
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d000      	beq.n	8002fa4 <TSK_SafetyTask+0xc>
}
 8002fa2:	bd08      	pop	{r3, pc}
    TSK_SafetyTask_PWMOFF(M1);
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	f7ff ffa1 	bl	8002eec <TSK_SafetyTask_PWMOFF>
}
 8002faa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCM_ExecUserConv();
 8002fae:	f001 bbef 	b.w	8004790 <RCM_ExecUserConv>
 8002fb2:	bf00      	nop
 8002fb4:	20000c46 	.word	0x20000c46

08002fb8 <MC_RunMotorControlTasks>:
{
 8002fb8:	b508      	push	{r3, lr}
  if (0U == bMCBootCompleted)
 8002fba:	4b04      	ldr	r3, [pc, #16]	; (8002fcc <MC_RunMotorControlTasks+0x14>)
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	b903      	cbnz	r3, 8002fc2 <MC_RunMotorControlTasks+0xa>
}
 8002fc0:	bd08      	pop	{r3, pc}
    MC_Scheduler();
 8002fc2:	f7ff fecb 	bl	8002d5c <MC_Scheduler>
    TSK_SafetyTask();
 8002fc6:	f7ff ffe7 	bl	8002f98 <TSK_SafetyTask>
}
 8002fca:	bd08      	pop	{r3, pc}
 8002fcc:	20000c46 	.word	0x20000c46

08002fd0 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 8002fd0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R3_2_SwitchOffPWM(pwmcHandle[M1]);
 8002fd2:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <TSK_HardwareFaultTask+0x18>)
 8002fd4:	6818      	ldr	r0, [r3, #0]
 8002fd6:	f007 f8bf 	bl	800a158 <R3_2_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8002fda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 8002fde:	4803      	ldr	r0, [pc, #12]	; (8002fec <TSK_HardwareFaultTask+0x1c>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	2180      	movs	r1, #128	; 0x80
 8002fe4:	f7ff ba7a 	b.w	80024dc <MCI_FaultProcessing>
 8002fe8:	20000c54 	.word	0x20000c54
 8002fec:	20000bf0 	.word	0x20000bf0

08002ff0 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8002ff0:	b508      	push	{r3, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8002ff2:	f7ff fa03 	bl	80023fc <MC_GetSTMStateMotor1>
 8002ff6:	b918      	cbnz	r0, 8003000 <UI_HandleStartStopButton_cb+0x10>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8002ff8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StartMotor1();
 8002ffc:	f7ff b9e0 	b.w	80023c0 <MC_StartMotor1>
}
 8003000:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    (void)MC_StopMotor1();
 8003004:	f7ff b9e2 	b.w	80023cc <MC_StopMotor1>

08003008 <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration
  */
__weak void mc_lock_pins (void)
{
 8003008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800300c:	4a61      	ldr	r2, [pc, #388]	; (8003194 <mc_lock_pins+0x18c>)
 800300e:	4c62      	ldr	r4, [pc, #392]	; (8003198 <mc_lock_pins+0x190>)
 8003010:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003012:	f04f 0c04 	mov.w	ip, #4
 8003016:	b094      	sub	sp, #80	; 0x50
 8003018:	f8c2 c01c 	str.w	ip, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800301c:	61d4      	str	r4, [r2, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  temp = READ_REG(GPIOx->LCKR);
 800301e:	69d3      	ldr	r3, [r2, #28]
 8003020:	9313      	str	r3, [sp, #76]	; 0x4c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003022:	4d5e      	ldr	r5, [pc, #376]	; (800319c <mc_lock_pins+0x194>)
  (void) temp;
 8003024:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003026:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003028:	f04f 0e02 	mov.w	lr, #2
 800302c:	f8c2 e01c 	str.w	lr, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003030:	61d5      	str	r5, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003032:	69d3      	ldr	r3, [r2, #28]
 8003034:	9312      	str	r3, [sp, #72]	; 0x48
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003036:	495a      	ldr	r1, [pc, #360]	; (80031a0 <mc_lock_pins+0x198>)
  (void) temp;
 8003038:	9b12      	ldr	r3, [sp, #72]	; 0x48
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800303a:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800303c:	f44f 7680 	mov.w	r6, #256	; 0x100
 8003040:	61d6      	str	r6, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003042:	61d1      	str	r1, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003044:	69d3      	ldr	r3, [r2, #28]
 8003046:	9311      	str	r3, [sp, #68]	; 0x44
  (void) temp;
 8003048:	9b11      	ldr	r3, [sp, #68]	; 0x44
  WRITE_REG(GPIOx->LCKR, PinMask);
 800304a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800304e:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
 8003052:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003054:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003056:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003058:	69d0      	ldr	r0, [r2, #28]
 800305a:	9010      	str	r0, [sp, #64]	; 0x40
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800305c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
  (void) temp;
 8003060:	9810      	ldr	r0, [sp, #64]	; 0x40
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003062:	2701      	movs	r7, #1
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003064:	f04f 1001 	mov.w	r0, #65537	; 0x10001
 8003068:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800306a:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800306c:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800306e:	f8d3 801c 	ldr.w	r8, [r3, #28]
 8003072:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  (void) temp;
 8003076:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800307a:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800307c:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800307e:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003080:	69d0      	ldr	r0, [r2, #28]
 8003082:	900e      	str	r0, [sp, #56]	; 0x38
  (void) temp;
 8003084:	980e      	ldr	r0, [sp, #56]	; 0x38
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003086:	4847      	ldr	r0, [pc, #284]	; (80031a4 <mc_lock_pins+0x19c>)
 8003088:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800308a:	2780      	movs	r7, #128	; 0x80
 800308c:	61df      	str	r7, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800308e:	61d8      	str	r0, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003090:	f8d3 801c 	ldr.w	r8, [r3, #28]
 8003094:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  (void) temp;
 8003098:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800309c:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800309e:	f8c3 e01c 	str.w	lr, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030a2:	61dd      	str	r5, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80030a4:	69dd      	ldr	r5, [r3, #28]
 80030a6:	950c      	str	r5, [sp, #48]	; 0x30
  (void) temp;
 80030a8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030aa:	4d3f      	ldr	r5, [pc, #252]	; (80031a8 <mc_lock_pins+0x1a0>)
 80030ac:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030ae:	f04f 0e08 	mov.w	lr, #8
 80030b2:	f8c3 e01c 	str.w	lr, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030b6:	61dd      	str	r5, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80030b8:	69dd      	ldr	r5, [r3, #28]
 80030ba:	950b      	str	r5, [sp, #44]	; 0x2c
  (void) temp;
 80030bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030be:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030c0:	f8c3 c01c 	str.w	ip, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030c4:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80030c6:	69dc      	ldr	r4, [r3, #28]
 80030c8:	940a      	str	r4, [sp, #40]	; 0x28
  (void) temp;
 80030ca:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030cc:	4c37      	ldr	r4, [pc, #220]	; (80031ac <mc_lock_pins+0x1a4>)
 80030ce:	61dc      	str	r4, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030d0:	2540      	movs	r5, #64	; 0x40
 80030d2:	61dd      	str	r5, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030d4:	61dc      	str	r4, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80030d6:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 80030da:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030de:	f04f 0e20 	mov.w	lr, #32
  (void) temp;
 80030e2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030e6:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 80031b4 <mc_lock_pins+0x1ac>
 80030ea:	f8c3 c01c 	str.w	ip, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 80030ee:	f8c3 e01c 	str.w	lr, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 80030f2:	f8c3 c01c 	str.w	ip, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 80030f6:	f8d3 c01c 	ldr.w	ip, [r3, #28]
 80030fa:	f8cd c020 	str.w	ip, [sp, #32]
  (void) temp;
 80030fe:	f8dd c020 	ldr.w	ip, [sp, #32]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003102:	61d4      	str	r4, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003104:	61d5      	str	r5, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003106:	61d4      	str	r4, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003108:	69d4      	ldr	r4, [r2, #28]
 800310a:	9407      	str	r4, [sp, #28]
  (void) temp;
 800310c:	9c07      	ldr	r4, [sp, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800310e:	61d0      	str	r0, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003110:	61d7      	str	r7, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003112:	61d0      	str	r0, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003114:	69d0      	ldr	r0, [r2, #28]
 8003116:	9006      	str	r0, [sp, #24]
  (void) temp;
 8003118:	9806      	ldr	r0, [sp, #24]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800311a:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800311c:	61de      	str	r6, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800311e:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003120:	69d9      	ldr	r1, [r3, #28]
 8003122:	9105      	str	r1, [sp, #20]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003124:	f44f 7000 	mov.w	r0, #512	; 0x200
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003128:	f44f 3181 	mov.w	r1, #66048	; 0x10200
  (void) temp;
 800312c:	9c05      	ldr	r4, [sp, #20]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800312e:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003130:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003132:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003134:	69d9      	ldr	r1, [r3, #28]
 8003136:	9104      	str	r1, [sp, #16]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003138:	f44f 6080 	mov.w	r0, #1024	; 0x400
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800313c:	f44f 3182 	mov.w	r1, #66560	; 0x10400
  (void) temp;
 8003140:	9c04      	ldr	r4, [sp, #16]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003142:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003144:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003146:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003148:	69d9      	ldr	r1, [r3, #28]
 800314a:	9103      	str	r1, [sp, #12]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800314c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003150:	f44f 3188 	mov.w	r1, #69632	; 0x11000
  (void) temp;
 8003154:	9c03      	ldr	r4, [sp, #12]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003156:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003158:	61d8      	str	r0, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800315a:	61d9      	str	r1, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 800315c:	69db      	ldr	r3, [r3, #28]
 800315e:	9302      	str	r3, [sp, #8]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003160:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003164:	f44f 33c0 	mov.w	r3, #98304	; 0x18000
  (void) temp;
 8003168:	9802      	ldr	r0, [sp, #8]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800316a:	61d3      	str	r3, [r2, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 800316c:	61d1      	str	r1, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800316e:	61d3      	str	r3, [r2, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003170:	69d2      	ldr	r2, [r2, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003172:	4b0f      	ldr	r3, [pc, #60]	; (80031b0 <mc_lock_pins+0x1a8>)
  temp = READ_REG(GPIOx->LCKR);
 8003174:	9201      	str	r2, [sp, #4]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003176:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 800317a:	f44f 3290 	mov.w	r2, #73728	; 0x12000
  (void) temp;
 800317e:	9801      	ldr	r0, [sp, #4]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003180:	61da      	str	r2, [r3, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8003182:	61d9      	str	r1, [r3, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8003184:	61da      	str	r2, [r3, #28]
  temp = READ_REG(GPIOx->LCKR);
 8003186:	69db      	ldr	r3, [r3, #28]
 8003188:	9300      	str	r3, [sp, #0]
  (void) temp;
 800318a:	9b00      	ldr	r3, [sp, #0]
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
}
 800318c:	b014      	add	sp, #80	; 0x50
 800318e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003192:	bf00      	nop
 8003194:	48000400 	.word	0x48000400
 8003198:	00010004 	.word	0x00010004
 800319c:	00010002 	.word	0x00010002
 80031a0:	00010100 	.word	0x00010100
 80031a4:	00010080 	.word	0x00010080
 80031a8:	00010008 	.word	0x00010008
 80031ac:	00010040 	.word	0x00010040
 80031b0:	48000800 	.word	0x48000800
 80031b4:	00010020 	.word	0x00010020

080031b8 <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 80031b8:	b508      	push	{r3, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 80031ba:	f004 fc0b 	bl	80079d4 <HAL_RCC_GetHCLKFreq>
 80031be:	4b0a      	ldr	r3, [pc, #40]	; (80031e8 <MX_MotorControl_Init+0x30>)
 80031c0:	fba3 3000 	umull	r3, r0, r3, r0
 80031c4:	09c0      	lsrs	r0, r0, #7
 80031c6:	f003 f97f 	bl	80064c8 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 80031ca:	4b08      	ldr	r3, [pc, #32]	; (80031ec <MX_MotorControl_Init+0x34>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	6819      	ldr	r1, [r3, #0]
 80031d0:	f04f 30ff 	mov.w	r0, #4294967295
 80031d4:	f003 f92c 	bl	8006430 <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 80031d8:	4805      	ldr	r0, [pc, #20]	; (80031f0 <MX_MotorControl_Init+0x38>)
 80031da:	f7ff fb8b 	bl	80028f4 <MCboot>
  mc_lock_pins();
}
 80031de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  mc_lock_pins();
 80031e2:	f7ff bf11 	b.w	8003008 <mc_lock_pins>
 80031e6:	bf00      	nop
 80031e8:	10624dd3 	.word	0x10624dd3
 80031ec:	200004e0 	.word	0x200004e0
 80031f0:	20001de4 	.word	0x20001de4

080031f4 <PWMC_GetPhaseCurrents>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 80031f4:	6803      	ldr	r3, [r0, #0]
 80031f6:	4718      	bx	r3

080031f8 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 80031f8:	b530      	push	{r4, r5, lr}
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80031fa:	f8b0 e060 	ldrh.w	lr, [r0, #96]	; 0x60
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80031fe:	8f82      	ldrh	r2, [r0, #60]	; 0x3c
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003200:	ea4f 4c21 	mov.w	ip, r1, asr #16
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 8003204:	b20b      	sxth	r3, r1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003206:	fb0e fc0c 	mul.w	ip, lr, ip
 800320a:	ebcc 7ccc 	rsb	ip, ip, ip, lsl #31
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 800320e:	fb02 f303 	mul.w	r3, r2, r3
{
 8003212:	b083      	sub	sp, #12

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 8003214:	eb03 024c 	add.w	r2, r3, ip, lsl #1
    wZ = (wUBeta - wUAlpha) / 2;
 8003218:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
{
 800321c:	9101      	str	r1, [sp, #4]
    wZ = (wUBeta - wUAlpha) / 2;
 800321e:	eb03 74d3 	add.w	r4, r3, r3, lsr #31
    wY = (wUBeta + wUAlpha) / 2;
 8003222:	eb02 71d2 	add.w	r1, r2, r2, lsr #31

    /* Sector calculation from wX, wY, wZ */
    if (wY < 0)
 8003226:	1c55      	adds	r5, r2, #1
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 8003228:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    wY = (wUBeta + wUAlpha) / 2;
 800322c:	ea4f 0161 	mov.w	r1, r1, asr #1
    wZ = (wUBeta - wUAlpha) / 2;
 8003230:	ea4f 0464 	mov.w	r4, r4, asr #1
    if (wY < 0)
 8003234:	f2c0 8088 	blt.w	8003348 <PWMC_SetPhaseVoltage+0x150>
          pHandle->highDuty = (uint16_t)wTimePhA;
        }
    }
    else /* wY > 0 */
    {
      if (wZ >= 0)
 8003238:	1c5d      	adds	r5, r3, #1
 800323a:	db5d      	blt.n	80032f8 <PWMC_SetPhaseVoltage+0x100>
      {
        pHandle->Sector = SECTOR_2;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800323c:	1b09      	subs	r1, r1, r4
 800323e:	bf44      	itt	mi
 8003240:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 8003244:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 8003248:	2b00      	cmp	r3, #0
 800324a:	bfbc      	itt	lt
 800324c:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
 8003250:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        wTimePhC = wTimePhA - (wY / 131072);
 8003254:	2a00      	cmp	r2, #0
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003256:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
        wTimePhC = wTimePhA - (wY / 131072);
 800325a:	bfb8      	it	lt
 800325c:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003260:	eb0e 41a1 	add.w	r1, lr, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 8003264:	bfb8      	it	lt
 8003266:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 800326a:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072);
 800326e:	eba1 42a2 	sub.w	r2, r1, r2, asr #18

        pHandle->lowDuty = (uint16_t)wTimePhB;
 8003272:	fa1f fe83 	uxth.w	lr, r3
        pHandle->midDuty = (uint16_t)wTimePhA;
 8003276:	fa1f fc81 	uxth.w	ip, r1
        pHandle->highDuty = (uint16_t)wTimePhC;
 800327a:	b294      	uxth	r4, r2
 800327c:	2501      	movs	r5, #1
          pHandle->highDuty = (uint16_t)wTimePhA;
 800327e:	f8a0 404a 	strh.w	r4, [r0, #74]	; 0x4a

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));

    if (1U == pHandle->DTTest)
 8003282:	f8b0 405e 	ldrh.w	r4, [r0, #94]	; 0x5e
          pHandle->Sector = SECTOR_4;
 8003286:	f880 506a 	strb.w	r5, [r0, #106]	; 0x6a
 800328a:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800328e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003292:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8003296:	b289      	uxth	r1, r1
 8003298:	b29b      	uxth	r3, r3
 800329a:	b292      	uxth	r2, r2
    if (1U == pHandle->DTTest)
 800329c:	2c01      	cmp	r4, #1
          pHandle->lowDuty = (uint16_t)wTimePhC;
 800329e:	f8a0 e046 	strh.w	lr, [r0, #70]	; 0x46
          pHandle->midDuty = (uint16_t)wTimePhB;
 80032a2:	f8a0 c048 	strh.w	ip, [r0, #72]	; 0x48
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 80032a6:	87c1      	strh	r1, [r0, #62]	; 0x3e
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 80032a8:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 80032ac:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
    if (1U == pHandle->DTTest)
 80032b0:	d11d      	bne.n	80032ee <PWMC_SetPhaseVoltage+0xf6>
    {
      /* Dead time compensation */
      if (pHandle->Ia > 0)
 80032b2:	f9b0 4050 	ldrsh.w	r4, [r0, #80]	; 0x50
 80032b6:	2c00      	cmp	r4, #0
      {
        pHandle->CntPhA += pHandle->DTCompCnt;
 80032b8:	f8b0 4062 	ldrh.w	r4, [r0, #98]	; 0x62
 80032bc:	bfcc      	ite	gt
 80032be:	1909      	addgt	r1, r1, r4
      }
      else
      {
        pHandle->CntPhA -= pHandle->DTCompCnt;
 80032c0:	1b09      	suble	r1, r1, r4
 80032c2:	b289      	uxth	r1, r1
 80032c4:	87c1      	strh	r1, [r0, #62]	; 0x3e
      }

      if (pHandle->Ib > 0)
 80032c6:	f9b0 1052 	ldrsh.w	r1, [r0, #82]	; 0x52
 80032ca:	2900      	cmp	r1, #0
      else
      {
        pHandle->CntPhB -= pHandle->DTCompCnt;
      }

      if (pHandle->Ic > 0)
 80032cc:	f9b0 1054 	ldrsh.w	r1, [r0, #84]	; 0x54
        pHandle->CntPhB += pHandle->DTCompCnt;
 80032d0:	bfcc      	ite	gt
 80032d2:	191b      	addgt	r3, r3, r4
        pHandle->CntPhB -= pHandle->DTCompCnt;
 80032d4:	1b1b      	suble	r3, r3, r4
      if (pHandle->Ic > 0)
 80032d6:	2900      	cmp	r1, #0
        pHandle->CntPhB -= pHandle->DTCompCnt;
 80032d8:	b29b      	uxth	r3, r3
      {
        pHandle->CntPhC += pHandle->DTCompCnt;
 80032da:	bfcc      	ite	gt
 80032dc:	18a4      	addgt	r4, r4, r2
      }
      else
      {
        pHandle->CntPhC -= pHandle->DTCompCnt;
 80032de:	1b12      	suble	r2, r2, r4
 80032e0:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
        pHandle->CntPhC += pHandle->DTCompCnt;
 80032e4:	bfcc      	ite	gt
 80032e6:	f8a0 4042 	strhgt.w	r4, [r0, #66]	; 0x42
        pHandle->CntPhC -= pHandle->DTCompCnt;
 80032ea:	f8a0 2042 	strhle.w	r2, [r0, #66]	; 0x42
      }
    }
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 80032ee:	6943      	ldr	r3, [r0, #20]
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 80032f0:	b003      	add	sp, #12
 80032f2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 80032f6:	4718      	bx	r3
        if ( wX <= 0 )
 80032f8:	f1bc 0f00 	cmp.w	ip, #0
 80032fc:	dd46      	ble.n	800338c <PWMC_SetPhaseVoltage+0x194>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80032fe:	ebbc 0404 	subs.w	r4, ip, r4
 8003302:	bf44      	itt	mi
 8003304:	f504 347f 	addmi.w	r4, r4, #261120	; 0x3fc00
 8003308:	f204 34ff 	addwmi	r4, r4, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 800330c:	2b00      	cmp	r3, #0
 800330e:	bfb8      	it	lt
 8003310:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8003314:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
          wTimePhB = wTimePhA + (wZ / 131072);
 8003318:	bfb8      	it	lt
 800331a:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
          wTimePhC = wTimePhB - (wX / 131072);
 800331e:	f1bc 0200 	subs.w	r2, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8003322:	eb0e 41a4 	add.w	r1, lr, r4, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8003326:	bfb8      	it	lt
 8003328:	f502 32ff 	addlt.w	r2, r2, #130560	; 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 800332c:	eb01 43a3 	add.w	r3, r1, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8003330:	bfb8      	it	lt
 8003332:	f202 12ff 	addwlt	r2, r2, #511	; 0x1ff
 8003336:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhA;
 800333a:	fa1f fe81 	uxth.w	lr, r1
          pHandle->midDuty = (uint16_t)wTimePhB;
 800333e:	fa1f fc83 	uxth.w	ip, r3
          pHandle->highDuty = (uint16_t)wTimePhC;
 8003342:	b294      	uxth	r4, r2
 8003344:	2500      	movs	r5, #0
 8003346:	e79a      	b.n	800327e <PWMC_SetPhaseVoltage+0x86>
      if (wZ < 0)
 8003348:	1c5d      	adds	r5, r3, #1
 800334a:	db69      	blt.n	8003420 <PWMC_SetPhaseVoltage+0x228>
        if (wX <= 0)
 800334c:	f1bc 0f00 	cmp.w	ip, #0
 8003350:	dd41      	ble.n	80033d6 <PWMC_SetPhaseVoltage+0x1de>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8003352:	ebb1 010c 	subs.w	r1, r1, ip
 8003356:	bf44      	itt	mi
 8003358:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 800335c:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 8003360:	2a00      	cmp	r2, #0
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8003362:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
          wTimePhC = wTimePhA - (wY / 131072);
 8003366:	bfb8      	it	lt
 8003368:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 800336c:	eb0e 41a1 	add.w	r1, lr, r1, asr #18
          wTimePhC = wTimePhA - (wY / 131072);
 8003370:	bfb8      	it	lt
 8003372:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
 8003376:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 800337a:	eb02 436c 	add.w	r3, r2, ip, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhB;
 800337e:	fa1f fe83 	uxth.w	lr, r3
          pHandle->midDuty = (uint16_t)wTimePhC;
 8003382:	fa1f fc82 	uxth.w	ip, r2
          pHandle->highDuty = (uint16_t)wTimePhA;
 8003386:	b28c      	uxth	r4, r1
 8003388:	2502      	movs	r5, #2
 800338a:	e778      	b.n	800327e <PWMC_SetPhaseVoltage+0x86>
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 800338c:	ebb1 010c 	subs.w	r1, r1, ip
 8003390:	bf44      	itt	mi
 8003392:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 8003396:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
          wTimePhC = wTimePhA - (wY / 131072);
 800339a:	2a00      	cmp	r2, #0
 800339c:	bfb8      	it	lt
 800339e:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80033a2:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
          wTimePhC = wTimePhA - (wY / 131072);
 80033a6:	bfb8      	it	lt
 80033a8:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
          wTimePhB = wTimePhC + (wX / 131072);
 80033ac:	f1bc 0300 	subs.w	r3, ip, #0
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80033b0:	eb0e 41a1 	add.w	r1, lr, r1, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 80033b4:	bfb8      	it	lt
 80033b6:	f503 33ff 	addlt.w	r3, r3, #130560	; 0x1fe00
          wTimePhC = wTimePhA - (wY / 131072);
 80033ba:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
          wTimePhB = wTimePhC + (wX / 131072);
 80033be:	bfb8      	it	lt
 80033c0:	f203 13ff 	addwlt	r3, r3, #511	; 0x1ff
 80033c4:	eb02 4363 	add.w	r3, r2, r3, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhA;
 80033c8:	fa1f fe81 	uxth.w	lr, r1
          pHandle->midDuty = (uint16_t)wTimePhC;
 80033cc:	fa1f fc82 	uxth.w	ip, r2
          pHandle->highDuty = (uint16_t)wTimePhB;
 80033d0:	b29c      	uxth	r4, r3
 80033d2:	2505      	movs	r5, #5
 80033d4:	e753      	b.n	800327e <PWMC_SetPhaseVoltage+0x86>
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80033d6:	ebbc 0404 	subs.w	r4, ip, r4
 80033da:	bf44      	itt	mi
 80033dc:	f504 347f 	addmi.w	r4, r4, #261120	; 0x3fc00
 80033e0:	f204 34ff 	addwmi	r4, r4, #1023	; 0x3ff
          wTimePhB = wTimePhA + (wZ / 131072);
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	bfb8      	it	lt
 80033e8:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80033ec:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
          wTimePhB = wTimePhA + (wZ / 131072);
 80033f0:	bfb8      	it	lt
 80033f2:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
          wTimePhC = wTimePhB - (wX / 131072);
 80033f6:	f1bc 0200 	subs.w	r2, ip, #0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 80033fa:	eb0e 41a4 	add.w	r1, lr, r4, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 80033fe:	bfb8      	it	lt
 8003400:	f502 32ff 	addlt.w	r2, r2, #130560	; 0x1fe00
          wTimePhB = wTimePhA + (wZ / 131072);
 8003404:	eb01 43a3 	add.w	r3, r1, r3, asr #18
          wTimePhC = wTimePhB - (wX / 131072);
 8003408:	bfb8      	it	lt
 800340a:	f202 12ff 	addwlt	r2, r2, #511	; 0x1ff
 800340e:	eba3 4262 	sub.w	r2, r3, r2, asr #17
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8003412:	fa1f fe82 	uxth.w	lr, r2
          pHandle->midDuty = (uint16_t)wTimePhB;
 8003416:	fa1f fc83 	uxth.w	ip, r3
          pHandle->highDuty = (uint16_t)wTimePhA;
 800341a:	b28c      	uxth	r4, r1
 800341c:	2503      	movs	r5, #3
 800341e:	e72e      	b.n	800327e <PWMC_SetPhaseVoltage+0x86>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003420:	1b09      	subs	r1, r1, r4
 8003422:	bf44      	itt	mi
 8003424:	f501 317f 	addmi.w	r1, r1, #261120	; 0x3fc00
 8003428:	f201 31ff 	addwmi	r1, r1, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 800342c:	2b00      	cmp	r3, #0
 800342e:	bfbc      	itt	lt
 8003430:	f503 337f 	addlt.w	r3, r3, #261120	; 0x3fc00
 8003434:	f203 33ff 	addwlt	r3, r3, #1023	; 0x3ff
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003438:	2a00      	cmp	r2, #0
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800343a:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
        wTimePhC = wTimePhA - (wY / 131072) ;
 800343e:	bfb8      	it	lt
 8003440:	f502 327f 	addlt.w	r2, r2, #261120	; 0x3fc00
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8003444:	eb0e 41a1 	add.w	r1, lr, r1, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003448:	bfb8      	it	lt
 800344a:	f202 32ff 	addwlt	r2, r2, #1023	; 0x3ff
        wTimePhB = wTimePhA + (wZ / 131072);
 800344e:	eb01 43a3 	add.w	r3, r1, r3, asr #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8003452:	eba1 42a2 	sub.w	r2, r1, r2, asr #18
        pHandle->lowDuty = (uint16_t)wTimePhC;
 8003456:	fa1f fe82 	uxth.w	lr, r2
        pHandle->midDuty = (uint16_t)wTimePhA;
 800345a:	fa1f fc81 	uxth.w	ip, r1
        pHandle->highDuty = (uint16_t)wTimePhB;
 800345e:	b29c      	uxth	r4, r3
 8003460:	2504      	movs	r5, #4
 8003462:	e70c      	b.n	800327e <PWMC_SetPhaseVoltage+0x86>

08003464 <PWMC_SwitchOffPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 8003464:	6843      	ldr	r3, [r0, #4]
 8003466:	4718      	bx	r3

08003468 <PWMC_SwitchOnPWM>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8003468:	6883      	ldr	r3, [r0, #8]
 800346a:	4718      	bx	r3

0800346c <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 800346c:	b510      	push	{r4, lr}
 800346e:	4604      	mov	r4, r0
 8003470:	b082      	sub	sp, #8
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8003472:	b199      	cbz	r1, 800349c <PWMC_CurrentReadingCalibr+0x30>
    {
      PWMC_SwitchOffPWM(pHandle);
      pHandle->pFctCurrReadingCalib(pHandle);
      retVal = true;
    }
    else if (CRC_EXEC == action)
 8003474:	2901      	cmp	r1, #1
 8003476:	d002      	beq.n	800347e <PWMC_CurrentReadingCalibr+0x12>
  bool retVal = false;
 8003478:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 800347a:	b002      	add	sp, #8
 800347c:	bd10      	pop	{r4, pc}
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 800347e:	f8b0 304e 	ldrh.w	r3, [r0, #78]	; 0x4e
 8003482:	b19b      	cbz	r3, 80034ac <PWMC_CurrentReadingCalibr+0x40>
        pHandle->OffCalibrWaitTimeCounter--;
 8003484:	3b01      	subs	r3, #1
 8003486:	b29b      	uxth	r3, r3
 8003488:	9101      	str	r1, [sp, #4]
 800348a:	f8a0 304e 	strh.w	r3, [r0, #78]	; 0x4e
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1f2      	bne.n	8003478 <PWMC_CurrentReadingCalibr+0xc>
          pHandle->pFctCurrReadingCalib(pHandle);
 8003492:	68c3      	ldr	r3, [r0, #12]
 8003494:	4798      	blx	r3
          retVal = true;
 8003496:	9901      	ldr	r1, [sp, #4]
 8003498:	4608      	mov	r0, r1
 800349a:	e7ee      	b.n	800347a <PWMC_CurrentReadingCalibr+0xe>
      PWMC_SwitchOffPWM(pHandle);
 800349c:	f7ff ffe2 	bl	8003464 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 80034a0:	4620      	mov	r0, r4
 80034a2:	68e3      	ldr	r3, [r4, #12]
 80034a4:	4798      	blx	r3
      retVal = true;
 80034a6:	2001      	movs	r0, #1
}
 80034a8:	b002      	add	sp, #8
 80034aa:	bd10      	pop	{r4, pc}
        retVal = true;
 80034ac:	4608      	mov	r0, r1
}
 80034ae:	b002      	add	sp, #8
 80034b0:	bd10      	pop	{r4, pc}
 80034b2:	bf00      	nop

080034b4 <PWMC_CheckOverCurrent>:
__weak uint16_t PWMC_CheckOverCurrent(PWMC_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_PWR_CUR_FDB
  return ((MC_NULL == pHandle) ? MC_NO_FAULTS : (uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
#else
  return ((uint16_t)pHandle->pFctIsOverCurrentOccurred(pHandle));
 80034b4:	6983      	ldr	r3, [r0, #24]
 80034b6:	4718      	bx	r3

080034b8 <RI_SetRegCommandParser>:

static uint8_t RI_SetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t dataAvailable);
static uint8_t RI_GetReg (uint16_t dataID, uint8_t * data, uint16_t *size, int16_t maxSize);
static uint8_t RI_MovString(const char_t * srcString, char_t * destString, uint16_t *size, int16_t maxSize);
__weak uint8_t RI_SetRegCommandParser (MCP_Handle_t * pHandle, uint16_t txSyncFreeSpace)
{
 80034b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034bc:	4680      	mov	r8, r0
  }
  else
  {
#endif
    uint16_t * dataElementID;
    uint8_t * rxData = pHandle->rxBuffer;
 80034be:	e9d0 0701 	ldrd	r0, r7, [r0, #4]
{
 80034c2:	b085      	sub	sp, #20
    uint8_t * txData = pHandle->txBuffer;
    int16_t rxLength = pHandle->rxLength;
    uint16_t size = 0U;
    uint8_t number_of_item =0;
    pHandle->txLength = 0;
 80034c4:	2400      	movs	r4, #0
    int16_t rxLength = pHandle->rxLength;
 80034c6:	f9b8 200c 	ldrsh.w	r2, [r8, #12]
            case MC_REG_CURRENT_REF:
            {
              qd_t currComp;
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
              currComp.d = *((int16_t *) &rawData[2]); //cstat !MISRAC2012-Rule-11.3
              MCI_SetCurrentReferences(pMCIN, currComp);
 80034ca:	f8df a500 	ldr.w	sl, [pc, #1280]	; 80039cc <RI_SetRegCommandParser+0x514>
    pHandle->txLength = 0;
 80034ce:	f8a8 400e 	strh.w	r4, [r8, #14]
 80034d2:	eb07 0b01 	add.w	fp, r7, r1
  uint8_t retVal = MCP_CMD_OK;
 80034d6:	9400      	str	r4, [sp, #0]
    while (rxLength > 0)
 80034d8:	2a00      	cmp	r2, #0
 80034da:	f340 82d5 	ble.w	8003a88 <RI_SetRegCommandParser+0x5d0>
      rxData = rxData+MCP_ID_SIZE; // Shift buffer to the next data
 80034de:	4605      	mov	r5, r0
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034e0:	b296      	uxth	r6, r2
      accessResult = RI_SetReg (*dataElementID,rxData,&size,rxLength);
 80034e2:	f835 cb02 	ldrh.w	ip, [r5], #2
    switch (typeID)
 80034e6:	f00c 0138 	and.w	r1, ip, #56	; 0x38
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034ea:	1eb2      	subs	r2, r6, #2
       number_of_item++;
 80034ec:	3401      	adds	r4, #1
    uint16_t regID = dataID & REG_MASK;
 80034ee:	f02c 0307 	bic.w	r3, ip, #7
    switch (typeID)
 80034f2:	3908      	subs	r1, #8
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034f4:	fa1f f982 	uxth.w	r9, r2
       number_of_item++;
 80034f8:	b2e4      	uxtb	r4, r4
      rxLength = rxLength-MCP_ID_SIZE; // We consume 2 byte in the DataID
 80034fa:	b212      	sxth	r2, r2
    uint16_t regID = dataID & REG_MASK;
 80034fc:	b29b      	uxth	r3, r3
    switch (typeID)
 80034fe:	2920      	cmp	r1, #32
 8003500:	d812      	bhi.n	8003528 <RI_SetRegCommandParser+0x70>
 8003502:	e8df f001 	tbb	[pc, r1]
 8003506:	119c      	.short	0x119c
 8003508:	11111111 	.word	0x11111111
 800350c:	11781111 	.word	0x11781111
 8003510:	11111111 	.word	0x11111111
 8003514:	11ab1111 	.word	0x11ab1111
 8003518:	11111111 	.word	0x11111111
 800351c:	112b1111 	.word	0x112b1111
 8003520:	11111111 	.word	0x11111111
 8003524:	1111      	.short	0x1111
 8003526:	56          	.byte	0x56
 8003527:	00          	.byte	0x00
 8003528:	2007      	movs	r0, #7
        if ((1U == number_of_item) && (0 == rxLength))
 800352a:	2c01      	cmp	r4, #1
 800352c:	d038      	beq.n	80035a0 <RI_SetRegCommandParser+0xe8>
        if (txSyncFreeSpace !=0 )
 800352e:	45bb      	cmp	fp, r7
 8003530:	f000 80a2 	beq.w	8003678 <RI_SetRegCommandParser+0x1c0>
          *txData = accessResult;
 8003534:	f807 0b01 	strb.w	r0, [r7], #1
          pHandle->txLength++;
 8003538:	f8b8 300e 	ldrh.w	r3, [r8, #14]
 800353c:	3301      	adds	r3, #1
 800353e:	f8a8 300e 	strh.w	r3, [r8, #14]
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8003542:	b148      	cbz	r0, 8003558 <RI_SetRegCommandParser+0xa0>
          if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8003544:	2807      	cmp	r0, #7
 8003546:	d103      	bne.n	8003550 <RI_SetRegCommandParser+0x98>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8003548:	2001      	movs	r0, #1
}
 800354a:	b005      	add	sp, #20
 800354c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          if ((accessResult == MCP_ERROR_BAD_DATA_TYPE) || (accessResult == MCP_ERROR_BAD_RAW_FORMAT))
 8003550:	280a      	cmp	r0, #10
 8003552:	d0f9      	beq.n	8003548 <RI_SetRegCommandParser+0x90>
          retVal = (accessResult != MCP_CMD_OK) ? MCP_CMD_NOK : retVal;
 8003554:	2301      	movs	r3, #1
 8003556:	9300      	str	r3, [sp, #0]
 8003558:	4628      	mov	r0, r5
 800355a:	e7bd      	b.n	80034d8 <RI_SetRegCommandParser+0x20>

  const char_t *tempsrcString = srcString;
  char_t *tempdestString = destString;
  *size= 1U ; /* /0 is the min String size */

  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 800355c:	f990 3002 	ldrsb.w	r3, [r0, #2]
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 824f 	beq.w	8003a04 <RI_SetRegCommandParser+0x54c>
 8003566:	2a01      	cmp	r2, #1
 8003568:	dd73      	ble.n	8003652 <RI_SetRegCommandParser+0x19a>
 800356a:	1cc6      	adds	r6, r0, #3
 800356c:	43c0      	mvns	r0, r0
 800356e:	e002      	b.n	8003576 <RI_SetRegCommandParser+0xbe>
 8003570:	4293      	cmp	r3, r2
 8003572:	f280 81cc 	bge.w	800390e <RI_SetRegCommandParser+0x456>
  {
    *tempdestString = *tempsrcString;
    tempdestString++;
 8003576:	1983      	adds	r3, r0, r6
 8003578:	46b4      	mov	ip, r6
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 800357a:	f916 1b01 	ldrsb.w	r1, [r6], #1
 800357e:	b29b      	uxth	r3, r3
 8003580:	2900      	cmp	r1, #0
 8003582:	d1f5      	bne.n	8003570 <RI_SetRegCommandParser+0xb8>
      rxData = rxData+size;
 8003584:	461a      	mov	r2, r3
      rxLength = (int16_t) (rxLength - size);
 8003586:	eba9 0903 	sub.w	r9, r9, r3
        if ((1U == number_of_item) && (0 == rxLength))
 800358a:	2c01      	cmp	r4, #1
  { /* Last string char must be 0 */
    retVal = MCP_ERROR_STRING_FORMAT;
  }
  else
  {
    *tempdestString = (int8_t)0;
 800358c:	f04f 0300 	mov.w	r3, #0
      rxData = rxData+size;
 8003590:	4415      	add	r5, r2
    *tempdestString = (int8_t)0;
 8003592:	f88c 3000 	strb.w	r3, [ip]
      rxLength = (int16_t) (rxLength - size);
 8003596:	fa0f f289 	sxth.w	r2, r9
        retVal = MCP_ERROR_RO_REG;
 800359a:	f04f 0004 	mov.w	r0, #4
        if ((1U == number_of_item) && (0 == rxLength))
 800359e:	d1c6      	bne.n	800352e <RI_SetRegCommandParser+0x76>
 80035a0:	2a00      	cmp	r2, #0
 80035a2:	d1c4      	bne.n	800352e <RI_SetRegCommandParser+0x76>
      if (MCP_CMD_OK == retVal)
 80035a4:	2800      	cmp	r0, #0
 80035a6:	d1d0      	bne.n	800354a <RI_SetRegCommandParser+0x92>
      pHandle->txLength = 0;
 80035a8:	f8a8 000e 	strh.w	r0, [r8, #14]
}
 80035ac:	b005      	add	sp, #20
 80035ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        *size = rawSize + 2U;
 80035b2:	8846      	ldrh	r6, [r0, #2]
 80035b4:	3602      	adds	r6, #2
 80035b6:	b2b6      	uxth	r6, r6
        if (*size > dataAvailable )
 80035b8:	4296      	cmp	r6, r2
 80035ba:	f300 81ae 	bgt.w	800391a <RI_SetRegCommandParser+0x462>
          switch (regID)
 80035be:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 80035c2:	f000 81db 	beq.w	800397c <RI_SetRegCommandParser+0x4c4>
 80035c6:	f200 8189 	bhi.w	80038dc <RI_SetRegCommandParser+0x424>
 80035ca:	f5b3 7fd4 	cmp.w	r3, #424	; 0x1a8
 80035ce:	f000 81e0 	beq.w	8003992 <RI_SetRegCommandParser+0x4da>
 80035d2:	f240 8178 	bls.w	80038c6 <RI_SetRegCommandParser+0x40e>
 80035d6:	f5b3 7ff4 	cmp.w	r3, #488	; 0x1e8
 80035da:	f040 8192 	bne.w	8003902 <RI_SetRegCommandParser+0x44a>
              MCI_ExecTorqueRamp(pMCIN, (int16_t)torque, duration);
 80035de:	8902      	ldrh	r2, [r0, #8]
 80035e0:	f9b0 1004 	ldrsh.w	r1, [r0, #4]
 80035e4:	4650      	mov	r0, sl
 80035e6:	f7fe ff2f 	bl	8002448 <MCI_ExecTorqueRamp>
      rxLength = (int16_t) (rxLength - size);
 80035ea:	eba9 0206 	sub.w	r2, r9, r6
      rxData = rxData+size;
 80035ee:	4435      	add	r5, r6
      rxLength = (int16_t) (rxLength - size);
 80035f0:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80035f2:	2000      	movs	r0, #0
              break;
 80035f4:	e799      	b.n	800352a <RI_SetRegCommandParser+0x72>
        uint16_t regdata16 = *(uint16_t *)data; //cstat !MISRAC2012-Rule-11.3
 80035f6:	f241 3290 	movw	r2, #5008	; 0x1390
 80035fa:	4293      	cmp	r3, r2
 80035fc:	8841      	ldrh	r1, [r0, #2]
        switch (regID)
 80035fe:	f000 821d 	beq.w	8003a3c <RI_SetRegCommandParser+0x584>
 8003602:	f200 8081 	bhi.w	8003708 <RI_SetRegCommandParser+0x250>
 8003606:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 800360a:	f000 8236 	beq.w	8003a7a <RI_SetRegCommandParser+0x5c2>
 800360e:	d965      	bls.n	80036dc <RI_SetRegCommandParser+0x224>
 8003610:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8003614:	f000 8227 	beq.w	8003a66 <RI_SetRegCommandParser+0x5ae>
 8003618:	d946      	bls.n	80036a8 <RI_SetRegCommandParser+0x1f0>
 800361a:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 800361e:	d051      	beq.n	80036c4 <RI_SetRegCommandParser+0x20c>
 8003620:	d92e      	bls.n	8003680 <RI_SetRegCommandParser+0x1c8>
 8003622:	f5b3 6f65 	cmp.w	r3, #3664	; 0xe50
 8003626:	d005      	beq.n	8003634 <RI_SetRegCommandParser+0x17c>
 8003628:	f240 8112 	bls.w	8003850 <RI_SetRegCommandParser+0x398>
 800362c:	f5b3 6f69 	cmp.w	r3, #3728	; 0xe90
 8003630:	f040 8096 	bne.w	8003760 <RI_SetRegCommandParser+0x2a8>
      rxLength = (int16_t) (rxLength - size);
 8003634:	1f32      	subs	r2, r6, #4
      rxData = rxData+size;
 8003636:	1d05      	adds	r5, r0, #4
      rxLength = (int16_t) (rxLength - size);
 8003638:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800363a:	2000      	movs	r0, #0
 800363c:	e775      	b.n	800352a <RI_SetRegCommandParser+0x72>
        switch (regID)
 800363e:	2b88      	cmp	r3, #136	; 0x88
 8003640:	f000 816d 	beq.w	800391e <RI_SetRegCommandParser+0x466>
 8003644:	d943      	bls.n	80036ce <RI_SetRegCommandParser+0x216>
 8003646:	f5b3 6fa9 	cmp.w	r3, #1352	; 0x548
 800364a:	d002      	beq.n	8003652 <RI_SetRegCommandParser+0x19a>
 800364c:	f5b3 6fb1 	cmp.w	r3, #1416	; 0x588
 8003650:	d13f      	bne.n	80036d2 <RI_SetRegCommandParser+0x21a>
      rxLength = (int16_t) (rxLength - size);
 8003652:	1ef2      	subs	r2, r6, #3
      rxData = rxData+size;
 8003654:	1cc5      	adds	r5, r0, #3
      rxLength = (int16_t) (rxLength - size);
 8003656:	b212      	sxth	r2, r2
            retVal = MCP_ERROR_RO_REG;
 8003658:	2004      	movs	r0, #4
 800365a:	e766      	b.n	800352a <RI_SetRegCommandParser+0x72>
        switch (regID)
 800365c:	2b58      	cmp	r3, #88	; 0x58
 800365e:	f000 8168 	beq.w	8003932 <RI_SetRegCommandParser+0x47a>
 8003662:	2b98      	cmp	r3, #152	; 0x98
 8003664:	f000 816a 	beq.w	800393c <RI_SetRegCommandParser+0x484>
 8003668:	2b18      	cmp	r3, #24
 800366a:	f000 8162 	beq.w	8003932 <RI_SetRegCommandParser+0x47a>
      rxLength = (int16_t) (rxLength - size);
 800366e:	3e06      	subs	r6, #6
      rxData = rxData+size;
 8003670:	1d85      	adds	r5, r0, #6
      rxLength = (int16_t) (rxLength - size);
 8003672:	b232      	sxth	r2, r6
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003674:	2005      	movs	r0, #5
            break;
 8003676:	e758      	b.n	800352a <RI_SetRegCommandParser+0x72>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003678:	2008      	movs	r0, #8
}
 800367a:	b005      	add	sp, #20
 800367c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003680:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 8003684:	d16b      	bne.n	800375e <RI_SetRegCommandParser+0x2a6>
      rxData = rxData+size;
 8003686:	1d05      	adds	r5, r0, #4
            currComp = MCI_GetIqdref(pMCIN);
 8003688:	4650      	mov	r0, sl
 800368a:	9101      	str	r1, [sp, #4]
 800368c:	f7ff f80e 	bl	80026ac <MCI_GetIqdref>
            currComp.d = (int16_t)regdata16;
 8003690:	9901      	ldr	r1, [sp, #4]
            currComp = MCI_GetIqdref(pMCIN);
 8003692:	9003      	str	r0, [sp, #12]
            currComp.d = (int16_t)regdata16;
 8003694:	f8ad 100e 	strh.w	r1, [sp, #14]
            MCI_SetCurrentReferences(pMCIN,currComp);
 8003698:	4650      	mov	r0, sl
 800369a:	9903      	ldr	r1, [sp, #12]
 800369c:	f7fe fede 	bl	800245c <MCI_SetCurrentReferences>
      rxLength = (int16_t) (rxLength - size);
 80036a0:	1f32      	subs	r2, r6, #4
 80036a2:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80036a4:	2000      	movs	r0, #0
 80036a6:	e740      	b.n	800352a <RI_SetRegCommandParser+0x72>
 80036a8:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
 80036ac:	d00a      	beq.n	80036c4 <RI_SetRegCommandParser+0x20c>
 80036ae:	f240 80e3 	bls.w	8003878 <RI_SetRegCommandParser+0x3c0>
 80036b2:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 80036b6:	d005      	beq.n	80036c4 <RI_SetRegCommandParser+0x20c>
 80036b8:	f240 80d3 	bls.w	8003862 <RI_SetRegCommandParser+0x3aa>
 80036bc:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 80036c0:	f040 80ec 	bne.w	800389c <RI_SetRegCommandParser+0x3e4>
      rxLength = (int16_t) (rxLength - size);
 80036c4:	1f32      	subs	r2, r6, #4
      rxData = rxData+size;
 80036c6:	1d05      	adds	r5, r0, #4
      rxLength = (int16_t) (rxLength - size);
 80036c8:	b212      	sxth	r2, r2
            retVal = MCP_ERROR_RO_REG;
 80036ca:	2004      	movs	r0, #4
            break;
 80036cc:	e72d      	b.n	800352a <RI_SetRegCommandParser+0x72>
 80036ce:	2b48      	cmp	r3, #72	; 0x48
 80036d0:	d0bf      	beq.n	8003652 <RI_SetRegCommandParser+0x19a>
      rxLength = (int16_t) (rxLength - size);
 80036d2:	1ef2      	subs	r2, r6, #3
      rxData = rxData+size;
 80036d4:	1cc5      	adds	r5, r0, #3
      rxLength = (int16_t) (rxLength - size);
 80036d6:	b212      	sxth	r2, r2
            retVal = MCP_ERROR_UNKNOWN_REG;
 80036d8:	2005      	movs	r0, #5
            break;
 80036da:	e726      	b.n	800352a <RI_SetRegCommandParser+0x72>
 80036dc:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80036e0:	f000 81b0 	beq.w	8003a44 <RI_SetRegCommandParser+0x58c>
 80036e4:	d941      	bls.n	800376a <RI_SetRegCommandParser+0x2b2>
 80036e6:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 80036ea:	f000 8198 	beq.w	8003a1e <RI_SetRegCommandParser+0x566>
 80036ee:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
 80036f2:	d127      	bne.n	8003744 <RI_SetRegCommandParser+0x28c>
            PID_SetKP(pPIDId[motorID], (int16_t)regdata16);
 80036f4:	4baf      	ldr	r3, [pc, #700]	; (80039b4 <RI_SetRegCommandParser+0x4fc>)
 80036f6:	b209      	sxth	r1, r1
      rxData = rxData+size;
 80036f8:	1d05      	adds	r5, r0, #4
            PID_SetKP(pPIDPosCtrl[motorID], regdata16);
 80036fa:	6818      	ldr	r0, [r3, #0]
 80036fc:	f006 fa08 	bl	8009b10 <PID_SetKP>
      rxLength = (int16_t) (rxLength - size);
 8003700:	1f32      	subs	r2, r6, #4
 8003702:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003704:	2000      	movs	r0, #0
            break;
 8003706:	e710      	b.n	800352a <RI_SetRegCommandParser+0x72>
 8003708:	f241 5290 	movw	r2, #5520	; 0x1590
 800370c:	4293      	cmp	r3, r2
 800370e:	f000 8192 	beq.w	8003a36 <RI_SetRegCommandParser+0x57e>
 8003712:	d856      	bhi.n	80037c2 <RI_SetRegCommandParser+0x30a>
 8003714:	f241 4290 	movw	r2, #5264	; 0x1490
 8003718:	4293      	cmp	r3, r2
 800371a:	f000 8184 	beq.w	8003a26 <RI_SetRegCommandParser+0x56e>
 800371e:	d933      	bls.n	8003788 <RI_SetRegCommandParser+0x2d0>
 8003720:	f241 5210 	movw	r2, #5392	; 0x1510
 8003724:	4293      	cmp	r3, r2
 8003726:	f000 81ac 	beq.w	8003a82 <RI_SetRegCommandParser+0x5ca>
 800372a:	f241 5250 	movw	r2, #5456	; 0x1550
 800372e:	4293      	cmp	r3, r2
 8003730:	d13b      	bne.n	80037aa <RI_SetRegCommandParser+0x2f2>
            PID_SetKIDivisorPOW2(pPIDId[motorID], regdata16);
 8003732:	4ba0      	ldr	r3, [pc, #640]	; (80039b4 <RI_SetRegCommandParser+0x4fc>)
      rxData = rxData+size;
 8003734:	1d05      	adds	r5, r0, #4
            PID_SetKIDivisorPOW2(pPIDPosCtrl[motorID], regdata16);
 8003736:	6818      	ldr	r0, [r3, #0]
 8003738:	f006 fa06 	bl	8009b48 <PID_SetKIDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 800373c:	1f32      	subs	r2, r6, #4
 800373e:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003740:	2000      	movs	r0, #0
            break;
 8003742:	e6f2      	b.n	800352a <RI_SetRegCommandParser+0x72>
 8003744:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 8003748:	d10a      	bne.n	8003760 <RI_SetRegCommandParser+0x2a8>
            PID_SetKI(pPIDIq[motorID], (int16_t)regdata16);
 800374a:	4b9b      	ldr	r3, [pc, #620]	; (80039b8 <RI_SetRegCommandParser+0x500>)
 800374c:	b209      	sxth	r1, r1
      rxData = rxData+size;
 800374e:	1d05      	adds	r5, r0, #4
            PID_SetKI(pPIDPosCtrl[motorID], regdata16);
 8003750:	6818      	ldr	r0, [r3, #0]
 8003752:	f006 f9df 	bl	8009b14 <PID_SetKI>
      rxLength = (int16_t) (rxLength - size);
 8003756:	1f32      	subs	r2, r6, #4
 8003758:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800375a:	2000      	movs	r0, #0
            break;
 800375c:	e6e5      	b.n	800352a <RI_SetRegCommandParser+0x72>
 800375e:	d252      	bcs.n	8003806 <RI_SetRegCommandParser+0x34e>
      rxLength = (int16_t) (rxLength - size);
 8003760:	1f32      	subs	r2, r6, #4
      rxData = rxData+size;
 8003762:	1d05      	adds	r5, r0, #4
      rxLength = (int16_t) (rxLength - size);
 8003764:	b212      	sxth	r2, r2
            retVal = MCP_ERROR_UNKNOWN_REG;
 8003766:	2005      	movs	r0, #5
            break;
 8003768:	e6df      	b.n	800352a <RI_SetRegCommandParser+0x72>
 800376a:	2bd0      	cmp	r3, #208	; 0xd0
 800376c:	f000 814e 	beq.w	8003a0c <RI_SetRegCommandParser+0x554>
 8003770:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8003774:	d13c      	bne.n	80037f0 <RI_SetRegCommandParser+0x338>
            PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 8003776:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8003778:	1d05      	adds	r5, r0, #4
            PID_SetKD(pPIDSpeed[motorID], (int16_t)regdata16);
 800377a:	4890      	ldr	r0, [pc, #576]	; (80039bc <RI_SetRegCommandParser+0x504>)
 800377c:	f006 f9f8 	bl	8009b70 <PID_SetKD>
      rxLength = (int16_t) (rxLength - size);
 8003780:	1f32      	subs	r2, r6, #4
 8003782:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003784:	2000      	movs	r0, #0
            break;
 8003786:	e6d0      	b.n	800352a <RI_SetRegCommandParser+0x72>
 8003788:	f241 4210 	movw	r2, #5136	; 0x1410
 800378c:	4293      	cmp	r3, r2
 800378e:	f000 8160 	beq.w	8003a52 <RI_SetRegCommandParser+0x59a>
 8003792:	f241 4250 	movw	r2, #5200	; 0x1450
 8003796:	4293      	cmp	r3, r2
 8003798:	d140      	bne.n	800381c <RI_SetRegCommandParser+0x364>
      rxData = rxData+size;
 800379a:	1d05      	adds	r5, r0, #4
            PID_SetKPDivisorPOW2(pPIDSpeed[motorID], regdata16);
 800379c:	4887      	ldr	r0, [pc, #540]	; (80039bc <RI_SetRegCommandParser+0x504>)
 800379e:	f006 f9c7 	bl	8009b30 <PID_SetKPDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 80037a2:	1f32      	subs	r2, r6, #4
 80037a4:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80037a6:	2000      	movs	r0, #0
            break;
 80037a8:	e6bf      	b.n	800352a <RI_SetRegCommandParser+0x72>
 80037aa:	f241 42d0 	movw	r2, #5328	; 0x14d0
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d1d6      	bne.n	8003760 <RI_SetRegCommandParser+0x2a8>
      rxData = rxData+size;
 80037b2:	1d05      	adds	r5, r0, #4
            PID_SetKDDivisorPOW2(pPIDSpeed[motorID], regdata16);
 80037b4:	4881      	ldr	r0, [pc, #516]	; (80039bc <RI_SetRegCommandParser+0x504>)
 80037b6:	f006 f9e3 	bl	8009b80 <PID_SetKDDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 80037ba:	1f32      	subs	r2, r6, #4
 80037bc:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80037be:	2000      	movs	r0, #0
            break;
 80037c0:	e6b3      	b.n	800352a <RI_SetRegCommandParser+0x72>
 80037c2:	f241 6290 	movw	r2, #5776	; 0x1690
 80037c6:	4293      	cmp	r3, r2
 80037c8:	f000 8140 	beq.w	8003a4c <RI_SetRegCommandParser+0x594>
 80037cc:	d92e      	bls.n	800382c <RI_SetRegCommandParser+0x374>
 80037ce:	f241 7210 	movw	r2, #5904	; 0x1710
 80037d2:	4293      	cmp	r3, r2
 80037d4:	f000 8144 	beq.w	8003a60 <RI_SetRegCommandParser+0x5a8>
 80037d8:	f641 3258 	movw	r2, #7000	; 0x1b58
 80037dc:	4293      	cmp	r3, r2
 80037de:	f43f af71 	beq.w	80036c4 <RI_SetRegCommandParser+0x20c>
 80037e2:	f241 62d0 	movw	r2, #5840	; 0x16d0
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d1ba      	bne.n	8003760 <RI_SetRegCommandParser+0x2a8>
            PID_SetKIDivisorPOW2(pPIDPosCtrl[motorID], regdata16);
 80037ea:	4b75      	ldr	r3, [pc, #468]	; (80039c0 <RI_SetRegCommandParser+0x508>)
      rxData = rxData+size;
 80037ec:	1d05      	adds	r5, r0, #4
 80037ee:	e7a2      	b.n	8003736 <RI_SetRegCommandParser+0x27e>
 80037f0:	2b90      	cmp	r3, #144	; 0x90
 80037f2:	d1b5      	bne.n	8003760 <RI_SetRegCommandParser+0x2a8>
            PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 80037f4:	b209      	sxth	r1, r1
      rxData = rxData+size;
 80037f6:	1d05      	adds	r5, r0, #4
            PID_SetKP(pPIDSpeed[motorID], (int16_t)regdata16);
 80037f8:	4870      	ldr	r0, [pc, #448]	; (80039bc <RI_SetRegCommandParser+0x504>)
 80037fa:	f006 f989 	bl	8009b10 <PID_SetKP>
      rxLength = (int16_t) (rxLength - size);
 80037fe:	1f32      	subs	r2, r6, #4
 8003800:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003802:	2000      	movs	r0, #0
            break;
 8003804:	e691      	b.n	800352a <RI_SetRegCommandParser+0x72>
 8003806:	f02c 0c47 	bic.w	ip, ip, #71	; 0x47
 800380a:	f5bc 6f21 	cmp.w	ip, #2576	; 0xa10
 800380e:	f43f af59 	beq.w	80036c4 <RI_SetRegCommandParser+0x20c>
 8003812:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 8003816:	f43f af55 	beq.w	80036c4 <RI_SetRegCommandParser+0x20c>
 800381a:	e7a1      	b.n	8003760 <RI_SetRegCommandParser+0x2a8>
 800381c:	f241 32d0 	movw	r2, #5072	; 0x13d0
 8003820:	4293      	cmp	r3, r2
 8003822:	d19d      	bne.n	8003760 <RI_SetRegCommandParser+0x2a8>
            PID_SetKI(pPIDPosCtrl[motorID], regdata16);
 8003824:	4b66      	ldr	r3, [pc, #408]	; (80039c0 <RI_SetRegCommandParser+0x508>)
 8003826:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8003828:	1d05      	adds	r5, r0, #4
 800382a:	e791      	b.n	8003750 <RI_SetRegCommandParser+0x298>
 800382c:	f241 6210 	movw	r2, #5648	; 0x1610
 8003830:	4293      	cmp	r3, r2
 8003832:	f000 8112 	beq.w	8003a5a <RI_SetRegCommandParser+0x5a2>
 8003836:	f241 6250 	movw	r2, #5712	; 0x1650
 800383a:	4293      	cmp	r3, r2
 800383c:	d135      	bne.n	80038aa <RI_SetRegCommandParser+0x3f2>
            PID_SetKDDivisorPOW2(pPIDIq[motorID], regdata16);
 800383e:	4b5e      	ldr	r3, [pc, #376]	; (80039b8 <RI_SetRegCommandParser+0x500>)
      rxData = rxData+size;
 8003840:	1d05      	adds	r5, r0, #4
            PID_SetKDDivisorPOW2(pPIDPosCtrl[motorID], regdata16);
 8003842:	6818      	ldr	r0, [r3, #0]
 8003844:	f006 f99c 	bl	8009b80 <PID_SetKDDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8003848:	1f32      	subs	r2, r6, #4
 800384a:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800384c:	2000      	movs	r0, #0
            break;
 800384e:	e66c      	b.n	800352a <RI_SetRegCommandParser+0x72>
 8003850:	f5b3 6f2d 	cmp.w	r3, #2768	; 0xad0
 8003854:	f43f af36 	beq.w	80036c4 <RI_SetRegCommandParser+0x20c>
 8003858:	f5b3 6f31 	cmp.w	r3, #2832	; 0xb10
 800385c:	f43f af32 	beq.w	80036c4 <RI_SetRegCommandParser+0x20c>
 8003860:	e77e      	b.n	8003760 <RI_SetRegCommandParser+0x2a8>
 8003862:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003866:	f43f af2d 	beq.w	80036c4 <RI_SetRegCommandParser+0x20c>
 800386a:	f02c 0347 	bic.w	r3, ip, #71	; 0x47
 800386e:	f5b3 6ff2 	cmp.w	r3, #1936	; 0x790
 8003872:	f43f af27 	beq.w	80036c4 <RI_SetRegCommandParser+0x20c>
 8003876:	e773      	b.n	8003760 <RI_SetRegCommandParser+0x2a8>
 8003878:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 800387c:	d109      	bne.n	8003892 <RI_SetRegCommandParser+0x3da>
            PID_SetKD(pPIDId[motorID], (int16_t)regdata16);
 800387e:	4b4d      	ldr	r3, [pc, #308]	; (80039b4 <RI_SetRegCommandParser+0x4fc>)
 8003880:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8003882:	1d05      	adds	r5, r0, #4
            PID_SetKD(pPIDPosCtrl[motorID], regdata16);
 8003884:	6818      	ldr	r0, [r3, #0]
 8003886:	f006 f973 	bl	8009b70 <PID_SetKD>
      rxLength = (int16_t) (rxLength - size);
 800388a:	1f32      	subs	r2, r6, #4
 800388c:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800388e:	2000      	movs	r0, #0
            break;
 8003890:	e64b      	b.n	800352a <RI_SetRegCommandParser+0x72>
 8003892:	f5b3 6fb2 	cmp.w	r3, #1424	; 0x590
 8003896:	f43f af15 	beq.w	80036c4 <RI_SetRegCommandParser+0x20c>
 800389a:	e761      	b.n	8003760 <RI_SetRegCommandParser+0x2a8>
 800389c:	f02c 0347 	bic.w	r3, ip, #71	; 0x47
 80038a0:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 80038a4:	f43f af0e 	beq.w	80036c4 <RI_SetRegCommandParser+0x20c>
 80038a8:	e75a      	b.n	8003760 <RI_SetRegCommandParser+0x2a8>
 80038aa:	f241 52d0 	movw	r2, #5584	; 0x15d0
 80038ae:	4293      	cmp	r3, r2
 80038b0:	f47f af56 	bne.w	8003760 <RI_SetRegCommandParser+0x2a8>
            PID_SetKPDivisorPOW2(pPIDIq[motorID], regdata16);
 80038b4:	4b40      	ldr	r3, [pc, #256]	; (80039b8 <RI_SetRegCommandParser+0x500>)
      rxData = rxData+size;
 80038b6:	1d05      	adds	r5, r0, #4
            PID_SetKPDivisorPOW2(pPIDPosCtrl[motorID], regdata16);
 80038b8:	6818      	ldr	r0, [r3, #0]
 80038ba:	f006 f939 	bl	8009b30 <PID_SetKPDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 80038be:	1f32      	subs	r2, r6, #4
 80038c0:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80038c2:	2000      	movs	r0, #0
            break;
 80038c4:	e631      	b.n	800352a <RI_SetRegCommandParser+0x72>
 80038c6:	2ba8      	cmp	r3, #168	; 0xa8
 80038c8:	d002      	beq.n	80038d0 <RI_SetRegCommandParser+0x418>
 80038ca:	d916      	bls.n	80038fa <RI_SetRegCommandParser+0x442>
 80038cc:	2be8      	cmp	r3, #232	; 0xe8
 80038ce:	d118      	bne.n	8003902 <RI_SetRegCommandParser+0x44a>
      rxLength = (int16_t) (rxLength - size);
 80038d0:	eba9 0206 	sub.w	r2, r9, r6
      rxData = rxData+size;
 80038d4:	4435      	add	r5, r6
      rxLength = (int16_t) (rxLength - size);
 80038d6:	b212      	sxth	r2, r2
              retVal = MCP_ERROR_RO_REG;
 80038d8:	2004      	movs	r0, #4
 80038da:	e626      	b.n	800352a <RI_SetRegCommandParser+0x72>
 80038dc:	f5b3 7f6a 	cmp.w	r3, #936	; 0x3a8
 80038e0:	d03d      	beq.n	800395e <RI_SetRegCommandParser+0x4a6>
 80038e2:	f5b3 6fa5 	cmp.w	r3, #1320	; 0x528
 80038e6:	d10c      	bne.n	8003902 <RI_SetRegCommandParser+0x44a>
              retVal =  MCPA_cfgLog (&MCPA_UART_A, rawData);
 80038e8:	1d01      	adds	r1, r0, #4
 80038ea:	4836      	ldr	r0, [pc, #216]	; (80039c4 <RI_SetRegCommandParser+0x50c>)
 80038ec:	f006 f840 	bl	8009970 <MCPA_cfgLog>
      rxLength = (int16_t) (rxLength - size);
 80038f0:	eba9 0206 	sub.w	r2, r9, r6
      rxData = rxData+size;
 80038f4:	4435      	add	r5, r6
      rxLength = (int16_t) (rxLength - size);
 80038f6:	b212      	sxth	r2, r2
              break;
 80038f8:	e617      	b.n	800352a <RI_SetRegCommandParser+0x72>
 80038fa:	f02c 0347 	bic.w	r3, ip, #71	; 0x47
 80038fe:	2b28      	cmp	r3, #40	; 0x28
 8003900:	d0e6      	beq.n	80038d0 <RI_SetRegCommandParser+0x418>
      rxLength = (int16_t) (rxLength - size);
 8003902:	eba9 0206 	sub.w	r2, r9, r6
      rxData = rxData+size;
 8003906:	4435      	add	r5, r6
      rxLength = (int16_t) (rxLength - size);
 8003908:	b212      	sxth	r2, r2
              retVal = MCP_ERROR_UNKNOWN_REG;
 800390a:	2005      	movs	r0, #5
              break;
 800390c:	e60d      	b.n	800352a <RI_SetRegCommandParser+0x72>
      rxLength = (int16_t) (rxLength - size);
 800390e:	eba9 0203 	sub.w	r2, r9, r3
      rxData = rxData+size;
 8003912:	441d      	add	r5, r3
      rxLength = (int16_t) (rxLength - size);
 8003914:	b212      	sxth	r2, r2
        retVal = MCP_ERROR_RO_REG;
 8003916:	2004      	movs	r0, #4
 8003918:	e607      	b.n	800352a <RI_SetRegCommandParser+0x72>
          retVal = MCP_ERROR_BAD_RAW_FORMAT; /* this error stop the parsing of the CMD buffer */
 800391a:	200a      	movs	r0, #10
 800391c:	e605      	b.n	800352a <RI_SetRegCommandParser+0x72>
            uint8_t regdata8 = *data;
 800391e:	7883      	ldrb	r3, [r0, #2]
            if ((uint8_t)MCM_TORQUE_MODE == regdata8)
 8003920:	2b04      	cmp	r3, #4
 8003922:	d062      	beq.n	80039ea <RI_SetRegCommandParser+0x532>
            if ((uint8_t)MCM_SPEED_MODE == regdata8)
 8003924:	2b03      	cmp	r3, #3
 8003926:	d053      	beq.n	80039d0 <RI_SetRegCommandParser+0x518>
      rxLength = (int16_t) (rxLength - size);
 8003928:	1ef2      	subs	r2, r6, #3
      rxData = rxData+size;
 800392a:	1cc5      	adds	r5, r0, #3
      rxLength = (int16_t) (rxLength - size);
 800392c:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800392e:	2000      	movs	r0, #0
 8003930:	e5fb      	b.n	800352a <RI_SetRegCommandParser+0x72>
      rxLength = (int16_t) (rxLength - size);
 8003932:	1fb2      	subs	r2, r6, #6
      rxData = rxData+size;
 8003934:	1d85      	adds	r5, r0, #6
      rxLength = (int16_t) (rxLength - size);
 8003936:	b212      	sxth	r2, r2
            retVal = MCP_ERROR_RO_REG;
 8003938:	2004      	movs	r0, #4
 800393a:	e5f6      	b.n	800352a <RI_SetRegCommandParser+0x72>
            MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 800393c:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8003940:	4a21      	ldr	r2, [pc, #132]	; (80039c8 <RI_SetRegCommandParser+0x510>)
 8003942:	fb82 2103 	smull	r2, r1, r2, r3
 8003946:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 800394a:	2200      	movs	r2, #0
      rxData = rxData+size;
 800394c:	1d85      	adds	r5, r0, #6
            MCI_ExecSpeedRamp(pMCIN,((((int16_t)regdata32) * ((int16_t)SPEED_UNIT)) / (int16_t)U_RPM), 0);
 800394e:	b209      	sxth	r1, r1
 8003950:	4650      	mov	r0, sl
 8003952:	f7fe fd6f 	bl	8002434 <MCI_ExecSpeedRamp>
      rxLength = (int16_t) (rxLength - size);
 8003956:	1fb2      	subs	r2, r6, #6
 8003958:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800395a:	2000      	movs	r0, #0
            break;
 800395c:	e5e5      	b.n	800352a <RI_SetRegCommandParser+0x72>
              MCI_ExecPositionCommand(pMCIN, Position.Float_Val, Duration.Float_Val);
 800395e:	6883      	ldr	r3, [r0, #8]
 8003960:	ee00 3a90 	vmov	s1, r3
 8003964:	6843      	ldr	r3, [r0, #4]
 8003966:	4650      	mov	r0, sl
 8003968:	ee00 3a10 	vmov	s0, r3
 800396c:	f7fe fd80 	bl	8002470 <MCI_ExecPositionCommand>
      rxLength = (int16_t) (rxLength - size);
 8003970:	eba9 0206 	sub.w	r2, r9, r6
      rxData = rxData+size;
 8003974:	4435      	add	r5, r6
      rxLength = (int16_t) (rxLength - size);
 8003976:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003978:	2000      	movs	r0, #0
 800397a:	e5d6      	b.n	800352a <RI_SetRegCommandParser+0x72>
              currComp.q = *((int16_t *) rawData); //cstat !MISRAC2012-Rule-11.3
 800397c:	6841      	ldr	r1, [r0, #4]
 800397e:	9103      	str	r1, [sp, #12]
              MCI_SetCurrentReferences(pMCIN, currComp);
 8003980:	4650      	mov	r0, sl
 8003982:	f7fe fd6b 	bl	800245c <MCI_SetCurrentReferences>
      rxLength = (int16_t) (rxLength - size);
 8003986:	eba9 0206 	sub.w	r2, r9, r6
      rxData = rxData+size;
 800398a:	4435      	add	r5, r6
      rxLength = (int16_t) (rxLength - size);
 800398c:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 800398e:	2000      	movs	r0, #0
 8003990:	e5cb      	b.n	800352a <RI_SetRegCommandParser+0x72>
              MCI_ExecSpeedRamp(pMCIN, (int16_t)((rpm * SPEED_UNIT) / U_RPM), duration);
 8003992:	6843      	ldr	r3, [r0, #4]
 8003994:	490c      	ldr	r1, [pc, #48]	; (80039c8 <RI_SetRegCommandParser+0x510>)
 8003996:	8902      	ldrh	r2, [r0, #8]
 8003998:	fb81 0103 	smull	r0, r1, r1, r3
 800399c:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
 80039a0:	4650      	mov	r0, sl
 80039a2:	b209      	sxth	r1, r1
 80039a4:	f7fe fd46 	bl	8002434 <MCI_ExecSpeedRamp>
      rxLength = (int16_t) (rxLength - size);
 80039a8:	eba9 0206 	sub.w	r2, r9, r6
      rxData = rxData+size;
 80039ac:	4435      	add	r5, r6
      rxLength = (int16_t) (rxLength - size);
 80039ae:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80039b0:	2000      	movs	r0, #0
              break;
 80039b2:	e5ba      	b.n	800352a <RI_SetRegCommandParser+0x72>
 80039b4:	200003e8 	.word	0x200003e8
 80039b8:	200003ec 	.word	0x200003ec
 80039bc:	200001d0 	.word	0x200001d0
 80039c0:	200004d0 	.word	0x200004d0
 80039c4:	2000040c 	.word	0x2000040c
 80039c8:	2aaaaaab 	.word	0x2aaaaaab
 80039cc:	20000bf0 	.word	0x20000bf0
      rxData = rxData+size;
 80039d0:	1cc5      	adds	r5, r0, #3
              MCI_ExecSpeedRamp(pMCIN, MCI_GetMecSpeedRefUnit(pMCIN), 0);
 80039d2:	4650      	mov	r0, sl
 80039d4:	f7fe fe3c 	bl	8002650 <MCI_GetMecSpeedRefUnit>
 80039d8:	2200      	movs	r2, #0
 80039da:	4601      	mov	r1, r0
 80039dc:	4650      	mov	r0, sl
 80039de:	f7fe fd29 	bl	8002434 <MCI_ExecSpeedRamp>
      rxLength = (int16_t) (rxLength - size);
 80039e2:	1ef2      	subs	r2, r6, #3
 80039e4:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 80039e6:	2000      	movs	r0, #0
 80039e8:	e59f      	b.n	800352a <RI_SetRegCommandParser+0x72>
      rxData = rxData+size;
 80039ea:	1cc5      	adds	r5, r0, #3
              MCI_ExecTorqueRamp(pMCIN, MCI_GetTeref(pMCIN), 0);
 80039ec:	4650      	mov	r0, sl
 80039ee:	f7fe fe87 	bl	8002700 <MCI_GetTeref>
 80039f2:	2200      	movs	r2, #0
 80039f4:	4601      	mov	r1, r0
 80039f6:	4650      	mov	r0, sl
 80039f8:	f7fe fd26 	bl	8002448 <MCI_ExecTorqueRamp>
      rxLength = (int16_t) (rxLength - size);
 80039fc:	1ef2      	subs	r2, r6, #3
 80039fe:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003a00:	2000      	movs	r0, #0
 8003a02:	e592      	b.n	800352a <RI_SetRegCommandParser+0x72>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003a04:	2201      	movs	r2, #1
  const char_t *tempsrcString = srcString;
 8003a06:	46ac      	mov	ip, r5
  *size= 1U ; /* /0 is the min String size */
 8003a08:	4613      	mov	r3, r2
 8003a0a:	e5bc      	b.n	8003586 <RI_SetRegCommandParser+0xce>
            PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 8003a0c:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8003a0e:	1d05      	adds	r5, r0, #4
            PID_SetKI(pPIDSpeed[motorID], (int16_t)regdata16);
 8003a10:	481e      	ldr	r0, [pc, #120]	; (8003a8c <RI_SetRegCommandParser+0x5d4>)
 8003a12:	f006 f87f 	bl	8009b14 <PID_SetKI>
      rxLength = (int16_t) (rxLength - size);
 8003a16:	1f32      	subs	r2, r6, #4
 8003a18:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003a1a:	2000      	movs	r0, #0
            break;
 8003a1c:	e585      	b.n	800352a <RI_SetRegCommandParser+0x72>
            PID_SetKD(pPIDIq[motorID], (int16_t)regdata16);
 8003a1e:	4b1c      	ldr	r3, [pc, #112]	; (8003a90 <RI_SetRegCommandParser+0x5d8>)
 8003a20:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8003a22:	1d05      	adds	r5, r0, #4
 8003a24:	e72e      	b.n	8003884 <RI_SetRegCommandParser+0x3cc>
 8003a26:	1d05      	adds	r5, r0, #4
            PID_SetKIDivisorPOW2(pPIDSpeed[motorID], regdata16);
 8003a28:	4818      	ldr	r0, [pc, #96]	; (8003a8c <RI_SetRegCommandParser+0x5d4>)
 8003a2a:	f006 f88d 	bl	8009b48 <PID_SetKIDivisorPOW2>
      rxLength = (int16_t) (rxLength - size);
 8003a2e:	1f32      	subs	r2, r6, #4
 8003a30:	b212      	sxth	r2, r2
  uint8_t retVal = MCP_CMD_OK;
 8003a32:	2000      	movs	r0, #0
            break;
 8003a34:	e579      	b.n	800352a <RI_SetRegCommandParser+0x72>
            PID_SetKDDivisorPOW2(pPIDId[motorID], regdata16);
 8003a36:	4b17      	ldr	r3, [pc, #92]	; (8003a94 <RI_SetRegCommandParser+0x5dc>)
      rxData = rxData+size;
 8003a38:	1d05      	adds	r5, r0, #4
 8003a3a:	e702      	b.n	8003842 <RI_SetRegCommandParser+0x38a>
            PID_SetKP(pPIDPosCtrl[motorID], regdata16);
 8003a3c:	4b16      	ldr	r3, [pc, #88]	; (8003a98 <RI_SetRegCommandParser+0x5e0>)
 8003a3e:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8003a40:	1d05      	adds	r5, r0, #4
 8003a42:	e65a      	b.n	80036fa <RI_SetRegCommandParser+0x242>
            PID_SetKP(pPIDIq[motorID], (int16_t)regdata16);
 8003a44:	4b12      	ldr	r3, [pc, #72]	; (8003a90 <RI_SetRegCommandParser+0x5d8>)
 8003a46:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8003a48:	1d05      	adds	r5, r0, #4
 8003a4a:	e656      	b.n	80036fa <RI_SetRegCommandParser+0x242>
            PID_SetKPDivisorPOW2(pPIDPosCtrl[motorID], regdata16);
 8003a4c:	4b12      	ldr	r3, [pc, #72]	; (8003a98 <RI_SetRegCommandParser+0x5e0>)
      rxData = rxData+size;
 8003a4e:	1d05      	adds	r5, r0, #4
 8003a50:	e732      	b.n	80038b8 <RI_SetRegCommandParser+0x400>
            PID_SetKD(pPIDPosCtrl[motorID], regdata16);
 8003a52:	4b11      	ldr	r3, [pc, #68]	; (8003a98 <RI_SetRegCommandParser+0x5e0>)
 8003a54:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8003a56:	1d05      	adds	r5, r0, #4
 8003a58:	e714      	b.n	8003884 <RI_SetRegCommandParser+0x3cc>
            PID_SetKIDivisorPOW2(pPIDIq[motorID], regdata16);
 8003a5a:	4b0d      	ldr	r3, [pc, #52]	; (8003a90 <RI_SetRegCommandParser+0x5d8>)
      rxData = rxData+size;
 8003a5c:	1d05      	adds	r5, r0, #4
 8003a5e:	e66a      	b.n	8003736 <RI_SetRegCommandParser+0x27e>
            PID_SetKDDivisorPOW2(pPIDPosCtrl[motorID], regdata16);
 8003a60:	4b0d      	ldr	r3, [pc, #52]	; (8003a98 <RI_SetRegCommandParser+0x5e0>)
      rxData = rxData+size;
 8003a62:	1d05      	adds	r5, r0, #4
 8003a64:	e6ed      	b.n	8003842 <RI_SetRegCommandParser+0x38a>
 8003a66:	1d05      	adds	r5, r0, #4
            currComp = MCI_GetIqdref(pMCIN);
 8003a68:	4650      	mov	r0, sl
 8003a6a:	9101      	str	r1, [sp, #4]
 8003a6c:	f7fe fe1e 	bl	80026ac <MCI_GetIqdref>
            currComp.q = (int16_t)regdata16;
 8003a70:	9901      	ldr	r1, [sp, #4]
            currComp = MCI_GetIqdref(pMCIN);
 8003a72:	9003      	str	r0, [sp, #12]
            currComp.q = (int16_t)regdata16;
 8003a74:	f8ad 100c 	strh.w	r1, [sp, #12]
            MCI_SetCurrentReferences(pMCIN,currComp);
 8003a78:	e60e      	b.n	8003698 <RI_SetRegCommandParser+0x1e0>
            PID_SetKI(pPIDId[motorID], (int16_t)regdata16);
 8003a7a:	4b06      	ldr	r3, [pc, #24]	; (8003a94 <RI_SetRegCommandParser+0x5dc>)
 8003a7c:	b209      	sxth	r1, r1
      rxData = rxData+size;
 8003a7e:	1d05      	adds	r5, r0, #4
 8003a80:	e666      	b.n	8003750 <RI_SetRegCommandParser+0x298>
            PID_SetKPDivisorPOW2(pPIDId[motorID], regdata16);
 8003a82:	4b04      	ldr	r3, [pc, #16]	; (8003a94 <RI_SetRegCommandParser+0x5dc>)
      rxData = rxData+size;
 8003a84:	1d05      	adds	r5, r0, #4
 8003a86:	e717      	b.n	80038b8 <RI_SetRegCommandParser+0x400>
 8003a88:	9800      	ldr	r0, [sp, #0]
 8003a8a:	e58b      	b.n	80035a4 <RI_SetRegCommandParser+0xec>
 8003a8c:	200001d0 	.word	0x200001d0
 8003a90:	200003ec 	.word	0x200003ec
 8003a94:	200003e8 	.word	0x200003e8
 8003a98:	200004d0 	.word	0x200004d0

08003a9c <RI_GetRegCommandParser>:
{
 8003a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003aa0:	4606      	mov	r6, r0
    uint16_t rxLength = pHandle->rxLength;
 8003aa2:	8987      	ldrh	r7, [r0, #12]
    uint8_t * rxData = pHandle->rxBuffer;
 8003aa4:	f8d6 8004 	ldr.w	r8, [r6, #4]
    uint8_t * txData = pHandle->txBuffer;
 8003aa8:	68b5      	ldr	r5, [r6, #8]
    pHandle->txLength = 0;
 8003aaa:	2000      	movs	r0, #0
{
 8003aac:	b091      	sub	sp, #68	; 0x44
    pHandle->txLength = 0;
 8003aae:	81f0      	strh	r0, [r6, #14]
    while (rxLength > 0U)
 8003ab0:	2f00      	cmp	r7, #0
 8003ab2:	f000 838f 	beq.w	80041d4 <RI_GetRegCommandParser+0x738>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 8003ab6:	f8df 93b0 	ldr.w	r9, [pc, #944]	; 8003e68 <RI_GetRegCommandParser+0x3cc>
 8003aba:	b209      	sxth	r1, r1
    uint8_t * rxData = pHandle->rxBuffer;
 8003abc:	4644      	mov	r4, r8
        if (freeSpace >= 2U)
 8003abe:	f04f 0a08 	mov.w	sl, #8
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 8003ac2:	f834 3b02 	ldrh.w	r3, [r4], #2
    switch (typeID)
 8003ac6:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8003aca:	3a08      	subs	r2, #8
    uint16_t regID = dataID & REG_MASK;
 8003acc:	f023 0307 	bic.w	r3, r3, #7
 8003ad0:	b29b      	uxth	r3, r3
    switch (typeID)
 8003ad2:	2a20      	cmp	r2, #32
 8003ad4:	d822      	bhi.n	8003b1c <RI_GetRegCommandParser+0x80>
 8003ad6:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003ada:	00fc      	.short	0x00fc
 8003adc:	00210021 	.word	0x00210021
 8003ae0:	00210021 	.word	0x00210021
 8003ae4:	00210021 	.word	0x00210021
 8003ae8:	007d0021 	.word	0x007d0021
 8003aec:	00210021 	.word	0x00210021
 8003af0:	00210021 	.word	0x00210021
 8003af4:	00210021 	.word	0x00210021
 8003af8:	01150021 	.word	0x01150021
 8003afc:	00210021 	.word	0x00210021
 8003b00:	00210021 	.word	0x00210021
 8003b04:	00210021 	.word	0x00210021
 8003b08:	00410021 	.word	0x00410021
 8003b0c:	00210021 	.word	0x00210021
 8003b10:	00210021 	.word	0x00210021
 8003b14:	00210021 	.word	0x00210021
 8003b18:	00250021 	.word	0x00250021
 8003b1c:	2007      	movs	r0, #7
}
 8003b1e:	b011      	add	sp, #68	; 0x44
 8003b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        rawData++;
 8003b24:	f5b3 7fd4 	cmp.w	r3, #424	; 0x1a8
 8003b28:	f105 0202 	add.w	r2, r5, #2
        switch (regID)
 8003b2c:	f000 82c3 	beq.w	80040b6 <RI_GetRegCommandParser+0x61a>
 8003b30:	f200 8145 	bhi.w	8003dbe <RI_GetRegCommandParser+0x322>
 8003b34:	2ba8      	cmp	r3, #168	; 0xa8
 8003b36:	f000 82d3 	beq.w	80040e0 <RI_GetRegCommandParser+0x644>
 8003b3a:	f200 8135 	bhi.w	8003da8 <RI_GetRegCommandParser+0x30c>
 8003b3e:	2b28      	cmp	r3, #40	; 0x28
 8003b40:	f000 82a6 	beq.w	8004090 <RI_GetRegCommandParser+0x5f4>
 8003b44:	2b68      	cmp	r3, #104	; 0x68
 8003b46:	f040 810e 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003b4a:	233c      	movs	r3, #60	; 0x3c
            if (((*rawSize) + 2U) > freeSpace)
 8003b4c:	293d      	cmp	r1, #61	; 0x3d
            *rawSize = (uint16_t)sizeof(MotorConfig_reg_t);
 8003b4e:	802b      	strh	r3, [r5, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8003b50:	f200 8314 	bhi.w	800417c <RI_GetRegCommandParser+0x6e0>
          retVal = MCP_ERROR_NO_TXSYNC_SPACE;
 8003b54:	2008      	movs	r0, #8
}
 8003b56:	b011      	add	sp, #68	; 0x44
 8003b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch (regID)
 8003b5c:	2ba0      	cmp	r3, #160	; 0xa0
 8003b5e:	f000 8263 	beq.w	8004028 <RI_GetRegCommandParser+0x58c>
 8003b62:	f200 8102 	bhi.w	8003d6a <RI_GetRegCommandParser+0x2ce>
 8003b66:	2b20      	cmp	r3, #32
 8003b68:	f000 8247 	beq.w	8003ffa <RI_GetRegCommandParser+0x55e>
 8003b6c:	2b60      	cmp	r3, #96	; 0x60
 8003b6e:	f040 80fa 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003b72:	4bb5      	ldr	r3, [pc, #724]	; (8003e48 <RI_GetRegCommandParser+0x3ac>)
 8003b74:	f993 0000 	ldrsb.w	r0, [r3]
 8003b78:	2800      	cmp	r0, #0
 8003b7a:	f000 826d 	beq.w	8004058 <RI_GetRegCommandParser+0x5bc>
 8003b7e:	2901      	cmp	r1, #1
 8003b80:	f340 8239 	ble.w	8003ff6 <RI_GetRegCommandParser+0x55a>
 8003b84:	469c      	mov	ip, r3
 8003b86:	46ae      	mov	lr, r5
 8003b88:	f1c5 0201 	rsb	r2, r5, #1
 8003b8c:	e002      	b.n	8003b94 <RI_GetRegCommandParser+0xf8>
 8003b8e:	428b      	cmp	r3, r1
 8003b90:	f280 8231 	bge.w	8003ff6 <RI_GetRegCommandParser+0x55a>
    *tempdestString = *tempsrcString;
 8003b94:	f80e 0b01 	strb.w	r0, [lr], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003b98:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003b9c:	eb0e 0302 	add.w	r3, lr, r2
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	2800      	cmp	r0, #0
 8003ba4:	d1f3      	bne.n	8003b8e <RI_GetRegCommandParser+0xf2>
        txData = txData+size;
 8003ba6:	469c      	mov	ip, r3
    *tempdestString = (int8_t)0;
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f88e 2000 	strb.w	r2, [lr]
        pHandle->txLength += size;
 8003bae:	89f0      	ldrh	r0, [r6, #14]
        if (freeSpace >= 2U)
 8003bb0:	fa1f fb81 	uxth.w	fp, r1
    while (rxLength > 0U)
 8003bb4:	eb08 0207 	add.w	r2, r8, r7
        pHandle->txLength += size;
 8003bb8:	4418      	add	r0, r3
        freeSpaceS16 = freeSpaceS16-size;
 8003bba:	ebab 0103 	sub.w	r1, fp, r3
    while (rxLength > 0U)
 8003bbe:	b292      	uxth	r2, r2
 8003bc0:	b2a3      	uxth	r3, r4
        pHandle->txLength += size;
 8003bc2:	b280      	uxth	r0, r0
    while (rxLength > 0U)
 8003bc4:	4293      	cmp	r3, r2
        pHandle->txLength += size;
 8003bc6:	81f0      	strh	r0, [r6, #14]
        txData = txData+size;
 8003bc8:	4465      	add	r5, ip
        freeSpaceS16 = freeSpaceS16-size;
 8003bca:	b209      	sxth	r1, r1
    while (rxLength > 0U)
 8003bcc:	f47f af79 	bne.w	8003ac2 <RI_GetRegCommandParser+0x26>
      retVal = RI_GetReg (*dataElementID,txData, &size, freeSpaceS16);
 8003bd0:	2000      	movs	r0, #0
 8003bd2:	e7a4      	b.n	8003b1e <RI_GetRegCommandParser+0x82>
        if (freeSpace >= 2U)
 8003bd4:	fa1f fb81 	uxth.w	fp, r1
 8003bd8:	f1bb 0f01 	cmp.w	fp, #1
 8003bdc:	d9ba      	bls.n	8003b54 <RI_GetRegCommandParser+0xb8>
          switch (regID)
 8003bde:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8003be2:	f000 8345 	beq.w	8004270 <RI_GetRegCommandParser+0x7d4>
 8003be6:	d81e      	bhi.n	8003c26 <RI_GetRegCommandParser+0x18a>
 8003be8:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
 8003bec:	f000 830a 	beq.w	8004204 <RI_GetRegCommandParser+0x768>
 8003bf0:	d93c      	bls.n	8003c6c <RI_GetRegCommandParser+0x1d0>
 8003bf2:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 8003bf6:	f000 8319 	beq.w	800422c <RI_GetRegCommandParser+0x790>
 8003bfa:	f240 8169 	bls.w	8003ed0 <RI_GetRegCommandParser+0x434>
 8003bfe:	f5b3 6f19 	cmp.w	r3, #2448	; 0x990
 8003c02:	f000 831f 	beq.w	8004244 <RI_GetRegCommandParser+0x7a8>
 8003c06:	f240 8151 	bls.w	8003eac <RI_GetRegCommandParser+0x410>
 8003c0a:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 8003c0e:	f040 80aa 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8003c12:	4648      	mov	r0, r9
 8003c14:	f7fe fd58 	bl	80026c8 <MCI_GetVqd>
              break;
 8003c18:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetVqd(pMCIN).q;
 8003c1c:	8028      	strh	r0, [r5, #0]
 8003c1e:	9007      	str	r0, [sp, #28]
          *size = 2;
 8003c20:	4663      	mov	r3, ip
        pHandle->txLength += size;
 8003c22:	89f0      	ldrh	r0, [r6, #14]
              break;
 8003c24:	e7c6      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003c26:	f241 42d0 	movw	r2, #5328	; 0x14d0
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	f000 8342 	beq.w	80042b4 <RI_GetRegCommandParser+0x818>
 8003c30:	d934      	bls.n	8003c9c <RI_GetRegCommandParser+0x200>
 8003c32:	f241 6210 	movw	r2, #5648	; 0x1610
 8003c36:	4293      	cmp	r3, r2
 8003c38:	f000 82e2 	beq.w	8004200 <RI_GetRegCommandParser+0x764>
 8003c3c:	f240 8116 	bls.w	8003e6c <RI_GetRegCommandParser+0x3d0>
 8003c40:	f241 62d0 	movw	r2, #5840	; 0x16d0
 8003c44:	4293      	cmp	r3, r2
 8003c46:	f000 8318 	beq.w	800427a <RI_GetRegCommandParser+0x7de>
 8003c4a:	f240 80ea 	bls.w	8003e22 <RI_GetRegCommandParser+0x386>
 8003c4e:	f241 7210 	movw	r2, #5904	; 0x1710
 8003c52:	4293      	cmp	r3, r2
 8003c54:	f040 8087 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDPosCtrl[motorID]);
 8003c58:	4b7c      	ldr	r3, [pc, #496]	; (8003e4c <RI_GetRegCommandParser+0x3b0>)
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 8003c5a:	6818      	ldr	r0, [r3, #0]
 8003c5c:	f005 ff8e 	bl	8009b7c <PID_GetKDDivisorPOW2>
        pHandle->txLength += size;
 8003c60:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 8003c64:	8028      	strh	r0, [r5, #0]
        pHandle->txLength += size;
 8003c66:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 8003c68:	4663      	mov	r3, ip
 8003c6a:	e7a3      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003c6c:	f5b3 7f04 	cmp.w	r3, #528	; 0x210
 8003c70:	f000 82e6 	beq.w	8004240 <RI_GetRegCommandParser+0x7a4>
 8003c74:	f240 818b 	bls.w	8003f8e <RI_GetRegCommandParser+0x4f2>
 8003c78:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8003c7c:	f000 82ba 	beq.w	80041f4 <RI_GetRegCommandParser+0x758>
 8003c80:	f240 8102 	bls.w	8003e88 <RI_GetRegCommandParser+0x3ec>
 8003c84:	f5b3 6fb2 	cmp.w	r3, #1424	; 0x590
 8003c88:	d16d      	bne.n	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8003c8a:	4871      	ldr	r0, [pc, #452]	; (8003e50 <RI_GetRegCommandParser+0x3b4>)
 8003c8c:	f005 fad6 	bl	800923c <VBS_GetAvBusVoltage_V>
              break;
 8003c90:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = VBS_GetAvBusVoltage_V(BusVoltageSensor[motorID]);
 8003c94:	8028      	strh	r0, [r5, #0]
        pHandle->txLength += size;
 8003c96:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 8003c98:	4663      	mov	r3, ip
              break;
 8003c9a:	e78b      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003c9c:	f241 3290 	movw	r2, #5008	; 0x1390
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	f000 82a5 	beq.w	80041f0 <RI_GetRegCommandParser+0x754>
 8003ca6:	f240 813c 	bls.w	8003f22 <RI_GetRegCommandParser+0x486>
 8003caa:	f241 4250 	movw	r2, #5200	; 0x1450
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	f000 82fc 	beq.w	80042ac <RI_GetRegCommandParser+0x810>
 8003cb4:	f240 8121 	bls.w	8003efa <RI_GetRegCommandParser+0x45e>
 8003cb8:	f241 4290 	movw	r2, #5264	; 0x1490
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d152      	bne.n	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdataU16 = (uint16_t)PID_GetKIDivisorPOW2(pPIDSpeed[motorID]);
 8003cc0:	4864      	ldr	r0, [pc, #400]	; (8003e54 <RI_GetRegCommandParser+0x3b8>)
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 8003cc2:	f005 ff3b 	bl	8009b3c <PID_GetKIDivisorPOW2>
        pHandle->txLength += size;
 8003cc6:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 8003cca:	8028      	strh	r0, [r5, #0]
        pHandle->txLength += size;
 8003ccc:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 8003cce:	4663      	mov	r3, ip
 8003cd0:	e770      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
        if (freeSpace > 0U)
 8003cd2:	2900      	cmp	r1, #0
 8003cd4:	f43f af3e 	beq.w	8003b54 <RI_GetRegCommandParser+0xb8>
          switch (regID)
 8003cd8:	f5b3 6fa9 	cmp.w	r3, #1352	; 0x548
 8003cdc:	f000 81cc 	beq.w	8004078 <RI_GetRegCommandParser+0x5dc>
 8003ce0:	f200 8179 	bhi.w	8003fd6 <RI_GetRegCommandParser+0x53a>
 8003ce4:	2b48      	cmp	r3, #72	; 0x48
 8003ce6:	f000 81bc 	beq.w	8004062 <RI_GetRegCommandParser+0x5c6>
 8003cea:	2b88      	cmp	r3, #136	; 0x88
 8003cec:	d13b      	bne.n	8003d66 <RI_GetRegCommandParser+0x2ca>
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003cee:	4648      	mov	r0, r9
        if (freeSpace >= 2U)
 8003cf0:	fa1f fb81 	uxth.w	fp, r1
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003cf4:	f7fe fc92 	bl	800261c <MCI_GetControlMode>
              break;
 8003cf8:	f04f 0c01 	mov.w	ip, #1
              *data = (uint8_t)MCI_GetControlMode(pMCIN);
 8003cfc:	7028      	strb	r0, [r5, #0]
        pHandle->txLength += size;
 8003cfe:	89f0      	ldrh	r0, [r6, #14]
          *size = 1;
 8003d00:	4663      	mov	r3, ip
              break;
 8003d02:	e757      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
        if (freeSpace >= 4U)
 8003d04:	fa1f fb81 	uxth.w	fp, r1
 8003d08:	f1bb 0f03 	cmp.w	fp, #3
 8003d0c:	f67f af22 	bls.w	8003b54 <RI_GetRegCommandParser+0xb8>
          switch (regID)
 8003d10:	2b98      	cmp	r3, #152	; 0x98
 8003d12:	f000 821b 	beq.w	800414c <RI_GetRegCommandParser+0x6b0>
 8003d16:	d915      	bls.n	8003d44 <RI_GetRegCommandParser+0x2a8>
 8003d18:	f640 2258 	movw	r2, #2648	; 0xa58
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	f000 8208 	beq.w	8004132 <RI_GetRegCommandParser+0x696>
 8003d22:	f641 3258 	movw	r2, #7000	; 0x1b58
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d11d      	bne.n	8003d66 <RI_GetRegCommandParser+0x2ca>
              ReadVal.Float_Val = PQD_GetAvrgElMotorPowerW(pMPM[M1]);
 8003d2a:	4b4b      	ldr	r3, [pc, #300]	; (8003e58 <RI_GetRegCommandParser+0x3bc>)
 8003d2c:	6818      	ldr	r0, [r3, #0]
 8003d2e:	f005 ffaf 	bl	8009c90 <PQD_GetAvrgElMotorPowerW>
 8003d32:	ed8d 0a01 	vstr	s0, [sp, #4]
              *regdataU32 = ReadVal.U32_Val;
 8003d36:	9b01      	ldr	r3, [sp, #4]
 8003d38:	602b      	str	r3, [r5, #0]
        pHandle->txLength += size;
 8003d3a:	f04f 0c04 	mov.w	ip, #4
 8003d3e:	89f0      	ldrh	r0, [r6, #14]
          *size = 4;
 8003d40:	4663      	mov	r3, ip
 8003d42:	e737      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003d44:	2b18      	cmp	r3, #24
 8003d46:	f000 81f8 	beq.w	800413a <RI_GetRegCommandParser+0x69e>
 8003d4a:	2b58      	cmp	r3, #88	; 0x58
 8003d4c:	d10b      	bne.n	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata32 = (((int32_t)MCI_GetAvrgMecSpeedUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003d4e:	4648      	mov	r0, r9
 8003d50:	f7fe fc76 	bl	8002640 <MCI_GetAvrgMecSpeedUnit>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003d54:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8003d58:	0040      	lsls	r0, r0, #1
        pHandle->txLength += size;
 8003d5a:	f04f 0c04 	mov.w	ip, #4
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 8003d5e:	6028      	str	r0, [r5, #0]
          *size = 4;
 8003d60:	4663      	mov	r3, ip
        pHandle->txLength += size;
 8003d62:	89f0      	ldrh	r0, [r6, #14]
 8003d64:	e726      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003d66:	2005      	movs	r0, #5
 8003d68:	e6d9      	b.n	8003b1e <RI_GetRegCommandParser+0x82>
 8003d6a:	2be0      	cmp	r3, #224	; 0xe0
 8003d6c:	d1fb      	bne.n	8003d66 <RI_GetRegCommandParser+0x2ca>
            retVal = RI_MovString (MotorConfig_reg[motorID]->name ,charData, size, freeSpace);
 8003d6e:	4b3b      	ldr	r3, [pc, #236]	; (8003e5c <RI_GetRegCommandParser+0x3c0>)
 8003d70:	681b      	ldr	r3, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003d72:	f993 0024 	ldrsb.w	r0, [r3, #36]	; 0x24
 8003d76:	2800      	cmp	r0, #0
 8003d78:	f000 816e 	beq.w	8004058 <RI_GetRegCommandParser+0x5bc>
 8003d7c:	2901      	cmp	r1, #1
 8003d7e:	f340 813a 	ble.w	8003ff6 <RI_GetRegCommandParser+0x55a>
 8003d82:	f103 0c24 	add.w	ip, r3, #36	; 0x24
 8003d86:	46ae      	mov	lr, r5
 8003d88:	f1c5 0201 	rsb	r2, r5, #1
 8003d8c:	e002      	b.n	8003d94 <RI_GetRegCommandParser+0x2f8>
 8003d8e:	428b      	cmp	r3, r1
 8003d90:	f280 8131 	bge.w	8003ff6 <RI_GetRegCommandParser+0x55a>
    *tempdestString = *tempsrcString;
 8003d94:	f80e 0b01 	strb.w	r0, [lr], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003d98:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 8003d9c:	eb0e 0302 	add.w	r3, lr, r2
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	2800      	cmp	r0, #0
 8003da4:	d1f3      	bne.n	8003d8e <RI_GetRegCommandParser+0x2f2>
 8003da6:	e6fe      	b.n	8003ba6 <RI_GetRegCommandParser+0x10a>
 8003da8:	2be8      	cmp	r3, #232	; 0xe8
 8003daa:	d1dc      	bne.n	8003d66 <RI_GetRegCommandParser+0x2ca>
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003dac:	230e      	movs	r3, #14
            if (((*rawSize) + 2U) > freeSpace)
 8003dae:	290f      	cmp	r1, #15
            *rawSize = (uint16_t)sizeof(FOCFwConfig_reg_t);
 8003db0:	802b      	strh	r3, [r5, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8003db2:	f67f aecf 	bls.w	8003b54 <RI_GetRegCommandParser+0xb8>
              FOCFwConfig_reg_t const *pFOCConfig_reg = FOCConfig_reg[motorID];
 8003db6:	4b2a      	ldr	r3, [pc, #168]	; (8003e60 <RI_GetRegCommandParser+0x3c4>)
        if (freeSpace >= 2U)
 8003db8:	fa1f fb81 	uxth.w	fp, r1
 8003dbc:	e198      	b.n	80040f0 <RI_GetRegCommandParser+0x654>
 8003dbe:	f5b3 7f5a 	cmp.w	r3, #872	; 0x368
 8003dc2:	f000 81a5 	beq.w	8004110 <RI_GetRegCommandParser+0x674>
 8003dc6:	f5b3 7f6a 	cmp.w	r3, #936	; 0x3a8
 8003dca:	d11a      	bne.n	8003e02 <RI_GetRegCommandParser+0x366>
            Position = TC_GetMoveDuration(pPosCtrl[motorID]);   /* Does this duration make sense ? */
 8003dcc:	4b25      	ldr	r3, [pc, #148]	; (8003e64 <RI_GetRegCommandParser+0x3c8>)
            *rawSize = 8;
 8003dce:	f8a5 a000 	strh.w	sl, [r5]
            Position = TC_GetMoveDuration(pPosCtrl[motorID]);   /* Does this duration make sense ? */
 8003dd2:	6818      	ldr	r0, [r3, #0]
        if (freeSpace >= 2U)
 8003dd4:	fa1f fb81 	uxth.w	fp, r1
            Position = TC_GetMoveDuration(pPosCtrl[motorID]);   /* Does this duration make sense ? */
 8003dd8:	f007 fb3c 	bl	800b454 <TC_GetMoveDuration>
            Duration = TC_GetTargetPosition(pPosCtrl[motorID]);
 8003ddc:	4b21      	ldr	r3, [pc, #132]	; (8003e64 <RI_GetRegCommandParser+0x3c8>)
            Position = TC_GetMoveDuration(pPosCtrl[motorID]);   /* Does this duration make sense ? */
 8003dde:	ed8d 0a01 	vstr	s0, [sp, #4]
            Duration = TC_GetTargetPosition(pPosCtrl[motorID]);
 8003de2:	6818      	ldr	r0, [r3, #0]
 8003de4:	f007 fb32 	bl	800b44c <TC_GetTargetPosition>
            memcpy(rawData, &Position, 4);
 8003de8:	9b01      	ldr	r3, [sp, #4]
 8003dea:	f8c5 3002 	str.w	r3, [r5, #2]
            memcpy(&rawData[4], &Duration, 4);
 8003dee:	ee10 3a10 	vmov	r3, s0
 8003df2:	f8c5 3006 	str.w	r3, [r5, #6]
        *size = (*rawSize) + 2U;
 8003df6:	882b      	ldrh	r3, [r5, #0]
        pHandle->txLength += size;
 8003df8:	89f0      	ldrh	r0, [r6, #14]
        *size = (*rawSize) + 2U;
 8003dfa:	3302      	adds	r3, #2
 8003dfc:	b29b      	uxth	r3, r3
        txData = txData+size;
 8003dfe:	469c      	mov	ip, r3
 8003e00:	e6d8      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003e02:	f5b3 7ff4 	cmp.w	r3, #488	; 0x1e8
 8003e06:	d1ae      	bne.n	8003d66 <RI_GetRegCommandParser+0x2ca>
            *rawSize = 4;
 8003e08:	2304      	movs	r3, #4
 8003e0a:	802b      	strh	r3, [r5, #0]
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8003e0c:	4648      	mov	r0, r9
        if (freeSpace >= 2U)
 8003e0e:	fa1f fb81 	uxth.w	fp, r1
            *torque = MCI_GetLastRampFinalTorque(pMCIN);
 8003e12:	f7fe fc0b 	bl	800262c <MCI_GetLastRampFinalTorque>
 8003e16:	8068      	strh	r0, [r5, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN) ;
 8003e18:	4648      	mov	r0, r9
 8003e1a:	f7fe fc0b 	bl	8002634 <MCI_GetLastRampFinalDuration>
 8003e1e:	80a8      	strh	r0, [r5, #4]
        *size = (*rawSize) + 2U;
 8003e20:	e7e9      	b.n	8003df6 <RI_GetRegCommandParser+0x35a>
 8003e22:	f241 6250 	movw	r2, #5712	; 0x1650
 8003e26:	4293      	cmp	r3, r2
 8003e28:	f000 8220 	beq.w	800426c <RI_GetRegCommandParser+0x7d0>
 8003e2c:	f241 6290 	movw	r2, #5776	; 0x1690
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d198      	bne.n	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDPosCtrl[motorID]);
 8003e34:	4b05      	ldr	r3, [pc, #20]	; (8003e4c <RI_GetRegCommandParser+0x3b0>)
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 8003e36:	6818      	ldr	r0, [r3, #0]
 8003e38:	f005 fe78 	bl	8009b2c <PID_GetKPDivisorPOW2>
        pHandle->txLength += size;
 8003e3c:	f04f 0c02 	mov.w	ip, #2
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 8003e40:	8028      	strh	r0, [r5, #0]
        pHandle->txLength += size;
 8003e42:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 8003e44:	4663      	mov	r3, ip
 8003e46:	e6b5      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003e48:	0800dfe0 	.word	0x0800dfe0
 8003e4c:	200004d0 	.word	0x200004d0
 8003e50:	20000000 	.word	0x20000000
 8003e54:	200001d0 	.word	0x200001d0
 8003e58:	200003e4 	.word	0x200003e4
 8003e5c:	20000404 	.word	0x20000404
 8003e60:	20000400 	.word	0x20000400
 8003e64:	200003f0 	.word	0x200003f0
 8003e68:	20000bf0 	.word	0x20000bf0
 8003e6c:	f241 5290 	movw	r2, #5520	; 0x1590
 8003e70:	4293      	cmp	r3, r2
 8003e72:	f000 81bb 	beq.w	80041ec <RI_GetRegCommandParser+0x750>
 8003e76:	f240 8099 	bls.w	8003fac <RI_GetRegCommandParser+0x510>
 8003e7a:	f241 52d0 	movw	r2, #5584	; 0x15d0
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	f47f af71 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDIq[motorID]);
 8003e84:	4bb3      	ldr	r3, [pc, #716]	; (8004154 <RI_GetRegCommandParser+0x6b8>)
 8003e86:	e7d6      	b.n	8003e36 <RI_GetRegCommandParser+0x39a>
 8003e88:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
 8003e8c:	f000 81a4 	beq.w	80041d8 <RI_GetRegCommandParser+0x73c>
 8003e90:	f5b3 7f34 	cmp.w	r3, #720	; 0x2d0
 8003e94:	f47f af67 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata16 = PID_GetKI(pPIDId[motorID]);
 8003e98:	4baf      	ldr	r3, [pc, #700]	; (8004158 <RI_GetRegCommandParser+0x6bc>)
              *regdata16 = PID_GetKI( pPIDPosCtrl[motorID]);
 8003e9a:	6818      	ldr	r0, [r3, #0]
 8003e9c:	f005 fe40 	bl	8009b20 <PID_GetKI>
        pHandle->txLength += size;
 8003ea0:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKI( pPIDPosCtrl[motorID]);
 8003ea4:	8028      	strh	r0, [r5, #0]
        pHandle->txLength += size;
 8003ea6:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 8003ea8:	4663      	mov	r3, ip
 8003eaa:	e683      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003eac:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8003eb0:	f000 81d7 	beq.w	8004262 <RI_GetRegCommandParser+0x7c6>
 8003eb4:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 8003eb8:	f47f af55 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8003ebc:	4648      	mov	r0, r9
 8003ebe:	f7fe fbf5 	bl	80026ac <MCI_GetIqdref>
              break;
 8003ec2:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIqdref(pMCIN).q;
 8003ec6:	8028      	strh	r0, [r5, #0]
 8003ec8:	9009      	str	r0, [sp, #36]	; 0x24
          *size = 2;
 8003eca:	4663      	mov	r3, ip
        pHandle->txLength += size;
 8003ecc:	89f0      	ldrh	r0, [r6, #14]
              break;
 8003ece:	e671      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003ed0:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 8003ed4:	f000 81bb 	beq.w	800424e <RI_GetRegCommandParser+0x7b2>
 8003ed8:	d94c      	bls.n	8003f74 <RI_GetRegCommandParser+0x4d8>
 8003eda:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 8003ede:	f47f af42 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata16 = MCI_GetIalphabeta(pMCIN).beta;
 8003ee2:	4648      	mov	r0, r9
 8003ee4:	f7fe fbc6 	bl	8002674 <MCI_GetIalphabeta>
 8003ee8:	900c      	str	r0, [sp, #48]	; 0x30
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8003eea:	f3c0 400f 	ubfx	r0, r0, #16, #16
 8003eee:	8028      	strh	r0, [r5, #0]
              break;
 8003ef0:	f04f 0c02 	mov.w	ip, #2
        pHandle->txLength += size;
 8003ef4:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 8003ef6:	4663      	mov	r3, ip
              break;
 8003ef8:	e65c      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003efa:	f241 32d0 	movw	r2, #5072	; 0x13d0
 8003efe:	4293      	cmp	r3, r2
 8003f00:	f000 817a 	beq.w	80041f8 <RI_GetRegCommandParser+0x75c>
 8003f04:	f241 4210 	movw	r2, #5136	; 0x1410
 8003f08:	4293      	cmp	r3, r2
 8003f0a:	f47f af2c 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata16 = PID_GetKD( pPIDPosCtrl[motorID]);
 8003f0e:	4b93      	ldr	r3, [pc, #588]	; (800415c <RI_GetRegCommandParser+0x6c0>)
 8003f10:	6818      	ldr	r0, [r3, #0]
 8003f12:	f005 fe2f 	bl	8009b74 <PID_GetKD>
        pHandle->txLength += size;
 8003f16:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKD( pPIDPosCtrl[motorID]);
 8003f1a:	8028      	strh	r0, [r5, #0]
        pHandle->txLength += size;
 8003f1c:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 8003f1e:	4663      	mov	r3, ip
 8003f20:	e648      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003f22:	f5b3 6f2d 	cmp.w	r3, #2768	; 0xad0
 8003f26:	f000 81ae 	beq.w	8004286 <RI_GetRegCommandParser+0x7ea>
 8003f2a:	d909      	bls.n	8003f40 <RI_GetRegCommandParser+0x4a4>
 8003f2c:	f5b3 6f65 	cmp.w	r3, #3664	; 0xe50
 8003f30:	d002      	beq.n	8003f38 <RI_GetRegCommandParser+0x49c>
 8003f32:	f5b3 6f69 	cmp.w	r3, #3728	; 0xe90
 8003f36:	d110      	bne.n	8003f5a <RI_GetRegCommandParser+0x4be>
 8003f38:	f04f 0c02 	mov.w	ip, #2
 8003f3c:	4663      	mov	r3, ip
 8003f3e:	e639      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003f40:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 8003f44:	f000 8168 	beq.w	8004218 <RI_GetRegCommandParser+0x77c>
 8003f48:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 8003f4c:	f47f af0b 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata16 = MCI_GetValphabeta(pMCIN).beta;
 8003f50:	4648      	mov	r0, r9
 8003f52:	f7fe fbc7 	bl	80026e4 <MCI_GetValphabeta>
 8003f56:	9004      	str	r0, [sp, #16]
 8003f58:	e7c7      	b.n	8003eea <RI_GetRegCommandParser+0x44e>
 8003f5a:	f5b3 6f31 	cmp.w	r3, #2832	; 0xb10
 8003f5e:	f47f af02 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata16 = SPD_GetS16Speed ((SpeednPosFdbk_Handle_t*) pEncoder[motorID]); //cstat !MISRAC2012-Rule-11.3
 8003f62:	487f      	ldr	r0, [pc, #508]	; (8004160 <RI_GetRegCommandParser+0x6c4>)
 8003f64:	f006 ff28 	bl	800adb8 <SPD_GetS16Speed>
              break;
 8003f68:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = SPD_GetS16Speed ((SpeednPosFdbk_Handle_t*) pEncoder[motorID]); //cstat !MISRAC2012-Rule-11.3
 8003f6c:	8028      	strh	r0, [r5, #0]
        pHandle->txLength += size;
 8003f6e:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 8003f70:	4663      	mov	r3, ip
              break;
 8003f72:	e61f      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
 8003f74:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003f78:	f000 818e 	beq.w	8004298 <RI_GetRegCommandParser+0x7fc>
 8003f7c:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8003f80:	f47f aef1 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata16 = MCI_GetIab(pMCIN).b;
 8003f84:	4648      	mov	r0, r9
 8003f86:	f7fe fb67 	bl	8002658 <MCI_GetIab>
 8003f8a:	900e      	str	r0, [sp, #56]	; 0x38
 8003f8c:	e7ad      	b.n	8003eea <RI_GetRegCommandParser+0x44e>
 8003f8e:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8003f92:	f000 818d 	beq.w	80042b0 <RI_GetRegCommandParser+0x814>
 8003f96:	d916      	bls.n	8003fc6 <RI_GetRegCommandParser+0x52a>
 8003f98:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003f9c:	f000 8171 	beq.w	8004282 <RI_GetRegCommandParser+0x7e6>
 8003fa0:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 8003fa4:	f47f aedf 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata16 = PID_GetKI(pPIDIq[motorID]);
 8003fa8:	4b6a      	ldr	r3, [pc, #424]	; (8004154 <RI_GetRegCommandParser+0x6b8>)
 8003faa:	e776      	b.n	8003e9a <RI_GetRegCommandParser+0x3fe>
 8003fac:	f241 5210 	movw	r2, #5392	; 0x1510
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	f000 8164 	beq.w	800427e <RI_GetRegCommandParser+0x7e2>
 8003fb6:	f241 5250 	movw	r2, #5456	; 0x1550
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	f47f aed3 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDId[motorID]);
 8003fc0:	4b65      	ldr	r3, [pc, #404]	; (8004158 <RI_GetRegCommandParser+0x6bc>)
 8003fc2:	6818      	ldr	r0, [r3, #0]
 8003fc4:	e67d      	b.n	8003cc2 <RI_GetRegCommandParser+0x226>
 8003fc6:	2b90      	cmp	r3, #144	; 0x90
 8003fc8:	f000 8118 	beq.w	80041fc <RI_GetRegCommandParser+0x760>
 8003fcc:	2bd0      	cmp	r3, #208	; 0xd0
 8003fce:	f47f aeca 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *regdata16 = PID_GetKI(pPIDSpeed[motorID]);
 8003fd2:	4864      	ldr	r0, [pc, #400]	; (8004164 <RI_GetRegCommandParser+0x6c8>)
 8003fd4:	e762      	b.n	8003e9c <RI_GetRegCommandParser+0x400>
 8003fd6:	f5b3 6fb1 	cmp.w	r3, #1416	; 0x588
 8003fda:	f47f aec4 	bne.w	8003d66 <RI_GetRegCommandParser+0x2ca>
              *data = (uint8_t) TC_GetAlignmentStatus(pPosCtrl[motorID]);
 8003fde:	4b62      	ldr	r3, [pc, #392]	; (8004168 <RI_GetRegCommandParser+0x6cc>)
 8003fe0:	6818      	ldr	r0, [r3, #0]
        if (freeSpace >= 2U)
 8003fe2:	fa1f fb81 	uxth.w	fp, r1
              *data = (uint8_t) TC_GetAlignmentStatus(pPosCtrl[motorID]);
 8003fe6:	f007 fa3d 	bl	800b464 <TC_GetAlignmentStatus>
              break;
 8003fea:	f04f 0c01 	mov.w	ip, #1
              *data = (uint8_t) TC_GetAlignmentStatus(pPosCtrl[motorID]);
 8003fee:	7028      	strb	r0, [r5, #0]
        pHandle->txLength += size;
 8003ff0:	89f0      	ldrh	r0, [r6, #14]
          *size = 1;
 8003ff2:	4663      	mov	r3, ip
              break;
 8003ff4:	e5de      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
    retVal = MCP_ERROR_STRING_FORMAT;
 8003ff6:	2006      	movs	r0, #6
 8003ff8:	e591      	b.n	8003b1e <RI_GetRegCommandParser+0x82>
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8003ffa:	4b5c      	ldr	r3, [pc, #368]	; (800416c <RI_GetRegCommandParser+0x6d0>)
 8003ffc:	f993 0000 	ldrsb.w	r0, [r3]
 8004000:	b350      	cbz	r0, 8004058 <RI_GetRegCommandParser+0x5bc>
 8004002:	2901      	cmp	r1, #1
 8004004:	ddf7      	ble.n	8003ff6 <RI_GetRegCommandParser+0x55a>
 8004006:	469c      	mov	ip, r3
 8004008:	46ae      	mov	lr, r5
 800400a:	f1c5 0201 	rsb	r2, r5, #1
 800400e:	e001      	b.n	8004014 <RI_GetRegCommandParser+0x578>
 8004010:	428b      	cmp	r3, r1
 8004012:	daf0      	bge.n	8003ff6 <RI_GetRegCommandParser+0x55a>
    *tempdestString = *tempsrcString;
 8004014:	f80e 0b01 	strb.w	r0, [lr], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8004018:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 800401c:	eb0e 0302 	add.w	r3, lr, r2
 8004020:	b29b      	uxth	r3, r3
 8004022:	2800      	cmp	r0, #0
 8004024:	d1f4      	bne.n	8004010 <RI_GetRegCommandParser+0x574>
 8004026:	e5be      	b.n	8003ba6 <RI_GetRegCommandParser+0x10a>
            retVal = RI_MovString (PWR_BOARD_NAME[motorID] ,charData, size, freeSpace);
 8004028:	4b51      	ldr	r3, [pc, #324]	; (8004170 <RI_GetRegCommandParser+0x6d4>)
 800402a:	681b      	ldr	r3, [r3, #0]
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 800402c:	f993 0000 	ldrsb.w	r0, [r3]
 8004030:	b190      	cbz	r0, 8004058 <RI_GetRegCommandParser+0x5bc>
 8004032:	2901      	cmp	r1, #1
 8004034:	dddf      	ble.n	8003ff6 <RI_GetRegCommandParser+0x55a>
 8004036:	469c      	mov	ip, r3
 8004038:	46ae      	mov	lr, r5
 800403a:	f1c5 0201 	rsb	r2, r5, #1
 800403e:	e001      	b.n	8004044 <RI_GetRegCommandParser+0x5a8>
 8004040:	428b      	cmp	r3, r1
 8004042:	dad8      	bge.n	8003ff6 <RI_GetRegCommandParser+0x55a>
    *tempdestString = *tempsrcString;
 8004044:	f80e 0b01 	strb.w	r0, [lr], #1
  while ((*tempsrcString != (char_t)0) && (*size < maxSize))
 8004048:	f91c 0f01 	ldrsb.w	r0, [ip, #1]!
 800404c:	eb0e 0302 	add.w	r3, lr, r2
 8004050:	b29b      	uxth	r3, r3
 8004052:	2800      	cmp	r0, #0
 8004054:	d1f4      	bne.n	8004040 <RI_GetRegCommandParser+0x5a4>
 8004056:	e5a6      	b.n	8003ba6 <RI_GetRegCommandParser+0x10a>
 8004058:	f04f 0c01 	mov.w	ip, #1
 800405c:	46ae      	mov	lr, r5
  *size= 1U ; /* /0 is the min String size */
 800405e:	4663      	mov	r3, ip
 8004060:	e5a2      	b.n	8003ba8 <RI_GetRegCommandParser+0x10c>
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8004062:	4648      	mov	r0, r9
        if (freeSpace >= 2U)
 8004064:	fa1f fb81 	uxth.w	fp, r1
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8004068:	f7fe fa80 	bl	800256c <MCI_GetSTMState>
        if (freeSpace >= 2U)
 800406c:	f04f 0c01 	mov.w	ip, #1
              *data = (uint8_t)MCI_GetSTMState(pMCIN);
 8004070:	7028      	strb	r0, [r5, #0]
        pHandle->txLength += size;
 8004072:	89f0      	ldrh	r0, [r6, #14]
          *size = 1;
 8004074:	4663      	mov	r3, ip
 8004076:	e59d      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
              *data = (uint8_t) TC_GetControlPositionStatus(pPosCtrl[motorID]);
 8004078:	4b3b      	ldr	r3, [pc, #236]	; (8004168 <RI_GetRegCommandParser+0x6cc>)
 800407a:	6818      	ldr	r0, [r3, #0]
        if (freeSpace >= 2U)
 800407c:	fa1f fb81 	uxth.w	fp, r1
              *data = (uint8_t) TC_GetControlPositionStatus(pPosCtrl[motorID]);
 8004080:	f007 f9ec 	bl	800b45c <TC_GetControlPositionStatus>
              break;
 8004084:	f04f 0c01 	mov.w	ip, #1
              *data = (uint8_t) TC_GetControlPositionStatus(pPosCtrl[motorID]);
 8004088:	7028      	strb	r0, [r5, #0]
        pHandle->txLength += size;
 800408a:	89f0      	ldrh	r0, [r6, #14]
          *size = 1;
 800408c:	4663      	mov	r3, ip
              break;
 800408e:	e591      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8004090:	230a      	movs	r3, #10
            if (((*rawSize) + 2U) > freeSpace)
 8004092:	290b      	cmp	r1, #11
            *rawSize = (uint16_t)sizeof(GlobalConfig_reg_t);
 8004094:	802b      	strh	r3, [r5, #0]
            if (((*rawSize) + 2U) > freeSpace)
 8004096:	f67f ad5d 	bls.w	8003b54 <RI_GetRegCommandParser+0xb8>
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 800409a:	4b36      	ldr	r3, [pc, #216]	; (8004174 <RI_GetRegCommandParser+0x6d8>)
 800409c:	6818      	ldr	r0, [r3, #0]
 800409e:	6010      	str	r0, [r2, #0]
 80040a0:	6858      	ldr	r0, [r3, #4]
 80040a2:	891b      	ldrh	r3, [r3, #8]
 80040a4:	8113      	strh	r3, [r2, #8]
        if (freeSpace >= 2U)
 80040a6:	f04f 0c0c 	mov.w	ip, #12
              (void)memcpy(rawData, &globalConfig_reg, sizeof(GlobalConfig_reg_t));
 80040aa:	6050      	str	r0, [r2, #4]
        pHandle->txLength += size;
 80040ac:	89f0      	ldrh	r0, [r6, #14]
        if (freeSpace >= 2U)
 80040ae:	fa1f fb81 	uxth.w	fp, r1
        *size = (*rawSize) + 2U;
 80040b2:	4663      	mov	r3, ip
 80040b4:	e57e      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 80040b6:	4648      	mov	r0, r9
        if (freeSpace >= 2U)
 80040b8:	fa1f fb81 	uxth.w	fp, r1
            *rpm = (((int32_t)MCI_GetLastRampFinalSpeed(pMCIN) * U_RPM) / (int32_t)SPEED_UNIT);
 80040bc:	f7fe fab2 	bl	8002624 <MCI_GetLastRampFinalSpeed>
 80040c0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80040c4:	0040      	lsls	r0, r0, #1
 80040c6:	f8c5 0002 	str.w	r0, [r5, #2]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 80040ca:	4648      	mov	r0, r9
 80040cc:	f7fe fab2 	bl	8002634 <MCI_GetLastRampFinalDuration>
            *rawSize = 6;
 80040d0:	2306      	movs	r3, #6
 80040d2:	802b      	strh	r3, [r5, #0]
            *duration = MCI_GetLastRampFinalDuration(pMCIN);
 80040d4:	80e8      	strh	r0, [r5, #6]
        if (freeSpace >= 2U)
 80040d6:	f04f 0c08 	mov.w	ip, #8
        pHandle->txLength += size;
 80040da:	89f0      	ldrh	r0, [r6, #14]
        *size = (*rawSize) + 2U;
 80040dc:	4663      	mov	r3, ip
 80040de:	e569      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
            *rawSize = sizeof(ApplicationConfig_reg_t);
 80040e0:	230e      	movs	r3, #14
            if ((*rawSize) +2  > freeSpace)
 80040e2:	290f      	cmp	r1, #15
            *rawSize = sizeof(ApplicationConfig_reg_t);
 80040e4:	802b      	strh	r3, [r5, #0]
            if ((*rawSize) +2  > freeSpace)
 80040e6:	f77f ad35 	ble.w	8003b54 <RI_GetRegCommandParser+0xb8>
              memcpy(rawData, ApplicationConfig_reg[motorID], sizeof(ApplicationConfig_reg_t));
 80040ea:	4b23      	ldr	r3, [pc, #140]	; (8004178 <RI_GetRegCommandParser+0x6dc>)
        if (freeSpace >= 2U)
 80040ec:	fa1f fb81 	uxth.w	fp, r1
              (void)memcpy(rawData, (uint8_t *)pFOCConfig_reg, sizeof(FOCFwConfig_reg_t));
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	6858      	ldr	r0, [r3, #4]
 80040f4:	f8d3 e000 	ldr.w	lr, [r3]
 80040f8:	6899      	ldr	r1, [r3, #8]
 80040fa:	6091      	str	r1, [r2, #8]
 80040fc:	f8c2 e000 	str.w	lr, [r2]
 8004100:	6050      	str	r0, [r2, #4]
 8004102:	899b      	ldrh	r3, [r3, #12]
 8004104:	8193      	strh	r3, [r2, #12]
        if (freeSpace >= 2U)
 8004106:	f04f 0c10 	mov.w	ip, #16
        pHandle->txLength += size;
 800410a:	89f0      	ldrh	r0, [r6, #14]
        *size = (*rawSize) + 2U;
 800410c:	4663      	mov	r3, ip
 800410e:	e551      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
            *rawSize = 4;
 8004110:	2304      	movs	r3, #4
 8004112:	802b      	strh	r3, [r5, #0]
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 8004114:	4648      	mov	r0, r9
        if (freeSpace >= 2U)
 8004116:	fa1f fb81 	uxth.w	fp, r1
            *iqref = (uint16_t)MCI_GetIqdref(pMCIN).q;
 800411a:	f7fe fac7 	bl	80026ac <MCI_GetIqdref>
 800411e:	8068      	strh	r0, [r5, #2]
 8004120:	9003      	str	r0, [sp, #12]
            *idref = (uint16_t)MCI_GetIqdref(pMCIN).d;
 8004122:	4648      	mov	r0, r9
 8004124:	f7fe fac2 	bl	80026ac <MCI_GetIqdref>
 8004128:	9002      	str	r0, [sp, #8]
 800412a:	f3c0 400f 	ubfx	r0, r0, #16, #16
 800412e:	80a8      	strh	r0, [r5, #4]
        *size = (*rawSize) + 2U;
 8004130:	e661      	b.n	8003df6 <RI_GetRegCommandParser+0x35a>
              ReadVal.Float_Val = MCI_GetCurrentPosition(pMCIN);
 8004132:	4648      	mov	r0, r9
 8004134:	f7fe fa1c 	bl	8002570 <MCI_GetCurrentPosition>
 8004138:	e5fb      	b.n	8003d32 <RI_GetRegCommandParser+0x296>
              *regdataU32 = MCI_GetFaultState(pMCIN);
 800413a:	4648      	mov	r0, r9
 800413c:	f7fe fa68 	bl	8002610 <MCI_GetFaultState>
        pHandle->txLength += size;
 8004140:	f04f 0c04 	mov.w	ip, #4
              *regdataU32 = MCI_GetFaultState(pMCIN);
 8004144:	6028      	str	r0, [r5, #0]
          *size = 4;
 8004146:	4663      	mov	r3, ip
        pHandle->txLength += size;
 8004148:	89f0      	ldrh	r0, [r6, #14]
 800414a:	e533      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
              *regdata32 = (((int32_t)MCI_GetMecSpeedRefUnit(pMCIN) * U_RPM) / SPEED_UNIT);
 800414c:	4648      	mov	r0, r9
 800414e:	f7fe fa7f 	bl	8002650 <MCI_GetMecSpeedRefUnit>
 8004152:	e5ff      	b.n	8003d54 <RI_GetRegCommandParser+0x2b8>
 8004154:	200003ec 	.word	0x200003ec
 8004158:	200003e8 	.word	0x200003e8
 800415c:	200004d0 	.word	0x200004d0
 8004160:	200000e0 	.word	0x200000e0
 8004164:	200001d0 	.word	0x200001d0
 8004168:	200003f0 	.word	0x200003f0
 800416c:	0800dff0 	.word	0x0800dff0
 8004170:	20000408 	.word	0x20000408
 8004174:	0800e070 	.word	0x0800e070
 8004178:	200003fc 	.word	0x200003fc
              MotorConfig_reg_t const *pMotorConfig_reg = MotorConfig_reg[motorID];
 800417c:	4b4e      	ldr	r3, [pc, #312]	; (80042b8 <RI_GetRegCommandParser+0x81c>)
              (void)memcpy(rawData, (uint8_t *)pMotorConfig_reg, sizeof(MotorConfig_reg_t));
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4694      	mov	ip, r2
 8004182:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004186:	9201      	str	r2, [sp, #4]
 8004188:	46c3      	mov	fp, r8
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	f8d3 e000 	ldr.w	lr, [r3]
 8004190:	6858      	ldr	r0, [r3, #4]
 8004192:	f8d3 800c 	ldr.w	r8, [r3, #12]
 8004196:	f8cc 800c 	str.w	r8, [ip, #12]
 800419a:	f8cc e000 	str.w	lr, [ip]
 800419e:	f8cc 0004 	str.w	r0, [ip, #4]
 80041a2:	f8cc 2008 	str.w	r2, [ip, #8]
 80041a6:	9a01      	ldr	r2, [sp, #4]
 80041a8:	3310      	adds	r3, #16
 80041aa:	4293      	cmp	r3, r2
 80041ac:	f10c 0c10 	add.w	ip, ip, #16
 80041b0:	d1eb      	bne.n	800418a <RI_GetRegCommandParser+0x6ee>
 80041b2:	6818      	ldr	r0, [r3, #0]
 80041b4:	685a      	ldr	r2, [r3, #4]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f8cc 3008 	str.w	r3, [ip, #8]
 80041bc:	f8cc 0000 	str.w	r0, [ip]
 80041c0:	f8cc 2004 	str.w	r2, [ip, #4]
        if (freeSpace >= 2U)
 80041c4:	f04f 0c3e 	mov.w	ip, #62	; 0x3e
 80041c8:	46d8      	mov	r8, fp
        pHandle->txLength += size;
 80041ca:	89f0      	ldrh	r0, [r6, #14]
        if (freeSpace >= 2U)
 80041cc:	fa1f fb81 	uxth.w	fp, r1
        *size = (*rawSize) + 2U;
 80041d0:	4663      	mov	r3, ip
 80041d2:	e4ef      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
  uint8_t retVal = MCP_CMD_NOK;
 80041d4:	2001      	movs	r0, #1
 80041d6:	e4a2      	b.n	8003b1e <RI_GetRegCommandParser+0x82>
              *regdata16 = PID_GetKP(pPIDId[motorID]);
 80041d8:	4b38      	ldr	r3, [pc, #224]	; (80042bc <RI_GetRegCommandParser+0x820>)
              *regdata16 = PID_GetKP( pPIDPosCtrl[motorID]);
 80041da:	6818      	ldr	r0, [r3, #0]
 80041dc:	f005 fc9c 	bl	8009b18 <PID_GetKP>
              break;
 80041e0:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = PID_GetKP( pPIDPosCtrl[motorID]);
 80041e4:	8028      	strh	r0, [r5, #0]
        pHandle->txLength += size;
 80041e6:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 80041e8:	4663      	mov	r3, ip
              break;
 80041ea:	e4e3      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDId[motorID]);
 80041ec:	4b33      	ldr	r3, [pc, #204]	; (80042bc <RI_GetRegCommandParser+0x820>)
 80041ee:	e534      	b.n	8003c5a <RI_GetRegCommandParser+0x1be>
              *regdata16 = PID_GetKP( pPIDPosCtrl[motorID]);
 80041f0:	4b33      	ldr	r3, [pc, #204]	; (80042c0 <RI_GetRegCommandParser+0x824>)
 80041f2:	e7f2      	b.n	80041da <RI_GetRegCommandParser+0x73e>
              *regdata16 = PID_GetKD(pPIDId[motorID]);
 80041f4:	4b31      	ldr	r3, [pc, #196]	; (80042bc <RI_GetRegCommandParser+0x820>)
 80041f6:	e68b      	b.n	8003f10 <RI_GetRegCommandParser+0x474>
              *regdata16 = PID_GetKI( pPIDPosCtrl[motorID]);
 80041f8:	4b31      	ldr	r3, [pc, #196]	; (80042c0 <RI_GetRegCommandParser+0x824>)
 80041fa:	e64e      	b.n	8003e9a <RI_GetRegCommandParser+0x3fe>
              *regdata16 = PID_GetKP(pPIDSpeed[motorID]);
 80041fc:	4831      	ldr	r0, [pc, #196]	; (80042c4 <RI_GetRegCommandParser+0x828>)
 80041fe:	e7ed      	b.n	80041dc <RI_GetRegCommandParser+0x740>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDIq[motorID]);
 8004200:	4b31      	ldr	r3, [pc, #196]	; (80042c8 <RI_GetRegCommandParser+0x82c>)
 8004202:	e6de      	b.n	8003fc2 <RI_GetRegCommandParser+0x526>
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 8004204:	4b31      	ldr	r3, [pc, #196]	; (80042cc <RI_GetRegCommandParser+0x830>)
 8004206:	6818      	ldr	r0, [r3, #0]
 8004208:	f005 fc68 	bl	8009adc <NTC_GetAvTemp_C>
              break;
 800420c:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = NTC_GetAvTemp_C(pTemperatureSensor[motorID]);
 8004210:	8028      	strh	r0, [r5, #0]
        pHandle->txLength += size;
 8004212:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 8004214:	4663      	mov	r3, ip
              break;
 8004216:	e4cd      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8004218:	4648      	mov	r0, r9
 800421a:	f7fe fa63 	bl	80026e4 <MCI_GetValphabeta>
              break;
 800421e:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetValphabeta(pMCIN).alpha;
 8004222:	8028      	strh	r0, [r5, #0]
 8004224:	9005      	str	r0, [sp, #20]
          *size = 2;
 8004226:	4663      	mov	r3, ip
        pHandle->txLength += size;
 8004228:	89f0      	ldrh	r0, [r6, #14]
              break;
 800422a:	e4c3      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
              *regdata16 = MCI_GetIqd(pMCIN).q;
 800422c:	4648      	mov	r0, r9
 800422e:	f7fe fa2f 	bl	8002690 <MCI_GetIqd>
              break;
 8004232:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIqd(pMCIN).q;
 8004236:	8028      	strh	r0, [r5, #0]
 8004238:	900b      	str	r0, [sp, #44]	; 0x2c
          *size = 2;
 800423a:	4663      	mov	r3, ip
        pHandle->txLength += size;
 800423c:	89f0      	ldrh	r0, [r6, #14]
              break;
 800423e:	e4b9      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
              *regdata16 = PID_GetKD(pPIDIq[motorID]);
 8004240:	4b21      	ldr	r3, [pc, #132]	; (80042c8 <RI_GetRegCommandParser+0x82c>)
 8004242:	e665      	b.n	8003f10 <RI_GetRegCommandParser+0x474>
              *regdata16 = MCI_GetIqdref(pMCIN).d;
 8004244:	4648      	mov	r0, r9
 8004246:	f7fe fa31 	bl	80026ac <MCI_GetIqdref>
 800424a:	9008      	str	r0, [sp, #32]
 800424c:	e64d      	b.n	8003eea <RI_GetRegCommandParser+0x44e>
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 800424e:	4648      	mov	r0, r9
 8004250:	f7fe fa10 	bl	8002674 <MCI_GetIalphabeta>
              break;
 8004254:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIalphabeta(pMCIN).alpha;
 8004258:	8028      	strh	r0, [r5, #0]
 800425a:	900d      	str	r0, [sp, #52]	; 0x34
          *size = 2;
 800425c:	4663      	mov	r3, ip
        pHandle->txLength += size;
 800425e:	89f0      	ldrh	r0, [r6, #14]
              break;
 8004260:	e4a8      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
              *regdata16 = MCI_GetIqd(pMCIN).d;
 8004262:	4648      	mov	r0, r9
 8004264:	f7fe fa14 	bl	8002690 <MCI_GetIqd>
 8004268:	900a      	str	r0, [sp, #40]	; 0x28
 800426a:	e63e      	b.n	8003eea <RI_GetRegCommandParser+0x44e>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDIq[motorID]);
 800426c:	4b16      	ldr	r3, [pc, #88]	; (80042c8 <RI_GetRegCommandParser+0x82c>)
 800426e:	e4f4      	b.n	8003c5a <RI_GetRegCommandParser+0x1be>
              *regdata16 = MCI_GetVqd(pMCIN).d;
 8004270:	4648      	mov	r0, r9
 8004272:	f7fe fa29 	bl	80026c8 <MCI_GetVqd>
 8004276:	9006      	str	r0, [sp, #24]
 8004278:	e637      	b.n	8003eea <RI_GetRegCommandParser+0x44e>
              *regdataU16 = PID_GetKIDivisorPOW2(pPIDPosCtrl[motorID]);
 800427a:	4b11      	ldr	r3, [pc, #68]	; (80042c0 <RI_GetRegCommandParser+0x824>)
 800427c:	e6a1      	b.n	8003fc2 <RI_GetRegCommandParser+0x526>
              *regdataU16 = PID_GetKPDivisorPOW2(pPIDId[motorID]);
 800427e:	4b0f      	ldr	r3, [pc, #60]	; (80042bc <RI_GetRegCommandParser+0x820>)
 8004280:	e5d9      	b.n	8003e36 <RI_GetRegCommandParser+0x39a>
              *regdata16 = PID_GetKP(pPIDIq[motorID]);
 8004282:	4b11      	ldr	r3, [pc, #68]	; (80042c8 <RI_GetRegCommandParser+0x82c>)
 8004284:	e7a9      	b.n	80041da <RI_GetRegCommandParser+0x73e>
              *regdata16 = SPD_GetElAngle ((SpeednPosFdbk_Handle_t*) pEncoder[motorID]); //cstat !MISRAC2012-Rule-11.3
 8004286:	4812      	ldr	r0, [pc, #72]	; (80042d0 <RI_GetRegCommandParser+0x834>)
 8004288:	f006 fd5a 	bl	800ad40 <SPD_GetElAngle>
              break;
 800428c:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = SPD_GetElAngle ((SpeednPosFdbk_Handle_t*) pEncoder[motorID]); //cstat !MISRAC2012-Rule-11.3
 8004290:	8028      	strh	r0, [r5, #0]
        pHandle->txLength += size;
 8004292:	89f0      	ldrh	r0, [r6, #14]
          *size = 2;
 8004294:	4663      	mov	r3, ip
              break;
 8004296:	e48d      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
              *regdata16 = MCI_GetIab(pMCIN).a;
 8004298:	4648      	mov	r0, r9
 800429a:	f7fe f9dd 	bl	8002658 <MCI_GetIab>
              break;
 800429e:	f04f 0c02 	mov.w	ip, #2
              *regdata16 = MCI_GetIab(pMCIN).a;
 80042a2:	8028      	strh	r0, [r5, #0]
 80042a4:	900f      	str	r0, [sp, #60]	; 0x3c
          *size = 2;
 80042a6:	4663      	mov	r3, ip
        pHandle->txLength += size;
 80042a8:	89f0      	ldrh	r0, [r6, #14]
              break;
 80042aa:	e483      	b.n	8003bb4 <RI_GetRegCommandParser+0x118>
              *regdataU16 = (uint16_t)PID_GetKPDivisorPOW2(pPIDSpeed[motorID]);
 80042ac:	4805      	ldr	r0, [pc, #20]	; (80042c4 <RI_GetRegCommandParser+0x828>)
 80042ae:	e5c3      	b.n	8003e38 <RI_GetRegCommandParser+0x39c>
              *regdata16 = PID_GetKD(pPIDSpeed[motorID]);
 80042b0:	4804      	ldr	r0, [pc, #16]	; (80042c4 <RI_GetRegCommandParser+0x828>)
 80042b2:	e62e      	b.n	8003f12 <RI_GetRegCommandParser+0x476>
              *regdataU16 = PID_GetKDDivisorPOW2(pPIDSpeed[motorID]);
 80042b4:	4803      	ldr	r0, [pc, #12]	; (80042c4 <RI_GetRegCommandParser+0x828>)
 80042b6:	e4d1      	b.n	8003c5c <RI_GetRegCommandParser+0x1c0>
 80042b8:	20000404 	.word	0x20000404
 80042bc:	200003e8 	.word	0x200003e8
 80042c0:	200004d0 	.word	0x200004d0
 80042c4:	200001d0 	.word	0x200001d0
 80042c8:	200003ec 	.word	0x200003ec
 80042cc:	200003f8 	.word	0x200003f8
 80042d0:	200000e0 	.word	0x200000e0

080042d4 <RI_GetIDSize>:

  return (retVal);
}
uint8_t RI_GetIDSize(uint16_t dataID)
{
  uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;
 80042d4:	f000 0038 	and.w	r0, r0, #56	; 0x38
 80042d8:	3808      	subs	r0, #8
 80042da:	b2c0      	uxtb	r0, r0
 80042dc:	2810      	cmp	r0, #16
 80042de:	bf9a      	itte	ls
 80042e0:	4b01      	ldrls	r3, [pc, #4]	; (80042e8 <RI_GetIDSize+0x14>)
 80042e2:	5c18      	ldrbls	r0, [r3, r0]
 80042e4:	2000      	movhi	r0, #0
      break;
    }
  }

  return (result);
}
 80042e6:	4770      	bx	lr
 80042e8:	0800e1b4 	.word	0x0800e1b4

080042ec <RI_GetPtrReg>:

    MCI_Handle_t *pMCIN = &Mci[vmotorID];
    uint16_t regID = dataID & REG_MASK;
    uint8_t typeID = ((uint8_t)dataID) & TYPE_MASK;

    switch (typeID)
 80042ec:	f000 0338 	and.w	r3, r0, #56	; 0x38
 80042f0:	2b10      	cmp	r3, #16
 80042f2:	d003      	beq.n	80042fc <RI_GetPtrReg+0x10>
 80042f4:	4a3c      	ldr	r2, [pc, #240]	; (80043e8 <RI_GetPtrReg+0xfc>)
          }

          default:
          {
            *dataPtr = &nullData16;
            retVal = MCP_ERROR_UNKNOWN_REG;
 80042f6:	2005      	movs	r0, #5
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 80042f8:	600a      	str	r2, [r1, #0]
    }
#ifdef NULL_PTR_REG_INT
  }
#endif
  return (retVal);
}
 80042fa:	4770      	bx	lr
    uint16_t regID = dataID & REG_MASK;
 80042fc:	f020 0007 	bic.w	r0, r0, #7
 8004300:	f5b0 6f19 	cmp.w	r0, #2448	; 0x990
 8004304:	b283      	uxth	r3, r0
 8004306:	d051      	beq.n	80043ac <RI_GetPtrReg+0xc0>
 8004308:	d80e      	bhi.n	8004328 <RI_GetPtrReg+0x3c>
 800430a:	f5b3 6f09 	cmp.w	r3, #2192	; 0x890
 800430e:	d052      	beq.n	80043b6 <RI_GetPtrReg+0xca>
 8004310:	d923      	bls.n	800435a <RI_GetPtrReg+0x6e>
 8004312:	f5b3 6f11 	cmp.w	r3, #2320	; 0x910
 8004316:	d053      	beq.n	80043c0 <RI_GetPtrReg+0xd4>
 8004318:	f5b3 6f15 	cmp.w	r3, #2384	; 0x950
 800431c:	d115      	bne.n	800434a <RI_GetPtrReg+0x5e>
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 800431e:	4b33      	ldr	r3, [pc, #204]	; (80043ec <RI_GetPtrReg+0x100>)
 8004320:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004322:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.q);
 8004324:	3210      	adds	r2, #16
            break;
 8004326:	e7e7      	b.n	80042f8 <RI_GetPtrReg+0xc>
 8004328:	f5b3 6f29 	cmp.w	r3, #2704	; 0xa90
 800432c:	d04d      	beq.n	80043ca <RI_GetPtrReg+0xde>
 800432e:	d91f      	bls.n	8004370 <RI_GetPtrReg+0x84>
 8004330:	f5b3 6f2d 	cmp.w	r3, #2768	; 0xad0
 8004334:	d036      	beq.n	80043a4 <RI_GetPtrReg+0xb8>
 8004336:	482e      	ldr	r0, [pc, #184]	; (80043f0 <RI_GetPtrReg+0x104>)
 8004338:	4a2b      	ldr	r2, [pc, #172]	; (80043e8 <RI_GetPtrReg+0xfc>)
 800433a:	f5b3 6f31 	cmp.w	r3, #2832	; 0xb10
 800433e:	bf0a      	itet	eq
 8004340:	4602      	moveq	r2, r0
 8004342:	2005      	movne	r0, #5
 8004344:	2000      	moveq	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 8004346:	600a      	str	r2, [r1, #0]
}
 8004348:	4770      	bx	lr
 800434a:	f5b3 6f0d 	cmp.w	r3, #2256	; 0x8d0
 800434e:	d1d1      	bne.n	80042f4 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8004350:	4b26      	ldr	r3, [pc, #152]	; (80043ec <RI_GetPtrReg+0x100>)
 8004352:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004354:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.q);
 8004356:	320c      	adds	r2, #12
            break;
 8004358:	e7ce      	b.n	80042f8 <RI_GetPtrReg+0xc>
 800435a:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 800435e:	d039      	beq.n	80043d4 <RI_GetPtrReg+0xe8>
 8004360:	f5b3 6f05 	cmp.w	r3, #2128	; 0x850
 8004364:	d10f      	bne.n	8004386 <RI_GetPtrReg+0x9a>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 8004366:	4b21      	ldr	r3, [pc, #132]	; (80043ec <RI_GetPtrReg+0x100>)
 8004368:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800436a:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.alpha);
 800436c:	3204      	adds	r2, #4
            break;
 800436e:	e7c3      	b.n	80042f8 <RI_GetPtrReg+0xc>
 8004370:	f5b3 6f21 	cmp.w	r3, #2576	; 0xa10
 8004374:	d033      	beq.n	80043de <RI_GetPtrReg+0xf2>
 8004376:	f5b3 6f25 	cmp.w	r3, #2640	; 0xa50
 800437a:	d10b      	bne.n	8004394 <RI_GetPtrReg+0xa8>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 800437c:	4b1b      	ldr	r3, [pc, #108]	; (80043ec <RI_GetPtrReg+0x100>)
 800437e:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 8004380:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.alpha);
 8004382:	321a      	adds	r2, #26
            break;
 8004384:	e7b8      	b.n	80042f8 <RI_GetPtrReg+0xc>
 8004386:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800438a:	d1b3      	bne.n	80042f4 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 800438c:	4b17      	ldr	r3, [pc, #92]	; (80043ec <RI_GetPtrReg+0x100>)
  uint8_t retVal = MCP_CMD_OK;
 800438e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.a);
 8004390:	685a      	ldr	r2, [r3, #4]
             break;
 8004392:	e7b1      	b.n	80042f8 <RI_GetPtrReg+0xc>
 8004394:	f5b3 6f1d 	cmp.w	r3, #2512	; 0x9d0
 8004398:	d1ac      	bne.n	80042f4 <RI_GetPtrReg+0x8>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 800439a:	4b14      	ldr	r3, [pc, #80]	; (80043ec <RI_GetPtrReg+0x100>)
 800439c:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 800439e:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.q);
 80043a0:	3216      	adds	r2, #22
            break;
 80043a2:	e7a9      	b.n	80042f8 <RI_GetPtrReg+0xc>
 80043a4:	4a13      	ldr	r2, [pc, #76]	; (80043f4 <RI_GetPtrReg+0x108>)
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 80043a6:	600a      	str	r2, [r1, #0]
  uint8_t retVal = MCP_CMD_OK;
 80043a8:	2000      	movs	r0, #0
}
 80043aa:	4770      	bx	lr
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 80043ac:	4b0f      	ldr	r3, [pc, #60]	; (80043ec <RI_GetPtrReg+0x100>)
 80043ae:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80043b0:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqdref.d);
 80043b2:	3212      	adds	r2, #18
            break;
 80043b4:	e7a0      	b.n	80042f8 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 80043b6:	4b0d      	ldr	r3, [pc, #52]	; (80043ec <RI_GetPtrReg+0x100>)
 80043b8:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80043ba:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Ialphabeta.beta);
 80043bc:	3206      	adds	r2, #6
            break;
 80043be:	e79b      	b.n	80042f8 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 80043c0:	4b0a      	ldr	r3, [pc, #40]	; (80043ec <RI_GetPtrReg+0x100>)
 80043c2:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80043c4:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iqd.d);
 80043c6:	320e      	adds	r2, #14
            break;
 80043c8:	e796      	b.n	80042f8 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 80043ca:	4b08      	ldr	r3, [pc, #32]	; (80043ec <RI_GetPtrReg+0x100>)
 80043cc:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80043ce:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Valphabeta.beta);
 80043d0:	321c      	adds	r2, #28
            break;
 80043d2:	e791      	b.n	80042f8 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 80043d4:	4b05      	ldr	r3, [pc, #20]	; (80043ec <RI_GetPtrReg+0x100>)
 80043d6:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80043d8:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Iab.b);
 80043da:	3202      	adds	r2, #2
            break;
 80043dc:	e78c      	b.n	80042f8 <RI_GetPtrReg+0xc>
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 80043de:	4b03      	ldr	r3, [pc, #12]	; (80043ec <RI_GetPtrReg+0x100>)
 80043e0:	685a      	ldr	r2, [r3, #4]
  uint8_t retVal = MCP_CMD_OK;
 80043e2:	2000      	movs	r0, #0
            *dataPtr = &(pMCIN->pFOCVars->Vqd.d);
 80043e4:	3218      	adds	r2, #24
            break;
 80043e6:	e787      	b.n	80042f8 <RI_GetPtrReg+0xc>
 80043e8:	20001de8 	.word	0x20001de8
 80043ec:	20000bf0 	.word	0x20000bf0
 80043f0:	200000ec 	.word	0x200000ec
 80043f4:	200000e4 	.word	0x200000e4

080043f8 <RCM_RegisterRegConv>:

    /* Parse the array to be sure that same
     * conversion does not already exist*/
    while (i < RCM_MAX_CONV)
    {
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80043f8:	497e      	ldr	r1, [pc, #504]	; (80045f4 <RCM_RegisterRegConv+0x1fc>)
{
 80043fa:	b570      	push	{r4, r5, r6, lr}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80043fc:	680c      	ldr	r4, [r1, #0]
{
 80043fe:	4602      	mov	r2, r0
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004400:	2c00      	cmp	r4, #0
 8004402:	f000 808f 	beq.w	8004524 <RCM_RegisterRegConv+0x12c>
        /* Nothing to do */
      }
      /* Ticket 64042 : If RCM_handle_array [i] is null access to data member will cause Memory Fault. */
      if (RCM_handle_array [i] != 0)
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004406:	f890 c004 	ldrb.w	ip, [r0, #4]
 800440a:	7923      	ldrb	r3, [r4, #4]
 800440c:	459c      	cmp	ip, r3
 800440e:	d026      	beq.n	800445e <RCM_RegisterRegConv+0x66>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004410:	684b      	ldr	r3, [r1, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 80a2 	beq.w	800455c <RCM_RegisterRegConv+0x164>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004418:	791c      	ldrb	r4, [r3, #4]
 800441a:	4564      	cmp	r4, ip
  uint8_t handle = 255U;
 800441c:	f04f 00ff 	mov.w	r0, #255	; 0xff
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004420:	f000 808a 	beq.w	8004538 <RCM_RegisterRegConv+0x140>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004424:	688c      	ldr	r4, [r1, #8]
 8004426:	2c00      	cmp	r4, #0
 8004428:	f000 80bb 	beq.w	80045a2 <RCM_RegisterRegConv+0x1aa>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800442c:	7923      	ldrb	r3, [r4, #4]
 800442e:	4563      	cmp	r3, ip
 8004430:	f000 808b 	beq.w	800454a <RCM_RegisterRegConv+0x152>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004434:	68cb      	ldr	r3, [r1, #12]
 8004436:	2b00      	cmp	r3, #0
 8004438:	f000 80bc 	beq.w	80045b4 <RCM_RegisterRegConv+0x1bc>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800443c:	791c      	ldrb	r4, [r3, #4]
 800443e:	4564      	cmp	r4, ip
 8004440:	f000 8098 	beq.w	8004574 <RCM_RegisterRegConv+0x17c>
    while (i < RCM_MAX_CONV)
 8004444:	f04f 0300 	mov.w	r3, #0
 8004448:	f360 0307 	bfi	r3, r0, #0, #8
 800444c:	f360 230f 	bfi	r3, r0, #8, #8
      {
        /* Nothing to do */
      }
      i++;
    }
    if (handle < RCM_MAX_CONV)
 8004450:	2803      	cmp	r0, #3
 8004452:	461c      	mov	r4, r3
 8004454:	bf88      	it	hi
 8004456:	20ff      	movhi	r0, #255	; 0xff
 8004458:	f240 80c9 	bls.w	80045ee <RCM_RegisterRegConv+0x1f6>
    }
#ifdef NULL_PTR_REG_CON_MNG
  }
#endif
  return (handle);
}
 800445c:	bd70      	pop	{r4, r5, r6, pc}
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 800445e:	6803      	ldr	r3, [r0, #0]
 8004460:	6820      	ldr	r0, [r4, #0]
 8004462:	4283      	cmp	r3, r0
 8004464:	d1d4      	bne.n	8004410 <RCM_RegisterRegConv+0x18>
    uint8_t i = 0;
 8004466:	2000      	movs	r0, #0
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004468:	4604      	mov	r4, r0
      RCM_handle_array [handle] = regConv;
 800446a:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
      RCM_CB_array [handle].cb = NULL; /* if a previous callback was attached, it is cleared*/
 800446e:	4d62      	ldr	r5, [pc, #392]	; (80045f8 <RCM_RegisterRegConv+0x200>)
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004470:	6899      	ldr	r1, [r3, #8]
 8004472:	2600      	movs	r6, #0
 8004474:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8004478:	07ce      	lsls	r6, r1, #31
 800447a:	d422      	bmi.n	80044c2 <RCM_RegisterRegConv+0xca>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800447c:	6859      	ldr	r1, [r3, #4]
 800447e:	f021 0104 	bic.w	r1, r1, #4
 8004482:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8004484:	2104      	movs	r1, #4
 8004486:	6019      	str	r1, [r3, #0]
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 8004488:	6859      	ldr	r1, [r3, #4]
 800448a:	f021 0120 	bic.w	r1, r1, #32
 800448e:	6059      	str	r1, [r3, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 8004490:	2120      	movs	r1, #32
 8004492:	6019      	str	r1, [r3, #0]
  MODIFY_REG(ADCx->CR,
 8004494:	6899      	ldr	r1, [r3, #8]
 8004496:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 800449a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800449e:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80044a2:	6099      	str	r1, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80044a4:	6899      	ldr	r1, [r3, #8]
 80044a6:	2900      	cmp	r1, #0
 80044a8:	dbfc      	blt.n	80044a4 <RCM_RegisterRegConv+0xac>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80044aa:	6819      	ldr	r1, [r3, #0]
 80044ac:	07cd      	lsls	r5, r1, #31
 80044ae:	d408      	bmi.n	80044c2 <RCM_RegisterRegConv+0xca>
  MODIFY_REG(ADCx->CR,
 80044b0:	4d52      	ldr	r5, [pc, #328]	; (80045fc <RCM_RegisterRegConv+0x204>)
 80044b2:	6899      	ldr	r1, [r3, #8]
 80044b4:	4029      	ands	r1, r5
 80044b6:	f041 0101 	orr.w	r1, r1, #1
 80044ba:	6099      	str	r1, [r3, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80044bc:	6819      	ldr	r1, [r3, #0]
 80044be:	07c9      	lsls	r1, r1, #31
 80044c0:	d5f7      	bpl.n	80044b2 <RCM_RegisterRegConv+0xba>
      RCM_NoInj_array[handle].enable = false;
 80044c2:	4d4f      	ldr	r5, [pc, #316]	; (8004600 <RCM_RegisterRegConv+0x208>)
 80044c4:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 80044c8:	0049      	lsls	r1, r1, #1
      RCM_NoInj_array[handle].prev = handle;
 80044ca:	eb05 0c01 	add.w	ip, r5, r1
      RCM_NoInj_array[handle].enable = false;
 80044ce:	f04f 0e00 	mov.w	lr, #0
 80044d2:	f805 e001 	strb.w	lr, [r5, r1]
      RCM_NoInj_array[handle].prev = handle;
 80044d6:	f8ac 4004 	strh.w	r4, [ip, #4]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80044da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80044dc:	f021 010f 	bic.w	r1, r1, #15
 80044e0:	6319      	str	r1, [r3, #48]	; 0x30
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 80044e2:	7914      	ldrb	r4, [r2, #4]
 80044e4:	2c09      	cmp	r4, #9
 80044e6:	d84e      	bhi.n	8004586 <RCM_RegisterRegConv+0x18e>
 80044e8:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80044ec:	06a1      	lsls	r1, r4, #26
 80044ee:	ea41 5105 	orr.w	r1, r1, r5, lsl #20
 80044f2:	2501      	movs	r5, #1
 80044f4:	fa05 f404 	lsl.w	r4, r5, r4
 80044f8:	4321      	orrs	r1, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80044fa:	0dcc      	lsrs	r4, r1, #23
 80044fc:	f103 0514 	add.w	r5, r3, #20
 8004500:	f004 0404 	and.w	r4, r4, #4
  MODIFY_REG(*preg,
 8004504:	6893      	ldr	r3, [r2, #8]
 8004506:	f04f 0e07 	mov.w	lr, #7
 800450a:	f3c1 5204 	ubfx	r2, r1, #20, #5
 800450e:	5929      	ldr	r1, [r5, r4]
 8004510:	fa03 fc02 	lsl.w	ip, r3, r2
 8004514:	fa0e f202 	lsl.w	r2, lr, r2
 8004518:	ea21 0202 	bic.w	r2, r1, r2
 800451c:	ea42 020c 	orr.w	r2, r2, ip
 8004520:	512a      	str	r2, [r5, r4]
}
 8004522:	bd70      	pop	{r4, r5, r6, pc}
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004524:	684b      	ldr	r3, [r1, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d04b      	beq.n	80045c2 <RCM_RegisterRegConv+0x1ca>
 800452a:	f890 c004 	ldrb.w	ip, [r0, #4]
    uint8_t i = 0;
 800452e:	4620      	mov	r0, r4
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004530:	791c      	ldrb	r4, [r3, #4]
 8004532:	4564      	cmp	r4, ip
 8004534:	f47f af76 	bne.w	8004424 <RCM_RegisterRegConv+0x2c>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004538:	681c      	ldr	r4, [r3, #0]
 800453a:	6813      	ldr	r3, [r2, #0]
 800453c:	429c      	cmp	r4, r3
 800453e:	f47f af71 	bne.w	8004424 <RCM_RegisterRegConv+0x2c>
      i++;
 8004542:	2001      	movs	r0, #1
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004544:	f240 1401 	movw	r4, #257	; 0x101
 8004548:	e78f      	b.n	800446a <RCM_RegisterRegConv+0x72>
 800454a:	6824      	ldr	r4, [r4, #0]
 800454c:	6813      	ldr	r3, [r2, #0]
 800454e:	429c      	cmp	r4, r3
 8004550:	f47f af70 	bne.w	8004434 <RCM_RegisterRegConv+0x3c>
      i++;
 8004554:	2002      	movs	r0, #2
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8004556:	f240 2402 	movw	r4, #514	; 0x202
 800455a:	e786      	b.n	800446a <RCM_RegisterRegConv+0x72>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 800455c:	688c      	ldr	r4, [r1, #8]
      i++;
 800455e:	2001      	movs	r0, #1
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 8004560:	2c00      	cmp	r4, #0
 8004562:	f47f af63 	bne.w	800442c <RCM_RegisterRegConv+0x34>
 8004566:	68cb      	ldr	r3, [r1, #12]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d03a      	beq.n	80045e2 <RCM_RegisterRegConv+0x1ea>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 800456c:	791d      	ldrb	r5, [r3, #4]
 800456e:	7914      	ldrb	r4, [r2, #4]
 8004570:	42a5      	cmp	r5, r4
 8004572:	d136      	bne.n	80045e2 <RCM_RegisterRegConv+0x1ea>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004574:	681c      	ldr	r4, [r3, #0]
 8004576:	6813      	ldr	r3, [r2, #0]
 8004578:	429c      	cmp	r4, r3
 800457a:	f47f af63 	bne.w	8004444 <RCM_RegisterRegConv+0x4c>
      i++;
 800457e:	2003      	movs	r0, #3
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8004580:	f240 3403 	movw	r4, #771	; 0x303
 8004584:	e771      	b.n	800446a <RCM_RegisterRegConv+0x72>
      LL_ADC_SetChannelSamplingTime(regConv->regADC, __LL_ADC_DECIMAL_NB_TO_CHANNEL(regConv->channel),
 8004586:	f06f 011d 	mvn.w	r1, #29
 800458a:	2503      	movs	r5, #3
 800458c:	fb15 1504 	smlabb	r5, r5, r4, r1
 8004590:	2101      	movs	r1, #1
 8004592:	40a1      	lsls	r1, r4
 8004594:	ea41 5105 	orr.w	r1, r1, r5, lsl #20
 8004598:	ea41 6184 	orr.w	r1, r1, r4, lsl #26
 800459c:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 80045a0:	e7ab      	b.n	80044fa <RCM_RegisterRegConv+0x102>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80045a2:	2804      	cmp	r0, #4
 80045a4:	d913      	bls.n	80045ce <RCM_RegisterRegConv+0x1d6>
 80045a6:	68cb      	ldr	r3, [r1, #12]
 80045a8:	b113      	cbz	r3, 80045b0 <RCM_RegisterRegConv+0x1b8>
        if ((RCM_handle_array [i]->channel == regConv->channel)
 80045aa:	7918      	ldrb	r0, [r3, #4]
 80045ac:	4560      	cmp	r0, ip
 80045ae:	d010      	beq.n	80045d2 <RCM_RegisterRegConv+0x1da>
 80045b0:	6813      	ldr	r3, [r2, #0]
 80045b2:	e7cf      	b.n	8004554 <RCM_RegisterRegConv+0x15c>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80045b4:	2804      	cmp	r0, #4
 80045b6:	d914      	bls.n	80045e2 <RCM_RegisterRegConv+0x1ea>
 80045b8:	6813      	ldr	r3, [r2, #0]
      i++;
 80045ba:	2003      	movs	r0, #3
 80045bc:	f240 3403 	movw	r4, #771	; 0x303
 80045c0:	e753      	b.n	800446a <RCM_RegisterRegConv+0x72>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80045c2:	688c      	ldr	r4, [r1, #8]
 80045c4:	b11c      	cbz	r4, 80045ce <RCM_RegisterRegConv+0x1d6>
 80045c6:	f890 c004 	ldrb.w	ip, [r0, #4]
    uint8_t i = 0;
 80045ca:	4618      	mov	r0, r3
 80045cc:	e72e      	b.n	800442c <RCM_RegisterRegConv+0x34>
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80045ce:	4620      	mov	r0, r4
 80045d0:	e7c9      	b.n	8004566 <RCM_RegisterRegConv+0x16e>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 80045d2:	6818      	ldr	r0, [r3, #0]
 80045d4:	6813      	ldr	r3, [r2, #0]
 80045d6:	4298      	cmp	r0, r3
 80045d8:	d0d1      	beq.n	800457e <RCM_RegisterRegConv+0x186>
 80045da:	f240 2402 	movw	r4, #514	; 0x202
      i++;
 80045de:	2002      	movs	r0, #2
 80045e0:	e743      	b.n	800446a <RCM_RegisterRegConv+0x72>
    while (i < RCM_MAX_CONV)
 80045e2:	f04f 0400 	mov.w	r4, #0
 80045e6:	f360 0407 	bfi	r4, r0, #0, #8
 80045ea:	f360 240f 	bfi	r4, r0, #8, #8
 80045ee:	6813      	ldr	r3, [r2, #0]
    if (handle < RCM_MAX_CONV)
 80045f0:	e73b      	b.n	800446a <RCM_RegisterRegConv+0x72>
 80045f2:	bf00      	nop
 80045f4:	20001e2c 	.word	0x20001e2c
 80045f8:	20001dec 	.word	0x20001dec
 80045fc:	7fffffc0 	.word	0x7fffffc0
 8004600:	20001e0c 	.word	0x20001e0c

08004604 <RCM_ExecRegularConv>:
  uint16_t retVal;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 8004604:	4b5e      	ldr	r3, [pc, #376]	; (8004780 <RCM_ExecRegularConv+0x17c>)
 8004606:	eb00 0240 	add.w	r2, r0, r0, lsl #1
{
 800460a:	b510      	push	{r4, lr}
  if (false == RCM_NoInj_array [handle].enable)
 800460c:	f813 2012 	ldrb.w	r2, [r3, r2, lsl #1]
 8004610:	ea4f 0c40 	mov.w	ip, r0, lsl #1
 8004614:	2a00      	cmp	r2, #0
 8004616:	d13c      	bne.n	8004692 <RCM_ExecRegularConv+0x8e>
  {
    /* find position in the list */
    while (i < RCM_MAX_CONV)
    {
      if (true == RCM_NoInj_array [i].enable)
 8004618:	7819      	ldrb	r1, [r3, #0]
 800461a:	b9a9      	cbnz	r1, 8004648 <RCM_ExecRegularConv+0x44>
  uint8_t LastEnable = RCM_MAX_CONV;
 800461c:	2204      	movs	r2, #4
      if (true == RCM_NoInj_array [i].enable)
 800461e:	7999      	ldrb	r1, [r3, #6]
 8004620:	2900      	cmp	r1, #0
 8004622:	d07f      	beq.n	8004724 <RCM_ExecRegularConv+0x120>
      {
        if (RCM_NoInj_array[i].next > handle)
 8004624:	7ad9      	ldrb	r1, [r3, #11]
 8004626:	4288      	cmp	r0, r1
 8004628:	f0c0 809b 	bcc.w	8004762 <RCM_ExecRegularConv+0x15e>
      if (true == RCM_NoInj_array [i].enable)
 800462c:	7b1a      	ldrb	r2, [r3, #12]
 800462e:	2a00      	cmp	r2, #0
 8004630:	f000 809a 	beq.w	8004768 <RCM_ExecRegularConv+0x164>
        if (RCM_NoInj_array[i].next > handle)
 8004634:	7c59      	ldrb	r1, [r3, #17]
 8004636:	4288      	cmp	r0, r1
 8004638:	f0c0 80a0 	bcc.w	800477c <RCM_ExecRegularConv+0x178>
      if (true == RCM_NoInj_array [i].enable)
 800463c:	7c9a      	ldrb	r2, [r3, #18]
 800463e:	2a00      	cmp	r2, #0
 8004640:	f040 8096 	bne.w	8004770 <RCM_ExecRegularConv+0x16c>
      }
      else
      {
        /* nothing to do */
      }
      i++;
 8004644:	2202      	movs	r2, #2
 8004646:	e074      	b.n	8004732 <RCM_ExecRegularConv+0x12e>
        if (RCM_NoInj_array[i].next > handle)
 8004648:	7959      	ldrb	r1, [r3, #5]
 800464a:	4281      	cmp	r1, r0
 800464c:	d9e7      	bls.n	800461e <RCM_ExecRegularConv+0x1a>
      if (true == RCM_NoInj_array [i].enable)
 800464e:	4696      	mov	lr, r2
          RCM_NoInj_array[handle].next = formerNext;
 8004650:	eb0c 0400 	add.w	r4, ip, r0
 8004654:	eb03 0444 	add.w	r4, r3, r4, lsl #1
          RCM_NoInj_array[i].next = handle;
 8004658:	eb0e 0e4e 	add.w	lr, lr, lr, lsl #1
          RCM_NoInj_array[handle].prev = i;
 800465c:	7122      	strb	r2, [r4, #4]
          RCM_NoInj_array[handle].next = formerNext;
 800465e:	7161      	strb	r1, [r4, #5]
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004660:	4c48      	ldr	r4, [pc, #288]	; (8004784 <RCM_ExecRegularConv+0x180>)
          RCM_NoInj_array[formerNext].prev = handle;
 8004662:	eb01 0141 	add.w	r1, r1, r1, lsl #1
          RCM_NoInj_array[i].next = handle;
 8004666:	eb03 0e4e 	add.w	lr, r3, lr, lsl #1
          RCM_NoInj_array[formerNext].prev = handle;
 800466a:	eb03 0141 	add.w	r1, r3, r1, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800466e:	7822      	ldrb	r2, [r4, #0]
          RCM_NoInj_array[i].next = handle;
 8004670:	f88e 0005 	strb.w	r0, [lr, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8004674:	7108      	strb	r0, [r1, #4]
    RCM_NoInj_array[handle].enable = true;
 8004676:	eb0c 0100 	add.w	r1, ip, r0
 800467a:	f04f 0e01 	mov.w	lr, #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 800467e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    RCM_NoInj_array[handle].enable = true;
 8004682:	f823 e011 	strh.w	lr, [r3, r1, lsl #1]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004686:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800468a:	7852      	ldrb	r2, [r2, #1]
 800468c:	4572      	cmp	r2, lr
    {/* select the new conversion to be the next scheduled only if a conversion is not ongoing*/
      RCM_currentHandle = handle;
 800468e:	bf18      	it	ne
 8004690:	7020      	strbne	r0, [r4, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 8004692:	4a3d      	ldr	r2, [pc, #244]	; (8004788 <RCM_ExecRegularConv+0x184>)
 8004694:	f892 208c 	ldrb.w	r2, [r2, #140]	; 0x8c
 8004698:	2a00      	cmp	r2, #0
 800469a:	d133      	bne.n	8004704 <RCM_ExecRegularConv+0x100>
  /* The ADC is free to be used asynchronously*/
  {
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 800469c:	4a3b      	ldr	r2, [pc, #236]	; (800478c <RCM_ExecRegularConv+0x188>)
 800469e:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80046a2:	7914      	ldrb	r4, [r2, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80046a4:	6811      	ldr	r1, [r2, #0]
 80046a6:	2c09      	cmp	r4, #9
 80046a8:	d931      	bls.n	800470e <RCM_ExecRegularConv+0x10a>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 80046aa:	f06f 021d 	mvn.w	r2, #29
 80046ae:	f04f 0e03 	mov.w	lr, #3
 80046b2:	fb1e 2e04 	smlabb	lr, lr, r4, r2
 80046b6:	2201      	movs	r2, #1
 80046b8:	40a2      	lsls	r2, r4
 80046ba:	ea42 520e 	orr.w	r2, r2, lr, lsl #20
 80046be:	ea42 6284 	orr.w	r2, r2, r4, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 80046c2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  MODIFY_REG(*preg,
 80046c6:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 80046c8:	0d12      	lsrs	r2, r2, #20
 80046ca:	f402 62f8 	and.w	r2, r2, #1984	; 0x7c0
 80046ce:	f424 64f8 	bic.w	r4, r4, #1984	; 0x7c0
 80046d2:	4322      	orrs	r2, r4
 80046d4:	630a      	str	r2, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80046d6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 80046d8:	688a      	ldr	r2, [r1, #8]
 80046da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80046de:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80046e2:	f042 0204 	orr.w	r2, r2, #4
 80046e6:	608a      	str	r2, [r1, #8]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 80046e8:	680a      	ldr	r2, [r1, #0]
 80046ea:	0752      	lsls	r2, r2, #29
 80046ec:	d5fc      	bpl.n	80046e8 <RCM_ExecRegularConv+0xe4>
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 80046ee:	eb0c 0200 	add.w	r2, ip, r0
 80046f2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80046f6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80046f8:	8051      	strh	r1, [r2, #2]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 80046fa:	4922      	ldr	r1, [pc, #136]	; (8004784 <RCM_ExecRegularConv+0x180>)
 80046fc:	7954      	ldrb	r4, [r2, #5]
 80046fe:	700c      	strb	r4, [r1, #0]
    RCM_NoInj_array[handle].status = valid;
 8004700:	2102      	movs	r1, #2
 8004702:	7051      	strb	r1, [r2, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 8004704:	4484      	add	ip, r0
 8004706:	eb03 034c 	add.w	r3, r3, ip, lsl #1
  return retVal;
}
 800470a:	8858      	ldrh	r0, [r3, #2]
 800470c:	bd10      	pop	{r4, pc}
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 800470e:	eb04 0e44 	add.w	lr, r4, r4, lsl #1
 8004712:	06a2      	lsls	r2, r4, #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8004714:	ea42 520e 	orr.w	r2, r2, lr, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8004718:	f04f 0e01 	mov.w	lr, #1
 800471c:	fa0e f404 	lsl.w	r4, lr, r4
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[handle]->regADC,
 8004720:	4322      	orrs	r2, r4
 8004722:	e7d0      	b.n	80046c6 <RCM_ExecRegularConv+0xc2>
      if (true == RCM_NoInj_array [i].enable)
 8004724:	7b19      	ldrb	r1, [r3, #12]
 8004726:	2900      	cmp	r1, #0
 8004728:	d184      	bne.n	8004634 <RCM_ExecRegularConv+0x30>
 800472a:	7c99      	ldrb	r1, [r3, #18]
 800472c:	bb01      	cbnz	r1, 8004770 <RCM_ExecRegularConv+0x16c>
       if (LastEnable != RCM_MAX_CONV )
 800472e:	2a04      	cmp	r2, #4
 8004730:	d013      	beq.n	800475a <RCM_ExecRegularConv+0x156>
         formerNext = RCM_NoInj_array[LastEnable].next;
 8004732:	eb02 0142 	add.w	r1, r2, r2, lsl #1
         RCM_NoInj_array[handle].next = formerNext;
 8004736:	eb0c 0400 	add.w	r4, ip, r0
 800473a:	eb03 0444 	add.w	r4, r3, r4, lsl #1
         formerNext = RCM_NoInj_array[LastEnable].next;
 800473e:	eb03 0141 	add.w	r1, r3, r1, lsl #1
         RCM_NoInj_array[handle].prev = LastEnable;
 8004742:	7122      	strb	r2, [r4, #4]
         formerNext = RCM_NoInj_array[LastEnable].next;
 8004744:	794a      	ldrb	r2, [r1, #5]
         RCM_NoInj_array[handle].next = formerNext;
 8004746:	7162      	strb	r2, [r4, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 8004748:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800474c:	eb03 0242 	add.w	r2, r3, r2, lsl #1
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004750:	4c0c      	ldr	r4, [pc, #48]	; (8004784 <RCM_ExecRegularConv+0x180>)
         RCM_NoInj_array[formerNext].prev = handle;
 8004752:	7110      	strb	r0, [r2, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 8004754:	7148      	strb	r0, [r1, #5]
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8004756:	7822      	ldrb	r2, [r4, #0]
 8004758:	e78d      	b.n	8004676 <RCM_ExecRegularConv+0x72>
         RCM_currentHandle = handle;
 800475a:	4c0a      	ldr	r4, [pc, #40]	; (8004784 <RCM_ExecRegularConv+0x180>)
 800475c:	4602      	mov	r2, r0
 800475e:	7020      	strb	r0, [r4, #0]
    while (i < RCM_MAX_CONV)
 8004760:	e789      	b.n	8004676 <RCM_ExecRegularConv+0x72>
      i++;
 8004762:	2201      	movs	r2, #1
      if (true == RCM_NoInj_array [i].enable)
 8004764:	4696      	mov	lr, r2
 8004766:	e773      	b.n	8004650 <RCM_ExecRegularConv+0x4c>
 8004768:	7c9a      	ldrb	r2, [r3, #18]
 800476a:	b90a      	cbnz	r2, 8004770 <RCM_ExecRegularConv+0x16c>
      i++;
 800476c:	2201      	movs	r2, #1
 800476e:	e7e0      	b.n	8004732 <RCM_ExecRegularConv+0x12e>
        if (RCM_NoInj_array[i].next > handle)
 8004770:	7dd9      	ldrb	r1, [r3, #23]
 8004772:	4281      	cmp	r1, r0
      i++;
 8004774:	f04f 0203 	mov.w	r2, #3
        if (RCM_NoInj_array[i].next > handle)
 8004778:	d9db      	bls.n	8004732 <RCM_ExecRegularConv+0x12e>
 800477a:	e768      	b.n	800464e <RCM_ExecRegularConv+0x4a>
      i++;
 800477c:	2202      	movs	r2, #2
 800477e:	e766      	b.n	800464e <RCM_ExecRegularConv+0x4a>
 8004780:	20001e0c 	.word	0x20001e0c
 8004784:	20001e28 	.word	0x20001e28
 8004788:	20000238 	.word	0x20000238
 800478c:	20001e2c 	.word	0x20001e2c

08004790 <RCM_ExecUserConv>:
 *  latest call to RCM_RequestUserConv
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
 8004790:	b570      	push	{r4, r5, r6, lr}
  if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8004792:	4c12      	ldr	r4, [pc, #72]	; (80047dc <RCM_ExecUserConv+0x4c>)
 8004794:	7823      	ldrb	r3, [r4, #0]
 8004796:	2b01      	cmp	r3, #1
 8004798:	d000      	beq.n	800479c <RCM_ExecUserConv+0xc>
    else
    {
      /* Nothing to do */
    }
  }
}
 800479a:	bd70      	pop	{r4, r5, r6, pc}
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 800479c:	4b10      	ldr	r3, [pc, #64]	; (80047e0 <RCM_ExecUserConv+0x50>)
 800479e:	781d      	ldrb	r5, [r3, #0]
 80047a0:	4628      	mov	r0, r5
 80047a2:	f7ff ff2f 	bl	8004604 <RCM_ExecRegularConv>
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 80047a6:	4b0f      	ldr	r3, [pc, #60]	; (80047e4 <RCM_ExecUserConv+0x54>)
 80047a8:	eb05 0245 	add.w	r2, r5, r5, lsl #1
 80047ac:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 80047b0:	4a0d      	ldr	r2, [pc, #52]	; (80047e8 <RCM_ExecUserConv+0x58>)
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 80047b2:	785b      	ldrb	r3, [r3, #1]
    RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 80047b4:	8010      	strh	r0, [r2, #0]
 80047b6:	4601      	mov	r1, r0
    if (RCM_NoInj_array [RCM_UserConvHandle].status != notvalid)
 80047b8:	b10b      	cbz	r3, 80047be <RCM_ExecUserConv+0x2e>
      RCM_UserConvState = RCM_USERCONV_EOC;
 80047ba:	2302      	movs	r3, #2
 80047bc:	7023      	strb	r3, [r4, #0]
    if (RCM_CB_array[RCM_UserConvHandle].cb != NULL)
 80047be:	4b0b      	ldr	r3, [pc, #44]	; (80047ec <RCM_ExecUserConv+0x5c>)
 80047c0:	f853 6035 	ldr.w	r6, [r3, r5, lsl #3]
 80047c4:	2e00      	cmp	r6, #0
 80047c6:	d0e8      	beq.n	800479a <RCM_ExecUserConv+0xa>
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80047c8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80047cc:	4628      	mov	r0, r5
 80047ce:	685a      	ldr	r2, [r3, #4]
      RCM_UserConvState = RCM_USERCONV_IDLE;
 80047d0:	2300      	movs	r3, #0
 80047d2:	7023      	strb	r3, [r4, #0]
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80047d4:	4633      	mov	r3, r6
}
 80047d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      RCM_CB_array[RCM_UserConvHandle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 80047da:	4718      	bx	r3
 80047dc:	20001e25 	.word	0x20001e25
 80047e0:	20001e24 	.word	0x20001e24
 80047e4:	20001e0c 	.word	0x20001e0c
 80047e8:	20001e26 	.word	0x20001e26
 80047ec:	20001dec 	.word	0x20001dec

080047f0 <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 80047f0:	4b24      	ldr	r3, [pc, #144]	; (8004884 <RCM_ExecNextConv+0x94>)
 80047f2:	4825      	ldr	r0, [pc, #148]	; (8004888 <RCM_ExecNextConv+0x98>)
 80047f4:	781a      	ldrb	r2, [r3, #0]
 80047f6:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80047fa:	f810 3013 	ldrb.w	r3, [r0, r3, lsl #1]
 80047fe:	b3a3      	cbz	r3, 800486a <RCM_ExecNextConv+0x7a>
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped.*/

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8004800:	4b22      	ldr	r3, [pc, #136]	; (800488c <RCM_ExecNextConv+0x9c>)
{
 8004802:	b510      	push	{r4, lr}
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8004804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004808:	6819      	ldr	r1, [r3, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800480a:	2404      	movs	r4, #4
 800480c:	600c      	str	r4, [r1, #0]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
                                 LL_ADC_REG_RANK_1,
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 800480e:	f893 c004 	ldrb.w	ip, [r3, #4]
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8004812:	f1bc 0f09 	cmp.w	ip, #9
 8004816:	ea4f 0e42 	mov.w	lr, r2, lsl #1
 800481a:	d927      	bls.n	800486c <RCM_ExecNextConv+0x7c>
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 800481c:	f06f 031d 	mvn.w	r3, #29
 8004820:	2403      	movs	r4, #3
 8004822:	fb14 340c 	smlabb	r4, r4, ip, r3
 8004826:	2301      	movs	r3, #1
 8004828:	fa03 f30c 	lsl.w	r3, r3, ip
 800482c:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
 8004830:	ea43 638c 	orr.w	r3, r3, ip, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8004834:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000

    (void)LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8004838:	4496      	add	lr, r2
  MODIFY_REG(*preg,
 800483a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800483c:	0d1b      	lsrs	r3, r3, #20
 800483e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004842:	f422 62f8 	bic.w	r2, r2, #1984	; 0x7c0
 8004846:	4313      	orrs	r3, r2
 8004848:	630b      	str	r3, [r1, #48]	; 0x30
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800484a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 800484c:	688b      	ldr	r3, [r1, #8]
 800484e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004852:	eb00 004e 	add.w	r0, r0, lr, lsl #1
 8004856:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800485a:	f04f 0c01 	mov.w	ip, #1
 800485e:	f043 0304 	orr.w	r3, r3, #4
 8004862:	608b      	str	r3, [r1, #8]
 8004864:	f880 c001 	strb.w	ip, [r0, #1]
  }
  else
  {
    /* nothing to do, conversion not enabled have already notvalid status */
  }
}
 8004868:	bd10      	pop	{r4, pc}
 800486a:	4770      	bx	lr
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 800486c:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8004870:	ea4f 638c 	mov.w	r3, ip, lsl #26
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 8004874:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                                 __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8004878:	2401      	movs	r4, #1
 800487a:	fa04 f40c 	lsl.w	r4, r4, ip
    LL_ADC_REG_SetSequencerRanks(RCM_handle_array[RCM_currentHandle]->regADC,
 800487e:	4323      	orrs	r3, r4
 8004880:	e7da      	b.n	8004838 <RCM_ExecNextConv+0x48>
 8004882:	bf00      	nop
 8004884:	20001e28 	.word	0x20001e28
 8004888:	20001e0c 	.word	0x20001e0c
 800488c:	20001e2c 	.word	0x20001e2c

08004890 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 8004890:	b510      	push	{r4, lr}
  uint32_t result;
  RCM_status_t status;

  status = RCM_NoInj_array[RCM_currentHandle].status;
 8004892:	4814      	ldr	r0, [pc, #80]	; (80048e4 <RCM_ReadOngoingConv+0x54>)
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8004894:	4a14      	ldr	r2, [pc, #80]	; (80048e8 <RCM_ReadOngoingConv+0x58>)
  status = RCM_NoInj_array[RCM_currentHandle].status;
 8004896:	7803      	ldrb	r3, [r0, #0]
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8004898:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800489c:	6814      	ldr	r4, [r2, #0]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 800489e:	6822      	ldr	r2, [r4, #0]
 80048a0:	f012 0f04 	tst.w	r2, #4
  status = RCM_NoInj_array[RCM_currentHandle].status;
 80048a4:	ea4f 0143 	mov.w	r1, r3, lsl #1
 80048a8:	4a10      	ldr	r2, [pc, #64]	; (80048ec <RCM_ReadOngoingConv+0x5c>)
 80048aa:	d008      	beq.n	80048be <RCM_ReadOngoingConv+0x2e>
 80048ac:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
 80048b0:	eb02 0c4c 	add.w	ip, r2, ip, lsl #1
  if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 80048b4:	f89c e001 	ldrb.w	lr, [ip, #1]
 80048b8:	f01e 0ffd 	tst.w	lr, #253	; 0xfd
 80048bc:	d105      	bne.n	80048ca <RCM_ReadOngoingConv+0x3a>
    RCM_NoInj_array[RCM_currentHandle].status = valid;
    /* Restore back DMA configuration. */
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 80048be:	440b      	add	r3, r1
 80048c0:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80048c4:	7953      	ldrb	r3, [r2, #5]
 80048c6:	7003      	strb	r3, [r0, #0]
}
 80048c8:	bd10      	pop	{r4, pc}
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 80048ca:	440b      	add	r3, r1
 80048cc:	eb02 0243 	add.w	r2, r2, r3, lsl #1
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80048d0:	6c24      	ldr	r4, [r4, #64]	; 0x40
 80048d2:	7953      	ldrb	r3, [r2, #5]
 80048d4:	f8ac 4002 	strh.w	r4, [ip, #2]
    RCM_NoInj_array[RCM_currentHandle].status = valid;
 80048d8:	2402      	movs	r4, #2
 80048da:	f88c 4001 	strb.w	r4, [ip, #1]
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 80048de:	7003      	strb	r3, [r0, #0]
}
 80048e0:	bd10      	pop	{r4, pc}
 80048e2:	bf00      	nop
 80048e4:	20001e28 	.word	0x20001e28
 80048e8:	20001e2c 	.word	0x20001e2c
 80048ec:	20001e0c 	.word	0x20001e0c

080048f0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048f0:	4b0e      	ldr	r3, [pc, #56]	; (800492c <HAL_MspInit+0x3c>)
{
 80048f2:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048f4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80048f6:	f042 0201 	orr.w	r2, r2, #1
 80048fa:	661a      	str	r2, [r3, #96]	; 0x60
 80048fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 80048fe:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004900:	f002 0201 	and.w	r2, r2, #1
 8004904:	9200      	str	r2, [sp, #0]
 8004906:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004908:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800490a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800490e:	659a      	str	r2, [r3, #88]	; 0x58
 8004910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004916:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8004918:	2004      	movs	r0, #4
  __HAL_RCC_PWR_CLK_ENABLE();
 800491a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800491c:	f001 fd76 	bl	800640c <HAL_NVIC_SetPriorityGrouping>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004920:	b003      	add	sp, #12
 8004922:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 8004926:	f002 bcc5 	b.w	80072b4 <HAL_PWREx_DisableUCPDDeadBattery>
 800492a:	bf00      	nop
 800492c:	40021000 	.word	0x40021000

08004930 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004930:	b510      	push	{r4, lr}
 8004932:	4604      	mov	r4, r0
 8004934:	b09c      	sub	sp, #112	; 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004936:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004938:	2244      	movs	r2, #68	; 0x44
 800493a:	a80b      	add	r0, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800493c:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8004940:	e9cd 1108 	strd	r1, r1, [sp, #32]
 8004944:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004946:	f007 fb62 	bl	800c00e <memset>
  if(hadc->Instance==ADC1)
 800494a:	6823      	ldr	r3, [r4, #0]
 800494c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004950:	d004      	beq.n	800495c <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8004952:	4a43      	ldr	r2, [pc, #268]	; (8004a60 <HAL_ADC_MspInit+0x130>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d046      	beq.n	80049e6 <HAL_ADC_MspInit+0xb6>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004958:	b01c      	add	sp, #112	; 0x70
 800495a:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800495c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8004960:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004964:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8004966:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8004968:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800496a:	f003 f85d 	bl	8007a28 <HAL_RCCEx_PeriphCLKConfig>
 800496e:	2800      	cmp	r0, #0
 8004970:	d16a      	bne.n	8004a48 <HAL_ADC_MspInit+0x118>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004972:	4a3c      	ldr	r2, [pc, #240]	; (8004a64 <HAL_ADC_MspInit+0x134>)
 8004974:	6813      	ldr	r3, [r2, #0]
 8004976:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004978:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800497a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800497c:	d109      	bne.n	8004992 <HAL_ADC_MspInit+0x62>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800497e:	4b3a      	ldr	r3, [pc, #232]	; (8004a68 <HAL_ADC_MspInit+0x138>)
 8004980:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004982:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004986:	64da      	str	r2, [r3, #76]	; 0x4c
 8004988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800498a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800498e:	9301      	str	r3, [sp, #4]
 8004990:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004992:	4b35      	ldr	r3, [pc, #212]	; (8004a68 <HAL_ADC_MspInit+0x138>)
 8004994:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004996:	f042 0201 	orr.w	r2, r2, #1
 800499a:	64da      	str	r2, [r3, #76]	; 0x4c
 800499c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800499e:	f002 0201 	and.w	r2, r2, #1
 80049a2:	9202      	str	r2, [sp, #8]
 80049a4:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80049a8:	f042 0202 	orr.w	r2, r2, #2
 80049ac:	64da      	str	r2, [r3, #76]	; 0x4c
 80049ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049b6:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049b8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 80049ba:	2205      	movs	r2, #5
 80049bc:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin|M1_OPAMP1_OUT_Pin;
 80049c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c6:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049c8:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049ca:	f002 fa77 	bl	8006ebc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 80049ce:	f244 0202 	movw	r2, #16386	; 0x4002
 80049d2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049d4:	4825      	ldr	r0, [pc, #148]	; (8004a6c <HAL_ADC_MspInit+0x13c>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049d6:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049d8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = M1_OPAMP3_OUT_Pin|M1_TEMPERATURE_Pin;
 80049da:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049de:	f002 fa6d 	bl	8006ebc <HAL_GPIO_Init>
}
 80049e2:	b01c      	add	sp, #112	; 0x70
 80049e4:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80049e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80049ea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049ee:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80049f0:	920b      	str	r2, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80049f2:	931a      	str	r3, [sp, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049f4:	f003 f818 	bl	8007a28 <HAL_RCCEx_PeriphCLKConfig>
 80049f8:	bb48      	cbnz	r0, 8004a4e <HAL_ADC_MspInit+0x11e>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80049fa:	4a1a      	ldr	r2, [pc, #104]	; (8004a64 <HAL_ADC_MspInit+0x134>)
 80049fc:	6813      	ldr	r3, [r2, #0]
 80049fe:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004a00:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004a02:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004a04:	d109      	bne.n	8004a1a <HAL_ADC_MspInit+0xea>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8004a06:	4b18      	ldr	r3, [pc, #96]	; (8004a68 <HAL_ADC_MspInit+0x138>)
 8004a08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a0e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a16:	9304      	str	r3, [sp, #16]
 8004a18:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a1a:	4b13      	ldr	r3, [pc, #76]	; (8004a68 <HAL_ADC_MspInit+0x138>)
 8004a1c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a1e:	f042 0201 	orr.w	r2, r2, #1
 8004a22:	64da      	str	r2, [r3, #76]	; 0x4c
 8004a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 8004a26:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8004a58 <HAL_ADC_MspInit+0x128>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8004a30:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a32:	2300      	movs	r3, #0
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8004a34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_OUT_Pin;
 8004a38:	ed8d 7b06 	vstr	d7, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a3c:	9a05      	ldr	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a3e:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(M1_OPAMP2_OUT_GPIO_Port, &GPIO_InitStruct);
 8004a40:	f002 fa3c 	bl	8006ebc <HAL_GPIO_Init>
}
 8004a44:	b01c      	add	sp, #112	; 0x70
 8004a46:	bd10      	pop	{r4, pc}
      Error_Handler();
 8004a48:	f7fc ffcc 	bl	80019e4 <Error_Handler>
 8004a4c:	e791      	b.n	8004972 <HAL_ADC_MspInit+0x42>
      Error_Handler();
 8004a4e:	f7fc ffc9 	bl	80019e4 <Error_Handler>
 8004a52:	e7d2      	b.n	80049fa <HAL_ADC_MspInit+0xca>
 8004a54:	f3af 8000 	nop.w
 8004a58:	00000040 	.word	0x00000040
 8004a5c:	00000003 	.word	0x00000003
 8004a60:	50000100 	.word	0x50000100
 8004a64:	20001e3c 	.word	0x20001e3c
 8004a68:	40021000 	.word	0x40021000
 8004a6c:	48000400 	.word	0x48000400

08004a70 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8004a70:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hcomp->Instance==COMP1)
 8004a72:	6802      	ldr	r2, [r0, #0]
 8004a74:	4934      	ldr	r1, [pc, #208]	; (8004b48 <HAL_COMP_MspInit+0xd8>)
{
 8004a76:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a78:	2300      	movs	r3, #0
  if(hcomp->Instance==COMP1)
 8004a7a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a7c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004a80:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8004a84:	9308      	str	r3, [sp, #32]
  if(hcomp->Instance==COMP1)
 8004a86:	d008      	beq.n	8004a9a <HAL_COMP_MspInit+0x2a>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
  else if(hcomp->Instance==COMP2)
 8004a88:	4b30      	ldr	r3, [pc, #192]	; (8004b4c <HAL_COMP_MspInit+0xdc>)
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d01e      	beq.n	8004acc <HAL_COMP_MspInit+0x5c>

  /* USER CODE BEGIN COMP2_MspInit 1 */

  /* USER CODE END COMP2_MspInit 1 */
  }
  else if(hcomp->Instance==COMP4)
 8004a8e:	4b30      	ldr	r3, [pc, #192]	; (8004b50 <HAL_COMP_MspInit+0xe0>)
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d034      	beq.n	8004afe <HAL_COMP_MspInit+0x8e>
  /* USER CODE BEGIN COMP4_MspInit 1 */

  /* USER CODE END COMP4_MspInit 1 */
  }

}
 8004a94:	b00b      	add	sp, #44	; 0x2c
 8004a96:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a9a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004a9e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 8004aa2:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8004b30 <HAL_COMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aa6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004aa8:	f042 0201 	orr.w	r2, r2, #1
 8004aac:	64da      	str	r2, [r3, #76]	; 0x4c
 8004aae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ab0:	f003 0301 	and.w	r3, r3, #1
 8004ab4:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 8004ab6:	a904      	add	r1, sp, #16
 8004ab8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin;
 8004abc:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ac0:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(M1_CURR_SHUNT_U_GPIO_Port, &GPIO_InitStruct);
 8004ac2:	f002 f9fb 	bl	8006ebc <HAL_GPIO_Init>
}
 8004ac6:	b00b      	add	sp, #44	; 0x2c
 8004ac8:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004acc:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8004ad0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004ad4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ad6:	f042 0201 	orr.w	r2, r2, #1
 8004ada:	64da      	str	r2, [r3, #76]	; 0x4c
 8004adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 8004ade:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8004b38 <HAL_COMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 8004ae8:	a904      	add	r1, sp, #16
 8004aea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_V_Pin;
 8004aee:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004af2:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_SHUNT_V_GPIO_Port, &GPIO_InitStruct);
 8004af4:	f002 f9e2 	bl	8006ebc <HAL_GPIO_Init>
}
 8004af8:	b00b      	add	sp, #44	; 0x2c
 8004afa:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004afe:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8004b02:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004b06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8004b08:	4812      	ldr	r0, [pc, #72]	; (8004b54 <HAL_COMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b0a:	f042 0202 	orr.w	r2, r2, #2
 8004b0e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 8004b12:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 8004b40 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b16:	f003 0302 	and.w	r3, r3, #2
 8004b1a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8004b1c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin;
 8004b1e:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b22:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_CURR_SHUNT_W_GPIO_Port, &GPIO_InitStruct);
 8004b24:	f002 f9ca 	bl	8006ebc <HAL_GPIO_Init>
}
 8004b28:	b00b      	add	sp, #44	; 0x2c
 8004b2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8004b2e:	bf00      	nop
 8004b30:	00000002 	.word	0x00000002
 8004b34:	00000003 	.word	0x00000003
 8004b38:	00000080 	.word	0x00000080
 8004b3c:	00000003 	.word	0x00000003
 8004b40:	00000001 	.word	0x00000001
 8004b44:	00000003 	.word	0x00000003
 8004b48:	40010200 	.word	0x40010200
 8004b4c:	40010204 	.word	0x40010204
 8004b50:	4001020c 	.word	0x4001020c
 8004b54:	48000400 	.word	0x48000400

08004b58 <HAL_CORDIC_MspInit>:
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
  if(hcordic->Instance==CORDIC)
 8004b58:	4b0a      	ldr	r3, [pc, #40]	; (8004b84 <HAL_CORDIC_MspInit+0x2c>)
 8004b5a:	6802      	ldr	r2, [r0, #0]
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d000      	beq.n	8004b62 <HAL_CORDIC_MspInit+0xa>
 8004b60:	4770      	bx	lr
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8004b62:	f8d3 2448 	ldr.w	r2, [r3, #1096]	; 0x448
 8004b66:	f042 0208 	orr.w	r2, r2, #8
 8004b6a:	f8c3 2448 	str.w	r2, [r3, #1096]	; 0x448
 8004b6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
{
 8004b72:	b082      	sub	sp, #8
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8004b74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b76:	f003 0308 	and.w	r3, r3, #8
 8004b7a:	9301      	str	r3, [sp, #4]
 8004b7c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CORDIC_MspInit 1 */

  /* USER CODE END CORDIC_MspInit 1 */
  }

}
 8004b7e:	b002      	add	sp, #8
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40020c00 	.word	0x40020c00

08004b88 <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC3)
 8004b88:	4b0a      	ldr	r3, [pc, #40]	; (8004bb4 <HAL_DAC_MspInit+0x2c>)
 8004b8a:	6802      	ldr	r2, [r0, #0]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d000      	beq.n	8004b92 <HAL_DAC_MspInit+0xa>
 8004b90:	4770      	bx	lr
  {
  /* USER CODE BEGIN DAC3_MspInit 0 */

  /* USER CODE END DAC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC3_CLK_ENABLE();
 8004b92:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8004b96:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
{
 8004b9a:	b082      	sub	sp, #8
    __HAL_RCC_DAC3_CLK_ENABLE();
 8004b9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004b9e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004ba2:	64da      	str	r2, [r3, #76]	; 0x4c
 8004ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ba6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004baa:	9301      	str	r3, [sp, #4]
 8004bac:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN DAC3_MspInit 1 */

  /* USER CODE END DAC3_MspInit 1 */
  }

}
 8004bae:	b002      	add	sp, #8
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	50001000 	.word	0x50001000

08004bb8 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8004bb8:	b5d0      	push	{r4, r6, r7, lr}
 8004bba:	4604      	mov	r4, r0
 8004bbc:	b09a      	sub	sp, #104	; 0x68
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bbe:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bc0:	2244      	movs	r2, #68	; 0x44
 8004bc2:	a809      	add	r0, sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc4:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8004bc8:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8004bcc:	9108      	str	r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bce:	f007 fa1e 	bl	800c00e <memset>
  if(hfdcan->Instance==FDCAN1)
 8004bd2:	4b27      	ldr	r3, [pc, #156]	; (8004c70 <HAL_FDCAN_MspInit+0xb8>)
 8004bd4:	6822      	ldr	r2, [r4, #0]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d001      	beq.n	8004bde <HAL_FDCAN_MspInit+0x26>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8004bda:	b01a      	add	sp, #104	; 0x68
 8004bdc:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8004bde:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8004be2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004be6:	a809      	add	r0, sp, #36	; 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8004be8:	9209      	str	r2, [sp, #36]	; 0x24
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8004bea:	9315      	str	r3, [sp, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bec:	f002 ff1c 	bl	8007a28 <HAL_RCCEx_PeriphCLKConfig>
 8004bf0:	2800      	cmp	r0, #0
 8004bf2:	d139      	bne.n	8004c68 <HAL_FDCAN_MspInit+0xb0>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8004bf4:	4b1f      	ldr	r3, [pc, #124]	; (8004c74 <HAL_FDCAN_MspInit+0xbc>)
 8004bf6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004bf8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004bfc:	659a      	str	r2, [r3, #88]	; 0x58
 8004bfe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004c00:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8004c04:	9201      	str	r2, [sp, #4]
 8004c06:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c0a:	f042 0201 	orr.w	r2, r2, #1
 8004c0e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c10:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c12:	f002 0201 	and.w	r2, r2, #1
 8004c16:	9202      	str	r2, [sp, #8]
 8004c18:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c1a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c1c:	f042 0202 	orr.w	r2, r2, #2
 8004c20:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8004c2a:	2409      	movs	r4, #9
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c2c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004c2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c32:	2600      	movs	r6, #0
 8004c34:	2700      	movs	r7, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004c40:	e9cd 6706 	strd	r6, r7, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c44:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8004c46:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c48:	f002 f938 	bl	8006ebc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004c4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c50:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c52:	4809      	ldr	r0, [pc, #36]	; (8004c78 <HAL_FDCAN_MspInit+0xc0>)
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8004c54:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c56:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004c58:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8004c5c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c60:	f002 f92c 	bl	8006ebc <HAL_GPIO_Init>
}
 8004c64:	b01a      	add	sp, #104	; 0x68
 8004c66:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 8004c68:	f7fc febc 	bl	80019e4 <Error_Handler>
 8004c6c:	e7c2      	b.n	8004bf4 <HAL_FDCAN_MspInit+0x3c>
 8004c6e:	bf00      	nop
 8004c70:	40006400 	.word	0x40006400
 8004c74:	40021000 	.word	0x40021000
 8004c78:	48000400 	.word	0x48000400
 8004c7c:	00000000 	.word	0x00000000

08004c80 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8004c80:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP1)
 8004c82:	6802      	ldr	r2, [r0, #0]
 8004c84:	4934      	ldr	r1, [pc, #208]	; (8004d58 <HAL_OPAMP_MspInit+0xd8>)
{
 8004c86:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c88:	2300      	movs	r3, #0
  if(hopamp->Instance==OPAMP1)
 8004c8a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c8c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004c90:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8004c94:	9308      	str	r3, [sp, #32]
  if(hopamp->Instance==OPAMP1)
 8004c96:	d008      	beq.n	8004caa <HAL_OPAMP_MspInit+0x2a>

  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP2)
 8004c98:	4b30      	ldr	r3, [pc, #192]	; (8004d5c <HAL_OPAMP_MspInit+0xdc>)
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d01e      	beq.n	8004cdc <HAL_OPAMP_MspInit+0x5c>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP3)
 8004c9e:	4b30      	ldr	r3, [pc, #192]	; (8004d60 <HAL_OPAMP_MspInit+0xe0>)
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d033      	beq.n	8004d0c <HAL_OPAMP_MspInit+0x8c>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8004ca4:	b00b      	add	sp, #44	; 0x2c
 8004ca6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004caa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004cae:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 8004cb2:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8004d40 <HAL_OPAMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cb8:	f042 0201 	orr.w	r2, r2, #1
 8004cbc:	64da      	str	r2, [r3, #76]	; 0x4c
 8004cbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cc0:	f003 0301 	and.w	r3, r3, #1
 8004cc4:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cc6:	a904      	add	r1, sp, #16
 8004cc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_U_Pin|M1_OPAMP1_OUT_Pin|M1_OPAMP1_INT_GAIN_Pin;
 8004ccc:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cd0:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cd2:	f002 f8f3 	bl	8006ebc <HAL_GPIO_Init>
}
 8004cd6:	b00b      	add	sp, #44	; 0x2c
 8004cd8:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cdc:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8004ce0:	33fc      	adds	r3, #252	; 0xfc
 8004ce2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004ce4:	f042 0201 	orr.w	r2, r2, #1
 8004ce8:	64da      	str	r2, [r3, #76]	; 0x4c
 8004cea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 8004cec:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8004d48 <HAL_OPAMP_MspInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cf0:	f003 0301 	and.w	r3, r3, #1
 8004cf4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cf6:	a904      	add	r1, sp, #16
 8004cf8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_OPAMP2_INT_GAIN_Pin|M1_OPAMP2_OUT_Pin|M1_CURR_SHUNT_V_Pin;
 8004cfc:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d00:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d02:	f002 f8db 	bl	8006ebc <HAL_GPIO_Init>
}
 8004d06:	b00b      	add	sp, #44	; 0x2c
 8004d08:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d0c:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 8004d10:	33f8      	adds	r3, #248	; 0xf8
 8004d12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d14:	4813      	ldr	r0, [pc, #76]	; (8004d64 <HAL_OPAMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d16:	f042 0202 	orr.w	r2, r2, #2
 8004d1a:	64da      	str	r2, [r3, #76]	; 0x4c
 8004d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 8004d1e:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8004d50 <HAL_OPAMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d22:	f003 0302 	and.w	r3, r3, #2
 8004d26:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d28:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_CURR_SHUNT_W_Pin|M1_OPAMP3_OUT_Pin|M1_OPAMP3_INT_GAIN_Pin;
 8004d2a:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d2e:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d30:	f002 f8c4 	bl	8006ebc <HAL_GPIO_Init>
}
 8004d34:	b00b      	add	sp, #44	; 0x2c
 8004d36:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d3a:	bf00      	nop
 8004d3c:	f3af 8000 	nop.w
 8004d40:	0000000e 	.word	0x0000000e
 8004d44:	00000003 	.word	0x00000003
 8004d48:	000000e0 	.word	0x000000e0
 8004d4c:	00000003 	.word	0x00000003
 8004d50:	00000007 	.word	0x00000007
 8004d54:	00000003 	.word	0x00000003
 8004d58:	40010300 	.word	0x40010300
 8004d5c:	40010304 	.word	0x40010304
 8004d60:	40010308 	.word	0x40010308
 8004d64:	48000400 	.word	0x48000400

08004d68 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 8004d68:	4a18      	ldr	r2, [pc, #96]	; (8004dcc <HAL_TIM_Base_MspInit+0x64>)
 8004d6a:	6803      	ldr	r3, [r0, #0]
 8004d6c:	4293      	cmp	r3, r2
{
 8004d6e:	b084      	sub	sp, #16
  if(htim_base->Instance==TIM1)
 8004d70:	d014      	beq.n	8004d9c <HAL_TIM_Base_MspInit+0x34>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8004d72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d76:	d004      	beq.n	8004d82 <HAL_TIM_Base_MspInit+0x1a>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8004d78:	4a15      	ldr	r2, [pc, #84]	; (8004dd0 <HAL_TIM_Base_MspInit+0x68>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d01a      	beq.n	8004db4 <HAL_TIM_Base_MspInit+0x4c>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004d7e:	b004      	add	sp, #16
 8004d80:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d82:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8004d86:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004d88:	f042 0201 	orr.w	r2, r2, #1
 8004d8c:	659a      	str	r2, [r3, #88]	; 0x58
 8004d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d90:	f003 0301 	and.w	r3, r3, #1
 8004d94:	9302      	str	r3, [sp, #8]
 8004d96:	9b02      	ldr	r3, [sp, #8]
}
 8004d98:	b004      	add	sp, #16
 8004d9a:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004d9c:	4b0d      	ldr	r3, [pc, #52]	; (8004dd4 <HAL_TIM_Base_MspInit+0x6c>)
 8004d9e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004da0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004da4:	661a      	str	r2, [r3, #96]	; 0x60
 8004da6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dac:	9301      	str	r3, [sp, #4]
 8004dae:	9b01      	ldr	r3, [sp, #4]
}
 8004db0:	b004      	add	sp, #16
 8004db2:	4770      	bx	lr
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004db4:	4b07      	ldr	r3, [pc, #28]	; (8004dd4 <HAL_TIM_Base_MspInit+0x6c>)
 8004db6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004db8:	f042 0202 	orr.w	r2, r2, #2
 8004dbc:	659a      	str	r2, [r3, #88]	; 0x58
 8004dbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc0:	f003 0302 	and.w	r3, r3, #2
 8004dc4:	9303      	str	r3, [sp, #12]
 8004dc6:	9b03      	ldr	r3, [sp, #12]
}
 8004dc8:	b004      	add	sp, #16
 8004dca:	4770      	bx	lr
 8004dcc:	40012c00 	.word	0x40012c00
 8004dd0:	40000400 	.word	0x40000400
 8004dd4:	40021000 	.word	0x40021000

08004dd8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004dd8:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8004dda:	4a1b      	ldr	r2, [pc, #108]	; (8004e48 <HAL_TIM_Encoder_MspInit+0x70>)
 8004ddc:	6801      	ldr	r1, [r0, #0]
{
 8004dde:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de0:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 8004de2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004de4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004de8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004dec:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 8004dee:	d002      	beq.n	8004df6 <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004df0:	b009      	add	sp, #36	; 0x24
 8004df2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004df6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004dfa:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
 8004dfe:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8004e40 <HAL_TIM_Encoder_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004e02:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e04:	4811      	ldr	r0, [pc, #68]	; (8004e4c <HAL_TIM_Encoder_MspInit+0x74>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004e06:	f042 0204 	orr.w	r2, r2, #4
 8004e0a:	659a      	str	r2, [r3, #88]	; 0x58
 8004e0c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e0e:	f002 0204 	and.w	r2, r2, #4
 8004e12:	9200      	str	r2, [sp, #0]
 8004e14:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e18:	f042 0202 	orr.w	r2, r2, #2
 8004e1c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e26:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004e28:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
 8004e2a:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e2e:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004e30:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e32:	f002 f843 	bl	8006ebc <HAL_GPIO_Init>
}
 8004e36:	b009      	add	sp, #36	; 0x24
 8004e38:	f85d fb04 	ldr.w	pc, [sp], #4
 8004e3c:	f3af 8000 	nop.w
 8004e40:	000000c0 	.word	0x000000c0
 8004e44:	00000002 	.word	0x00000002
 8004e48:	40000800 	.word	0x40000800
 8004e4c:	48000400 	.word	0x48000400

08004e50 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e50:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM1)
 8004e52:	4a2a      	ldr	r2, [pc, #168]	; (8004efc <HAL_TIM_MspPostInit+0xac>)
 8004e54:	6801      	ldr	r1, [r0, #0]
{
 8004e56:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e58:	2300      	movs	r3, #0
  if(htim->Instance==TIM1)
 8004e5a:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e5c:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004e60:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8004e64:	9308      	str	r3, [sp, #32]
  if(htim->Instance==TIM1)
 8004e66:	d001      	beq.n	8004e6c <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004e68:	b00a      	add	sp, #40	; 0x28
 8004e6a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e6c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004e70:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004e74:	2604      	movs	r6, #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8004e78:	4821      	ldr	r0, [pc, #132]	; (8004f00 <HAL_TIM_MspPostInit+0xb0>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e7a:	4332      	orrs	r2, r6
 8004e7c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004e7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e80:	4032      	ands	r2, r6
 8004e82:	9201      	str	r2, [sp, #4]
 8004e84:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e88:	f042 0202 	orr.w	r2, r2, #2
 8004e8c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004e8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e90:	f002 0202 	and.w	r2, r2, #2
 8004e94:	9202      	str	r2, [sp, #8]
 8004e96:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e9a:	f042 0201 	orr.w	r2, r2, #1
 8004e9e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004ea2:	9608      	str	r6, [sp, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8004eaa:	2402      	movs	r4, #2
 8004eac:	2502      	movs	r5, #2
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8004eae:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin;
 8004eb0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004eb4:	2302      	movs	r3, #2
 8004eb6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004eba:	e9cd 4506 	strd	r4, r5, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ebe:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(M1_PWM_UL_GPIO_Port, &GPIO_InitStruct);
 8004ec0:	f001 fffc 	bl	8006ebc <HAL_GPIO_Init>
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 8004ec4:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 8004ec6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004eca:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 8004ecc:	480d      	ldr	r0, [pc, #52]	; (8004f04 <HAL_TIM_MspPostInit+0xb4>)
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8004ece:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Pin = M1_PWM_WL_Pin;
 8004ed0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004ed4:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(M1_PWM_WL_GPIO_Port, &GPIO_InitStruct);
 8004ed8:	f001 fff0 	bl	8006ebc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 8004edc:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ee6:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004ee8:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004eea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin|M1_PWM_VL_Pin;
 8004eee:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004ef2:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ef4:	f001 ffe2 	bl	8006ebc <HAL_GPIO_Init>
}
 8004ef8:	b00a      	add	sp, #40	; 0x28
 8004efa:	bd70      	pop	{r4, r5, r6, pc}
 8004efc:	40012c00 	.word	0x40012c00
 8004f00:	48000800 	.word	0x48000800
 8004f04:	48000400 	.word	0x48000400

08004f08 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004f08:	b570      	push	{r4, r5, r6, lr}
 8004f0a:	4604      	mov	r4, r0
 8004f0c:	b098      	sub	sp, #96	; 0x60
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f0e:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f10:	2244      	movs	r2, #68	; 0x44
 8004f12:	a807      	add	r0, sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f14:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8004f18:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8004f1c:	9106      	str	r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004f1e:	f007 f876 	bl	800c00e <memset>
  if(huart->Instance==USART2)
 8004f22:	4b31      	ldr	r3, [pc, #196]	; (8004fe8 <HAL_UART_MspInit+0xe0>)
 8004f24:	6822      	ldr	r2, [r4, #0]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d001      	beq.n	8004f2e <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004f2a:	b018      	add	sp, #96	; 0x60
 8004f2c:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004f2e:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f30:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004f32:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004f34:	f002 fd78 	bl	8007a28 <HAL_RCCEx_PeriphCLKConfig>
 8004f38:	2800      	cmp	r0, #0
 8004f3a:	d14b      	bne.n	8004fd4 <HAL_UART_MspInit+0xcc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004f3c:	4b2b      	ldr	r3, [pc, #172]	; (8004fec <HAL_UART_MspInit+0xe4>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f3e:	482c      	ldr	r0, [pc, #176]	; (8004ff0 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004f40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8004f42:	4e2c      	ldr	r6, [pc, #176]	; (8004ff4 <HAL_UART_MspInit+0xec>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004f44:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004f48:	659a      	str	r2, [r3, #88]	; 0x58
 8004f4a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004f4c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004f50:	9200      	str	r2, [sp, #0]
 8004f52:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004f56:	f042 0202 	orr.w	r2, r2, #2
 8004f5a:	64da      	str	r2, [r3, #76]	; 0x4c
 8004f5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f5e:	f003 0302 	and.w	r3, r3, #2
 8004f62:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8004f64:	2218      	movs	r2, #24
 8004f66:	2302      	movs	r3, #2
 8004f68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f6c:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f6e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = UART_TX_Pin|UART_RX_Pin;
 8004f70:	2300      	movs	r3, #0
 8004f72:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f76:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004f78:	2307      	movs	r3, #7
 8004f7a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f7c:	f001 ff9e 	bl	8006ebc <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004f80:	491d      	ldr	r1, [pc, #116]	; (8004ff8 <HAL_UART_MspInit+0xf0>)
 8004f82:	221a      	movs	r2, #26
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f84:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004f86:	e9c6 1200 	strd	r1, r2, [r6]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004f8a:	4630      	mov	r0, r6
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004f8c:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f8e:	e9c6 3302 	strd	r3, r3, [r6, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f92:	e9c6 2304 	strd	r2, r3, [r6, #16]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004f96:	e9c6 3306 	strd	r3, r3, [r6, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004f9a:	6233      	str	r3, [r6, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004f9c:	f001 fbb6 	bl	800670c <HAL_DMA_Init>
 8004fa0:	b9f0      	cbnz	r0, 8004fe0 <HAL_UART_MspInit+0xd8>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8004fa2:	4d16      	ldr	r5, [pc, #88]	; (8004ffc <HAL_UART_MspInit+0xf4>)
 8004fa4:	4916      	ldr	r1, [pc, #88]	; (8005000 <HAL_UART_MspInit+0xf8>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004fa6:	67e6      	str	r6, [r4, #124]	; 0x7c
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004fa8:	221b      	movs	r2, #27
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004faa:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004fac:	e9c5 1200 	strd	r1, r2, [r5]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004fb0:	4628      	mov	r0, r5
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004fb2:	2110      	movs	r1, #16
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004fb4:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fb6:	e9c5 1302 	strd	r1, r3, [r5, #8]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004fba:	e9c5 3305 	strd	r3, r3, [r5, #20]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004fbe:	e9c5 3307 	strd	r3, r3, [r5, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004fc2:	62b4      	str	r4, [r6, #40]	; 0x28
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004fc4:	612a      	str	r2, [r5, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004fc6:	f001 fba1 	bl	800670c <HAL_DMA_Init>
 8004fca:	b930      	cbnz	r0, 8004fda <HAL_UART_MspInit+0xd2>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004fcc:	67a5      	str	r5, [r4, #120]	; 0x78
 8004fce:	62ac      	str	r4, [r5, #40]	; 0x28
}
 8004fd0:	b018      	add	sp, #96	; 0x60
 8004fd2:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8004fd4:	f7fc fd06 	bl	80019e4 <Error_Handler>
 8004fd8:	e7b0      	b.n	8004f3c <HAL_UART_MspInit+0x34>
      Error_Handler();
 8004fda:	f7fc fd03 	bl	80019e4 <Error_Handler>
 8004fde:	e7f5      	b.n	8004fcc <HAL_UART_MspInit+0xc4>
      Error_Handler();
 8004fe0:	f7fc fd00 	bl	80019e4 <Error_Handler>
 8004fe4:	e7dd      	b.n	8004fa2 <HAL_UART_MspInit+0x9a>
 8004fe6:	bf00      	nop
 8004fe8:	40004400 	.word	0x40004400
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	48000400 	.word	0x48000400
 8004ff4:	2000084c 	.word	0x2000084c
 8004ff8:	40020008 	.word	0x40020008
 8004ffc:	200008ac 	.word	0x200008ac
 8005000:	4002001c 	.word	0x4002001c

08005004 <FDCAN1_IT0_IRQHandler>:
void FDCAN1_IT0_IRQHandler(void)
{
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8005004:	4801      	ldr	r0, [pc, #4]	; (800500c <FDCAN1_IT0_IRQHandler+0x8>)
 8005006:	f001 be95 	b.w	8006d34 <HAL_FDCAN_IRQHandler>
 800500a:	bf00      	nop
 800500c:	20000910 	.word	0x20000910

08005010 <FDCAN1_IT1_IRQHandler>:
 8005010:	4801      	ldr	r0, [pc, #4]	; (8005018 <FDCAN1_IT1_IRQHandler+0x8>)
 8005012:	f001 be8f 	b.w	8006d34 <HAL_FDCAN_IRQHandler>
 8005016:	bf00      	nop
 8005018:	20000910 	.word	0x20000910

0800501c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800501c:	4801      	ldr	r0, [pc, #4]	; (8005024 <TIM2_IRQHandler+0x8>)
 800501e:	f003 ba83 	b.w	8008528 <HAL_TIM_IRQHandler>
 8005022:	bf00      	nop
 8005024:	20000a74 	.word	0x20000a74

08005028 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005028:	4801      	ldr	r0, [pc, #4]	; (8005030 <TIM3_IRQHandler+0x8>)
 800502a:	f003 ba7d 	b.w	8008528 <HAL_TIM_IRQHandler>
 800502e:	bf00      	nop
 8005030:	20000ac0 	.word	0x20000ac0

08005034 <ADC1_2_IRQHandler>:
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 8005034:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005038:	2240      	movs	r2, #64	; 0x40
 800503a:	601a      	str	r2, [r3, #0]
  /* USER CODE END ADC1_2_IRQn 0 */

  // Clear Flags M1
  LL_ADC_ClearFlag_JEOS( ADC1 );

  (void)TSK_HighFrequencyTask();
 800503c:	f7fd bed4 	b.w	8002de8 <TSK_HighFrequencyTask>

08005040 <TIM1_UP_TIM16_IRQHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8005040:	4b03      	ldr	r3, [pc, #12]	; (8005050 <TIM1_UP_TIM16_IRQHandler+0x10>)
 /* USER CODE BEGIN TIMx_UP_M1_IRQn 0 */

 /* USER CODE END  TIMx_UP_M1_IRQn 0 */

    LL_TIM_ClearFlag_UPDATE(TIM1);
    ( void )R3_2_TIMx_UP_IRQHandler(&PWM_Handle_M1);
 8005042:	4804      	ldr	r0, [pc, #16]	; (8005054 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8005044:	f06f 0201 	mvn.w	r2, #1
 8005048:	611a      	str	r2, [r3, #16]
 800504a:	f005 bc15 	b.w	800a878 <R3_2_TIMx_UP_IRQHandler>
 800504e:	bf00      	nop
 8005050:	40012c00 	.word	0x40012c00
 8005054:	20000238 	.word	0x20000238

08005058 <TIM1_BRK_TIM15_IRQHandler>:

 /* USER CODE END  TIMx_UP_M1_IRQn 1 */
}

void TIMx_BRK_M1_IRQHandler(void)
{
 8005058:	b508      	push	{r3, lr}
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 800505a:	4b0c      	ldr	r3, [pc, #48]	; (800508c <TIM1_BRK_TIM15_IRQHandler+0x34>)
 800505c:	691a      	ldr	r2, [r3, #16]
 800505e:	0611      	lsls	r1, r2, #24
 8005060:	d505      	bpl.n	800506e <TIM1_BRK_TIM15_IRQHandler+0x16>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8005062:	f06f 0280 	mvn.w	r2, #128	; 0x80
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    ( void )R3_2_BRK_IRQHandler(&PWM_Handle_M1);
 8005066:	480a      	ldr	r0, [pc, #40]	; (8005090 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 8005068:	611a      	str	r2, [r3, #16]
 800506a:	f005 fc71 	bl	800a950 <R3_2_BRK_IRQHandler>
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800506e:	4b07      	ldr	r3, [pc, #28]	; (800508c <TIM1_BRK_TIM15_IRQHandler+0x34>)
 8005070:	691a      	ldr	r2, [r3, #16]
 8005072:	05d2      	lsls	r2, r2, #23
 8005074:	d505      	bpl.n	8005082 <TIM1_BRK_TIM15_IRQHandler+0x2a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 8005076:	f46f 7280 	mvn.w	r2, #256	; 0x100
    /* Nothing to do */
  }
  else
  {
    LL_TIM_ClearFlag_BRK2(TIM1);
    ( void )R3_2_BRK2_IRQHandler(&PWM_Handle_M1);
 800507a:	4805      	ldr	r0, [pc, #20]	; (8005090 <TIM1_BRK_TIM15_IRQHandler+0x38>)
 800507c:	611a      	str	r2, [r3, #16]
 800507e:	f005 fc43 	bl	800a908 <R3_2_BRK2_IRQHandler>
  MC_Scheduler();

  /* USER CODE BEGIN TIMx_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_BRK_M1_IRQn 1 */
}
 8005082:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  MC_Scheduler();
 8005086:	f7fd be69 	b.w	8002d5c <MC_Scheduler>
 800508a:	bf00      	nop
 800508c:	40012c00 	.word	0x40012c00
 8005090:	20000238 	.word	0x20000238

08005094 <TIM4_IRQHandler>:
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

 /* Encoder Timer UPDATE IT is dynamicaly enabled/disabled, checking enable state is required */
  if (LL_TIM_IsEnabledIT_UPDATE (ENCODER_M1.TIMx) != 0U)
 8005094:	4806      	ldr	r0, [pc, #24]	; (80050b0 <TIM4_IRQHandler+0x1c>)
 8005096:	6a03      	ldr	r3, [r0, #32]
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	07d1      	lsls	r1, r2, #31
 800509c:	d507      	bpl.n	80050ae <TIM4_IRQHandler+0x1a>
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800509e:	691a      	ldr	r2, [r3, #16]
 80050a0:	07d2      	lsls	r2, r2, #31
 80050a2:	d504      	bpl.n	80050ae <TIM4_IRQHandler+0x1a>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80050a4:	f06f 0201 	mvn.w	r2, #1
 80050a8:	611a      	str	r2, [r3, #16]
  {
    if (LL_TIM_IsActiveFlag_UPDATE (ENCODER_M1.TIMx) != 0U)
    {
      LL_TIM_ClearFlag_UPDATE(ENCODER_M1.TIMx);
      (void)ENC_IRQHandler(&ENCODER_M1);
 80050aa:	f004 ba9d 	b.w	80095e8 <ENC_IRQHandler>
    /* No other IT to manage for encoder config */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 80050ae:	4770      	bx	lr
 80050b0:	200000e0 	.word	0x200000e0

080050b4 <DMA1_Channel1_IRQHandler>:
  }
}

__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel )
{
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR, (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2) )) == (DMA_ISR_TCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2))) ? 1UL : 0UL));
 80050b4:	4b04      	ldr	r3, [pc, #16]	; (80050c8 <DMA1_Channel1_IRQHandler+0x14>)
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	0792      	lsls	r2, r2, #30
 80050ba:	d400      	bmi.n	80050be <DMA1_Channel1_IRQHandler+0xa>
  }
  /* USER CODE BEGIN DMA1_Channel1_IRQHandler 1 */

  /* USER CODE BEGIN DMA1_Channel1_IRQHandler 1 */

}
 80050bc:	4770      	bx	lr
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80050be:	2202      	movs	r2, #2
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 80050c0:	4802      	ldr	r0, [pc, #8]	; (80050cc <DMA1_Channel1_IRQHandler+0x18>)
 80050c2:	605a      	str	r2, [r3, #4]
 80050c4:	f7fc ba50 	b.w	8001568 <ASPEP_HWDataReceivedIT>
 80050c8:	40020000 	.word	0x40020000
 80050cc:	2000045c 	.word	0x2000045c

080050d0 <USART2_IRQHandler>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 80050d0:	4b42      	ldr	r3, [pc, #264]	; (80051dc <USART2_IRQHandler+0x10c>)
 80050d2:	69da      	ldr	r2, [r3, #28]
 80050d4:	0652      	lsls	r2, r2, #25
  * @brief  This function handles USART interrupt request.
  * @param  None
  * @retval None
  */
void USART2_IRQHandler(void)
{
 80050d6:	b510      	push	{r4, lr}
 80050d8:	d509      	bpl.n	80050ee <USART2_IRQHandler+0x1e>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80050da:	4941      	ldr	r1, [pc, #260]	; (80051e0 <USART2_IRQHandler+0x110>)
    /* Disable the DMA channel to prepare the next chunck of data*/
    LL_DMA_DisableChannel( DMA_TX_A, DMACH_TX_A );
    LL_USART_ClearFlag_TC (USARTA);
    /* Data Sent by UART*/
    /* Need to free the buffer, and to check pending transfer*/
    ASPEP_HWDataTransmittedIT (&aspepOverUartA);
 80050dc:	4841      	ldr	r0, [pc, #260]	; (80051e4 <USART2_IRQHandler+0x114>)
 80050de:	69ca      	ldr	r2, [r1, #28]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80050e0:	2440      	movs	r4, #64	; 0x40
 80050e2:	f022 0201 	bic.w	r2, r2, #1
 80050e6:	61ca      	str	r2, [r1, #28]
 80050e8:	621c      	str	r4, [r3, #32]
 80050ea:	f7fc f891 	bl	8001210 <ASPEP_HWDataTransmittedIT>
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 80050ee:	4b3b      	ldr	r3, [pc, #236]	; (80051dc <USART2_IRQHandler+0x10c>)
 80050f0:	69d8      	ldr	r0, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80050f2:	69da      	ldr	r2, [r3, #28]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80050f4:	69d9      	ldr	r1, [r3, #28]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL);
 80050f6:	689c      	ldr	r4, [r3, #8]
 80050f8:	07e4      	lsls	r4, r4, #31
 80050fa:	d526      	bpl.n	800514a <USART2_IRQHandler+0x7a>
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80050fc:	f002 0202 	and.w	r2, r2, #2
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8005100:	f000 0008 	and.w	r0, r0, #8
  test2 = LL_USART_IsActiveFlag_FE (USARTA);
  test3 = LL_USART_IsActiveFlag_NE (USARTA);
  mask = LL_USART_IsEnabledIT_ERROR (USARTA);

  test1 = ( ( test1 | test2 | test3 ) & mask );
  if ( 0U == test1 )
 8005104:	4302      	orrs	r2, r0
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8005106:	f001 0104 	and.w	r1, r1, #4
 800510a:	430a      	orrs	r2, r1
 800510c:	d01d      	beq.n	800514a <USART2_IRQHandler+0x7a>
  {
    /* Nothing to do */
  }
  else
  { /* Stopping the debugger will generate an OverRun error*/
    WRITE_REG(USARTA->ICR, USART_ICR_FECF|USART_ICR_ORECF|USART_ICR_NECF);
 800510e:	220e      	movs	r2, #14
 8005110:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005112:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005116:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 800511a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
 800511e:	f023 0301 	bic.w	r3, r3, #1
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005122:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 8005126:	e840 3100 	strex	r1, r3, [r0]
 800512a:	2900      	cmp	r1, #0
 800512c:	d1f3      	bne.n	8005116 <USART2_IRQHandler+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005132:	f502 6380 	add.w	r3, r2, #1024	; 0x400
 8005136:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800513a:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513e:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8005142:	e840 3100 	strex	r1, r3, [r0]
 8005146:	2900      	cmp	r1, #0
 8005148:	d1f3      	bne.n	8005132 <USART2_IRQHandler+0x62>
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 800514a:	4b24      	ldr	r3, [pc, #144]	; (80051dc <USART2_IRQHandler+0x10c>)
 800514c:	69da      	ldr	r2, [r3, #28]
 800514e:	06d2      	lsls	r2, r2, #27
 8005150:	d541      	bpl.n	80051d6 <USART2_IRQHandler+0x106>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	06db      	lsls	r3, r3, #27
 8005156:	d53f      	bpl.n	80051d8 <USART2_IRQHandler+0x108>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005158:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800515c:	f502 6380 	add.w	r3, r2, #1024	; 0x400
 8005160:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8005164:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005168:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 800516c:	e840 3100 	strex	r1, r3, [r0]
 8005170:	2900      	cmp	r1, #0
 8005172:	d1f3      	bne.n	800515c <USART2_IRQHandler+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005174:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005178:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 800517c:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8005180:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005184:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 8005188:	e840 3100 	strex	r1, r3, [r0]
 800518c:	2900      	cmp	r1, #0
 800518e:	d1f3      	bne.n	8005178 <USART2_IRQHandler+0xa8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005190:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8005194:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 8005198:	e853 3f00 	ldrex	r3, [r3]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
 800519c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a0:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 80051a4:	e840 3100 	strex	r1, r3, [r0]
 80051a8:	2900      	cmp	r1, #0
 80051aa:	d1f3      	bne.n	8005194 <USART2_IRQHandler+0xc4>
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80051ac:	4b0b      	ldr	r3, [pc, #44]	; (80051dc <USART2_IRQHandler+0x10c>)
 80051ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051b0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80051b4:	f502 6381 	add.w	r3, r2, #1032	; 0x408
 80051b8:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80051bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c0:	f502 6081 	add.w	r0, r2, #1032	; 0x408
 80051c4:	e840 3100 	strex	r1, r3, [r0]
 80051c8:	2900      	cmp	r1, #0
 80051ca:	d1f3      	bne.n	80051b4 <USART2_IRQHandler+0xe4>
  }

  /* USER CODE BEGIN USART2_IRQHandler 1 */

  /* USER CODE END USART2_IRQHandler 1 */
}
 80051cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ASPEP_HWDMAReset (&aspepOverUartA);
 80051d0:	4804      	ldr	r0, [pc, #16]	; (80051e4 <USART2_IRQHandler+0x114>)
 80051d2:	f7fc ba17 	b.w	8001604 <ASPEP_HWDMAReset>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 80051d6:	681b      	ldr	r3, [r3, #0]
}
 80051d8:	bd10      	pop	{r4, pc}
 80051da:	bf00      	nop
 80051dc:	40004400 	.word	0x40004400
 80051e0:	40020000 	.word	0x40020000
 80051e4:	2000045c 	.word	0x2000045c

080051e8 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80051e8:	b508      	push	{r3, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 80051ea:	f7fd fef1 	bl	8002fd0 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (true)
 80051ee:	e7fe      	b.n	80051ee <HardFault_Handler+0x6>

080051f0 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 80051f0:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 80051f2:	4c0a      	ldr	r4, [pc, #40]	; (800521c <SysTick_Handler+0x2c>)
 80051f4:	7823      	ldrb	r3, [r4, #0]
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d009      	beq.n	800520e <SysTick_Handler+0x1e>
  {
    HAL_IncTick();
    HAL_SYSTICK_IRQHandler();
    SystickDividerCounter = 0;
  }
  SystickDividerCounter ++;
 80051fa:	3301      	adds	r3, #1
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	7023      	strb	r3, [r4, #0]
#endif /* MC_HAL_IS_USED */

  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
    MC_RunMotorControlTasks();
 8005200:	f7fd feda 	bl	8002fb8 <MC_RunMotorControlTasks>
    TC_IncTick(&PosCtrlM1);

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 8005204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    TC_IncTick(&PosCtrlM1);
 8005208:	4805      	ldr	r0, [pc, #20]	; (8005220 <SysTick_Handler+0x30>)
 800520a:	f006 b92f 	b.w	800b46c <TC_IncTick>
    HAL_IncTick();
 800520e:	f000 f94d 	bl	80054ac <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8005212:	f001 f975 	bl	8006500 <HAL_SYSTICK_IRQHandler>
 8005216:	2301      	movs	r3, #1
 8005218:	e7f1      	b.n	80051fe <SysTick_Handler+0xe>
 800521a:	bf00      	nop
 800521c:	200004d4 	.word	0x200004d4
 8005220:	200002c8 	.word	0x200002c8

08005224 <EXTI15_10_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 8005224:	4b04      	ldr	r3, [pc, #16]	; (8005238 <EXTI15_10_IRQHandler+0x14>)
 8005226:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles Button IRQ on PIN PC10.
  */
void EXTI15_10_IRQHandler (void)
{
	/* USER CODE BEGIN START_STOP_BTN */
  if (  0U == LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_10) )
 8005228:	0552      	lsls	r2, r2, #21
 800522a:	d400      	bmi.n	800522e <EXTI15_10_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_10);
    ( void )UI_HandleStartStopButton_cb ();
  }

}
 800522c:	4770      	bx	lr
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR1, ExtiLine);
 800522e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005232:	615a      	str	r2, [r3, #20]
    ( void )UI_HandleStartStopButton_cb ();
 8005234:	f7fd bedc 	b.w	8002ff0 <UI_HandleStartStopButton_cb>
 8005238:	40010400 	.word	0x40010400

0800523c <EXTI9_5_IRQHandler>:
  return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine));
 800523c:	4b05      	ldr	r3, [pc, #20]	; (8005254 <EXTI9_5_IRQHandler+0x18>)
 800523e:	695a      	ldr	r2, [r3, #20]
  * @brief  This function handles M1 Encoder Index IRQ on PIN PB8.
  */
void EXTI9_5_IRQHandler (void)
{
	/* USER CODE BEGIN ENCODER Z INDEX M1 */
  if (LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_8))
 8005240:	05d2      	lsls	r2, r2, #23
 8005242:	d400      	bmi.n	8005246 <EXTI9_5_IRQHandler+0xa>
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_8);
    TC_EncoderReset(&PosCtrlM1);
  }

}
 8005244:	4770      	bx	lr
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005246:	f44f 7280 	mov.w	r2, #256	; 0x100
    TC_EncoderReset(&PosCtrlM1);
 800524a:	4803      	ldr	r0, [pc, #12]	; (8005258 <EXTI9_5_IRQHandler+0x1c>)
 800524c:	615a      	str	r2, [r3, #20]
 800524e:	f006 b8cd 	b.w	800b3ec <TC_EncoderReset>
 8005252:	bf00      	nop
 8005254:	40010400 	.word	0x40010400
 8005258:	200002c8 	.word	0x200002c8

0800525c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 800525c:	2001      	movs	r0, #1
 800525e:	4770      	bx	lr

08005260 <_kill>:

int _kill(int pid, int sig)
{
 8005260:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005262:	f006 ff27 	bl	800c0b4 <__errno>
 8005266:	2316      	movs	r3, #22
 8005268:	6003      	str	r3, [r0, #0]
  return -1;
}
 800526a:	f04f 30ff 	mov.w	r0, #4294967295
 800526e:	bd08      	pop	{r3, pc}

08005270 <_exit>:

void _exit (int status)
{
 8005270:	b508      	push	{r3, lr}
  errno = EINVAL;
 8005272:	f006 ff1f 	bl	800c0b4 <__errno>
 8005276:	2316      	movs	r3, #22
 8005278:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800527a:	e7fe      	b.n	800527a <_exit+0xa>

0800527c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800527c:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800527e:	1e16      	subs	r6, r2, #0
 8005280:	dd07      	ble.n	8005292 <_read+0x16>
 8005282:	460c      	mov	r4, r1
 8005284:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8005286:	f3af 8000 	nop.w
 800528a:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800528e:	42a5      	cmp	r5, r4
 8005290:	d1f9      	bne.n	8005286 <_read+0xa>
  }

  return len;
}
 8005292:	4630      	mov	r0, r6
 8005294:	bd70      	pop	{r4, r5, r6, pc}
 8005296:	bf00      	nop

08005298 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005298:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800529a:	1e16      	subs	r6, r2, #0
 800529c:	dd07      	ble.n	80052ae <_write+0x16>
 800529e:	460c      	mov	r4, r1
 80052a0:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 80052a2:	f814 0b01 	ldrb.w	r0, [r4], #1
 80052a6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80052aa:	42ac      	cmp	r4, r5
 80052ac:	d1f9      	bne.n	80052a2 <_write+0xa>
  }
  return len;
}
 80052ae:	4630      	mov	r0, r6
 80052b0:	bd70      	pop	{r4, r5, r6, pc}
 80052b2:	bf00      	nop

080052b4 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80052b4:	f04f 30ff 	mov.w	r0, #4294967295
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop

080052bc <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80052bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80052c0:	604b      	str	r3, [r1, #4]
  return 0;
}
 80052c2:	2000      	movs	r0, #0
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop

080052c8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80052c8:	2001      	movs	r0, #1
 80052ca:	4770      	bx	lr

080052cc <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80052cc:	2000      	movs	r0, #0
 80052ce:	4770      	bx	lr

080052d0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80052d0:	490c      	ldr	r1, [pc, #48]	; (8005304 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052d2:	4a0d      	ldr	r2, [pc, #52]	; (8005308 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 80052d4:	680b      	ldr	r3, [r1, #0]
{
 80052d6:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80052d8:	4c0c      	ldr	r4, [pc, #48]	; (800530c <_sbrk+0x3c>)
 80052da:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80052dc:	b12b      	cbz	r3, 80052ea <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80052de:	4418      	add	r0, r3
 80052e0:	4290      	cmp	r0, r2
 80052e2:	d807      	bhi.n	80052f4 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80052e4:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80052ea:	4b09      	ldr	r3, [pc, #36]	; (8005310 <_sbrk+0x40>)
 80052ec:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 80052ee:	4418      	add	r0, r3
 80052f0:	4290      	cmp	r0, r2
 80052f2:	d9f7      	bls.n	80052e4 <_sbrk+0x14>
    errno = ENOMEM;
 80052f4:	f006 fede 	bl	800c0b4 <__errno>
 80052f8:	230c      	movs	r3, #12
 80052fa:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80052fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005300:	4618      	mov	r0, r3
 8005302:	bd10      	pop	{r4, pc}
 8005304:	20001e40 	.word	0x20001e40
 8005308:	20008000 	.word	0x20008000
 800530c:	00000400 	.word	0x00000400
 8005310:	20001f98 	.word	0x20001f98

08005314 <UASPEP_INIT>:
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 8005314:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005316:	2340      	movs	r3, #64	; 0x40
{
 8005318:	b470      	push	{r4, r5, r6}
 800531a:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531c:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8005320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005324:	e842 3100 	strex	r1, r3, [r2]
 8005328:	2900      	cmp	r1, #0
 800532a:	d1f7      	bne.n	800531c <UASPEP_INIT+0x8>
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 800532c:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005330:	e851 3f00 	ldrex	r3, [r1]
 8005334:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005338:	e841 3400 	strex	r4, r3, [r1]
 800533c:	2c00      	cmp	r4, #0
 800533e:	d1f7      	bne.n	8005330 <UASPEP_INIT+0x1c>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8005340:	6901      	ldr	r1, [r0, #16]
 8005342:	4e17      	ldr	r6, [pc, #92]	; (80053a0 <UASPEP_INIT+0x8c>)
 8005344:	6883      	ldr	r3, [r0, #8]
 8005346:	5c74      	ldrb	r4, [r6, r1]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8005348:	6845      	ldr	r5, [r0, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 800534a:	4423      	add	r3, r4
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 800534c:	f102 0128 	add.w	r1, r2, #40	; 0x28
 8005350:	6099      	str	r1, [r3, #8]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 8005352:	68c3      	ldr	r3, [r0, #12]
 8005354:	5cf1      	ldrb	r1, [r6, r3]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005356:	2340      	movs	r3, #64	; 0x40
 8005358:	6213      	str	r3, [r2, #32]
 800535a:	586b      	ldr	r3, [r5, r1]
 800535c:	f043 0302 	orr.w	r3, r3, #2
 8005360:	506b      	str	r3, [r5, r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8005362:	f102 0108 	add.w	r1, r2, #8
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005366:	e851 3f00 	ldrex	r3, [r1]
 800536a:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800536e:	e841 3400 	strex	r4, r3, [r1]
 8005372:	2c00      	cmp	r4, #0
 8005374:	d1f7      	bne.n	8005366 <UASPEP_INIT+0x52>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8005376:	68c3      	ldr	r3, [r0, #12]
 8005378:	5cf0      	ldrb	r0, [r6, r3]
 800537a:	4405      	add	r5, r0
    LL_USART_EnableIT_ERROR(pHandle->USARTx);

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer. */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 800537c:	f102 0124 	add.w	r1, r2, #36	; 0x24
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005380:	2340      	movs	r3, #64	; 0x40
 8005382:	60a9      	str	r1, [r5, #8]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8005384:	f102 0108 	add.w	r1, r2, #8
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8005388:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800538a:	e851 3f00 	ldrex	r3, [r1]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 800538e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005392:	e841 3200 	strex	r2, r3, [r1]
 8005396:	2a00      	cmp	r2, #0
 8005398:	d1f7      	bne.n	800538a <UASPEP_INIT+0x76>
}
 800539a:	bc70      	pop	{r4, r5, r6}
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	0800e1c8 	.word	0x0800e1c8

080053a4 <UASPEP_SEND_PACKET>:
  }
#endif
}

bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 80053a4:	b430      	push	{r4, r5}
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80053a6:	6903      	ldr	r3, [r0, #16]
 80053a8:	4d0b      	ldr	r5, [pc, #44]	; (80053d8 <UASPEP_SEND_PACKET+0x34>)
 80053aa:	6884      	ldr	r4, [r0, #8]
 80053ac:	5ceb      	ldrb	r3, [r5, r3]
 80053ae:	58e5      	ldr	r5, [r4, r3]
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 80053b0:	07ed      	lsls	r5, r5, #31
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80053b2:	eb04 0003 	add.w	r0, r4, r3
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 80053b6:	d40b      	bmi.n	80053d0 <UASPEP_SEND_PACKET+0x2c>
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80053b8:	60c1      	str	r1, [r0, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80053ba:	6841      	ldr	r1, [r0, #4]
 80053bc:	0c09      	lsrs	r1, r1, #16
 80053be:	0409      	lsls	r1, r1, #16
 80053c0:	430a      	orrs	r2, r1
 80053c2:	6042      	str	r2, [r0, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80053c4:	58e2      	ldr	r2, [r4, r3]
  {
    //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
    LL_DMA_SetMemoryAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)data);
    LL_DMA_SetDataLength(pHandle->txDMA, pHandle->txChannel, length);
    LL_DMA_EnableChannel(pHandle->txDMA, pHandle->txChannel);
    result = true;
 80053c6:	2001      	movs	r0, #1
 80053c8:	4302      	orrs	r2, r0
 80053ca:	50e2      	str	r2, [r4, r3]
  else
  {
    result = false;
  }
  return result;
}
 80053cc:	bc30      	pop	{r4, r5}
 80053ce:	4770      	bx	lr
    result = false;
 80053d0:	2000      	movs	r0, #0
}
 80053d2:	bc30      	pop	{r4, r5}
 80053d4:	4770      	bx	lr
 80053d6:	bf00      	nop
 80053d8:	0800e1c8 	.word	0x0800e1c8

080053dc <UASPEP_RECEIVE_BUFFER>:

void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 80053dc:	b430      	push	{r4, r5}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80053de:	68c3      	ldr	r3, [r0, #12]
 80053e0:	4d0b      	ldr	r5, [pc, #44]	; (8005410 <UASPEP_RECEIVE_BUFFER+0x34>)
 80053e2:	6844      	ldr	r4, [r0, #4]
 80053e4:	5ce8      	ldrb	r0, [r5, r3]
 80053e6:	5823      	ldr	r3, [r4, r0]
 80053e8:	eb04 0c00 	add.w	ip, r4, r0
 80053ec:	f023 0301 	bic.w	r3, r3, #1
 80053f0:	5023      	str	r3, [r4, r0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80053f2:	f8cc 100c 	str.w	r1, [ip, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80053f6:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80053fa:	0c1b      	lsrs	r3, r3, #16
 80053fc:	041b      	lsls	r3, r3, #16
 80053fe:	431a      	orrs	r2, r3
 8005400:	f8cc 2004 	str.w	r2, [ip, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8005404:	5823      	ldr	r3, [r4, r0]
 8005406:	f043 0301 	orr.w	r3, r3, #1
 800540a:	5023      	str	r3, [r4, r0]
  LL_DMA_DisableChannel(pHandle->rxDMA, pHandle->rxChannel);
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);
  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 800540c:	bc30      	pop	{r4, r5}
 800540e:	4770      	bx	lr
 8005410:	0800e1c8 	.word	0x0800e1c8

08005414 <UASPEP_IDLE_ENABLE>:

void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 8005414:	6802      	ldr	r2, [r0, #0]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8005416:	2310      	movs	r3, #16
 8005418:	6213      	str	r3, [r2, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800541a:	e852 3f00 	ldrex	r3, [r2]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800541e:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005422:	e842 3100 	strex	r1, r3, [r2]
 8005426:	2900      	cmp	r1, #0
 8005428:	d1f7      	bne.n	800541a <UASPEP_IDLE_ENABLE+0x6>
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 800542a:	4770      	bx	lr

0800542c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800542c:	4a03      	ldr	r2, [pc, #12]	; (800543c <SystemInit+0x10>)
 800542e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005432:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005436:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800543a:	4770      	bx	lr
 800543c:	e000ed00 	.word	0xe000ed00

08005440 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005440:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8005442:	4b0f      	ldr	r3, [pc, #60]	; (8005480 <HAL_InitTick+0x40>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	b90b      	cbnz	r3, 800544c <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8005448:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800544a:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800544c:	490d      	ldr	r1, [pc, #52]	; (8005484 <HAL_InitTick+0x44>)
 800544e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005452:	4605      	mov	r5, r0
 8005454:	fbb2 f3f3 	udiv	r3, r2, r3
 8005458:	6808      	ldr	r0, [r1, #0]
 800545a:	fbb0 f0f3 	udiv	r0, r0, r3
 800545e:	f001 f833 	bl	80064c8 <HAL_SYSTICK_Config>
 8005462:	4604      	mov	r4, r0
 8005464:	2800      	cmp	r0, #0
 8005466:	d1ef      	bne.n	8005448 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005468:	2d0f      	cmp	r5, #15
 800546a:	d8ed      	bhi.n	8005448 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800546c:	4602      	mov	r2, r0
 800546e:	4629      	mov	r1, r5
 8005470:	f04f 30ff 	mov.w	r0, #4294967295
 8005474:	f000 ffdc 	bl	8006430 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005478:	4b03      	ldr	r3, [pc, #12]	; (8005488 <HAL_InitTick+0x48>)
 800547a:	4620      	mov	r0, r4
 800547c:	601d      	str	r5, [r3, #0]
}
 800547e:	bd38      	pop	{r3, r4, r5, pc}
 8005480:	200004dc 	.word	0x200004dc
 8005484:	200004d8 	.word	0x200004d8
 8005488:	200004e0 	.word	0x200004e0

0800548c <HAL_Init>:
{
 800548c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800548e:	2003      	movs	r0, #3
 8005490:	f000 ffbc 	bl	800640c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005494:	2004      	movs	r0, #4
 8005496:	f7ff ffd3 	bl	8005440 <HAL_InitTick>
 800549a:	b110      	cbz	r0, 80054a2 <HAL_Init+0x16>
    status = HAL_ERROR;
 800549c:	2401      	movs	r4, #1
}
 800549e:	4620      	mov	r0, r4
 80054a0:	bd10      	pop	{r4, pc}
 80054a2:	4604      	mov	r4, r0
    HAL_MspInit();
 80054a4:	f7ff fa24 	bl	80048f0 <HAL_MspInit>
}
 80054a8:	4620      	mov	r0, r4
 80054aa:	bd10      	pop	{r4, pc}

080054ac <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80054ac:	4a03      	ldr	r2, [pc, #12]	; (80054bc <HAL_IncTick+0x10>)
 80054ae:	4904      	ldr	r1, [pc, #16]	; (80054c0 <HAL_IncTick+0x14>)
 80054b0:	6813      	ldr	r3, [r2, #0]
 80054b2:	6809      	ldr	r1, [r1, #0]
 80054b4:	440b      	add	r3, r1
 80054b6:	6013      	str	r3, [r2, #0]
}
 80054b8:	4770      	bx	lr
 80054ba:	bf00      	nop
 80054bc:	20001e44 	.word	0x20001e44
 80054c0:	200004dc 	.word	0x200004dc

080054c4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80054c4:	4b01      	ldr	r3, [pc, #4]	; (80054cc <HAL_GetTick+0x8>)
 80054c6:	6818      	ldr	r0, [r3, #0]
}
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	20001e44 	.word	0x20001e44

080054d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80054d0:	b538      	push	{r3, r4, r5, lr}
 80054d2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80054d4:	f7ff fff6 	bl	80054c4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054d8:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80054da:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80054dc:	d002      	beq.n	80054e4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80054de:	4b04      	ldr	r3, [pc, #16]	; (80054f0 <HAL_Delay+0x20>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80054e4:	f7ff ffee 	bl	80054c4 <HAL_GetTick>
 80054e8:	1b43      	subs	r3, r0, r5
 80054ea:	42a3      	cmp	r3, r4
 80054ec:	d3fa      	bcc.n	80054e4 <HAL_Delay+0x14>
  {
  }
}
 80054ee:	bd38      	pop	{r3, r4, r5, pc}
 80054f0:	200004dc 	.word	0x200004dc

080054f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80054f4:	b530      	push	{r4, r5, lr}
 80054f6:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80054f8:	2300      	movs	r3, #0
 80054fa:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80054fc:	2800      	cmp	r0, #0
 80054fe:	f000 80c9 	beq.w	8005694 <HAL_ADC_Init+0x1a0>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005502:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8005504:	4604      	mov	r4, r0
 8005506:	2d00      	cmp	r5, #0
 8005508:	f000 8092 	beq.w	8005630 <HAL_ADC_Init+0x13c>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800550c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800550e:	6893      	ldr	r3, [r2, #8]
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	d505      	bpl.n	8005520 <HAL_ADC_Init+0x2c>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005514:	6893      	ldr	r3, [r2, #8]
 8005516:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800551a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800551e:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005520:	6893      	ldr	r3, [r2, #8]
 8005522:	00dd      	lsls	r5, r3, #3
 8005524:	d419      	bmi.n	800555a <HAL_ADC_Init+0x66>
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005526:	4b70      	ldr	r3, [pc, #448]	; (80056e8 <HAL_ADC_Init+0x1f4>)
 8005528:	4870      	ldr	r0, [pc, #448]	; (80056ec <HAL_ADC_Init+0x1f8>)
 800552a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 800552c:	6891      	ldr	r1, [r2, #8]
 800552e:	099b      	lsrs	r3, r3, #6
 8005530:	fba0 0303 	umull	r0, r3, r0, r3
 8005534:	f021 4110 	bic.w	r1, r1, #2415919104	; 0x90000000
 8005538:	099b      	lsrs	r3, r3, #6
 800553a:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 800553e:	3301      	adds	r3, #1
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8005546:	6091      	str	r1, [r2, #8]
 8005548:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800554a:	9b01      	ldr	r3, [sp, #4]
 800554c:	b12b      	cbz	r3, 800555a <HAL_ADC_Init+0x66>
    {
      wait_loop_index--;
 800554e:	9b01      	ldr	r3, [sp, #4]
 8005550:	3b01      	subs	r3, #1
 8005552:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005554:	9b01      	ldr	r3, [sp, #4]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d1f9      	bne.n	800554e <HAL_ADC_Init+0x5a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800555a:	6893      	ldr	r3, [r2, #8]
 800555c:	00d8      	lsls	r0, r3, #3
 800555e:	d459      	bmi.n	8005614 <HAL_ADC_Init+0x120>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005560:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005562:	f043 0310 	orr.w	r3, r3, #16
 8005566:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005568:	6e23      	ldr	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800556a:	2001      	movs	r0, #1
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800556c:	4303      	orrs	r3, r0
 800556e:	6623      	str	r3, [r4, #96]	; 0x60
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005570:	6893      	ldr	r3, [r2, #8]
 8005572:	f013 0f04 	tst.w	r3, #4
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005576:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005578:	d153      	bne.n	8005622 <HAL_ADC_Init+0x12e>
 800557a:	06d9      	lsls	r1, r3, #27
 800557c:	d451      	bmi.n	8005622 <HAL_ADC_Init+0x12e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800557e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005580:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005584:	f043 0302 	orr.w	r3, r3, #2
 8005588:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800558a:	6893      	ldr	r3, [r2, #8]
 800558c:	07db      	lsls	r3, r3, #31
 800558e:	d40e      	bmi.n	80055ae <HAL_ADC_Init+0xba>
 8005590:	4b57      	ldr	r3, [pc, #348]	; (80056f0 <HAL_ADC_Init+0x1fc>)
 8005592:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8005596:	6889      	ldr	r1, [r1, #8]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	430b      	orrs	r3, r1
 800559c:	07dd      	lsls	r5, r3, #31
 800559e:	d406      	bmi.n	80055ae <HAL_ADC_Init+0xba>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80055a0:	4954      	ldr	r1, [pc, #336]	; (80056f4 <HAL_ADC_Init+0x200>)
 80055a2:	6865      	ldr	r5, [r4, #4]
 80055a4:	688b      	ldr	r3, [r1, #8]
 80055a6:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80055aa:	432b      	orrs	r3, r5
 80055ac:	608b      	str	r3, [r1, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80055ae:	68e5      	ldr	r5, [r4, #12]
 80055b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80055b2:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 80055b6:	432b      	orrs	r3, r5
 80055b8:	68a5      	ldr	r5, [r4, #8]
 80055ba:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80055bc:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80055be:	2901      	cmp	r1, #1
                hadc->Init.DataAlign                                                   |
 80055c0:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80055c4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80055c8:	d05f      	beq.n	800568a <HAL_ADC_Init+0x196>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80055ca:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80055cc:	b121      	cbz	r1, 80055d8 <HAL_ADC_Init+0xe4>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 80055ce:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80055d0:	f401 7178 	and.w	r1, r1, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80055d4:	4329      	orrs	r1, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80055d6:	430b      	orrs	r3, r1
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80055d8:	68d5      	ldr	r5, [r2, #12]
 80055da:	4947      	ldr	r1, [pc, #284]	; (80056f8 <HAL_ADC_Init+0x204>)
 80055dc:	4029      	ands	r1, r5
 80055de:	4319      	orrs	r1, r3
 80055e0:	60d1      	str	r1, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80055e2:	6913      	ldr	r3, [r2, #16]
 80055e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80055e6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80055ea:	430b      	orrs	r3, r1
 80055ec:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80055ee:	6893      	ldr	r3, [r2, #8]
 80055f0:	0759      	lsls	r1, r3, #29
 80055f2:	d523      	bpl.n	800563c <HAL_ADC_Init+0x148>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80055f4:	6893      	ldr	r3, [r2, #8]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80055f6:	6963      	ldr	r3, [r4, #20]
 80055f8:	2b01      	cmp	r3, #1
 80055fa:	d04e      	beq.n	800569a <HAL_ADC_Init+0x1a6>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80055fc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80055fe:	f023 030f 	bic.w	r3, r3, #15
 8005602:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005604:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005606:	f023 0303 	bic.w	r3, r3, #3
 800560a:	f043 0301 	orr.w	r3, r3, #1
 800560e:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8005610:	b003      	add	sp, #12
 8005612:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005614:	6893      	ldr	r3, [r2, #8]
 8005616:	f013 0f04 	tst.w	r3, #4
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800561a:	f04f 0000 	mov.w	r0, #0
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800561e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005620:	d0ab      	beq.n	800557a <HAL_ADC_Init+0x86>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005622:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 8005624:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005626:	f043 0310 	orr.w	r3, r3, #16
 800562a:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 800562c:	b003      	add	sp, #12
 800562e:	bd30      	pop	{r4, r5, pc}
    HAL_ADC_MspInit(hadc);
 8005630:	f7ff f97e 	bl	8004930 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005634:	6625      	str	r5, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8005636:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 800563a:	e767      	b.n	800550c <HAL_ADC_Init+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800563c:	6893      	ldr	r3, [r2, #8]
 800563e:	071b      	lsls	r3, r3, #28
 8005640:	d4d9      	bmi.n	80055f6 <HAL_ADC_Init+0x102>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005642:	68d1      	ldr	r1, [r2, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005644:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005648:	7f25      	ldrb	r5, [r4, #28]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800564a:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800564e:	005b      	lsls	r3, r3, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005650:	f021 0102 	bic.w	r1, r1, #2
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005654:	ea43 3385 	orr.w	r3, r3, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005658:	430b      	orrs	r3, r1
      if (hadc->Init.GainCompensation != 0UL)
 800565a:	6921      	ldr	r1, [r4, #16]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800565c:	60d3      	str	r3, [r2, #12]
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800565e:	6913      	ldr	r3, [r2, #16]
      if (hadc->Init.GainCompensation != 0UL)
 8005660:	bb19      	cbnz	r1, 80056aa <HAL_ADC_Init+0x1b6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005662:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005666:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8005668:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800566c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005670:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005674:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      if (hadc->Init.OversamplingMode == ENABLE)
 8005678:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800567c:	2b01      	cmp	r3, #1
 800567e:	d021      	beq.n	80056c4 <HAL_ADC_Init+0x1d0>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005680:	6913      	ldr	r3, [r2, #16]
 8005682:	f023 0301 	bic.w	r3, r3, #1
 8005686:	6113      	str	r3, [r2, #16]
 8005688:	e7b5      	b.n	80055f6 <HAL_ADC_Init+0x102>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800568a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800568c:	3901      	subs	r1, #1
 800568e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8005692:	e79a      	b.n	80055ca <HAL_ADC_Init+0xd6>
    return HAL_ERROR;
 8005694:	2001      	movs	r0, #1
}
 8005696:	b003      	add	sp, #12
 8005698:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800569a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800569c:	6a23      	ldr	r3, [r4, #32]
 800569e:	f021 010f 	bic.w	r1, r1, #15
 80056a2:	3b01      	subs	r3, #1
 80056a4:	430b      	orrs	r3, r1
 80056a6:	6313      	str	r3, [r2, #48]	; 0x30
 80056a8:	e7ac      	b.n	8005604 <HAL_ADC_Init+0x110>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80056aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ae:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80056b0:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80056b4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80056b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80056bc:	430b      	orrs	r3, r1
 80056be:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80056c2:	e7d9      	b.n	8005678 <HAL_ADC_Init+0x184>
        MODIFY_REG(hadc->Instance->CFGR2,
 80056c4:	6911      	ldr	r1, [r2, #16]
 80056c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80056c8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80056ca:	f421 61ff 	bic.w	r1, r1, #2040	; 0x7f8
 80056ce:	f021 0104 	bic.w	r1, r1, #4
 80056d2:	432b      	orrs	r3, r5
 80056d4:	430b      	orrs	r3, r1
 80056d6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80056d8:	430b      	orrs	r3, r1
 80056da:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80056dc:	430b      	orrs	r3, r1
 80056de:	f043 0301 	orr.w	r3, r3, #1
 80056e2:	6113      	str	r3, [r2, #16]
 80056e4:	e787      	b.n	80055f6 <HAL_ADC_Init+0x102>
 80056e6:	bf00      	nop
 80056e8:	200004d8 	.word	0x200004d8
 80056ec:	053e2d63 	.word	0x053e2d63
 80056f0:	50000100 	.word	0x50000100
 80056f4:	50000300 	.word	0x50000300
 80056f8:	fff04007 	.word	0xfff04007

080056fc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80056fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056fe:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
{
 8005702:	b083      	sub	sp, #12
 8005704:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8005706:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0UL;
 8005708:	f04f 0000 	mov.w	r0, #0
 800570c:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 800570e:	f000 8141 	beq.w	8005994 <HAL_ADC_ConfigChannel+0x298>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005712:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hadc);
 8005714:	2001      	movs	r0, #1
 8005716:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800571a:	68a2      	ldr	r2, [r4, #8]
 800571c:	0756      	lsls	r6, r2, #29
 800571e:	d44c      	bmi.n	80057ba <HAL_ADC_ConfigChannel+0xbe>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005720:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(*preg,
 8005722:	680a      	ldr	r2, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005724:	ea4f 1c90 	mov.w	ip, r0, lsr #6
 8005728:	f00c 0c0c 	and.w	ip, ip, #12
 800572c:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  MODIFY_REG(*preg,
 8005730:	f000 001f 	and.w	r0, r0, #31
 8005734:	f85e 500c 	ldr.w	r5, [lr, ip]
 8005738:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800573c:	261f      	movs	r6, #31
 800573e:	4082      	lsls	r2, r0
 8005740:	fa06 f000 	lsl.w	r0, r6, r0
 8005744:	ea25 0000 	bic.w	r0, r5, r0
 8005748:	4302      	orrs	r2, r0
 800574a:	f84e 200c 	str.w	r2, [lr, ip]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800574e:	68a2      	ldr	r2, [r4, #8]
 8005750:	0755      	lsls	r5, r2, #29
 8005752:	d543      	bpl.n	80057dc <HAL_ADC_ConfigChannel+0xe0>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005754:	68a2      	ldr	r2, [r4, #8]
 8005756:	6808      	ldr	r0, [r1, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005758:	68a2      	ldr	r2, [r4, #8]
 800575a:	f012 0f01 	tst.w	r2, #1
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800575e:	4602      	mov	r2, r0
 8005760:	d10c      	bne.n	800577c <HAL_ADC_ConfigChannel+0x80>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8005762:	4dbf      	ldr	r5, [pc, #764]	; (8005a60 <HAL_ADC_ConfigChannel+0x364>)
 8005764:	68ce      	ldr	r6, [r1, #12]
 8005766:	42ae      	cmp	r6, r5
 8005768:	f000 80bc 	beq.w	80058e4 <HAL_ADC_ConfigChannel+0x1e8>
    CLEAR_BIT(ADCx->DIFSEL,
 800576c:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 8005770:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8005774:	ea21 0100 	bic.w	r1, r1, r0
 8005778:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800577c:	49b9      	ldr	r1, [pc, #740]	; (8005a64 <HAL_ADC_ConfigChannel+0x368>)
 800577e:	420a      	tst	r2, r1
 8005780:	d02a      	beq.n	80057d8 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005782:	49b9      	ldr	r1, [pc, #740]	; (8005a68 <HAL_ADC_ConfigChannel+0x36c>)
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005784:	4db9      	ldr	r5, [pc, #740]	; (8005a6c <HAL_ADC_ConfigChannel+0x370>)
 8005786:	6888      	ldr	r0, [r1, #8]
 8005788:	42aa      	cmp	r2, r5
 800578a:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 800578e:	d01d      	beq.n	80057cc <HAL_ADC_ConfigChannel+0xd0>
 8005790:	4db7      	ldr	r5, [pc, #732]	; (8005a70 <HAL_ADC_ConfigChannel+0x374>)
 8005792:	42aa      	cmp	r2, r5
 8005794:	d01a      	beq.n	80057cc <HAL_ADC_ConfigChannel+0xd0>
          {
            wait_loop_index--;
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005796:	4db7      	ldr	r5, [pc, #732]	; (8005a74 <HAL_ADC_ConfigChannel+0x378>)
 8005798:	42aa      	cmp	r2, r5
 800579a:	f040 812d 	bne.w	80059f8 <HAL_ADC_ConfigChannel+0x2fc>
 800579e:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 80057a2:	d119      	bne.n	80057d8 <HAL_ADC_ConfigChannel+0xdc>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80057a4:	4ab4      	ldr	r2, [pc, #720]	; (8005a78 <HAL_ADC_ConfigChannel+0x37c>)
 80057a6:	4294      	cmp	r4, r2
 80057a8:	d016      	beq.n	80057d8 <HAL_ADC_ConfigChannel+0xdc>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80057aa:	688a      	ldr	r2, [r1, #8]
 80057ac:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80057b0:	4332      	orrs	r2, r6
 80057b2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80057b6:	608a      	str	r2, [r1, #8]
}
 80057b8:	e003      	b.n	80057c2 <HAL_ADC_ConfigChannel+0xc6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80057bc:	f042 0220 	orr.w	r2, r2, #32
 80057c0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80057c8:	b003      	add	sp, #12
 80057ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80057cc:	0202      	lsls	r2, r0, #8
 80057ce:	d403      	bmi.n	80057d8 <HAL_ADC_ConfigChannel+0xdc>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80057d0:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 80057d4:	f000 80f1 	beq.w	80059ba <HAL_ADC_ConfigChannel+0x2be>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057d8:	2000      	movs	r0, #0
 80057da:	e7f2      	b.n	80057c2 <HAL_ADC_ConfigChannel+0xc6>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80057dc:	68a2      	ldr	r2, [r4, #8]
 80057de:	0710      	lsls	r0, r2, #28
 80057e0:	d47e      	bmi.n	80058e0 <HAL_ADC_ConfigChannel+0x1e4>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80057e2:	688a      	ldr	r2, [r1, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80057e4:	680d      	ldr	r5, [r1, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80057e6:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80057ea:	f000 8119 	beq.w	8005a20 <HAL_ADC_ConfigChannel+0x324>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80057ee:	0dee      	lsrs	r6, r5, #23
 80057f0:	f104 0c14 	add.w	ip, r4, #20
 80057f4:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 80057f8:	f3c5 5504 	ubfx	r5, r5, #20, #5
 80057fc:	f85c 0006 	ldr.w	r0, [ip, r6]
 8005800:	2707      	movs	r7, #7
 8005802:	40aa      	lsls	r2, r5
 8005804:	fa07 f505 	lsl.w	r5, r7, r5
 8005808:	ea20 0005 	bic.w	r0, r0, r5
 800580c:	4302      	orrs	r2, r0
 800580e:	f84c 2006 	str.w	r2, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005812:	6962      	ldr	r2, [r4, #20]
 8005814:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005818:	6162      	str	r2, [r4, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800581a:	e9d1 5604 	ldrd	r5, r6, [r1, #16]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800581e:	2d04      	cmp	r5, #4
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005820:	68e2      	ldr	r2, [r4, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005822:	d02d      	beq.n	8005880 <HAL_ADC_ConfigChannel+0x184>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005824:	f104 0060 	add.w	r0, r4, #96	; 0x60
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005828:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800582c:	0052      	lsls	r2, r2, #1
  MODIFY_REG(*preg,
 800582e:	f850 c025 	ldr.w	ip, [r0, r5, lsl #2]
 8005832:	4f92      	ldr	r7, [pc, #584]	; (8005a7c <HAL_ADC_ConfigChannel+0x380>)
 8005834:	4096      	lsls	r6, r2
 8005836:	680a      	ldr	r2, [r1, #0]
 8005838:	ea0c 0707 	and.w	r7, ip, r7
 800583c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8005840:	433a      	orrs	r2, r7
 8005842:	4332      	orrs	r2, r6
 8005844:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005848:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800584c:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(*preg,
 800584e:	698e      	ldr	r6, [r1, #24]
 8005850:	f850 2025 	ldr.w	r2, [r0, r5, lsl #2]
 8005854:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005858:	4332      	orrs	r2, r6
 800585a:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800585e:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8005860:	7f0d      	ldrb	r5, [r1, #28]
  MODIFY_REG(*preg,
 8005862:	f850 2026 	ldr.w	r2, [r0, r6, lsl #2]
 8005866:	f1a5 0501 	sub.w	r5, r5, #1
 800586a:	fab5 f585 	clz	r5, r5
 800586e:	096d      	lsrs	r5, r5, #5
 8005870:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8005874:	ea42 6245 	orr.w	r2, r2, r5, lsl #25
 8005878:	f840 2026 	str.w	r2, [r0, r6, lsl #2]
 800587c:	6808      	ldr	r0, [r1, #0]
}
 800587e:	e76b      	b.n	8005758 <HAL_ADC_ConfigChannel+0x5c>
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005880:	6808      	ldr	r0, [r1, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005882:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005884:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8005886:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800588a:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800588e:	2d00      	cmp	r5, #0
 8005890:	f040 80fc 	bne.w	8005a8c <HAL_ADC_ConfigChannel+0x390>
 8005894:	f3c0 6584 	ubfx	r5, r0, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005898:	42aa      	cmp	r2, r5
 800589a:	f000 8170 	beq.w	8005b7e <HAL_ADC_ConfigChannel+0x482>
 800589e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80058a0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80058a2:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80058a6:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80058aa:	f104 0764 	add.w	r7, r4, #100	; 0x64
 80058ae:	42ae      	cmp	r6, r5
 80058b0:	f000 8153 	beq.w	8005b5a <HAL_ADC_ConfigChannel+0x45e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80058b4:	6896      	ldr	r6, [r2, #8]
 80058b6:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80058b8:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80058bc:	f3c6 6684 	ubfx	r6, r6, #26, #5
 80058c0:	42ae      	cmp	r6, r5
 80058c2:	f000 8138 	beq.w	8005b36 <HAL_ADC_ConfigChannel+0x43a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80058c6:	68d6      	ldr	r6, [r2, #12]
 80058c8:	68d6      	ldr	r6, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80058ca:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80058ce:	f3c6 6284 	ubfx	r2, r6, #26, #5
 80058d2:	4295      	cmp	r5, r2
 80058d4:	f47f af40 	bne.w	8005758 <HAL_ADC_ConfigChannel+0x5c>
  MODIFY_REG(*preg,
 80058d8:	683a      	ldr	r2, [r7, #0]
 80058da:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80058de:	603a      	str	r2, [r7, #0]
 80058e0:	6808      	ldr	r0, [r1, #0]
}
 80058e2:	e739      	b.n	8005758 <HAL_ADC_ConfigChannel+0x5c>
    SET_BIT(ADCx->DIFSEL,
 80058e4:	f8d4 20b0 	ldr.w	r2, [r4, #176]	; 0xb0
 80058e8:	f3c0 0512 	ubfx	r5, r0, #0, #19
 80058ec:	432a      	orrs	r2, r5
 80058ee:	f8c4 20b0 	str.w	r2, [r4, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80058f2:	2d00      	cmp	r5, #0
 80058f4:	d051      	beq.n	800599a <HAL_ADC_ConfigChannel+0x29e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f6:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 80058fa:	2a00      	cmp	r2, #0
 80058fc:	f000 80f7 	beq.w	8005aee <HAL_ADC_ConfigChannel+0x3f2>
  return __builtin_clz(value);
 8005900:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005904:	3201      	adds	r2, #1
 8005906:	f002 021f 	and.w	r2, r2, #31
 800590a:	2a09      	cmp	r2, #9
 800590c:	f240 80ef 	bls.w	8005aee <HAL_ADC_ConfigChannel+0x3f2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005910:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005914:	2d00      	cmp	r5, #0
 8005916:	f000 814e 	beq.w	8005bb6 <HAL_ADC_ConfigChannel+0x4ba>
  return __builtin_clz(value);
 800591a:	fab5 f585 	clz	r5, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800591e:	3501      	adds	r5, #1
 8005920:	06ad      	lsls	r5, r5, #26
 8005922:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005926:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 800592a:	2a00      	cmp	r2, #0
 800592c:	f000 8148 	beq.w	8005bc0 <HAL_ADC_ConfigChannel+0x4c4>
  return __builtin_clz(value);
 8005930:	fab2 f282 	clz	r2, r2
 8005934:	3201      	adds	r2, #1
 8005936:	f002 021f 	and.w	r2, r2, #31
 800593a:	2601      	movs	r6, #1
 800593c:	fa06 f202 	lsl.w	r2, r6, r2
 8005940:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005942:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005946:	2800      	cmp	r0, #0
 8005948:	f000 8138 	beq.w	8005bbc <HAL_ADC_ConfigChannel+0x4c0>
  return __builtin_clz(value);
 800594c:	fab0 f080 	clz	r0, r0
 8005950:	3001      	adds	r0, #1
 8005952:	f000 001f 	and.w	r0, r0, #31
 8005956:	2203      	movs	r2, #3
 8005958:	f06f 061d 	mvn.w	r6, #29
 800595c:	fb12 6200 	smlabb	r2, r2, r0, r6
 8005960:	0512      	lsls	r2, r2, #20
 8005962:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005966:	432a      	orrs	r2, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005968:	0dd5      	lsrs	r5, r2, #23
  MODIFY_REG(*preg,
 800596a:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800596c:	f005 0504 	and.w	r5, r5, #4
 8005970:	f104 0614 	add.w	r6, r4, #20
  MODIFY_REG(*preg,
 8005974:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8005978:	fa00 fc02 	lsl.w	ip, r0, r2
 800597c:	f04f 0e07 	mov.w	lr, #7
 8005980:	5970      	ldr	r0, [r6, r5]
 8005982:	fa0e f202 	lsl.w	r2, lr, r2
 8005986:	ea20 0202 	bic.w	r2, r0, r2
 800598a:	ea42 020c 	orr.w	r2, r2, ip
 800598e:	5172      	str	r2, [r6, r5]
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005990:	680a      	ldr	r2, [r1, #0]
}
 8005992:	e6f3      	b.n	800577c <HAL_ADC_ConfigChannel+0x80>
  __HAL_LOCK(hadc);
 8005994:	2002      	movs	r0, #2
}
 8005996:	b003      	add	sp, #12
 8005998:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800599a:	0e82      	lsrs	r2, r0, #26
 800599c:	3201      	adds	r2, #1
 800599e:	f002 001f 	and.w	r0, r2, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80059a2:	2809      	cmp	r0, #9
 80059a4:	d84e      	bhi.n	8005a44 <HAL_ADC_ConfigChannel+0x348>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80059a6:	0695      	lsls	r5, r2, #26
 80059a8:	2201      	movs	r2, #1
 80059aa:	4082      	lsls	r2, r0
 80059ac:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80059b0:	4315      	orrs	r5, r2
 80059b2:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 80059b6:	0512      	lsls	r2, r2, #20
 80059b8:	e7d5      	b.n	8005966 <HAL_ADC_ConfigChannel+0x26a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80059ba:	492b      	ldr	r1, [pc, #172]	; (8005a68 <HAL_ADC_ConfigChannel+0x36c>)
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80059bc:	4830      	ldr	r0, [pc, #192]	; (8005a80 <HAL_ADC_ConfigChannel+0x384>)
 80059be:	688a      	ldr	r2, [r1, #8]
 80059c0:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80059c4:	4332      	orrs	r2, r6
 80059c6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80059ca:	608a      	str	r2, [r1, #8]
 80059cc:	6802      	ldr	r2, [r0, #0]
 80059ce:	492d      	ldr	r1, [pc, #180]	; (8005a84 <HAL_ADC_ConfigChannel+0x388>)
 80059d0:	0992      	lsrs	r2, r2, #6
 80059d2:	fba1 1202 	umull	r1, r2, r1, r2
 80059d6:	0992      	lsrs	r2, r2, #6
 80059d8:	3201      	adds	r2, #1
 80059da:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80059de:	0092      	lsls	r2, r2, #2
 80059e0:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80059e2:	9a01      	ldr	r2, [sp, #4]
 80059e4:	2a00      	cmp	r2, #0
 80059e6:	f43f aef7 	beq.w	80057d8 <HAL_ADC_ConfigChannel+0xdc>
            wait_loop_index--;
 80059ea:	9a01      	ldr	r2, [sp, #4]
 80059ec:	3a01      	subs	r2, #1
 80059ee:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80059f0:	9a01      	ldr	r2, [sp, #4]
 80059f2:	2a00      	cmp	r2, #0
 80059f4:	d1f9      	bne.n	80059ea <HAL_ADC_ConfigChannel+0x2ee>
 80059f6:	e6ef      	b.n	80057d8 <HAL_ADC_ConfigChannel+0xdc>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80059f8:	4d23      	ldr	r5, [pc, #140]	; (8005a88 <HAL_ADC_ConfigChannel+0x38c>)
 80059fa:	42aa      	cmp	r2, r5
 80059fc:	f47f aeec 	bne.w	80057d8 <HAL_ADC_ConfigChannel+0xdc>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005a00:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8005a04:	f47f aee8 	bne.w	80057d8 <HAL_ADC_ConfigChannel+0xdc>
        if (ADC_VREFINT_INSTANCE(hadc))
 8005a08:	4a1b      	ldr	r2, [pc, #108]	; (8005a78 <HAL_ADC_ConfigChannel+0x37c>)
 8005a0a:	4294      	cmp	r4, r2
 8005a0c:	f43f aee4 	beq.w	80057d8 <HAL_ADC_ConfigChannel+0xdc>
 8005a10:	688a      	ldr	r2, [r1, #8]
 8005a12:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8005a16:	4332      	orrs	r2, r6
 8005a18:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005a1c:	608a      	str	r2, [r1, #8]
}
 8005a1e:	e6d0      	b.n	80057c2 <HAL_ADC_ConfigChannel+0xc6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005a20:	0dea      	lsrs	r2, r5, #23
 8005a22:	f002 0204 	and.w	r2, r2, #4
 8005a26:	f104 0014 	add.w	r0, r4, #20
  MODIFY_REG(*preg,
 8005a2a:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8005a2e:	2607      	movs	r6, #7
 8005a30:	40ae      	lsls	r6, r5
 8005a32:	5885      	ldr	r5, [r0, r2]
 8005a34:	ea25 0506 	bic.w	r5, r5, r6
 8005a38:	5085      	str	r5, [r0, r2]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005a3a:	6962      	ldr	r2, [r4, #20]
 8005a3c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8005a40:	6162      	str	r2, [r4, #20]
}
 8005a42:	e6ea      	b.n	800581a <HAL_ADC_ConfigChannel+0x11e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005a44:	0695      	lsls	r5, r2, #26
 8005a46:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8005a4a:	3a1e      	subs	r2, #30
 8005a4c:	2601      	movs	r6, #1
 8005a4e:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8005a52:	0512      	lsls	r2, r2, #20
 8005a54:	fa06 f000 	lsl.w	r0, r6, r0
 8005a58:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8005a5c:	4305      	orrs	r5, r0
 8005a5e:	e782      	b.n	8005966 <HAL_ADC_ConfigChannel+0x26a>
 8005a60:	407f0000 	.word	0x407f0000
 8005a64:	80080000 	.word	0x80080000
 8005a68:	50000300 	.word	0x50000300
 8005a6c:	c3210000 	.word	0xc3210000
 8005a70:	90c00010 	.word	0x90c00010
 8005a74:	c7520000 	.word	0xc7520000
 8005a78:	50000100 	.word	0x50000100
 8005a7c:	03fff000 	.word	0x03fff000
 8005a80:	200004d8 	.word	0x200004d8
 8005a84:	053e2d63 	.word	0x053e2d63
 8005a88:	cb840000 	.word	0xcb840000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a8c:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005a90:	b11d      	cbz	r5, 8005a9a <HAL_ADC_ConfigChannel+0x39e>
  return __builtin_clz(value);
 8005a92:	fab5 f585 	clz	r5, r5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005a96:	42aa      	cmp	r2, r5
 8005a98:	d071      	beq.n	8005b7e <HAL_ADC_ConfigChannel+0x482>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005a9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005a9c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a9e:	f104 0260 	add.w	r2, r4, #96	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005aa2:	f3c6 6684 	ubfx	r6, r6, #26, #5
 8005aa6:	f104 0764 	add.w	r7, r4, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aaa:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005aae:	b11d      	cbz	r5, 8005ab8 <HAL_ADC_ConfigChannel+0x3bc>
  return __builtin_clz(value);
 8005ab0:	fab5 f585 	clz	r5, r5
 8005ab4:	42ae      	cmp	r6, r5
 8005ab6:	d050      	beq.n	8005b5a <HAL_ADC_ConfigChannel+0x45e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005ab8:	6895      	ldr	r5, [r2, #8]
 8005aba:	6896      	ldr	r6, [r2, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005abc:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005ac0:	f3c6 6684 	ubfx	r6, r6, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ac4:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005ac8:	b11d      	cbz	r5, 8005ad2 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8005aca:	fab5 f585 	clz	r5, r5
 8005ace:	42ae      	cmp	r6, r5
 8005ad0:	d031      	beq.n	8005b36 <HAL_ADC_ConfigChannel+0x43a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005ad2:	68d5      	ldr	r5, [r2, #12]
 8005ad4:	68d5      	ldr	r5, [r2, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ad6:	f102 070c 	add.w	r7, r2, #12
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005ada:	f3c5 6284 	ubfx	r2, r5, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ade:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005ae2:	2d00      	cmp	r5, #0
 8005ae4:	f43f ae38 	beq.w	8005758 <HAL_ADC_ConfigChannel+0x5c>
  return __builtin_clz(value);
 8005ae8:	fab5 f585 	clz	r5, r5
 8005aec:	e6f1      	b.n	80058d2 <HAL_ADC_ConfigChannel+0x1d6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aee:	fa90 f5a0 	rbit	r5, r0
  if (value == 0U)
 8005af2:	2d00      	cmp	r5, #0
 8005af4:	d059      	beq.n	8005baa <HAL_ADC_ConfigChannel+0x4ae>
  return __builtin_clz(value);
 8005af6:	fab5 f585 	clz	r5, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005afa:	3501      	adds	r5, #1
 8005afc:	06ad      	lsls	r5, r5, #26
 8005afe:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b02:	fa90 f2a0 	rbit	r2, r0
  if (value == 0U)
 8005b06:	2a00      	cmp	r2, #0
 8005b08:	d04d      	beq.n	8005ba6 <HAL_ADC_ConfigChannel+0x4aa>
  return __builtin_clz(value);
 8005b0a:	fab2 f282 	clz	r2, r2
 8005b0e:	3201      	adds	r2, #1
 8005b10:	f002 021f 	and.w	r2, r2, #31
 8005b14:	2601      	movs	r6, #1
 8005b16:	fa06 f202 	lsl.w	r2, r6, r2
 8005b1a:	4315      	orrs	r5, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b1c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8005b20:	2800      	cmp	r0, #0
 8005b22:	d045      	beq.n	8005bb0 <HAL_ADC_ConfigChannel+0x4b4>
  return __builtin_clz(value);
 8005b24:	fab0 f280 	clz	r2, r0
 8005b28:	3201      	adds	r2, #1
 8005b2a:	f002 021f 	and.w	r2, r2, #31
 8005b2e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8005b32:	0512      	lsls	r2, r2, #20
 8005b34:	e717      	b.n	8005966 <HAL_ADC_ConfigChannel+0x26a>
  MODIFY_REG(*preg,
 8005b36:	6838      	ldr	r0, [r7, #0]
 8005b38:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005b3c:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b3e:	68d0      	ldr	r0, [r2, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005b40:	6808      	ldr	r0, [r1, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b42:	f102 070c 	add.w	r7, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b46:	68d2      	ldr	r2, [r2, #12]
 8005b48:	f3c0 0512 	ubfx	r5, r0, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005b4c:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005b50:	2d00      	cmp	r5, #0
 8005b52:	d1c4      	bne.n	8005ade <HAL_ADC_ConfigChannel+0x3e2>
 8005b54:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8005b58:	e6bb      	b.n	80058d2 <HAL_ADC_ConfigChannel+0x1d6>
  MODIFY_REG(*preg,
 8005b5a:	6838      	ldr	r0, [r7, #0]
 8005b5c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005b60:	6038      	str	r0, [r7, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b62:	6890      	ldr	r0, [r2, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005b64:	6808      	ldr	r0, [r1, #0]
 8005b66:	6896      	ldr	r6, [r2, #8]
 8005b68:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b6c:	f102 0708 	add.w	r7, r2, #8
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005b70:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005b74:	2d00      	cmp	r5, #0
 8005b76:	d1a5      	bne.n	8005ac4 <HAL_ADC_ConfigChannel+0x3c8>
 8005b78:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8005b7c:	e6a0      	b.n	80058c0 <HAL_ADC_ConfigChannel+0x1c4>
  MODIFY_REG(*preg,
 8005b7e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8005b80:	4622      	mov	r2, r4
 8005b82:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005b86:	f842 0f60 	str.w	r0, [r2, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005b8a:	6e60      	ldr	r0, [r4, #100]	; 0x64
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005b8c:	6808      	ldr	r0, [r1, #0]
 8005b8e:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8005b90:	f3c0 0512 	ubfx	r5, r0, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005b94:	f104 0764 	add.w	r7, r4, #100	; 0x64
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005b98:	f3c6 6684 	ubfx	r6, r6, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005b9c:	2d00      	cmp	r5, #0
 8005b9e:	d184      	bne.n	8005aaa <HAL_ADC_ConfigChannel+0x3ae>
 8005ba0:	f3c0 6584 	ubfx	r5, r0, #26, #5
 8005ba4:	e683      	b.n	80058ae <HAL_ADC_ConfigChannel+0x1b2>
 8005ba6:	2202      	movs	r2, #2
 8005ba8:	e7b7      	b.n	8005b1a <HAL_ADC_ConfigChannel+0x41e>
 8005baa:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8005bae:	e7a8      	b.n	8005b02 <HAL_ADC_ConfigChannel+0x406>
 8005bb0:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005bb4:	e6d7      	b.n	8005966 <HAL_ADC_ConfigChannel+0x26a>
 8005bb6:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8005bba:	e6b4      	b.n	8005926 <HAL_ADC_ConfigChannel+0x22a>
 8005bbc:	4a01      	ldr	r2, [pc, #4]	; (8005bc4 <HAL_ADC_ConfigChannel+0x4c8>)
 8005bbe:	e6d2      	b.n	8005966 <HAL_ADC_ConfigChannel+0x26a>
 8005bc0:	2202      	movs	r2, #2
 8005bc2:	e6bd      	b.n	8005940 <HAL_ADC_ConfigChannel+0x244>
 8005bc4:	fe500000 	.word	0xfe500000

08005bc8 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8005bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005bca:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
{
 8005bce:	4602      	mov	r2, r0
 8005bd0:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8005bd2:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8005bd4:	2b01      	cmp	r3, #1
  __IO uint32_t wait_loop_index = 0;
 8005bd6:	9001      	str	r0, [sp, #4]
  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005bd8:	6950      	ldr	r0, [r2, #20]
  __HAL_LOCK(hadc);
 8005bda:	f000 8162 	beq.w	8005ea2 <HAL_ADCEx_InjectedConfigChannel+0x2da>
 8005bde:	2301      	movs	r3, #1
 8005be0:	f882 3058 	strb.w	r3, [r2, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005be4:	b1e8      	cbz	r0, 8005c22 <HAL_ADCEx_InjectedConfigChannel+0x5a>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8005be6:	6a0b      	ldr	r3, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d01a      	beq.n	8005c22 <HAL_ADCEx_InjectedConfigChannel+0x5a>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005bec:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8005bee:	2800      	cmp	r0, #0
 8005bf0:	f040 8115 	bne.w	8005e1e <HAL_ADCEx_InjectedConfigChannel+0x256>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005bf4:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8005bf6:	2800      	cmp	r0, #0
 8005bf8:	f000 821e 	beq.w	8006038 <HAL_ADCEx_InjectedConfigChannel+0x470>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005bfc:	1e5e      	subs	r6, r3, #1
 8005bfe:	6acc      	ldr	r4, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005c00:	f000 007c 	and.w	r0, r0, #124	; 0x7c
 8005c04:	4330      	orrs	r0, r6
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8005c06:	ea40 0304 	orr.w	r3, r0, r4
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005c0a:	e9d1 4500 	ldrd	r4, r5, [r1]
 8005c0e:	f005 051f 	and.w	r5, r5, #31
 8005c12:	f3c4 6084 	ubfx	r0, r4, #26, #5
 8005c16:	40a8      	lsls	r0, r5
    hadc->InjectionConfig.ChannelCount--;

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005c18:	4318      	orrs	r0, r3
    hadc->InjectionConfig.ChannelCount--;
 8005c1a:	6696      	str	r6, [r2, #104]	; 0x68

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005c1c:	6813      	ldr	r3, [r2, #0]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005c1e:	6650      	str	r0, [r2, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005c20:	e005      	b.n	8005c2e <HAL_ADCEx_InjectedConfigChannel+0x66>
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8005c22:	684b      	ldr	r3, [r1, #4]
 8005c24:	2b09      	cmp	r3, #9
 8005c26:	f000 80e6 	beq.w	8005df6 <HAL_ADCEx_InjectedConfigChannel+0x22e>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005c2a:	680c      	ldr	r4, [r1, #0]
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005c2c:	6813      	ldr	r3, [r2, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005c2e:	6898      	ldr	r0, [r3, #8]
 8005c30:	0707      	lsls	r7, r0, #28
 8005c32:	d410      	bmi.n	8005c56 <HAL_ADCEx_InjectedConfigChannel+0x8e>
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8005c34:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	f040 80d3 	bne.w	8005de4 <HAL_ADCEx_InjectedConfigChannel+0x21c>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8005c3e:	f891 0024 	ldrb.w	r0, [r1, #36]	; 0x24
 8005c42:	68dd      	ldr	r5, [r3, #12]
 8005c44:	f891 6026 	ldrb.w	r6, [r1, #38]	; 0x26
 8005c48:	0500      	lsls	r0, r0, #20
 8005c4a:	f425 1540 	bic.w	r5, r5, #3145728	; 0x300000
 8005c4e:	ea40 5046 	orr.w	r0, r0, r6, lsl #21
 8005c52:	4328      	orrs	r0, r5
 8005c54:	60d8      	str	r0, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005c56:	6898      	ldr	r0, [r3, #8]
 8005c58:	f010 0004 	ands.w	r0, r0, #4
 8005c5c:	d056      	beq.n	8005d0c <HAL_ADCEx_InjectedConfigChannel+0x144>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005c5e:	6898      	ldr	r0, [r3, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005c60:	2000      	movs	r0, #0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005c62:	689d      	ldr	r5, [r3, #8]
 8005c64:	07ee      	lsls	r6, r5, #31
 8005c66:	d40c      	bmi.n	8005c82 <HAL_ADCEx_InjectedConfigChannel+0xba>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8005c68:	4da9      	ldr	r5, [pc, #676]	; (8005f10 <HAL_ADCEx_InjectedConfigChannel+0x348>)
 8005c6a:	68ce      	ldr	r6, [r1, #12]
 8005c6c:	42ae      	cmp	r6, r5
 8005c6e:	f000 80fb 	beq.w	8005e68 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    CLEAR_BIT(ADCx->DIFSEL,
 8005c72:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8005c76:	f3c4 0512 	ubfx	r5, r4, #0, #19
 8005c7a:	ea21 0105 	bic.w	r1, r1, r5
 8005c7e:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8005c82:	49a4      	ldr	r1, [pc, #656]	; (8005f14 <HAL_ADCEx_InjectedConfigChannel+0x34c>)
 8005c84:	420c      	tst	r4, r1
 8005c86:	d019      	beq.n	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005c88:	4ea3      	ldr	r6, [pc, #652]	; (8005f18 <HAL_ADCEx_InjectedConfigChannel+0x350>)
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8005c8a:	4da4      	ldr	r5, [pc, #656]	; (8005f1c <HAL_ADCEx_InjectedConfigChannel+0x354>)
 8005c8c:	68b1      	ldr	r1, [r6, #8]
 8005c8e:	42ac      	cmp	r4, r5
 8005c90:	f001 77e0 	and.w	r7, r1, #29360128	; 0x1c00000
 8005c94:	d017      	beq.n	8005cc6 <HAL_ADCEx_InjectedConfigChannel+0xfe>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005c96:	4da2      	ldr	r5, [pc, #648]	; (8005f20 <HAL_ADCEx_InjectedConfigChannel+0x358>)
 8005c98:	42ac      	cmp	r4, r5
 8005c9a:	d014      	beq.n	8005cc6 <HAL_ADCEx_InjectedConfigChannel+0xfe>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8005c9c:	4da1      	ldr	r5, [pc, #644]	; (8005f24 <HAL_ADCEx_InjectedConfigChannel+0x35c>)
 8005c9e:	42ac      	cmp	r4, r5
 8005ca0:	f040 8106 	bne.w	8005eb0 <HAL_ADCEx_InjectedConfigChannel+0x2e8>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005ca4:	01cd      	lsls	r5, r1, #7
 8005ca6:	d409      	bmi.n	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005ca8:	499f      	ldr	r1, [pc, #636]	; (8005f28 <HAL_ADCEx_InjectedConfigChannel+0x360>)
 8005caa:	428b      	cmp	r3, r1
 8005cac:	d006      	beq.n	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005cae:	68b3      	ldr	r3, [r6, #8]
 8005cb0:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005cb4:	433b      	orrs	r3, r7
 8005cb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005cba:	60b3      	str	r3, [r6, #8]
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	f882 3058 	strb.w	r3, [r2, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8005cc2:	b003      	add	sp, #12
 8005cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005cc6:	0209      	lsls	r1, r1, #8
 8005cc8:	d4f8      	bmi.n	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005cca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005cce:	d1f5      	bne.n	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
 8005cd0:	4991      	ldr	r1, [pc, #580]	; (8005f18 <HAL_ADCEx_InjectedConfigChannel+0x350>)
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8005cd2:	4c96      	ldr	r4, [pc, #600]	; (8005f2c <HAL_ADCEx_InjectedConfigChannel+0x364>)
 8005cd4:	688b      	ldr	r3, [r1, #8]
 8005cd6:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005cda:	433b      	orrs	r3, r7
 8005cdc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005ce0:	608b      	str	r3, [r1, #8]
 8005ce2:	6823      	ldr	r3, [r4, #0]
 8005ce4:	4992      	ldr	r1, [pc, #584]	; (8005f30 <HAL_ADCEx_InjectedConfigChannel+0x368>)
 8005ce6:	099b      	lsrs	r3, r3, #6
 8005ce8:	fba1 1303 	umull	r1, r3, r1, r3
 8005cec:	099b      	lsrs	r3, r3, #6
 8005cee:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005cf2:	009b      	lsls	r3, r3, #2
 8005cf4:	3318      	adds	r3, #24
 8005cf6:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005cf8:	9b01      	ldr	r3, [sp, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d0de      	beq.n	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
          wait_loop_index--;
 8005cfe:	9b01      	ldr	r3, [sp, #4]
 8005d00:	3b01      	subs	r3, #1
 8005d02:	9301      	str	r3, [sp, #4]
        while (wait_loop_index != 0UL)
 8005d04:	9b01      	ldr	r3, [sp, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1f9      	bne.n	8005cfe <HAL_ADCEx_InjectedConfigChannel+0x136>
 8005d0a:	e7d7      	b.n	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005d0c:	689d      	ldr	r5, [r3, #8]
 8005d0e:	f015 0508 	ands.w	r5, r5, #8
 8005d12:	d1a6      	bne.n	8005c62 <HAL_ADCEx_InjectedConfigChannel+0x9a>
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005d14:	6a88      	ldr	r0, [r1, #40]	; 0x28
 8005d16:	2800      	cmp	r0, #0
 8005d18:	f040 8097 	bne.w	8005e4a <HAL_ADCEx_InjectedConfigChannel+0x282>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005d1c:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8005d20:	2801      	cmp	r0, #1
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005d22:	68d8      	ldr	r0, [r3, #12]
 8005d24:	bf0c      	ite	eq
 8005d26:	f040 7000 	orreq.w	r0, r0, #33554432	; 0x2000000
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005d2a:	f020 7000 	bicne.w	r0, r0, #33554432	; 0x2000000
 8005d2e:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d30:	2000      	movs	r0, #0
    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8005d32:	f891 5030 	ldrb.w	r5, [r1, #48]	; 0x30
 8005d36:	2d01      	cmp	r5, #1
 8005d38:	f000 80df 	beq.w	8005efa <HAL_ADCEx_InjectedConfigChannel+0x332>
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8005d3c:	691d      	ldr	r5, [r3, #16]
 8005d3e:	f025 0502 	bic.w	r5, r5, #2
 8005d42:	611d      	str	r5, [r3, #16]
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005d44:	688d      	ldr	r5, [r1, #8]
 8005d46:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8005d4a:	f000 80c4 	beq.w	8005ed6 <HAL_ADCEx_InjectedConfigChannel+0x30e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005d4e:	0de6      	lsrs	r6, r4, #23
 8005d50:	f006 0604 	and.w	r6, r6, #4
 8005d54:	f103 0c14 	add.w	ip, r3, #20
  MODIFY_REG(*preg,
 8005d58:	f3c4 5404 	ubfx	r4, r4, #20, #5
 8005d5c:	2707      	movs	r7, #7
 8005d5e:	40a5      	lsls	r5, r4
 8005d60:	40a7      	lsls	r7, r4
 8005d62:	f85c 4006 	ldr.w	r4, [ip, r6]
 8005d66:	ea24 0407 	bic.w	r4, r4, r7
 8005d6a:	432c      	orrs	r4, r5
 8005d6c:	f84c 4006 	str.w	r4, [ip, r6]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005d70:	695c      	ldr	r4, [r3, #20]
 8005d72:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8005d76:	615c      	str	r4, [r3, #20]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005d78:	e9d1 6504 	ldrd	r6, r5, [r1, #16]
 8005d7c:	2e04      	cmp	r6, #4
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8005d7e:	68dc      	ldr	r4, [r3, #12]
    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8005d80:	f000 80de 	beq.w	8005f40 <HAL_ADCEx_InjectedConfigChannel+0x378>
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8005d84:	f3c4 04c1 	ubfx	r4, r4, #3, #2
 8005d88:	0064      	lsls	r4, r4, #1
 8005d8a:	fa05 fc04 	lsl.w	ip, r5, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005d8e:	f103 0560 	add.w	r5, r3, #96	; 0x60
  MODIFY_REG(*preg,
 8005d92:	680c      	ldr	r4, [r1, #0]
 8005d94:	f855 e026 	ldr.w	lr, [r5, r6, lsl #2]
 8005d98:	4f66      	ldr	r7, [pc, #408]	; (8005f34 <HAL_ADCEx_InjectedConfigChannel+0x36c>)
 8005d9a:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8005d9e:	ea0e 0707 	and.w	r7, lr, r7
 8005da2:	433c      	orrs	r4, r7
 8005da4:	ea44 040c 	orr.w	r4, r4, ip
 8005da8:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8005dac:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005db0:	690f      	ldr	r7, [r1, #16]
  MODIFY_REG(*preg,
 8005db2:	698e      	ldr	r6, [r1, #24]
 8005db4:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8005db8:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8005dbc:	4334      	orrs	r4, r6
 8005dbe:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005dc2:	690f      	ldr	r7, [r1, #16]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8005dc4:	7f0e      	ldrb	r6, [r1, #28]
  MODIFY_REG(*preg,
 8005dc6:	f855 4027 	ldr.w	r4, [r5, r7, lsl #2]
 8005dca:	f1a6 0601 	sub.w	r6, r6, #1
 8005dce:	fab6 f686 	clz	r6, r6
 8005dd2:	0976      	lsrs	r6, r6, #5
 8005dd4:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 8005dd8:	ea44 6446 	orr.w	r4, r4, r6, lsl #25
 8005ddc:	f845 4027 	str.w	r4, [r5, r7, lsl #2]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8005de0:	680c      	ldr	r4, [r1, #0]
}
 8005de2:	e73e      	b.n	8005c62 <HAL_ADCEx_InjectedConfigChannel+0x9a>
      MODIFY_REG(hadc->Instance->CFGR,
 8005de4:	68d8      	ldr	r0, [r3, #12]
 8005de6:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 8005dea:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 8005dee:	ea40 5045 	orr.w	r0, r0, r5, lsl #21
 8005df2:	60d8      	str	r0, [r3, #12]
 8005df4:	e72f      	b.n	8005c56 <HAL_ADCEx_InjectedConfigChannel+0x8e>
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005df6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005df8:	680c      	ldr	r4, [r1, #0]
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d054      	beq.n	8005ea8 <HAL_ADCEx_InjectedConfigChannel+0x2e0>
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005dfe:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005e00:	f003 037c 	and.w	r3, r3, #124	; 0x7c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005e04:	0c65      	lsrs	r5, r4, #17
 8005e06:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8005e0a:	4303      	orrs	r3, r0
 8005e0c:	431d      	orrs	r5, r3
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8005e0e:	6813      	ldr	r3, [r2, #0]
 8005e10:	4e49      	ldr	r6, [pc, #292]	; (8005f38 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 8005e12:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005e14:	4030      	ands	r0, r6
 8005e16:	4328      	orrs	r0, r5
 8005e18:	64d8      	str	r0, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8005e1a:	6655      	str	r5, [r2, #100]	; 0x64
 8005e1c:	e707      	b.n	8005c2e <HAL_ADCEx_InjectedConfigChannel+0x66>
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8005e1e:	680c      	ldr	r4, [r1, #0]
 8005e20:	684b      	ldr	r3, [r1, #4]
 8005e22:	f3c4 6584 	ubfx	r5, r4, #26, #5
 8005e26:	f003 031f 	and.w	r3, r3, #31
 8005e2a:	409d      	lsls	r5, r3
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005e2c:	6e53      	ldr	r3, [r2, #100]	; 0x64
    hadc->InjectionConfig.ChannelCount--;
 8005e2e:	3801      	subs	r0, #1
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005e30:	431d      	orrs	r5, r3
    hadc->InjectionConfig.ChannelCount--;
 8005e32:	6690      	str	r0, [r2, #104]	; 0x68
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005e34:	6813      	ldr	r3, [r2, #0]
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8005e36:	6655      	str	r5, [r2, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005e38:	2800      	cmp	r0, #0
 8005e3a:	f47f aef8 	bne.w	8005c2e <HAL_ADCEx_InjectedConfigChannel+0x66>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005e3e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005e40:	4e3d      	ldr	r6, [pc, #244]	; (8005f38 <HAL_ADCEx_InjectedConfigChannel+0x370>)
 8005e42:	4030      	ands	r0, r6
 8005e44:	4328      	orrs	r0, r5
 8005e46:	64d8      	str	r0, [r3, #76]	; 0x4c
 8005e48:	e6f1      	b.n	8005c2e <HAL_ADCEx_InjectedConfigChannel+0x66>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8005e4a:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	f43f af65 	beq.w	8005d1c <HAL_ADCEx_InjectedConfigChannel+0x154>
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8005e52:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8005e56:	2801      	cmp	r0, #1
 8005e58:	f000 8156 	beq.w	8006108 <HAL_ADCEx_InjectedConfigChannel+0x540>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e5c:	4628      	mov	r0, r5
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005e5e:	68dd      	ldr	r5, [r3, #12]
 8005e60:	f025 7500 	bic.w	r5, r5, #33554432	; 0x2000000
 8005e64:	60dd      	str	r5, [r3, #12]
 8005e66:	e764      	b.n	8005d32 <HAL_ADCEx_InjectedConfigChannel+0x16a>
    SET_BIT(ADCx->DIFSEL,
 8005e68:	f8d3 50b0 	ldr.w	r5, [r3, #176]	; 0xb0
 8005e6c:	f3c4 0612 	ubfx	r6, r4, #0, #19
 8005e70:	4335      	orrs	r5, r6
 8005e72:	f8c3 50b0 	str.w	r5, [r3, #176]	; 0xb0
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8005e76:	2e00      	cmp	r6, #0
 8005e78:	f040 80a7 	bne.w	8005fca <HAL_ADCEx_InjectedConfigChannel+0x402>
 8005e7c:	0ea4      	lsrs	r4, r4, #26
 8005e7e:	3401      	adds	r4, #1
 8005e80:	f004 0c1f 	and.w	ip, r4, #31
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005e84:	f1bc 0f09 	cmp.w	ip, #9
 8005e88:	f200 80d9 	bhi.w	800603e <HAL_ADCEx_InjectedConfigChannel+0x476>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8005e8c:	06a5      	lsls	r5, r4, #26
 8005e8e:	2401      	movs	r4, #1
 8005e90:	fa04 f40c 	lsl.w	r4, r4, ip
 8005e94:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8005e98:	4325      	orrs	r5, r4
 8005e9a:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8005e9e:	0524      	lsls	r4, r4, #20
 8005ea0:	e0da      	b.n	8006058 <HAL_ADCEx_InjectedConfigChannel+0x490>
  __HAL_LOCK(hadc);
 8005ea2:	2002      	movs	r0, #2
}
 8005ea4:	b003      	add	sp, #12
 8005ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8005ea8:	0c65      	lsrs	r5, r4, #17
 8005eaa:	f405 5578 	and.w	r5, r5, #15872	; 0x3e00
 8005eae:	e7ae      	b.n	8005e0e <HAL_ADCEx_InjectedConfigChannel+0x246>
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005eb0:	4d22      	ldr	r5, [pc, #136]	; (8005f3c <HAL_ADCEx_InjectedConfigChannel+0x374>)
 8005eb2:	42ac      	cmp	r4, r5
 8005eb4:	f47f af02 	bne.w	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005eb8:	024c      	lsls	r4, r1, #9
 8005eba:	f53f aeff 	bmi.w	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
      if (ADC_VREFINT_INSTANCE(hadc))
 8005ebe:	491a      	ldr	r1, [pc, #104]	; (8005f28 <HAL_ADCEx_InjectedConfigChannel+0x360>)
 8005ec0:	428b      	cmp	r3, r1
 8005ec2:	f43f aefb 	beq.w	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005ec6:	68b3      	ldr	r3, [r6, #8]
 8005ec8:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005ecc:	433b      	orrs	r3, r7
 8005ece:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005ed2:	60b3      	str	r3, [r6, #8]
}
 8005ed4:	e6f2      	b.n	8005cbc <HAL_ADCEx_InjectedConfigChannel+0xf4>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005ed6:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 8005ed8:	f3c4 5604 	ubfx	r6, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005edc:	f005 0504 	and.w	r5, r5, #4
 8005ee0:	f103 0414 	add.w	r4, r3, #20
  MODIFY_REG(*preg,
 8005ee4:	2707      	movs	r7, #7
 8005ee6:	40b7      	lsls	r7, r6
 8005ee8:	5966      	ldr	r6, [r4, r5]
 8005eea:	ea26 0607 	bic.w	r6, r6, r7
 8005eee:	5166      	str	r6, [r4, r5]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005ef0:	695c      	ldr	r4, [r3, #20]
 8005ef2:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8005ef6:	615c      	str	r4, [r3, #20]
}
 8005ef8:	e73e      	b.n	8005d78 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
      MODIFY_REG(hadc->Instance->CFGR2,
 8005efa:	e9d1 570d 	ldrd	r5, r7, [r1, #52]	; 0x34
 8005efe:	691e      	ldr	r6, [r3, #16]
 8005f00:	433d      	orrs	r5, r7
 8005f02:	f426 76ff 	bic.w	r6, r6, #510	; 0x1fe
 8005f06:	4335      	orrs	r5, r6
 8005f08:	f045 0502 	orr.w	r5, r5, #2
 8005f0c:	611d      	str	r5, [r3, #16]
 8005f0e:	e719      	b.n	8005d44 <HAL_ADCEx_InjectedConfigChannel+0x17c>
 8005f10:	407f0000 	.word	0x407f0000
 8005f14:	80080000 	.word	0x80080000
 8005f18:	50000300 	.word	0x50000300
 8005f1c:	c3210000 	.word	0xc3210000
 8005f20:	90c00010 	.word	0x90c00010
 8005f24:	c7520000 	.word	0xc7520000
 8005f28:	50000100 	.word	0x50000100
 8005f2c:	200004d8 	.word	0x200004d8
 8005f30:	053e2d63 	.word	0x053e2d63
 8005f34:	03fff000 	.word	0x03fff000
 8005f38:	04104000 	.word	0x04104000
 8005f3c:	cb840000 	.word	0xcb840000
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005f40:	6e1c      	ldr	r4, [r3, #96]	; 0x60
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005f42:	680c      	ldr	r4, [r1, #0]
 8005f44:	6e1d      	ldr	r5, [r3, #96]	; 0x60
 8005f46:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005f4a:	f3c5 6584 	ubfx	r5, r5, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8005f4e:	2e00      	cmp	r6, #0
 8005f50:	f000 809a 	beq.w	8006088 <HAL_ADCEx_InjectedConfigChannel+0x4c0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f54:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005f58:	b126      	cbz	r6, 8005f64 <HAL_ADCEx_InjectedConfigChannel+0x39c>
  return __builtin_clz(value);
 8005f5a:	fab6 f686 	clz	r6, r6
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005f5e:	42b5      	cmp	r5, r6
 8005f60:	f000 80d7 	beq.w	8006112 <HAL_ADCEx_InjectedConfigChannel+0x54a>
 8005f64:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8005f66:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f68:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005f6c:	f3c7 6784 	ubfx	r7, r7, #26, #5
 8005f70:	f103 0c64 	add.w	ip, r3, #100	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f74:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005f78:	b126      	cbz	r6, 8005f84 <HAL_ADCEx_InjectedConfigChannel+0x3bc>
  return __builtin_clz(value);
 8005f7a:	fab6 f686 	clz	r6, r6
 8005f7e:	42b7      	cmp	r7, r6
 8005f80:	f000 80dc 	beq.w	800613c <HAL_ADCEx_InjectedConfigChannel+0x574>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005f84:	68ae      	ldr	r6, [r5, #8]
 8005f86:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005f88:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005f8c:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f90:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005f94:	b126      	cbz	r6, 8005fa0 <HAL_ADCEx_InjectedConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005f96:	fab6 f686 	clz	r6, r6
 8005f9a:	42b7      	cmp	r7, r6
 8005f9c:	f000 80e3 	beq.w	8006166 <HAL_ADCEx_InjectedConfigChannel+0x59e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005fa0:	68ee      	ldr	r6, [r5, #12]
 8005fa2:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005fa4:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005fa6:	f3c7 6784 	ubfx	r7, r7, #26, #5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005faa:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005fae:	2e00      	cmp	r6, #0
 8005fb0:	f43f ae57 	beq.w	8005c62 <HAL_ADCEx_InjectedConfigChannel+0x9a>
  return __builtin_clz(value);
 8005fb4:	fab6 f686 	clz	r6, r6
 8005fb8:	42be      	cmp	r6, r7
 8005fba:	f47f ae52 	bne.w	8005c62 <HAL_ADCEx_InjectedConfigChannel+0x9a>
  MODIFY_REG(*preg,
 8005fbe:	682c      	ldr	r4, [r5, #0]
 8005fc0:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8005fc4:	602c      	str	r4, [r5, #0]
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8005fc6:	680c      	ldr	r4, [r1, #0]
}
 8005fc8:	e64b      	b.n	8005c62 <HAL_ADCEx_InjectedConfigChannel+0x9a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fca:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8005fce:	2d00      	cmp	r5, #0
 8005fd0:	d076      	beq.n	80060c0 <HAL_ADCEx_InjectedConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005fd2:	fab5 f585 	clz	r5, r5
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005fd6:	3501      	adds	r5, #1
 8005fd8:	f005 051f 	and.w	r5, r5, #31
 8005fdc:	2d09      	cmp	r5, #9
 8005fde:	d96f      	bls.n	80060c0 <HAL_ADCEx_InjectedConfigChannel+0x4f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fe0:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8005fe4:	2d00      	cmp	r5, #0
 8005fe6:	f000 80de 	beq.w	80061a6 <HAL_ADCEx_InjectedConfigChannel+0x5de>
  return __builtin_clz(value);
 8005fea:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8005fee:	3501      	adds	r5, #1
 8005ff0:	06ad      	lsls	r5, r5, #26
 8005ff2:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ff6:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 8005ffa:	2e00      	cmp	r6, #0
 8005ffc:	f000 80d1 	beq.w	80061a2 <HAL_ADCEx_InjectedConfigChannel+0x5da>
  return __builtin_clz(value);
 8006000:	fab6 f686 	clz	r6, r6
 8006004:	3601      	adds	r6, #1
 8006006:	f006 061f 	and.w	r6, r6, #31
 800600a:	2701      	movs	r7, #1
 800600c:	fa07 f606 	lsl.w	r6, r7, r6
 8006010:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006012:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8006016:	2c00      	cmp	r4, #0
 8006018:	f000 80c1 	beq.w	800619e <HAL_ADCEx_InjectedConfigChannel+0x5d6>
  return __builtin_clz(value);
 800601c:	fab4 f484 	clz	r4, r4
 8006020:	1c66      	adds	r6, r4, #1
 8006022:	f006 061f 	and.w	r6, r6, #31
 8006026:	2403      	movs	r4, #3
 8006028:	f06f 071d 	mvn.w	r7, #29
 800602c:	fb14 7406 	smlabb	r4, r4, r6, r7
 8006030:	0524      	lsls	r4, r4, #20
 8006032:	f044 7400 	orr.w	r4, r4, #33554432	; 0x2000000
 8006036:	e00f      	b.n	8006058 <HAL_ADCEx_InjectedConfigChannel+0x490>
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8006038:	3b01      	subs	r3, #1
 800603a:	461e      	mov	r6, r3
 800603c:	e5e5      	b.n	8005c0a <HAL_ADCEx_InjectedConfigChannel+0x42>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 800603e:	06a5      	lsls	r5, r4, #26
 8006040:	eb0c 044c 	add.w	r4, ip, ip, lsl #1
 8006044:	3c1e      	subs	r4, #30
 8006046:	2601      	movs	r6, #1
 8006048:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 800604c:	0524      	lsls	r4, r4, #20
 800604e:	fa06 f60c 	lsl.w	r6, r6, ip
 8006052:	f044 7400 	orr.w	r4, r4, #33554432	; 0x2000000
 8006056:	4335      	orrs	r5, r6
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006058:	432c      	orrs	r4, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800605a:	ea4f 5cd4 	mov.w	ip, r4, lsr #23
  MODIFY_REG(*preg,
 800605e:	688d      	ldr	r5, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006060:	f00c 0c04 	and.w	ip, ip, #4
 8006064:	f103 0e14 	add.w	lr, r3, #20
  MODIFY_REG(*preg,
 8006068:	f3c4 5404 	ubfx	r4, r4, #20, #5
 800606c:	fa05 f604 	lsl.w	r6, r5, r4
 8006070:	2707      	movs	r7, #7
 8006072:	f85e 500c 	ldr.w	r5, [lr, ip]
 8006076:	fa07 f404 	lsl.w	r4, r7, r4
 800607a:	ea25 0404 	bic.w	r4, r5, r4
 800607e:	4334      	orrs	r4, r6
 8006080:	f84e 400c 	str.w	r4, [lr, ip]
  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8006084:	680c      	ldr	r4, [r1, #0]
}
 8006086:	e5fc      	b.n	8005c82 <HAL_ADCEx_InjectedConfigChannel+0xba>
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006088:	f3c4 6684 	ubfx	r6, r4, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800608c:	42b5      	cmp	r5, r6
 800608e:	d040      	beq.n	8006112 <HAL_ADCEx_InjectedConfigChannel+0x54a>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006090:	6e5d      	ldr	r5, [r3, #100]	; 0x64
 8006092:	6e5f      	ldr	r7, [r3, #100]	; 0x64
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006094:	f103 0560 	add.w	r5, r3, #96	; 0x60
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006098:	f3c7 6784 	ubfx	r7, r7, #26, #5
 800609c:	f103 0c64 	add.w	ip, r3, #100	; 0x64
 80060a0:	42b7      	cmp	r7, r6
 80060a2:	d04b      	beq.n	800613c <HAL_ADCEx_InjectedConfigChannel+0x574>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80060a4:	68af      	ldr	r7, [r5, #8]
 80060a6:	68af      	ldr	r7, [r5, #8]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060a8:	f105 0c08 	add.w	ip, r5, #8
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80060ac:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80060b0:	42b7      	cmp	r7, r6
 80060b2:	d058      	beq.n	8006166 <HAL_ADCEx_InjectedConfigChannel+0x59e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80060b4:	68ef      	ldr	r7, [r5, #12]
 80060b6:	68ef      	ldr	r7, [r5, #12]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80060b8:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80060ba:	f3c7 6784 	ubfx	r7, r7, #26, #5
 80060be:	e77b      	b.n	8005fb8 <HAL_ADCEx_InjectedConfigChannel+0x3f0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060c0:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80060c4:	2d00      	cmp	r5, #0
 80060c6:	d064      	beq.n	8006192 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 80060c8:	fab5 f585 	clz	r5, r5
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 80060cc:	3501      	adds	r5, #1
 80060ce:	06ad      	lsls	r5, r5, #26
 80060d0:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060d4:	fa94 f6a4 	rbit	r6, r4
  if (value == 0U)
 80060d8:	2e00      	cmp	r6, #0
 80060da:	d058      	beq.n	800618e <HAL_ADCEx_InjectedConfigChannel+0x5c6>
  return __builtin_clz(value);
 80060dc:	fab6 f686 	clz	r6, r6
 80060e0:	3601      	adds	r6, #1
 80060e2:	f006 061f 	and.w	r6, r6, #31
 80060e6:	2701      	movs	r7, #1
 80060e8:	fa07 f606 	lsl.w	r6, r7, r6
 80060ec:	4335      	orrs	r5, r6
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ee:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 80060f2:	2c00      	cmp	r4, #0
 80060f4:	d050      	beq.n	8006198 <HAL_ADCEx_InjectedConfigChannel+0x5d0>
  return __builtin_clz(value);
 80060f6:	fab4 f484 	clz	r4, r4
 80060fa:	3401      	adds	r4, #1
 80060fc:	f004 041f 	and.w	r4, r4, #31
 8006100:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8006104:	0524      	lsls	r4, r4, #20
 8006106:	e7a7      	b.n	8006058 <HAL_ADCEx_InjectedConfigChannel+0x490>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006108:	6dd5      	ldr	r5, [r2, #92]	; 0x5c
 800610a:	f045 0520 	orr.w	r5, r5, #32
 800610e:	65d5      	str	r5, [r2, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8006110:	e60f      	b.n	8005d32 <HAL_ADCEx_InjectedConfigChannel+0x16a>
  MODIFY_REG(*preg,
 8006112:	6e1c      	ldr	r4, [r3, #96]	; 0x60
 8006114:	461d      	mov	r5, r3
 8006116:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800611a:	f845 4f60 	str.w	r4, [r5, #96]!
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800611e:	6e5c      	ldr	r4, [r3, #100]	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006120:	680c      	ldr	r4, [r1, #0]
 8006122:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8006124:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006128:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800612c:	f103 0c64 	add.w	ip, r3, #100	; 0x64
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006130:	2e00      	cmp	r6, #0
 8006132:	f47f af1f 	bne.w	8005f74 <HAL_ADCEx_InjectedConfigChannel+0x3ac>
 8006136:	f3c4 6684 	ubfx	r6, r4, #26, #5
 800613a:	e7b1      	b.n	80060a0 <HAL_ADCEx_InjectedConfigChannel+0x4d8>
  MODIFY_REG(*preg,
 800613c:	f8dc 4000 	ldr.w	r4, [ip]
 8006140:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8006144:	f8cc 4000 	str.w	r4, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006148:	68ac      	ldr	r4, [r5, #8]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800614a:	680c      	ldr	r4, [r1, #0]
 800614c:	68af      	ldr	r7, [r5, #8]
 800614e:	f3c4 0612 	ubfx	r6, r4, #0, #19
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006152:	f3c7 6784 	ubfx	r7, r7, #26, #5
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006156:	f105 0c08 	add.w	ip, r5, #8
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800615a:	2e00      	cmp	r6, #0
 800615c:	f47f af18 	bne.w	8005f90 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
 8006160:	f3c4 6684 	ubfx	r6, r4, #26, #5
 8006164:	e7a4      	b.n	80060b0 <HAL_ADCEx_InjectedConfigChannel+0x4e8>
  MODIFY_REG(*preg,
 8006166:	f8dc 4000 	ldr.w	r4, [ip]
 800616a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800616e:	f8cc 4000 	str.w	r4, [ip]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006172:	68ec      	ldr	r4, [r5, #12]
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006174:	680c      	ldr	r4, [r1, #0]
 8006176:	68ef      	ldr	r7, [r5, #12]
 8006178:	f3c4 0612 	ubfx	r6, r4, #0, #19
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800617c:	350c      	adds	r5, #12
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800617e:	f3c7 6784 	ubfx	r7, r7, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8006182:	2e00      	cmp	r6, #0
 8006184:	f47f af11 	bne.w	8005faa <HAL_ADCEx_InjectedConfigChannel+0x3e2>
 8006188:	f3c4 6684 	ubfx	r6, r4, #26, #5
 800618c:	e714      	b.n	8005fb8 <HAL_ADCEx_InjectedConfigChannel+0x3f0>
 800618e:	2602      	movs	r6, #2
 8006190:	e7ac      	b.n	80060ec <HAL_ADCEx_InjectedConfigChannel+0x524>
 8006192:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8006196:	e79d      	b.n	80060d4 <HAL_ADCEx_InjectedConfigChannel+0x50c>
 8006198:	f44f 1440 	mov.w	r4, #3145728	; 0x300000
 800619c:	e75c      	b.n	8006058 <HAL_ADCEx_InjectedConfigChannel+0x490>
 800619e:	4c03      	ldr	r4, [pc, #12]	; (80061ac <HAL_ADCEx_InjectedConfigChannel+0x5e4>)
 80061a0:	e75a      	b.n	8006058 <HAL_ADCEx_InjectedConfigChannel+0x490>
 80061a2:	2602      	movs	r6, #2
 80061a4:	e734      	b.n	8006010 <HAL_ADCEx_InjectedConfigChannel+0x448>
 80061a6:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 80061aa:	e724      	b.n	8005ff6 <HAL_ADCEx_InjectedConfigChannel+0x42e>
 80061ac:	fe500000 	.word	0xfe500000

080061b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80061b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80061b2:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80061b6:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 80061b8:	2a01      	cmp	r2, #1
{
 80061ba:	b09d      	sub	sp, #116	; 0x74
  __HAL_LOCK(hadc);
 80061bc:	d047      	beq.n	800624e <HAL_ADCEx_MultiModeConfigChannel+0x9e>

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80061be:	6804      	ldr	r4, [r0, #0]
 80061c0:	4603      	mov	r3, r0
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80061c2:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 80061c4:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80061c6:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80061ca:	9218      	str	r2, [sp, #96]	; 0x60
  __HAL_LOCK(hadc);
 80061cc:	f883 0058 	strb.w	r0, [r3, #88]	; 0x58
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80061d0:	9219      	str	r2, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80061d2:	d007      	beq.n	80061e4 <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061d4:	6dd9      	ldr	r1, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80061d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061da:	f041 0120 	orr.w	r1, r1, #32
 80061de:	65d9      	str	r1, [r3, #92]	; 0x5c
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 80061e0:	b01d      	add	sp, #116	; 0x74
 80061e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80061e4:	4d26      	ldr	r5, [pc, #152]	; (8006280 <HAL_ADCEx_MultiModeConfigChannel+0xd0>)
 80061e6:	68aa      	ldr	r2, [r5, #8]
 80061e8:	0752      	lsls	r2, r2, #29
 80061ea:	d50a      	bpl.n	8006202 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80061ec:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80061f0:	f042 0220 	orr.w	r2, r2, #32
    tmp_hal_status = HAL_ERROR;
 80061f4:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80061f6:	65da      	str	r2, [r3, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
}
 80061fe:	b01d      	add	sp, #116	; 0x74
 8006200:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006202:	68a0      	ldr	r0, [r4, #8]
 8006204:	f010 0004 	ands.w	r0, r0, #4
 8006208:	d1f1      	bne.n	80061ee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800620a:	b31e      	cbz	r6, 8006254 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800620c:	f8df e074 	ldr.w	lr, [pc, #116]	; 8006284 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 8006210:	684f      	ldr	r7, [r1, #4]
 8006212:	f8de 2008 	ldr.w	r2, [lr, #8]
 8006216:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 800621a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800621e:	433a      	orrs	r2, r7
 8006220:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8006224:	f8ce 2008 	str.w	r2, [lr, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006228:	68a2      	ldr	r2, [r4, #8]
 800622a:	07d4      	lsls	r4, r2, #31
 800622c:	d426      	bmi.n	800627c <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 800622e:	68a8      	ldr	r0, [r5, #8]
 8006230:	f010 0001 	ands.w	r0, r0, #1
 8006234:	d119      	bne.n	800626a <HAL_ADCEx_MultiModeConfigChannel+0xba>
        MODIFY_REG(tmpADC_Common->CCR,
 8006236:	688a      	ldr	r2, [r1, #8]
 8006238:	f8de 1008 	ldr.w	r1, [lr, #8]
 800623c:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 8006240:	4332      	orrs	r2, r6
 8006242:	f021 010f 	bic.w	r1, r1, #15
 8006246:	430a      	orrs	r2, r1
 8006248:	f8ce 2008 	str.w	r2, [lr, #8]
 800624c:	e7d4      	b.n	80061f8 <HAL_ADCEx_MultiModeConfigChannel+0x48>
  __HAL_LOCK(hadc);
 800624e:	2002      	movs	r0, #2
}
 8006250:	b01d      	add	sp, #116	; 0x74
 8006252:	bdf0      	pop	{r4, r5, r6, r7, pc}
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006254:	490b      	ldr	r1, [pc, #44]	; (8006284 <HAL_ADCEx_MultiModeConfigChannel+0xd4>)
 8006256:	688a      	ldr	r2, [r1, #8]
 8006258:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800625c:	608a      	str	r2, [r1, #8]
 800625e:	68a2      	ldr	r2, [r4, #8]
 8006260:	68a8      	ldr	r0, [r5, #8]
 8006262:	4310      	orrs	r0, r2
 8006264:	f010 0001 	ands.w	r0, r0, #1
 8006268:	d001      	beq.n	800626e <HAL_ADCEx_MultiModeConfigChannel+0xbe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800626a:	2000      	movs	r0, #0
 800626c:	e7c4      	b.n	80061f8 <HAL_ADCEx_MultiModeConfigChannel+0x48>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800626e:	688a      	ldr	r2, [r1, #8]
 8006270:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8006274:	f022 020f 	bic.w	r2, r2, #15
 8006278:	608a      	str	r2, [r1, #8]
 800627a:	e7bd      	b.n	80061f8 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 800627c:	68aa      	ldr	r2, [r5, #8]
 800627e:	e7bb      	b.n	80061f8 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 8006280:	50000100 	.word	0x50000100
 8006284:	50000300 	.word	0x50000300

08006288 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8006288:	b530      	push	{r4, r5, lr}
 800628a:	b083      	sub	sp, #12
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800628c:	2300      	movs	r3, #0
 800628e:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8006290:	2800      	cmp	r0, #0
 8006292:	d057      	beq.n	8006344 <HAL_COMP_Init+0xbc>
  {
    status = HAL_ERROR;
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8006294:	6802      	ldr	r2, [r0, #0]
 8006296:	6813      	ldr	r3, [r2, #0]
 8006298:	2b00      	cmp	r3, #0
 800629a:	4604      	mov	r4, r0
 800629c:	db52      	blt.n	8006344 <HAL_COMP_Init+0xbc>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 800629e:	7f43      	ldrb	r3, [r0, #29]
 80062a0:	f003 01ff 	and.w	r1, r3, #255	; 0xff
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d07b      	beq.n	80063a0 <HAL_COMP_Init+0x118>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 80062a8:	e9d4 0301 	ldrd	r0, r3, [r4, #4]
               | hcomp->Init.BlankingSrce
 80062ac:	6961      	ldr	r1, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80062ae:	6815      	ldr	r5, [r2, #0]
               | hcomp->Init.InputPlus
 80062b0:	4303      	orrs	r3, r0
               | hcomp->Init.BlankingSrce
 80062b2:	430b      	orrs	r3, r1
               | hcomp->Init.Hysteresis
 80062b4:	68e1      	ldr	r1, [r4, #12]
               | hcomp->Init.OutputPol
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80062b6:	6810      	ldr	r0, [r2, #0]
               | hcomp->Init.Hysteresis
 80062b8:	430b      	orrs	r3, r1
    tmp_csr = (  hcomp->Init.InputMinus
 80062ba:	6921      	ldr	r1, [r4, #16]
 80062bc:	430b      	orrs	r3, r1
    MODIFY_REG(hcomp->Instance->CSR,
 80062be:	4940      	ldr	r1, [pc, #256]	; (80063c0 <HAL_COMP_Init+0x138>)
 80062c0:	4001      	ands	r1, r0
 80062c2:	430b      	orrs	r3, r1
 80062c4:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80062c6:	6813      	ldr	r3, [r2, #0]
 80062c8:	021b      	lsls	r3, r3, #8
 80062ca:	d501      	bpl.n	80062d0 <HAL_COMP_Init+0x48>
 80062cc:	022d      	lsls	r5, r5, #8
 80062ce:	d551      	bpl.n	8006374 <HAL_COMP_Init+0xec>
        wait_loop_index--;
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80062d0:	4b3c      	ldr	r3, [pc, #240]	; (80063c4 <HAL_COMP_Init+0x13c>)
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d06a      	beq.n	80063ac <HAL_COMP_Init+0x124>
 80062d6:	4b3c      	ldr	r3, [pc, #240]	; (80063c8 <HAL_COMP_Init+0x140>)
 80062d8:	429a      	cmp	r2, r3
 80062da:	d06c      	beq.n	80063b6 <HAL_COMP_Init+0x12e>
 80062dc:	3304      	adds	r3, #4
 80062de:	429a      	cmp	r2, r3
 80062e0:	bf0b      	itete	eq
 80062e2:	f06f 5200 	mvneq.w	r2, #536870912	; 0x20000000
 80062e6:	f06f 4280 	mvnne.w	r2, #1073741824	; 0x40000000
 80062ea:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 80062ee:	f04f 4180 	movne.w	r1, #1073741824	; 0x40000000

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80062f2:	69a3      	ldr	r3, [r4, #24]
 80062f4:	0798      	lsls	r0, r3, #30
 80062f6:	d028      	beq.n	800634a <HAL_COMP_Init+0xc2>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80062f8:	4d34      	ldr	r5, [pc, #208]	; (80063cc <HAL_COMP_Init+0x144>)
 80062fa:	68a8      	ldr	r0, [r5, #8]
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80062fc:	f013 0f10 	tst.w	r3, #16
 8006300:	bf14      	ite	ne
 8006302:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8006304:	4010      	andeq	r0, r2
 8006306:	60a8      	str	r0, [r5, #8]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8006308:	4d30      	ldr	r5, [pc, #192]	; (80063cc <HAL_COMP_Init+0x144>)
 800630a:	68e8      	ldr	r0, [r5, #12]
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800630c:	f013 0f20 	tst.w	r3, #32
 8006310:	bf14      	ite	ne
 8006312:	4308      	orrne	r0, r1
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8006314:	4010      	andeq	r0, r2
 8006316:	60e8      	str	r0, [r5, #12]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8006318:	482c      	ldr	r0, [pc, #176]	; (80063cc <HAL_COMP_Init+0x144>)
 800631a:	6141      	str	r1, [r0, #20]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800631c:	6845      	ldr	r5, [r0, #4]
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 800631e:	f013 0f02 	tst.w	r3, #2
 8006322:	bf14      	ite	ne
 8006324:	430d      	orrne	r5, r1
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8006326:	4015      	andeq	r5, r2
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8006328:	07db      	lsls	r3, r3, #31
 800632a:	6045      	str	r5, [r0, #4]
 800632c:	d51d      	bpl.n	800636a <HAL_COMP_Init+0xe2>
  SET_BIT(EXTI->IMR1, ExtiLine);
 800632e:	4b27      	ldr	r3, [pc, #156]	; (80063cc <HAL_COMP_Init+0x144>)
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	4311      	orrs	r1, r2
 8006334:	6019      	str	r1, [r3, #0]
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006336:	7f63      	ldrb	r3, [r4, #29]
 8006338:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800633c:	b18b      	cbz	r3, 8006362 <HAL_COMP_Init+0xda>
  HAL_StatusTypeDef status = HAL_OK;
 800633e:	2000      	movs	r0, #0
      hcomp->State = HAL_COMP_STATE_READY;
    }
  }

  return status;
}
 8006340:	b003      	add	sp, #12
 8006342:	bd30      	pop	{r4, r5, pc}
    status = HAL_ERROR;
 8006344:	2001      	movs	r0, #1
}
 8006346:	b003      	add	sp, #12
 8006348:	bd30      	pop	{r4, r5, pc}
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800634a:	4b20      	ldr	r3, [pc, #128]	; (80063cc <HAL_COMP_Init+0x144>)
 800634c:	6859      	ldr	r1, [r3, #4]
 800634e:	4011      	ands	r1, r2
 8006350:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8006352:	6819      	ldr	r1, [r3, #0]
 8006354:	400a      	ands	r2, r1
 8006356:	601a      	str	r2, [r3, #0]
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8006358:	7f63      	ldrb	r3, [r4, #29]
 800635a:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 800635e:	2b00      	cmp	r3, #0
 8006360:	d1ed      	bne.n	800633e <HAL_COMP_Init+0xb6>
      hcomp->State = HAL_COMP_STATE_READY;
 8006362:	2301      	movs	r3, #1
 8006364:	7763      	strb	r3, [r4, #29]
}
 8006366:	b003      	add	sp, #12
 8006368:	bd30      	pop	{r4, r5, pc}
 800636a:	4918      	ldr	r1, [pc, #96]	; (80063cc <HAL_COMP_Init+0x144>)
 800636c:	680b      	ldr	r3, [r1, #0]
 800636e:	4013      	ands	r3, r2
 8006370:	600b      	str	r3, [r1, #0]
}
 8006372:	e7f1      	b.n	8006358 <HAL_COMP_Init+0xd0>
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006374:	4b16      	ldr	r3, [pc, #88]	; (80063d0 <HAL_COMP_Init+0x148>)
 8006376:	4917      	ldr	r1, [pc, #92]	; (80063d4 <HAL_COMP_Init+0x14c>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	099b      	lsrs	r3, r3, #6
 800637c:	fba1 1303 	umull	r1, r3, r1, r3
 8006380:	099b      	lsrs	r3, r3, #6
 8006382:	3301      	adds	r3, #1
 8006384:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 800638c:	9b01      	ldr	r3, [sp, #4]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d09e      	beq.n	80062d0 <HAL_COMP_Init+0x48>
        wait_loop_index--;
 8006392:	9b01      	ldr	r3, [sp, #4]
 8006394:	3b01      	subs	r3, #1
 8006396:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 8006398:	9b01      	ldr	r3, [sp, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1f9      	bne.n	8006392 <HAL_COMP_Init+0x10a>
 800639e:	e797      	b.n	80062d0 <HAL_COMP_Init+0x48>
      hcomp->Lock = HAL_UNLOCKED;
 80063a0:	7701      	strb	r1, [r0, #28]
      COMP_CLEAR_ERRORCODE(hcomp);
 80063a2:	6201      	str	r1, [r0, #32]
      HAL_COMP_MspInit(hcomp);
 80063a4:	f7fe fb64 	bl	8004a70 <HAL_COMP_MspInit>
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80063a8:	6822      	ldr	r2, [r4, #0]
 80063aa:	e77d      	b.n	80062a8 <HAL_COMP_Init+0x20>
 80063ac:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 80063b0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80063b4:	e79d      	b.n	80062f2 <HAL_COMP_Init+0x6a>
 80063b6:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80063ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80063be:	e798      	b.n	80062f2 <HAL_COMP_Init+0x6a>
 80063c0:	ff007e0f 	.word	0xff007e0f
 80063c4:	40010200 	.word	0x40010200
 80063c8:	40010204 	.word	0x40010204
 80063cc:	40010400 	.word	0x40010400
 80063d0:	200004d8 	.word	0x200004d8
 80063d4:	053e2d63 	.word	0x053e2d63

080063d8 <HAL_CORDIC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 80063d8:	b1b0      	cbz	r0, 8006408 <HAL_CORDIC_Init+0x30>
{
 80063da:	b510      	push	{r4, lr}

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 80063dc:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80063e0:	4604      	mov	r4, r0
 80063e2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80063e6:	b153      	cbz	r3, 80063fe <HAL_CORDIC_Init+0x26>
    HAL_CORDIC_MspInit(hcordic);
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80063e8:	2000      	movs	r0, #0

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 80063ea:	2301      	movs	r3, #1
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80063ec:	6260      	str	r0, [r4, #36]	; 0x24
  hcordic->State = HAL_CORDIC_STATE_READY;
 80063ee:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hcordic->pOutBuff = NULL;
 80063f2:	e9c4 0001 	strd	r0, r0, [r4, #4]
  hcordic->NbCalcToGet = 0U;
 80063f6:	e9c4 0003 	strd	r0, r0, [r4, #12]
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 80063fa:	6160      	str	r0, [r4, #20]

  /* Return function status */
  return HAL_OK;
}
 80063fc:	bd10      	pop	{r4, pc}
    hcordic->Lock = HAL_UNLOCKED;
 80063fe:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_CORDIC_MspInit(hcordic);
 8006402:	f7fe fba9 	bl	8004b58 <HAL_CORDIC_MspInit>
 8006406:	e7ef      	b.n	80063e8 <HAL_CORDIC_Init+0x10>
    return HAL_ERROR;
 8006408:	2001      	movs	r0, #1
}
 800640a:	4770      	bx	lr

0800640c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800640c:	4907      	ldr	r1, [pc, #28]	; (800642c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800640e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006410:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006412:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006416:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800641a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800641c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800641e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006422:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8006426:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8006428:	4770      	bx	lr
 800642a:	bf00      	nop
 800642c:	e000ed00 	.word	0xe000ed00

08006430 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006430:	4b1c      	ldr	r3, [pc, #112]	; (80064a4 <HAL_NVIC_SetPriority+0x74>)
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006438:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800643a:	f1c3 0e07 	rsb	lr, r3, #7
 800643e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006442:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006446:	bf28      	it	cs
 8006448:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800644c:	f1bc 0f06 	cmp.w	ip, #6
 8006450:	d91b      	bls.n	800648a <HAL_NVIC_SetPriority+0x5a>
 8006452:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006454:	f04f 3cff 	mov.w	ip, #4294967295
 8006458:	fa0c fc03 	lsl.w	ip, ip, r3
 800645c:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006460:	f04f 3cff 	mov.w	ip, #4294967295
 8006464:	fa0c fc0e 	lsl.w	ip, ip, lr
 8006468:	ea21 010c 	bic.w	r1, r1, ip
 800646c:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800646e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006470:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8006474:	db0c      	blt.n	8006490 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006476:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800647a:	0109      	lsls	r1, r1, #4
 800647c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8006480:	b2c9      	uxtb	r1, r1
 8006482:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8006486:	f85d fb04 	ldr.w	pc, [sp], #4
 800648a:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800648c:	4613      	mov	r3, r2
 800648e:	e7e7      	b.n	8006460 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006490:	4b05      	ldr	r3, [pc, #20]	; (80064a8 <HAL_NVIC_SetPriority+0x78>)
 8006492:	f000 000f 	and.w	r0, r0, #15
 8006496:	0109      	lsls	r1, r1, #4
 8006498:	4403      	add	r3, r0
 800649a:	b2c9      	uxtb	r1, r1
 800649c:	7619      	strb	r1, [r3, #24]
 800649e:	f85d fb04 	ldr.w	pc, [sp], #4
 80064a2:	bf00      	nop
 80064a4:	e000ed00 	.word	0xe000ed00
 80064a8:	e000ecfc 	.word	0xe000ecfc

080064ac <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80064ac:	2800      	cmp	r0, #0
 80064ae:	db07      	blt.n	80064c0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80064b0:	4a04      	ldr	r2, [pc, #16]	; (80064c4 <HAL_NVIC_EnableIRQ+0x18>)
 80064b2:	0941      	lsrs	r1, r0, #5
 80064b4:	2301      	movs	r3, #1
 80064b6:	f000 001f 	and.w	r0, r0, #31
 80064ba:	4083      	lsls	r3, r0
 80064bc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	e000e100 	.word	0xe000e100

080064c8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80064c8:	3801      	subs	r0, #1
 80064ca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80064ce:	d210      	bcs.n	80064f2 <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80064d0:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064d2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064d6:	4c08      	ldr	r4, [pc, #32]	; (80064f8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80064d8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064da:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 80064de:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80064e2:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80064e4:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80064e6:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80064e8:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 80064ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80064ee:	6119      	str	r1, [r3, #16]
 80064f0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80064f2:	2001      	movs	r0, #1
 80064f4:	4770      	bx	lr
 80064f6:	bf00      	nop
 80064f8:	e000ed00 	.word	0xe000ed00

080064fc <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop

08006500 <HAL_SYSTICK_IRQHandler>:
{
 8006500:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8006502:	f7ff fffb 	bl	80064fc <HAL_SYSTICK_Callback>
}
 8006506:	bd08      	pop	{r3, pc}

08006508 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8006508:	b188      	cbz	r0, 800652e <HAL_DAC_Init+0x26>
{
 800650a:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800650c:	7903      	ldrb	r3, [r0, #4]
 800650e:	4604      	mov	r4, r0
 8006510:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006514:	b13b      	cbz	r3, 8006526 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006516:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8006518:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800651a:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 800651c:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800651e:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8006520:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8006522:	4618      	mov	r0, r3
}
 8006524:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8006526:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8006528:	f7fe fb2e 	bl	8004b88 <HAL_DAC_MspInit>
 800652c:	e7f3      	b.n	8006516 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 800652e:	2001      	movs	r0, #1
}
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop

08006534 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8006534:	7943      	ldrb	r3, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8006536:	f8d1 c008 	ldr.w	ip, [r1, #8]
  __HAL_LOCK(hdac);
 800653a:	2b01      	cmp	r3, #1
 800653c:	f000 80d0 	beq.w	80066e0 <HAL_DAC_ConfigChannel+0x1ac>
 8006540:	2301      	movs	r3, #1
{
 8006542:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006546:	f1bc 0f04 	cmp.w	ip, #4
  __HAL_LOCK(hdac);
 800654a:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 800654c:	f04f 0302 	mov.w	r3, #2
 8006550:	4605      	mov	r5, r0
 8006552:	460f      	mov	r7, r1
 8006554:	4616      	mov	r6, r2
 8006556:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006558:	d07d      	beq.n	8006656 <HAL_DAC_ConfigChannel+0x122>

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800655a:	6800      	ldr	r0, [r0, #0]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800655c:	f002 0610 	and.w	r6, r2, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	2b01      	cmp	r3, #1
 8006564:	d108      	bne.n	8006578 <HAL_DAC_ConfigChannel+0x44>
    tmpreg1 = hdac->Instance->CCR;
 8006566:	6b82      	ldr	r2, [r0, #56]	; 0x38
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006568:	6a3b      	ldr	r3, [r7, #32]
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800656a:	211f      	movs	r1, #31
 800656c:	40b1      	lsls	r1, r6
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800656e:	40b3      	lsls	r3, r6
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006570:	ea22 0201 	bic.w	r2, r2, r1
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006574:	4313      	orrs	r3, r2
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8006576:	6383      	str	r3, [r0, #56]	; 0x38
  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006578:	69ba      	ldr	r2, [r7, #24]
  tmpreg1 = hdac->Instance->MCR;
 800657a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800657c:	2107      	movs	r1, #7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800657e:	2a01      	cmp	r2, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8006580:	fa01 f106 	lsl.w	r1, r1, r6
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8006584:	d063      	beq.n	800664e <HAL_DAC_ConfigChannel+0x11a>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8006586:	2a02      	cmp	r2, #2
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006588:	697a      	ldr	r2, [r7, #20]
 800658a:	bf16      	itet	ne
 800658c:	fab2 fe82 	clzne	lr, r2
    connectOnChip = DAC_MCR_MODE1_0;
 8006590:	f04f 0e01 	moveq.w	lr, #1
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8006594:	ea4f 1e5e 	movne.w	lr, lr, lsr #5
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006598:	797c      	ldrb	r4, [r7, #5]
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800659a:	f897 8004 	ldrb.w	r8, [r7, #4]
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800659e:	f1a4 0401 	sub.w	r4, r4, #1
 80065a2:	fab4 f484 	clz	r4, r4
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80065a6:	f1a8 0801 	sub.w	r8, r8, #1
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80065aa:	0964      	lsrs	r4, r4, #5
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80065ac:	fab8 f888 	clz	r8, r8
 80065b0:	ea4f 1858 	mov.w	r8, r8, lsr #5
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80065b4:	0264      	lsls	r4, r4, #9
 80065b6:	ea44 2408 	orr.w	r4, r4, r8, lsl #8
 80065ba:	ea44 040c 	orr.w	r4, r4, ip
 80065be:	ea44 040e 	orr.w	r4, r4, lr
 80065c2:	4314      	orrs	r4, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80065c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065c8:	40b2      	lsls	r2, r6
 80065ca:	430a      	orrs	r2, r1
 80065cc:	ea23 0802 	bic.w	r8, r3, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80065d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80065d4:	40b3      	lsls	r3, r6
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80065d6:	ea28 0803 	bic.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	2b02      	cmp	r3, #2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80065de:	f428 4840 	bic.w	r8, r8, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80065e2:	d074      	beq.n	80066ce <HAL_DAC_ConfigChannel+0x19a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80065e4:	ea48 0803 	orr.w	r8, r8, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80065e8:	40b4      	lsls	r4, r6
 80065ea:	ea44 0408 	orr.w	r4, r4, r8
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80065ee:	63c4      	str	r4, [r0, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80065f0:	6803      	ldr	r3, [r0, #0]
 80065f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80065f6:	40b2      	lsls	r2, r6
 80065f8:	ea23 0302 	bic.w	r3, r3, r2
 80065fc:	6003      	str	r3, [r0, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80065fe:	e9d7 2303 	ldrd	r2, r3, [r7, #12]
  tmpreg1 = hdac->Instance->CR;
 8006602:	6804      	ldr	r4, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006604:	f640 71fe 	movw	r1, #4094	; 0xffe
 8006608:	40b1      	lsls	r1, r6
 800660a:	ea24 0401 	bic.w	r4, r4, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800660e:	fa02 f106 	lsl.w	r1, r2, r6
 8006612:	4321      	orrs	r1, r4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006614:	019b      	lsls	r3, r3, #6
  hdac->Instance->CR = tmpreg1;
 8006616:	6001      	str	r1, [r0, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006618:	f3c2 0283 	ubfx	r2, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800661c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006620:	4313      	orrs	r3, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006622:	24c0      	movs	r4, #192	; 0xc0
 8006624:	6802      	ldr	r2, [r0, #0]
 8006626:	40b4      	lsls	r4, r6
 8006628:	ea22 0204 	bic.w	r2, r2, r4
 800662c:	6002      	str	r2, [r0, #0]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800662e:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8006630:	f640 710f 	movw	r1, #3855	; 0xf0f
 8006634:	40b1      	lsls	r1, r6
 8006636:	ea22 0201 	bic.w	r2, r2, r1
 800663a:	40b3      	lsls	r3, r6
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800663c:	2100      	movs	r1, #0
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800663e:	4313      	orrs	r3, r2
  hdac->State = HAL_DAC_STATE_READY;
 8006640:	2201      	movs	r2, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8006642:	6603      	str	r3, [r0, #96]	; 0x60

  /* Return function status */
  return HAL_OK;
 8006644:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 8006646:	712a      	strb	r2, [r5, #4]
  __HAL_UNLOCK(hdac);
 8006648:	7169      	strb	r1, [r5, #5]
}
 800664a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800664e:	697a      	ldr	r2, [r7, #20]
    connectOnChip = 0x00000000UL;
 8006650:	f04f 0e00 	mov.w	lr, #0
 8006654:	e7a0      	b.n	8006598 <HAL_DAC_ConfigChannel+0x64>
    tickstart = HAL_GetTick();
 8006656:	f7fe ff35 	bl	80054c4 <HAL_GetTick>
 800665a:	4604      	mov	r4, r0
    if (Channel == DAC_CHANNEL_1)
 800665c:	b12e      	cbz	r6, 800666a <HAL_DAC_ConfigChannel+0x136>
 800665e:	e014      	b.n	800668a <HAL_DAC_ConfigChannel+0x156>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006660:	f7fe ff30 	bl	80054c4 <HAL_GetTick>
 8006664:	1b03      	subs	r3, r0, r4
 8006666:	2b01      	cmp	r3, #1
 8006668:	d83c      	bhi.n	80066e4 <HAL_DAC_ConfigChannel+0x1b0>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800666a:	682b      	ldr	r3, [r5, #0]
 800666c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800666e:	041b      	lsls	r3, r3, #16
 8006670:	d4f6      	bmi.n	8006660 <HAL_DAC_ConfigChannel+0x12c>
      HAL_Delay(1);
 8006672:	2001      	movs	r0, #1
 8006674:	f7fe ff2c 	bl	80054d0 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006678:	6828      	ldr	r0, [r5, #0]
 800667a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800667c:	6403      	str	r3, [r0, #64]	; 0x40
 800667e:	e00e      	b.n	800669e <HAL_DAC_ConfigChannel+0x16a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8006680:	f7fe ff20 	bl	80054c4 <HAL_GetTick>
 8006684:	1b03      	subs	r3, r0, r4
 8006686:	2b01      	cmp	r3, #1
 8006688:	d82c      	bhi.n	80066e4 <HAL_DAC_ConfigChannel+0x1b0>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800668a:	682b      	ldr	r3, [r5, #0]
 800668c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800668e:	2b00      	cmp	r3, #0
 8006690:	dbf6      	blt.n	8006680 <HAL_DAC_ConfigChannel+0x14c>
      HAL_Delay(1U);
 8006692:	2001      	movs	r0, #1
 8006694:	f7fe ff1c 	bl	80054d0 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8006698:	6828      	ldr	r0, [r5, #0]
 800669a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669c:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800669e:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80066a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80066a2:	f8d7 c008 	ldr.w	ip, [r7, #8]
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80066a6:	f006 0610 	and.w	r6, r6, #16
 80066aa:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80066ae:	40b1      	lsls	r1, r6
 80066b0:	40b2      	lsls	r2, r6
 80066b2:	ea23 0301 	bic.w	r3, r3, r1
 80066b6:	4313      	orrs	r3, r2
 80066b8:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80066ba:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80066bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066be:	21ff      	movs	r1, #255	; 0xff
 80066c0:	40b1      	lsls	r1, r6
 80066c2:	40b2      	lsls	r2, r6
 80066c4:	ea23 0301 	bic.w	r3, r3, r1
 80066c8:	4313      	orrs	r3, r2
 80066ca:	64c3      	str	r3, [r0, #76]	; 0x4c
 80066cc:	e748      	b.n	8006560 <HAL_DAC_ConfigChannel+0x2c>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80066ce:	f001 f981 	bl	80079d4 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80066d2:	4b0c      	ldr	r3, [pc, #48]	; (8006704 <HAL_DAC_ConfigChannel+0x1d0>)
 80066d4:	4298      	cmp	r0, r3
 80066d6:	d90d      	bls.n	80066f4 <HAL_DAC_ConfigChannel+0x1c0>
  hdac->Instance->MCR = tmpreg1;
 80066d8:	6828      	ldr	r0, [r5, #0]
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80066da:	f448 4800 	orr.w	r8, r8, #32768	; 0x8000
 80066de:	e783      	b.n	80065e8 <HAL_DAC_ConfigChannel+0xb4>
  __HAL_LOCK(hdac);
 80066e0:	2002      	movs	r0, #2
}
 80066e2:	4770      	bx	lr
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80066e4:	692b      	ldr	r3, [r5, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80066e6:	2203      	movs	r2, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80066e8:	f043 0308 	orr.w	r3, r3, #8
 80066ec:	612b      	str	r3, [r5, #16]
          return HAL_TIMEOUT;
 80066ee:	4610      	mov	r0, r2
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80066f0:	712a      	strb	r2, [r5, #4]
          return HAL_TIMEOUT;
 80066f2:	e7aa      	b.n	800664a <HAL_DAC_ConfigChannel+0x116>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80066f4:	4b04      	ldr	r3, [pc, #16]	; (8006708 <HAL_DAC_ConfigChannel+0x1d4>)
 80066f6:	4298      	cmp	r0, r3
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80066f8:	bf88      	it	hi
 80066fa:	f448 4880 	orrhi.w	r8, r8, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 80066fe:	6828      	ldr	r0, [r5, #0]
 8006700:	e772      	b.n	80065e8 <HAL_DAC_ConfigChannel+0xb4>
 8006702:	bf00      	nop
 8006704:	09896800 	.word	0x09896800
 8006708:	04c4b400 	.word	0x04c4b400

0800670c <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800670c:	2800      	cmp	r0, #0
 800670e:	d078      	beq.n	8006802 <HAL_DMA_Init+0xf6>
{
 8006710:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006712:	4b3d      	ldr	r3, [pc, #244]	; (8006808 <HAL_DMA_Init+0xfc>)
 8006714:	6804      	ldr	r4, [r0, #0]
 8006716:	429c      	cmp	r4, r3
 8006718:	d95f      	bls.n	80067da <HAL_DMA_Init+0xce>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800671a:	4a3c      	ldr	r2, [pc, #240]	; (800680c <HAL_DMA_Init+0x100>)
 800671c:	4b3c      	ldr	r3, [pc, #240]	; (8006810 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA2;
 800671e:	493d      	ldr	r1, [pc, #244]	; (8006814 <HAL_DMA_Init+0x108>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006720:	4422      	add	r2, r4
 8006722:	fba3 3202 	umull	r3, r2, r3, r2
 8006726:	0912      	lsrs	r2, r2, #4
 8006728:	0092      	lsls	r2, r2, #2
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800672a:	2302      	movs	r3, #2
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800672c:	6885      	ldr	r5, [r0, #8]
  hdma->State = HAL_DMA_STATE_BUSY;
 800672e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 8006732:	68c3      	ldr	r3, [r0, #12]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006734:	4e36      	ldr	r6, [pc, #216]	; (8006810 <HAL_DMA_Init+0x104>)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006736:	4f34      	ldr	r7, [pc, #208]	; (8006808 <HAL_DMA_Init+0xfc>)
 8006738:	e9c0 1210 	strd	r1, r2, [r0, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800673c:	6901      	ldr	r1, [r0, #16]
  tmp |=  hdma->Init.Direction        |
 800673e:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006740:	430b      	orrs	r3, r1
 8006742:	6941      	ldr	r1, [r0, #20]
 8006744:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006746:	6981      	ldr	r1, [r0, #24]
 8006748:	430b      	orrs	r3, r1
  tmp = hdma->Instance->CCR;
 800674a:	6821      	ldr	r1, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800674c:	f421 4cff 	bic.w	ip, r1, #32640	; 0x7f80
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006750:	69c1      	ldr	r1, [r0, #28]
 8006752:	430b      	orrs	r3, r1
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006754:	b2e1      	uxtb	r1, r4
 8006756:	3908      	subs	r1, #8
 8006758:	fba6 6101 	umull	r6, r1, r6, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 800675c:	6a06      	ldr	r6, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800675e:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8006762:	4333      	orrs	r3, r6
  tmp |=  hdma->Init.Direction        |
 8006764:	ea43 030c 	orr.w	r3, r3, ip
  hdma->Instance->CCR = tmp;
 8006768:	6023      	str	r3, [r4, #0]
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800676a:	4e2b      	ldr	r6, [pc, #172]	; (8006818 <HAL_DMA_Init+0x10c>)
 800676c:	4b2b      	ldr	r3, [pc, #172]	; (800681c <HAL_DMA_Init+0x110>)
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800676e:	f3c1 1104 	ubfx	r1, r1, #4, #5
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006772:	42bc      	cmp	r4, r7
 8006774:	bf98      	it	ls
 8006776:	4633      	movls	r3, r6
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006778:	f04f 0c01 	mov.w	ip, #1
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800677c:	4c28      	ldr	r4, [pc, #160]	; (8006820 <HAL_DMA_Init+0x114>)
 800677e:	64c4      	str	r4, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006780:	fa0c f101 	lsl.w	r1, ip, r1
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006784:	18d4      	adds	r4, r2, r3
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006786:	f5b5 4f80 	cmp.w	r5, #16384	; 0x4000
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800678a:	6501      	str	r1, [r0, #80]	; 0x50
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800678c:	6484      	str	r4, [r0, #72]	; 0x48
 800678e:	ea4f 0292 	mov.w	r2, r2, lsr #2
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006792:	d02b      	beq.n	80067ec <HAL_DMA_Init+0xe0>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006794:	6845      	ldr	r5, [r0, #4]
 8006796:	b2ec      	uxtb	r4, r5
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006798:	3d01      	subs	r5, #1
 800679a:	2d03      	cmp	r5, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800679c:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80067a0:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80067a4:	d828      	bhi.n	80067f8 <HAL_DMA_Init+0xec>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80067a6:	4b1f      	ldr	r3, [pc, #124]	; (8006824 <HAL_DMA_Init+0x118>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80067a8:	4d1f      	ldr	r5, [pc, #124]	; (8006828 <HAL_DMA_Init+0x11c>)
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80067aa:	4a20      	ldr	r2, [pc, #128]	; (800682c <HAL_DMA_Init+0x120>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80067ac:	4423      	add	r3, r4

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80067ae:	3c01      	subs	r4, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80067b0:	009b      	lsls	r3, r3, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80067b2:	f004 041f 	and.w	r4, r4, #31
 80067b6:	fa0c f404 	lsl.w	r4, ip, r4
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80067ba:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80067bc:	e9c0 3515 	strd	r3, r5, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80067c0:	65c4      	str	r4, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80067c2:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80067c4:	6454      	str	r4, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067c6:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80067c8:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80067ca:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 80067cc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 80067d0:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
}
 80067d4:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80067d6:	4618      	mov	r0, r3
}
 80067d8:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80067da:	4a15      	ldr	r2, [pc, #84]	; (8006830 <HAL_DMA_Init+0x124>)
 80067dc:	4b0c      	ldr	r3, [pc, #48]	; (8006810 <HAL_DMA_Init+0x104>)
    hdma->DmaBaseAddress = DMA1;
 80067de:	4915      	ldr	r1, [pc, #84]	; (8006834 <HAL_DMA_Init+0x128>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80067e0:	4422      	add	r2, r4
 80067e2:	fba3 3202 	umull	r3, r2, r3, r2
 80067e6:	0912      	lsrs	r2, r2, #4
 80067e8:	0092      	lsls	r2, r2, #2
    hdma->DmaBaseAddress = DMA1;
 80067ea:	e79e      	b.n	800672a <HAL_DMA_Init+0x1e>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80067ec:	2400      	movs	r4, #0
 80067ee:	6044      	str	r4, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80067f0:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80067f4:	f8c6 1084 	str.w	r1, [r6, #132]	; 0x84
    hdma->DMAmuxRequestGen = 0U;
 80067f8:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 80067fa:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80067fe:	65c3      	str	r3, [r0, #92]	; 0x5c
 8006800:	e7e1      	b.n	80067c6 <HAL_DMA_Init+0xba>
    return HAL_ERROR;
 8006802:	2001      	movs	r0, #1
}
 8006804:	4770      	bx	lr
 8006806:	bf00      	nop
 8006808:	40020407 	.word	0x40020407
 800680c:	bffdfbf8 	.word	0xbffdfbf8
 8006810:	cccccccd 	.word	0xcccccccd
 8006814:	40020400 	.word	0x40020400
 8006818:	40020800 	.word	0x40020800
 800681c:	40020820 	.word	0x40020820
 8006820:	40020880 	.word	0x40020880
 8006824:	1000823f 	.word	0x1000823f
 8006828:	40020940 	.word	0x40020940
 800682c:	40020900 	.word	0x40020900
 8006830:	bffdfff8 	.word	0xbffdfff8
 8006834:	40020000 	.word	0x40020000

08006838 <HAL_FDCAN_Init>:
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8006838:	2800      	cmp	r0, #0
 800683a:	f000 80d9 	beq.w	80069f0 <HAL_FDCAN_Init+0x1b8>
{
 800683e:	b538      	push	{r3, r4, r5, lr}

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8006840:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8006844:	4604      	mov	r4, r0
 8006846:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800684a:	2b00      	cmp	r3, #0
 800684c:	d071      	beq.n	8006932 <HAL_FDCAN_Init+0xfa>
    HAL_FDCAN_MspInit(hfdcan);
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800684e:	6822      	ldr	r2, [r4, #0]
 8006850:	6993      	ldr	r3, [r2, #24]
 8006852:	f023 0310 	bic.w	r3, r3, #16
 8006856:	6193      	str	r3, [r2, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006858:	f7fe fe34 	bl	80054c4 <HAL_GetTick>
 800685c:	4605      	mov	r5, r0

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800685e:	e004      	b.n	800686a <HAL_FDCAN_Init+0x32>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006860:	f7fe fe30 	bl	80054c4 <HAL_GetTick>
 8006864:	1b43      	subs	r3, r0, r5
 8006866:	2b0a      	cmp	r3, #10
 8006868:	d85a      	bhi.n	8006920 <HAL_FDCAN_Init+0xe8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800686a:	6823      	ldr	r3, [r4, #0]
 800686c:	699a      	ldr	r2, [r3, #24]
 800686e:	0711      	lsls	r1, r2, #28
 8006870:	d4f6      	bmi.n	8006860 <HAL_FDCAN_Init+0x28>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006872:	699a      	ldr	r2, [r3, #24]
 8006874:	f042 0201 	orr.w	r2, r2, #1
 8006878:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800687a:	f7fe fe23 	bl	80054c4 <HAL_GetTick>
 800687e:	4605      	mov	r5, r0

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006880:	e004      	b.n	800688c <HAL_FDCAN_Init+0x54>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006882:	f7fe fe1f 	bl	80054c4 <HAL_GetTick>
 8006886:	1b40      	subs	r0, r0, r5
 8006888:	280a      	cmp	r0, #10
 800688a:	d849      	bhi.n	8006920 <HAL_FDCAN_Init+0xe8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800688c:	6823      	ldr	r3, [r4, #0]
 800688e:	699a      	ldr	r2, [r3, #24]
 8006890:	07d2      	lsls	r2, r2, #31
 8006892:	d5f6      	bpl.n	8006882 <HAL_FDCAN_Init+0x4a>
      return HAL_ERROR;
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006894:	699a      	ldr	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8006896:	4959      	ldr	r1, [pc, #356]	; (80069fc <HAL_FDCAN_Init+0x1c4>)
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006898:	f042 0202 	orr.w	r2, r2, #2
  if (hfdcan->Instance == FDCAN1)
 800689c:	428b      	cmp	r3, r1
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800689e:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 80068a0:	f000 80a1 	beq.w	80069e6 <HAL_FDCAN_Init+0x1ae>
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80068a4:	7c22      	ldrb	r2, [r4, #16]
 80068a6:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80068a8:	699a      	ldr	r2, [r3, #24]
 80068aa:	bf0c      	ite	eq
 80068ac:	f022 0240 	biceq.w	r2, r2, #64	; 0x40
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80068b0:	f042 0240 	orrne.w	r2, r2, #64	; 0x40
 80068b4:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80068b6:	7c62      	ldrb	r2, [r4, #17]
 80068b8:	2a01      	cmp	r2, #1
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80068ba:	699a      	ldr	r2, [r3, #24]
 80068bc:	bf0c      	ite	eq
 80068be:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80068c2:	f422 4280 	bicne.w	r2, r2, #16384	; 0x4000
 80068c6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80068c8:	7ca2      	ldrb	r2, [r4, #18]
 80068ca:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80068cc:	699a      	ldr	r2, [r3, #24]
 80068ce:	bf0c      	ite	eq
 80068d0:	f422 5280 	biceq.w	r2, r2, #4096	; 0x1000
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80068d4:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 80068d8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80068da:	699a      	ldr	r2, [r3, #24]
 80068dc:	68a0      	ldr	r0, [r4, #8]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80068de:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80068e0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80068e4:	4302      	orrs	r2, r0
 80068e6:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80068e8:	699a      	ldr	r2, [r3, #24]
 80068ea:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80068ee:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80068f0:	691a      	ldr	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80068f2:	2901      	cmp	r1, #1
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80068f4:	f022 0210 	bic.w	r2, r2, #16
 80068f8:	611a      	str	r2, [r3, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80068fa:	d01f      	beq.n	800693c <HAL_FDCAN_Init+0x104>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80068fc:	b311      	cbz	r1, 8006944 <HAL_FDCAN_Init+0x10c>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80068fe:	2902      	cmp	r1, #2
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006900:	699a      	ldr	r2, [r3, #24]
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006902:	d077      	beq.n	80069f4 <HAL_FDCAN_Init+0x1bc>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006904:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006908:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800690a:	691a      	ldr	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800690c:	2903      	cmp	r1, #3
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800690e:	f042 0210 	orr.w	r2, r2, #16
 8006912:	611a      	str	r2, [r3, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006914:	d116      	bne.n	8006944 <HAL_FDCAN_Init+0x10c>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006916:	699a      	ldr	r2, [r3, #24]
 8006918:	f042 0220 	orr.w	r2, r2, #32
 800691c:	619a      	str	r2, [r3, #24]
 800691e:	e011      	b.n	8006944 <HAL_FDCAN_Init+0x10c>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006920:	6e23      	ldr	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006922:	2203      	movs	r2, #3
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006924:	f043 0301 	orr.w	r3, r3, #1
 8006928:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800692a:	f884 205c 	strb.w	r2, [r4, #92]	; 0x5c
      return HAL_ERROR;
 800692e:	2001      	movs	r0, #1
  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8006930:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 8006932:	f880 205d 	strb.w	r2, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 8006936:	f7fe f93f 	bl	8004bb8 <HAL_FDCAN_MspInit>
 800693a:	e788      	b.n	800684e <HAL_FDCAN_Init+0x16>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800693c:	699a      	ldr	r2, [r3, #24]
 800693e:	f042 0204 	orr.w	r2, r2, #4
 8006942:	619a      	str	r2, [r3, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006944:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006948:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800694a:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800694c:	0212      	lsls	r2, r2, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800694e:	ea42 6241 	orr.w	r2, r2, r1, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006952:	6a21      	ldr	r1, [r4, #32]
 8006954:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006956:	430a      	orrs	r2, r1
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006958:	6961      	ldr	r1, [r4, #20]
 800695a:	3901      	subs	r1, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800695c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006960:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006964:	61da      	str	r2, [r3, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006966:	d10e      	bne.n	8006986 <HAL_FDCAN_Init+0x14e>
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006968:	e9d4 020b 	ldrd	r0, r2, [r4, #44]	; 0x2c
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800696c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800696e:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006970:	3801      	subs	r0, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006972:	0112      	lsls	r2, r2, #4
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006974:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006976:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800697a:	430a      	orrs	r2, r1
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800697c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800697e:	3901      	subs	r1, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006980:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006984:	60da      	str	r2, [r3, #12]
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006986:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800698a:	6be0      	ldr	r0, [r4, #60]	; 0x3c

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800698c:	6b61      	ldr	r1, [r4, #52]	; 0x34
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800698e:	4302      	orrs	r2, r0
 8006990:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006994:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8006998:	4819      	ldr	r0, [pc, #100]	; (8006a00 <HAL_FDCAN_Init+0x1c8>)
 800699a:	6420      	str	r0, [r4, #64]	; 0x40
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800699c:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80069a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80069a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80069a8:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80069ac:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80069ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80069b2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80069b6:	4913      	ldr	r1, [pc, #76]	; (8006a04 <HAL_FDCAN_Init+0x1cc>)
 80069b8:	6461      	str	r1, [r4, #68]	; 0x44
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80069ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80069be:	4b12      	ldr	r3, [pc, #72]	; (8006a08 <HAL_FDCAN_Init+0x1d0>)

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80069c0:	4a12      	ldr	r2, [pc, #72]	; (8006a0c <HAL_FDCAN_Init+0x1d4>)
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80069c2:	3140      	adds	r1, #64	; 0x40
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80069c4:	e9c4 1312 	strd	r1, r3, [r4, #72]	; 0x48

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80069c8:	33f0      	adds	r3, #240	; 0xf0
 80069ca:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80069ce:	2100      	movs	r1, #0
 80069d0:	f44f 7254 	mov.w	r2, #848	; 0x350
 80069d4:	f005 fb1b 	bl	800c00e <memset>
  hfdcan->LatestTxFifoQRequest = 0U;
 80069d8:	2000      	movs	r0, #0
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80069da:	2301      	movs	r3, #1
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80069dc:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80069de:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  hfdcan->LatestTxFifoQRequest = 0U;
 80069e2:	65a0      	str	r0, [r4, #88]	; 0x58
}
 80069e4:	bd38      	pop	{r3, r4, r5, pc}
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80069e6:	4a0a      	ldr	r2, [pc, #40]	; (8006a10 <HAL_FDCAN_Init+0x1d8>)
 80069e8:	6861      	ldr	r1, [r4, #4]
 80069ea:	f8c2 1500 	str.w	r1, [r2, #1280]	; 0x500
 80069ee:	e759      	b.n	80068a4 <HAL_FDCAN_Init+0x6c>
    return HAL_ERROR;
 80069f0:	2001      	movs	r0, #1
}
 80069f2:	4770      	bx	lr
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80069f4:	f042 0220 	orr.w	r2, r2, #32
 80069f8:	619a      	str	r2, [r3, #24]
 80069fa:	e7a3      	b.n	8006944 <HAL_FDCAN_Init+0x10c>
 80069fc:	40006400 	.word	0x40006400
 8006a00:	4000a400 	.word	0x4000a400
 8006a04:	4000a470 	.word	0x4000a470
 8006a08:	4000a588 	.word	0x4000a588
 8006a0c:	4000a660 	.word	0x4000a660
 8006a10:	40006000 	.word	0x40006000

08006a14 <HAL_FDCAN_Start>:
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006a14:	f890 205c 	ldrb.w	r2, [r0, #92]	; 0x5c
 8006a18:	2a01      	cmp	r2, #1
{
 8006a1a:	4603      	mov	r3, r0
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006a1c:	d005      	beq.n	8006a2a <HAL_FDCAN_Start+0x16>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006a1e:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8006a20:	f042 0204 	orr.w	r2, r2, #4
    return HAL_ERROR;
 8006a24:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006a26:	661a      	str	r2, [r3, #96]	; 0x60
}
 8006a28:	4770      	bx	lr
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006a2a:	6800      	ldr	r0, [r0, #0]
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8006a2c:	2202      	movs	r2, #2
 8006a2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006a32:	6982      	ldr	r2, [r0, #24]
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006a34:	2100      	movs	r1, #0
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006a36:	f022 0201 	bic.w	r2, r2, #1
 8006a3a:	6182      	str	r2, [r0, #24]
    return HAL_OK;
 8006a3c:	4608      	mov	r0, r1
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006a3e:	6619      	str	r1, [r3, #96]	; 0x60
    return HAL_OK;
 8006a40:	4770      	bx	lr
 8006a42:	bf00      	nop

08006a44 <HAL_FDCAN_AddMessageToTxFifoQ>:
{
 8006a44:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006a46:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8006a4a:	2b02      	cmp	r3, #2
{
 8006a4c:	4686      	mov	lr, r0
  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006a4e:	d10c      	bne.n	8006a6a <HAL_FDCAN_AddMessageToTxFifoQ+0x26>
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006a50:	6805      	ldr	r5, [r0, #0]
 8006a52:	f8d5 30c4 	ldr.w	r3, [r5, #196]	; 0xc4
 8006a56:	f413 1c00 	ands.w	ip, r3, #2097152	; 0x200000
 8006a5a:	d00d      	beq.n	8006a78 <HAL_FDCAN_AddMessageToTxFifoQ+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006a5c:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8006a5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      return HAL_ERROR;
 8006a62:	2001      	movs	r0, #1
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006a64:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8006a68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006a6a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8006a6c:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 8006a70:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006a72:	f8ce 3060 	str.w	r3, [lr, #96]	; 0x60
}
 8006a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006a78:	f8d5 60c4 	ldr.w	r6, [r5, #196]	; 0xc4
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006a7c:	684b      	ldr	r3, [r1, #4]
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006a7e:	f3c6 4601 	ubfx	r6, r6, #16, #2
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d139      	bne.n	8006afa <HAL_FDCAN_AddMessageToTxFifoQ+0xb6>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
                   FDCAN_STANDARD_ID |
 8006a86:	688b      	ldr	r3, [r1, #8]
 8006a88:	690f      	ldr	r7, [r1, #16]
 8006a8a:	431f      	orrs	r7, r3
                   pTxHeader->TxFrameType |
                   (pTxHeader->Identifier << 18U));
 8006a8c:	680b      	ldr	r3, [r1, #0]
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006a8e:	ea47 4783 	orr.w	r7, r7, r3, lsl #18
                   pTxHeader->TxFrameType |
                   pTxHeader->Identifier);
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8006a92:	e9d1 0306 	ldrd	r0, r3, [r1, #24]
 8006a96:	4303      	orrs	r3, r0
 8006a98:	6948      	ldr	r0, [r1, #20]
 8006a9a:	6a0c      	ldr	r4, [r1, #32]
 8006a9c:	4303      	orrs	r3, r0
 8006a9e:	68c8      	ldr	r0, [r1, #12]
 8006aa0:	4303      	orrs	r3, r0
 8006aa2:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
                 pTxHeader->FDFormat |
                 pTxHeader->BitRateSwitch |
                 pTxHeader->DataLength);

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8006aa6:	f8de 0054 	ldr.w	r0, [lr, #84]	; 0x54
 8006aaa:	eb06 04c6 	add.w	r4, r6, r6, lsl #3

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8006aae:	f840 7034 	str.w	r7, [r0, r4, lsl #3]
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8006ab2:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
  TxAddress++;
  *TxAddress = TxElementW2;
  TxAddress++;

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8006ab6:	4c15      	ldr	r4, [pc, #84]	; (8006b0c <HAL_FDCAN_AddMessageToTxFifoQ+0xc8>)
  *TxAddress = TxElementW2;
 8006ab8:	6043      	str	r3, [r0, #4]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8006aba:	89cb      	ldrh	r3, [r1, #14]
 8006abc:	5ce3      	ldrb	r3, [r4, r3]
 8006abe:	b1a3      	cbz	r3, 8006aea <HAL_FDCAN_AddMessageToTxFifoQ+0xa6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006ac0:	7893      	ldrb	r3, [r2, #2]
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006ac2:	78d7      	ldrb	r7, [r2, #3]
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8006ac4:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006ac6:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
                  (uint32_t)pTxData[ByteCounter]);
 8006aca:	7817      	ldrb	r7, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8006acc:	433b      	orrs	r3, r7
 8006ace:	7857      	ldrb	r7, [r2, #1]
 8006ad0:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006ad4:	eb00 070c 	add.w	r7, r0, ip
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8006ad8:	f10c 0c04 	add.w	ip, ip, #4
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8006adc:	60bb      	str	r3, [r7, #8]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8006ade:	89cb      	ldrh	r3, [r1, #14]
 8006ae0:	5ce3      	ldrb	r3, [r4, r3]
 8006ae2:	459c      	cmp	ip, r3
 8006ae4:	f102 0204 	add.w	r2, r2, #4
 8006ae8:	d3ea      	bcc.n	8006ac0 <HAL_FDCAN_AddMessageToTxFifoQ+0x7c>
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006aea:	2301      	movs	r3, #1
 8006aec:	40b3      	lsls	r3, r6
 8006aee:	f8c5 30cc 	str.w	r3, [r5, #204]	; 0xcc
    return HAL_OK;
 8006af2:	2000      	movs	r0, #0
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006af4:	f8ce 3058 	str.w	r3, [lr, #88]	; 0x58
}
 8006af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
                   pTxHeader->TxFrameType |
 8006afa:	690b      	ldr	r3, [r1, #16]
 8006afc:	6808      	ldr	r0, [r1, #0]
 8006afe:	ea43 0700 	orr.w	r7, r3, r0
 8006b02:	688b      	ldr	r3, [r1, #8]
 8006b04:	431f      	orrs	r7, r3
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8006b06:	f047 4780 	orr.w	r7, r7, #1073741824	; 0x40000000
 8006b0a:	e7c2      	b.n	8006a92 <HAL_FDCAN_AddMessageToTxFifoQ+0x4e>
 8006b0c:	0800e1e8 	.word	0x0800e1e8

08006b10 <HAL_FDCAN_GetRxMessage>:
{
 8006b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b12:	4604      	mov	r4, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006b14:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if (state == HAL_FDCAN_STATE_BUSY)
 8006b18:	2802      	cmp	r0, #2
 8006b1a:	d10d      	bne.n	8006b38 <HAL_FDCAN_GetRxMessage+0x28>
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006b1c:	2940      	cmp	r1, #64	; 0x40
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006b1e:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006b22:	d00f      	beq.n	8006b44 <HAL_FDCAN_GetRxMessage+0x34>
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8006b24:	f8dc 0098 	ldr.w	r0, [ip, #152]	; 0x98
 8006b28:	0700      	lsls	r0, r0, #28
 8006b2a:	d160      	bne.n	8006bee <HAL_FDCAN_GetRxMessage+0xde>
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006b2c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006b2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        return HAL_ERROR;
 8006b32:	2001      	movs	r0, #1
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8006b34:	6623      	str	r3, [r4, #96]	; 0x60
}
 8006b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006b38:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006b3a:	f043 0308 	orr.w	r3, r3, #8
    return HAL_ERROR;
 8006b3e:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006b40:	6623      	str	r3, [r4, #96]	; 0x60
}
 8006b42:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8006b44:	f8dc 0090 	ldr.w	r0, [ip, #144]	; 0x90
 8006b48:	0705      	lsls	r5, r0, #28
 8006b4a:	d0ef      	beq.n	8006b2c <HAL_FDCAN_GetRxMessage+0x1c>
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006b4c:	f8dc 7090 	ldr.w	r7, [ip, #144]	; 0x90
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006b50:	6ca5      	ldr	r5, [r4, #72]	; 0x48
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8006b52:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8006b56:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8006b5a:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006b5e:	6828      	ldr	r0, [r5, #0]
 8006b60:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8006b64:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006b66:	2800      	cmp	r0, #0
 8006b68:	d150      	bne.n	8006c0c <HAL_FDCAN_GetRxMessage+0xfc>
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8006b6a:	6828      	ldr	r0, [r5, #0]
 8006b6c:	f3c0 408a 	ubfx	r0, r0, #18, #11
 8006b70:	6010      	str	r0, [r2, #0]
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8006b72:	6828      	ldr	r0, [r5, #0]
 8006b74:	f000 5000 	and.w	r0, r0, #536870912	; 0x20000000
 8006b78:	6090      	str	r0, [r2, #8]
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8006b7a:	6828      	ldr	r0, [r5, #0]
 8006b7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006b80:	6110      	str	r0, [r2, #16]
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8006b82:	88a8      	ldrh	r0, [r5, #4]
 8006b84:	61d0      	str	r0, [r2, #28]
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8006b86:	6868      	ldr	r0, [r5, #4]
 8006b88:	f400 2070 	and.w	r0, r0, #983040	; 0xf0000
 8006b8c:	60d0      	str	r0, [r2, #12]
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8006b8e:	686e      	ldr	r6, [r5, #4]
 8006b90:	f406 1680 	and.w	r6, r6, #1048576	; 0x100000
 8006b94:	6156      	str	r6, [r2, #20]
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8006b96:	686e      	ldr	r6, [r5, #4]
 8006b98:	f406 1600 	and.w	r6, r6, #2097152	; 0x200000
 8006b9c:	6196      	str	r6, [r2, #24]
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006b9e:	79ee      	ldrb	r6, [r5, #7]
 8006ba0:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006ba4:	0c00      	lsrs	r0, r0, #16
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8006ba6:	6216      	str	r6, [r2, #32]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006ba8:	4e1a      	ldr	r6, [pc, #104]	; (8006c14 <HAL_FDCAN_GetRxMessage+0x104>)
 8006baa:	f816 e000 	ldrb.w	lr, [r6, r0]
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8006bae:	6868      	ldr	r0, [r5, #4]
 8006bb0:	0fc0      	lsrs	r0, r0, #31
 8006bb2:	6250      	str	r0, [r2, #36]	; 0x24
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006bb4:	f1be 0f00 	cmp.w	lr, #0
 8006bb8:	d011      	beq.n	8006bde <HAL_FDCAN_GetRxMessage+0xce>
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	f105 0e07 	add.w	lr, r5, #7
      pRxData[ByteCounter] = pData[ByteCounter];
 8006bc0:	46f4      	mov	ip, lr
 8006bc2:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
 8006bc6:	f803 0f01 	strb.w	r0, [r3, #1]!
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8006bca:	89d0      	ldrh	r0, [r2, #14]
 8006bcc:	f1ac 0c06 	sub.w	ip, ip, #6
 8006bd0:	5c30      	ldrb	r0, [r6, r0]
 8006bd2:	ebac 0c05 	sub.w	ip, ip, r5
 8006bd6:	4560      	cmp	r0, ip
 8006bd8:	d8f2      	bhi.n	8006bc0 <HAL_FDCAN_GetRxMessage+0xb0>
 8006bda:	f8d4 c000 	ldr.w	ip, [r4]
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006bde:	2940      	cmp	r1, #64	; 0x40
      hfdcan->Instance->RXF0A = GetIndex;
 8006be0:	bf0c      	ite	eq
 8006be2:	f8cc 7094 	streq.w	r7, [ip, #148]	; 0x94
      hfdcan->Instance->RXF1A = GetIndex;
 8006be6:	f8cc 709c 	strne.w	r7, [ip, #156]	; 0x9c
    return HAL_OK;
 8006bea:	2000      	movs	r0, #0
}
 8006bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006bee:	f8dc 7098 	ldr.w	r7, [ip, #152]	; 0x98
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006bf2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8006bf4:	f3c7 2701 	ubfx	r7, r7, #8, #2
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8006bf8:	eb07 00c7 	add.w	r0, r7, r7, lsl #3
 8006bfc:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8006c00:	6828      	ldr	r0, [r5, #0]
 8006c02:	f000 4080 	and.w	r0, r0, #1073741824	; 0x40000000
 8006c06:	6050      	str	r0, [r2, #4]
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8006c08:	2800      	cmp	r0, #0
 8006c0a:	d0ae      	beq.n	8006b6a <HAL_FDCAN_GetRxMessage+0x5a>
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8006c0c:	6828      	ldr	r0, [r5, #0]
 8006c0e:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8006c12:	e7ad      	b.n	8006b70 <HAL_FDCAN_GetRxMessage+0x60>
 8006c14:	0800e1e8 	.word	0x0800e1e8

08006c18 <HAL_FDCAN_GetTxFifoFreeLevel>:
  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8006c18:	6803      	ldr	r3, [r0, #0]
 8006c1a:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
}
 8006c1e:	f000 0007 	and.w	r0, r0, #7
 8006c22:	4770      	bx	lr

08006c24 <HAL_FDCAN_ActivateNotification>:
{
 8006c24:	4603      	mov	r3, r0
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006c26:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006c2a:	3801      	subs	r0, #1
 8006c2c:	2801      	cmp	r0, #1
 8006c2e:	d905      	bls.n	8006c3c <HAL_FDCAN_ActivateNotification+0x18>
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006c30:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006c32:	f042 0202 	orr.w	r2, r2, #2
    return HAL_ERROR;
 8006c36:	2001      	movs	r0, #1
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006c38:	661a      	str	r2, [r3, #96]	; 0x60
}
 8006c3a:	4770      	bx	lr
    ITs_lines_selection = hfdcan->Instance->ILS;
 8006c3c:	681b      	ldr	r3, [r3, #0]
{
 8006c3e:	b430      	push	{r4, r5}
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8006c40:	f011 0507 	ands.w	r5, r1, #7
    ITs_lines_selection = hfdcan->Instance->ILS;
 8006c44:	6d98      	ldr	r0, [r3, #88]	; 0x58
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8006c46:	d03d      	beq.n	8006cc4 <HAL_FDCAN_ActivateNotification+0xa0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006c48:	07c4      	lsls	r4, r0, #31
 8006c4a:	d43b      	bmi.n	8006cc4 <HAL_FDCAN_ActivateNotification+0xa0>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8006c4c:	6ddc      	ldr	r4, [r3, #92]	; 0x5c
 8006c4e:	f044 0401 	orr.w	r4, r4, #1
 8006c52:	65dc      	str	r4, [r3, #92]	; 0x5c
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8006c54:	b1cd      	cbz	r5, 8006c8a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006c56:	07c5      	lsls	r5, r0, #31
 8006c58:	d517      	bpl.n	8006c8a <HAL_FDCAN_ActivateNotification+0x66>
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8006c5a:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8006c5c:	f040 0002 	orr.w	r0, r0, #2
 8006c60:	65d8      	str	r0, [r3, #92]	; 0x5c
    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8006c62:	060c      	lsls	r4, r1, #24
 8006c64:	d504      	bpl.n	8006c70 <HAL_FDCAN_ActivateNotification+0x4c>
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8006c66:	f8d3 00dc 	ldr.w	r0, [r3, #220]	; 0xdc
 8006c6a:	4310      	orrs	r0, r2
 8006c6c:	f8c3 00dc 	str.w	r0, [r3, #220]	; 0xdc
    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006c70:	05c8      	lsls	r0, r1, #23
 8006c72:	d504      	bpl.n	8006c7e <HAL_FDCAN_ActivateNotification+0x5a>
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8006c74:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8006c78:	4302      	orrs	r2, r0
 8006c7a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006c7e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c80:	430a      	orrs	r2, r1
    return HAL_OK;
 8006c82:	2000      	movs	r0, #0
}
 8006c84:	bc30      	pop	{r4, r5}
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8006c86:	655a      	str	r2, [r3, #84]	; 0x54
}
 8006c88:	4770      	bx	lr
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8006c8a:	f011 0f38 	tst.w	r1, #56	; 0x38
 8006c8e:	d001      	beq.n	8006c94 <HAL_FDCAN_ActivateNotification+0x70>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8006c90:	0784      	lsls	r4, r0, #30
 8006c92:	d4e2      	bmi.n	8006c5a <HAL_FDCAN_ActivateNotification+0x36>
 8006c94:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8006c98:	d131      	bne.n	8006cfe <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006c9a:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8006c9e:	d001      	beq.n	8006ca4 <HAL_FDCAN_ActivateNotification+0x80>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8006ca0:	0704      	lsls	r4, r0, #28
 8006ca2:	d4da      	bmi.n	8006c5a <HAL_FDCAN_ActivateNotification+0x36>
 8006ca4:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8006ca8:	d001      	beq.n	8006cae <HAL_FDCAN_ActivateNotification+0x8a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8006caa:	06c5      	lsls	r5, r0, #27
 8006cac:	d4d5      	bmi.n	8006c5a <HAL_FDCAN_ActivateNotification+0x36>
 8006cae:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8006cb2:	d001      	beq.n	8006cb8 <HAL_FDCAN_ActivateNotification+0x94>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8006cb4:	0684      	lsls	r4, r0, #26
 8006cb6:	d4d0      	bmi.n	8006c5a <HAL_FDCAN_ActivateNotification+0x36>
 8006cb8:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8006cbc:	d0d1      	beq.n	8006c62 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8006cbe:	0645      	lsls	r5, r0, #25
 8006cc0:	d5cf      	bpl.n	8006c62 <HAL_FDCAN_ActivateNotification+0x3e>
 8006cc2:	e7ca      	b.n	8006c5a <HAL_FDCAN_ActivateNotification+0x36>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8006cc4:	f011 0f38 	tst.w	r1, #56	; 0x38
 8006cc8:	d001      	beq.n	8006cce <HAL_FDCAN_ActivateNotification+0xaa>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8006cca:	0784      	lsls	r4, r0, #30
 8006ccc:	d5be      	bpl.n	8006c4c <HAL_FDCAN_ActivateNotification+0x28>
 8006cce:	f411 7fe0 	tst.w	r1, #448	; 0x1c0
 8006cd2:	d117      	bne.n	8006d04 <HAL_FDCAN_ActivateNotification+0xe0>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006cd4:	f411 5ff0 	tst.w	r1, #7680	; 0x1e00
 8006cd8:	d001      	beq.n	8006cde <HAL_FDCAN_ActivateNotification+0xba>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8006cda:	0704      	lsls	r4, r0, #28
 8006cdc:	d5b6      	bpl.n	8006c4c <HAL_FDCAN_ActivateNotification+0x28>
 8006cde:	f411 4f60 	tst.w	r1, #57344	; 0xe000
 8006ce2:	d001      	beq.n	8006ce8 <HAL_FDCAN_ActivateNotification+0xc4>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8006ce4:	06c4      	lsls	r4, r0, #27
 8006ce6:	d5b1      	bpl.n	8006c4c <HAL_FDCAN_ActivateNotification+0x28>
 8006ce8:	f411 3f40 	tst.w	r1, #196608	; 0x30000
 8006cec:	d001      	beq.n	8006cf2 <HAL_FDCAN_ActivateNotification+0xce>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8006cee:	0684      	lsls	r4, r0, #26
 8006cf0:	d5ac      	bpl.n	8006c4c <HAL_FDCAN_ActivateNotification+0x28>
 8006cf2:	f411 0f7c 	tst.w	r1, #16515072	; 0xfc0000
 8006cf6:	d0ad      	beq.n	8006c54 <HAL_FDCAN_ActivateNotification+0x30>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8006cf8:	0644      	lsls	r4, r0, #25
 8006cfa:	d4ab      	bmi.n	8006c54 <HAL_FDCAN_ActivateNotification+0x30>
 8006cfc:	e7a6      	b.n	8006c4c <HAL_FDCAN_ActivateNotification+0x28>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8006cfe:	0745      	lsls	r5, r0, #29
 8006d00:	d4ab      	bmi.n	8006c5a <HAL_FDCAN_ActivateNotification+0x36>
 8006d02:	e7ca      	b.n	8006c9a <HAL_FDCAN_ActivateNotification+0x76>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8006d04:	0744      	lsls	r4, r0, #29
 8006d06:	d5a1      	bpl.n	8006c4c <HAL_FDCAN_ActivateNotification+0x28>
 8006d08:	e7e4      	b.n	8006cd4 <HAL_FDCAN_ActivateNotification+0xb0>
 8006d0a:	bf00      	nop

08006d0c <HAL_FDCAN_TxEventFifoCallback>:
}
 8006d0c:	4770      	bx	lr
 8006d0e:	bf00      	nop

08006d10 <HAL_FDCAN_RxFifo1Callback>:
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop

08006d14 <HAL_FDCAN_TxFifoEmptyCallback>:
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop

08006d18 <HAL_FDCAN_TxBufferCompleteCallback>:
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop

08006d1c <HAL_FDCAN_TxBufferAbortCallback>:
 8006d1c:	4770      	bx	lr
 8006d1e:	bf00      	nop

08006d20 <HAL_FDCAN_TimestampWraparoundCallback>:
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop

08006d24 <HAL_FDCAN_TimeoutOccurredCallback>:
 8006d24:	4770      	bx	lr
 8006d26:	bf00      	nop

08006d28 <HAL_FDCAN_HighPriorityMessageCallback>:
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop

08006d2c <HAL_FDCAN_ErrorCallback>:
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop

08006d30 <HAL_FDCAN_ErrorStatusCallback>:
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop

08006d34 <HAL_FDCAN_IRQHandler>:
{
 8006d34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006d38:	6803      	ldr	r3, [r0, #0]
 8006d3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006d3c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006d3e:	ea02 0901 	and.w	r9, r2, r1
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006d42:	6d1a      	ldr	r2, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006d44:	6d59      	ldr	r1, [r3, #84]	; 0x54
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006d46:	6d1f      	ldr	r7, [r3, #80]	; 0x50
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006d48:	ea02 0801 	and.w	r8, r2, r1
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006d4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006d4e:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006d50:	4017      	ands	r7, r2
  Errors &= hfdcan->Instance->IE;
 8006d52:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006d54:	6d1e      	ldr	r6, [r3, #80]	; 0x50
  Errors &= hfdcan->Instance->IE;
 8006d56:	4015      	ands	r5, r2
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006d58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d5a:	4016      	ands	r6, r2
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8006d5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d5e:	0652      	lsls	r2, r2, #25
{
 8006d60:	4604      	mov	r4, r0
  TxEventFifoITs &= hfdcan->Instance->IE;
 8006d62:	f409 59e0 	and.w	r9, r9, #7168	; 0x1c00
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006d66:	f008 0807 	and.w	r8, r8, #7
  RxFifo1ITs &= hfdcan->Instance->IE;
 8006d6a:	f007 0738 	and.w	r7, r7, #56	; 0x38
  Errors &= hfdcan->Instance->IE;
 8006d6e:	f405 0571 	and.w	r5, r5, #15794176	; 0xf10000
  ErrorStatusITs &= hfdcan->Instance->IE;
 8006d72:	f406 2660 	and.w	r6, r6, #917504	; 0xe0000
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8006d76:	d502      	bpl.n	8006d7e <HAL_FDCAN_IRQHandler+0x4a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8006d78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d7a:	0651      	lsls	r1, r2, #25
 8006d7c:	d473      	bmi.n	8006e66 <HAL_FDCAN_IRQHandler+0x132>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8006d7e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d80:	05d2      	lsls	r2, r2, #23
 8006d82:	d502      	bpl.n	8006d8a <HAL_FDCAN_IRQHandler+0x56>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8006d84:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d86:	05d0      	lsls	r0, r2, #23
 8006d88:	d45d      	bmi.n	8006e46 <HAL_FDCAN_IRQHandler+0x112>
  if (TxEventFifoITs != 0U)
 8006d8a:	f1b9 0f00 	cmp.w	r9, #0
 8006d8e:	d14a      	bne.n	8006e26 <HAL_FDCAN_IRQHandler+0xf2>
  if (RxFifo0ITs != 0U)
 8006d90:	f1b8 0f00 	cmp.w	r8, #0
 8006d94:	d137      	bne.n	8006e06 <HAL_FDCAN_IRQHandler+0xd2>
  if (RxFifo1ITs != 0U)
 8006d96:	2f00      	cmp	r7, #0
 8006d98:	d13e      	bne.n	8006e18 <HAL_FDCAN_IRQHandler+0xe4>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8006d9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d9c:	0591      	lsls	r1, r2, #22
 8006d9e:	d502      	bpl.n	8006da6 <HAL_FDCAN_IRQHandler+0x72>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8006da0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006da2:	0592      	lsls	r2, r2, #22
 8006da4:	d475      	bmi.n	8006e92 <HAL_FDCAN_IRQHandler+0x15e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8006da6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006da8:	0617      	lsls	r7, r2, #24
 8006daa:	d502      	bpl.n	8006db2 <HAL_FDCAN_IRQHandler+0x7e>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8006dac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006dae:	0610      	lsls	r0, r2, #24
 8006db0:	d477      	bmi.n	8006ea2 <HAL_FDCAN_IRQHandler+0x16e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8006db2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006db4:	0491      	lsls	r1, r2, #18
 8006db6:	d502      	bpl.n	8006dbe <HAL_FDCAN_IRQHandler+0x8a>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8006db8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006dba:	0492      	lsls	r2, r2, #18
 8006dbc:	d459      	bmi.n	8006e72 <HAL_FDCAN_IRQHandler+0x13e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8006dbe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006dc0:	0417      	lsls	r7, r2, #16
 8006dc2:	d502      	bpl.n	8006dca <HAL_FDCAN_IRQHandler+0x96>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8006dc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006dc6:	0410      	lsls	r0, r2, #16
 8006dc8:	d45b      	bmi.n	8006e82 <HAL_FDCAN_IRQHandler+0x14e>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8006dca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006dcc:	0451      	lsls	r1, r2, #17
 8006dce:	d509      	bpl.n	8006de4 <HAL_FDCAN_IRQHandler+0xb0>
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8006dd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006dd2:	0452      	lsls	r2, r2, #17
 8006dd4:	d506      	bpl.n	8006de4 <HAL_FDCAN_IRQHandler+0xb0>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8006dd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006dda:	651a      	str	r2, [r3, #80]	; 0x50
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006ddc:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8006dde:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006de2:	6622      	str	r2, [r4, #96]	; 0x60
  if (ErrorStatusITs != 0U)
 8006de4:	b94e      	cbnz	r6, 8006dfa <HAL_FDCAN_IRQHandler+0xc6>
  if (Errors != 0U)
 8006de6:	b125      	cbz	r5, 8006df2 <HAL_FDCAN_IRQHandler+0xbe>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006de8:	6823      	ldr	r3, [r4, #0]
 8006dea:	651d      	str	r5, [r3, #80]	; 0x50
    hfdcan->ErrorCode |= Errors;
 8006dec:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006dee:	432b      	orrs	r3, r5
 8006df0:	6623      	str	r3, [r4, #96]	; 0x60
  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006df2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8006df4:	bb13      	cbnz	r3, 8006e3c <HAL_FDCAN_IRQHandler+0x108>
}
 8006df6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8006dfa:	651e      	str	r6, [r3, #80]	; 0x50
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006dfc:	4631      	mov	r1, r6
 8006dfe:	4620      	mov	r0, r4
 8006e00:	f7ff ff96 	bl	8006d30 <HAL_FDCAN_ErrorStatusCallback>
 8006e04:	e7ef      	b.n	8006de6 <HAL_FDCAN_IRQHandler+0xb2>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006e06:	f8c3 8050 	str.w	r8, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006e0a:	4641      	mov	r1, r8
 8006e0c:	4620      	mov	r0, r4
 8006e0e:	f7fa fc6f 	bl	80016f0 <HAL_FDCAN_RxFifo0Callback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006e12:	6823      	ldr	r3, [r4, #0]
  if (RxFifo1ITs != 0U)
 8006e14:	2f00      	cmp	r7, #0
 8006e16:	d0c0      	beq.n	8006d9a <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006e18:	651f      	str	r7, [r3, #80]	; 0x50
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8006e1a:	4639      	mov	r1, r7
 8006e1c:	4620      	mov	r0, r4
 8006e1e:	f7ff ff77 	bl	8006d10 <HAL_FDCAN_RxFifo1Callback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8006e22:	6823      	ldr	r3, [r4, #0]
 8006e24:	e7b9      	b.n	8006d9a <HAL_FDCAN_IRQHandler+0x66>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006e26:	f8c3 9050 	str.w	r9, [r3, #80]	; 0x50
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8006e2a:	4649      	mov	r1, r9
 8006e2c:	4620      	mov	r0, r4
 8006e2e:	f7ff ff6d 	bl	8006d0c <HAL_FDCAN_TxEventFifoCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006e32:	6823      	ldr	r3, [r4, #0]
  if (RxFifo0ITs != 0U)
 8006e34:	f1b8 0f00 	cmp.w	r8, #0
 8006e38:	d0ad      	beq.n	8006d96 <HAL_FDCAN_IRQHandler+0x62>
 8006e3a:	e7e4      	b.n	8006e06 <HAL_FDCAN_IRQHandler+0xd2>
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006e3c:	4620      	mov	r0, r4
 8006e3e:	f7ff ff75 	bl	8006d2c <HAL_FDCAN_ErrorCallback>
}
 8006e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8006e46:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8006e4a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006e4e:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8006e50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006e54:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8006e56:	4620      	mov	r0, r4
 8006e58:	f7ff ff60 	bl	8006d1c <HAL_FDCAN_TxBufferAbortCallback>
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006e5c:	6823      	ldr	r3, [r4, #0]
  if (TxEventFifoITs != 0U)
 8006e5e:	f1b9 0f00 	cmp.w	r9, #0
 8006e62:	d095      	beq.n	8006d90 <HAL_FDCAN_IRQHandler+0x5c>
 8006e64:	e7df      	b.n	8006e26 <HAL_FDCAN_IRQHandler+0xf2>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8006e66:	2240      	movs	r2, #64	; 0x40
 8006e68:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8006e6a:	f7ff ff5d 	bl	8006d28 <HAL_FDCAN_HighPriorityMessageCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8006e6e:	6823      	ldr	r3, [r4, #0]
 8006e70:	e785      	b.n	8006d7e <HAL_FDCAN_IRQHandler+0x4a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006e72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006e76:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006e78:	4620      	mov	r0, r4
 8006e7a:	f7ff ff51 	bl	8006d20 <HAL_FDCAN_TimestampWraparoundCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	e79d      	b.n	8006dbe <HAL_FDCAN_IRQHandler+0x8a>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8006e82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006e86:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8006e88:	4620      	mov	r0, r4
 8006e8a:	f7ff ff4b 	bl	8006d24 <HAL_FDCAN_TimeoutOccurredCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8006e8e:	6823      	ldr	r3, [r4, #0]
 8006e90:	e79b      	b.n	8006dca <HAL_FDCAN_IRQHandler+0x96>
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006e92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e96:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006e98:	4620      	mov	r0, r4
 8006e9a:	f7ff ff3b 	bl	8006d14 <HAL_FDCAN_TxFifoEmptyCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8006e9e:	6823      	ldr	r3, [r4, #0]
 8006ea0:	e781      	b.n	8006da6 <HAL_FDCAN_IRQHandler+0x72>
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8006ea2:	f8d3 10d4 	ldr.w	r1, [r3, #212]	; 0xd4
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006ea6:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006eaa:	4011      	ands	r1, r2
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006eac:	2280      	movs	r2, #128	; 0x80
 8006eae:	651a      	str	r2, [r3, #80]	; 0x50
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	f7ff ff31 	bl	8006d18 <HAL_FDCAN_TxBufferCompleteCallback>
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8006eb6:	6823      	ldr	r3, [r4, #0]
 8006eb8:	e77b      	b.n	8006db2 <HAL_FDCAN_IRQHandler+0x7e>
 8006eba:	bf00      	nop

08006ebc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006ec0:	680c      	ldr	r4, [r1, #0]
{
 8006ec2:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006ec4:	2c00      	cmp	r4, #0
 8006ec6:	d07d      	beq.n	8006fc4 <HAL_GPIO_Init+0x108>
 8006ec8:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006ecc:	4e71      	ldr	r6, [pc, #452]	; (8007094 <HAL_GPIO_Init+0x1d8>)
  uint32_t position = 0x00U;
 8006ece:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006ed0:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006ed4:	468e      	mov	lr, r1
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006ed6:	fa0b f703 	lsl.w	r7, fp, r3
    if (iocurrent != 0x00u)
 8006eda:	ea17 0a04 	ands.w	sl, r7, r4
 8006ede:	d06b      	beq.n	8006fb8 <HAL_GPIO_Init+0xfc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006ee0:	f8de 1004 	ldr.w	r1, [lr, #4]
 8006ee4:	f001 0203 	and.w	r2, r1, #3
 8006ee8:	1e55      	subs	r5, r2, #1
 8006eea:	2d01      	cmp	r5, #1
 8006eec:	d96d      	bls.n	8006fca <HAL_GPIO_Init+0x10e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006eee:	2a03      	cmp	r2, #3
 8006ef0:	f040 80b1 	bne.w	8007056 <HAL_GPIO_Init+0x19a>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006ef4:	fa02 f20c 	lsl.w	r2, r2, ip
 8006ef8:	43d5      	mvns	r5, r2
      temp = GPIOx->MODER;
 8006efa:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006efc:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006efe:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006f00:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      GPIOx->MODER = temp;
 8006f04:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006f06:	d057      	beq.n	8006fb8 <HAL_GPIO_Init+0xfc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006f08:	4d63      	ldr	r5, [pc, #396]	; (8007098 <HAL_GPIO_Init+0x1dc>)
 8006f0a:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8006f0c:	f042 0201 	orr.w	r2, r2, #1
 8006f10:	662a      	str	r2, [r5, #96]	; 0x60
 8006f12:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8006f14:	f002 0201 	and.w	r2, r2, #1
 8006f18:	9203      	str	r2, [sp, #12]
 8006f1a:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8006f1c:	f023 0203 	bic.w	r2, r3, #3
 8006f20:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006f24:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f28:	f003 0703 	and.w	r7, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8006f2c:	6895      	ldr	r5, [r2, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f2e:	00bf      	lsls	r7, r7, #2
 8006f30:	f04f 080f 	mov.w	r8, #15
 8006f34:	fa08 f807 	lsl.w	r8, r8, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006f38:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006f3c:	ea25 0908 	bic.w	r9, r5, r8
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006f40:	d01a      	beq.n	8006f78 <HAL_GPIO_Init+0xbc>
 8006f42:	4d56      	ldr	r5, [pc, #344]	; (800709c <HAL_GPIO_Init+0x1e0>)
 8006f44:	42a8      	cmp	r0, r5
 8006f46:	f000 8092 	beq.w	800706e <HAL_GPIO_Init+0x1b2>
 8006f4a:	4d55      	ldr	r5, [pc, #340]	; (80070a0 <HAL_GPIO_Init+0x1e4>)
 8006f4c:	42a8      	cmp	r0, r5
 8006f4e:	f000 8093 	beq.w	8007078 <HAL_GPIO_Init+0x1bc>
 8006f52:	4d54      	ldr	r5, [pc, #336]	; (80070a4 <HAL_GPIO_Init+0x1e8>)
 8006f54:	42a8      	cmp	r0, r5
 8006f56:	f000 8083 	beq.w	8007060 <HAL_GPIO_Init+0x1a4>
 8006f5a:	4d53      	ldr	r5, [pc, #332]	; (80070a8 <HAL_GPIO_Init+0x1ec>)
 8006f5c:	42a8      	cmp	r0, r5
 8006f5e:	f000 8092 	beq.w	8007086 <HAL_GPIO_Init+0x1ca>
 8006f62:	4d52      	ldr	r5, [pc, #328]	; (80070ac <HAL_GPIO_Init+0x1f0>)
 8006f64:	42a8      	cmp	r0, r5
 8006f66:	bf0c      	ite	eq
 8006f68:	f04f 0805 	moveq.w	r8, #5
 8006f6c:	f04f 0806 	movne.w	r8, #6
 8006f70:	fa08 f707 	lsl.w	r7, r8, r7
 8006f74:	ea49 0907 	orr.w	r9, r9, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006f78:	f8c2 9008 	str.w	r9, [r2, #8]
        temp = EXTI->RTSR1;
 8006f7c:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(iocurrent);
 8006f7e:	ea6f 050a 	mvn.w	r5, sl
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006f82:	02cf      	lsls	r7, r1, #11
        temp &= ~(iocurrent);
 8006f84:	bf54      	ite	pl
 8006f86:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006f88:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->RTSR1 = temp;
 8006f8c:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR1;
 8006f8e:	68f2      	ldr	r2, [r6, #12]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006f90:	028f      	lsls	r7, r1, #10
        temp &= ~(iocurrent);
 8006f92:	bf54      	ite	pl
 8006f94:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006f96:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->FTSR1 = temp;
 8006f9a:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR1;
 8006f9c:	6872      	ldr	r2, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006f9e:	038f      	lsls	r7, r1, #14
        temp &= ~(iocurrent);
 8006fa0:	bf54      	ite	pl
 8006fa2:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006fa4:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->EMR1 = temp;
 8006fa8:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006faa:	6832      	ldr	r2, [r6, #0]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006fac:	03c9      	lsls	r1, r1, #15
        temp &= ~(iocurrent);
 8006fae:	bf54      	ite	pl
 8006fb0:	402a      	andpl	r2, r5
        {
          temp |= iocurrent;
 8006fb2:	ea4a 0202 	orrmi.w	r2, sl, r2
        }
        EXTI->IMR1 = temp;
 8006fb6:	6032      	str	r2, [r6, #0]
      }
    }

    position++;
 8006fb8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006fba:	fa34 f203 	lsrs.w	r2, r4, r3
 8006fbe:	f10c 0c02 	add.w	ip, ip, #2
 8006fc2:	d188      	bne.n	8006ed6 <HAL_GPIO_Init+0x1a>
  }
}
 8006fc4:	b005      	add	sp, #20
 8006fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 8006fca:	f8d0 9008 	ldr.w	r9, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006fce:	f8de 500c 	ldr.w	r5, [lr, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006fd2:	f04f 0803 	mov.w	r8, #3
 8006fd6:	fa08 f80c 	lsl.w	r8, r8, ip
 8006fda:	ea29 0908 	bic.w	r9, r9, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006fde:	fa05 f50c 	lsl.w	r5, r5, ip
 8006fe2:	ea45 0509 	orr.w	r5, r5, r9
        GPIOx->OSPEEDR = temp;
 8006fe6:	6085      	str	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006fe8:	ea6f 0508 	mvn.w	r5, r8
        temp = GPIOx->OTYPER;
 8006fec:	f8d0 8004 	ldr.w	r8, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006ff0:	ea28 0807 	bic.w	r8, r8, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006ff4:	f3c1 1700 	ubfx	r7, r1, #4, #1
 8006ff8:	409f      	lsls	r7, r3
 8006ffa:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8006ffe:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8007000:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007002:	ea07 0805 	and.w	r8, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007006:	f8de 7008 	ldr.w	r7, [lr, #8]
 800700a:	fa07 f70c 	lsl.w	r7, r7, ip
 800700e:	ea47 0708 	orr.w	r7, r7, r8
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007012:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8007014:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007016:	fa02 f20c 	lsl.w	r2, r2, ip
 800701a:	f47f af6e 	bne.w	8006efa <HAL_GPIO_Init+0x3e>
        temp = GPIOx->AFR[position >> 3U];
 800701e:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8007022:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007026:	f003 0807 	and.w	r8, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800702a:	f8d9 7020 	ldr.w	r7, [r9, #32]
 800702e:	9700      	str	r7, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007030:	f8de 7010 	ldr.w	r7, [lr, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007034:	ea4f 0888 	mov.w	r8, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007038:	fa07 f708 	lsl.w	r7, r7, r8
 800703c:	9701      	str	r7, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800703e:	270f      	movs	r7, #15
 8007040:	fa07 f808 	lsl.w	r8, r7, r8
 8007044:	9f00      	ldr	r7, [sp, #0]
 8007046:	ea27 0808 	bic.w	r8, r7, r8
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800704a:	9f01      	ldr	r7, [sp, #4]
 800704c:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->AFR[position >> 3U] = temp;
 8007050:	f8c9 7020 	str.w	r7, [r9, #32]
 8007054:	e751      	b.n	8006efa <HAL_GPIO_Init+0x3e>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007056:	2503      	movs	r5, #3
 8007058:	fa05 f50c 	lsl.w	r5, r5, ip
 800705c:	43ed      	mvns	r5, r5
 800705e:	e7cf      	b.n	8007000 <HAL_GPIO_Init+0x144>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007060:	f04f 0803 	mov.w	r8, #3
 8007064:	fa08 f707 	lsl.w	r7, r8, r7
 8007068:	ea49 0907 	orr.w	r9, r9, r7
 800706c:	e784      	b.n	8006f78 <HAL_GPIO_Init+0xbc>
 800706e:	fa0b f707 	lsl.w	r7, fp, r7
 8007072:	ea49 0907 	orr.w	r9, r9, r7
 8007076:	e77f      	b.n	8006f78 <HAL_GPIO_Init+0xbc>
 8007078:	f04f 0802 	mov.w	r8, #2
 800707c:	fa08 f707 	lsl.w	r7, r8, r7
 8007080:	ea49 0907 	orr.w	r9, r9, r7
 8007084:	e778      	b.n	8006f78 <HAL_GPIO_Init+0xbc>
 8007086:	f04f 0804 	mov.w	r8, #4
 800708a:	fa08 f707 	lsl.w	r7, r8, r7
 800708e:	ea49 0907 	orr.w	r9, r9, r7
 8007092:	e771      	b.n	8006f78 <HAL_GPIO_Init+0xbc>
 8007094:	40010400 	.word	0x40010400
 8007098:	40021000 	.word	0x40021000
 800709c:	48000400 	.word	0x48000400
 80070a0:	48000800 	.word	0x48000800
 80070a4:	48000c00 	.word	0x48000c00
 80070a8:	48001000 	.word	0x48001000
 80070ac:	48001400 	.word	0x48001400

080070b0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80070b0:	b10a      	cbz	r2, 80070b6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80070b2:	6181      	str	r1, [r0, #24]
 80070b4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80070b6:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80070b8:	4770      	bx	lr
 80070ba:	bf00      	nop

080070bc <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80070bc:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80070be:	ea01 0203 	and.w	r2, r1, r3
 80070c2:	ea21 0103 	bic.w	r1, r1, r3
 80070c6:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80070ca:	6181      	str	r1, [r0, #24]
}
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop

080070d0 <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d073      	beq.n	80071bc <HAL_OPAMP_Init+0xec>
{
 80070d4:	b530      	push	{r4, r5, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80070d6:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80070da:	2b05      	cmp	r3, #5
{
 80070dc:	b083      	sub	sp, #12
 80070de:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80070e0:	d057      	beq.n	8007192 <HAL_OPAMP_Init+0xc2>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80070e2:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80070e6:	2b02      	cmp	r3, #2
 80070e8:	d053      	beq.n	8007192 <HAL_OPAMP_Init+0xc2>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80070ea:	4b35      	ldr	r3, [pc, #212]	; (80071c0 <HAL_OPAMP_Init+0xf0>)
 80070ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80070ee:	f042 0201 	orr.w	r2, r2, #1
 80070f2:	661a      	str	r2, [r3, #96]	; 0x60
 80070f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070f6:	f003 0301 	and.w	r3, r3, #1
 80070fa:	9301      	str	r3, [sp, #4]
 80070fc:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80070fe:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8007102:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007106:	b90b      	cbnz	r3, 800710c <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8007108:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 800710c:	4620      	mov	r0, r4
 800710e:	f7fd fdb7 	bl	8004c80 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007112:	68a3      	ldr	r3, [r4, #8]
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8007114:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007116:	f023 0220 	bic.w	r2, r3, #32
 800711a:	2a40      	cmp	r2, #64	; 0x40
      MODIFY_REG(hopamp->Instance->CSR,
 800711c:	6822      	ldr	r2, [r4, #0]
 800711e:	6811      	ldr	r1, [r2, #0]
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8007120:	d03a      	beq.n	8007198 <HAL_OPAMP_Init+0xc8>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8007122:	6865      	ldr	r5, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 8007124:	f021 0110 	bic.w	r1, r1, #16
 8007128:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 800712a:	68e0      	ldr	r0, [r4, #12]
      MODIFY_REG(hopamp->Instance->CSR,
 800712c:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 800712e:	432b      	orrs	r3, r5
 8007130:	4303      	orrs	r3, r0
 8007132:	6920      	ldr	r0, [r4, #16]
 8007134:	6811      	ldr	r1, [r2, #0]
 8007136:	4303      	orrs	r3, r0
 8007138:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800713a:	4303      	orrs	r3, r0
 800713c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800713e:	4303      	orrs	r3, r0
 8007140:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007142:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8007146:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8007148:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800714c:	481d      	ldr	r0, [pc, #116]	; (80071c4 <HAL_OPAMP_Init+0xf4>)
 800714e:	4008      	ands	r0, r1
 8007150:	7d21      	ldrb	r1, [r4, #20]
 8007152:	f1a1 0101 	sub.w	r1, r1, #1
 8007156:	fab1 f181 	clz	r1, r1
 800715a:	4303      	orrs	r3, r0
 800715c:	0949      	lsrs	r1, r1, #5
 800715e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007162:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8007164:	6993      	ldr	r3, [r2, #24]
 8007166:	2b00      	cmp	r3, #0
 8007168:	db09      	blt.n	800717e <HAL_OPAMP_Init+0xae>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 800716a:	e9d4 3006 	ldrd	r3, r0, [r4, #24]
 800716e:	6991      	ldr	r1, [r2, #24]
 8007170:	4303      	orrs	r3, r0
 8007172:	6a20      	ldr	r0, [r4, #32]
 8007174:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8007178:	4303      	orrs	r3, r0
 800717a:	430b      	orrs	r3, r1
 800717c:	6193      	str	r3, [r2, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800717e:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 8007182:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8007186:	b9b3      	cbnz	r3, 80071b6 <HAL_OPAMP_Init+0xe6>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8007188:	2301      	movs	r3, #1
 800718a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 800718e:	b003      	add	sp, #12
 8007190:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8007192:	2001      	movs	r0, #1
}
 8007194:	b003      	add	sp, #12
 8007196:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8007198:	f021 0110 	bic.w	r1, r1, #16
 800719c:	4301      	orrs	r1, r0
      MODIFY_REG(hopamp->Instance->CSR,
 800719e:	6860      	ldr	r0, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 80071a0:	6011      	str	r1, [r2, #0]
      MODIFY_REG(hopamp->Instance->CSR,
 80071a2:	4303      	orrs	r3, r0
 80071a4:	6920      	ldr	r0, [r4, #16]
 80071a6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80071a8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80071aa:	4303      	orrs	r3, r0
 80071ac:	430b      	orrs	r3, r1
 80071ae:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80071b0:	6811      	ldr	r1, [r2, #0]
 80071b2:	432b      	orrs	r3, r5
 80071b4:	e7c5      	b.n	8007142 <HAL_OPAMP_Init+0x72>
    return status;
 80071b6:	2000      	movs	r0, #0
}
 80071b8:	b003      	add	sp, #12
 80071ba:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 80071bc:	2001      	movs	r0, #1
}
 80071be:	4770      	bx	lr
 80071c0:	40021000 	.word	0x40021000
 80071c4:	e0003e11 	.word	0xe0003e11

080071c8 <HAL_PWREx_ControlVoltageScaling>:
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80071c8:	4a37      	ldr	r2, [pc, #220]	; (80072a8 <HAL_PWREx_ControlVoltageScaling+0xe0>)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80071ca:	b960      	cbnz	r0, 80071e6 <HAL_PWREx_ControlVoltageScaling+0x1e>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80071cc:	6813      	ldr	r3, [r2, #0]
 80071ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80071d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80071d6:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80071da:	d01d      	beq.n	8007218 <HAL_PWREx_ControlVoltageScaling+0x50>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80071dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80071e4:	4770      	bx	lr
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80071e6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80071ea:	d007      	beq.n	80071fc <HAL_PWREx_ControlVoltageScaling+0x34>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80071ec:	6813      	ldr	r3, [r2, #0]
 80071ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80071f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80071f6:	2000      	movs	r0, #0
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80071f8:	6013      	str	r3, [r2, #0]
}
 80071fa:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80071fc:	6813      	ldr	r3, [r2, #0]
 80071fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007202:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007206:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800720a:	d02b      	beq.n	8007264 <HAL_PWREx_ControlVoltageScaling+0x9c>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800720c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  return HAL_OK;
 8007210:	2000      	movs	r0, #0
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007212:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8007216:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007218:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800721c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007220:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007222:	4822      	ldr	r0, [pc, #136]	; (80072ac <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8007224:	4922      	ldr	r1, [pc, #136]	; (80072b0 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007226:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800722a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800722e:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007230:	6803      	ldr	r3, [r0, #0]
 8007232:	2032      	movs	r0, #50	; 0x32
 8007234:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007238:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800723a:	fba1 1303 	umull	r1, r3, r1, r3
 800723e:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007240:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007242:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007246:	d506      	bpl.n	8007256 <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007248:	e000      	b.n	800724c <HAL_PWREx_ControlVoltageScaling+0x84>
 800724a:	b123      	cbz	r3, 8007256 <HAL_PWREx_ControlVoltageScaling+0x8e>
 800724c:	6951      	ldr	r1, [r2, #20]
 800724e:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 8007250:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007254:	d4f9      	bmi.n	800724a <HAL_PWREx_ControlVoltageScaling+0x82>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007256:	4b14      	ldr	r3, [pc, #80]	; (80072a8 <HAL_PWREx_ControlVoltageScaling+0xe0>)
 8007258:	695b      	ldr	r3, [r3, #20]
 800725a:	055b      	lsls	r3, r3, #21
  return HAL_OK;
 800725c:	bf54      	ite	pl
 800725e:	2000      	movpl	r0, #0
        return HAL_TIMEOUT;
 8007260:	2003      	movmi	r0, #3
 8007262:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007264:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007268:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800726c:	6813      	ldr	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800726e:	480f      	ldr	r0, [pc, #60]	; (80072ac <HAL_PWREx_ControlVoltageScaling+0xe4>)
 8007270:	490f      	ldr	r1, [pc, #60]	; (80072b0 <HAL_PWREx_ControlVoltageScaling+0xe8>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007272:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007276:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800727a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800727c:	6803      	ldr	r3, [r0, #0]
 800727e:	2032      	movs	r0, #50	; 0x32
 8007280:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007284:	6950      	ldr	r0, [r2, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007286:	fba1 1303 	umull	r1, r3, r1, r3
 800728a:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800728c:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800728e:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007292:	d5e0      	bpl.n	8007256 <HAL_PWREx_ControlVoltageScaling+0x8e>
 8007294:	e001      	b.n	800729a <HAL_PWREx_ControlVoltageScaling+0xd2>
 8007296:	2b00      	cmp	r3, #0
 8007298:	d0dd      	beq.n	8007256 <HAL_PWREx_ControlVoltageScaling+0x8e>
 800729a:	6951      	ldr	r1, [r2, #20]
 800729c:	0549      	lsls	r1, r1, #21
        wait_loop_index--;
 800729e:	f103 33ff 	add.w	r3, r3, #4294967295
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80072a2:	d5d8      	bpl.n	8007256 <HAL_PWREx_ControlVoltageScaling+0x8e>
 80072a4:	e7f7      	b.n	8007296 <HAL_PWREx_ControlVoltageScaling+0xce>
 80072a6:	bf00      	nop
 80072a8:	40007000 	.word	0x40007000
 80072ac:	200004d8 	.word	0x200004d8
 80072b0:	431bde83 	.word	0x431bde83

080072b4 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80072b4:	4a02      	ldr	r2, [pc, #8]	; (80072c0 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 80072b6:	6893      	ldr	r3, [r2, #8]
 80072b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80072bc:	6093      	str	r3, [r2, #8]
}
 80072be:	4770      	bx	lr
 80072c0:	40007000 	.word	0x40007000

080072c4 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80072c4:	2800      	cmp	r0, #0
 80072c6:	f000 81c3 	beq.w	8007650 <HAL_RCC_OscConfig+0x38c>
{
 80072ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072ce:	6803      	ldr	r3, [r0, #0]
 80072d0:	07d9      	lsls	r1, r3, #31
{
 80072d2:	b082      	sub	sp, #8
 80072d4:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072d6:	d52d      	bpl.n	8007334 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072d8:	49a6      	ldr	r1, [pc, #664]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 80072da:	688a      	ldr	r2, [r1, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80072dc:	68c9      	ldr	r1, [r1, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072de:	f002 020c 	and.w	r2, r2, #12

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80072e2:	2a0c      	cmp	r2, #12
 80072e4:	f000 810a 	beq.w	80074fc <HAL_RCC_OscConfig+0x238>
 80072e8:	2a08      	cmp	r2, #8
 80072ea:	f000 810c 	beq.w	8007506 <HAL_RCC_OscConfig+0x242>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072ee:	6863      	ldr	r3, [r4, #4]
 80072f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072f4:	f000 8133 	beq.w	800755e <HAL_RCC_OscConfig+0x29a>
 80072f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80072fc:	f000 819b 	beq.w	8007636 <HAL_RCC_OscConfig+0x372>
 8007300:	4d9c      	ldr	r5, [pc, #624]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 8007302:	682a      	ldr	r2, [r5, #0]
 8007304:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007308:	602a      	str	r2, [r5, #0]
 800730a:	682a      	ldr	r2, [r5, #0]
 800730c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007310:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007312:	2b00      	cmp	r3, #0
 8007314:	f040 8128 	bne.w	8007568 <HAL_RCC_OscConfig+0x2a4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007318:	f7fe f8d4 	bl	80054c4 <HAL_GetTick>
 800731c:	4606      	mov	r6, r0

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800731e:	e005      	b.n	800732c <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007320:	f7fe f8d0 	bl	80054c4 <HAL_GetTick>
 8007324:	1b80      	subs	r0, r0, r6
 8007326:	2864      	cmp	r0, #100	; 0x64
 8007328:	f200 8142 	bhi.w	80075b0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800732c:	682b      	ldr	r3, [r5, #0]
 800732e:	039f      	lsls	r7, r3, #14
 8007330:	d4f6      	bmi.n	8007320 <HAL_RCC_OscConfig+0x5c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	079e      	lsls	r6, r3, #30
 8007336:	d528      	bpl.n	800738a <HAL_RCC_OscConfig+0xc6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007338:	4a8e      	ldr	r2, [pc, #568]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 800733a:	6893      	ldr	r3, [r2, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800733c:	68d2      	ldr	r2, [r2, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800733e:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007342:	2b0c      	cmp	r3, #12
 8007344:	f000 80ec 	beq.w	8007520 <HAL_RCC_OscConfig+0x25c>
 8007348:	2b04      	cmp	r3, #4
 800734a:	f000 80ee 	beq.w	800752a <HAL_RCC_OscConfig+0x266>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800734e:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007350:	4d88      	ldr	r5, [pc, #544]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007352:	2b00      	cmp	r3, #0
 8007354:	f000 811d 	beq.w	8007592 <HAL_RCC_OscConfig+0x2ce>
        __HAL_RCC_HSI_ENABLE();
 8007358:	682b      	ldr	r3, [r5, #0]
 800735a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800735e:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007360:	f7fe f8b0 	bl	80054c4 <HAL_GetTick>
 8007364:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007366:	e005      	b.n	8007374 <HAL_RCC_OscConfig+0xb0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007368:	f7fe f8ac 	bl	80054c4 <HAL_GetTick>
 800736c:	1b80      	subs	r0, r0, r6
 800736e:	2802      	cmp	r0, #2
 8007370:	f200 811e 	bhi.w	80075b0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007374:	682b      	ldr	r3, [r5, #0]
 8007376:	0558      	lsls	r0, r3, #21
 8007378:	d5f6      	bpl.n	8007368 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800737a:	686b      	ldr	r3, [r5, #4]
 800737c:	6922      	ldr	r2, [r4, #16]
 800737e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007382:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007386:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007388:	6823      	ldr	r3, [r4, #0]
 800738a:	071a      	lsls	r2, r3, #28
 800738c:	d519      	bpl.n	80073c2 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800738e:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007390:	4d78      	ldr	r5, [pc, #480]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007392:	2b00      	cmp	r3, #0
 8007394:	f000 809e 	beq.w	80074d4 <HAL_RCC_OscConfig+0x210>
      __HAL_RCC_LSI_ENABLE();
 8007398:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800739c:	f043 0301 	orr.w	r3, r3, #1
 80073a0:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073a4:	f7fe f88e 	bl	80054c4 <HAL_GetTick>
 80073a8:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80073aa:	e005      	b.n	80073b8 <HAL_RCC_OscConfig+0xf4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80073ac:	f7fe f88a 	bl	80054c4 <HAL_GetTick>
 80073b0:	1b80      	subs	r0, r0, r6
 80073b2:	2802      	cmp	r0, #2
 80073b4:	f200 80fc 	bhi.w	80075b0 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80073b8:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80073bc:	079f      	lsls	r7, r3, #30
 80073be:	d5f5      	bpl.n	80073ac <HAL_RCC_OscConfig+0xe8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80073c0:	6823      	ldr	r3, [r4, #0]
 80073c2:	0759      	lsls	r1, r3, #29
 80073c4:	d541      	bpl.n	800744a <HAL_RCC_OscConfig+0x186>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80073c6:	4b6b      	ldr	r3, [pc, #428]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 80073c8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80073ca:	00d2      	lsls	r2, r2, #3
 80073cc:	f100 80f4 	bmi.w	80075b8 <HAL_RCC_OscConfig+0x2f4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073d0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80073d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80073d6:	659a      	str	r2, [r3, #88]	; 0x58
 80073d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073de:	9301      	str	r3, [sp, #4]
 80073e0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80073e2:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80073e4:	4e64      	ldr	r6, [pc, #400]	; (8007578 <HAL_RCC_OscConfig+0x2b4>)
 80073e6:	6833      	ldr	r3, [r6, #0]
 80073e8:	05df      	lsls	r7, r3, #23
 80073ea:	f140 8113 	bpl.w	8007614 <HAL_RCC_OscConfig+0x350>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073ee:	68a3      	ldr	r3, [r4, #8]
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	f000 80e3 	beq.w	80075bc <HAL_RCC_OscConfig+0x2f8>
 80073f6:	2b05      	cmp	r3, #5
 80073f8:	f000 8169 	beq.w	80076ce <HAL_RCC_OscConfig+0x40a>
 80073fc:	4e5d      	ldr	r6, [pc, #372]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 80073fe:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8007402:	f022 0201 	bic.w	r2, r2, #1
 8007406:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
 800740a:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800740e:	f022 0204 	bic.w	r2, r2, #4
 8007412:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007416:	2b00      	cmp	r3, #0
 8007418:	f040 80d7 	bne.w	80075ca <HAL_RCC_OscConfig+0x306>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800741c:	f7fe f852 	bl	80054c4 <HAL_GetTick>

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007420:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007424:	4607      	mov	r7, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007426:	e005      	b.n	8007434 <HAL_RCC_OscConfig+0x170>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007428:	f7fe f84c 	bl	80054c4 <HAL_GetTick>
 800742c:	1bc0      	subs	r0, r0, r7
 800742e:	4540      	cmp	r0, r8
 8007430:	f200 80be 	bhi.w	80075b0 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007434:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8007438:	079a      	lsls	r2, r3, #30
 800743a:	d4f5      	bmi.n	8007428 <HAL_RCC_OscConfig+0x164>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800743c:	b125      	cbz	r5, 8007448 <HAL_RCC_OscConfig+0x184>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800743e:	4a4d      	ldr	r2, [pc, #308]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 8007440:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007442:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007446:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007448:	6823      	ldr	r3, [r4, #0]
 800744a:	069b      	lsls	r3, r3, #26
 800744c:	d518      	bpl.n	8007480 <HAL_RCC_OscConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800744e:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007450:	4d48      	ldr	r5, [pc, #288]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007452:	2b00      	cmp	r3, #0
 8007454:	f000 80ca 	beq.w	80075ec <HAL_RCC_OscConfig+0x328>
      __HAL_RCC_HSI48_ENABLE();
 8007458:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800745c:	f043 0301 	orr.w	r3, r3, #1
 8007460:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007464:	f7fe f82e 	bl	80054c4 <HAL_GetTick>
 8007468:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800746a:	e005      	b.n	8007478 <HAL_RCC_OscConfig+0x1b4>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800746c:	f7fe f82a 	bl	80054c4 <HAL_GetTick>
 8007470:	1b80      	subs	r0, r0, r6
 8007472:	2802      	cmp	r0, #2
 8007474:	f200 809c 	bhi.w	80075b0 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007478:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800747c:	079f      	lsls	r7, r3, #30
 800747e:	d5f5      	bpl.n	800746c <HAL_RCC_OscConfig+0x1a8>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007480:	69e0      	ldr	r0, [r4, #28]
 8007482:	b318      	cbz	r0, 80074cc <HAL_RCC_OscConfig+0x208>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007484:	4d3b      	ldr	r5, [pc, #236]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 8007486:	68ab      	ldr	r3, [r5, #8]
 8007488:	f003 030c 	and.w	r3, r3, #12
 800748c:	2b0c      	cmp	r3, #12
 800748e:	f000 812c 	beq.w	80076ea <HAL_RCC_OscConfig+0x426>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007492:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007494:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8007496:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800749a:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800749c:	f000 80da 	beq.w	8007654 <HAL_RCC_OscConfig+0x390>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80074a0:	68eb      	ldr	r3, [r5, #12]
 80074a2:	f023 0303 	bic.w	r3, r3, #3
 80074a6:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80074a8:	68eb      	ldr	r3, [r5, #12]
 80074aa:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80074ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074b2:	60eb      	str	r3, [r5, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074b4:	f7fe f806 	bl	80054c4 <HAL_GetTick>
 80074b8:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80074ba:	e004      	b.n	80074c6 <HAL_RCC_OscConfig+0x202>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80074bc:	f7fe f802 	bl	80054c4 <HAL_GetTick>
 80074c0:	1b00      	subs	r0, r0, r4
 80074c2:	2802      	cmp	r0, #2
 80074c4:	d874      	bhi.n	80075b0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80074c6:	682b      	ldr	r3, [r5, #0]
 80074c8:	019b      	lsls	r3, r3, #6
 80074ca:	d4f7      	bmi.n	80074bc <HAL_RCC_OscConfig+0x1f8>
      }
    }
  }
  }

  return HAL_OK;
 80074cc:	2000      	movs	r0, #0
}
 80074ce:	b002      	add	sp, #8
 80074d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80074d4:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80074d8:	f023 0301 	bic.w	r3, r3, #1
 80074dc:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 80074e0:	f7fd fff0 	bl	80054c4 <HAL_GetTick>
 80074e4:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80074e6:	e004      	b.n	80074f2 <HAL_RCC_OscConfig+0x22e>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074e8:	f7fd ffec 	bl	80054c4 <HAL_GetTick>
 80074ec:	1b80      	subs	r0, r0, r6
 80074ee:	2802      	cmp	r0, #2
 80074f0:	d85e      	bhi.n	80075b0 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80074f2:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80074f6:	0798      	lsls	r0, r3, #30
 80074f8:	d4f6      	bmi.n	80074e8 <HAL_RCC_OscConfig+0x224>
 80074fa:	e761      	b.n	80073c0 <HAL_RCC_OscConfig+0xfc>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074fc:	f001 0103 	and.w	r1, r1, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007500:	2903      	cmp	r1, #3
 8007502:	f47f aef4 	bne.w	80072ee <HAL_RCC_OscConfig+0x2a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007506:	4a1b      	ldr	r2, [pc, #108]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 8007508:	6812      	ldr	r2, [r2, #0]
 800750a:	0392      	lsls	r2, r2, #14
 800750c:	f57f af12 	bpl.w	8007334 <HAL_RCC_OscConfig+0x70>
 8007510:	6862      	ldr	r2, [r4, #4]
 8007512:	2a00      	cmp	r2, #0
 8007514:	f47f af0e 	bne.w	8007334 <HAL_RCC_OscConfig+0x70>
        return HAL_ERROR;
 8007518:	2001      	movs	r0, #1
}
 800751a:	b002      	add	sp, #8
 800751c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007520:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007524:	2a02      	cmp	r2, #2
 8007526:	f47f af12 	bne.w	800734e <HAL_RCC_OscConfig+0x8a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800752a:	4b12      	ldr	r3, [pc, #72]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	055d      	lsls	r5, r3, #21
 8007530:	d502      	bpl.n	8007538 <HAL_RCC_OscConfig+0x274>
 8007532:	68e3      	ldr	r3, [r4, #12]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d0ef      	beq.n	8007518 <HAL_RCC_OscConfig+0x254>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007538:	4a0e      	ldr	r2, [pc, #56]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 800753a:	6920      	ldr	r0, [r4, #16]
 800753c:	6853      	ldr	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800753e:	490f      	ldr	r1, [pc, #60]	; (800757c <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007540:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007544:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8007548:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800754a:	6808      	ldr	r0, [r1, #0]
 800754c:	f7fd ff78 	bl	8005440 <HAL_InitTick>
 8007550:	2800      	cmp	r0, #0
 8007552:	d1e1      	bne.n	8007518 <HAL_RCC_OscConfig+0x254>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007554:	6823      	ldr	r3, [r4, #0]
 8007556:	071a      	lsls	r2, r3, #28
 8007558:	f57f af33 	bpl.w	80073c2 <HAL_RCC_OscConfig+0xfe>
 800755c:	e717      	b.n	800738e <HAL_RCC_OscConfig+0xca>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800755e:	4a05      	ldr	r2, [pc, #20]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
 8007560:	6813      	ldr	r3, [r2, #0]
 8007562:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007566:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8007568:	f7fd ffac 	bl	80054c4 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800756c:	4e01      	ldr	r6, [pc, #4]	; (8007574 <HAL_RCC_OscConfig+0x2b0>)
        tickstart = HAL_GetTick();
 800756e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007570:	e00b      	b.n	800758a <HAL_RCC_OscConfig+0x2c6>
 8007572:	bf00      	nop
 8007574:	40021000 	.word	0x40021000
 8007578:	40007000 	.word	0x40007000
 800757c:	200004e0 	.word	0x200004e0
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007580:	f7fd ffa0 	bl	80054c4 <HAL_GetTick>
 8007584:	1b40      	subs	r0, r0, r5
 8007586:	2864      	cmp	r0, #100	; 0x64
 8007588:	d812      	bhi.n	80075b0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800758a:	6833      	ldr	r3, [r6, #0]
 800758c:	039b      	lsls	r3, r3, #14
 800758e:	d5f7      	bpl.n	8007580 <HAL_RCC_OscConfig+0x2bc>
 8007590:	e6cf      	b.n	8007332 <HAL_RCC_OscConfig+0x6e>
        __HAL_RCC_HSI_DISABLE();
 8007592:	682b      	ldr	r3, [r5, #0]
 8007594:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007598:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800759a:	f7fd ff93 	bl	80054c4 <HAL_GetTick>
 800759e:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80075a0:	682b      	ldr	r3, [r5, #0]
 80075a2:	0559      	lsls	r1, r3, #21
 80075a4:	d5d6      	bpl.n	8007554 <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075a6:	f7fd ff8d 	bl	80054c4 <HAL_GetTick>
 80075aa:	1b80      	subs	r0, r0, r6
 80075ac:	2802      	cmp	r0, #2
 80075ae:	d9f7      	bls.n	80075a0 <HAL_RCC_OscConfig+0x2dc>
            return HAL_TIMEOUT;
 80075b0:	2003      	movs	r0, #3
}
 80075b2:	b002      	add	sp, #8
 80075b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    FlagStatus       pwrclkchanged = RESET;
 80075b8:	2500      	movs	r5, #0
 80075ba:	e713      	b.n	80073e4 <HAL_RCC_OscConfig+0x120>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075bc:	4a65      	ldr	r2, [pc, #404]	; (8007754 <HAL_RCC_OscConfig+0x490>)
 80075be:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80075c2:	f043 0301 	orr.w	r3, r3, #1
 80075c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 80075ca:	f7fd ff7b 	bl	80054c4 <HAL_GetTick>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075ce:	4f61      	ldr	r7, [pc, #388]	; (8007754 <HAL_RCC_OscConfig+0x490>)
      tickstart = HAL_GetTick();
 80075d0:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075d2:	f241 3888 	movw	r8, #5000	; 0x1388
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075d6:	e004      	b.n	80075e2 <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075d8:	f7fd ff74 	bl	80054c4 <HAL_GetTick>
 80075dc:	1b80      	subs	r0, r0, r6
 80075de:	4540      	cmp	r0, r8
 80075e0:	d8e6      	bhi.n	80075b0 <HAL_RCC_OscConfig+0x2ec>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075e2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80075e6:	0799      	lsls	r1, r3, #30
 80075e8:	d5f6      	bpl.n	80075d8 <HAL_RCC_OscConfig+0x314>
 80075ea:	e727      	b.n	800743c <HAL_RCC_OscConfig+0x178>
      __HAL_RCC_HSI48_DISABLE();
 80075ec:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80075f0:	f023 0301 	bic.w	r3, r3, #1
 80075f4:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 80075f8:	f7fd ff64 	bl	80054c4 <HAL_GetTick>
 80075fc:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80075fe:	e004      	b.n	800760a <HAL_RCC_OscConfig+0x346>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007600:	f7fd ff60 	bl	80054c4 <HAL_GetTick>
 8007604:	1b80      	subs	r0, r0, r6
 8007606:	2802      	cmp	r0, #2
 8007608:	d8d2      	bhi.n	80075b0 <HAL_RCC_OscConfig+0x2ec>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800760a:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800760e:	0798      	lsls	r0, r3, #30
 8007610:	d4f6      	bmi.n	8007600 <HAL_RCC_OscConfig+0x33c>
 8007612:	e735      	b.n	8007480 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007614:	6833      	ldr	r3, [r6, #0]
 8007616:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800761a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800761c:	f7fd ff52 	bl	80054c4 <HAL_GetTick>
 8007620:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007622:	6833      	ldr	r3, [r6, #0]
 8007624:	05d8      	lsls	r0, r3, #23
 8007626:	f53f aee2 	bmi.w	80073ee <HAL_RCC_OscConfig+0x12a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800762a:	f7fd ff4b 	bl	80054c4 <HAL_GetTick>
 800762e:	1bc0      	subs	r0, r0, r7
 8007630:	2802      	cmp	r0, #2
 8007632:	d9f6      	bls.n	8007622 <HAL_RCC_OscConfig+0x35e>
 8007634:	e7bc      	b.n	80075b0 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007636:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800763a:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8007644:	601a      	str	r2, [r3, #0]
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800764c:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800764e:	e78b      	b.n	8007568 <HAL_RCC_OscConfig+0x2a4>
    return HAL_ERROR;
 8007650:	2001      	movs	r0, #1
}
 8007652:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8007654:	f7fd ff36 	bl	80054c4 <HAL_GetTick>
 8007658:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800765a:	e004      	b.n	8007666 <HAL_RCC_OscConfig+0x3a2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800765c:	f7fd ff32 	bl	80054c4 <HAL_GetTick>
 8007660:	1b80      	subs	r0, r0, r6
 8007662:	2802      	cmp	r0, #2
 8007664:	d8a4      	bhi.n	80075b0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007666:	682b      	ldr	r3, [r5, #0]
 8007668:	0199      	lsls	r1, r3, #6
 800766a:	d4f7      	bmi.n	800765c <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800766c:	68e9      	ldr	r1, [r5, #12]
 800766e:	4b3a      	ldr	r3, [pc, #232]	; (8007758 <HAL_RCC_OscConfig+0x494>)
 8007670:	6a22      	ldr	r2, [r4, #32]
 8007672:	6a60      	ldr	r0, [r4, #36]	; 0x24
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007674:	4e37      	ldr	r6, [pc, #220]	; (8007754 <HAL_RCC_OscConfig+0x490>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007676:	400b      	ands	r3, r1
 8007678:	4313      	orrs	r3, r2
 800767a:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 800767e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007682:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8007686:	e9d4 120c 	ldrd	r1, r2, [r4, #48]	; 0x30
 800768a:	3801      	subs	r0, #1
 800768c:	0849      	lsrs	r1, r1, #1
 800768e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8007692:	3901      	subs	r1, #1
 8007694:	0852      	lsrs	r2, r2, #1
 8007696:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800769a:	3a01      	subs	r2, #1
 800769c:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80076a0:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 80076a2:	682b      	ldr	r3, [r5, #0]
 80076a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076a8:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80076aa:	68eb      	ldr	r3, [r5, #12]
 80076ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80076b0:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 80076b2:	f7fd ff07 	bl	80054c4 <HAL_GetTick>
 80076b6:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076b8:	e005      	b.n	80076c6 <HAL_RCC_OscConfig+0x402>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076ba:	f7fd ff03 	bl	80054c4 <HAL_GetTick>
 80076be:	1b00      	subs	r0, r0, r4
 80076c0:	2802      	cmp	r0, #2
 80076c2:	f63f af75 	bhi.w	80075b0 <HAL_RCC_OscConfig+0x2ec>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80076c6:	6833      	ldr	r3, [r6, #0]
 80076c8:	019a      	lsls	r2, r3, #6
 80076ca:	d5f6      	bpl.n	80076ba <HAL_RCC_OscConfig+0x3f6>
 80076cc:	e6fe      	b.n	80074cc <HAL_RCC_OscConfig+0x208>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80076ce:	4b21      	ldr	r3, [pc, #132]	; (8007754 <HAL_RCC_OscConfig+0x490>)
 80076d0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80076d4:	f042 0204 	orr.w	r2, r2, #4
 80076d8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80076dc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80076e0:	f042 0201 	orr.w	r2, r2, #1
 80076e4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80076e8:	e76f      	b.n	80075ca <HAL_RCC_OscConfig+0x306>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80076ea:	2801      	cmp	r0, #1
 80076ec:	f43f aeef 	beq.w	80074ce <HAL_RCC_OscConfig+0x20a>
      temp_pllckcfg = RCC->PLLCFGR;
 80076f0:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80076f2:	6a22      	ldr	r2, [r4, #32]
 80076f4:	f003 0103 	and.w	r1, r3, #3
 80076f8:	4291      	cmp	r1, r2
 80076fa:	f47f af0d 	bne.w	8007518 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80076fe:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007700:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007704:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007706:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 800770a:	f47f af05 	bne.w	8007518 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800770e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007710:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007714:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8007718:	f47f aefe 	bne.w	8007518 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800771c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800771e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007722:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 8007726:	f47f aef7 	bne.w	8007518 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800772a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800772c:	0852      	lsrs	r2, r2, #1
 800772e:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8007732:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007734:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 8007738:	f47f aeee 	bne.w	8007518 <HAL_RCC_OscConfig+0x254>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800773c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800773e:	0852      	lsrs	r2, r2, #1
 8007740:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8007744:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007746:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 800774a:	bf14      	ite	ne
 800774c:	2001      	movne	r0, #1
 800774e:	2000      	moveq	r0, #0
 8007750:	e6bd      	b.n	80074ce <HAL_RCC_OscConfig+0x20a>
 8007752:	bf00      	nop
 8007754:	40021000 	.word	0x40021000
 8007758:	019f800c 	.word	0x019f800c

0800775c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800775c:	4b18      	ldr	r3, [pc, #96]	; (80077c0 <HAL_RCC_GetSysClockFreq+0x64>)
 800775e:	689a      	ldr	r2, [r3, #8]
 8007760:	f002 020c 	and.w	r2, r2, #12
 8007764:	2a04      	cmp	r2, #4
 8007766:	d026      	beq.n	80077b6 <HAL_RCC_GetSysClockFreq+0x5a>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007768:	689a      	ldr	r2, [r3, #8]
 800776a:	f002 020c 	and.w	r2, r2, #12
 800776e:	2a08      	cmp	r2, #8
 8007770:	d023      	beq.n	80077ba <HAL_RCC_GetSysClockFreq+0x5e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007772:	689a      	ldr	r2, [r3, #8]
 8007774:	f002 020c 	and.w	r2, r2, #12
 8007778:	2a0c      	cmp	r2, #12
 800777a:	d001      	beq.n	8007780 <HAL_RCC_GetSysClockFreq+0x24>
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
    sysclockfreq = pllvco/pllr;
  }
  else
  {
    sysclockfreq = 0U;
 800777c:	2000      	movs	r0, #0
  }

  return sysclockfreq;
}
 800777e:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007780:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007782:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007784:	68d8      	ldr	r0, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007786:	f001 0103 	and.w	r1, r1, #3
    switch (pllsource)
 800778a:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800778c:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007790:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007794:	bf0c      	ite	eq
 8007796:	4b0b      	ldreq	r3, [pc, #44]	; (80077c4 <HAL_RCC_GetSysClockFreq+0x68>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007798:	4b0b      	ldrne	r3, [pc, #44]	; (80077c8 <HAL_RCC_GetSysClockFreq+0x6c>)
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800779a:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800779c:	fbb3 f3f2 	udiv	r3, r3, r2
 80077a0:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80077a4:	4b06      	ldr	r3, [pc, #24]	; (80077c0 <HAL_RCC_GetSysClockFreq+0x64>)
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80077ac:	3301      	adds	r3, #1
 80077ae:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80077b0:	fbb0 f0f3 	udiv	r0, r0, r3
  return sysclockfreq;
 80077b4:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 80077b6:	4804      	ldr	r0, [pc, #16]	; (80077c8 <HAL_RCC_GetSysClockFreq+0x6c>)
 80077b8:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80077ba:	4802      	ldr	r0, [pc, #8]	; (80077c4 <HAL_RCC_GetSysClockFreq+0x68>)
 80077bc:	4770      	bx	lr
 80077be:	bf00      	nop
 80077c0:	40021000 	.word	0x40021000
 80077c4:	007a1200 	.word	0x007a1200
 80077c8:	00f42400 	.word	0x00f42400

080077cc <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80077cc:	2800      	cmp	r0, #0
 80077ce:	f000 80ee 	beq.w	80079ae <HAL_RCC_ClockConfig+0x1e2>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077d2:	4a78      	ldr	r2, [pc, #480]	; (80079b4 <HAL_RCC_ClockConfig+0x1e8>)
{
 80077d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077d8:	6813      	ldr	r3, [r2, #0]
 80077da:	f003 030f 	and.w	r3, r3, #15
 80077de:	428b      	cmp	r3, r1
 80077e0:	460d      	mov	r5, r1
 80077e2:	4604      	mov	r4, r0
 80077e4:	d20c      	bcs.n	8007800 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077e6:	6813      	ldr	r3, [r2, #0]
 80077e8:	f023 030f 	bic.w	r3, r3, #15
 80077ec:	430b      	orrs	r3, r1
 80077ee:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077f0:	6813      	ldr	r3, [r2, #0]
 80077f2:	f003 030f 	and.w	r3, r3, #15
 80077f6:	428b      	cmp	r3, r1
 80077f8:	d002      	beq.n	8007800 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80077fa:	2001      	movs	r0, #1
}
 80077fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007800:	6823      	ldr	r3, [r4, #0]
 8007802:	07df      	lsls	r7, r3, #31
 8007804:	d569      	bpl.n	80078da <HAL_RCC_ClockConfig+0x10e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007806:	6867      	ldr	r7, [r4, #4]
 8007808:	2f03      	cmp	r7, #3
 800780a:	f000 80a0 	beq.w	800794e <HAL_RCC_ClockConfig+0x182>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800780e:	4b6a      	ldr	r3, [pc, #424]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007810:	2f02      	cmp	r7, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007812:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007814:	f000 8097 	beq.w	8007946 <HAL_RCC_ClockConfig+0x17a>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007818:	055b      	lsls	r3, r3, #21
 800781a:	d5ee      	bpl.n	80077fa <HAL_RCC_ClockConfig+0x2e>
      pllfreq = HAL_RCC_GetSysClockFreq();
 800781c:	f7ff ff9e 	bl	800775c <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8007820:	4b66      	ldr	r3, [pc, #408]	; (80079bc <HAL_RCC_ClockConfig+0x1f0>)
 8007822:	4298      	cmp	r0, r3
 8007824:	f240 80c0 	bls.w	80079a8 <HAL_RCC_ClockConfig+0x1dc>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007828:	4a63      	ldr	r2, [pc, #396]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
 800782a:	6893      	ldr	r3, [r2, #8]
 800782c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007830:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007834:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007836:	f04f 0980 	mov.w	r9, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800783a:	4e5f      	ldr	r6, [pc, #380]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
 800783c:	68b3      	ldr	r3, [r6, #8]
 800783e:	f023 0303 	bic.w	r3, r3, #3
 8007842:	433b      	orrs	r3, r7
 8007844:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8007846:	f7fd fe3d 	bl	80054c4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800784a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800784e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007850:	e004      	b.n	800785c <HAL_RCC_ClockConfig+0x90>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007852:	f7fd fe37 	bl	80054c4 <HAL_GetTick>
 8007856:	1bc0      	subs	r0, r0, r7
 8007858:	4540      	cmp	r0, r8
 800785a:	d871      	bhi.n	8007940 <HAL_RCC_ClockConfig+0x174>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800785c:	68b3      	ldr	r3, [r6, #8]
 800785e:	6862      	ldr	r2, [r4, #4]
 8007860:	f003 030c 	and.w	r3, r3, #12
 8007864:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8007868:	d1f3      	bne.n	8007852 <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800786a:	6823      	ldr	r3, [r4, #0]
 800786c:	079f      	lsls	r7, r3, #30
 800786e:	d436      	bmi.n	80078de <HAL_RCC_ClockConfig+0x112>
    if(hpre == RCC_SYSCLK_DIV2)
 8007870:	f1b9 0f00 	cmp.w	r9, #0
 8007874:	d003      	beq.n	800787e <HAL_RCC_ClockConfig+0xb2>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007876:	68b3      	ldr	r3, [r6, #8]
 8007878:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800787c:	60b3      	str	r3, [r6, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800787e:	4e4d      	ldr	r6, [pc, #308]	; (80079b4 <HAL_RCC_ClockConfig+0x1e8>)
 8007880:	6833      	ldr	r3, [r6, #0]
 8007882:	f003 030f 	and.w	r3, r3, #15
 8007886:	42ab      	cmp	r3, r5
 8007888:	d846      	bhi.n	8007918 <HAL_RCC_ClockConfig+0x14c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800788a:	6823      	ldr	r3, [r4, #0]
 800788c:	075a      	lsls	r2, r3, #29
 800788e:	d506      	bpl.n	800789e <HAL_RCC_ClockConfig+0xd2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007890:	4949      	ldr	r1, [pc, #292]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
 8007892:	68e0      	ldr	r0, [r4, #12]
 8007894:	688a      	ldr	r2, [r1, #8]
 8007896:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800789a:	4302      	orrs	r2, r0
 800789c:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800789e:	071b      	lsls	r3, r3, #28
 80078a0:	d507      	bpl.n	80078b2 <HAL_RCC_ClockConfig+0xe6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80078a2:	4a45      	ldr	r2, [pc, #276]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
 80078a4:	6921      	ldr	r1, [r4, #16]
 80078a6:	6893      	ldr	r3, [r2, #8]
 80078a8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80078ac:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80078b0:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80078b2:	f7ff ff53 	bl	800775c <HAL_RCC_GetSysClockFreq>
 80078b6:	4a40      	ldr	r2, [pc, #256]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
 80078b8:	4c41      	ldr	r4, [pc, #260]	; (80079c0 <HAL_RCC_ClockConfig+0x1f4>)
 80078ba:	6892      	ldr	r2, [r2, #8]
 80078bc:	4941      	ldr	r1, [pc, #260]	; (80079c4 <HAL_RCC_ClockConfig+0x1f8>)
 80078be:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80078c2:	4603      	mov	r3, r0
 80078c4:	5ca2      	ldrb	r2, [r4, r2]
  return HAL_InitTick(uwTickPrio);
 80078c6:	4840      	ldr	r0, [pc, #256]	; (80079c8 <HAL_RCC_ClockConfig+0x1fc>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80078c8:	f002 021f 	and.w	r2, r2, #31
 80078cc:	40d3      	lsrs	r3, r2
 80078ce:	600b      	str	r3, [r1, #0]
  return HAL_InitTick(uwTickPrio);
 80078d0:	6800      	ldr	r0, [r0, #0]
}
 80078d2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 80078d6:	f7fd bdb3 	b.w	8005440 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078da:	079e      	lsls	r6, r3, #30
 80078dc:	d5cf      	bpl.n	800787e <HAL_RCC_ClockConfig+0xb2>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078de:	0758      	lsls	r0, r3, #29
 80078e0:	d504      	bpl.n	80078ec <HAL_RCC_ClockConfig+0x120>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80078e2:	4935      	ldr	r1, [pc, #212]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
 80078e4:	688a      	ldr	r2, [r1, #8]
 80078e6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80078ea:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078ec:	0719      	lsls	r1, r3, #28
 80078ee:	d506      	bpl.n	80078fe <HAL_RCC_ClockConfig+0x132>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80078f0:	4a31      	ldr	r2, [pc, #196]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
 80078f2:	6893      	ldr	r3, [r2, #8]
 80078f4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80078f8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80078fc:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078fe:	4a2e      	ldr	r2, [pc, #184]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
 8007900:	68a1      	ldr	r1, [r4, #8]
 8007902:	6893      	ldr	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007904:	4e2b      	ldr	r6, [pc, #172]	; (80079b4 <HAL_RCC_ClockConfig+0x1e8>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007906:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800790a:	430b      	orrs	r3, r1
 800790c:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800790e:	6833      	ldr	r3, [r6, #0]
 8007910:	f003 030f 	and.w	r3, r3, #15
 8007914:	42ab      	cmp	r3, r5
 8007916:	d9b8      	bls.n	800788a <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007918:	6833      	ldr	r3, [r6, #0]
 800791a:	f023 030f 	bic.w	r3, r3, #15
 800791e:	432b      	orrs	r3, r5
 8007920:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8007922:	f7fd fdcf 	bl	80054c4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007926:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800792a:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800792c:	6833      	ldr	r3, [r6, #0]
 800792e:	f003 030f 	and.w	r3, r3, #15
 8007932:	42ab      	cmp	r3, r5
 8007934:	d0a9      	beq.n	800788a <HAL_RCC_ClockConfig+0xbe>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007936:	f7fd fdc5 	bl	80054c4 <HAL_GetTick>
 800793a:	1bc0      	subs	r0, r0, r7
 800793c:	4540      	cmp	r0, r8
 800793e:	d9f5      	bls.n	800792c <HAL_RCC_ClockConfig+0x160>
        return HAL_TIMEOUT;
 8007940:	2003      	movs	r0, #3
}
 8007942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007946:	039a      	lsls	r2, r3, #14
 8007948:	f53f af68 	bmi.w	800781c <HAL_RCC_ClockConfig+0x50>
 800794c:	e755      	b.n	80077fa <HAL_RCC_ClockConfig+0x2e>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800794e:	4a1a      	ldr	r2, [pc, #104]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
 8007950:	6811      	ldr	r1, [r2, #0]
 8007952:	0188      	lsls	r0, r1, #6
 8007954:	f57f af51 	bpl.w	80077fa <HAL_RCC_ClockConfig+0x2e>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007958:	68d0      	ldr	r0, [r2, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800795a:	68d1      	ldr	r1, [r2, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800795c:	68d2      	ldr	r2, [r2, #12]
      if(pllfreq > 80000000U)
 800795e:	4e17      	ldr	r6, [pc, #92]	; (80079bc <HAL_RCC_ClockConfig+0x1f0>)
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007960:	f000 0003 	and.w	r0, r0, #3
  switch (pllsource)
 8007964:	2803      	cmp	r0, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007966:	f3c1 1103 	ubfx	r1, r1, #4, #4
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800796a:	bf0c      	ite	eq
 800796c:	4817      	ldreq	r0, [pc, #92]	; (80079cc <HAL_RCC_ClockConfig+0x200>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800796e:	4818      	ldrne	r0, [pc, #96]	; (80079d0 <HAL_RCC_ClockConfig+0x204>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007970:	3101      	adds	r1, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007972:	fbb0 f1f1 	udiv	r1, r0, r1
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007976:	4810      	ldr	r0, [pc, #64]	; (80079b8 <HAL_RCC_ClockConfig+0x1ec>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007978:	f3c2 2206 	ubfx	r2, r2, #8, #7
 800797c:	fb01 f202 	mul.w	r2, r1, r2
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007980:	68c1      	ldr	r1, [r0, #12]
 8007982:	f3c1 6141 	ubfx	r1, r1, #25, #2
 8007986:	3101      	adds	r1, #1
 8007988:	0049      	lsls	r1, r1, #1
  sysclockfreq = pllvco/pllr;
 800798a:	fbb2 f2f1 	udiv	r2, r2, r1
      if(pllfreq > 80000000U)
 800798e:	42b2      	cmp	r2, r6
 8007990:	d90a      	bls.n	80079a8 <HAL_RCC_ClockConfig+0x1dc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007992:	6882      	ldr	r2, [r0, #8]
 8007994:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8007998:	f43f af46 	beq.w	8007828 <HAL_RCC_ClockConfig+0x5c>
 800799c:	0799      	lsls	r1, r3, #30
 800799e:	d503      	bpl.n	80079a8 <HAL_RCC_ClockConfig+0x1dc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80079a0:	68a3      	ldr	r3, [r4, #8]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	f43f af40 	beq.w	8007828 <HAL_RCC_ClockConfig+0x5c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80079a8:	f04f 0900 	mov.w	r9, #0
 80079ac:	e745      	b.n	800783a <HAL_RCC_ClockConfig+0x6e>
    return HAL_ERROR;
 80079ae:	2001      	movs	r0, #1
}
 80079b0:	4770      	bx	lr
 80079b2:	bf00      	nop
 80079b4:	40022000 	.word	0x40022000
 80079b8:	40021000 	.word	0x40021000
 80079bc:	04c4b400 	.word	0x04c4b400
 80079c0:	0800e1d0 	.word	0x0800e1d0
 80079c4:	200004d8 	.word	0x200004d8
 80079c8:	200004e0 	.word	0x200004e0
 80079cc:	007a1200 	.word	0x007a1200
 80079d0:	00f42400 	.word	0x00f42400

080079d4 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 80079d4:	4b01      	ldr	r3, [pc, #4]	; (80079dc <HAL_RCC_GetHCLKFreq+0x8>)
}
 80079d6:	6818      	ldr	r0, [r3, #0]
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop
 80079dc:	200004d8 	.word	0x200004d8

080079e0 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80079e0:	4b05      	ldr	r3, [pc, #20]	; (80079f8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80079e2:	4a06      	ldr	r2, [pc, #24]	; (80079fc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80079e4:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 80079e6:	4906      	ldr	r1, [pc, #24]	; (8007a00 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80079e8:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80079ec:	6808      	ldr	r0, [r1, #0]
 80079ee:	5cd3      	ldrb	r3, [r2, r3]
 80079f0:	f003 031f 	and.w	r3, r3, #31
}
 80079f4:	40d8      	lsrs	r0, r3
 80079f6:	4770      	bx	lr
 80079f8:	40021000 	.word	0x40021000
 80079fc:	0800e1e0 	.word	0x0800e1e0
 8007a00:	200004d8 	.word	0x200004d8

08007a04 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007a04:	4b05      	ldr	r3, [pc, #20]	; (8007a1c <HAL_RCC_GetPCLK2Freq+0x18>)
 8007a06:	4a06      	ldr	r2, [pc, #24]	; (8007a20 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8007a08:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8007a0a:	4906      	ldr	r1, [pc, #24]	; (8007a24 <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007a0c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8007a10:	6808      	ldr	r0, [r1, #0]
 8007a12:	5cd3      	ldrb	r3, [r2, r3]
 8007a14:	f003 031f 	and.w	r3, r3, #31
}
 8007a18:	40d8      	lsrs	r0, r3
 8007a1a:	4770      	bx	lr
 8007a1c:	40021000 	.word	0x40021000
 8007a20:	0800e1e0 	.word	0x0800e1e0
 8007a24:	200004d8 	.word	0x200004d8

08007a28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a2c:	6803      	ldr	r3, [r0, #0]
{
 8007a2e:	4604      	mov	r4, r0
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a30:	f413 2000 	ands.w	r0, r3, #524288	; 0x80000
{
 8007a34:	b082      	sub	sp, #8
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a36:	d056      	beq.n	8007ae6 <HAL_RCCEx_PeriphCLKConfig+0xbe>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a38:	4b9f      	ldr	r3, [pc, #636]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007a3a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007a3c:	00d5      	lsls	r5, r2, #3
 8007a3e:	f140 810c 	bpl.w	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8007a42:	2700      	movs	r7, #0
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a44:	4d9d      	ldr	r5, [pc, #628]	; (8007cbc <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8007a46:	682b      	ldr	r3, [r5, #0]
 8007a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a4c:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a4e:	f7fd fd39 	bl	80054c4 <HAL_GetTick>
 8007a52:	4606      	mov	r6, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a54:	e005      	b.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x3a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a56:	f7fd fd35 	bl	80054c4 <HAL_GetTick>
 8007a5a:	1b83      	subs	r3, r0, r6
 8007a5c:	2b02      	cmp	r3, #2
 8007a5e:	f200 8107 	bhi.w	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x248>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a62:	682b      	ldr	r3, [r5, #0]
 8007a64:	05d8      	lsls	r0, r3, #23
 8007a66:	d5f6      	bpl.n	8007a56 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007a68:	4d93      	ldr	r5, [pc, #588]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007a6a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007a6e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8007a72:	d027      	beq.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8007a74:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d025      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007a7a:	f8d5 1090 	ldr.w	r1, [r5, #144]	; 0x90
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007a7e:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a86:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007a8a:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007a8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a92:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007a96:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007a9a:	07c9      	lsls	r1, r1, #31
        RCC->BDCR = tmpregister;
 8007a9c:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007aa0:	f140 8108 	bpl.w	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007aa4:	f7fd fd0e 	bl	80054c4 <HAL_GetTick>

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007aa8:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8007aac:	4606      	mov	r6, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007aae:	e005      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x94>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ab0:	f7fd fd08 	bl	80054c4 <HAL_GetTick>
 8007ab4:	1b80      	subs	r0, r0, r6
 8007ab6:	4540      	cmp	r0, r8
 8007ab8:	f200 80da 	bhi.w	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x248>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007abc:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007ac0:	079b      	lsls	r3, r3, #30
 8007ac2:	d5f5      	bpl.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007ac4:	6c23      	ldr	r3, [r4, #64]	; 0x40
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ac6:	497c      	ldr	r1, [pc, #496]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007ac8:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8007acc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007ad6:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007ad8:	b127      	cbz	r7, 8007ae4 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007ada:	4a77      	ldr	r2, [pc, #476]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007adc:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8007ade:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ae2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007ae4:	6823      	ldr	r3, [r4, #0]
 8007ae6:	07de      	lsls	r6, r3, #31
 8007ae8:	d508      	bpl.n	8007afc <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007aea:	4973      	ldr	r1, [pc, #460]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007aec:	6865      	ldr	r5, [r4, #4]
 8007aee:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007af2:	f022 0203 	bic.w	r2, r2, #3
 8007af6:	432a      	orrs	r2, r5
 8007af8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007afc:	079d      	lsls	r5, r3, #30
 8007afe:	d508      	bpl.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007b00:	496d      	ldr	r1, [pc, #436]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007b02:	68a5      	ldr	r5, [r4, #8]
 8007b04:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b08:	f022 020c 	bic.w	r2, r2, #12
 8007b0c:	432a      	orrs	r2, r5
 8007b0e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007b12:	0759      	lsls	r1, r3, #29
 8007b14:	d508      	bpl.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007b16:	4968      	ldr	r1, [pc, #416]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007b18:	68e5      	ldr	r5, [r4, #12]
 8007b1a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b1e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8007b22:	432a      	orrs	r2, r5
 8007b24:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007b28:	071a      	lsls	r2, r3, #28
 8007b2a:	d508      	bpl.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x116>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007b2c:	4962      	ldr	r1, [pc, #392]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007b2e:	6925      	ldr	r5, [r4, #16]
 8007b30:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b34:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007b38:	432a      	orrs	r2, r5
 8007b3a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b3e:	069f      	lsls	r7, r3, #26
 8007b40:	d508      	bpl.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b42:	495d      	ldr	r1, [pc, #372]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007b44:	6965      	ldr	r5, [r4, #20]
 8007b46:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b4a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007b4e:	432a      	orrs	r2, r5
 8007b50:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007b54:	065e      	lsls	r6, r3, #25
 8007b56:	d508      	bpl.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x142>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007b58:	4957      	ldr	r1, [pc, #348]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007b5a:	69a5      	ldr	r5, [r4, #24]
 8007b5c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b60:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8007b64:	432a      	orrs	r2, r5
 8007b66:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007b6a:	061d      	lsls	r5, r3, #24
 8007b6c:	d508      	bpl.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007b6e:	4952      	ldr	r1, [pc, #328]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007b70:	69e5      	ldr	r5, [r4, #28]
 8007b72:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b76:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8007b7a:	432a      	orrs	r2, r5
 8007b7c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007b80:	05d9      	lsls	r1, r3, #23
 8007b82:	d508      	bpl.n	8007b96 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007b84:	494c      	ldr	r1, [pc, #304]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007b86:	6a25      	ldr	r5, [r4, #32]
 8007b88:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b8c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8007b90:	432a      	orrs	r2, r5
 8007b92:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007b96:	059a      	lsls	r2, r3, #22
 8007b98:	d508      	bpl.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007b9a:	4947      	ldr	r1, [pc, #284]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007b9c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007b9e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007ba2:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8007ba6:	432a      	orrs	r2, r5
 8007ba8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007bac:	055f      	lsls	r7, r3, #21
 8007bae:	d50b      	bpl.n	8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007bb0:	4941      	ldr	r1, [pc, #260]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007bb2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007bb4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007bb8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8007bbc:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007bbe:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007bc2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007bc6:	d055      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x24c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007bc8:	051e      	lsls	r6, r3, #20
 8007bca:	d50b      	bpl.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007bcc:	493a      	ldr	r1, [pc, #232]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007bce:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8007bd0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007bd4:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8007bd8:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007bda:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007bde:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007be2:	d04c      	beq.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007be4:	04dd      	lsls	r5, r3, #19
 8007be6:	d50b      	bpl.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007be8:	4933      	ldr	r1, [pc, #204]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007bea:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8007bec:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007bf0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007bf4:	432a      	orrs	r2, r5
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007bf6:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007bfa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007bfe:	d043      	beq.n	8007c88 <HAL_RCCEx_PeriphCLKConfig+0x260>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007c00:	0499      	lsls	r1, r3, #18
 8007c02:	d50b      	bpl.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c04:	492c      	ldr	r1, [pc, #176]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007c06:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8007c08:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007c0c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8007c10:	432a      	orrs	r2, r5

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007c12:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c16:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007c1a:	d03a      	beq.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007c1c:	045a      	lsls	r2, r3, #17
 8007c1e:	d50b      	bpl.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007c20:	4925      	ldr	r1, [pc, #148]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007c22:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8007c24:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007c28:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8007c2c:	432a      	orrs	r2, r5

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007c2e:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007c32:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007c36:	d031      	beq.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x274>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007c38:	041b      	lsls	r3, r3, #16
 8007c3a:	d50b      	bpl.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007c3c:	4a1e      	ldr	r2, [pc, #120]	; (8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007c3e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007c40:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8007c44:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8007c48:	430b      	orrs	r3, r1
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007c4a:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007c4e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007c52:	d028      	beq.n	8007ca6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  }

#endif /* QUADSPI */

  return status;
}
 8007c54:	b002      	add	sp, #8
 8007c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c5a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007c5c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007c60:	659a      	str	r2, [r3, #88]	; 0x58
 8007c62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c68:	9301      	str	r3, [sp, #4]
 8007c6a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007c6c:	2701      	movs	r7, #1
 8007c6e:	e6e9      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x1c>
      status = ret;
 8007c70:	2003      	movs	r0, #3
 8007c72:	e731      	b.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c74:	68ca      	ldr	r2, [r1, #12]
 8007c76:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007c7a:	60ca      	str	r2, [r1, #12]
 8007c7c:	e7a4      	b.n	8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c7e:	68ca      	ldr	r2, [r1, #12]
 8007c80:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007c84:	60ca      	str	r2, [r1, #12]
 8007c86:	e7ad      	b.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c88:	68ca      	ldr	r2, [r1, #12]
 8007c8a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007c8e:	60ca      	str	r2, [r1, #12]
 8007c90:	e7b6      	b.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c92:	68ca      	ldr	r2, [r1, #12]
 8007c94:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007c98:	60ca      	str	r2, [r1, #12]
 8007c9a:	e7bf      	b.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c9c:	68ca      	ldr	r2, [r1, #12]
 8007c9e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007ca2:	60ca      	str	r2, [r1, #12]
 8007ca4:	e7c8      	b.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x210>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007ca6:	68d3      	ldr	r3, [r2, #12]
 8007ca8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cac:	60d3      	str	r3, [r2, #12]
}
 8007cae:	b002      	add	sp, #8
 8007cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cb4:	4613      	mov	r3, r2
 8007cb6:	e706      	b.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8007cb8:	40021000 	.word	0x40021000
 8007cbc:	40007000 	.word	0x40007000

08007cc0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cc0:	6a03      	ldr	r3, [r0, #32]
 8007cc2:	f023 0301 	bic.w	r3, r3, #1
 8007cc6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cc8:	6a03      	ldr	r3, [r0, #32]
{
 8007cca:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ccc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cce:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cd0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007cd2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007cd6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007cda:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007cdc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8007cde:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8007ce2:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ce4:	4d13      	ldr	r5, [pc, #76]	; (8007d34 <TIM_OC1_SetConfig+0x74>)
 8007ce6:	42a8      	cmp	r0, r5
 8007ce8:	d00f      	beq.n	8007d0a <TIM_OC1_SetConfig+0x4a>
 8007cea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007cee:	42a8      	cmp	r0, r5
 8007cf0:	d00b      	beq.n	8007d0a <TIM_OC1_SetConfig+0x4a>
 8007cf2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007cf6:	42a8      	cmp	r0, r5
 8007cf8:	d007      	beq.n	8007d0a <TIM_OC1_SetConfig+0x4a>
 8007cfa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007cfe:	42a8      	cmp	r0, r5
 8007d00:	d003      	beq.n	8007d0a <TIM_OC1_SetConfig+0x4a>
 8007d02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007d06:	42a8      	cmp	r0, r5
 8007d08:	d10d      	bne.n	8007d26 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007d0a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8007d0c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8007d10:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d12:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d16:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d1a:	ea46 0c05 	orr.w	ip, r6, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8007d1e:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d22:	ea4c 0404 	orr.w	r4, ip, r4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d26:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007d28:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007d2a:	6182      	str	r2, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007d2c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR1 = OC_Config->Pulse;
 8007d2e:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;
 8007d30:	6203      	str	r3, [r0, #32]
}
 8007d32:	4770      	bx	lr
 8007d34:	40012c00 	.word	0x40012c00

08007d38 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d38:	6a03      	ldr	r3, [r0, #32]
 8007d3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007d3e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d40:	6a03      	ldr	r3, [r0, #32]
{
 8007d42:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d44:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d46:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d48:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d4a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007d4e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007d52:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d54:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8007d56:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d5a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d5e:	4d15      	ldr	r5, [pc, #84]	; (8007db4 <TIM_OC3_SetConfig+0x7c>)
 8007d60:	42a8      	cmp	r0, r5
 8007d62:	d010      	beq.n	8007d86 <TIM_OC3_SetConfig+0x4e>
 8007d64:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007d68:	42a8      	cmp	r0, r5
 8007d6a:	d00c      	beq.n	8007d86 <TIM_OC3_SetConfig+0x4e>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d6c:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007d70:	42a8      	cmp	r0, r5
 8007d72:	d00f      	beq.n	8007d94 <TIM_OC3_SetConfig+0x5c>
 8007d74:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007d78:	42a8      	cmp	r0, r5
 8007d7a:	d00b      	beq.n	8007d94 <TIM_OC3_SetConfig+0x5c>
 8007d7c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007d80:	42a8      	cmp	r0, r5
 8007d82:	d10f      	bne.n	8007da4 <TIM_OC3_SetConfig+0x6c>
 8007d84:	e006      	b.n	8007d94 <TIM_OC3_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d86:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d88:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d8c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d94:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d98:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d9c:	ea46 0c05 	orr.w	ip, r6, r5
 8007da0:	ea44 140c 	orr.w	r4, r4, ip, lsl #4

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007da4:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007da6:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007da8:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007daa:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR3 = OC_Config->Pulse;
 8007dac:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8007dae:	6203      	str	r3, [r0, #32]
}
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	40012c00 	.word	0x40012c00

08007db8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007db8:	6a03      	ldr	r3, [r0, #32]
 8007dba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007dbe:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dc0:	6a03      	ldr	r3, [r0, #32]
{
 8007dc2:	b470      	push	{r4, r5, r6}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dc4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007dc6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dc8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007dca:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007dce:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dd2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007dd6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8007dd8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ddc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007de0:	4d14      	ldr	r5, [pc, #80]	; (8007e34 <TIM_OC4_SetConfig+0x7c>)
 8007de2:	42a8      	cmp	r0, r5
 8007de4:	d010      	beq.n	8007e08 <TIM_OC4_SetConfig+0x50>
 8007de6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007dea:	42a8      	cmp	r0, r5
 8007dec:	d00c      	beq.n	8007e08 <TIM_OC4_SetConfig+0x50>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dee:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007df2:	42a8      	cmp	r0, r5
 8007df4:	d00f      	beq.n	8007e16 <TIM_OC4_SetConfig+0x5e>
 8007df6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007dfa:	42a8      	cmp	r0, r5
 8007dfc:	d00b      	beq.n	8007e16 <TIM_OC4_SetConfig+0x5e>
 8007dfe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007e02:	42a8      	cmp	r0, r5
 8007e04:	d10f      	bne.n	8007e26 <TIM_OC4_SetConfig+0x6e>
 8007e06:	e006      	b.n	8007e16 <TIM_OC4_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007e08:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007e0a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007e0e:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    tmpccer &= ~TIM_CCER_CC4NE;
 8007e12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    tmpcr2 &= ~TIM_CR2_OIS4N;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007e16:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007e1a:	f424 4440 	bic.w	r4, r4, #49152	; 0xc000
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007e1e:	ea46 0c05 	orr.w	ip, r6, r5
 8007e22:	ea44 148c 	orr.w	r4, r4, ip, lsl #6

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e26:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8007e28:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8007e2a:	61c2      	str	r2, [r0, #28]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
}
 8007e2c:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR4 = OC_Config->Pulse;
 8007e2e:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8007e30:	6203      	str	r3, [r0, #32]
}
 8007e32:	4770      	bx	lr
 8007e34:	40012c00 	.word	0x40012c00

08007e38 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	f000 8081 	beq.w	8007f40 <HAL_TIM_Base_Init+0x108>
{
 8007e3e:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007e40:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007e44:	4604      	mov	r4, r0
 8007e46:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d06d      	beq.n	8007f2a <HAL_TIM_Base_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e4e:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e50:	493c      	ldr	r1, [pc, #240]	; (8007f44 <HAL_TIM_Base_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007e52:	2302      	movs	r3, #2
 8007e54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e58:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8007e5a:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e5c:	d051      	beq.n	8007f02 <HAL_TIM_Base_Init+0xca>
 8007e5e:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8007e62:	d021      	beq.n	8007ea8 <HAL_TIM_Base_Init+0x70>
 8007e64:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8007e68:	428a      	cmp	r2, r1
 8007e6a:	d01d      	beq.n	8007ea8 <HAL_TIM_Base_Init+0x70>
 8007e6c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007e70:	428a      	cmp	r2, r1
 8007e72:	d019      	beq.n	8007ea8 <HAL_TIM_Base_Init+0x70>
 8007e74:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8007e78:	428a      	cmp	r2, r1
 8007e7a:	d042      	beq.n	8007f02 <HAL_TIM_Base_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e7c:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8007e80:	428a      	cmp	r2, r1
 8007e82:	d057      	beq.n	8007f34 <HAL_TIM_Base_Init+0xfc>
 8007e84:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007e88:	428a      	cmp	r2, r1
 8007e8a:	d053      	beq.n	8007f34 <HAL_TIM_Base_Init+0xfc>
 8007e8c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8007e90:	428a      	cmp	r2, r1
 8007e92:	d04f      	beq.n	8007f34 <HAL_TIM_Base_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e94:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e96:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e9c:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8007e9e:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8007ea0:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ea2:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007ea4:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007ea6:	e010      	b.n	8007eca <HAL_TIM_Base_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 8007ea8:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007eaa:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007eac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007eb0:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8007eb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007eb6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007eb8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007eba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ebe:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ec0:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 8007ec2:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8007ec4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ec6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007ec8:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ece:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ed2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8007ed6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8007eda:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007ede:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8007ee2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ee6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007eea:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007eee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ef2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8007ef6:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007efa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8007efe:	2000      	movs	r0, #0
}
 8007f00:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 8007f02:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f04:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007f0a:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f10:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f12:	69a1      	ldr	r1, [r4, #24]
 8007f14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f18:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8007f1a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f1c:	68e3      	ldr	r3, [r4, #12]
 8007f1e:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007f20:	6863      	ldr	r3, [r4, #4]
 8007f22:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8007f24:	6963      	ldr	r3, [r4, #20]
 8007f26:	6313      	str	r3, [r2, #48]	; 0x30
 8007f28:	e7cf      	b.n	8007eca <HAL_TIM_Base_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 8007f2a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8007f2e:	f7fc ff1b 	bl	8004d68 <HAL_TIM_Base_MspInit>
 8007f32:	e78c      	b.n	8007e4e <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f34:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f36:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f3c:	4303      	orrs	r3, r0
 8007f3e:	e7e9      	b.n	8007f14 <HAL_TIM_Base_Init+0xdc>
    return HAL_ERROR;
 8007f40:	2001      	movs	r0, #1
}
 8007f42:	4770      	bx	lr
 8007f44:	40012c00 	.word	0x40012c00

08007f48 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8007f48:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d122      	bne.n	8007f96 <HAL_TIM_Base_Start_IT+0x4e>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f50:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f52:	4917      	ldr	r1, [pc, #92]	; (8007fb0 <HAL_TIM_Base_Start_IT+0x68>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007f54:	2202      	movs	r2, #2
 8007f56:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f5a:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f5c:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007f5e:	f042 0201 	orr.w	r2, r2, #1
 8007f62:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f64:	d019      	beq.n	8007f9a <HAL_TIM_Base_Start_IT+0x52>
 8007f66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f6a:	d016      	beq.n	8007f9a <HAL_TIM_Base_Start_IT+0x52>
 8007f6c:	4a11      	ldr	r2, [pc, #68]	; (8007fb4 <HAL_TIM_Base_Start_IT+0x6c>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d013      	beq.n	8007f9a <HAL_TIM_Base_Start_IT+0x52>
 8007f72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d00f      	beq.n	8007f9a <HAL_TIM_Base_Start_IT+0x52>
 8007f7a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8007f7e:	4293      	cmp	r3, r2
 8007f80:	d00b      	beq.n	8007f9a <HAL_TIM_Base_Start_IT+0x52>
 8007f82:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d007      	beq.n	8007f9a <HAL_TIM_Base_Start_IT+0x52>
    __HAL_TIM_ENABLE(htim);
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	f042 0201 	orr.w	r2, r2, #1
  return HAL_OK;
 8007f90:	2000      	movs	r0, #0
    __HAL_TIM_ENABLE(htim);
 8007f92:	601a      	str	r2, [r3, #0]
 8007f94:	4770      	bx	lr
    return HAL_ERROR;
 8007f96:	2001      	movs	r0, #1
 8007f98:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f9a:	6899      	ldr	r1, [r3, #8]
 8007f9c:	4a06      	ldr	r2, [pc, #24]	; (8007fb8 <HAL_TIM_Base_Start_IT+0x70>)
 8007f9e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007fa0:	2a06      	cmp	r2, #6
 8007fa2:	d002      	beq.n	8007faa <HAL_TIM_Base_Start_IT+0x62>
 8007fa4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8007fa8:	d1ef      	bne.n	8007f8a <HAL_TIM_Base_Start_IT+0x42>
  return HAL_OK;
 8007faa:	2000      	movs	r0, #0
}
 8007fac:	4770      	bx	lr
 8007fae:	bf00      	nop
 8007fb0:	40012c00 	.word	0x40012c00
 8007fb4:	40000400 	.word	0x40000400
 8007fb8:	00010007 	.word	0x00010007

08007fbc <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007fbc:	6803      	ldr	r3, [r0, #0]
 8007fbe:	68da      	ldr	r2, [r3, #12]
 8007fc0:	f022 0201 	bic.w	r2, r2, #1
 8007fc4:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE(htim);
 8007fc6:	6a1a      	ldr	r2, [r3, #32]
 8007fc8:	f241 1111 	movw	r1, #4369	; 0x1111
 8007fcc:	420a      	tst	r2, r1
 8007fce:	d108      	bne.n	8007fe2 <HAL_TIM_Base_Stop_IT+0x26>
 8007fd0:	6a19      	ldr	r1, [r3, #32]
 8007fd2:	f244 4244 	movw	r2, #17476	; 0x4444
 8007fd6:	4211      	tst	r1, r2
 8007fd8:	d103      	bne.n	8007fe2 <HAL_TIM_Base_Stop_IT+0x26>
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	f022 0201 	bic.w	r2, r2, #1
 8007fe0:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8007fe8:	2000      	movs	r0, #0
 8007fea:	4770      	bx	lr

08007fec <HAL_TIM_PWM_MspInit>:
 8007fec:	4770      	bx	lr
 8007fee:	bf00      	nop

08007ff0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007ff0:	2800      	cmp	r0, #0
 8007ff2:	f000 8081 	beq.w	80080f8 <HAL_TIM_PWM_Init+0x108>
{
 8007ff6:	b510      	push	{r4, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8007ff8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007ffc:	4604      	mov	r4, r0
 8007ffe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008002:	2b00      	cmp	r3, #0
 8008004:	d06d      	beq.n	80080e2 <HAL_TIM_PWM_Init+0xf2>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008006:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008008:	493c      	ldr	r1, [pc, #240]	; (80080fc <HAL_TIM_PWM_Init+0x10c>)
  htim->State = HAL_TIM_STATE_BUSY;
 800800a:	2302      	movs	r3, #2
 800800c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008010:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 8008012:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008014:	d051      	beq.n	80080ba <HAL_TIM_PWM_Init+0xca>
 8008016:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800801a:	d021      	beq.n	8008060 <HAL_TIM_PWM_Init+0x70>
 800801c:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8008020:	428a      	cmp	r2, r1
 8008022:	d01d      	beq.n	8008060 <HAL_TIM_PWM_Init+0x70>
 8008024:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008028:	428a      	cmp	r2, r1
 800802a:	d019      	beq.n	8008060 <HAL_TIM_PWM_Init+0x70>
 800802c:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8008030:	428a      	cmp	r2, r1
 8008032:	d042      	beq.n	80080ba <HAL_TIM_PWM_Init+0xca>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008034:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8008038:	428a      	cmp	r2, r1
 800803a:	d057      	beq.n	80080ec <HAL_TIM_PWM_Init+0xfc>
 800803c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008040:	428a      	cmp	r2, r1
 8008042:	d053      	beq.n	80080ec <HAL_TIM_PWM_Init+0xfc>
 8008044:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008048:	428a      	cmp	r2, r1
 800804a:	d04f      	beq.n	80080ec <HAL_TIM_PWM_Init+0xfc>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800804c:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800804e:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008050:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008054:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 8008056:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 8008058:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800805a:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800805c:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800805e:	e010      	b.n	8008082 <HAL_TIM_PWM_Init+0x92>
    tmpcr1 |= Structure->CounterMode;
 8008060:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008062:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008068:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 800806a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800806e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008070:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008072:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008076:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008078:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800807a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800807c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800807e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8008080:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8008082:	2301      	movs	r3, #1
 8008084:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008086:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800808a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800808e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008092:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008096:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800809a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800809e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80080a2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80080a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80080aa:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80080ae:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80080b2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80080b6:	2000      	movs	r0, #0
}
 80080b8:	bd10      	pop	{r4, pc}
    tmpcr1 |= Structure->CounterMode;
 80080ba:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080bc:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80080c2:	4303      	orrs	r3, r0
    tmpcr1 &= ~TIM_CR1_CKD;
 80080c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080c8:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080ca:	69a1      	ldr	r1, [r4, #24]
 80080cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080d0:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80080d2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080d4:	68e3      	ldr	r3, [r4, #12]
 80080d6:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80080d8:	6863      	ldr	r3, [r4, #4]
 80080da:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80080dc:	6963      	ldr	r3, [r4, #20]
 80080de:	6313      	str	r3, [r2, #48]	; 0x30
 80080e0:	e7cf      	b.n	8008082 <HAL_TIM_PWM_Init+0x92>
    htim->Lock = HAL_UNLOCKED;
 80080e2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80080e6:	f7ff ff81 	bl	8007fec <HAL_TIM_PWM_MspInit>
 80080ea:	e78c      	b.n	8008006 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080ec:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080ee:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 80080f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080f4:	4303      	orrs	r3, r0
 80080f6:	e7e9      	b.n	80080cc <HAL_TIM_PWM_Init+0xdc>
    return HAL_ERROR;
 80080f8:	2001      	movs	r0, #1
}
 80080fa:	4770      	bx	lr
 80080fc:	40012c00 	.word	0x40012c00

08008100 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 8008100:	2800      	cmp	r0, #0
 8008102:	f000 8096 	beq.w	8008232 <HAL_TIM_Encoder_Init+0x132>
{
 8008106:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8008108:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800810c:	460d      	mov	r5, r1
 800810e:	4604      	mov	r4, r0
 8008110:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008114:	2b00      	cmp	r3, #0
 8008116:	f000 8087 	beq.w	8008228 <HAL_TIM_Encoder_Init+0x128>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800811a:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800811c:	4946      	ldr	r1, [pc, #280]	; (8008238 <HAL_TIM_Encoder_Init+0x138>)
  htim->State = HAL_TIM_STATE_BUSY;
 800811e:	2202      	movs	r2, #2
 8008120:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008124:	689a      	ldr	r2, [r3, #8]
 8008126:	f422 32a0 	bic.w	r2, r2, #81920	; 0x14000
 800812a:	f022 0207 	bic.w	r2, r2, #7
 800812e:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008130:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8008132:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008134:	d064      	beq.n	8008200 <HAL_TIM_Encoder_Init+0x100>
 8008136:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800813a:	d018      	beq.n	800816e <HAL_TIM_Encoder_Init+0x6e>
 800813c:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8008140:	428b      	cmp	r3, r1
 8008142:	d014      	beq.n	800816e <HAL_TIM_Encoder_Init+0x6e>
 8008144:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008148:	428b      	cmp	r3, r1
 800814a:	d010      	beq.n	800816e <HAL_TIM_Encoder_Init+0x6e>
 800814c:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8008150:	428b      	cmp	r3, r1
 8008152:	d055      	beq.n	8008200 <HAL_TIM_Encoder_Init+0x100>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008154:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8008158:	428b      	cmp	r3, r1
 800815a:	d055      	beq.n	8008208 <HAL_TIM_Encoder_Init+0x108>
 800815c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008160:	428b      	cmp	r3, r1
 8008162:	d051      	beq.n	8008208 <HAL_TIM_Encoder_Init+0x108>
 8008164:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008168:	428b      	cmp	r3, r1
 800816a:	d108      	bne.n	800817e <HAL_TIM_Encoder_Init+0x7e>
 800816c:	e04c      	b.n	8008208 <HAL_TIM_Encoder_Init+0x108>
    tmpcr1 |= Structure->CounterMode;
 800816e:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008170:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008174:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008176:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8008178:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800817c:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800817e:	69a1      	ldr	r1, [r4, #24]
 8008180:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008184:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008186:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 8008188:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800818a:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800818c:	6862      	ldr	r2, [r4, #4]
 800818e:	629a      	str	r2, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8008190:	2601      	movs	r6, #1
 8008192:	615e      	str	r6, [r3, #20]
  tmpsmcr = htim->Instance->SMCR;
 8008194:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8008196:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008198:	69af      	ldr	r7, [r5, #24]
 800819a:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800819c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80081a0:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80081a4:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80081a8:	4311      	orrs	r1, r2
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80081aa:	692a      	ldr	r2, [r5, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80081ac:	69ef      	ldr	r7, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80081ae:	0112      	lsls	r2, r2, #4
 80081b0:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 80081b4:	68ef      	ldr	r7, [r5, #12]
 80081b6:	433a      	orrs	r2, r7
  tmpccer = htim->Instance->CCER;
 80081b8:	6a1f      	ldr	r7, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80081ba:	f027 0caa 	bic.w	ip, r7, #170	; 0xaa
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80081be:	6a2f      	ldr	r7, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80081c0:	f421 417c 	bic.w	r1, r1, #64512	; 0xfc00
 80081c4:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80081c8:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
 80081cc:	430a      	orrs	r2, r1
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80081ce:	696f      	ldr	r7, [r5, #20]
 80081d0:	6869      	ldr	r1, [r5, #4]
  tmpsmcr |= sConfig->EncoderMode;
 80081d2:	682d      	ldr	r5, [r5, #0]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80081d4:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 80081d8:	4328      	orrs	r0, r5
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80081da:	ea41 010c 	orr.w	r1, r1, ip
  htim->Instance->SMCR = tmpsmcr;
 80081de:	6098      	str	r0, [r3, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 80081e0:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 80081e2:	6219      	str	r1, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081e4:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081e8:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081ec:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80081f0:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80081f4:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80081f8:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
  return HAL_OK;
 80081fc:	2000      	movs	r0, #0
}
 80081fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8008200:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008202:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008206:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008208:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800820a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800820e:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008210:	69a1      	ldr	r1, [r4, #24]
 8008212:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008216:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8008218:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800821a:	68e2      	ldr	r2, [r4, #12]
 800821c:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800821e:	6862      	ldr	r2, [r4, #4]
 8008220:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8008222:	6962      	ldr	r2, [r4, #20]
 8008224:	631a      	str	r2, [r3, #48]	; 0x30
 8008226:	e7b3      	b.n	8008190 <HAL_TIM_Encoder_Init+0x90>
    htim->Lock = HAL_UNLOCKED;
 8008228:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800822c:	f7fc fdd4 	bl	8004dd8 <HAL_TIM_Encoder_MspInit>
 8008230:	e773      	b.n	800811a <HAL_TIM_Encoder_Init+0x1a>
    return HAL_ERROR;
 8008232:	2001      	movs	r0, #1
}
 8008234:	4770      	bx	lr
 8008236:	bf00      	nop
 8008238:	40012c00 	.word	0x40012c00

0800823c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800823c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008240:	2b01      	cmp	r3, #1
 8008242:	f000 8088 	beq.w	8008356 <HAL_TIM_ConfigClockSource+0x11a>
 8008246:	4602      	mov	r2, r0
{
 8008248:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 800824a:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 800824c:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800824e:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 8008252:	2001      	movs	r0, #1
 8008254:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8008258:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800825a:	4b5e      	ldr	r3, [pc, #376]	; (80083d4 <HAL_TIM_ConfigClockSource+0x198>)
 800825c:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800825e:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8008260:	680b      	ldr	r3, [r1, #0]
 8008262:	2b70      	cmp	r3, #112	; 0x70
 8008264:	f000 80a5 	beq.w	80083b2 <HAL_TIM_ConfigClockSource+0x176>
 8008268:	d827      	bhi.n	80082ba <HAL_TIM_ConfigClockSource+0x7e>
 800826a:	2b50      	cmp	r3, #80	; 0x50
 800826c:	d075      	beq.n	800835a <HAL_TIM_ConfigClockSource+0x11e>
 800826e:	d93d      	bls.n	80082ec <HAL_TIM_ConfigClockSource+0xb0>
 8008270:	2b60      	cmp	r3, #96	; 0x60
 8008272:	d11a      	bne.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008274:	6a23      	ldr	r3, [r4, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008276:	6848      	ldr	r0, [r1, #4]
 8008278:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800827a:	f023 0310 	bic.w	r3, r3, #16
 800827e:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008280:	69a1      	ldr	r1, [r4, #24]
  tmpccer = TIMx->CCER;
 8008282:	6a23      	ldr	r3, [r4, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008284:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008288:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800828c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008290:	ea41 3105 	orr.w	r1, r1, r5, lsl #12

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008294:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8008296:	6223      	str	r3, [r4, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008298:	68a3      	ldr	r3, [r4, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800829a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800829e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082a2:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  HAL_StatusTypeDef status = HAL_OK;
 80082a6:	2000      	movs	r0, #0
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80082a8:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 80082aa:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 80082ac:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80082ae:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80082b2:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 80082b6:	bc30      	pop	{r4, r5}
 80082b8:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 80082ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80082be:	d067      	beq.n	8008390 <HAL_TIM_ConfigClockSource+0x154>
 80082c0:	d938      	bls.n	8008334 <HAL_TIM_ConfigClockSource+0xf8>
 80082c2:	4945      	ldr	r1, [pc, #276]	; (80083d8 <HAL_TIM_ConfigClockSource+0x19c>)
 80082c4:	428b      	cmp	r3, r1
 80082c6:	d006      	beq.n	80082d6 <HAL_TIM_ConfigClockSource+0x9a>
 80082c8:	d92d      	bls.n	8008326 <HAL_TIM_ConfigClockSource+0xea>
 80082ca:	4944      	ldr	r1, [pc, #272]	; (80083dc <HAL_TIM_ConfigClockSource+0x1a0>)
 80082cc:	428b      	cmp	r3, r1
 80082ce:	d002      	beq.n	80082d6 <HAL_TIM_ConfigClockSource+0x9a>
 80082d0:	3130      	adds	r1, #48	; 0x30
 80082d2:	428b      	cmp	r3, r1
 80082d4:	d1e9      	bne.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr = TIMx->SMCR;
 80082d6:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80082d8:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 80082dc:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80082e0:	4319      	orrs	r1, r3
 80082e2:	f041 0107 	orr.w	r1, r1, #7
  HAL_StatusTypeDef status = HAL_OK;
 80082e6:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 80082e8:	60a1      	str	r1, [r4, #8]
}
 80082ea:	e7de      	b.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 80082ec:	2b40      	cmp	r3, #64	; 0x40
 80082ee:	d126      	bne.n	800833e <HAL_TIM_ConfigClockSource+0x102>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80082f0:	684b      	ldr	r3, [r1, #4]
 80082f2:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80082f4:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80082f6:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 80082fa:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082fc:	6a23      	ldr	r3, [r4, #32]
 80082fe:	f023 0301 	bic.w	r3, r3, #1
 8008302:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008304:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008306:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800830a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800830e:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8008310:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8008312:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008314:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008318:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800831c:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  HAL_StatusTypeDef status = HAL_OK;
 8008320:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 8008322:	60a3      	str	r3, [r4, #8]
}
 8008324:	e7c1      	b.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 8008326:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800832a:	d0d4      	beq.n	80082d6 <HAL_TIM_ConfigClockSource+0x9a>
 800832c:	3910      	subs	r1, #16
 800832e:	428b      	cmp	r3, r1
 8008330:	d0d1      	beq.n	80082d6 <HAL_TIM_ConfigClockSource+0x9a>
 8008332:	e7ba      	b.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8008334:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 8008338:	bf18      	it	ne
 800833a:	2001      	movne	r0, #1
 800833c:	e7b5      	b.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
  switch (sClockSourceConfig->ClockSource)
 800833e:	d8b4      	bhi.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
 8008340:	2b20      	cmp	r3, #32
 8008342:	d0c8      	beq.n	80082d6 <HAL_TIM_ConfigClockSource+0x9a>
 8008344:	d903      	bls.n	800834e <HAL_TIM_ConfigClockSource+0x112>
 8008346:	2b30      	cmp	r3, #48	; 0x30
 8008348:	d0c5      	beq.n	80082d6 <HAL_TIM_ConfigClockSource+0x9a>
 800834a:	2001      	movs	r0, #1
 800834c:	e7ad      	b.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
 800834e:	f033 0110 	bics.w	r1, r3, #16
 8008352:	d1aa      	bne.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
 8008354:	e7bf      	b.n	80082d6 <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 8008356:	2002      	movs	r0, #2
}
 8008358:	4770      	bx	lr
      TIM_TI1_ConfigInputStage(htim->Instance,
 800835a:	684b      	ldr	r3, [r1, #4]
 800835c:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800835e:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008360:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8008364:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008366:	6a23      	ldr	r3, [r4, #32]
 8008368:	f023 0301 	bic.w	r3, r3, #1
 800836c:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800836e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008370:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008374:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8008378:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800837a:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800837c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800837e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008386:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  HAL_StatusTypeDef status = HAL_OK;
 800838a:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 800838c:	60a3      	str	r3, [r4, #8]
}
 800838e:	e78c      	b.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008390:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8008394:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008396:	432b      	orrs	r3, r5
 8008398:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800839a:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800839e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80083a2:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80083a4:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80083a6:	68a3      	ldr	r3, [r4, #8]
 80083a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  HAL_StatusTypeDef status = HAL_OK;
 80083ac:	2000      	movs	r0, #0
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80083ae:	60a3      	str	r3, [r4, #8]
      break;
 80083b0:	e77b      	b.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083b2:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 80083b6:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083b8:	432b      	orrs	r3, r5
 80083ba:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083bc:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80083c0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80083c4:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 80083c6:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 80083c8:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80083ca:	f043 0377 	orr.w	r3, r3, #119	; 0x77
  HAL_StatusTypeDef status = HAL_OK;
 80083ce:	2000      	movs	r0, #0
      htim->Instance->SMCR = tmpsmcr;
 80083d0:	60a3      	str	r3, [r4, #8]
      break;
 80083d2:	e76a      	b.n	80082aa <HAL_TIM_ConfigClockSource+0x6e>
 80083d4:	ffce0088 	.word	0xffce0088
 80083d8:	00100030 	.word	0x00100030
 80083dc:	00100040 	.word	0x00100040

080083e0 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 80083e0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80083e4:	2b01      	cmp	r3, #1
 80083e6:	d069      	beq.n	80084bc <HAL_TIM_SlaveConfigSynchro+0xdc>
 80083e8:	4684      	mov	ip, r0
 80083ea:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 80083ec:	6800      	ldr	r0, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80083ee:	2302      	movs	r3, #2
{
 80083f0:	b410      	push	{r4}
  __HAL_LOCK(htim);
 80083f2:	f88c 203c 	strb.w	r2, [ip, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80083f6:	f88c 303d 	strb.w	r3, [ip, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80083fa:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80083fc:	684b      	ldr	r3, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80083fe:	680c      	ldr	r4, [r1, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008400:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8008404:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8008408:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 800840a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800840e:	f022 0207 	bic.w	r2, r2, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8008412:	4322      	orrs	r2, r4
  switch (sSlaveConfig->InputTrigger)
 8008414:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8008416:	6082      	str	r2, [r0, #8]
  switch (sSlaveConfig->InputTrigger)
 8008418:	d05e      	beq.n	80084d8 <HAL_TIM_SlaveConfigSynchro+0xf8>
 800841a:	d816      	bhi.n	800844a <HAL_TIM_SlaveConfigSynchro+0x6a>
 800841c:	2b40      	cmp	r3, #64	; 0x40
 800841e:	d06e      	beq.n	80084fe <HAL_TIM_SlaveConfigSynchro+0x11e>
 8008420:	d933      	bls.n	800848a <HAL_TIM_SlaveConfigSynchro+0xaa>
 8008422:	2b50      	cmp	r3, #80	; 0x50
 8008424:	d141      	bne.n	80084aa <HAL_TIM_SlaveConfigSynchro+0xca>
  tmpccer = TIMx->CCER;
 8008426:	6a03      	ldr	r3, [r0, #32]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008428:	688a      	ldr	r2, [r1, #8]
 800842a:	6909      	ldr	r1, [r1, #16]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800842c:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8008430:	431a      	orrs	r2, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008432:	6a03      	ldr	r3, [r0, #32]
 8008434:	f023 0301 	bic.w	r3, r3, #1
 8008438:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800843a:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800843c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008440:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8008444:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8008446:	6202      	str	r2, [r0, #32]
 8008448:	e00d      	b.n	8008466 <HAL_TIM_SlaveConfigSynchro+0x86>
  switch (sSlaveConfig->InputTrigger)
 800844a:	2b70      	cmp	r3, #112	; 0x70
 800844c:	d038      	beq.n	80084c0 <HAL_TIM_SlaveConfigSynchro+0xe0>
 800844e:	2b6f      	cmp	r3, #111	; 0x6f
 8008450:	d92b      	bls.n	80084aa <HAL_TIM_SlaveConfigSynchro+0xca>
 8008452:	4a2f      	ldr	r2, [pc, #188]	; (8008510 <HAL_TIM_SlaveConfigSynchro+0x130>)
 8008454:	4293      	cmp	r3, r2
 8008456:	d006      	beq.n	8008466 <HAL_TIM_SlaveConfigSynchro+0x86>
 8008458:	d91d      	bls.n	8008496 <HAL_TIM_SlaveConfigSynchro+0xb6>
 800845a:	4a2e      	ldr	r2, [pc, #184]	; (8008514 <HAL_TIM_SlaveConfigSynchro+0x134>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d002      	beq.n	8008466 <HAL_TIM_SlaveConfigSynchro+0x86>
 8008460:	3230      	adds	r2, #48	; 0x30
 8008462:	4293      	cmp	r3, r2
 8008464:	d121      	bne.n	80084aa <HAL_TIM_SlaveConfigSynchro+0xca>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008466:	68c3      	ldr	r3, [r0, #12]
 8008468:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800846c:	60c3      	str	r3, [r0, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800846e:	68c3      	ldr	r3, [r0, #12]
  __HAL_UNLOCK(htim);
 8008470:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8008472:	2101      	movs	r1, #1
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008474:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008478:	60c3      	str	r3, [r0, #12]
  htim->State = HAL_TIM_STATE_READY;
 800847a:	f88c 103d 	strb.w	r1, [ip, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800847e:	f88c 203c 	strb.w	r2, [ip, #60]	; 0x3c
  return HAL_OK;
 8008482:	4610      	mov	r0, r2
}
 8008484:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008488:	4770      	bx	lr
  switch (sSlaveConfig->InputTrigger)
 800848a:	2b20      	cmp	r3, #32
 800848c:	d0eb      	beq.n	8008466 <HAL_TIM_SlaveConfigSynchro+0x86>
 800848e:	d909      	bls.n	80084a4 <HAL_TIM_SlaveConfigSynchro+0xc4>
 8008490:	2b30      	cmp	r3, #48	; 0x30
 8008492:	d10a      	bne.n	80084aa <HAL_TIM_SlaveConfigSynchro+0xca>
 8008494:	e7e7      	b.n	8008466 <HAL_TIM_SlaveConfigSynchro+0x86>
 8008496:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800849a:	d0e4      	beq.n	8008466 <HAL_TIM_SlaveConfigSynchro+0x86>
 800849c:	3a10      	subs	r2, #16
 800849e:	4293      	cmp	r3, r2
 80084a0:	d0e1      	beq.n	8008466 <HAL_TIM_SlaveConfigSynchro+0x86>
 80084a2:	e002      	b.n	80084aa <HAL_TIM_SlaveConfigSynchro+0xca>
 80084a4:	f033 0310 	bics.w	r3, r3, #16
 80084a8:	d0dd      	beq.n	8008466 <HAL_TIM_SlaveConfigSynchro+0x86>
    htim->State = HAL_TIM_STATE_READY;
 80084aa:	2001      	movs	r0, #1
    __HAL_UNLOCK(htim);
 80084ac:	2300      	movs	r3, #0
    htim->State = HAL_TIM_STATE_READY;
 80084ae:	f88c 003d 	strb.w	r0, [ip, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80084b2:	f88c 303c 	strb.w	r3, [ip, #60]	; 0x3c
}
 80084b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084ba:	4770      	bx	lr
  __HAL_LOCK(htim);
 80084bc:	2002      	movs	r0, #2
}
 80084be:	4770      	bx	lr
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80084c0:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
  tmpsmcr = TIMx->SMCR;
 80084c4:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80084c6:	6909      	ldr	r1, [r1, #16]
 80084c8:	4323      	orrs	r3, r4
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80084ca:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80084ce:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80084d2:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 80084d4:	6083      	str	r3, [r0, #8]
 80084d6:	e7c6      	b.n	8008466 <HAL_TIM_SlaveConfigSynchro+0x86>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084d8:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80084da:	688c      	ldr	r4, [r1, #8]
 80084dc:	6909      	ldr	r1, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084de:	f023 0310 	bic.w	r3, r3, #16
 80084e2:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084e4:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80084e6:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084e8:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084f0:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= (TIM_ICPolarity << 4U);
 80084f4:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 80084f8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80084fa:	6203      	str	r3, [r0, #32]
 80084fc:	e7b3      	b.n	8008466 <HAL_TIM_SlaveConfigSynchro+0x86>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80084fe:	2c05      	cmp	r4, #5
 8008500:	d0d3      	beq.n	80084aa <HAL_TIM_SlaveConfigSynchro+0xca>
 8008502:	f1b4 1f01 	cmp.w	r4, #65537	; 0x10001
 8008506:	d0d0      	beq.n	80084aa <HAL_TIM_SlaveConfigSynchro+0xca>
      tmpccer = htim->Instance->CCER;
 8008508:	6a02      	ldr	r2, [r0, #32]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800850a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800850c:	6a03      	ldr	r3, [r0, #32]
 800850e:	e791      	b.n	8008434 <HAL_TIM_SlaveConfigSynchro+0x54>
 8008510:	00100030 	.word	0x00100030
 8008514:	00100040 	.word	0x00100040

08008518 <HAL_TIM_OC_DelayElapsedCallback>:
 8008518:	4770      	bx	lr
 800851a:	bf00      	nop

0800851c <HAL_TIM_IC_CaptureCallback>:
 800851c:	4770      	bx	lr
 800851e:	bf00      	nop

08008520 <HAL_TIM_PWM_PulseFinishedCallback>:
 8008520:	4770      	bx	lr
 8008522:	bf00      	nop

08008524 <HAL_TIM_TriggerCallback>:
 8008524:	4770      	bx	lr
 8008526:	bf00      	nop

08008528 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008528:	6803      	ldr	r3, [r0, #0]
 800852a:	691a      	ldr	r2, [r3, #16]
 800852c:	0791      	lsls	r1, r2, #30
{
 800852e:	b510      	push	{r4, lr}
 8008530:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008532:	d503      	bpl.n	800853c <HAL_TIM_IRQHandler+0x14>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008534:	68da      	ldr	r2, [r3, #12]
 8008536:	0792      	lsls	r2, r2, #30
 8008538:	f100 808a 	bmi.w	8008650 <HAL_TIM_IRQHandler+0x128>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800853c:	691a      	ldr	r2, [r3, #16]
 800853e:	0752      	lsls	r2, r2, #29
 8008540:	d502      	bpl.n	8008548 <HAL_TIM_IRQHandler+0x20>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008542:	68da      	ldr	r2, [r3, #12]
 8008544:	0750      	lsls	r0, r2, #29
 8008546:	d470      	bmi.n	800862a <HAL_TIM_IRQHandler+0x102>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008548:	691a      	ldr	r2, [r3, #16]
 800854a:	0711      	lsls	r1, r2, #28
 800854c:	d502      	bpl.n	8008554 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800854e:	68da      	ldr	r2, [r3, #12]
 8008550:	0712      	lsls	r2, r2, #28
 8008552:	d458      	bmi.n	8008606 <HAL_TIM_IRQHandler+0xde>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008554:	691a      	ldr	r2, [r3, #16]
 8008556:	06d1      	lsls	r1, r2, #27
 8008558:	d502      	bpl.n	8008560 <HAL_TIM_IRQHandler+0x38>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800855a:	68da      	ldr	r2, [r3, #12]
 800855c:	06d2      	lsls	r2, r2, #27
 800855e:	d43e      	bmi.n	80085de <HAL_TIM_IRQHandler+0xb6>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008560:	691a      	ldr	r2, [r3, #16]
 8008562:	07d0      	lsls	r0, r2, #31
 8008564:	d503      	bpl.n	800856e <HAL_TIM_IRQHandler+0x46>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008566:	68da      	ldr	r2, [r3, #12]
 8008568:	07d1      	lsls	r1, r2, #31
 800856a:	f100 808a 	bmi.w	8008682 <HAL_TIM_IRQHandler+0x15a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800856e:	691a      	ldr	r2, [r3, #16]
 8008570:	0612      	lsls	r2, r2, #24
 8008572:	d503      	bpl.n	800857c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008574:	68da      	ldr	r2, [r3, #12]
 8008576:	0610      	lsls	r0, r2, #24
 8008578:	f100 808b 	bmi.w	8008692 <HAL_TIM_IRQHandler+0x16a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800857c:	691a      	ldr	r2, [r3, #16]
 800857e:	05d1      	lsls	r1, r2, #23
 8008580:	d503      	bpl.n	800858a <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008582:	68da      	ldr	r2, [r3, #12]
 8008584:	0612      	lsls	r2, r2, #24
 8008586:	f100 808c 	bmi.w	80086a2 <HAL_TIM_IRQHandler+0x17a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800858a:	691a      	ldr	r2, [r3, #16]
 800858c:	0650      	lsls	r0, r2, #25
 800858e:	d503      	bpl.n	8008598 <HAL_TIM_IRQHandler+0x70>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008590:	68da      	ldr	r2, [r3, #12]
 8008592:	0651      	lsls	r1, r2, #25
 8008594:	f100 808d 	bmi.w	80086b2 <HAL_TIM_IRQHandler+0x18a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008598:	691a      	ldr	r2, [r3, #16]
 800859a:	0692      	lsls	r2, r2, #26
 800859c:	d503      	bpl.n	80085a6 <HAL_TIM_IRQHandler+0x7e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800859e:	68da      	ldr	r2, [r3, #12]
 80085a0:	0690      	lsls	r0, r2, #26
 80085a2:	f100 808e 	bmi.w	80086c2 <HAL_TIM_IRQHandler+0x19a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80085a6:	691a      	ldr	r2, [r3, #16]
 80085a8:	02d1      	lsls	r1, r2, #11
 80085aa:	d503      	bpl.n	80085b4 <HAL_TIM_IRQHandler+0x8c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80085ac:	68da      	ldr	r2, [r3, #12]
 80085ae:	02d2      	lsls	r2, r2, #11
 80085b0:	f100 808f 	bmi.w	80086d2 <HAL_TIM_IRQHandler+0x1aa>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80085b4:	691a      	ldr	r2, [r3, #16]
 80085b6:	0290      	lsls	r0, r2, #10
 80085b8:	d503      	bpl.n	80085c2 <HAL_TIM_IRQHandler+0x9a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 80085ba:	68da      	ldr	r2, [r3, #12]
 80085bc:	0291      	lsls	r1, r2, #10
 80085be:	f100 8090 	bmi.w	80086e2 <HAL_TIM_IRQHandler+0x1ba>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80085c2:	691a      	ldr	r2, [r3, #16]
 80085c4:	0252      	lsls	r2, r2, #9
 80085c6:	d503      	bpl.n	80085d0 <HAL_TIM_IRQHandler+0xa8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80085c8:	68da      	ldr	r2, [r3, #12]
 80085ca:	0250      	lsls	r0, r2, #9
 80085cc:	f100 8091 	bmi.w	80086f2 <HAL_TIM_IRQHandler+0x1ca>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80085d0:	691a      	ldr	r2, [r3, #16]
 80085d2:	0211      	lsls	r1, r2, #8
 80085d4:	d502      	bpl.n	80085dc <HAL_TIM_IRQHandler+0xb4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80085d6:	68da      	ldr	r2, [r3, #12]
 80085d8:	0212      	lsls	r2, r2, #8
 80085da:	d44a      	bmi.n	8008672 <HAL_TIM_IRQHandler+0x14a>
}
 80085dc:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80085de:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80085e2:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80085e4:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80085e6:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80085e8:	69db      	ldr	r3, [r3, #28]
 80085ea:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 80085ee:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80085f0:	f040 8090 	bne.w	8008714 <HAL_TIM_IRQHandler+0x1ec>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085f4:	f7ff ff90 	bl	8008518 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085f8:	4620      	mov	r0, r4
 80085fa:	f7ff ff91 	bl	8008520 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085fe:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008600:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008602:	7722      	strb	r2, [r4, #28]
 8008604:	e7ac      	b.n	8008560 <HAL_TIM_IRQHandler+0x38>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008606:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800860a:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800860c:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800860e:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008610:	69db      	ldr	r3, [r3, #28]
 8008612:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8008614:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008616:	d17a      	bne.n	800870e <HAL_TIM_IRQHandler+0x1e6>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008618:	f7ff ff7e 	bl	8008518 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800861c:	4620      	mov	r0, r4
 800861e:	f7ff ff7f 	bl	8008520 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008622:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008624:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008626:	7722      	strb	r2, [r4, #28]
 8008628:	e794      	b.n	8008554 <HAL_TIM_IRQHandler+0x2c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800862a:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800862e:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008630:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008632:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008634:	699b      	ldr	r3, [r3, #24]
 8008636:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 800863a:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800863c:	d164      	bne.n	8008708 <HAL_TIM_IRQHandler+0x1e0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800863e:	f7ff ff6b 	bl	8008518 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008642:	4620      	mov	r0, r4
 8008644:	f7ff ff6c 	bl	8008520 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008648:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800864a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800864c:	7722      	strb	r2, [r4, #28]
 800864e:	e77b      	b.n	8008548 <HAL_TIM_IRQHandler+0x20>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008650:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008654:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008656:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008658:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800865a:	699b      	ldr	r3, [r3, #24]
 800865c:	0799      	lsls	r1, r3, #30
 800865e:	d150      	bne.n	8008702 <HAL_TIM_IRQHandler+0x1da>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008660:	f7ff ff5a 	bl	8008518 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008664:	4620      	mov	r0, r4
 8008666:	f7ff ff5b 	bl	8008520 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800866a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800866c:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800866e:	7722      	strb	r2, [r4, #28]
 8008670:	e764      	b.n	800853c <HAL_TIM_IRQHandler+0x14>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008672:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008676:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8008678:	611a      	str	r2, [r3, #16]
}
 800867a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_TransitionErrorCallback(htim);
 800867e:	f000 ba8f 	b.w	8008ba0 <HAL_TIMEx_TransitionErrorCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008682:	f06f 0201 	mvn.w	r2, #1
 8008686:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8008688:	4620      	mov	r0, r4
 800868a:	f7f9 f971 	bl	8001970 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800868e:	6823      	ldr	r3, [r4, #0]
 8008690:	e76d      	b.n	800856e <HAL_TIM_IRQHandler+0x46>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008692:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008696:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8008698:	4620      	mov	r0, r4
 800869a:	f000 fa77 	bl	8008b8c <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	e76c      	b.n	800857c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80086a2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80086a6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80086a8:	4620      	mov	r0, r4
 80086aa:	f000 fa71 	bl	8008b90 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80086ae:	6823      	ldr	r3, [r4, #0]
 80086b0:	e76b      	b.n	800858a <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80086b2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80086b6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80086b8:	4620      	mov	r0, r4
 80086ba:	f7ff ff33 	bl	8008524 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80086be:	6823      	ldr	r3, [r4, #0]
 80086c0:	e76a      	b.n	8008598 <HAL_TIM_IRQHandler+0x70>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80086c2:	f06f 0220 	mvn.w	r2, #32
 80086c6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80086c8:	4620      	mov	r0, r4
 80086ca:	f000 fa5d 	bl	8008b88 <HAL_TIMEx_CommutCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80086ce:	6823      	ldr	r3, [r4, #0]
 80086d0:	e769      	b.n	80085a6 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 80086d2:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 80086d6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_EncoderIndexCallback(htim);
 80086d8:	4620      	mov	r0, r4
 80086da:	f000 fa5b 	bl	8008b94 <HAL_TIMEx_EncoderIndexCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 80086de:	6823      	ldr	r3, [r4, #0]
 80086e0:	e768      	b.n	80085b4 <HAL_TIM_IRQHandler+0x8c>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 80086e2:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80086e6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_DirectionChangeCallback(htim);
 80086e8:	4620      	mov	r0, r4
 80086ea:	f000 fa55 	bl	8008b98 <HAL_TIMEx_DirectionChangeCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80086ee:	6823      	ldr	r3, [r4, #0]
 80086f0:	e767      	b.n	80085c2 <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80086f2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80086f6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_IndexErrorCallback(htim);
 80086f8:	4620      	mov	r0, r4
 80086fa:	f000 fa4f 	bl	8008b9c <HAL_TIMEx_IndexErrorCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80086fe:	6823      	ldr	r3, [r4, #0]
 8008700:	e766      	b.n	80085d0 <HAL_TIM_IRQHandler+0xa8>
          HAL_TIM_IC_CaptureCallback(htim);
 8008702:	f7ff ff0b 	bl	800851c <HAL_TIM_IC_CaptureCallback>
 8008706:	e7b0      	b.n	800866a <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8008708:	f7ff ff08 	bl	800851c <HAL_TIM_IC_CaptureCallback>
 800870c:	e79c      	b.n	8008648 <HAL_TIM_IRQHandler+0x120>
        HAL_TIM_IC_CaptureCallback(htim);
 800870e:	f7ff ff05 	bl	800851c <HAL_TIM_IC_CaptureCallback>
 8008712:	e786      	b.n	8008622 <HAL_TIM_IRQHandler+0xfa>
        HAL_TIM_IC_CaptureCallback(htim);
 8008714:	f7ff ff02 	bl	800851c <HAL_TIM_IC_CaptureCallback>
 8008718:	e771      	b.n	80085fe <HAL_TIM_IRQHandler+0xd6>
 800871a:	bf00      	nop

0800871c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800871c:	6a03      	ldr	r3, [r0, #32]
 800871e:	f023 0310 	bic.w	r3, r3, #16
 8008722:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8008724:	6a03      	ldr	r3, [r0, #32]
{
 8008726:	b470      	push	{r4, r5, r6}
  tmpcr2 =  TIMx->CR2;
 8008728:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800872a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800872c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800872e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008732:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008736:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800873a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800873c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008740:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008744:	4d14      	ldr	r5, [pc, #80]	; (8008798 <TIM_OC2_SetConfig+0x7c>)
 8008746:	42a8      	cmp	r0, r5
 8008748:	d010      	beq.n	800876c <TIM_OC2_SetConfig+0x50>
 800874a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800874e:	42a8      	cmp	r0, r5
 8008750:	d00c      	beq.n	800876c <TIM_OC2_SetConfig+0x50>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008752:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008756:	42a8      	cmp	r0, r5
 8008758:	d00f      	beq.n	800877a <TIM_OC2_SetConfig+0x5e>
 800875a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800875e:	42a8      	cmp	r0, r5
 8008760:	d00b      	beq.n	800877a <TIM_OC2_SetConfig+0x5e>
 8008762:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008766:	42a8      	cmp	r0, r5
 8008768:	d10f      	bne.n	800878a <TIM_OC2_SetConfig+0x6e>
 800876a:	e006      	b.n	800877a <TIM_OC2_SetConfig+0x5e>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800876c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800876e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008772:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008776:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800877a:	e9d1 6505 	ldrd	r6, r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800877e:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008782:	ea46 0c05 	orr.w	ip, r6, r5
 8008786:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CCR2 = OC_Config->Pulse;
 800878a:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800878c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800878e:	6182      	str	r2, [r0, #24]
}
 8008790:	bc70      	pop	{r4, r5, r6}
  TIMx->CCR2 = OC_Config->Pulse;
 8008792:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8008794:	6203      	str	r3, [r0, #32]
}
 8008796:	4770      	bx	lr
 8008798:	40012c00 	.word	0x40012c00

0800879c <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 800879c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	f000 80f7 	beq.w	8008994 <HAL_TIM_PWM_ConfigChannel+0x1f8>
 80087a6:	2301      	movs	r3, #1
{
 80087a8:	b570      	push	{r4, r5, r6, lr}
 80087aa:	4604      	mov	r4, r0
 80087ac:	460d      	mov	r5, r1
  __HAL_LOCK(htim);
 80087ae:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80087b2:	2a14      	cmp	r2, #20
 80087b4:	d80c      	bhi.n	80087d0 <HAL_TIM_PWM_ConfigChannel+0x34>
 80087b6:	e8df f002 	tbb	[pc, r2]
 80087ba:	0b55      	.short	0x0b55
 80087bc:	0b6a0b0b 	.word	0x0b6a0b0b
 80087c0:	0b800b0b 	.word	0x0b800b0b
 80087c4:	0b950b0b 	.word	0x0b950b0b
 80087c8:	0bab0b0b 	.word	0x0bab0b0b
 80087cc:	0b0b      	.short	0x0b0b
 80087ce:	11          	.byte	0x11
 80087cf:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 80087d0:	2200      	movs	r2, #0
  switch (Channel)
 80087d2:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80087d4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 80087d8:	4618      	mov	r0, r3
 80087da:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80087dc:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087de:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80087e0:	6a13      	ldr	r3, [r2, #32]
 80087e2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80087e6:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 80087e8:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 80087ea:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 80087ec:	6d11      	ldr	r1, [r2, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80087ee:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80087f2:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087f6:	ea41 2106 	orr.w	r1, r1, r6, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80087fa:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80087fc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008800:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008804:	4e65      	ldr	r6, [pc, #404]	; (800899c <HAL_TIM_PWM_ConfigChannel+0x200>)
 8008806:	42b2      	cmp	r2, r6
 8008808:	d00f      	beq.n	800882a <HAL_TIM_PWM_ConfigChannel+0x8e>
 800880a:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800880e:	42b2      	cmp	r2, r6
 8008810:	d00b      	beq.n	800882a <HAL_TIM_PWM_ConfigChannel+0x8e>
 8008812:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8008816:	42b2      	cmp	r2, r6
 8008818:	d007      	beq.n	800882a <HAL_TIM_PWM_ConfigChannel+0x8e>
 800881a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800881e:	42b2      	cmp	r2, r6
 8008820:	d003      	beq.n	800882a <HAL_TIM_PWM_ConfigChannel+0x8e>
 8008822:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008826:	42b2      	cmp	r2, r6
 8008828:	d104      	bne.n	8008834 <HAL_TIM_PWM_ConfigChannel+0x98>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800882a:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 800882c:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008830:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
  TIMx->CR2 = tmpcr2;
 8008834:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008836:	6511      	str	r1, [r2, #80]	; 0x50
  TIMx->CCR6 = OC_Config->Pulse;
 8008838:	6869      	ldr	r1, [r5, #4]
 800883a:	64d1      	str	r1, [r2, #76]	; 0x4c
  TIMx->CCER = tmpccer;
 800883c:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800883e:	6d13      	ldr	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008840:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008842:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008846:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008848:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800884a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800884e:	6511      	str	r1, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008850:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8008852:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8008856:	6511      	str	r1, [r2, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8008858:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800885a:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800885c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008860:	4618      	mov	r0, r3
 8008862:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008864:	6800      	ldr	r0, [r0, #0]
 8008866:	f7ff fa2b 	bl	8007cc0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800886a:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800886c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800886e:	f043 0308 	orr.w	r3, r3, #8
 8008872:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008874:	6982      	ldr	r2, [r0, #24]
 8008876:	f022 0204 	bic.w	r2, r2, #4
 800887a:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800887c:	6982      	ldr	r2, [r0, #24]
 800887e:	430a      	orrs	r2, r1
 8008880:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 8008882:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008884:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008886:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800888a:	4618      	mov	r0, r3
 800888c:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800888e:	6800      	ldr	r0, [r0, #0]
 8008890:	f7ff ff44 	bl	800871c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008894:	6983      	ldr	r3, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008896:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008898:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800889c:	6183      	str	r3, [r0, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800889e:	6982      	ldr	r2, [r0, #24]
 80088a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088a4:	6182      	str	r2, [r0, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088a6:	6982      	ldr	r2, [r0, #24]
 80088a8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80088ac:	6182      	str	r2, [r0, #24]
  __HAL_UNLOCK(htim);
 80088ae:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80088b0:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80088b2:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088ba:	6800      	ldr	r0, [r0, #0]
 80088bc:	f7ff fa3c 	bl	8007d38 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088c0:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088c2:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088c4:	f043 0308 	orr.w	r3, r3, #8
 80088c8:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088ca:	69c2      	ldr	r2, [r0, #28]
 80088cc:	f022 0204 	bic.w	r2, r2, #4
 80088d0:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088d2:	69c2      	ldr	r2, [r0, #28]
 80088d4:	430a      	orrs	r2, r1
 80088d6:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 80088d8:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 80088da:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 80088dc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80088e4:	6800      	ldr	r0, [r0, #0]
 80088e6:	f7ff fa67 	bl	8007db8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80088ea:	69c3      	ldr	r3, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80088ec:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80088ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80088f2:	61c3      	str	r3, [r0, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80088f4:	69c2      	ldr	r2, [r0, #28]
 80088f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088fa:	61c2      	str	r2, [r0, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80088fc:	69c2      	ldr	r2, [r0, #28]
 80088fe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8008902:	61c2      	str	r2, [r0, #28]
  __HAL_UNLOCK(htim);
 8008904:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 8008906:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 8008908:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 800890c:	4618      	mov	r0, r3
 800890e:	bd70      	pop	{r4, r5, r6, pc}
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008910:	6802      	ldr	r2, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8008912:	682e      	ldr	r6, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008914:	6a13      	ldr	r3, [r2, #32]
 8008916:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800891a:	6213      	str	r3, [r2, #32]
  tmpccer = TIMx->CCER;
 800891c:	6a13      	ldr	r3, [r2, #32]
  tmpcr2 =  TIMx->CR2;
 800891e:	6850      	ldr	r0, [r2, #4]
  tmpccmrx = TIMx->CCMR3;
 8008920:	6d11      	ldr	r1, [r2, #80]	; 0x50
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008922:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8008926:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 800892a:	4331      	orrs	r1, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800892c:	68ae      	ldr	r6, [r5, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 800892e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008932:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008936:	4e19      	ldr	r6, [pc, #100]	; (800899c <HAL_TIM_PWM_ConfigChannel+0x200>)
 8008938:	42b2      	cmp	r2, r6
 800893a:	d00f      	beq.n	800895c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800893c:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8008940:	42b2      	cmp	r2, r6
 8008942:	d00b      	beq.n	800895c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008944:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8008948:	42b2      	cmp	r2, r6
 800894a:	d007      	beq.n	800895c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 800894c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008950:	42b2      	cmp	r2, r6
 8008952:	d003      	beq.n	800895c <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8008954:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8008958:	42b2      	cmp	r2, r6
 800895a:	d104      	bne.n	8008966 <HAL_TIM_PWM_ConfigChannel+0x1ca>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800895c:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800895e:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008962:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  TIMx->CR2 = tmpcr2;
 8008966:	6050      	str	r0, [r2, #4]
  TIMx->CCMR3 = tmpccmrx;
 8008968:	6511      	str	r1, [r2, #80]	; 0x50
  TIMx->CCR5 = OC_Config->Pulse;
 800896a:	6869      	ldr	r1, [r5, #4]
 800896c:	6491      	str	r1, [r2, #72]	; 0x48
  TIMx->CCER = tmpccer;
 800896e:	6213      	str	r3, [r2, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008970:	6d13      	ldr	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008972:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008974:	f043 0308 	orr.w	r3, r3, #8
 8008978:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800897a:	6d11      	ldr	r1, [r2, #80]	; 0x50
 800897c:	f021 0104 	bic.w	r1, r1, #4
 8008980:	6511      	str	r1, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008982:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8008984:	4301      	orrs	r1, r0
 8008986:	6511      	str	r1, [r2, #80]	; 0x50
  __HAL_UNLOCK(htim);
 8008988:	2200      	movs	r2, #0
  HAL_StatusTypeDef status = HAL_OK;
 800898a:	2300      	movs	r3, #0
  __HAL_UNLOCK(htim);
 800898c:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8008990:	4618      	mov	r0, r3
 8008992:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(htim);
 8008994:	2302      	movs	r3, #2
}
 8008996:	4618      	mov	r0, r3
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop
 800899c:	40012c00 	.word	0x40012c00

080089a0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089a0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	d03e      	beq.n	8008a26 <HAL_TIMEx_MasterConfigSynchronization+0x86>
{
 80089a8:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089aa:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80089ac:	4d1f      	ldr	r5, [pc, #124]	; (8008a2c <HAL_TIMEx_MasterConfigSynchronization+0x8c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80089ae:	2302      	movs	r3, #2
 80089b0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80089b4:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 80089b6:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80089b8:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80089ba:	d028      	beq.n	8008a0e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 80089bc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80089c0:	42aa      	cmp	r2, r5
 80089c2:	d024      	beq.n	8008a0e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089c4:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80089c6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80089ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089ce:	4333      	orrs	r3, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089d0:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->Instance->CR2 = tmpcr2;
 80089d4:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089d6:	d00c      	beq.n	80089f2 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 80089d8:	4b15      	ldr	r3, [pc, #84]	; (8008a30 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 80089da:	429a      	cmp	r2, r3
 80089dc:	d009      	beq.n	80089f2 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 80089de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d005      	beq.n	80089f2 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 80089e6:	42aa      	cmp	r2, r5
 80089e8:	d003      	beq.n	80089f2 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 80089ea:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80089ee:	429a      	cmp	r2, r3
 80089f0:	d104      	bne.n	80089fc <HAL_TIMEx_MasterConfigSynchronization+0x5c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80089f2:	688b      	ldr	r3, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80089f4:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80089f8:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80089fa:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80089fc:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80089fe:	2201      	movs	r2, #1
 8008a00:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8008a04:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
}
 8008a08:	bc70      	pop	{r4, r5, r6}
  return HAL_OK;
 8008a0a:	4618      	mov	r0, r3
}
 8008a0c:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008a0e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008a10:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008a14:	432b      	orrs	r3, r5
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a16:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a1a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a20:	432b      	orrs	r3, r5
  htim->Instance->CR2 = tmpcr2;
 8008a22:	6053      	str	r3, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a24:	e7e5      	b.n	80089f2 <HAL_TIMEx_MasterConfigSynchronization+0x52>
  __HAL_LOCK(htim);
 8008a26:	2002      	movs	r0, #2
}
 8008a28:	4770      	bx	lr
 8008a2a:	bf00      	nop
 8008a2c:	40012c00 	.word	0x40012c00
 8008a30:	40000400 	.word	0x40000400

08008a34 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a34:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d045      	beq.n	8008ac8 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
{
 8008a3c:	b410      	push	{r4}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008a3e:	e9d1 4302 	ldrd	r4, r3, [r1, #8]
 8008a42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a46:	4602      	mov	r2, r0
 8008a48:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008a4a:	6848      	ldr	r0, [r1, #4]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008a4c:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008a4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008a52:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008a54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008a58:	6908      	ldr	r0, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008a5a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008a5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008a60:	694c      	ldr	r4, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008a62:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008a64:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008a68:	6b08      	ldr	r0, [r1, #48]	; 0x30
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008a6a:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008a6c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008a70:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008a72:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008a74:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008a78:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008a7a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008a7e:	4c13      	ldr	r4, [pc, #76]	; (8008acc <HAL_TIMEx_ConfigBreakDeadTime+0x98>)
 8008a80:	42a0      	cmp	r0, r4
 8008a82:	d00b      	beq.n	8008a9c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8008a84:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8008a88:	42a0      	cmp	r0, r4
 8008a8a:	d007      	beq.n	8008a9c <HAL_TIMEx_ConfigBreakDeadTime+0x68>
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;

  __HAL_UNLOCK(htim);
 8008a8c:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8008a8e:	6443      	str	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(htim);
 8008a90:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c

  return HAL_OK;
 8008a94:	4608      	mov	r0, r1
}
 8008a96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a9a:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008a9c:	69cc      	ldr	r4, [r1, #28]
 8008a9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008aa2:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008aa4:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8008aa6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008aaa:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008aae:	6a0c      	ldr	r4, [r1, #32]
 8008ab0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008ab4:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008ab6:	6a4c      	ldr	r4, [r1, #36]	; 0x24
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008ab8:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008aba:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008abe:	4323      	orrs	r3, r4
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008ac0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008ac4:	430b      	orrs	r3, r1
 8008ac6:	e7e1      	b.n	8008a8c <HAL_TIMEx_ConfigBreakDeadTime+0x58>
  __HAL_LOCK(htim);
 8008ac8:	2002      	movs	r0, #2
}
 8008aca:	4770      	bx	lr
 8008acc:	40012c00 	.word	0x40012c00

08008ad0 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 8008ad0:	4603      	mov	r3, r0
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ad2:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
 8008ad6:	2801      	cmp	r0, #1
 8008ad8:	d04c      	beq.n	8008b74 <HAL_TIMEx_ConfigBreakInput+0xa4>

  switch (sBreakInputConfig->Source)
 8008ada:	6810      	ldr	r0, [r2, #0]
 8008adc:	3801      	subs	r0, #1
 8008ade:	280f      	cmp	r0, #15
{
 8008ae0:	b4f0      	push	{r4, r5, r6, r7}
 8008ae2:	d825      	bhi.n	8008b30 <HAL_TIMEx_ConfigBreakInput+0x60>
 8008ae4:	4c24      	ldr	r4, [pc, #144]	; (8008b78 <HAL_TIMEx_ConfigBreakInput+0xa8>)
 8008ae6:	4e25      	ldr	r6, [pc, #148]	; (8008b7c <HAL_TIMEx_ConfigBreakInput+0xac>)
 8008ae8:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
 8008aec:	f856 c020 	ldr.w	ip, [r6, r0, lsl #2]
 8008af0:	4c23      	ldr	r4, [pc, #140]	; (8008b80 <HAL_TIMEx_ConfigBreakInput+0xb0>)
 8008af2:	4e24      	ldr	r6, [pc, #144]	; (8008b84 <HAL_TIMEx_ConfigBreakInput+0xb4>)
 8008af4:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
 8008af8:	f856 7020 	ldr.w	r7, [r6, r0, lsl #2]
      bkin_polarity_bitpos = 0U;
      break;
    }
  }

  switch (BreakInput)
 8008afc:	2901      	cmp	r1, #1
 8008afe:	d01d      	beq.n	8008b3c <HAL_TIMEx_ConfigBreakInput+0x6c>
 8008b00:	2902      	cmp	r1, #2
 8008b02:	d131      	bne.n	8008b68 <HAL_TIMEx_ConfigBreakInput+0x98>
      tmporx &= ~bkin_enable_mask;
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;

      /* Set the break input polarity */
      tmporx &= ~bkin_polarity_mask;
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008b04:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF2;
 8008b06:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008b08:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008b0a:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF2;
 8008b0c:	6e77      	ldr	r7, [r6, #100]	; 0x64
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008b0e:	fa01 f10c 	lsl.w	r1, r1, ip
 8008b12:	ea81 0207 	eor.w	r2, r1, r7
 8008b16:	402a      	ands	r2, r5
 8008b18:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008b1a:	ea80 0102 	eor.w	r1, r0, r2
 8008b1e:	4021      	ands	r1, r4
 8008b20:	404a      	eors	r2, r1

      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
 8008b22:	6672      	str	r2, [r6, #100]	; 0x64
    default:
      status = HAL_ERROR;
      break;
  }

  __HAL_UNLOCK(htim);
 8008b24:	2200      	movs	r2, #0
 8008b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8008b2a:	2000      	movs	r0, #0

  return status;
}
 8008b2c:	bcf0      	pop	{r4, r5, r6, r7}
 8008b2e:	4770      	bx	lr
  switch (sBreakInputConfig->Source)
 8008b30:	2700      	movs	r7, #0
  switch (BreakInput)
 8008b32:	2901      	cmp	r1, #1
  switch (sBreakInputConfig->Source)
 8008b34:	46bc      	mov	ip, r7
 8008b36:	463c      	mov	r4, r7
 8008b38:	463d      	mov	r5, r7
  switch (BreakInput)
 8008b3a:	d1e1      	bne.n	8008b00 <HAL_TIMEx_ConfigBreakInput+0x30>
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008b3c:	6890      	ldr	r0, [r2, #8]
      tmporx = htim->Instance->AF1;
 8008b3e:	681e      	ldr	r6, [r3, #0]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008b40:	6851      	ldr	r1, [r2, #4]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008b42:	40b8      	lsls	r0, r7
      tmporx = htim->Instance->AF1;
 8008b44:	6e37      	ldr	r7, [r6, #96]	; 0x60
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 8008b46:	fa01 f10c 	lsl.w	r1, r1, ip
 8008b4a:	ea81 0207 	eor.w	r2, r1, r7
 8008b4e:	402a      	ands	r2, r5
 8008b50:	407a      	eors	r2, r7
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008b52:	ea80 0102 	eor.w	r1, r0, r2
 8008b56:	4021      	ands	r1, r4
 8008b58:	404a      	eors	r2, r1
      htim->Instance->AF1 = tmporx;
 8008b5a:	6632      	str	r2, [r6, #96]	; 0x60
  __HAL_UNLOCK(htim);
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8008b62:	2000      	movs	r0, #0
}
 8008b64:	bcf0      	pop	{r4, r5, r6, r7}
 8008b66:	4770      	bx	lr
  __HAL_UNLOCK(htim);
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  switch (BreakInput)
 8008b6e:	2001      	movs	r0, #1
}
 8008b70:	bcf0      	pop	{r4, r5, r6, r7}
 8008b72:	4770      	bx	lr
  __HAL_LOCK(htim);
 8008b74:	2002      	movs	r0, #2
}
 8008b76:	4770      	bx	lr
 8008b78:	0800e1f8 	.word	0x0800e1f8
 8008b7c:	0800e278 	.word	0x0800e278
 8008b80:	0800e238 	.word	0x0800e238
 8008b84:	0800e2b8 	.word	0x0800e2b8

08008b88 <HAL_TIMEx_CommutCallback>:
 8008b88:	4770      	bx	lr
 8008b8a:	bf00      	nop

08008b8c <HAL_TIMEx_BreakCallback>:
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop

08008b90 <HAL_TIMEx_Break2Callback>:
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop

08008b94 <HAL_TIMEx_EncoderIndexCallback>:
 8008b94:	4770      	bx	lr
 8008b96:	bf00      	nop

08008b98 <HAL_TIMEx_DirectionChangeCallback>:
 8008b98:	4770      	bx	lr
 8008b9a:	bf00      	nop

08008b9c <HAL_TIMEx_IndexErrorCallback>:
 8008b9c:	4770      	bx	lr
 8008b9e:	bf00      	nop

08008ba0 <HAL_TIMEx_TransitionErrorCallback>:
 8008ba0:	4770      	bx	lr
 8008ba2:	bf00      	nop

08008ba4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ba4:	b538      	push	{r3, r4, r5, lr}
 8008ba6:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8008ba8:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008baa:	6882      	ldr	r2, [r0, #8]
 8008bac:	6900      	ldr	r0, [r0, #16]
 8008bae:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008bb0:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008bb2:	4302      	orrs	r2, r0
 8008bb4:	430a      	orrs	r2, r1
 8008bb6:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008bb8:	49a5      	ldr	r1, [pc, #660]	; (8008e50 <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008bba:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008bbc:	4029      	ands	r1, r5
 8008bbe:	430a      	orrs	r2, r1
 8008bc0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008bc2:	685a      	ldr	r2, [r3, #4]
 8008bc4:	68e1      	ldr	r1, [r4, #12]
 8008bc6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008bca:	430a      	orrs	r2, r1
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008bcc:	49a1      	ldr	r1, [pc, #644]	; (8008e54 <UART_SetConfig+0x2b0>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008bce:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008bd0:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008bd2:	69a2      	ldr	r2, [r4, #24]
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008bd4:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008bd6:	d06b      	beq.n	8008cb0 <UART_SetConfig+0x10c>
    tmpreg |= huart->Init.OneBitSampling;
 8008bd8:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008bda:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8008bde:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8008be2:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008be4:	430a      	orrs	r2, r1
 8008be6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bea:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008bec:	f022 020f 	bic.w	r2, r2, #15
 8008bf0:	430a      	orrs	r2, r1
 8008bf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008bf4:	4a98      	ldr	r2, [pc, #608]	; (8008e58 <UART_SetConfig+0x2b4>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d012      	beq.n	8008c20 <UART_SetConfig+0x7c>
 8008bfa:	4a98      	ldr	r2, [pc, #608]	; (8008e5c <UART_SetConfig+0x2b8>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d036      	beq.n	8008c6e <UART_SetConfig+0xca>
 8008c00:	4a97      	ldr	r2, [pc, #604]	; (8008e60 <UART_SetConfig+0x2bc>)
 8008c02:	4293      	cmp	r3, r2
 8008c04:	f000 80f8 	beq.w	8008df8 <UART_SetConfig+0x254>
 8008c08:	4a96      	ldr	r2, [pc, #600]	; (8008e64 <UART_SetConfig+0x2c0>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	f000 80a4 	beq.w	8008d58 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 8008c10:	2001      	movs	r0, #1
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c12:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 8008c14:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->TxISR = NULL;
 8008c18:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
  huart->NbRxDataToProcess = 1;
 8008c1c:	66a2      	str	r2, [r4, #104]	; 0x68

  return ret;
}
 8008c1e:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c20:	4b91      	ldr	r3, [pc, #580]	; (8008e68 <UART_SetConfig+0x2c4>)
 8008c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c26:	f003 0303 	and.w	r3, r3, #3
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	2b02      	cmp	r3, #2
 8008c2e:	f240 808d 	bls.w	8008d4c <UART_SetConfig+0x1a8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c32:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008c36:	f000 80fc 	beq.w	8008e32 <UART_SetConfig+0x28e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c3a:	f7fe fee3 	bl	8007a04 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	f000 80d8 	beq.w	8008df4 <UART_SetConfig+0x250>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c44:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008c46:	6862      	ldr	r2, [r4, #4]
 8008c48:	4b88      	ldr	r3, [pc, #544]	; (8008e6c <UART_SetConfig+0x2c8>)
 8008c4a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8008c4e:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c52:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c56:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8008c5a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c5e:	f1a3 0210 	sub.w	r2, r3, #16
 8008c62:	428a      	cmp	r2, r1
 8008c64:	d8d4      	bhi.n	8008c10 <UART_SetConfig+0x6c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008c66:	6822      	ldr	r2, [r4, #0]
 8008c68:	2000      	movs	r0, #0
 8008c6a:	60d3      	str	r3, [r2, #12]
 8008c6c:	e7d1      	b.n	8008c12 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008c6e:	4b7e      	ldr	r3, [pc, #504]	; (8008e68 <UART_SetConfig+0x2c4>)
 8008c70:	4a7f      	ldr	r2, [pc, #508]	; (8008e70 <UART_SetConfig+0x2cc>)
 8008c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c76:	f003 030c 	and.w	r3, r3, #12
 8008c7a:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c7c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008c80:	d07c      	beq.n	8008d7c <UART_SetConfig+0x1d8>
    switch (clocksource)
 8008c82:	2b08      	cmp	r3, #8
 8008c84:	d8c4      	bhi.n	8008c10 <UART_SetConfig+0x6c>
 8008c86:	a201      	add	r2, pc, #4	; (adr r2, 8008c8c <UART_SetConfig+0xe8>)
 8008c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c8c:	08008db3 	.word	0x08008db3
 8008c90:	08008c3b 	.word	0x08008c3b
 8008c94:	08008e2f 	.word	0x08008e2f
 8008c98:	08008c11 	.word	0x08008c11
 8008c9c:	08008d77 	.word	0x08008d77
 8008ca0:	08008c11 	.word	0x08008c11
 8008ca4:	08008c11 	.word	0x08008c11
 8008ca8:	08008c11 	.word	0x08008c11
 8008cac:	08008e1f 	.word	0x08008e1f
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008cb0:	f021 416e 	bic.w	r1, r1, #3992977408	; 0xee000000
 8008cb4:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
 8008cb8:	4311      	orrs	r1, r2
 8008cba:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cbe:	6a61      	ldr	r1, [r4, #36]	; 0x24
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cc0:	4869      	ldr	r0, [pc, #420]	; (8008e68 <UART_SetConfig+0x2c4>)
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008cc2:	f022 020f 	bic.w	r2, r2, #15
 8008cc6:	430a      	orrs	r2, r1
 8008cc8:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cca:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8008cce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008cd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008cd6:	f000 80a8 	beq.w	8008e2a <UART_SetConfig+0x286>
 8008cda:	d80b      	bhi.n	8008cf4 <UART_SetConfig+0x150>
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d038      	beq.n	8008d52 <UART_SetConfig+0x1ae>
 8008ce0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ce4:	d194      	bne.n	8008c10 <UART_SetConfig+0x6c>
        pclk = HAL_RCC_GetSysClockFreq();
 8008ce6:	f7fe fd39 	bl	800775c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8008cea:	2800      	cmp	r0, #0
 8008cec:	f000 8082 	beq.w	8008df4 <UART_SetConfig+0x250>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008cf0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008cf2:	e004      	b.n	8008cfe <UART_SetConfig+0x15a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cf4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008cf8:	d18a      	bne.n	8008c10 <UART_SetConfig+0x6c>
        pclk = (uint32_t) LSE_VALUE;
 8008cfa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008cfe:	4b5b      	ldr	r3, [pc, #364]	; (8008e6c <UART_SetConfig+0x2c8>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008d00:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008d02:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8008d06:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008d0a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8008d0e:	4299      	cmp	r1, r3
 8008d10:	f63f af7e 	bhi.w	8008c10 <UART_SetConfig+0x6c>
 8008d14:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8008d18:	f63f af7a 	bhi.w	8008c10 <UART_SetConfig+0x6c>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	4619      	mov	r1, r3
 8008d20:	f7f7 ff6a 	bl	8000bf8 <__aeabi_uldivmod>
 8008d24:	086a      	lsrs	r2, r5, #1
 8008d26:	0203      	lsls	r3, r0, #8
 8008d28:	0209      	lsls	r1, r1, #8
 8008d2a:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8008d2e:	1898      	adds	r0, r3, r2
 8008d30:	f141 0100 	adc.w	r1, r1, #0
 8008d34:	462a      	mov	r2, r5
 8008d36:	2300      	movs	r3, #0
 8008d38:	f7f7 ff5e 	bl	8000bf8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d3c:	4a4d      	ldr	r2, [pc, #308]	; (8008e74 <UART_SetConfig+0x2d0>)
 8008d3e:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8008d42:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d44:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d46:	f63f af63 	bhi.w	8008c10 <UART_SetConfig+0x6c>
 8008d4a:	e78c      	b.n	8008c66 <UART_SetConfig+0xc2>
 8008d4c:	4a4a      	ldr	r2, [pc, #296]	; (8008e78 <UART_SetConfig+0x2d4>)
 8008d4e:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8008d50:	e794      	b.n	8008c7c <UART_SetConfig+0xd8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d52:	f7fe fe45 	bl	80079e0 <HAL_RCC_GetPCLK1Freq>
        break;
 8008d56:	e7c8      	b.n	8008cea <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008d58:	4b43      	ldr	r3, [pc, #268]	; (8008e68 <UART_SetConfig+0x2c4>)
 8008d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008d62:	2b80      	cmp	r3, #128	; 0x80
 8008d64:	d06d      	beq.n	8008e42 <UART_SetConfig+0x29e>
 8008d66:	d85d      	bhi.n	8008e24 <UART_SetConfig+0x280>
 8008d68:	b303      	cbz	r3, 8008dac <UART_SetConfig+0x208>
 8008d6a:	2b40      	cmp	r3, #64	; 0x40
 8008d6c:	f47f af50 	bne.w	8008c10 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d70:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008d74:	d020      	beq.n	8008db8 <UART_SetConfig+0x214>
        pclk = HAL_RCC_GetSysClockFreq();
 8008d76:	f7fe fcf1 	bl	800775c <HAL_RCC_GetSysClockFreq>
        break;
 8008d7a:	e760      	b.n	8008c3e <UART_SetConfig+0x9a>
    switch (clocksource)
 8008d7c:	2b08      	cmp	r3, #8
 8008d7e:	f63f af47 	bhi.w	8008c10 <UART_SetConfig+0x6c>
 8008d82:	a201      	add	r2, pc, #4	; (adr r2, 8008d88 <UART_SetConfig+0x1e4>)
 8008d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d88:	08008e39 	.word	0x08008e39
 8008d8c:	08008e33 	.word	0x08008e33
 8008d90:	08008e3f 	.word	0x08008e3f
 8008d94:	08008c11 	.word	0x08008c11
 8008d98:	08008db9 	.word	0x08008db9
 8008d9c:	08008c11 	.word	0x08008c11
 8008da0:	08008c11 	.word	0x08008c11
 8008da4:	08008c11 	.word	0x08008c11
 8008da8:	08008dc1 	.word	0x08008dc1
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008dac:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008db0:	d042      	beq.n	8008e38 <UART_SetConfig+0x294>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008db2:	f7fe fe15 	bl	80079e0 <HAL_RCC_GetPCLK1Freq>
        break;
 8008db6:	e742      	b.n	8008c3e <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetSysClockFreq();
 8008db8:	f7fe fcd0 	bl	800775c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8008dbc:	b1d0      	cbz	r0, 8008df4 <UART_SetConfig+0x250>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008dbe:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008dc0:	6862      	ldr	r2, [r4, #4]
 8008dc2:	4b2a      	ldr	r3, [pc, #168]	; (8008e6c <UART_SetConfig+0x2c8>)
 8008dc4:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 8008dc8:	fbb0 f0f1 	udiv	r0, r0, r1
 8008dcc:	0853      	lsrs	r3, r2, #1
 8008dce:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008dd2:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008dd6:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008dda:	f1a3 0210 	sub.w	r2, r3, #16
 8008dde:	428a      	cmp	r2, r1
 8008de0:	f63f af16 	bhi.w	8008c10 <UART_SetConfig+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008de4:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8008de8:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008dea:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008dec:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8008df0:	4313      	orrs	r3, r2
 8008df2:	60cb      	str	r3, [r1, #12]
 8008df4:	2000      	movs	r0, #0
 8008df6:	e70c      	b.n	8008c12 <UART_SetConfig+0x6e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008df8:	4b1b      	ldr	r3, [pc, #108]	; (8008e68 <UART_SetConfig+0x2c4>)
 8008dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dfe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008e02:	2b20      	cmp	r3, #32
 8008e04:	d01d      	beq.n	8008e42 <UART_SetConfig+0x29e>
 8008e06:	d804      	bhi.n	8008e12 <UART_SetConfig+0x26e>
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d0cf      	beq.n	8008dac <UART_SetConfig+0x208>
 8008e0c:	2b10      	cmp	r3, #16
 8008e0e:	d0af      	beq.n	8008d70 <UART_SetConfig+0x1cc>
 8008e10:	e6fe      	b.n	8008c10 <UART_SetConfig+0x6c>
 8008e12:	2b30      	cmp	r3, #48	; 0x30
 8008e14:	f47f aefc 	bne.w	8008c10 <UART_SetConfig+0x6c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e18:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008e1c:	d0d0      	beq.n	8008dc0 <UART_SetConfig+0x21c>
    switch (clocksource)
 8008e1e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008e22:	e710      	b.n	8008c46 <UART_SetConfig+0xa2>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e24:	2bc0      	cmp	r3, #192	; 0xc0
 8008e26:	d0f7      	beq.n	8008e18 <UART_SetConfig+0x274>
 8008e28:	e6f2      	b.n	8008c10 <UART_SetConfig+0x6c>
 8008e2a:	4814      	ldr	r0, [pc, #80]	; (8008e7c <UART_SetConfig+0x2d8>)
 8008e2c:	e767      	b.n	8008cfe <UART_SetConfig+0x15a>
        pclk = (uint32_t) HSI_VALUE;
 8008e2e:	4813      	ldr	r0, [pc, #76]	; (8008e7c <UART_SetConfig+0x2d8>)
 8008e30:	e709      	b.n	8008c46 <UART_SetConfig+0xa2>
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e32:	f7fe fde7 	bl	8007a04 <HAL_RCC_GetPCLK2Freq>
        break;
 8008e36:	e7c1      	b.n	8008dbc <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e38:	f7fe fdd2 	bl	80079e0 <HAL_RCC_GetPCLK1Freq>
        break;
 8008e3c:	e7be      	b.n	8008dbc <UART_SetConfig+0x218>
        pclk = (uint32_t) HSI_VALUE;
 8008e3e:	480f      	ldr	r0, [pc, #60]	; (8008e7c <UART_SetConfig+0x2d8>)
 8008e40:	e7be      	b.n	8008dc0 <UART_SetConfig+0x21c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e42:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
        pclk = (uint32_t) HSI_VALUE;
 8008e46:	480d      	ldr	r0, [pc, #52]	; (8008e7c <UART_SetConfig+0x2d8>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e48:	f47f aefd 	bne.w	8008c46 <UART_SetConfig+0xa2>
 8008e4c:	e7b8      	b.n	8008dc0 <UART_SetConfig+0x21c>
 8008e4e:	bf00      	nop
 8008e50:	cfff69f3 	.word	0xcfff69f3
 8008e54:	40008000 	.word	0x40008000
 8008e58:	40013800 	.word	0x40013800
 8008e5c:	40004400 	.word	0x40004400
 8008e60:	40004800 	.word	0x40004800
 8008e64:	40004c00 	.word	0x40004c00
 8008e68:	40021000 	.word	0x40021000
 8008e6c:	0800e30c 	.word	0x0800e30c
 8008e70:	0800e2fc 	.word	0x0800e2fc
 8008e74:	000ffcff 	.word	0x000ffcff
 8008e78:	0800e2f8 	.word	0x0800e2f8
 8008e7c:	00f42400 	.word	0x00f42400

08008e80 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e80:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8008e82:	07da      	lsls	r2, r3, #31
{
 8008e84:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008e86:	d506      	bpl.n	8008e96 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008e88:	6801      	ldr	r1, [r0, #0]
 8008e8a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8008e8c:	684a      	ldr	r2, [r1, #4]
 8008e8e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008e92:	4322      	orrs	r2, r4
 8008e94:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008e96:	079c      	lsls	r4, r3, #30
 8008e98:	d506      	bpl.n	8008ea8 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008e9a:	6801      	ldr	r1, [r0, #0]
 8008e9c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8008e9e:	684a      	ldr	r2, [r1, #4]
 8008ea0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008ea4:	4322      	orrs	r2, r4
 8008ea6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ea8:	0759      	lsls	r1, r3, #29
 8008eaa:	d506      	bpl.n	8008eba <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008eac:	6801      	ldr	r1, [r0, #0]
 8008eae:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8008eb0:	684a      	ldr	r2, [r1, #4]
 8008eb2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008eb6:	4322      	orrs	r2, r4
 8008eb8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008eba:	071a      	lsls	r2, r3, #28
 8008ebc:	d506      	bpl.n	8008ecc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ebe:	6801      	ldr	r1, [r0, #0]
 8008ec0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8008ec2:	684a      	ldr	r2, [r1, #4]
 8008ec4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008ec8:	4322      	orrs	r2, r4
 8008eca:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008ecc:	06dc      	lsls	r4, r3, #27
 8008ece:	d506      	bpl.n	8008ede <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ed0:	6801      	ldr	r1, [r0, #0]
 8008ed2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8008ed4:	688a      	ldr	r2, [r1, #8]
 8008ed6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008eda:	4322      	orrs	r2, r4
 8008edc:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008ede:	0699      	lsls	r1, r3, #26
 8008ee0:	d506      	bpl.n	8008ef0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008ee2:	6801      	ldr	r1, [r0, #0]
 8008ee4:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8008ee6:	688a      	ldr	r2, [r1, #8]
 8008ee8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008eec:	4322      	orrs	r2, r4
 8008eee:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008ef0:	065a      	lsls	r2, r3, #25
 8008ef2:	d509      	bpl.n	8008f08 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ef4:	6801      	ldr	r1, [r0, #0]
 8008ef6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8008ef8:	684a      	ldr	r2, [r1, #4]
 8008efa:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8008efe:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f00:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008f04:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008f06:	d00b      	beq.n	8008f20 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008f08:	061b      	lsls	r3, r3, #24
 8008f0a:	d506      	bpl.n	8008f1a <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008f0c:	6802      	ldr	r2, [r0, #0]
 8008f0e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8008f10:	6853      	ldr	r3, [r2, #4]
 8008f12:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8008f16:	430b      	orrs	r3, r1
 8008f18:	6053      	str	r3, [r2, #4]
  }
}
 8008f1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f1e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008f20:	684a      	ldr	r2, [r1, #4]
 8008f22:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8008f24:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8008f28:	4322      	orrs	r2, r4
 8008f2a:	604a      	str	r2, [r1, #4]
 8008f2c:	e7ec      	b.n	8008f08 <UART_AdvFeatureConfig+0x88>
 8008f2e:	bf00      	nop

08008f30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008f30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f34:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f38:	6804      	ldr	r4, [r0, #0]
{
 8008f3a:	4607      	mov	r7, r0
 8008f3c:	460e      	mov	r6, r1
 8008f3e:	4615      	mov	r5, r2
 8008f40:	4699      	mov	r9, r3
 8008f42:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008f46:	d10a      	bne.n	8008f5e <UART_WaitOnFlagUntilTimeout+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f48:	69e3      	ldr	r3, [r4, #28]
 8008f4a:	ea36 0303 	bics.w	r3, r6, r3
 8008f4e:	bf0c      	ite	eq
 8008f50:	2301      	moveq	r3, #1
 8008f52:	2300      	movne	r3, #0
 8008f54:	429d      	cmp	r5, r3
 8008f56:	d0f7      	beq.n	8008f48 <UART_WaitOnFlagUntilTimeout+0x18>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8008f58:	2000      	movs	r0, #0
}
 8008f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f5e:	69e2      	ldr	r2, [r4, #28]
 8008f60:	ea36 0202 	bics.w	r2, r6, r2
 8008f64:	bf0c      	ite	eq
 8008f66:	2301      	moveq	r3, #1
 8008f68:	2300      	movne	r3, #0
 8008f6a:	42ab      	cmp	r3, r5
 8008f6c:	d1f4      	bne.n	8008f58 <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f6e:	f7fc faa9 	bl	80054c4 <HAL_GetTick>
 8008f72:	eba0 0009 	sub.w	r0, r0, r9
 8008f76:	4540      	cmp	r0, r8
 8008f78:	d833      	bhi.n	8008fe2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008f7a:	f1b8 0f00 	cmp.w	r8, #0
 8008f7e:	d030      	beq.n	8008fe2 <UART_WaitOnFlagUntilTimeout+0xb2>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008f80:	683c      	ldr	r4, [r7, #0]
 8008f82:	6823      	ldr	r3, [r4, #0]
 8008f84:	0758      	lsls	r0, r3, #29
 8008f86:	4622      	mov	r2, r4
 8008f88:	d5db      	bpl.n	8008f42 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f8a:	69e3      	ldr	r3, [r4, #28]
 8008f8c:	0519      	lsls	r1, r3, #20
 8008f8e:	d5d8      	bpl.n	8008f42 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f90:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008f94:	6223      	str	r3, [r4, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f96:	e854 3f00 	ldrex	r3, [r4]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008f9a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f9e:	e844 3100 	strex	r1, r3, [r4]
 8008fa2:	b139      	cbz	r1, 8008fb4 <UART_WaitOnFlagUntilTimeout+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa4:	e852 3f00 	ldrex	r3, [r2]
 8008fa8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fac:	e842 3100 	strex	r1, r3, [r2]
 8008fb0:	2900      	cmp	r1, #0
 8008fb2:	d1f7      	bne.n	8008fa4 <UART_WaitOnFlagUntilTimeout+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fb4:	f102 0308 	add.w	r3, r2, #8
 8008fb8:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fbc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc0:	f102 0008 	add.w	r0, r2, #8
 8008fc4:	e840 3100 	strex	r1, r3, [r0]
 8008fc8:	2900      	cmp	r1, #0
 8008fca:	d1f3      	bne.n	8008fb4 <UART_WaitOnFlagUntilTimeout+0x84>
          huart->gState = HAL_UART_STATE_READY;
 8008fcc:	2320      	movs	r3, #32
 8008fce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
          __HAL_UNLOCK(huart);
 8008fd2:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8008fd6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
          return HAL_TIMEOUT;
 8008fda:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008fdc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          return HAL_TIMEOUT;
 8008fe0:	e7bb      	b.n	8008f5a <UART_WaitOnFlagUntilTimeout+0x2a>
 8008fe2:	683a      	ldr	r2, [r7, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fe4:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008fe8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fec:	e842 3100 	strex	r1, r3, [r2]
 8008ff0:	2900      	cmp	r1, #0
 8008ff2:	d1f7      	bne.n	8008fe4 <UART_WaitOnFlagUntilTimeout+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff4:	f102 0308 	add.w	r3, r2, #8
 8008ff8:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ffc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009000:	f102 0008 	add.w	r0, r2, #8
 8009004:	e840 3100 	strex	r1, r3, [r0]
 8009008:	2900      	cmp	r1, #0
 800900a:	d1f3      	bne.n	8008ff4 <UART_WaitOnFlagUntilTimeout+0xc4>
        huart->gState = HAL_UART_STATE_READY;
 800900c:	2320      	movs	r3, #32
 800900e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8009012:	f887 1080 	strb.w	r1, [r7, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009016:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        return HAL_TIMEOUT;
 800901a:	2003      	movs	r0, #3
 800901c:	e79d      	b.n	8008f5a <UART_WaitOnFlagUntilTimeout+0x2a>
 800901e:	bf00      	nop

08009020 <HAL_UART_Init>:
  if (huart == NULL)
 8009020:	2800      	cmp	r0, #0
 8009022:	d066      	beq.n	80090f2 <HAL_UART_Init+0xd2>
{
 8009024:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8009026:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 800902a:	b082      	sub	sp, #8
 800902c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800902e:	2b00      	cmp	r3, #0
 8009030:	d04c      	beq.n	80090cc <HAL_UART_Init+0xac>
  __HAL_UART_DISABLE(huart);
 8009032:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009034:	2324      	movs	r3, #36	; 0x24
 8009036:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 800903a:	6813      	ldr	r3, [r2, #0]
 800903c:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009040:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8009042:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009044:	f7ff fdae 	bl	8008ba4 <UART_SetConfig>
 8009048:	2801      	cmp	r0, #1
 800904a:	d03c      	beq.n	80090c6 <HAL_UART_Init+0xa6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800904c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800904e:	2b00      	cmp	r3, #0
 8009050:	d135      	bne.n	80090be <HAL_UART_Init+0x9e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009052:	6823      	ldr	r3, [r4, #0]
 8009054:	6859      	ldr	r1, [r3, #4]
 8009056:	f421 4190 	bic.w	r1, r1, #18432	; 0x4800
 800905a:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800905c:	6899      	ldr	r1, [r3, #8]
 800905e:	f021 012a 	bic.w	r1, r1, #42	; 0x2a
 8009062:	6099      	str	r1, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8009064:	6819      	ldr	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009066:	2500      	movs	r5, #0
  __HAL_UART_ENABLE(huart);
 8009068:	f041 0101 	orr.w	r1, r1, #1
 800906c:	6019      	str	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800906e:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8009072:	f7fc fa27 	bl	80054c4 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009076:	6823      	ldr	r3, [r4, #0]
 8009078:	681a      	ldr	r2, [r3, #0]
 800907a:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 800907c:	4606      	mov	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800907e:	d40e      	bmi.n	800909e <HAL_UART_Init+0x7e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	075b      	lsls	r3, r3, #29
 8009084:	d427      	bmi.n	80090d6 <HAL_UART_Init+0xb6>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009086:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8009088:	2220      	movs	r2, #32
 800908a:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 800908e:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8009092:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  return HAL_OK;
 8009096:	4618      	mov	r0, r3
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009098:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800909a:	b002      	add	sp, #8
 800909c:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800909e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80090a2:	9300      	str	r3, [sp, #0]
 80090a4:	462a      	mov	r2, r5
 80090a6:	4603      	mov	r3, r0
 80090a8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80090ac:	4620      	mov	r0, r4
 80090ae:	f7ff ff3f 	bl	8008f30 <UART_WaitOnFlagUntilTimeout>
 80090b2:	b9e0      	cbnz	r0, 80090ee <HAL_UART_Init+0xce>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80090b4:	6823      	ldr	r3, [r4, #0]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	075b      	lsls	r3, r3, #29
 80090ba:	d40c      	bmi.n	80090d6 <HAL_UART_Init+0xb6>
 80090bc:	e7e3      	b.n	8009086 <HAL_UART_Init+0x66>
    UART_AdvFeatureConfig(huart);
 80090be:	4620      	mov	r0, r4
 80090c0:	f7ff fede 	bl	8008e80 <UART_AdvFeatureConfig>
 80090c4:	e7c5      	b.n	8009052 <HAL_UART_Init+0x32>
    return HAL_ERROR;
 80090c6:	2001      	movs	r0, #1
}
 80090c8:	b002      	add	sp, #8
 80090ca:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 80090cc:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 80090d0:	f7fb ff1a 	bl	8004f08 <HAL_UART_MspInit>
 80090d4:	e7ad      	b.n	8009032 <HAL_UART_Init+0x12>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80090d6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80090da:	9300      	str	r3, [sp, #0]
 80090dc:	2200      	movs	r2, #0
 80090de:	4633      	mov	r3, r6
 80090e0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80090e4:	4620      	mov	r0, r4
 80090e6:	f7ff ff23 	bl	8008f30 <UART_WaitOnFlagUntilTimeout>
 80090ea:	2800      	cmp	r0, #0
 80090ec:	d0cb      	beq.n	8009086 <HAL_UART_Init+0x66>
      return HAL_TIMEOUT;
 80090ee:	2003      	movs	r0, #3
 80090f0:	e7d3      	b.n	800909a <HAL_UART_Init+0x7a>
    return HAL_ERROR;
 80090f2:	2001      	movs	r0, #1
}
 80090f4:	4770      	bx	lr
 80090f6:	bf00      	nop

080090f8 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80090f8:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80090fc:	2b01      	cmp	r3, #1
 80090fe:	d017      	beq.n	8009130 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009100:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009102:	2324      	movs	r3, #36	; 0x24
{
 8009104:	b410      	push	{r4}
  huart->gState = HAL_UART_STATE_BUSY;
 8009106:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800910a:	6811      	ldr	r1, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800910c:	6814      	ldr	r4, [r2, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800910e:	2300      	movs	r3, #0
  __HAL_UART_DISABLE(huart);
 8009110:	f024 0401 	bic.w	r4, r4, #1
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009114:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 8009118:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800911a:	6643      	str	r3, [r0, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800911c:	6011      	str	r1, [r2, #0]

  huart->gState = HAL_UART_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800911e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_READY;
 8009122:	2220      	movs	r2, #32
 8009124:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84

  return HAL_OK;
}
 8009128:	f85d 4b04 	ldr.w	r4, [sp], #4
  return HAL_OK;
 800912c:	4618      	mov	r0, r3
}
 800912e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8009130:	2002      	movs	r0, #2
}
 8009132:	4770      	bx	lr

08009134 <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009134:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 8009138:	2a01      	cmp	r2, #1
 800913a:	d037      	beq.n	80091ac <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;
 800913c:	4603      	mov	r3, r0

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800913e:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009140:	2024      	movs	r0, #36	; 0x24
{
 8009142:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 8009144:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009148:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800914a:	6810      	ldr	r0, [r2, #0]
 800914c:	f020 0001 	bic.w	r0, r0, #1
 8009150:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009152:	6890      	ldr	r0, [r2, #8]
 8009154:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 8009158:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800915a:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800915c:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800915e:	b310      	cbz	r0, 80091a6 <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009160:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009162:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
 8009164:	4d12      	ldr	r5, [pc, #72]	; (80091b0 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009166:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800916a:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800916e:	4911      	ldr	r1, [pc, #68]	; (80091b4 <HAL_UARTEx_SetTxFifoThreshold+0x80>)
 8009170:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009174:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009178:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 800917c:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009180:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009182:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009184:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009188:	fbb1 f1f5 	udiv	r1, r1, r5
 800918c:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8009190:	2100      	movs	r1, #0
 8009192:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 8009196:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009198:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800919a:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 800919e:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 80091a0:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 80091a4:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 80091a6:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 80091a8:	4608      	mov	r0, r1
 80091aa:	e7ef      	b.n	800918c <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 80091ac:	2002      	movs	r0, #2
}
 80091ae:	4770      	bx	lr
 80091b0:	0800e324 	.word	0x0800e324
 80091b4:	0800e32c 	.word	0x0800e32c

080091b8 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 80091b8:	f890 2080 	ldrb.w	r2, [r0, #128]	; 0x80
 80091bc:	2a01      	cmp	r2, #1
 80091be:	d037      	beq.n	8009230 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  huart->gState = HAL_UART_STATE_BUSY;
 80091c0:	4603      	mov	r3, r0
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80091c2:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80091c4:	2024      	movs	r0, #36	; 0x24
{
 80091c6:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 80091c8:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80091cc:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80091ce:	6810      	ldr	r0, [r2, #0]
 80091d0:	f020 0001 	bic.w	r0, r0, #1
 80091d4:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80091d6:	6890      	ldr	r0, [r2, #8]
 80091d8:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 80091dc:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80091de:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80091e0:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80091e2:	b310      	cbz	r0, 800922a <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80091e4:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80091e6:	6890      	ldr	r0, [r2, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 80091e8:	4d12      	ldr	r5, [pc, #72]	; (8009234 <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091ea:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80091ee:	ea4f 7e50 	mov.w	lr, r0, lsr #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80091f2:	4911      	ldr	r1, [pc, #68]	; (8009238 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80091f4:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091f8:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 80091fc:	f815 e00e 	ldrb.w	lr, [r5, lr]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009200:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009204:	00c0      	lsls	r0, r0, #3
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009206:	00c9      	lsls	r1, r1, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009208:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800920c:	fbb1 f1f5 	udiv	r1, r1, r5
 8009210:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  __HAL_UNLOCK(huart);
 8009214:	2100      	movs	r1, #0
 8009216:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  huart->gState = HAL_UART_STATE_READY;
 800921a:	2520      	movs	r5, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800921c:	6014      	str	r4, [r2, #0]
  __HAL_UNLOCK(huart);
 800921e:	f883 1080 	strb.w	r1, [r3, #128]	; 0x80
  return HAL_OK;
 8009222:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 8009224:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
}
 8009228:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800922a:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800922c:	4608      	mov	r0, r1
 800922e:	e7ef      	b.n	8009210 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 8009230:	2002      	movs	r0, #2
}
 8009232:	4770      	bx	lr
 8009234:	0800e324 	.word	0x0800e324
 8009238:	0800e32c 	.word	0x0800e32c

0800923c <VBS_GetAvBusVoltage_V>:
    temp = 0U;
  }
  else
  {
#endif
    temp = (uint32_t)(pHandle->AvBusVoltage_d);
 800923c:	88c3      	ldrh	r3, [r0, #6]
    temp *= pHandle->ConversionFactor;
 800923e:	8840      	ldrh	r0, [r0, #2]
 8009240:	fb03 f000 	mul.w	r0, r3, r0
    temp /= 65536U;
#ifdef NULL_PTR_CHECK_BUS_VOLT
  }
#endif
  return ((uint16_t)temp);
}
 8009244:	0c00      	lsrs	r0, r0, #16
 8009246:	4770      	bx	lr

08009248 <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 8009248:	b570      	push	{r4, r5, r6, lr}
    int32_t square_limit;
    int32_t vd_square_limit;
    int32_t new_q;
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;
 800924a:	8803      	ldrh	r3, [r0, #0]
 800924c:	140d      	asrs	r5, r1, #16
{
 800924e:	b084      	sub	sp, #16
 8009250:	b20c      	sxth	r4, r1

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 8009252:	fb05 f205 	mul.w	r2, r5, r5
    square_limit = maxModule * maxModule;
 8009256:	fb03 f303 	mul.w	r3, r3, r3
{
 800925a:	9101      	str	r1, [sp, #4]
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 800925c:	fb04 2104 	mla	r1, r4, r4, r2

    if (square_sum > square_limit)
 8009260:	428b      	cmp	r3, r1
 8009262:	da10      	bge.n	8009286 <Circle_Limitation+0x3e>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 8009264:	8846      	ldrh	r6, [r0, #2]
 8009266:	fb06 f006 	mul.w	r0, r6, r6
    {
      if (square_d <= vd_square_limit)
 800926a:	4282      	cmp	r2, r0
 800926c:	dd14      	ble.n	8009298 <Circle_Limitation+0x50>
        new_d = Vqd.d;
      }
      else
      {
        new_d = (int32_t)pHandle->MaxVd;
        if (Vqd.d < 0)
 800926e:	2d00      	cmp	r5, #0
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
        new_q = SqrtTable[square_temp];
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
 8009270:	eba3 0000 	sub.w	r0, r3, r0
          new_d = -new_d;
 8009274:	bfb8      	it	lt
 8009276:	4276      	neglt	r6, r6
        new_q = MCM_Sqrt(square_temp);
 8009278:	f7f9 faf2 	bl	8002860 <MCM_Sqrt>
#endif
        if (Vqd.q < 0)
 800927c:	2c00      	cmp	r4, #0
        {
          new_q = - new_q;
 800927e:	bfb8      	it	lt
 8009280:	4240      	neglt	r0, r0
        }
      }
      Local_Vqd.q = (int16_t)new_q;
      Local_Vqd.d = (int16_t)new_d;
 8009282:	b235      	sxth	r5, r6
      Local_Vqd.q = (int16_t)new_q;
 8009284:	b204      	sxth	r4, r0
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (Local_Vqd);
 8009286:	b2a4      	uxth	r4, r4
 8009288:	2000      	movs	r0, #0
 800928a:	f364 000f 	bfi	r0, r4, #0, #16
 800928e:	b2ad      	uxth	r5, r5
 8009290:	f365 401f 	bfi	r0, r5, #16, #16
}
 8009294:	b004      	add	sp, #16
 8009296:	bd70      	pop	{r4, r5, r6, pc}
        new_q = MCM_Sqrt(square_temp);
 8009298:	1a98      	subs	r0, r3, r2
 800929a:	f7f9 fae1 	bl	8002860 <MCM_Sqrt>
        if (Vqd.q < 0)
 800929e:	2c00      	cmp	r4, #0
 80092a0:	daf0      	bge.n	8009284 <Circle_Limitation+0x3c>
          new_q = -new_q;
 80092a2:	4240      	negs	r0, r0
 80092a4:	e7ee      	b.n	8009284 <Circle_Limitation+0x3c>
 80092a6:	bf00      	nop

080092a8 <EAC_Init>:
  {
#endif
    pHandle->pSTC = pSTC;
    pHandle->pVSS = pVSS;
    pHandle->pENC = pENC;
    pHandle->EncAligned = false;
 80092a8:	f04f 0c00 	mov.w	ip, #0
    pHandle->pVSS = pVSS;
 80092ac:	e9c0 1200 	strd	r1, r2, [r0]
    pHandle->pENC = pENC;
 80092b0:	6083      	str	r3, [r0, #8]
    pHandle->EncAligned = false;
 80092b2:	f8a0 c00e 	strh.w	ip, [r0, #14]
    pHandle->EncRestart = false;
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 80092b6:	4770      	bx	lr

080092b8 <EAC_StartAlignment>:
  * It configures the VSS (Virtual Speed Sensor) with the required angle and sets the
  * STC (Speed and Torque Controller) to execute the required torque ramp.
  * @param  pHandle: handler of the current instance of the EncAlignCtrl component.
  */
__weak void EAC_StartAlignment(EncAlign_Handle_t *pHandle)
{
 80092b8:	b510      	push	{r4, lr}
  {
#endif
    uint32_t wAux;

    /* Set pVSS mechanical speed to zero.*/
    VSS_SetMecAcceleration(pHandle->pVSS, 0, 0U);
 80092ba:	2200      	movs	r2, #0
{
 80092bc:	4604      	mov	r4, r0
    VSS_SetMecAcceleration(pHandle->pVSS, 0, 0U);
 80092be:	4611      	mov	r1, r2
 80092c0:	6840      	ldr	r0, [r0, #4]
 80092c2:	f002 f8f1 	bl	800b4a8 <VSS_SetMecAcceleration>

    /* Set pVSS mechanical angle.*/
    VSS_SetMecAngle(pHandle->pVSS, pHandle->hElAngle);
 80092c6:	f9b4 1014 	ldrsh.w	r1, [r4, #20]
 80092ca:	6860      	ldr	r0, [r4, #4]
 80092cc:	f002 f8e4 	bl	800b498 <VSS_SetMecAngle>

    /* Set pSTC in MCM_TORQUE_MODE.*/
    STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 80092d0:	6820      	ldr	r0, [r4, #0]
 80092d2:	2104      	movs	r1, #4
 80092d4:	f001 fda4 	bl	800ae20 <STC_SetControlMode>

    /* Set starting torque to Zero */
    (void)STC_ExecRamp(pHandle->pSTC, 0, 0U);
 80092d8:	2200      	movs	r2, #0
 80092da:	4611      	mov	r1, r2
 80092dc:	6820      	ldr	r0, [r4, #0]
 80092de:	f001 fda3 	bl	800ae28 <STC_ExecRamp>

    /* Execute the torque ramp.*/
    (void)STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, (uint32_t)pHandle->hDurationms);
 80092e2:	8ae2      	ldrh	r2, [r4, #22]
 80092e4:	f9b4 1012 	ldrsh.w	r1, [r4, #18]
 80092e8:	6820      	ldr	r0, [r4, #0]
 80092ea:	f001 fd9d 	bl	800ae28 <STC_ExecRamp>
    /* Compute hRemainingTicks, the number of thick of alignment phase.*/
    wAux = ((uint32_t)pHandle->hDurationms) * ((uint32_t)pHandle->hEACFrequencyHz);
 80092ee:	8ae3      	ldrh	r3, [r4, #22]
 80092f0:	8a21      	ldrh	r1, [r4, #16]
    wAux /= 1000U;
 80092f2:	4a04      	ldr	r2, [pc, #16]	; (8009304 <EAC_StartAlignment+0x4c>)
    wAux = ((uint32_t)pHandle->hDurationms) * ((uint32_t)pHandle->hEACFrequencyHz);
 80092f4:	fb01 f303 	mul.w	r3, r1, r3
    wAux /= 1000U;
 80092f8:	fba2 2303 	umull	r2, r3, r2, r3
 80092fc:	099b      	lsrs	r3, r3, #6
    pHandle->hRemainingTicks = (uint16_t)wAux;
    pHandle->hRemainingTicks++;
 80092fe:	3301      	adds	r3, #1
 8009300:	81a3      	strh	r3, [r4, #12]
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 8009302:	bd10      	pop	{r4, pc}
 8009304:	10624dd3 	.word	0x10624dd3

08009308 <EAC_Exec>:
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingTicks > 0U)
 8009308:	8983      	ldrh	r3, [r0, #12]
 800930a:	b13b      	cbz	r3, 800931c <EAC_Exec+0x14>
    {
      pHandle->hRemainingTicks--;
 800930c:	3b01      	subs	r3, #1
 800930e:	b29b      	uxth	r3, r3
{
 8009310:	b510      	push	{r4, lr}
 8009312:	4604      	mov	r4, r0
      pHandle->hRemainingTicks--;
 8009314:	8183      	strh	r3, [r0, #12]

      if (0U == pHandle->hRemainingTicks)
 8009316:	b11b      	cbz	r3, 8009320 <EAC_Exec+0x18>
        pHandle->EncAligned = true;
        retVal = true;
      }
      else
      {
        retVal = false;
 8009318:	2000      	movs	r0, #0
    }
#endif
  }

  return (retVal);
}
 800931a:	bd10      	pop	{r4, pc}
  bool retVal = true;
 800931c:	2001      	movs	r0, #1
}
 800931e:	4770      	bx	lr
        ENC_SetMecAngle(pHandle->pENC, pHandle->hElAngle / ((int16_t)pHandle->bElToMecRatio));
 8009320:	7e03      	ldrb	r3, [r0, #24]
 8009322:	f9b0 1014 	ldrsh.w	r1, [r0, #20]
 8009326:	6880      	ldr	r0, [r0, #8]
 8009328:	fb91 f1f3 	sdiv	r1, r1, r3
 800932c:	f000 f940 	bl	80095b0 <ENC_SetMecAngle>
        pHandle->EncAligned = true;
 8009330:	2001      	movs	r0, #1
 8009332:	73a0      	strb	r0, [r4, #14]
}
 8009334:	bd10      	pop	{r4, pc}
 8009336:	bf00      	nop

08009338 <EAC_IsAligned>:
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  return ((NULL == pHandle) ? false : pHandle->EncAligned);
#else
  return (pHandle->EncAligned);
#endif
}
 8009338:	7b80      	ldrb	r0, [r0, #14]
 800933a:	4770      	bx	lr

0800933c <EAC_SetRestartState>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->EncRestart = restart;
 800933c:	73c1      	strb	r1, [r0, #15]
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 800933e:	4770      	bx	lr

08009340 <ENC_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8009340:	6a03      	ldr	r3, [r0, #32]
#endif
    /* Reset counter */
    LL_TIM_SetCounter(TIMx, 0);

    /*Calculations of convenience*/
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 8009342:	f8b0 c06e 	ldrh.w	ip, [r0, #110]	; 0x6e
  SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP);
 8009346:	681a      	ldr	r2, [r3, #0]
 8009348:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
{
 800934c:	b410      	push	{r4}
 800934e:	601a      	str	r2, [r3, #0]
    pHandle->SpeedSamplingFreqUnit = ((uint32_t)pHandle->SpeedSamplingFreqHz * (uint32_t)SPEED_UNIT);
 8009350:	f8b0 206c 	ldrh.w	r2, [r0, #108]	; 0x6c
 8009354:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8009358:	0052      	lsls	r2, r2, #1
  WRITE_REG(TIMx->CNT, Counter);
 800935a:	2100      	movs	r1, #0
 800935c:	6259      	str	r1, [r3, #36]	; 0x24
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 800935e:	f04f 34ff 	mov.w	r4, #4294967295
    pHandle->SpeedSamplingFreqUnit = ((uint32_t)pHandle->SpeedSamplingFreqHz * (uint32_t)SPEED_UNIT);
 8009362:	6242      	str	r2, [r0, #36]	; 0x24
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 8009364:	fbb4 f4fc 	udiv	r4, r4, ip
 8009368:	6684      	str	r4, [r0, #104]	; 0x68
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800936a:	699a      	ldr	r2, [r3, #24]

    /* Set IC filter for both channel 1 & 2*/
    LL_TIM_IC_SetFilter(TIMx, LL_TIM_CHANNEL_CH1, ((uint32_t)pHandle->ICx_Filter << 20U));
 800936c:	f890 4076 	ldrb.w	r4, [r0, #118]	; 0x76
 8009370:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8009374:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 8009378:	619a      	str	r2, [r3, #24]
 800937a:	699a      	ldr	r2, [r3, #24]
 800937c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8009380:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009384:	f06f 0401 	mvn.w	r4, #1
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8009388:	619a      	str	r2, [r3, #24]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800938a:	611c      	str	r4, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800938c:	68da      	ldr	r2, [r3, #12]
 800938e:	f042 0201 	orr.w	r2, r2, #1
 8009392:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	f042 0201 	orr.w	r2, r2, #1
 800939a:	601a      	str	r2, [r3, #0]

    /* Enable the counting timer*/
    LL_TIM_EnableCounter(TIMx);

    /* Erase speed buffer */
    bufferSize = pHandle->SpeedBufferSize;
 800939c:	f890 2074 	ldrb.w	r2, [r0, #116]	; 0x74

    for (index = 0U; index < bufferSize; index++)
 80093a0:	b12a      	cbz	r2, 80093ae <ENC_Init+0x6e>
      pHandle->DeltaCapturesBuffer[index] = 0;
    }
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 80093a2:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->DeltaCapturesBuffer[index] = 0;
 80093a6:	0092      	lsls	r2, r2, #2
 80093a8:	3028      	adds	r0, #40	; 0x28
 80093aa:	f002 be30 	b.w	800c00e <memset>
}
 80093ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093b2:	4770      	bx	lr

080093b4 <ENC_Clear>:
  *         This function must be called before starting the motor to initialize
  *         the speed measurement process.
  * @param  pHandle: handler of the current instance of the encoder component
  */
__weak void ENC_Clear(ENCODER_Handle_t *pHandle)
{
 80093b4:	b510      	push	{r4, lr}
  else
  {
#endif
    uint8_t index;

    for (index = 0u; index < pHandle->SpeedBufferSize; index++)
 80093b6:	f890 2074 	ldrb.w	r2, [r0, #116]	; 0x74
{
 80093ba:	4604      	mov	r4, r0
    for (index = 0u; index < pHandle->SpeedBufferSize; index++)
 80093bc:	b122      	cbz	r2, 80093c8 <ENC_Clear+0x14>
    {
      pHandle->DeltaCapturesBuffer[index] = 0;
 80093be:	0092      	lsls	r2, r2, #2
 80093c0:	2100      	movs	r1, #0
 80093c2:	3028      	adds	r0, #40	; 0x28
 80093c4:	f002 fe23 	bl	800c00e <memset>
    }
    pHandle->SensorIsReliable = true;
 80093c8:	2301      	movs	r3, #1
 80093ca:	f884 3075 	strb.w	r3, [r4, #117]	; 0x75
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 80093ce:	bd10      	pop	{r4, pc}

080093d0 <ENC_CalcAngle>:
  *         of the instantaneous value of the timer counter.
  * @param  pHandle: handler of the current instance of the encoder component
  * @retval Measured electrical angle in [s16degree](measurement_units.md) format.
  */
__weak int16_t ENC_CalcAngle(ENCODER_Handle_t *pHandle)
{
 80093d0:	b410      	push	{r4}
    int16_t mecAngle; /* s16degree format */
    uint32_t uwtemp1;
    int32_t wtemp1;
    /* PR 52926 We need to keep only the 16 LSB, bit 31 could be at 1
     if the overflow occurs just after the entry in the High frequency task */
    uwtemp1 = (LL_TIM_GetCounter(pHandle->TIMx) & 0xffffU) * (pHandle->U32MAXdivPulseNumber);
 80093d2:	6a03      	ldr	r3, [r0, #32]
 80093d4:	6e84      	ldr	r4, [r0, #104]	; 0x68
  return (uint32_t)(READ_REG(TIMx->CNT));
 80093d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    wtemp1 = (int32_t)uwtemp1 / 65536;
#endif
    /*Computes and stores the rotor mechanical angle*/
    mecAngle = (int16_t)wtemp1;

    int16_t hMecAnglePrev = pHandle->_Super.hMecAngle;
 80093d8:	f9b0 1006 	ldrsh.w	r1, [r0, #6]

    pHandle->_Super.hMecAngle = mecAngle;

    /*Computes and stores the rotor electrical angle*/
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 80093dc:	7842      	ldrb	r2, [r0, #1]
    uwtemp1 = (LL_TIM_GetCounter(pHandle->TIMx) & 0xffffU) * (pHandle->U32MAXdivPulseNumber);
 80093de:	b29b      	uxth	r3, r3
 80093e0:	fb04 f303 	mul.w	r3, r4, r3
    wtemp1 = (int32_t)uwtemp1 >> 16U;  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 80093e4:	141b      	asrs	r3, r3, #16
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 80093e6:	fb03 f202 	mul.w	r2, r3, r2

    pHandle->_Super.hElAngle = elAngle;

    int16_t hMecSpeedDpp = mecAngle - hMecAnglePrev;
 80093ea:	1a59      	subs	r1, r3, r1
    mecAngle = (int16_t)wtemp1;
 80093ec:	80c3      	strh	r3, [r0, #6]
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 80093ee:	6883      	ldr	r3, [r0, #8]
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
  /*Returns rotor electrical angle*/
  return (elAngle);
}
 80093f0:	f85d 4b04 	ldr.w	r4, [sp], #4
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 80093f4:	b212      	sxth	r2, r2
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 80093f6:	fa03 f381 	sxtah	r3, r3, r1
    pHandle->_Super.hElAngle = elAngle;
 80093fa:	8082      	strh	r2, [r0, #4]
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 80093fc:	6083      	str	r3, [r0, #8]
}
 80093fe:	4610      	mov	r0, r2
 8009400:	4770      	bx	lr
 8009402:	bf00      	nop

08009404 <ENC_CalcAvrgMecSpeedUnit>:
  * @param  pMecSpeedUnit pointer used to return the rotor average mechanical speed
  *         expressed in the unit defined by #SPEED_UNIT
  * @retval true = sensor information is reliable. false = sensor information is not reliable
  */
__weak bool ENC_CalcAvrgMecSpeedUnit(ENCODER_Handle_t *pHandle, int16_t *pMecSpeedUnit)
{
 8009404:	b5f0      	push	{r4, r5, r6, r7, lr}
    int32_t wtemp2;
    uint32_t OverflowCntSample;
    uint32_t CntCapture;
    uint32_t directionSample;
    int32_t wOverallAngleVariation = 0;
    TIM_TypeDef *TIMx = pHandle->TIMx;
 8009406:	6a03      	ldr	r3, [r0, #32]
    uint8_t bBufferSize = pHandle->SpeedBufferSize;
 8009408:	f890 2074 	ldrb.w	r2, [r0, #116]	; 0x74
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800940c:	68dc      	ldr	r4, [r3, #12]
 800940e:	f024 0401 	bic.w	r4, r4, #1
 8009412:	60dc      	str	r4, [r3, #12]
  return (uint32_t)(READ_REG(TIMx->CNT));
 8009414:	6a5c      	ldr	r4, [r3, #36]	; 0x24
#ifdef TIM_CNT_UIFCPY
    /* disable Interrupt generation */
    LL_TIM_DisableIT_UPDATE(TIMx);
#endif
    CntCapture = LL_TIM_GetCounter(TIMx);
    OverflowCntSample = pHandle->TimerOverflowNb;
 8009416:	f8b0 c070 	ldrh.w	ip, [r0, #112]	; 0x70
    pHandle->TimerOverflowNb = 0;
 800941a:	2500      	movs	r5, #0
 800941c:	f8a0 5070 	strh.w	r5, [r0, #112]	; 0x70
    directionSample = LL_TIM_GetDirection(TIMx);
#ifdef TIM_CNT_UIFCPY
    OFbit = __LL_TIM_GETFLAG_UIFCPY(CntCapture);
    if (0U == OFbit)
 8009420:	0fe5      	lsrs	r5, r4, #31
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8009422:	bf18      	it	ne
 8009424:	f06f 0701 	mvnne.w	r7, #1
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8009428:	681e      	ldr	r6, [r3, #0]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800942a:	bf18      	it	ne
 800942c:	611f      	strne	r7, [r3, #16]
    OverflowCntSample = pHandle->TimerOverflowNb;
 800942e:	fa1f fc8c 	uxth.w	ip, ip

    /* If UIFCPY is not present, OverflowCntSample can not be used safely for
    speed computation, but we still use it to check that we do not exceed one overflow
    (sample frequency not less than mechanical motor speed */

    if ((OverflowCntSample + OFbit) > ENC_MAX_OVERFLOW_NB)
 8009432:	4465      	add	r5, ip
    CLEAR_BIT(CntCapture, TIM_CNT_UIFCPY);
 8009434:	f024 4c00 	bic.w	ip, r4, #2147483648	; 0x80000000
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8009438:	68dc      	ldr	r4, [r3, #12]
    if ((OverflowCntSample + OFbit) > ENC_MAX_OVERFLOW_NB)
 800943a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800943e:	f044 0401 	orr.w	r4, r4, #1
 8009442:	60dc      	str	r4, [r3, #12]
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8009444:	f006 0610 	and.w	r6, r6, #16
    {
      pHandle->TimerOverflowError = true;
 8009448:	bf8a      	itet	hi
 800944a:	2401      	movhi	r4, #1
    {
      /* nothing to do */
    }

    /*Checks the reliability status, then stores and returns it*/
    if (pHandle->TimerOverflowError)
 800944c:	f890 4078 	ldrbls.w	r4, [r0, #120]	; 0x78
      pHandle->TimerOverflowError = true;
 8009450:	f880 4078 	strbhi.w	r4, [r0, #120]	; 0x78
    if (LL_TIM_COUNTERDIRECTION_DOWN == directionSample)
 8009454:	2e00      	cmp	r6, #0
 8009456:	f000 8093 	beq.w	8009580 <ENC_CalcAvrgMecSpeedUnit+0x17c>
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 800945a:	f890 6077 	ldrb.w	r6, [r0, #119]	; 0x77
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
 800945e:	f8b0 3072 	ldrh.w	r3, [r0, #114]	; 0x72
        - ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 8009462:	f8b0 e06e 	ldrh.w	lr, [r0, #110]	; 0x6e
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8009466:	360a      	adds	r6, #10
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
 8009468:	ebac 0303 	sub.w	r3, ip, r3
        - ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 800946c:	fb0e 3315 	mls	r3, lr, r5, r3
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8009470:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009474:	2a00      	cmp	r2, #0
 8009476:	f000 8093 	beq.w	80095a0 <ENC_CalcAvrgMecSpeedUnit+0x19c>
 800947a:	2a01      	cmp	r2, #1
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800947c:	6a83      	ldr	r3, [r0, #40]	; 0x28
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800947e:	d039      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009480:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009482:	2a02      	cmp	r2, #2
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009484:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009486:	d035      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009488:	6b05      	ldr	r5, [r0, #48]	; 0x30
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800948a:	2a03      	cmp	r2, #3
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800948c:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800948e:	d031      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009490:	6b45      	ldr	r5, [r0, #52]	; 0x34
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009492:	2a04      	cmp	r2, #4
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009494:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8009496:	d02d      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 8009498:	6b85      	ldr	r5, [r0, #56]	; 0x38
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800949a:	2a05      	cmp	r2, #5
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800949c:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800949e:	d029      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094a0:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094a2:	2a06      	cmp	r2, #6
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094a4:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094a6:	d025      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094a8:	6c05      	ldr	r5, [r0, #64]	; 0x40
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094aa:	2a07      	cmp	r2, #7
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094ac:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094ae:	d021      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094b0:	6c45      	ldr	r5, [r0, #68]	; 0x44
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094b2:	2a08      	cmp	r2, #8
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094b4:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094b6:	d01d      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094b8:	6c85      	ldr	r5, [r0, #72]	; 0x48
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094ba:	2a09      	cmp	r2, #9
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094bc:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094be:	d019      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094c0:	6cc5      	ldr	r5, [r0, #76]	; 0x4c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094c2:	2a0a      	cmp	r2, #10
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094c4:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094c6:	d015      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094c8:	6d05      	ldr	r5, [r0, #80]	; 0x50
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094ca:	2a0b      	cmp	r2, #11
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094cc:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094ce:	d011      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094d0:	6d45      	ldr	r5, [r0, #84]	; 0x54
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094d2:	2a0c      	cmp	r2, #12
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094d4:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094d6:	d00d      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094d8:	6d85      	ldr	r5, [r0, #88]	; 0x58
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094da:	2a0d      	cmp	r2, #13
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094dc:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094de:	d009      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094e0:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094e2:	2a0e      	cmp	r2, #14
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094e4:	442b      	add	r3, r5
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094e6:	d005      	beq.n	80094f4 <ENC_CalcAvrgMecSpeedUnit+0xf0>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094e8:	6e05      	ldr	r5, [r0, #96]	; 0x60
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80094ea:	2a0f      	cmp	r2, #15
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 80094ec:	442b      	add	r3, r5
 80094ee:	bf1c      	itt	ne
 80094f0:	6e45      	ldrne	r5, [r0, #100]	; 0x64
 80094f2:	195b      	addne	r3, r3, r5
    wtemp1 = wOverallAngleVariation * ((int32_t)pHandle->SpeedSamplingFreqUnit);
 80094f4:	6a46      	ldr	r6, [r0, #36]	; 0x24
    wtemp2 = ((int32_t)pHandle->PulseNumber) * ((int32_t)pHandle->SpeedBufferSize);
 80094f6:	fb0e f502 	mul.w	r5, lr, r2
    wtemp1 = wOverallAngleVariation * ((int32_t)pHandle->SpeedSamplingFreqUnit);
 80094fa:	fb06 f303 	mul.w	r3, r6, r3
    wtemp1 = ((0 == wtemp2) ? wtemp1 : (wtemp1 / wtemp2));
 80094fe:	b10d      	cbz	r5, 8009504 <ENC_CalcAvrgMecSpeedUnit+0x100>
 8009500:	fb93 f3f5 	sdiv	r3, r3, r5
    *pMecSpeedUnit = (int16_t)wtemp1;
 8009504:	b21e      	sxth	r6, r3
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8009506:	b29b      	uxth	r3, r3
    *pMecSpeedUnit = (int16_t)wtemp1;
 8009508:	800e      	strh	r6, [r1, #0]
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 800950a:	f890 5077 	ldrb.w	r5, [r0, #119]	; 0x77
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 800950e:	8987      	ldrh	r7, [r0, #12]
    pHandle->DeltaCapturesIndex++;
 8009510:	f890 e077 	ldrb.w	lr, [r0, #119]	; 0x77
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8009514:	350a      	adds	r5, #10
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8009516:	1bdb      	subs	r3, r3, r7
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8009518:	f850 5025 	ldr.w	r5, [r0, r5, lsl #2]
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 800951c:	8243      	strh	r3, [r0, #18]
    pHandle->DeltaCapturesIndex++;
 800951e:	f10e 0e01 	add.w	lr, lr, #1
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8009522:	f8b0 306c 	ldrh.w	r3, [r0, #108]	; 0x6c
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wtemp1;
 8009526:	8186      	strh	r6, [r0, #12]
    pHandle->DeltaCapturesIndex++;
 8009528:	fa5f fe8e 	uxtb.w	lr, lr
 800952c:	f880 e077 	strb.w	lr, [r0, #119]	; 0x77
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8009530:	fb05 f303 	mul.w	r3, r5, r3
             * ((int32_t)pHandle->_Super.bElToMecRatio);
 8009534:	7845      	ldrb	r5, [r0, #1]
    if (pHandle->DeltaCapturesIndex >= pHandle->SpeedBufferSize)
 8009536:	f890 6077 	ldrb.w	r6, [r0, #119]	; 0x77
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 800953a:	fb05 f303 	mul.w	r3, r5, r3
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 800953e:	f64f 77fe 	movw	r7, #65534	; 0xfffe
    wtemp1 *= ((int32_t)pHandle->_Super.DPPConvFactor);
 8009542:	69c5      	ldr	r5, [r0, #28]
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 8009544:	f64f 7eff 	movw	lr, #65535	; 0xffff
 8009548:	45bc      	cmp	ip, r7
 800954a:	bf88      	it	hi
 800954c:	46f4      	movhi	ip, lr
    if (pHandle->DeltaCapturesIndex >= pHandle->SpeedBufferSize)
 800954e:	4296      	cmp	r6, r2
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 8009550:	f8a0 c072 	strh.w	ip, [r0, #114]	; 0x72
    wtemp1 /= ((int32_t)pHandle->PulseNumber);
 8009554:	f8b0 c06e 	ldrh.w	ip, [r0, #110]	; 0x6e
 8009558:	fb93 f3fc 	sdiv	r3, r3, ip
    wtemp1 *= ((int32_t)pHandle->_Super.DPPConvFactor);
 800955c:	fb05 f303 	mul.w	r3, r5, r3
    wtemp1 /= ((int32_t)pHandle->_Super.hMeasurementFrequency);
 8009560:	8b45      	ldrh	r5, [r0, #26]
 8009562:	fb93 f3f5 	sdiv	r3, r3, r5
    pHandle->_Super.hElSpeedDpp = (int16_t)wtemp1;
 8009566:	81c3      	strh	r3, [r0, #14]
      pHandle->DeltaCapturesIndex = 0U;
 8009568:	bf24      	itt	cs
 800956a:	2300      	movcs	r3, #0
 800956c:	f880 3077 	strbcs.w	r3, [r0, #119]	; 0x77
    if (pHandle->TimerOverflowError)
 8009570:	b1cc      	cbz	r4, 80095a6 <ENC_CalcAvrgMecSpeedUnit+0x1a2>
    {
      bReliability = false;
      pHandle->SensorIsReliable = false;
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8009572:	78c2      	ldrb	r2, [r0, #3]
 8009574:	7002      	strb	r2, [r0, #0]
      pHandle->SensorIsReliable = false;
 8009576:	2300      	movs	r3, #0
 8009578:	f880 3075 	strb.w	r3, [r0, #117]	; 0x75
    }
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
  return (bReliability);
}
 800957c:	4618      	mov	r0, r3
 800957e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8009580:	f890 6077 	ldrb.w	r6, [r0, #119]	; 0x77
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
 8009584:	f8b0 3072 	ldrh.w	r3, [r0, #114]	; 0x72
        + ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 8009588:	f8b0 e06e 	ldrh.w	lr, [r0, #110]	; 0x6e
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 800958c:	360a      	adds	r6, #10
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
 800958e:	ebac 0303 	sub.w	r3, ip, r3
        + ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 8009592:	fb0e 3305 	mla	r3, lr, r5, r3
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8009596:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 800959a:	2a00      	cmp	r2, #0
 800959c:	f47f af6d 	bne.w	800947a <ENC_CalcAvrgMecSpeedUnit+0x76>
 80095a0:	4613      	mov	r3, r2
 80095a2:	4616      	mov	r6, r2
 80095a4:	e7b0      	b.n	8009508 <ENC_CalcAvrgMecSpeedUnit+0x104>
}
 80095a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, pMecSpeedUnit);
 80095aa:	f001 bbd7 	b.w	800ad5c <SPD_IsMecSpeedReliable>
 80095ae:	bf00      	nop

080095b0 <ENC_SetMecAngle>:
    uint16_t hAngleCounts;
    uint16_t hMecAngleuint;
    int16_t localhMecAngle = hMecAngle;

    pHandle->_Super.hMecAngle = localhMecAngle;
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 80095b0:	7843      	ldrb	r3, [r0, #1]
    pHandle->_Super.hMecAngle = localhMecAngle;
 80095b2:	80c1      	strh	r1, [r0, #6]
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 80095b4:	b28a      	uxth	r2, r1
 80095b6:	fb01 f303 	mul.w	r3, r1, r3
    if (localhMecAngle < 0)
 80095ba:	2900      	cmp	r1, #0
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 80095bc:	8083      	strh	r3, [r0, #4]
 80095be:	bfb8      	it	lt
 80095c0:	f102 32ff 	addlt.w	r2, r2, #4294967295
    else
    {
      hMecAngleuint = (uint16_t)localhMecAngle;
    }

    hAngleCounts = (uint16_t)((((uint32_t)hMecAngleuint) * ((uint32_t)pHandle->PulseNumber)) / 65535U);
 80095c4:	f8b0 306e 	ldrh.w	r3, [r0, #110]	; 0x6e
 80095c8:	4906      	ldr	r1, [pc, #24]	; (80095e4 <ENC_SetMecAngle+0x34>)
 80095ca:	bfb8      	it	lt
 80095cc:	b292      	uxthlt	r2, r2
 80095ce:	fb02 f303 	mul.w	r3, r2, r3
{
 80095d2:	b410      	push	{r4}
    hAngleCounts = (uint16_t)((((uint32_t)hMecAngleuint) * ((uint32_t)pHandle->PulseNumber)) / 65535U);
 80095d4:	fba1 1303 	umull	r1, r3, r1, r3
    TIM_TypeDef *TIMx = pHandle->TIMx;
 80095d8:	6a04      	ldr	r4, [r0, #32]
    hAngleCounts = (uint16_t)((((uint32_t)hMecAngleuint) * ((uint32_t)pHandle->PulseNumber)) / 65535U);
 80095da:	0bdb      	lsrs	r3, r3, #15

    TIMx->CNT = (uint16_t)hAngleCounts;
 80095dc:	6263      	str	r3, [r4, #36]	; 0x24
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 80095de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095e2:	4770      	bx	lr
 80095e4:	80008001 	.word	0x80008001

080095e8 <ENC_IRQHandler>:
/**
  * @brief  TIMER ENCODER Overflow interrupt counter update
  * @param  pHandleVoid: handler of the current instance of the encoder component
  */
__weak void *ENC_IRQHandler(void *pHandleVoid)
{
 80095e8:	4602      	mov	r2, r0
  /*Updates the number of overflows occurred*/
  /* the handling of overflow error is done in ENC_CalcAvrgMecSpeedUnit */
  pHandle->TimerOverflowNb += 1U;

  return (MC_NULL);
}
 80095ea:	2000      	movs	r0, #0
  pHandle->TimerOverflowNb += 1U;
 80095ec:	f8b2 3070 	ldrh.w	r3, [r2, #112]	; 0x70
 80095f0:	3301      	adds	r3, #1
 80095f2:	b29b      	uxth	r3, r3
 80095f4:	f8a2 3070 	strh.w	r3, [r2, #112]	; 0x70
}
 80095f8:	4770      	bx	lr
 80095fa:	bf00      	nop

080095fc <MCP_ReceivedPacket>:
#include "mc_config.h"
#include "mcp_config.h"
#include "mc_api.h"

void MCP_ReceivedPacket(MCP_Handle_t *pHandle)
{
 80095fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    /* Nothing to do, txBuffer and txLength have not been modified */
  }
  else /* Length is 0, this is a request to send back the last packet */
  {
#endif
    packetHeader = (uint16_t *)pHandle->rxBuffer; //cstat !MISRAC2012-Rule-11.3
 80095fe:	6845      	ldr	r5, [r0, #4]
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8009600:	882b      	ldrh	r3, [r5, #0]
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8009602:	f403 427f 	and.w	r2, r3, #65280	; 0xff00
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8009606:	f023 0c07 	bic.w	ip, r3, #7
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 800960a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
{
 800960e:	b083      	sub	sp, #12
 8009610:	4604      	mov	r4, r0
    command = (uint16_t)(*packetHeader & CMD_MASK);
 8009612:	fa1f fc8c 	uxth.w	ip, ip
    if ((command & MCP_USER_CMD_MASK) == MCP_USER_CMD)
 8009616:	d051      	beq.n	80096bc <MCP_ReceivedPacket+0xc0>
    {
      userCommand = (command >> 3) & 0x1f;
      command = MCP_USER_CMD;    	
    }

    motorID = (uint8_t)((*packetHeader - 1U) & MOTOR_MASK);
 8009618:	3b01      	subs	r3, #1

    
    MCI_Handle_t *pMCI = &Mci[motorID];
 800961a:	4f5a      	ldr	r7, [pc, #360]	; (8009784 <MCP_ReceivedPacket+0x188>)
 800961c:	f003 0307 	and.w	r3, r3, #7
 8009620:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
    /* Removing MCP Header from RxBuffer*/
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 8009624:	3502      	adds	r5, #2
    MCI_Handle_t *pMCI = &Mci[motorID];
 8009626:	eb07 0783 	add.w	r7, r7, r3, lsl #2
    /* Commands requiering payload response must be aware of space available for the payload*/
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 800962a:	6823      	ldr	r3, [r4, #0]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 800962c:	6045      	str	r5, [r0, #4]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 800962e:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8009630:	899a      	ldrh	r2, [r3, #12]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8009632:	3802      	subs	r0, #2
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8009634:	3a01      	subs	r2, #1
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8009636:	b280      	uxth	r0, r0
    /* Initialization of the tx length, command which send back data has to increment the txLength
     * (case of Read register) */
    pHandle->txLength = 0;
 8009638:	2600      	movs	r6, #0

    switch (command)
 800963a:	f1bc 0f38 	cmp.w	ip, #56	; 0x38
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 800963e:	b291      	uxth	r1, r2
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 8009640:	81a0      	strh	r0, [r4, #12]
    pHandle->txLength = 0;
 8009642:	81e6      	strh	r6, [r4, #14]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8009644:	b212      	sxth	r2, r2
    switch (command)
 8009646:	d82a      	bhi.n	800969e <MCP_ReceivedPacket+0xa2>
 8009648:	f1bc 0f38 	cmp.w	ip, #56	; 0x38
 800964c:	d81e      	bhi.n	800968c <MCP_ReceivedPacket+0x90>
 800964e:	e8df f00c 	tbb	[pc, ip]
 8009652:	1d5e      	.short	0x1d5e
 8009654:	1d1d1d1d 	.word	0x1d1d1d1d
 8009658:	1d661d1d 	.word	0x1d661d1d
 800965c:	1d1d1d1d 	.word	0x1d1d1d1d
 8009660:	1d591d1d 	.word	0x1d591d1d
 8009664:	1d1d1d1d 	.word	0x1d1d1d1d
 8009668:	1d511d1d 	.word	0x1d511d1d
 800966c:	1d1d1d1d 	.word	0x1d1d1d1d
 8009670:	1d4b1d1d 	.word	0x1d4b1d1d
 8009674:	1d1d1d1d 	.word	0x1d1d1d1d
 8009678:	1d6b1d1d 	.word	0x1d6b1d1d
 800967c:	1d1d1d1d 	.word	0x1d1d1d1d
 8009680:	1d471d1d 	.word	0x1d471d1d
 8009684:	1d1d1d1d 	.word	0x1d1d1d1d
 8009688:	1d1d      	.short	0x1d1d
 800968a:	76          	.byte	0x76
 800968b:	00          	.byte	0x00
 800968c:	2300      	movs	r3, #0
 800968e:	2002      	movs	r0, #2
      {
        MCPResponse = MCP_CMD_UNKNOWN;
        break;
      }
    }
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8009690:	68a2      	ldr	r2, [r4, #8]
 8009692:	54d0      	strb	r0, [r2, r3]
    pHandle->txLength++;
 8009694:	89e3      	ldrh	r3, [r4, #14]
 8009696:	3301      	adds	r3, #1
 8009698:	81e3      	strh	r3, [r4, #14]
#ifdef NULL_PTR_CHECK_MCP
  }
#endif
}
 800969a:	b003      	add	sp, #12
 800969c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (command)
 800969e:	f1bc 0f68 	cmp.w	ip, #104	; 0x68
 80096a2:	d063      	beq.n	800976c <MCP_ReceivedPacket+0x170>
 80096a4:	f5bc 7f80 	cmp.w	ip, #256	; 0x100
 80096a8:	d069      	beq.n	800977e <MCP_ReceivedPacket+0x182>
 80096aa:	f1bc 0f48 	cmp.w	ip, #72	; 0x48
 80096ae:	d1ed      	bne.n	800968c <MCP_ReceivedPacket+0x90>
        MCI_Clear_Iqdref(pMCI);
 80096b0:	4638      	mov	r0, r7
 80096b2:	f7f9 f829 	bl	8002708 <MCI_Clear_Iqdref>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80096b6:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 80096b8:	4630      	mov	r0, r6
        break;
 80096ba:	e7e9      	b.n	8009690 <MCP_ReceivedPacket+0x94>
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80096bc:	8980      	ldrh	r0, [r0, #12]
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80096be:	6823      	ldr	r3, [r4, #0]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80096c0:	3802      	subs	r0, #2
      userCommand = (command >> 3) & 0x1f;
 80096c2:	f3cc 0cc7 	ubfx	ip, ip, #3, #8
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 80096c6:	899a      	ldrh	r2, [r3, #12]
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80096c8:	b280      	uxth	r0, r0
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 80096ca:	3502      	adds	r5, #2
    pHandle->txLength = 0;
 80096cc:	2300      	movs	r3, #0
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 80096ce:	f01c 0f1e 	tst.w	ip, #30
    pHandle->rxLength = pHandle->rxLength-MCP_HEADER_SIZE;
 80096d2:	81a0      	strh	r0, [r4, #12]
    pHandle->rxBuffer = pHandle->rxBuffer+MCP_HEADER_SIZE;
 80096d4:	6065      	str	r5, [r4, #4]
    pHandle->txLength = 0;
 80096d6:	81e3      	strh	r3, [r4, #14]
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 80096d8:	d037      	beq.n	800974a <MCP_ReceivedPacket+0x14e>
        MCPResponse = MCP_CMD_OK;
 80096da:	2300      	movs	r3, #0
          MCPResponse = MCP_ERROR_CALLBACK_NOT_REGISTRED;
 80096dc:	200d      	movs	r0, #13
 80096de:	e7d7      	b.n	8009690 <MCP_ReceivedPacket+0x94>
        if (IDLE == MCI_GetSTMState(pMCI))
 80096e0:	4638      	mov	r0, r7
 80096e2:	f7f8 ff43 	bl	800256c <MCI_GetSTMState>
 80096e6:	b128      	cbz	r0, 80096f4 <MCP_ReceivedPacket+0xf8>
          (void)MCI_StopMotor(pMCI);
 80096e8:	4638      	mov	r0, r7
 80096ea:	f7f8 ff5f 	bl	80025ac <MCI_StopMotor>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80096ee:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = MCP_CMD_OK;
 80096f0:	2000      	movs	r0, #0
 80096f2:	e7cd      	b.n	8009690 <MCP_ReceivedPacket+0x94>
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 80096f4:	4638      	mov	r0, r7
 80096f6:	f7f8 ff43 	bl	8002580 <MCI_StartMotor>
 80096fa:	f080 0001 	eor.w	r0, r0, #1
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 80096fe:	89e3      	ldrh	r3, [r4, #14]
          MCPResponse = (MCI_StartMotor(pMCI)) ? MCP_CMD_OK : MCP_CMD_NOK;
 8009700:	b2c0      	uxtb	r0, r0
 8009702:	e7c5      	b.n	8009690 <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_GetRegCommandParser(pHandle, txSyncFreeSpace);
 8009704:	4620      	mov	r0, r4
 8009706:	f7fa f9c9 	bl	8003a9c <RI_GetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800970a:	89e3      	ldrh	r3, [r4, #14]
        break;
 800970c:	e7c0      	b.n	8009690 <MCP_ReceivedPacket+0x94>
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 800970e:	68a3      	ldr	r3, [r4, #8]
        pHandle->txLength = 4;
 8009710:	2104      	movs	r1, #4
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8009712:	2201      	movs	r2, #1
        pHandle->txLength = 4;
 8009714:	81e1      	strh	r1, [r4, #14]
        *pHandle->txBuffer = (uint32_t) MCP_VERSION;
 8009716:	701a      	strb	r2, [r3, #0]
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8009718:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 800971a:	2000      	movs	r0, #0
      break;
 800971c:	e7b8      	b.n	8009690 <MCP_ReceivedPacket+0x94>
        MCPResponse = RI_SetRegCommandParser(pHandle, txSyncFreeSpace);
 800971e:	4620      	mov	r0, r4
 8009720:	f7f9 feca 	bl	80034b8 <RI_SetRegCommandParser>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8009724:	89e3      	ldrh	r3, [r4, #14]
        break;
 8009726:	e7b3      	b.n	8009690 <MCP_ReceivedPacket+0x94>
        if (RUN == MCI_GetSTMState(pMCI))
 8009728:	4638      	mov	r0, r7
 800972a:	f7f8 ff1f 	bl	800256c <MCI_GetSTMState>
 800972e:	2806      	cmp	r0, #6
 8009730:	d1dd      	bne.n	80096ee <MCP_ReceivedPacket+0xf2>
          MCI_StopRamp(pMCI);
 8009732:	4638      	mov	r0, r7
 8009734:	f7f8 ff80 	bl	8002638 <MCI_StopRamp>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8009738:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 800973a:	2000      	movs	r0, #0
 800973c:	e7a8      	b.n	8009690 <MCP_ReceivedPacket+0x94>
        (void)MCI_FaultAcknowledged(pMCI);
 800973e:	4638      	mov	r0, r7
 8009740:	f7f8 ff54 	bl	80025ec <MCI_FaultAcknowledged>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8009744:	89e3      	ldrh	r3, [r4, #14]
        MCPResponse = MCP_CMD_OK;
 8009746:	2000      	movs	r0, #0
        break;
 8009748:	e7a2      	b.n	8009690 <MCP_ReceivedPacket+0x94>
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 800974a:	3a01      	subs	r2, #1
      userCommand = (command >> 3) & 0x1f;
 800974c:	f00c 0c1f 	and.w	ip, ip, #31
    txSyncFreeSpace = pHandle->pTransportLayer->txSyncMaxPayload-1; /* Last byte is reserved for MCP response*/
 8009750:	b212      	sxth	r2, r2
    	  if (userCommand < MCP_USER_CALLBACK_MAX && MCP_UserCallBack[userCommand] != NULL)
 8009752:	4b0d      	ldr	r3, [pc, #52]	; (8009788 <MCP_ReceivedPacket+0x18c>)
 8009754:	f853 602c 	ldr.w	r6, [r3, ip, lsl #2]
 8009758:	2e00      	cmp	r6, #0
 800975a:	d0be      	beq.n	80096da <MCP_ReceivedPacket+0xde>
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 800975c:	68a3      	ldr	r3, [r4, #8]
 800975e:	9300      	str	r3, [sp, #0]
 8009760:	4629      	mov	r1, r5
 8009762:	f104 030e 	add.w	r3, r4, #14
 8009766:	47b0      	blx	r6
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 8009768:	89e3      	ldrh	r3, [r4, #14]
    	    MCPResponse = MCP_UserCallBack[userCommand](pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 800976a:	e791      	b.n	8009690 <MCP_ReceivedPacket+0x94>
  	    MCPResponse = MC_ProfilerCommand(pHandle->rxLength, pHandle->rxBuffer, txSyncFreeSpace, &pHandle->txLength, pHandle->txBuffer);
 800976c:	68a3      	ldr	r3, [r4, #8]
 800976e:	9300      	str	r3, [sp, #0]
 8009770:	4629      	mov	r1, r5
 8009772:	f104 030e 	add.w	r3, r4, #14
 8009776:	f7f8 fe47 	bl	8002408 <MC_ProfilerCommand>
    pHandle->txBuffer[pHandle->txLength] = MCPResponse;
 800977a:	89e3      	ldrh	r3, [r4, #14]
        break;
 800977c:	e788      	b.n	8009690 <MCP_ReceivedPacket+0x94>
    switch (command)
 800977e:	46b4      	mov	ip, r6
 8009780:	e7e7      	b.n	8009752 <MCP_ReceivedPacket+0x156>
 8009782:	bf00      	nop
 8009784:	20000bf0 	.word	0x20000bf0
 8009788:	20001d74 	.word	0x20001d74

0800978c <MCPA_dataLog>:

uint32_t GLOBAL_TIMESTAMP = 0;
static void MCPA_stopDataLog (MCPA_Handle_t *pHandle);

void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 800978c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint8_t i;
    uint16_t *logValue16;
    uint32_t *logValue;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 800978e:	7fc3      	ldrb	r3, [r0, #31]
 8009790:	f890 2022 	ldrb.w	r2, [r0, #34]	; 0x22
 8009794:	429a      	cmp	r2, r3
{
 8009796:	4604      	mov	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 8009798:	d002      	beq.n	80097a0 <MCPA_dataLog+0x14>
      }
    }
    else
    {
      /* nothing to log just waiting next call to MCPA_datalog*/
      pHandle->HFIndex++;
 800979a:	3301      	adds	r3, #1
 800979c:	77c3      	strb	r3, [r0, #31]
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 800979e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (0U == pHandle->bufferIndex)
 80097a0:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 80097a2:	2300      	movs	r3, #0
 80097a4:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 80097a6:	b1a5      	cbz	r5, 80097d2 <MCPA_dataLog+0x46>
 80097a8:	6961      	ldr	r1, [r4, #20]
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80097aa:	8ba2      	ldrh	r2, [r4, #28]
 80097ac:	42aa      	cmp	r2, r5
 80097ae:	d24e      	bcs.n	800984e <MCPA_dataLog+0xc2>
 80097b0:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 80097b4:	2bfe      	cmp	r3, #254	; 0xfe
 80097b6:	d066      	beq.n	8009886 <MCPA_dataLog+0xfa>
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 80097b8:	f894 302a 	ldrb.w	r3, [r4, #42]	; 0x2a
 80097bc:	534b      	strh	r3, [r1, r5]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex + 2U,
 80097be:	8b22      	ldrh	r2, [r4, #24]
 80097c0:	6820      	ldr	r0, [r4, #0]
 80097c2:	3202      	adds	r2, #2
 80097c4:	2309      	movs	r3, #9
 80097c6:	6845      	ldr	r5, [r0, #4]
 80097c8:	b292      	uxth	r2, r2
 80097ca:	47a8      	blx	r5
        pHandle->bufferIndex = 0U;
 80097cc:	2300      	movs	r3, #0
 80097ce:	8323      	strh	r3, [r4, #24]
}
 80097d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 80097d2:	4601      	mov	r1, r0
 80097d4:	2209      	movs	r2, #9
 80097d6:	f851 0b14 	ldr.w	r0, [r1], #20
 80097da:	6803      	ldr	r3, [r0, #0]
 80097dc:	4798      	blx	r3
 80097de:	b390      	cbz	r0, 8009846 <MCPA_dataLog+0xba>
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 80097e0:	4b4b      	ldr	r3, [pc, #300]	; (8009910 <MCPA_dataLog+0x184>)
 80097e2:	6961      	ldr	r1, [r4, #20]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	600b      	str	r3, [r1, #0]
          if (pHandle->Mark == pHandle->MarkBuff)
 80097e8:	f894 0029 	ldrb.w	r0, [r4, #41]	; 0x29
 80097ec:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer*/
 80097f0:	f884 5020 	strb.w	r5, [r4, #32]
          pHandle->bufferIndex = 4U;
 80097f4:	2304      	movs	r3, #4
          if (pHandle->Mark == pHandle->MarkBuff)
 80097f6:	4282      	cmp	r2, r0
          pHandle->bufferIndex = 4U;
 80097f8:	8323      	strh	r3, [r4, #24]
          if (pHandle->Mark == pHandle->MarkBuff)
 80097fa:	d101      	bne.n	8009800 <MCPA_dataLog+0x74>
 80097fc:	461d      	mov	r5, r3
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 80097fe:	e7d4      	b.n	80097aa <MCPA_dataLog+0x1e>
            pHandle->MFNumBuff = pHandle->MFNum;
 8009800:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
            pHandle->HFNumBuff = pHandle->HFNum;
 8009804:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
            pHandle->MFRateBuff = pHandle->MFRate;
 8009808:	f894 1025 	ldrb.w	r1, [r4, #37]	; 0x25
            pHandle->HFRateBuff = pHandle->HFRate;
 800980c:	f894 5021 	ldrb.w	r5, [r4, #33]	; 0x21
            pHandle->HFNumBuff = pHandle->HFNum;
 8009810:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
            pHandle->MFNumBuff = pHandle->MFNum;
 8009814:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8009818:	441a      	add	r2, r3
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 800981a:	8b63      	ldrh	r3, [r4, #26]
            pHandle->MarkBuff = pHandle->Mark;
 800981c:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8009820:	0092      	lsls	r2, r2, #2
            pHandle->MFRateBuff = pHandle->MFRate;
 8009822:	f884 1026 	strb.w	r1, [r4, #38]	; 0x26
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8009826:	83a3      	strh	r3, [r4, #28]
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8009828:	e9d4 1001 	ldrd	r1, r0, [r4, #4]
            pHandle->HFRateBuff = pHandle->HFRate;
 800982c:	f884 5022 	strb.w	r5, [r4, #34]	; 0x22
          memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable, (pHandle->HFNum+pHandle->MFNum) * 4U); /* We store pointer here, so 4 bytes */
 8009830:	f002 fc6d 	bl	800c10e <memcpy>
          memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable, pHandle->HFNum+pHandle->MFNum); /* 1 size byte per ID*/
 8009834:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8009838:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 800983c:	e9d4 1003 	ldrd	r1, r0, [r4, #12]
 8009840:	441a      	add	r2, r3
 8009842:	f002 fc64 	bl	800c10e <memcpy>
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8009846:	8b25      	ldrh	r5, [r4, #24]
 8009848:	2d00      	cmp	r5, #0
 800984a:	d1ad      	bne.n	80097a8 <MCPA_dataLog+0x1c>
}
 800984c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 800984e:	f894 6024 	ldrb.w	r6, [r4, #36]	; 0x24
        logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8009852:	194b      	adds	r3, r1, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8009854:	b36e      	cbz	r6, 80098b2 <MCPA_dataLog+0x126>
 8009856:	68a2      	ldr	r2, [r4, #8]
 8009858:	eb03 0c46 	add.w	ip, r3, r6, lsl #1
 800985c:	3a04      	subs	r2, #4
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 800985e:	f852 0f04 	ldr.w	r0, [r2, #4]!
 8009862:	8800      	ldrh	r0, [r0, #0]
 8009864:	f823 0b02 	strh.w	r0, [r3], #2
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8009868:	8b25      	ldrh	r5, [r4, #24]
 800986a:	3502      	adds	r5, #2
 800986c:	b2ad      	uxth	r5, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 800986e:	4563      	cmp	r3, ip
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 8009870:	8325      	strh	r5, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8009872:	d1f4      	bne.n	800985e <MCPA_dataLog+0xd2>
        if (pHandle->MFRateBuff < 254U)
 8009874:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009878:	8ba2      	ldrh	r2, [r4, #28]
        if (pHandle->MFRateBuff < 254U)
 800987a:	2bfd      	cmp	r3, #253	; 0xfd
 800987c:	4618      	mov	r0, r3
 800987e:	d91d      	bls.n	80098bc <MCPA_dataLog+0x130>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8009880:	4295      	cmp	r5, r2
 8009882:	d897      	bhi.n	80097b4 <MCPA_dataLog+0x28>
}
 8009884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8009886:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800988a:	f894 0028 	ldrb.w	r0, [r4, #40]	; 0x28
 800988e:	4418      	add	r0, r3
 8009890:	4298      	cmp	r0, r3
 8009892:	dd91      	ble.n	80097b8 <MCPA_dataLog+0x2c>
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009894:	68a7      	ldr	r7, [r4, #8]
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8009896:	6926      	ldr	r6, [r4, #16]
           *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8009898:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 800989c:	6812      	ldr	r2, [r2, #0]
 800989e:	514a      	str	r2, [r1, r5]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80098a0:	1c5a      	adds	r2, r3, #1
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80098a2:	5cf3      	ldrb	r3, [r6, r3]
 80098a4:	442b      	add	r3, r5
 80098a6:	b29d      	uxth	r5, r3
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80098a8:	b2d3      	uxtb	r3, r2
 80098aa:	4283      	cmp	r3, r0
           pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 80098ac:	8325      	strh	r5, [r4, #24]
          for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80098ae:	dbf3      	blt.n	8009898 <MCPA_dataLog+0x10c>
 80098b0:	e782      	b.n	80097b8 <MCPA_dataLog+0x2c>
        if (pHandle->MFRateBuff < 254U)
 80098b2:	f894 0026 	ldrb.w	r0, [r4, #38]	; 0x26
 80098b6:	28fd      	cmp	r0, #253	; 0xfd
 80098b8:	f63f af71 	bhi.w	800979e <MCPA_dataLog+0x12>
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 80098bc:	f894 3020 	ldrb.w	r3, [r4, #32]
 80098c0:	4283      	cmp	r3, r0
 80098c2:	d007      	beq.n	80098d4 <MCPA_dataLog+0x148>
            pHandle->MFIndex ++;
 80098c4:	3301      	adds	r3, #1
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80098c6:	8b25      	ldrh	r5, [r4, #24]
            pHandle->MFIndex ++;
 80098c8:	f884 3020 	strb.w	r3, [r4, #32]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80098cc:	42aa      	cmp	r2, r5
 80098ce:	f4ff af73 	bcc.w	80097b8 <MCPA_dataLog+0x2c>
}
 80098d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80098d4:	f894 7028 	ldrb.w	r7, [r4, #40]	; 0x28
 80098d8:	4437      	add	r7, r6
            pHandle->MFIndex = 0U;
 80098da:	2300      	movs	r3, #0
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80098dc:	42b7      	cmp	r7, r6
            pHandle->MFIndex = 0U;
 80098de:	f884 3020 	strb.w	r3, [r4, #32]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80098e2:	dd12      	ble.n	800990a <MCPA_dataLog+0x17e>
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 80098e4:	f8d4 e008 	ldr.w	lr, [r4, #8]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80098e8:	f8d4 c010 	ldr.w	ip, [r4, #16]
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 80098ec:	8b25      	ldrh	r5, [r4, #24]
              *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 80098ee:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	514b      	str	r3, [r1, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80098f6:	f81c 3006 	ldrb.w	r3, [ip, r6]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80098fa:	1c70      	adds	r0, r6, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80098fc:	442b      	add	r3, r5
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 80098fe:	b2c6      	uxtb	r6, r0
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009900:	b29d      	uxth	r5, r3
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8009902:	42be      	cmp	r6, r7
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009904:	8325      	strh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8009906:	dbf2      	blt.n	80098ee <MCPA_dataLog+0x162>
 8009908:	e7e0      	b.n	80098cc <MCPA_dataLog+0x140>
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 800990a:	8b25      	ldrh	r5, [r4, #24]
 800990c:	e7de      	b.n	80098cc <MCPA_dataLog+0x140>
 800990e:	bf00      	nop
 8009910:	20001e48 	.word	0x20001e48

08009914 <MCPA_flushDataLog>:
{
  uint8_t i;
  uint16_t *logValue16;
  uint32_t *logValue;
  
  if (pHandle->bufferIndex > 0) {  /* if buffer is allocated, we must send it*/
 8009914:	8b03      	ldrh	r3, [r0, #24]
 8009916:	b19b      	cbz	r3, 8009940 <MCPA_flushDataLog+0x2c>
{
 8009918:	b570      	push	{r4, r5, r6, lr}
    if (pHandle->MFRateBuff == 254) /* In case of flush, we must respect the packet format to allow proper decoding */
 800991a:	f890 2026 	ldrb.w	r2, [r0, #38]	; 0x26
 800991e:	2afe      	cmp	r2, #254	; 0xfe
 8009920:	4604      	mov	r4, r0
 8009922:	d00e      	beq.n	8009942 <MCPA_flushDataLog+0x2e>
      {
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
        {
         logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8009924:	6941      	ldr	r1, [r0, #20]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
        }
      }
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8009926:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 800992a:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 800992c:	8b22      	ldrh	r2, [r4, #24]
 800992e:	6820      	ldr	r0, [r4, #0]
 8009930:	3202      	adds	r2, #2
 8009932:	2309      	movs	r3, #9
 8009934:	6845      	ldr	r5, [r0, #4]
 8009936:	b292      	uxth	r2, r2
 8009938:	47a8      	blx	r5
    pHandle->bufferIndex = 0;
 800993a:	2300      	movs	r3, #0
 800993c:	8323      	strh	r3, [r4, #24]
  }   
}
 800993e:	bd70      	pop	{r4, r5, r6, pc}
 8009940:	4770      	bx	lr
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8009942:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8009946:	f890 c028 	ldrb.w	ip, [r0, #40]	; 0x28
         logValue = (uint32_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 800994a:	6941      	ldr	r1, [r0, #20]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800994c:	4494      	add	ip, r2
 800994e:	4562      	cmp	r2, ip
 8009950:	dae9      	bge.n	8009926 <MCPA_flushDataLog+0x12>
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8009952:	6886      	ldr	r6, [r0, #8]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009954:	6905      	ldr	r5, [r0, #16]
         *logValue = *((uint32_t *) pHandle->dataPtrTableBuff[i]);
 8009956:	f856 0022 	ldr.w	r0, [r6, r2, lsl #2]
 800995a:	6800      	ldr	r0, [r0, #0]
 800995c:	50c8      	str	r0, [r1, r3]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800995e:	5ca8      	ldrb	r0, [r5, r2]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8009960:	3201      	adds	r2, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009962:	4403      	add	r3, r0
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8009964:	b2d2      	uxtb	r2, r2
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8009966:	b29b      	uxth	r3, r3
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 8009968:	4562      	cmp	r2, ip
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 800996a:	8323      	strh	r3, [r4, #24]
        for (i=pHandle->HFNumBuff; i<pHandle->MFNumBuff+pHandle->HFNumBuff; i++)
 800996c:	dbf3      	blt.n	8009956 <MCPA_flushDataLog+0x42>
 800996e:	e7da      	b.n	8009926 <MCPA_flushDataLog+0x12>

08009970 <MCPA_cfgLog>:
  pHandle->HFIndex = 0;
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
}

uint8_t MCPA_cfgLog(MCPA_Handle_t *pHandle, uint8_t *cfgdata)
{
 8009970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
    uint16_t newID, buffSize;
    uint8_t i;
    uint8_t *pCfgData = cfgdata;

    buffSize = *((uint16_t *)pCfgData); //cstat !MISRAC2012-Rule-11.3
 8009974:	880f      	ldrh	r7, [r1, #0]
{
 8009976:	4604      	mov	r4, r0

    if (buffSize == 0)
 8009978:	2f00      	cmp	r7, #0
 800997a:	d044      	beq.n	8009a06 <MCPA_cfgLog+0x96>
    { 
      /* Switch Off condition */
      MCPA_stopDataLog(pHandle);
    }
    else if (buffSize > pHandle->pTransportLayer->txAsyncMaxPayload )
 800997c:	6803      	ldr	r3, [r0, #0]
 800997e:	89db      	ldrh	r3, [r3, #14]
 8009980:	42bb      	cmp	r3, r7
 8009982:	d33d      	bcc.n	8009a00 <MCPA_cfgLog+0x90>
    {
      result = MCP_ERROR_NO_TXASYNC_SPACE;
    }
    else
    {
      pHandle->HFRate = *((uint8_t *)&pCfgData[2]);
 8009984:	788b      	ldrb	r3, [r1, #2]
 8009986:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      pHandle->HFNum  = *((uint8_t *)&pCfgData[3]);
 800998a:	78ce      	ldrb	r6, [r1, #3]
 800998c:	f880 6023 	strb.w	r6, [r0, #35]	; 0x23
      pHandle->MFRate = *((uint8_t *)&pCfgData[4]);
 8009990:	790b      	ldrb	r3, [r1, #4]
 8009992:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      pHandle->MFNum =  *((uint8_t *)&pCfgData[5]);
 8009996:	794b      	ldrb	r3, [r1, #5]
 8009998:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/

      if ((pHandle->HFNum+pHandle->MFNum) <= pHandle->nbrOfDataLog )
 800999c:	441e      	add	r6, r3
 800999e:	7f83      	ldrb	r3, [r0, #30]
 80099a0:	429e      	cmp	r6, r3
 80099a2:	dc52      	bgt.n	8009a4a <MCPA_cfgLog+0xda>
      pCfgData = &pCfgData[6]; /* Start of the HF IDs*/
 80099a4:	3106      	adds	r1, #6
      {
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 80099a6:	2e00      	cmp	r6, #0
 80099a8:	d056      	beq.n	8009a58 <MCPA_cfgLog+0xe8>
 80099aa:	2500      	movs	r5, #0
 80099ac:	4688      	mov	r8, r1
    uint16_t logSize = 0U; /* Max size of a log per iteration (HF+MF)*/
 80099ae:	462e      	mov	r6, r5
 80099b0:	e011      	b.n	80099d6 <MCPA_cfgLog+0x66>
      {
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
         /* HF Data are fixed to 2 bytes*/
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 80099b2:	68e3      	ldr	r3, [r4, #12]
 80099b4:	5558      	strb	r0, [r3, r5]
        pCfgData++;/* Point to the next UID */
        pCfgData++;
         logSize = logSize+pHandle->dataSizeTable[i];
 80099b6:	68e2      	ldr	r2, [r4, #12]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 80099b8:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 80099bc:	f894 0027 	ldrb.w	r0, [r4, #39]	; 0x27
         logSize = logSize+pHandle->dataSizeTable[i];
 80099c0:	5d52      	ldrb	r2, [r2, r5]
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 80099c2:	f105 0c01 	add.w	ip, r5, #1
 80099c6:	fa5f f58c 	uxtb.w	r5, ip
 80099ca:	4403      	add	r3, r0
         logSize = logSize+pHandle->dataSizeTable[i];
 80099cc:	4432      	add	r2, r6
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 80099ce:	429d      	cmp	r5, r3
        pCfgData++;
 80099d0:	4641      	mov	r1, r8
         logSize = logSize+pHandle->dataSizeTable[i];
 80099d2:	b296      	uxth	r6, r2
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 80099d4:	da11      	bge.n	80099fa <MCPA_cfgLog+0x8a>
         newID = *((uint16_t *) pCfgData); //cstat !MISRAC2012-Rule-11.3
 80099d6:	f838 9b02 	ldrh.w	r9, [r8], #2
         (void)RI_GetPtrReg (newID, &pHandle->dataPtrTable[i]);
 80099da:	6861      	ldr	r1, [r4, #4]
 80099dc:	4648      	mov	r0, r9
 80099de:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 80099e2:	f7fa fc83 	bl	80042ec <RI_GetPtrReg>
         pHandle->dataSizeTable[i] = (i < pHandle->HFNum )? 2:  RI_GetIDSize(newID);
 80099e6:	f894 3023 	ldrb.w	r3, [r4, #35]	; 0x23
 80099ea:	42ab      	cmp	r3, r5
 80099ec:	f04f 0002 	mov.w	r0, #2
 80099f0:	d8df      	bhi.n	80099b2 <MCPA_cfgLog+0x42>
 80099f2:	4648      	mov	r0, r9
 80099f4:	f7fa fc6e 	bl	80042d4 <RI_GetIDSize>
 80099f8:	e7db      	b.n	80099b2 <MCPA_cfgLog+0x42>
      }

     /*smallest packet must be able to contain logSize Markbyte AsyncID and TimeStamp*/
     if (buffSize < (logSize + 2U + 4U))
 80099fa:	1db3      	adds	r3, r6, #6
 80099fc:	429f      	cmp	r7, r3
 80099fe:	d21a      	bcs.n	8009a36 <MCPA_cfgLog+0xc6>
      result = MCP_ERROR_NO_TXASYNC_SPACE;
 8009a00:	2009      	movs	r0, #9
      }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
  return result;
}
 8009a02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8009a06:	8b03      	ldrh	r3, [r0, #24]
  pHandle->Mark = 0;
 8009a08:	f880 7029 	strb.w	r7, [r0, #41]	; 0x29
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8009a0c:	b153      	cbz	r3, 8009a24 <MCPA_cfgLog+0xb4>
    logValue16 = (uint16_t *) &pHandle->currentBuffer[pHandle->bufferIndex];
 8009a0e:	6961      	ldr	r1, [r4, #20]
    *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after the MARK*/
 8009a10:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 8009a14:	52ca      	strh	r2, [r1, r3]
    pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer, pHandle->bufferIndex+2, MCTL_ASYNC);
 8009a16:	8b22      	ldrh	r2, [r4, #24]
 8009a18:	6820      	ldr	r0, [r4, #0]
 8009a1a:	3202      	adds	r2, #2
 8009a1c:	6845      	ldr	r5, [r0, #4]
 8009a1e:	b292      	uxth	r2, r2
 8009a20:	2309      	movs	r3, #9
 8009a22:	47a8      	blx	r5
  pHandle->bufferIndex = 0;
 8009a24:	2000      	movs	r0, #0
  pHandle->MarkBuff = 0;
 8009a26:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
  pHandle->HFIndex = 0;
 8009a2a:	77e0      	strb	r0, [r4, #31]
  pHandle->HFRateBuff =0; /* We do not want to miss any sample at the restart*/
 8009a2c:	f884 0022 	strb.w	r0, [r4, #34]	; 0x22
  pHandle->bufferIndex = 0;
 8009a30:	8320      	strh	r0, [r4, #24]
}
 8009a32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       pHandle->bufferTxTrigger = buffSize-logSize-2U; /* 2 is required to add the last Mark byte and NUL ASYNCID */
 8009a36:	3f02      	subs	r7, #2
 8009a38:	1bbf      	subs	r7, r7, r6
 8009a3a:	8367      	strh	r7, [r4, #26]
       pHandle->Mark = *((uint8_t *) pCfgData);
 8009a3c:	780b      	ldrb	r3, [r1, #0]
 8009a3e:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
       if (0U == pHandle->Mark)
 8009a42:	b12b      	cbz	r3, 8009a50 <MCPA_cfgLog+0xe0>
  uint8_t result = MCP_CMD_OK;
 8009a44:	2000      	movs	r0, #0
}
 8009a46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
       result = MCP_ERROR_BAD_RAW_FORMAT;
 8009a4a:	200a      	movs	r0, #10
}
 8009a4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (pHandle->bufferIndex > 0) { /* if buffer is allocated, we must send it*/ 
 8009a50:	8b23      	ldrh	r3, [r4, #24]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d0e6      	beq.n	8009a24 <MCPA_cfgLog+0xb4>
 8009a56:	e7da      	b.n	8009a0e <MCPA_cfgLog+0x9e>
       for (i =0; i < (pHandle->HFNum+pHandle->MFNum) ; i++)
 8009a58:	2306      	movs	r3, #6
 8009a5a:	e7cf      	b.n	80099fc <MCPA_cfgLog+0x8c>

08009a5c <NTC_SetFaultState>:
    hFault = MC_SW_ERROR;
  }
  else
  {
#endif
    if (pHandle->hAvTemp_d > pHandle->hOverTempThreshold)
 8009a5c:	8a03      	ldrh	r3, [r0, #16]
 8009a5e:	8b42      	ldrh	r2, [r0, #26]
 8009a60:	429a      	cmp	r2, r3
 8009a62:	d306      	bcc.n	8009a72 <NTC_SetFaultState+0x16>
    {
      hFault = MC_OVER_TEMP;
    }
    else if (pHandle->hAvTemp_d < pHandle->hOverTempDeactThreshold)
 8009a64:	8b82      	ldrh	r2, [r0, #28]
 8009a66:	429a      	cmp	r2, r3
 8009a68:	d901      	bls.n	8009a6e <NTC_SetFaultState+0x12>
    {
      hFault = MC_NO_ERROR;
 8009a6a:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return hFault;
}
 8009a6c:	4770      	bx	lr
      hFault = pHandle->hFaultState;
 8009a6e:	8ac0      	ldrh	r0, [r0, #22]
 8009a70:	4770      	bx	lr
      hFault = MC_OVER_TEMP;
 8009a72:	2008      	movs	r0, #8
 8009a74:	4770      	bx	lr
 8009a76:	bf00      	nop

08009a78 <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	8203      	strh	r3, [r0, #16]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8009a7c:	4770      	bx	lr
 8009a7e:	bf00      	nop

08009a80 <NTC_Init>:
{
 8009a80:	b510      	push	{r4, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 8009a82:	7803      	ldrb	r3, [r0, #0]
{
 8009a84:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8009a86:	b123      	cbz	r3, 8009a92 <NTC_Init+0x12>
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 8009a88:	8a43      	ldrh	r3, [r0, #18]
 8009a8a:	8203      	strh	r3, [r0, #16]
      pHandle->hFaultState = MC_NO_ERROR;
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	82c2      	strh	r2, [r0, #22]
}
 8009a90:	bd10      	pop	{r4, pc}
      pHandle->convHandle = RCM_RegisterRegConv(&pHandle->TempRegConv);
 8009a92:	3004      	adds	r0, #4
 8009a94:	f7fa fcb0 	bl	80043f8 <RCM_RegisterRegConv>
 8009a98:	f884 0026 	strb.w	r0, [r4, #38]	; 0x26
      NTC_Clear(pHandle);
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	f7ff ffeb 	bl	8009a78 <NTC_Clear>
}
 8009aa2:	bd10      	pop	{r4, pc}

08009aa4 <NTC_CalcAvTemp>:
  * @param pHandle : Pointer on Handle structure of TemperatureSensor component
  *
  * @retval Fault status : Error reported in case of an over temperature detection
  */
__weak uint16_t NTC_CalcAvTemp(NTC_Handle_t *pHandle)
{
 8009aa4:	b510      	push	{r4, lr}
    returnValue = 0U;
  }
  else
  {
#endif
    if (REAL_SENSOR == pHandle->bSensorType)
 8009aa6:	7803      	ldrb	r3, [r0, #0]
{
 8009aa8:	4604      	mov	r4, r0
    if (REAL_SENSOR == pHandle->bSensorType)
 8009aaa:	b113      	cbz	r3, 8009ab2 <NTC_CalcAvTemp+0xe>
 8009aac:	2000      	movs	r0, #0
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);

        pHandle->hAvTemp_d = (uint16_t)wtemp;
      }

      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8009aae:	82e0      	strh	r0, [r4, #22]
    returnValue = pHandle->hFaultState;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8009ab0:	bd10      	pop	{r4, pc}
      hAux = RCM_ExecRegularConv(pHandle->convHandle);
 8009ab2:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
 8009ab6:	f7fa fda5 	bl	8004604 <RCM_ExecRegularConv>
      if (0xFFFFU == hAux)
 8009aba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009abe:	4298      	cmp	r0, r3
 8009ac0:	d007      	beq.n	8009ad2 <NTC_CalcAvTemp+0x2e>
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8009ac2:	8b23      	ldrh	r3, [r4, #24]
        wtemp *= ((uint32_t)pHandle->hAvTemp_d);
 8009ac4:	8a22      	ldrh	r2, [r4, #16]
        wtemp = (uint32_t)(pHandle->hLowPassFilterBW) - 1U;
 8009ac6:	1e59      	subs	r1, r3, #1
        wtemp += hAux;
 8009ac8:	fb01 0002 	mla	r0, r1, r2, r0
        wtemp /= ((uint32_t)pHandle->hLowPassFilterBW);
 8009acc:	fbb0 f0f3 	udiv	r0, r0, r3
        pHandle->hAvTemp_d = (uint16_t)wtemp;
 8009ad0:	8220      	strh	r0, [r4, #16]
      pHandle->hFaultState = NTC_SetFaultState(pHandle);
 8009ad2:	4620      	mov	r0, r4
 8009ad4:	f7ff ffc2 	bl	8009a5c <NTC_SetFaultState>
 8009ad8:	82e0      	strh	r0, [r4, #22]
}
 8009ada:	bd10      	pop	{r4, pc}

08009adc <NTC_GetAvTemp_C>:
  else
  {
#endif
    int32_t wTemp;

    if (REAL_SENSOR == pHandle->bSensorType)
 8009adc:	7803      	ldrb	r3, [r0, #0]
 8009ade:	b95b      	cbnz	r3, 8009af8 <NTC_GetAvTemp_C+0x1c>
    {
      wTemp = (int32_t)pHandle->hAvTemp_d;
 8009ae0:	8a02      	ldrh	r2, [r0, #16]
      wTemp -= ((int32_t)pHandle->wV0);
 8009ae2:	6a01      	ldr	r1, [r0, #32]
      wTemp *= pHandle->hSensitivity;
 8009ae4:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
#ifndef FULL_MISRA_C_COMPLIANCY_NTC_TEMP
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8009ae8:	8c80      	ldrh	r0, [r0, #36]	; 0x24
      wTemp -= ((int32_t)pHandle->wV0);
 8009aea:	1a52      	subs	r2, r2, r1
      wTemp *= pHandle->hSensitivity;
 8009aec:	fb02 f303 	mul.w	r3, r2, r3
      wTemp = (wTemp >> 16) + (int32_t)pHandle->hT0;
 8009af0:	eb00 4023 	add.w	r0, r0, r3, asr #16
    returnValue = (int16_t)wTemp;
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
  return (returnValue);
}
 8009af4:	b200      	sxth	r0, r0
 8009af6:	4770      	bx	lr
      wTemp = (int32_t)pHandle->hExpectedTemp_C;
 8009af8:	8a80      	ldrh	r0, [r0, #20]
}
 8009afa:	b200      	sxth	r0, r0
 8009afc:	4770      	bx	lr
 8009afe:	bf00      	nop

08009b00 <PID_HandleInit>:
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
    pHandle->wIntegralTerm = 0;
 8009b00:	2300      	movs	r3, #0
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8009b02:	6801      	ldr	r1, [r0, #0]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8009b04:	8c02      	ldrh	r2, [r0, #32]
    pHandle->hKpGain =  pHandle->hDefKpGain;
 8009b06:	6041      	str	r1, [r0, #4]
    pHandle->hKdGain =  pHandle->hDefKdGain;
 8009b08:	8442      	strh	r2, [r0, #34]	; 0x22
    pHandle->wIntegralTerm = 0;
 8009b0a:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 8009b0c:	6283      	str	r3, [r0, #40]	; 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009b0e:	4770      	bx	lr

08009b10 <PID_SetKP>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain = hKpGain;
 8009b10:	8081      	strh	r1, [r0, #4]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009b12:	4770      	bx	lr

08009b14 <PID_SetKI>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKiGain = hKiGain;
 8009b14:	80c1      	strh	r1, [r0, #6]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009b16:	4770      	bx	lr

08009b18 <PID_GetKP>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKpGain);
#else
  return (pHandle->hKpGain);
#endif
}
 8009b18:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 8009b1c:	4770      	bx	lr
 8009b1e:	bf00      	nop

08009b20 <PID_GetKI>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKiGain);
#else
  return (pHandle->hKiGain);
#endif
}
 8009b20:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 8009b24:	4770      	bx	lr
 8009b26:	bf00      	nop

08009b28 <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 8009b28:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 8009b2a:	4770      	bx	lr

08009b2c <PID_GetKPDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKpDivisorPOW2);
#else
  return (pHandle->hKpDivisorPOW2);
#endif
}
 8009b2c:	8b80      	ldrh	r0, [r0, #28]
 8009b2e:	4770      	bx	lr

08009b30 <PID_SetKPDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8009b30:	2301      	movs	r3, #1
 8009b32:	408b      	lsls	r3, r1
    pHandle->hKpDivisorPOW2 = hKpDivisorPOW2;
 8009b34:	8381      	strh	r1, [r0, #28]
    pHandle->hKpDivisor = (((uint16_t)1) << hKpDivisorPOW2);
 8009b36:	8303      	strh	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009b38:	4770      	bx	lr
 8009b3a:	bf00      	nop

08009b3c <PID_GetKIDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKiDivisorPOW2);
#else
  return (pHandle->hKiDivisorPOW2);
#endif
}
 8009b3c:	8bc0      	ldrh	r0, [r0, #30]
 8009b3e:	4770      	bx	lr

08009b40 <PID_SetLowerIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wLowerIntegralLimit = wLowerLimit;
 8009b40:	6101      	str	r1, [r0, #16]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009b42:	4770      	bx	lr

08009b44 <PID_SetUpperIntegralTermLimit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wUpperIntegralLimit = wUpperLimit;
 8009b44:	60c1      	str	r1, [r0, #12]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009b46:	4770      	bx	lr

08009b48 <PID_SetKIDivisorPOW2>:
{
 8009b48:	b538      	push	{r3, r4, r5, lr}
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8009b4a:	2301      	movs	r3, #1
{
 8009b4c:	460c      	mov	r4, r1
    uint32_t wKiDiv = (((uint32_t)1) << hKiDivisorPOW2);
 8009b4e:	408b      	lsls	r3, r1
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8009b50:	f647 71ff 	movw	r1, #32767	; 0x7fff
 8009b54:	40a1      	lsls	r1, r4
    pHandle->hKiDivisorPOW2 = hKiDivisorPOW2;
 8009b56:	83c4      	strh	r4, [r0, #30]
    pHandle->hKiDivisor = (uint16_t)wKiDiv;
 8009b58:	8343      	strh	r3, [r0, #26]
{
 8009b5a:	4605      	mov	r5, r0
    PID_SetUpperIntegralTermLimit(pHandle, (int32_t)INT16_MAX * (int32_t)wKiDiv);
 8009b5c:	f7ff fff2 	bl	8009b44 <PID_SetUpperIntegralTermLimit>
    PID_SetLowerIntegralTermLimit(pHandle, (int32_t)(-INT16_MAX) * (int32_t)wKiDiv);
 8009b60:	4902      	ldr	r1, [pc, #8]	; (8009b6c <PID_SetKIDivisorPOW2+0x24>)
 8009b62:	4628      	mov	r0, r5
 8009b64:	40a1      	lsls	r1, r4
 8009b66:	f7ff ffeb 	bl	8009b40 <PID_SetLowerIntegralTermLimit>
}
 8009b6a:	bd38      	pop	{r3, r4, r5, pc}
 8009b6c:	ffff8001 	.word	0xffff8001

08009b70 <PID_SetKD>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKdGain = hKdGain;
 8009b70:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009b72:	4770      	bx	lr

08009b74 <PID_GetKD>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0 : pHandle->hKdGain);
#else
  return (pHandle->hKdGain);
#endif
}
 8009b74:	f9b0 0022 	ldrsh.w	r0, [r0, #34]	; 0x22
 8009b78:	4770      	bx	lr
 8009b7a:	bf00      	nop

08009b7c <PID_GetKDDivisorPOW2>:
#ifdef NULL_PTR_CHECK_PID_REG
  return ((MC_NULL == pHandle) ? 0U : pHandle->hKdDivisorPOW2);
#else
  return (pHandle->hKdDivisorPOW2);
#endif
}
 8009b7c:	8cc0      	ldrh	r0, [r0, #38]	; 0x26
 8009b7e:	4770      	bx	lr

08009b80 <PID_SetKDDivisorPOW2>:
  }
  else
  {
#endif
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8009b80:	2301      	movs	r3, #1
 8009b82:	408b      	lsls	r3, r1
    pHandle->hKdDivisorPOW2 = hKdDivisorPOW2;
 8009b84:	84c1      	strh	r1, [r0, #38]	; 0x26
    pHandle->hKdDivisor = (((uint16_t)1) << hKdDivisorPOW2);
 8009b86:	8483      	strh	r3, [r0, #36]	; 0x24
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop

08009b8c <PI_Controller>:
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8009b8c:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
{
 8009b90:	4603      	mov	r3, r0
 8009b92:	b510      	push	{r4, lr}

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 8009b94:	f9b0 4006 	ldrsh.w	r4, [r0, #6]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 8009b98:	f9b3 c016 	ldrsh.w	ip, [r3, #22]
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 8009b9c:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 8009ba0:	fb01 f202 	mul.w	r2, r1, r2
    if (0 == pHandle->hKiGain)
 8009ba4:	b18c      	cbz	r4, 8009bca <PI_Controller+0x3e>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 8009ba6:	fb04 f101 	mul.w	r1, r4, r1
      wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 8009baa:	689c      	ldr	r4, [r3, #8]

      if (wIntegral_sum_temp < 0)
 8009bac:	eb14 0e01 	adds.w	lr, r4, r1
 8009bb0:	d421      	bmi.n	8009bf6 <PI_Controller+0x6a>
      {
        if (pHandle->wIntegralTerm < 0)
        {
          if (wIntegral_Term < 0)
          {
            wIntegral_sum_temp = -INT32_MAX;
 8009bb2:	420c      	tst	r4, r1
 8009bb4:	4916      	ldr	r1, [pc, #88]	; (8009c10 <PI_Controller+0x84>)
 8009bb6:	bf48      	it	mi
 8009bb8:	468e      	movmi	lr, r1
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8009bba:	68d9      	ldr	r1, [r3, #12]
 8009bbc:	4571      	cmp	r1, lr
 8009bbe:	db05      	blt.n	8009bcc <PI_Controller+0x40>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 8009bc0:	6919      	ldr	r1, [r3, #16]
 8009bc2:	4571      	cmp	r1, lr
 8009bc4:	dc02      	bgt.n	8009bcc <PI_Controller+0x40>
      {
        pHandle->wIntegralTerm = pHandle->wLowerIntegralLimit;
      }
      else
      {
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8009bc6:	4671      	mov	r1, lr
 8009bc8:	e000      	b.n	8009bcc <PI_Controller+0x40>
 8009bca:	4621      	mov	r1, r4
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 8009bcc:	8b9c      	ldrh	r4, [r3, #28]
 8009bce:	4122      	asrs	r2, r4
 8009bd0:	8bdc      	ldrh	r4, [r3, #30]
 8009bd2:	fa41 f404 	asr.w	r4, r1, r4
 8009bd6:	4422      	add	r2, r4
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8009bd8:	4290      	cmp	r0, r2
 8009bda:	da03      	bge.n	8009be4 <PI_Controller+0x58>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 8009bdc:	1a82      	subs	r2, r0, r2
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 8009bde:	4411      	add	r1, r2
 8009be0:	6099      	str	r1, [r3, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8009be2:	bd10      	pop	{r4, pc}
    else if (wOutput_32 < hLowerOutputLimit)
 8009be4:	4594      	cmp	ip, r2
      wDischarge = hLowerOutputLimit - wOutput_32;
 8009be6:	bfc5      	ittet	gt
 8009be8:	ebac 0202 	subgt.w	r2, ip, r2
    pHandle->wIntegralTerm += wDischarge;
 8009bec:	1889      	addgt	r1, r1, r2
    returnValue = (int16_t)wOutput_32;
 8009bee:	b210      	sxthle	r0, r2
      wOutput_32 = hLowerOutputLimit;
 8009bf0:	4660      	movgt	r0, ip
    pHandle->wIntegralTerm += wDischarge;
 8009bf2:	6099      	str	r1, [r3, #8]
}
 8009bf4:	bd10      	pop	{r4, pc}
        if (pHandle->wIntegralTerm > 0)
 8009bf6:	2c00      	cmp	r4, #0
 8009bf8:	dddf      	ble.n	8009bba <PI_Controller+0x2e>
          if (wIntegral_Term > 0)
 8009bfa:	2900      	cmp	r1, #0
 8009bfc:	dddd      	ble.n	8009bba <PI_Controller+0x2e>
      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 8009bfe:	68d9      	ldr	r1, [r3, #12]
 8009c00:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8009c04:	42a1      	cmp	r1, r4
 8009c06:	d1e1      	bne.n	8009bcc <PI_Controller+0x40>
            wIntegral_sum_temp = INT32_MAX;
 8009c08:	468e      	mov	lr, r1
        pHandle->wIntegralTerm = wIntegral_sum_temp;
 8009c0a:	4671      	mov	r1, lr
 8009c0c:	e7de      	b.n	8009bcc <PI_Controller+0x40>
 8009c0e:	bf00      	nop
 8009c10:	80000001 	.word	0x80000001

08009c14 <PID_Controller>:
#endif
    int32_t wDifferential_Term;
    int32_t wDeltaError;
    int32_t wTemp_output;

    if (0 == pHandle->hKdGain) /* derivative terms not used */
 8009c14:	f9b0 2022 	ldrsh.w	r2, [r0, #34]	; 0x22
{
 8009c18:	b538      	push	{r3, r4, r5, lr}
    if (0 == pHandle->hKdGain) /* derivative terms not used */
 8009c1a:	b922      	cbnz	r2, 8009c26 <PID_Controller+0x12>
    {
      wTemp_output = PI_Controller(pHandle, wProcessVarError);
 8009c1c:	f7ff ffb6 	bl	8009b8c <PI_Controller>
 8009c20:	4603      	mov	r3, r0
    returnValue = (int16_t) wTemp_output;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	bd38      	pop	{r3, r4, r5, pc}
      wDeltaError = wProcessVarError - pHandle->wPrevProcessVarError;
 8009c26:	6a84      	ldr	r4, [r0, #40]	; 0x28
      wDifferential_Term >>= pHandle->hKdDivisorPOW2;
 8009c28:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
      pHandle->wPrevProcessVarError = wProcessVarError;
 8009c2a:	6281      	str	r1, [r0, #40]	; 0x28
      wDeltaError = wProcessVarError - pHandle->wPrevProcessVarError;
 8009c2c:	1b0c      	subs	r4, r1, r4
      wDifferential_Term = pHandle->hKdGain * wDeltaError;
 8009c2e:	fb02 f404 	mul.w	r4, r2, r4
      wDifferential_Term >>= pHandle->hKdDivisorPOW2;
 8009c32:	411c      	asrs	r4, r3
      wTemp_output = PI_Controller(pHandle, wProcessVarError) + wDifferential_Term;
 8009c34:	4605      	mov	r5, r0
 8009c36:	f7ff ffa9 	bl	8009b8c <PI_Controller>
      if (wTemp_output > pHandle->hUpperOutputLimit)
 8009c3a:	f9b5 3014 	ldrsh.w	r3, [r5, #20]
      wTemp_output = PI_Controller(pHandle, wProcessVarError) + wDifferential_Term;
 8009c3e:	4420      	add	r0, r4
      if (wTemp_output > pHandle->hUpperOutputLimit)
 8009c40:	4283      	cmp	r3, r0
 8009c42:	dbee      	blt.n	8009c22 <PID_Controller+0xe>
      else if (wTemp_output < pHandle->hLowerOutputLimit)
 8009c44:	f9b5 3016 	ldrsh.w	r3, [r5, #22]
    returnValue = (int16_t) wTemp_output;
 8009c48:	4298      	cmp	r0, r3
 8009c4a:	bfb8      	it	lt
 8009c4c:	4618      	movlt	r0, r3
 8009c4e:	b203      	sxth	r3, r0
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	bd38      	pop	{r3, r4, r5, pc}

08009c54 <PQD_CalcElMotorPower>:
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 8009c54:	6882      	ldr	r2, [r0, #8]
{
 8009c56:	b500      	push	{lr}
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8009c58:	89d1      	ldrh	r1, [r2, #14]
 8009c5a:	f8b2 e018 	ldrh.w	lr, [r2, #24]
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8009c5e:	8993      	ldrh	r3, [r2, #12]
 8009c60:	f8b2 c016 	ldrh.w	ip, [r2, #22]
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8009c64:	fb11 f20e 	smulbb	r2, r1, lr
    wAux /= 65536;
 8009c68:	fb13 230c 	smlabb	r3, r3, ip, r2
 8009c6c:	2b00      	cmp	r3, #0

    pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4;
 8009c6e:	f9b0 2000 	ldrsh.w	r2, [r0]
    wAux /= 65536;
 8009c72:	bfbc      	itt	lt
 8009c74:	f503 437f 	addlt.w	r3, r3, #65280	; 0xff00
 8009c78:	33ff      	addlt	r3, #255	; 0xff
    pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4;
 8009c7a:	ebc2 4323 	rsb	r3, r2, r3, asr #16
 8009c7e:	eb02 1223 	add.w	r2, r2, r3, asr #4
 8009c82:	8002      	strh	r2, [r0, #0]

#ifdef NULL_PTR_MOT_POW_MEAS
  }
#endif
}
 8009c84:	f85d fb04 	ldr.w	pc, [sp], #4

08009c88 <PQD_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvrgElMotorPower = 0;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	8003      	strh	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 8009c8c:	4770      	bx	lr
 8009c8e:	bf00      	nop

08009c90 <PQD_GetAvrgElMotorPowerW>:
  * 
  * @param pHandle pointer on the related component instance.
  * @retval float The average measured motor power expressed in Watts.
  */
__weak float PQD_GetAvrgElMotorPowerW(const PQD_MotorPowMeas_Handle_t *pHandle)
{
 8009c90:	b538      	push	{r3, r4, r5, lr}
  else
  {
#endif

  /* First perform an integer multiplication, then a float one. */
  PowerW = (pHandle->hAvrgElMotorPower * VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8009c92:	f9b0 5000 	ldrsh.w	r5, [r0]
{
 8009c96:	4604      	mov	r4, r0
  PowerW = (pHandle->hAvrgElMotorPower * VBS_GetAvBusVoltage_V(pHandle->pVBS)) * pHandle->ConvFact;
 8009c98:	68c0      	ldr	r0, [r0, #12]
 8009c9a:	f7ff facf 	bl	800923c <VBS_GetAvBusVoltage_V>
 8009c9e:	fb05 f300 	mul.w	r3, r5, r0
 8009ca2:	ee00 3a10 	vmov	s0, r3
 8009ca6:	edd4 7a01 	vldr	s15, [r4, #4]
 8009caa:	eeb8 0ac0 	vcvt.f32.s32	s0, s0

#ifdef NULL_PTR_MOT_POW_MEAS
  }
#endif
  return (PowerW);
}
 8009cae:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009cb2:	bd38      	pop	{r3, r4, r5, pc}

08009cb4 <startTimers>:
  * When this function is called, TIM1 and/or TIM8 must be in a frozen state
  * with CNT, ARR, REP RATE and trigger correctly set (these settings are
  * usually performed in the Init method accordingly with the configuration)
  */
__weak void startTimers(void)
{
 8009cb4:	b410      	push	{r4}
  *         (*) value not defined in all devices.
  * @retval State of Periphs (1 or 0).
  */
__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
{
  return ((READ_BIT(RCC->APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);
 8009cb6:	4b19      	ldr	r3, [pc, #100]	; (8009d1c <startTimers+0x68>)
 8009cb8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009cba:	07d2      	lsls	r2, r2, #31
 8009cbc:	b083      	sub	sp, #12
 8009cbe:	d416      	bmi.n	8009cee <startTimers+0x3a>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8009cc0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009cc2:	f042 0201 	orr.w	r2, r2, #1
 8009cc6:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8009cc8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009cca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8009cce:	f002 0201 	and.w	r2, r2, #1
 8009cd2:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8009cd4:	9a01      	ldr	r2, [sp, #4]
 8009cd6:	694a      	ldr	r2, [r1, #20]
 8009cd8:	f042 0201 	orr.w	r2, r2, #1
 8009cdc:	614a      	str	r2, [r1, #20]
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
{
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8009cde:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009ce0:	f022 0201 	bic.w	r2, r2, #1
 8009ce4:	659a      	str	r2, [r3, #88]	; 0x58
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
    LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);
    LL_TIM_GenerateEvent_UPDATE(TIM2);
    LL_TIM_SetTriggerOutput(TIM2, trigOut);
  }
}
 8009ce6:	b003      	add	sp, #12
 8009ce8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009cec:	4770      	bx	lr
    trigOut = LL_TIM_ReadReg(TIM2, CR2) & TIM_CR2_MMS;
 8009cee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009cf2:	480b      	ldr	r0, [pc, #44]	; (8009d20 <startTimers+0x6c>)
 8009cf4:	685a      	ldr	r2, [r3, #4]
 8009cf6:	6859      	ldr	r1, [r3, #4]
 8009cf8:	4c0a      	ldr	r4, [pc, #40]	; (8009d24 <startTimers+0x70>)
 8009cfa:	4001      	ands	r1, r0
 8009cfc:	f041 0120 	orr.w	r1, r1, #32
 8009d00:	6059      	str	r1, [r3, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8009d02:	6959      	ldr	r1, [r3, #20]
 8009d04:	f041 0101 	orr.w	r1, r1, #1
 8009d08:	6159      	str	r1, [r3, #20]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009d0a:	6859      	ldr	r1, [r3, #4]
 8009d0c:	4022      	ands	r2, r4
 8009d0e:	4001      	ands	r1, r0
 8009d10:	430a      	orrs	r2, r1
 8009d12:	605a      	str	r2, [r3, #4]
}
 8009d14:	b003      	add	sp, #12
 8009d16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009d1a:	4770      	bx	lr
 8009d1c:	40021000 	.word	0x40021000
 8009d20:	fdffff8f 	.word	0xfdffff8f
 8009d24:	02000070 	.word	0x02000070

08009d28 <waitForPolarizationEnd>:
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8009d28:	3201      	adds	r2, #1
{
 8009d2a:	b570      	push	{r4, r5, r6, lr}
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8009d2c:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8009d2e:	f06f 0602 	mvn.w	r6, #2
 8009d32:	0155      	lsls	r5, r2, #5
 8009d34:	6106      	str	r6, [r0, #16]

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8009d36:	2200      	movs	r2, #0
    while (*cnt < NB_CONVERSIONS)
 8009d38:	f893 c000 	ldrb.w	ip, [r3]
 8009d3c:	f1bc 0f0f 	cmp.w	ip, #15
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 8009d40:	f102 0e01 	add.w	lr, r2, #1
    while (*cnt < NB_CONVERSIONS)
 8009d44:	d80c      	bhi.n	8009d60 <waitForPolarizationEnd+0x38>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8009d46:	6904      	ldr	r4, [r0, #16]
 8009d48:	07a4      	lsls	r4, r4, #30
 8009d4a:	d5f5      	bpl.n	8009d38 <waitForPolarizationEnd+0x10>
        hCalibrationPeriodCounter++;
 8009d4c:	fa1f f28e 	uxth.w	r2, lr
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 8009d50:	4295      	cmp	r5, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8009d52:	6106      	str	r6, [r0, #16]
 8009d54:	d8f0      	bhi.n	8009d38 <waitForPolarizationEnd+0x10>
        {
          if (*cnt < NB_CONVERSIONS)
 8009d56:	781c      	ldrb	r4, [r3, #0]
 8009d58:	2c0f      	cmp	r4, #15
 8009d5a:	d8ed      	bhi.n	8009d38 <waitForPolarizationEnd+0x10>
          {
            *SWerror = 1u;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_POW_COM
  }
#endif
  }
 8009d60:	bd70      	pop	{r4, r5, r6, pc}
 8009d62:	bf00      	nop

08009d64 <R3_2_ADCxInit>:
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8009d64:	6883      	ldr	r3, [r0, #8]
 8009d66:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8009d6a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009d6e:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8009d70:	6883      	ldr	r3, [r0, #8]
 8009d72:	00d9      	lsls	r1, r3, #3
/*
  * @brief Initializes @p ADCx peripheral for current sensing.
  * 
  */
static void R3_2_ADCxInit(ADC_TypeDef *ADCx)
{
 8009d74:	b082      	sub	sp, #8
 8009d76:	d418      	bmi.n	8009daa <R3_2_ADCxInit+0x46>
    /* Wait for Regulator Startup time, once for both */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
                                         * (SystemCoreClock / (100000UL * 2UL)));
 8009d78:	4b24      	ldr	r3, [pc, #144]	; (8009e0c <R3_2_ADCxInit+0xa8>)
  MODIFY_REG(ADCx->CR,
 8009d7a:	6882      	ldr	r2, [r0, #8]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4924      	ldr	r1, [pc, #144]	; (8009e10 <R3_2_ADCxInit+0xac>)
 8009d80:	099b      	lsrs	r3, r3, #6
 8009d82:	f022 4210 	bic.w	r2, r2, #2415919104	; 0x90000000
 8009d86:	fba1 1303 	umull	r1, r3, r1, r3
 8009d8a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8009d8e:	099b      	lsrs	r3, r3, #6
 8009d90:	005b      	lsls	r3, r3, #1
 8009d92:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009d96:	6082      	str	r2, [r0, #8]
    volatile uint32_t wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)
 8009d98:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8009d9a:	9b01      	ldr	r3, [sp, #4]
 8009d9c:	b12b      	cbz	r3, 8009daa <R3_2_ADCxInit+0x46>
    {
      wait_loop_index--;
 8009d9e:	9b01      	ldr	r3, [sp, #4]
 8009da0:	3b01      	subs	r3, #1
 8009da2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8009da4:	9b01      	ldr	r3, [sp, #4]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d1f9      	bne.n	8009d9e <R3_2_ADCxInit+0x3a>
  MODIFY_REG(ADCx->CR,
 8009daa:	6883      	ldr	r3, [r0, #8]
 8009dac:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8009db0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8009db4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009db8:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8009dba:	6883      	ldr	r3, [r0, #8]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	dbfc      	blt.n	8009dba <R3_2_ADCxInit+0x56>
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8009dc0:	6803      	ldr	r3, [r0, #0]
 8009dc2:	07da      	lsls	r2, r3, #31
 8009dc4:	d408      	bmi.n	8009dd8 <R3_2_ADCxInit+0x74>
  MODIFY_REG(ADCx->CR,
 8009dc6:	4a13      	ldr	r2, [pc, #76]	; (8009e14 <R3_2_ADCxInit+0xb0>)
 8009dc8:	6883      	ldr	r3, [r0, #8]
 8009dca:	4013      	ands	r3, r2
 8009dcc:	f043 0301 	orr.w	r3, r3, #1
 8009dd0:	6083      	str	r3, [r0, #8]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8009dd2:	6803      	ldr	r3, [r0, #0]
 8009dd4:	07db      	lsls	r3, r3, #31
 8009dd6:	d5f7      	bpl.n	8009dc8 <R3_2_ADCxInit+0x64>
  MODIFY_REG(ADCx->CR,
 8009dd8:	6883      	ldr	r3, [r0, #8]
 8009dda:	4a0e      	ldr	r2, [pc, #56]	; (8009e14 <R3_2_ADCxInit+0xb0>)
 8009ddc:	4013      	ands	r3, r2
 8009dde:	f043 0308 	orr.w	r3, r3, #8
 8009de2:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CR,
 8009de4:	6883      	ldr	r3, [r0, #8]
 8009de6:	4013      	ands	r3, r2
 8009de8:	f043 0320 	orr.w	r3, r3, #32
 8009dec:	6083      	str	r3, [r0, #8]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8009dee:	68c3      	ldr	r3, [r0, #12]
 8009df0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009df4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009df8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009dfc:	60c3      	str	r3, [r0, #12]
  MODIFY_REG(ADCx->CR,
 8009dfe:	6883      	ldr	r3, [r0, #8]
 8009e00:	4013      	ands	r3, r2
 8009e02:	f043 0304 	orr.w	r3, r3, #4
 8009e06:	6083      	str	r3, [r0, #8]
  /* TODO: check if not already done by MX */
  LL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY);

  /* dummy conversion (ES0431 doc chap. 2.5.4) */
  LL_ADC_REG_StartConversion(ADCx);
}
 8009e08:	b002      	add	sp, #8
 8009e0a:	4770      	bx	lr
 8009e0c:	200004d8 	.word	0x200004d8
 8009e10:	053e2d63 	.word	0x053e2d63
 8009e14:	7fffffc0 	.word	0x7fffffc0

08009e18 <R3_2_GetPhaseCurrents>:
  * @brief  Computes and stores in @p pHdl handler the latest converted motor phase currents in @p Iab ab_t format.
  *
  */
__weak void R3_2_GetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8009e18:	b1d9      	cbz	r1, 8009e52 <R3_2_GetPhaseCurrents+0x3a>
  {
    int32_t Aux;
    uint32_t ADCDataReg1;
    uint32_t ADCDataReg2;
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl;  //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009e1a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
    uint8_t Sector;

    Sector = (uint8_t)pHandle->_Super.Sector;
 8009e1e:	f890 206a 	ldrb.w	r2, [r0, #106]	; 0x6a
{
 8009e22:	b470      	push	{r4, r5, r6}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009e24:	689c      	ldr	r4, [r3, #8]
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8009e26:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8009e2a:	6cdd      	ldr	r5, [r3, #76]	; 0x4c
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8009e2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[Sector]->JDR1;
 8009e2e:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
    ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[Sector]->JDR1;
 8009e32:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009e36:	6863      	ldr	r3, [r4, #4]
 8009e38:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009e3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e40:	6063      	str	r3, [r4, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    switch (Sector)
 8009e42:	2a05      	cmp	r2, #5
 8009e44:	f200 8098 	bhi.w	8009f78 <R3_2_GetPhaseCurrents+0x160>
 8009e48:	e8df f002 	tbb	[pc, r2]
 8009e4c:	041d1d10 	.word	0x041d1d10
 8009e50:	1004      	.short	0x1004
 8009e52:	4770      	bx	lr
      case SECTOR_4:
      case SECTOR_5:
      {
        /* Current on Phase C is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8009e54:	6f03      	ldr	r3, [r0, #112]	; 0x70

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8009e56:	4a4c      	ldr	r2, [pc, #304]	; (8009f88 <R3_2_GetPhaseCurrents+0x170>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8009e58:	1b5b      	subs	r3, r3, r5
        if (Aux < -INT16_MAX)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	db20      	blt.n	8009ea0 <R3_2_GetPhaseCurrents+0x88>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8009e5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e62:	f2c0 8086 	blt.w	8009f72 <R3_2_GetPhaseCurrents+0x15a>
 8009e66:	f647 7cff 	movw	ip, #32767	; 0x7fff
 8009e6a:	e01a      	b.n	8009ea2 <R3_2_GetPhaseCurrents+0x8a>
      case SECTOR_6:
      case SECTOR_1:
      {
        /* Current on Phase A is not accessible     */
        /* Ib = PhaseBOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8009e6c:	6f44      	ldr	r4, [r0, #116]	; 0x74

        /* Saturation of Ib */
        if (Aux < -INT16_MAX)
 8009e6e:	4b46      	ldr	r3, [pc, #280]	; (8009f88 <R3_2_GetPhaseCurrents+0x170>)
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg1);
 8009e70:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8009e72:	429c      	cmp	r4, r3
 8009e74:	db2b      	blt.n	8009ece <R3_2_GetPhaseCurrents+0xb6>
        {
          Iab->b = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8009e76:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8009e7a:	db77      	blt.n	8009f6c <R3_2_GetPhaseCurrents+0x154>
 8009e7c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8009e80:	4614      	mov	r4, r2
 8009e82:	4615      	mov	r5, r2
 8009e84:	e027      	b.n	8009ed6 <R3_2_GetPhaseCurrents+0xbe>
      case SECTOR_2:
      case SECTOR_3:
      {
        /* Current on Phase B is not accessible     */
        /* Ia = PhaseAOffset - ADC converted value) */
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8009e86:	6f04      	ldr	r4, [r0, #112]	; 0x70

        /* Saturation of Ia */
        if (Aux < -INT16_MAX)
 8009e88:	4b3f      	ldr	r3, [pc, #252]	; (8009f88 <R3_2_GetPhaseCurrents+0x170>)
        Aux = (int32_t)(pHandle->PhaseAOffset) - (int32_t)(ADCDataReg1);
 8009e8a:	1b64      	subs	r4, r4, r5
        if (Aux < -INT16_MAX)
 8009e8c:	429c      	cmp	r4, r3
 8009e8e:	db2e      	blt.n	8009eee <R3_2_GetPhaseCurrents+0xd6>
        {
          Iab->a = -INT16_MAX;
        }
        else  if (Aux > INT16_MAX)
 8009e90:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8009e94:	db66      	blt.n	8009f64 <R3_2_GetPhaseCurrents+0x14c>
 8009e96:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8009e9a:	461c      	mov	r4, r3
 8009e9c:	469c      	mov	ip, r3
 8009e9e:	e02a      	b.n	8009ef6 <R3_2_GetPhaseCurrents+0xde>
 8009ea0:	4694      	mov	ip, r2
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8009ea2:	6f42      	ldr	r2, [r0, #116]	; 0x74
        if (Aux < -INT16_MAX)
 8009ea4:	4d38      	ldr	r5, [pc, #224]	; (8009f88 <R3_2_GetPhaseCurrents+0x170>)
          Iab->a = -INT16_MAX;
 8009ea6:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(pHandle->PhaseBOffset) - (int32_t)(ADCDataReg2);
 8009eaa:	1b92      	subs	r2, r2, r6
        if (Aux < -INT16_MAX)
 8009eac:	42aa      	cmp	r2, r5
 8009eae:	da2f      	bge.n	8009f10 <R3_2_GetPhaseCurrents+0xf8>
          Iab->b = -INT16_MAX;
 8009eb0:	804d      	strh	r5, [r1, #2]
        break;
    }

    pHandle->_Super.Ia = Iab->a;
    pHandle->_Super.Ib = Iab->b;
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009eb2:	fa1f f38c 	uxth.w	r3, ip
 8009eb6:	f248 0201 	movw	r2, #32769	; 0x8001
 8009eba:	4413      	add	r3, r2
 8009ebc:	425b      	negs	r3, r3
    pHandle->_Super.Ib = Iab->b;
 8009ebe:	f8a0 5052 	strh.w	r5, [r0, #82]	; 0x52
    pHandle->_Super.Ia = Iab->a;
 8009ec2:	f8a0 c050 	strh.w	ip, [r0, #80]	; 0x50
  }
}
 8009ec6:	bc70      	pop	{r4, r5, r6}
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009ec8:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
}
 8009ecc:	4770      	bx	lr
 8009ece:	461c      	mov	r4, r3
 8009ed0:	f248 0201 	movw	r2, #32769	; 0x8001
 8009ed4:	461d      	mov	r5, r3
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8009ed6:	6f83      	ldr	r3, [r0, #120]	; 0x78
          Iab->b = -INT16_MAX;
 8009ed8:	804d      	strh	r5, [r1, #2]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8009eda:	1af3      	subs	r3, r6, r3
        Aux -= (int32_t)Iab->b;             /* Ia  */
 8009edc:	1b1b      	subs	r3, r3, r4
        if (Aux > INT16_MAX)
 8009ede:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ee2:	db20      	blt.n	8009f26 <R3_2_GetPhaseCurrents+0x10e>
          Iab->a = INT16_MAX;
 8009ee4:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8009ee8:	800b      	strh	r3, [r1, #0]
 8009eea:	469c      	mov	ip, r3
 8009eec:	e7e5      	b.n	8009eba <R3_2_GetPhaseCurrents+0xa2>
 8009eee:	461c      	mov	r4, r3
 8009ef0:	46a4      	mov	ip, r4
 8009ef2:	f248 0301 	movw	r3, #32769	; 0x8001
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8009ef6:	6f82      	ldr	r2, [r0, #120]	; 0x78
          Iab->a = -INT16_MAX;
 8009ef8:	f8a1 c000 	strh.w	ip, [r1]
        Aux = (int32_t)(ADCDataReg2) - (int32_t)(pHandle->PhaseCOffset); /* -Ic */
 8009efc:	1ab2      	subs	r2, r6, r2
        Aux -= (int32_t)Iab->a;             /* Ib */
 8009efe:	1b12      	subs	r2, r2, r4
        if (Aux > INT16_MAX)
 8009f00:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8009f04:	db17      	blt.n	8009f36 <R3_2_GetPhaseCurrents+0x11e>
          Iab->b = INT16_MAX;
 8009f06:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8009f0a:	804a      	strh	r2, [r1, #2]
 8009f0c:	4615      	mov	r5, r2
 8009f0e:	e7d4      	b.n	8009eba <R3_2_GetPhaseCurrents+0xa2>
        else  if (Aux > INT16_MAX)
 8009f10:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8009f14:	db20      	blt.n	8009f58 <R3_2_GetPhaseCurrents+0x140>
          Iab->b = INT16_MAX;
 8009f16:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8009f1a:	461a      	mov	r2, r3
 8009f1c:	804b      	strh	r3, [r1, #2]
 8009f1e:	4615      	mov	r5, r2
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009f20:	fa1f f38c 	uxth.w	r3, ip
 8009f24:	e7c9      	b.n	8009eba <R3_2_GetPhaseCurrents+0xa2>
        else  if (Aux < -INT16_MAX)
 8009f26:	4c18      	ldr	r4, [pc, #96]	; (8009f88 <R3_2_GetPhaseCurrents+0x170>)
 8009f28:	42a3      	cmp	r3, r4
 8009f2a:	da0f      	bge.n	8009f4c <R3_2_GetPhaseCurrents+0x134>
          Iab->a = -INT16_MAX;
 8009f2c:	800c      	strh	r4, [r1, #0]
 8009f2e:	f248 0301 	movw	r3, #32769	; 0x8001
 8009f32:	46a4      	mov	ip, r4
 8009f34:	e7c1      	b.n	8009eba <R3_2_GetPhaseCurrents+0xa2>
        else  if (Aux < -INT16_MAX)
 8009f36:	4d14      	ldr	r5, [pc, #80]	; (8009f88 <R3_2_GetPhaseCurrents+0x170>)
 8009f38:	42aa      	cmp	r2, r5
 8009f3a:	da03      	bge.n	8009f44 <R3_2_GetPhaseCurrents+0x12c>
          Iab->b = -INT16_MAX;
 8009f3c:	804d      	strh	r5, [r1, #2]
 8009f3e:	f248 0201 	movw	r2, #32769	; 0x8001
 8009f42:	e7ba      	b.n	8009eba <R3_2_GetPhaseCurrents+0xa2>
          Iab->b = (int16_t)Aux;
 8009f44:	b215      	sxth	r5, r2
 8009f46:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009f48:	b292      	uxth	r2, r2
 8009f4a:	e7b6      	b.n	8009eba <R3_2_GetPhaseCurrents+0xa2>
          Iab->a = (int16_t)Aux;
 8009f4c:	fa0f fc83 	sxth.w	ip, r3
 8009f50:	f8a1 c000 	strh.w	ip, [r1]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009f54:	b29b      	uxth	r3, r3
 8009f56:	e7b0      	b.n	8009eba <R3_2_GetPhaseCurrents+0xa2>
          Iab->b = (int16_t)Aux;
 8009f58:	b215      	sxth	r5, r2
 8009f5a:	804d      	strh	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009f5c:	fa1f f38c 	uxth.w	r3, ip
 8009f60:	b292      	uxth	r2, r2
 8009f62:	e7aa      	b.n	8009eba <R3_2_GetPhaseCurrents+0xa2>
          Iab->a = (int16_t)Aux;
 8009f64:	fa0f fc84 	sxth.w	ip, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009f68:	b2a3      	uxth	r3, r4
 8009f6a:	e7c4      	b.n	8009ef6 <R3_2_GetPhaseCurrents+0xde>
          Iab->b = (int16_t)Aux;
 8009f6c:	b225      	sxth	r5, r4
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009f6e:	b2a2      	uxth	r2, r4
 8009f70:	e7b1      	b.n	8009ed6 <R3_2_GetPhaseCurrents+0xbe>
          Iab->a = (int16_t)Aux;
 8009f72:	fa0f fc83 	sxth.w	ip, r3
 8009f76:	e794      	b.n	8009ea2 <R3_2_GetPhaseCurrents+0x8a>
    pHandle->_Super.Ia = Iab->a;
 8009f78:	f9b1 c000 	ldrsh.w	ip, [r1]
    pHandle->_Super.Ib = Iab->b;
 8009f7c:	f9b1 5002 	ldrsh.w	r5, [r1, #2]
    pHandle->_Super.Ic = -Iab->a - Iab->b;
 8009f80:	880b      	ldrh	r3, [r1, #0]
 8009f82:	884a      	ldrh	r2, [r1, #2]
 8009f84:	e799      	b.n	8009eba <R3_2_GetPhaseCurrents+0xa2>
 8009f86:	bf00      	nop
 8009f88:	ffff8001 	.word	0xffff8001

08009f8c <R3_2_SetADCSampPointPolarization>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  * @retval Return value of R3_1_WriteTIMRegisters.
  */
uint16_t R3_2_SetADCSampPointPolarization(PWMC_Handle_t *pHdl)
{
 8009f8c:	b410      	push	{r4}
  *         set too late for being taken into account in the next PWM cycle.
  */
__STATIC_INLINE uint16_t R3_2_WriteTIMRegisters(PWMC_Handle_t *pHdl, uint16_t SamplingPoint)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009f8e:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  pHandle->_Super.Sector = pHandle->PolarizationSector;
 8009f92:	f890 4081 	ldrb.w	r4, [r0, #129]	; 0x81
 8009f96:	f880 406a 	strb.w	r4, [r0, #106]	; 0x6a
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8009f9a:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009f9e:	689b      	ldr	r3, [r3, #8]
  uint16_t Aux;


  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 8009fa0:	8fc4      	ldrh	r4, [r0, #62]	; 0x3e
  WRITE_REG(TIMx->CCR1, CompareValue);
 8009fa2:	635c      	str	r4, [r3, #52]	; 0x34
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8009fa4:	3a01      	subs	r2, #1
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 8009fa6:	f8b0 4040 	ldrh.w	r4, [r0, #64]	; 0x40
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 8009faa:	f8b0 0042 	ldrh.w	r0, [r0, #66]	; 0x42
  WRITE_REG(TIMx->CCR2, CompareValue);
 8009fae:	639c      	str	r4, [r3, #56]	; 0x38
  return R3_2_WriteTIMRegisters(&pHandle->_Super, (pHandle->Half_PWMPeriod - (uint16_t)1));
 8009fb0:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->CCR3, CompareValue);
 8009fb2:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 8009fb4:	641a      	str	r2, [r3, #64]	; 0x40
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t) SamplingPoint);

  /* Limit for update event */

//  if ( LL_TIM_CC_IsEnabledChannel(TIMx, LL_TIM_CHANNEL_CH4) == 1u )
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009fb6:	4904      	ldr	r1, [pc, #16]	; (8009fc8 <R3_2_SetADCSampPointPolarization+0x3c>)
 8009fb8:	685b      	ldr	r3, [r3, #4]
}
 8009fba:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 8009fbe:	420b      	tst	r3, r1
}
 8009fc0:	bf14      	ite	ne
 8009fc2:	2001      	movne	r0, #1
 8009fc4:	2000      	moveq	r0, #0
 8009fc6:	4770      	bx	lr
 8009fc8:	02000070 	.word	0x02000070

08009fcc <R3_2_HFCurrentsPolarizationAB>:
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationAB(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 8009fcc:	b339      	cbz	r1, 800a01e <R3_2_HFCurrentsPolarizationAB+0x52>
{
 8009fce:	b430      	push	{r4, r5}
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8009fd0:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8009fd4:	f890 4081 	ldrb.w	r4, [r0, #129]	; 0x81
 8009fd8:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 8009fda:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009fde:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8009fe0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    uint32_t ADCDataReg1 = pHandle->pParams_str->ADCDataReg1[pHandle->PolarizationSector]->JDR1;
 8009fe2:	f8d4 4080 	ldr.w	r4, [r4, #128]	; 0x80
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 8009fe6:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8009fea:	6853      	ldr	r3, [r2, #4]
 8009fec:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8009ff0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ff4:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 8009ff6:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8009ffa:	2b0f      	cmp	r3, #15
 8009ffc:	d80b      	bhi.n	800a016 <R3_2_HFCurrentsPolarizationAB+0x4a>
    {
      pHandle-> PhaseAOffset += ADCDataReg1;
 8009ffe:	6f03      	ldr	r3, [r0, #112]	; 0x70
      pHandle-> PhaseBOffset += ADCDataReg2;
 800a000:	6f42      	ldr	r2, [r0, #116]	; 0x74
      pHandle-> PhaseAOffset += ADCDataReg1;
 800a002:	441c      	add	r4, r3
      pHandle->PolarizationCounter++;
 800a004:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
      pHandle-> PhaseBOffset += ADCDataReg2;
 800a008:	442a      	add	r2, r5
      pHandle->PolarizationCounter++;
 800a00a:	3301      	adds	r3, #1
      pHandle-> PhaseBOffset += ADCDataReg2;
 800a00c:	e9c0 421c 	strd	r4, r2, [r0, #112]	; 0x70
      pHandle->PolarizationCounter++;
 800a010:	b2db      	uxtb	r3, r3
 800a012:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 800a016:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 800a018:	bc30      	pop	{r4, r5}
    Iab->a = 0;
 800a01a:	600b      	str	r3, [r1, #0]
}
 800a01c:	4770      	bx	lr
 800a01e:	4770      	bx	lr

0800a020 <R3_2_HFCurrentsPolarizationC>:
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phase A and B in ab_t format.
  */
static void R3_2_HFCurrentsPolarizationC(PWMC_Handle_t *pHdl, ab_t *Iab)
{
  if (MC_NULL == Iab)
 800a020:	b311      	cbz	r1, 800a068 <R3_2_HFCurrentsPolarizationC+0x48>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a022:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a026:	f890 c081 	ldrb.w	ip, [r0, #129]	; 0x81
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a02a:	689a      	ldr	r2, [r3, #8]
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a02c:	eb03 038c 	add.w	r3, r3, ip, lsl #2
{
 800a030:	b410      	push	{r4}
    uint32_t ADCDataReg2 = pHandle->pParams_str->ADCDataReg2[pHandle->PolarizationSector]->JDR1;
 800a032:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a034:	f8d3 4080 	ldr.w	r4, [r3, #128]	; 0x80
 800a038:	6853      	ldr	r3, [r2, #4]
 800a03a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a03e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a042:	6053      	str	r3, [r2, #4]

    /* disable ADC trigger source */
    /* LL_TIM_CC_DisableChannel(TIMx, LL_TIM_CHANNEL_CH4) */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    if (pHandle->PolarizationCounter < NB_CONVERSIONS)
 800a044:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800a048:	2b0f      	cmp	r3, #15
 800a04a:	d808      	bhi.n	800a05e <R3_2_HFCurrentsPolarizationC+0x3e>
    {
      /* Phase C is read from SECTOR_1, second value */
      pHandle-> PhaseCOffset += ADCDataReg2;
      pHandle->PolarizationCounter++;
 800a04c:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
      pHandle-> PhaseCOffset += ADCDataReg2;
 800a050:	6f82      	ldr	r2, [r0, #120]	; 0x78
      pHandle->PolarizationCounter++;
 800a052:	3301      	adds	r3, #1
      pHandle-> PhaseCOffset += ADCDataReg2;
 800a054:	4422      	add	r2, r4
      pHandle->PolarizationCounter++;
 800a056:	b2db      	uxtb	r3, r3
      pHandle-> PhaseCOffset += ADCDataReg2;
 800a058:	6782      	str	r2, [r0, #120]	; 0x78
      pHandle->PolarizationCounter++;
 800a05a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    {
      /* Nothing to do */
    }

    /* during offset calibration no current is flowing in the phases */
    Iab->a = 0;
 800a05e:	2300      	movs	r3, #0
    Iab->b = 0;
  }
}
 800a060:	f85d 4b04 	ldr.w	r4, [sp], #4
    Iab->a = 0;
 800a064:	600b      	str	r3, [r1, #0]
}
 800a066:	4770      	bx	lr
 800a068:	4770      	bx	lr
 800a06a:	bf00      	nop

0800a06c <R3_2_TurnOnLowSides>:
  *                Max value: PWM_PERIOD_CYCLES/2 (low sides OFF)
  */
__weak void R3_2_TurnOnLowSides(PWMC_Handle_t *pHdl, uint32_t ticks)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a06c:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88

  pHandle->_Super.TurnOnLowSidesAction = true;
 800a070:	f04f 0c01 	mov.w	ip, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a074:	6893      	ldr	r3, [r2, #8]
  pHandle->_Super.TurnOnLowSidesAction = true;
 800a076:	f880 c06b 	strb.w	ip, [r0, #107]	; 0x6b
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a07a:	f06f 0001 	mvn.w	r0, #1
 800a07e:	6118      	str	r0, [r3, #16]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a080:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a082:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a084:	63d9      	str	r1, [r3, #60]	; 0x3c
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a086:	6919      	ldr	r1, [r3, #16]
 800a088:	07c9      	lsls	r1, r1, #31
 800a08a:	d5fc      	bpl.n	800a086 <R3_2_TurnOnLowSides+0x1a>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a08c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800a08e:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800a092:	6459      	str	r1, [r3, #68]	; 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 800a094:	f892 30c0 	ldrb.w	r3, [r2, #192]	; 0xc0
 800a098:	2b02      	cmp	r3, #2
 800a09a:	d000      	beq.n	800a09e <R3_2_TurnOnLowSides+0x32>
 800a09c:	4770      	bx	lr
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a09e:	e9d2 0108 	ldrd	r0, r1, [r2, #32]
{
 800a0a2:	b410      	push	{r4}
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a0a4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800a0a6:	f8b2 40ac 	ldrh.w	r4, [r2, #172]	; 0xac
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BSRR, PinMask);
 800a0aa:	6184      	str	r4, [r0, #24]
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a0ac:	f8b2 00ae 	ldrh.w	r0, [r2, #174]	; 0xae
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a0b0:	f8b2 20b0 	ldrh.w	r2, [r2, #176]	; 0xb0
  else
  {
    /* Nothing to do */
  }
  return;
}
 800a0b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0b8:	6188      	str	r0, [r1, #24]
 800a0ba:	619a      	str	r2, [r3, #24]
 800a0bc:	4770      	bx	lr
 800a0be:	bf00      	nop

0800a0c0 <R3_2_SwitchOnPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOnPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a0c0:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
  pHandle->ADCRegularLocked = true;

  pHandle->_Super.TurnOnLowSidesAction = false;

  /* Set all duty to 50% */
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 800a0c4:	f8b0 107c 	ldrh.w	r1, [r0, #124]	; 0x7c
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a0c8:	6893      	ldr	r3, [r2, #8]
  pHandle->ADCRegularLocked = true;
 800a0ca:	f04f 0c01 	mov.w	ip, #1
{
 800a0ce:	b430      	push	{r4, r5}
  pHandle->ADCRegularLocked = true;
 800a0d0:	f880 c08c 	strb.w	ip, [r0, #140]	; 0x8c
  pHandle->_Super.TurnOnLowSidesAction = false;
 800a0d4:	f04f 0c00 	mov.w	ip, #0
 800a0d8:	f880 c06b 	strb.w	ip, [r0, #107]	; 0x6b
  LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
 800a0dc:	0848      	lsrs	r0, r1, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a0de:	6358      	str	r0, [r3, #52]	; 0x34
  LL_TIM_OC_SetCompareCH2(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH3(TIMx, ((uint32_t)pHandle->Half_PWMPeriod / (uint32_t)2));
  LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t)pHandle->Half_PWMPeriod - (uint32_t)5));
 800a0e0:	3905      	subs	r1, #5
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a0e2:	6398      	str	r0, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a0e4:	63d8      	str	r0, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a0e6:	f06f 0001 	mvn.w	r0, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a0ea:	6419      	str	r1, [r3, #64]	; 0x40
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a0ec:	6118      	str	r0, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a0ee:	6919      	ldr	r1, [r3, #16]
 800a0f0:	07c9      	lsls	r1, r1, #31
 800a0f2:	d5fc      	bpl.n	800a0ee <R3_2_SwitchOnPWM+0x2e>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a0f4:	f06f 0101 	mvn.w	r1, #1
 800a0f8:	6119      	str	r1, [r3, #16]
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* Main PWM Output Enable */
  TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800a0fa:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800a0fc:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800a100:	6459      	str	r1, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a102:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800a104:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800a108:	6459      	str	r1, [r3, #68]	; 0x44
  LL_TIM_EnableAllOutputs(TIMx);

  if ((ES_GPIO == pHandle->pParams_str->LowSideOutputs))
 800a10a:	f892 10c0 	ldrb.w	r1, [r2, #192]	; 0xc0
 800a10e:	2902      	cmp	r1, #2
 800a110:	d008      	beq.n	800a124 <R3_2_SwitchOnPWM+0x64>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a112:	f06f 0201 	mvn.w	r2, #1
 800a116:	611a      	str	r2, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a118:	68da      	ldr	r2, [r3, #12]
 800a11a:	f042 0201 	orr.w	r2, r2, #1
  }
  /* Clear Update Flag */
  LL_TIM_ClearFlag_UPDATE(TIMx);
  /* Enable Update IRQ */
  LL_TIM_EnableIT_UPDATE(TIMx);
}
 800a11e:	bc30      	pop	{r4, r5}
 800a120:	60da      	str	r2, [r3, #12]
 800a122:	4770      	bx	lr
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800a124:	6a18      	ldr	r0, [r3, #32]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800a126:	6a14      	ldr	r4, [r2, #32]
 800a128:	f8b2 50ac 	ldrh.w	r5, [r2, #172]	; 0xac
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800a12c:	f240 5155 	movw	r1, #1365	; 0x555
 800a130:	4208      	tst	r0, r1
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a132:	e9d2 0109 	ldrd	r0, r1, [r2, #36]	; 0x24
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0U)
 800a136:	d007      	beq.n	800a148 <R3_2_SwitchOnPWM+0x88>
 800a138:	61a5      	str	r5, [r4, #24]
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a13a:	f8b2 40ae 	ldrh.w	r4, [r2, #174]	; 0xae
      LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a13e:	f8b2 20b0 	ldrh.w	r2, [r2, #176]	; 0xb0
 800a142:	6184      	str	r4, [r0, #24]
 800a144:	618a      	str	r2, [r1, #24]
}
 800a146:	e7e4      	b.n	800a112 <R3_2_SwitchOnPWM+0x52>
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 800a148:	62a5      	str	r5, [r4, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a14a:	f8b2 40ae 	ldrh.w	r4, [r2, #174]	; 0xae
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a14e:	f8b2 20b0 	ldrh.w	r2, [r2, #176]	; 0xb0
 800a152:	6284      	str	r4, [r0, #40]	; 0x28
 800a154:	628a      	str	r2, [r1, #40]	; 0x28
}
 800a156:	e7dc      	b.n	800a112 <R3_2_SwitchOnPWM+0x52>

0800a158 <R3_2_SwitchOffPWM>:
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
__weak void R3_2_SwitchOffPWM(PWMC_Handle_t *pHdl)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a158:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
 800a15c:	688b      	ldr	r3, [r1, #8]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a15e:	68da      	ldr	r2, [r3, #12]
 800a160:	f022 0201 	bic.w	r2, r2, #1
 800a164:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a166:	6c5a      	ldr	r2, [r3, #68]	; 0x44

  /* Disable UPDATE ISR */
  LL_TIM_DisableIT_UPDATE(TIMx);

  pHandle->_Super.TurnOnLowSidesAction = false;
 800a168:	f04f 0c00 	mov.w	ip, #0
 800a16c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800a170:	f880 c06b 	strb.w	ip, [r0, #107]	; 0x6b
 800a174:	645a      	str	r2, [r3, #68]	; 0x44

  /* Main PWM Output Disable */
  LL_TIM_DisableAllOutputs(TIMx);
  if (true == pHandle->BrakeActionLock)
 800a176:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800a17a:	b91a      	cbnz	r2, 800a184 <R3_2_SwitchOffPWM+0x2c>
  {
    /* Nothing to do */
  }
  else
  {
    if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 800a17c:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 800a180:	2a02      	cmp	r2, #2
 800a182:	d00c      	beq.n	800a19e <R3_2_SwitchOffPWM+0x46>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a184:	f06f 0201 	mvn.w	r2, #1
 800a188:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a18a:	691a      	ldr	r2, [r3, #16]
 800a18c:	07d2      	lsls	r2, r2, #31
 800a18e:	d5fc      	bpl.n	800a18a <R3_2_SwitchOffPWM+0x32>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a190:	f06f 0101 	mvn.w	r1, #1
    /* Nothing to do */
  }
  LL_TIM_ClearFlag_UPDATE(TIMx);

  /* We allow ADC usage for regular conversion on Systick*/
  pHandle->ADCRegularLocked = false;
 800a194:	2200      	movs	r2, #0
 800a196:	6119      	str	r1, [r3, #16]
 800a198:	f880 208c 	strb.w	r2, [r0, #140]	; 0x8c
 800a19c:	4770      	bx	lr
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800a19e:	6a0a      	ldr	r2, [r1, #32]
{
 800a1a0:	b410      	push	{r4}
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800a1a2:	f8b1 40ac 	ldrh.w	r4, [r1, #172]	; 0xac
  WRITE_REG(GPIOx->BRR, PinMask);
 800a1a6:	6294      	str	r4, [r2, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a1a8:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 800a1aa:	f8b1 40ae 	ldrh.w	r4, [r1, #174]	; 0xae
 800a1ae:	6294      	str	r4, [r2, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a1b0:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800a1b2:	f8b1 10b0 	ldrh.w	r1, [r1, #176]	; 0xb0
 800a1b6:	6291      	str	r1, [r2, #40]	; 0x28
 800a1b8:	f06f 0201 	mvn.w	r2, #1
 800a1bc:	611a      	str	r2, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a1be:	691a      	ldr	r2, [r3, #16]
 800a1c0:	07d1      	lsls	r1, r2, #31
 800a1c2:	d5fc      	bpl.n	800a1be <R3_2_SwitchOffPWM+0x66>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a1c4:	f06f 0101 	mvn.w	r1, #1
  pHandle->ADCRegularLocked = false;
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	6119      	str	r1, [r3, #16]
}
 800a1cc:	f85d 4b04 	ldr.w	r4, [sp], #4
  pHandle->ADCRegularLocked = false;
 800a1d0:	f880 208c 	strb.w	r2, [r0, #140]	; 0x8c
}
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop

0800a1d8 <R3_2_RLGetPhaseCurrents>:
  *         of phase A and B in ab_t format.
  */
static void R3_2_RLGetPhaseCurrents(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{

  if (MC_NULL == pStator_Currents)
 800a1d8:	b329      	cbz	r1, 800a226 <R3_2_RLGetPhaseCurrents+0x4e>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a1da:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
{
 800a1de:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a1e0:	6894      	ldr	r4, [r2, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800a1e2:	6863      	ldr	r3, [r4, #4]
 800a1e4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a1e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1ec:	6063      	str	r3, [r4, #4]
    int32_t wAux;

    /* disable ADC trigger source */
    LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);

    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 800a1ee:	f890 406a 	ldrb.w	r4, [r0, #106]	; 0x6a
 800a1f2:	6f43      	ldr	r3, [r0, #116]	; 0x74

    /* Check saturation */
    if (wAux > -INT16_MAX)
 800a1f4:	480e      	ldr	r0, [pc, #56]	; (800a230 <R3_2_RLGetPhaseCurrents+0x58>)
    wAux = ((int32_t)pHandle->PhaseBOffset) - ((int32_t)(pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JDR1));
 800a1f6:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800a1fa:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800a1fc:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800a200:	1a9b      	subs	r3, r3, r2
    if (wAux > -INT16_MAX)
 800a202:	4283      	cmp	r3, r0
 800a204:	da09      	bge.n	800a21a <R3_2_RLGetPhaseCurrents+0x42>
 800a206:	4b0b      	ldr	r3, [pc, #44]	; (800a234 <R3_2_RLGetPhaseCurrents+0x5c>)
    }

    pStator_Currents->a = (int16_t)wAux;
    pStator_Currents->b = (int16_t)wAux;
  }
}
 800a208:	f85d 4b04 	ldr.w	r4, [sp], #4
    pStator_Currents->a = (int16_t)wAux;
 800a20c:	2200      	movs	r2, #0
 800a20e:	f363 020f 	bfi	r2, r3, #0, #16
 800a212:	f363 421f 	bfi	r2, r3, #16, #16
 800a216:	600a      	str	r2, [r1, #0]
}
 800a218:	4770      	bx	lr
      if (wAux < INT16_MAX)
 800a21a:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800a21e:	4293      	cmp	r3, r2
 800a220:	dc02      	bgt.n	800a228 <R3_2_RLGetPhaseCurrents+0x50>
    pStator_Currents->a = (int16_t)wAux;
 800a222:	b21b      	sxth	r3, r3
 800a224:	e7f0      	b.n	800a208 <R3_2_RLGetPhaseCurrents+0x30>
 800a226:	4770      	bx	lr
 800a228:	f647 73ff 	movw	r3, #32767	; 0x7fff
 800a22c:	e7ec      	b.n	800a208 <R3_2_RLGetPhaseCurrents+0x30>
 800a22e:	bf00      	nop
 800a230:	ffff8002 	.word	0xffff8002
 800a234:	ffff8001 	.word	0xffff8001

0800a238 <R3_2_RLTurnOnLowSides>:
  * @param  ticks: Duty cycle of the boot capacitors charge, specific to motor.
  */
static void R3_2_RLTurnOnLowSides(PWMC_Handle_t *pHdl, uint32_t ticks)
{
  PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a238:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88

  pHandle->ADCRegularLocked = true;
 800a23c:	2101      	movs	r1, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a23e:	6893      	ldr	r3, [r2, #8]
{
 800a240:	b410      	push	{r4}
  pHandle->ADCRegularLocked = true;
 800a242:	f880 108c 	strb.w	r1, [r0, #140]	; 0x8c
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a246:	2400      	movs	r4, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a248:	f06f 0101 	mvn.w	r1, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a24c:	635c      	str	r4, [r3, #52]	; 0x34
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a24e:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a250:	6919      	ldr	r1, [r3, #16]
 800a252:	07c9      	lsls	r1, r1, #31
 800a254:	d5fc      	bpl.n	800a250 <R3_2_RLTurnOnLowSides+0x18>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a256:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800a258:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800a25c:	6459      	str	r1, [r3, #68]	; 0x44
  }

  /* Main PWM Output Enable */
  LL_TIM_EnableAllOutputs(TIMx);

  if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 800a25e:	f892 30c0 	ldrb.w	r3, [r2, #192]	; 0xc0
 800a262:	2b02      	cmp	r3, #2
 800a264:	d10b      	bne.n	800a27e <R3_2_RLTurnOnLowSides+0x46>
  {
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a266:	e9d2 0108 	ldrd	r0, r1, [r2, #32]
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a26a:	6a93      	ldr	r3, [r2, #40]	; 0x28
    LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800a26c:	f8b2 40ac 	ldrh.w	r4, [r2, #172]	; 0xac
  WRITE_REG(GPIOx->BSRR, PinMask);
 800a270:	6184      	str	r4, [r0, #24]
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a272:	f8b2 00ae 	ldrh.w	r0, [r2, #174]	; 0xae
    LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a276:	f8b2 20b0 	ldrh.w	r2, [r2, #176]	; 0xb0
  WRITE_REG(GPIOx->BRR, PinMask);
 800a27a:	6288      	str	r0, [r1, #40]	; 0x28
 800a27c:	629a      	str	r2, [r3, #40]	; 0x28
  else
  {
    /* Nothing to do */
  }
  return;
}
 800a27e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a282:	4770      	bx	lr

0800a284 <R3_2_RLSwitchOnPWM>:
  *
  * @param  pHdl: Handler of the current instance of the PWM component.
  */
static void R3_2_RLSwitchOnPWM( PWMC_Handle_t *pHdl)
{
  if (MC_NULL == pHdl)
 800a284:	2800      	cmp	r0, #0
 800a286:	d04c      	beq.n	800a322 <R3_2_RLSwitchOnPWM+0x9e>
    /* Nothing to do */
  }
  else
  {
    PWMC_R3_2_Handle_t *pHandle = (PWMC_R3_2_Handle_t *)pHdl; //cstat !MISRAC2012-Rule-11.3
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a288:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;

    pHandle->ADCRegularLocked=true;
 800a28c:	2101      	movs	r1, #1
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a28e:	6893      	ldr	r3, [r2, #8]
{
 800a290:	b4f0      	push	{r4, r5, r6, r7}
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 800a292:	e9d2 5400 	ldrd	r5, r4, [r2]
    pHandle->ADCRegularLocked=true;
 800a296:	f880 108c 	strb.w	r1, [r0, #140]	; 0x8c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a29a:	f06f 0101 	mvn.w	r1, #1
 800a29e:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a2a0:	6919      	ldr	r1, [r3, #16]
 800a2a2:	07ce      	lsls	r6, r1, #31
 800a2a4:	d5fc      	bpl.n	800a2a0 <R3_2_RLSwitchOnPWM+0x1c>
    }
    /* Clear Update Flag */
    LL_TIM_ClearFlag_UPDATE(TIMx);

    LL_TIM_OC_SetCompareCH1(TIMx, 1U);
    LL_TIM_OC_SetCompareCH4(TIMx, ((uint32_t )pHandle->Half_PWMPeriod) - 5U);
 800a2a6:	f8b0 107c 	ldrh.w	r1, [r0, #124]	; 0x7c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800a2aa:	f06f 0601 	mvn.w	r6, #1
 800a2ae:	611e      	str	r6, [r3, #16]
 800a2b0:	3905      	subs	r1, #5
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a2b2:	2601      	movs	r6, #1
 800a2b4:	635e      	str	r6, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a2b6:	6419      	str	r1, [r3, #64]	; 0x40
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800a2b8:	6919      	ldr	r1, [r3, #16]
 800a2ba:	07c9      	lsls	r1, r1, #31
 800a2bc:	d5fc      	bpl.n	800a2b8 <R3_2_RLSwitchOnPWM+0x34>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a2be:	68d9      	ldr	r1, [r3, #12]
 800a2c0:	f041 0101 	orr.w	r1, r1, #1
 800a2c4:	60d9      	str	r1, [r3, #12]

    /* enable TIMx update interrupt*/
    LL_TIM_EnableIT_UPDATE(TIMx);

    /* Main PWM Output Enable */
    TIMx->BDTR |= LL_TIM_OSSI_ENABLE ;
 800a2c6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800a2c8:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800a2cc:	6459      	str	r1, [r3, #68]	; 0x44
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800a2ce:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800a2d0:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800a2d4:	6459      	str	r1, [r3, #68]	; 0x44
    LL_TIM_EnableAllOutputs(TIMx);

    if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 800a2d6:	f892 10c0 	ldrb.w	r1, [r2, #192]	; 0xc0
 800a2da:	2902      	cmp	r1, #2
 800a2dc:	d00f      	beq.n	800a2fe <R3_2_RLSwitchOnPWM+0x7a>
      /* Nothing to do */
    }

    /* set the sector that correspond to Phase B and C sampling
     * B will be sampled by ADCx_1 */
    pHdl->Sector = SECTOR_4;
 800a2de:	2303      	movs	r3, #3
 800a2e0:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
  MODIFY_REG(ADCx->CR,
 800a2e4:	68ab      	ldr	r3, [r5, #8]
 800a2e6:	4a13      	ldr	r2, [pc, #76]	; (800a334 <R3_2_RLSwitchOnPWM+0xb0>)
 800a2e8:	4013      	ands	r3, r2
 800a2ea:	f043 0308 	orr.w	r3, r3, #8
 800a2ee:	60ab      	str	r3, [r5, #8]
 800a2f0:	68a3      	ldr	r3, [r4, #8]
 800a2f2:	4013      	ands	r3, r2
 800a2f4:	f043 0308 	orr.w	r3, r3, #8
 800a2f8:	60a3      	str	r3, [r4, #8]

    LL_ADC_INJ_StartConversion(ADCx_1);
    LL_ADC_INJ_StartConversion(ADCx_2);
  }
  return;
}
 800a2fa:	bcf0      	pop	{r4, r5, r6, r7}
 800a2fc:	4770      	bx	lr
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800a2fe:	6a19      	ldr	r1, [r3, #32]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800a300:	6a16      	ldr	r6, [r2, #32]
 800a302:	f8b2 70ac 	ldrh.w	r7, [r2, #172]	; 0xac
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800a306:	f240 5355 	movw	r3, #1365	; 0x555
 800a30a:	4219      	tst	r1, r3
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a30c:	e9d2 1309 	ldrd	r1, r3, [r2, #36]	; 0x24
      if ((TIMx->CCER & TIMxCCER_MASK_CH123 ) != 0U)
 800a310:	d008      	beq.n	800a324 <R3_2_RLSwitchOnPWM+0xa0>
  WRITE_REG(GPIOx->BSRR, PinMask);
 800a312:	61b7      	str	r7, [r6, #24]
        LL_GPIO_SetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a314:	f8b2 60ae 	ldrh.w	r6, [r2, #174]	; 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a318:	f8b2 20b0 	ldrh.w	r2, [r2, #176]	; 0xb0
 800a31c:	618e      	str	r6, [r1, #24]
  WRITE_REG(GPIOx->BRR, PinMask);
 800a31e:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a320:	e7dd      	b.n	800a2de <R3_2_RLSwitchOnPWM+0x5a>
 800a322:	4770      	bx	lr
  WRITE_REG(GPIOx->BRR, PinMask);
 800a324:	62b7      	str	r7, [r6, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a326:	f8b2 60ae 	ldrh.w	r6, [r2, #174]	; 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a32a:	f8b2 20b0 	ldrh.w	r2, [r2, #176]	; 0xb0
 800a32e:	628e      	str	r6, [r1, #40]	; 0x28
 800a330:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a332:	e7d4      	b.n	800a2de <R3_2_RLSwitchOnPWM+0x5a>
 800a334:	7fffffc0 	.word	0x7fffffc0

0800a338 <R3_2_SetAOReferenceVoltage>:
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS)
 800a338:	ea4f 4c90 	mov.w	ip, r0, lsr #18
{
 800a33c:	b510      	push	{r4, lr}
 800a33e:	f00c 0c3c 	and.w	ip, ip, #60	; 0x3c
 800a342:	f101 0e08 	add.w	lr, r1, #8
 800a346:	b082      	sub	sp, #8
                                             & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);

  MODIFY_REG(*preg, DAC_DHR12L1_DACC1DHR, Data);
 800a348:	f85e 300c 	ldr.w	r3, [lr, ip]
 800a34c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a350:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a354:	431a      	orrs	r2, r3
 800a356:	f84e 200c 	str.w	r2, [lr, ip]
  SET_BIT(DACx->SWTRIGR,
 800a35a:	684a      	ldr	r2, [r1, #4]
 800a35c:	f000 0303 	and.w	r3, r0, #3
 800a360:	4313      	orrs	r3, r2
 800a362:	604b      	str	r3, [r1, #4]
  return ((READ_BIT(DACx->CR,
 800a364:	680a      	ldr	r2, [r1, #0]
 800a366:	f000 0010 	and.w	r0, r0, #16
 800a36a:	2301      	movs	r3, #1
 800a36c:	4083      	lsls	r3, r0
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 800a36e:	ea33 0202 	bics.w	r2, r3, r2
 800a372:	d014      	beq.n	800a39e <R3_2_SetAOReferenceVoltage+0x66>
                                         * (SystemCoreClock / (1000000UL * 2UL)));
 800a374:	4a14      	ldr	r2, [pc, #80]	; (800a3c8 <R3_2_SetAOReferenceVoltage+0x90>)
 800a376:	4815      	ldr	r0, [pc, #84]	; (800a3cc <R3_2_SetAOReferenceVoltage+0x94>)
 800a378:	6812      	ldr	r2, [r2, #0]
  SET_BIT(DACx->CR,
 800a37a:	680c      	ldr	r4, [r1, #0]
 800a37c:	fba0 0202 	umull	r0, r2, r0, r2
 800a380:	0cd2      	lsrs	r2, r2, #19
 800a382:	4323      	orrs	r3, r4
 800a384:	00d2      	lsls	r2, r2, #3
 800a386:	600b      	str	r3, [r1, #0]
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US)
 800a388:	9200      	str	r2, [sp, #0]
    while (wait_loop_index != 0UL)
 800a38a:	9b00      	ldr	r3, [sp, #0]
 800a38c:	b12b      	cbz	r3, 800a39a <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 800a38e:	9b00      	ldr	r3, [sp, #0]
 800a390:	3b01      	subs	r3, #1
 800a392:	9300      	str	r3, [sp, #0]
    while (wait_loop_index != 0UL)
 800a394:	9b00      	ldr	r3, [sp, #0]
 800a396:	2b00      	cmp	r3, #0
 800a398:	d1f9      	bne.n	800a38e <R3_2_SetAOReferenceVoltage+0x56>
}
 800a39a:	b002      	add	sp, #8
 800a39c:	bd10      	pop	{r4, pc}
    volatile uint32_t wait_loop_index = ((LL_DAC_DELAY_VOLTAGE_SETTLING_US) * (SystemCoreClock / (1000000UL * 2UL)));
 800a39e:	4b0a      	ldr	r3, [pc, #40]	; (800a3c8 <R3_2_SetAOReferenceVoltage+0x90>)
 800a3a0:	4a0a      	ldr	r2, [pc, #40]	; (800a3cc <R3_2_SetAOReferenceVoltage+0x94>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a3a8:	0cdb      	lsrs	r3, r3, #19
 800a3aa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a3ae:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800a3b0:	9b01      	ldr	r3, [sp, #4]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d0f1      	beq.n	800a39a <R3_2_SetAOReferenceVoltage+0x62>
      wait_loop_index--;
 800a3b6:	9b01      	ldr	r3, [sp, #4]
 800a3b8:	3b01      	subs	r3, #1
 800a3ba:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800a3bc:	9b01      	ldr	r3, [sp, #4]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d1f9      	bne.n	800a3b6 <R3_2_SetAOReferenceVoltage+0x7e>
}
 800a3c2:	b002      	add	sp, #8
 800a3c4:	bd10      	pop	{r4, pc}
 800a3c6:	bf00      	nop
 800a3c8:	200004d8 	.word	0x200004d8
 800a3cc:	431bde83 	.word	0x431bde83

0800a3d0 <R3_2_Init>:
  if (MC_NULL == pHandle)
 800a3d0:	2800      	cmp	r0, #0
 800a3d2:	f000 80f0 	beq.w	800a5b6 <R3_2_Init+0x1e6>
{
 800a3d6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    R3_3_OPAMPParams_t *OPAMPParams = pHandle->pParams_str->OPAMPParams;
 800a3da:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
    ADC_TypeDef *ADCx_1 = pHandle->pParams_str->ADCx_1;
 800a3de:	6827      	ldr	r7, [r4, #0]
    ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 800a3e0:	6866      	ldr	r6, [r4, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800a3e2:	687a      	ldr	r2, [r7, #4]
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a3e4:	68a5      	ldr	r5, [r4, #8]
    COMP_TypeDef *COMP_OCPBx = pHandle->pParams_str->CompOCPBSelection;
 800a3e6:	f8d4 b014 	ldr.w	fp, [r4, #20]
 800a3ea:	4680      	mov	r8, r0
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 800a3ec:	e9d4 c00b 	ldrd	ip, r0, [r4, #44]	; 0x2c
{
 800a3f0:	b087      	sub	sp, #28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800a3f2:	f04f 0e04 	mov.w	lr, #4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800a3f6:	f022 0204 	bic.w	r2, r2, #4
    DAC_TypeDef *DAC_OCPBx = pHandle->pParams_str->DAC_OCP_BSelection;
 800a3fa:	9000      	str	r0, [sp, #0]
    DAC_TypeDef *DAC_OCPCx = pHandle->pParams_str->DAC_OCP_CSelection;
 800a3fc:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800a3fe:	9001      	str	r0, [sp, #4]
    COMP_TypeDef *COMP_OCPAx = pHandle->pParams_str->CompOCPASelection;
 800a400:	e9d4 1303 	ldrd	r1, r3, [r4, #12]
    DAC_TypeDef *DAC_OVPx = pHandle->pParams_str->DAC_OVP_Selection;
 800a404:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800a406:	9002      	str	r0, [sp, #8]
    COMP_TypeDef *COMP_OVPx = pHandle->pParams_str->CompOVPSelection;
 800a408:	e9d4 a906 	ldrd	sl, r9, [r4, #24]
 800a40c:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800a40e:	f8c7 e000 	str.w	lr, [r7]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800a412:	687a      	ldr	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800a414:	2020      	movs	r0, #32
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800a416:	f022 0220 	bic.w	r2, r2, #32
 800a41a:	607a      	str	r2, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800a41c:	6038      	str	r0, [r7, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 800a41e:	6872      	ldr	r2, [r6, #4]
 800a420:	f022 0204 	bic.w	r2, r2, #4
 800a424:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800a426:	f8c6 e000 	str.w	lr, [r6]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC);
 800a42a:	6872      	ldr	r2, [r6, #4]
 800a42c:	f022 0220 	bic.w	r2, r2, #32
 800a430:	6072      	str	r2, [r6, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC);
 800a432:	6030      	str	r0, [r6, #0]
      if (TIM1 ==  TIMx)
 800a434:	4a86      	ldr	r2, [pc, #536]	; (800a650 <R3_2_Init+0x280>)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 800a436:	4887      	ldr	r0, [pc, #540]	; (800a654 <R3_2_Init+0x284>)
 800a438:	4295      	cmp	r5, r2
 800a43a:	6902      	ldr	r2, [r0, #16]
 800a43c:	bf0c      	ite	eq
 800a43e:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 800a442:	f442 5200 	orrne.w	r2, r2, #8192	; 0x2000
 800a446:	6102      	str	r2, [r0, #16]
      if (OPAMPParams != NULL)
 800a448:	b181      	cbz	r1, 800a46c <R3_2_Init+0x9c>
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_1[1]);
 800a44a:	e9d1 2003 	ldrd	r2, r0, [r1, #12]
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 800a44e:	f8d2 e000 	ldr.w	lr, [r2]
        LL_OPAMP_Enable(OPAMPParams->OPAMPSelect_2[0]);
 800a452:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800a454:	f04e 0e01 	orr.w	lr, lr, #1
 800a458:	f8c2 e000 	str.w	lr, [r2]
 800a45c:	6802      	ldr	r2, [r0, #0]
 800a45e:	f042 0201 	orr.w	r2, r2, #1
 800a462:	6002      	str	r2, [r0, #0]
 800a464:	680a      	ldr	r2, [r1, #0]
 800a466:	f042 0201 	orr.w	r2, r2, #1
 800a46a:	600a      	str	r2, [r1, #0]
      if (COMP_OCPAx != NULL)
 800a46c:	b1b3      	cbz	r3, 800a49c <R3_2_Init+0xcc>
        if ((pHandle->pParams_str->CompOCPAInvInput_MODE != EXT_MODE) && (DAC_OCPAx != MC_NULL))
 800a46e:	f894 20c3 	ldrb.w	r2, [r4, #195]	; 0xc3
 800a472:	2a01      	cmp	r2, #1
 800a474:	d00a      	beq.n	800a48c <R3_2_Init+0xbc>
 800a476:	f1bc 0f00 	cmp.w	ip, #0
 800a47a:	d007      	beq.n	800a48c <R3_2_Init+0xbc>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPA, DAC_OCPAx,
 800a47c:	f8b4 20bc 	ldrh.w	r2, [r4, #188]	; 0xbc
 800a480:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800a482:	9303      	str	r3, [sp, #12]
 800a484:	4661      	mov	r1, ip
 800a486:	f7ff ff57 	bl	800a338 <R3_2_SetAOReferenceVoltage>
 800a48a:	9b03      	ldr	r3, [sp, #12]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a48c:	681a      	ldr	r2, [r3, #0]
 800a48e:	f042 0201 	orr.w	r2, r2, #1
 800a492:	601a      	str	r2, [r3, #0]
  * @param  COMPx Comparator instance
  * @retval None
  */
__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)
{
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a494:	681a      	ldr	r2, [r3, #0]
 800a496:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800a49a:	601a      	str	r2, [r3, #0]
      if (COMP_OCPBx != NULL)
 800a49c:	f1bb 0f00 	cmp.w	fp, #0
 800a4a0:	d017      	beq.n	800a4d2 <R3_2_Init+0x102>
        if ((pHandle->pParams_str->CompOCPBInvInput_MODE != EXT_MODE) && (DAC_OCPBx != MC_NULL))
 800a4a2:	f894 30c4 	ldrb.w	r3, [r4, #196]	; 0xc4
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d007      	beq.n	800a4ba <R3_2_Init+0xea>
 800a4aa:	9b00      	ldr	r3, [sp, #0]
 800a4ac:	b12b      	cbz	r3, 800a4ba <R3_2_Init+0xea>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPB, DAC_OCPBx,
 800a4ae:	f8b4 20bc 	ldrh.w	r2, [r4, #188]	; 0xbc
 800a4b2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	f7ff ff3f 	bl	800a338 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a4ba:	f8db 3000 	ldr.w	r3, [fp]
 800a4be:	f043 0301 	orr.w	r3, r3, #1
 800a4c2:	f8cb 3000 	str.w	r3, [fp]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a4c6:	f8db 3000 	ldr.w	r3, [fp]
 800a4ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a4ce:	f8cb 3000 	str.w	r3, [fp]
      if (COMP_OCPCx != NULL)
 800a4d2:	f1ba 0f00 	cmp.w	sl, #0
 800a4d6:	d017      	beq.n	800a508 <R3_2_Init+0x138>
        if ((pHandle->pParams_str->CompOCPCInvInput_MODE != EXT_MODE)  && (DAC_OCPCx != MC_NULL))
 800a4d8:	f894 30c5 	ldrb.w	r3, [r4, #197]	; 0xc5
 800a4dc:	2b01      	cmp	r3, #1
 800a4de:	d007      	beq.n	800a4f0 <R3_2_Init+0x120>
 800a4e0:	9b01      	ldr	r3, [sp, #4]
 800a4e2:	b12b      	cbz	r3, 800a4f0 <R3_2_Init+0x120>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OCPC, DAC_OCPCx,
 800a4e4:	f8b4 20bc 	ldrh.w	r2, [r4, #188]	; 0xbc
 800a4e8:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800a4ea:	4619      	mov	r1, r3
 800a4ec:	f7ff ff24 	bl	800a338 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a4f0:	f8da 3000 	ldr.w	r3, [sl]
 800a4f4:	f043 0301 	orr.w	r3, r3, #1
 800a4f8:	f8ca 3000 	str.w	r3, [sl]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a4fc:	f8da 3000 	ldr.w	r3, [sl]
 800a500:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a504:	f8ca 3000 	str.w	r3, [sl]
      if (COMP_OVPx != NULL)
 800a508:	f1b9 0f00 	cmp.w	r9, #0
 800a50c:	d017      	beq.n	800a53e <R3_2_Init+0x16e>
        if ((pHandle->pParams_str->CompOVPInvInput_MODE != EXT_MODE) && (DAC_OVPx != MC_NULL))
 800a50e:	f894 30c6 	ldrb.w	r3, [r4, #198]	; 0xc6
 800a512:	2b01      	cmp	r3, #1
 800a514:	d007      	beq.n	800a526 <R3_2_Init+0x156>
 800a516:	9b02      	ldr	r3, [sp, #8]
 800a518:	b12b      	cbz	r3, 800a526 <R3_2_Init+0x156>
          R3_2_SetAOReferenceVoltage(pHandle->pParams_str->DAC_Channel_OVP, DAC_OVPx,
 800a51a:	f8b4 20be 	ldrh.w	r2, [r4, #190]	; 0xbe
 800a51e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800a520:	4619      	mov	r1, r3
 800a522:	f7ff ff09 	bl	800a338 <R3_2_SetAOReferenceVoltage>
  SET_BIT(COMPx->CSR, COMP_CSR_EN);
 800a526:	f8d9 3000 	ldr.w	r3, [r9]
 800a52a:	f043 0301 	orr.w	r3, r3, #1
 800a52e:	f8c9 3000 	str.w	r3, [r9]
  SET_BIT(COMPx->CSR, COMP_CSR_LOCK);
 800a532:	f8d9 3000 	ldr.w	r3, [r9]
 800a536:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a53a:	f8c9 3000 	str.w	r3, [r9]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a53e:	68bb      	ldr	r3, [r7, #8]
 800a540:	07d9      	lsls	r1, r3, #31
 800a542:	d53d      	bpl.n	800a5c0 <R3_2_Init+0x1f0>
 800a544:	68b3      	ldr	r3, [r6, #8]
 800a546:	07da      	lsls	r2, r3, #31
 800a548:	d536      	bpl.n	800a5b8 <R3_2_Init+0x1e8>
  volatile uint32_t Brk2Timeout = 1000;
 800a54a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a54e:	9305      	str	r3, [sp, #20]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800a550:	682b      	ldr	r3, [r5, #0]
 800a552:	f023 0301 	bic.w	r3, r3, #1
 800a556:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800a558:	686b      	ldr	r3, [r5, #4]
 800a55a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a55e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a562:	606b      	str	r3, [r5, #4]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800a564:	69ab      	ldr	r3, [r5, #24]
 800a566:	f043 0308 	orr.w	r3, r3, #8
 800a56a:	61ab      	str	r3, [r5, #24]
 800a56c:	69ab      	ldr	r3, [r5, #24]
 800a56e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a572:	61ab      	str	r3, [r5, #24]
 800a574:	69eb      	ldr	r3, [r5, #28]
 800a576:	f043 0308 	orr.w	r3, r3, #8
 800a57a:	61eb      	str	r3, [r5, #28]
 800a57c:	69eb      	ldr	r3, [r5, #28]
 800a57e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a582:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a584:	696b      	ldr	r3, [r5, #20]
 800a586:	f043 0301 	orr.w	r3, r3, #1
 800a58a:	616b      	str	r3, [r5, #20]
  if (2U == pHandle->pParams_str->FreqRatio)
 800a58c:	f894 30c7 	ldrb.w	r3, [r4, #199]	; 0xc7
 800a590:	2b02      	cmp	r3, #2
 800a592:	d022      	beq.n	800a5da <R3_2_Init+0x20a>
    if (M1 == pHandle->_Super.Motor)
 800a594:	f898 3068 	ldrb.w	r3, [r8, #104]	; 0x68
 800a598:	bb3b      	cbnz	r3, 800a5ea <R3_2_Init+0x21a>
      if (1U == pHandle->pParams_str->RepetitionCounter)
 800a59a:	f894 30c1 	ldrb.w	r3, [r4, #193]	; 0xc1
 800a59e:	2b01      	cmp	r3, #1
 800a5a0:	d01f      	beq.n	800a5e2 <R3_2_Init+0x212>
      else if (3U == pHandle->pParams_str->RepetitionCounter)
 800a5a2:	2b03      	cmp	r3, #3
 800a5a4:	d121      	bne.n	800a5ea <R3_2_Init+0x21a>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a5a6:	2201      	movs	r2, #1
 800a5a8:	632a      	str	r2, [r5, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a5aa:	696a      	ldr	r2, [r5, #20]
 800a5ac:	f042 0201 	orr.w	r2, r2, #1
 800a5b0:	616a      	str	r2, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a5b2:	632b      	str	r3, [r5, #48]	; 0x30
}
 800a5b4:	e019      	b.n	800a5ea <R3_2_Init+0x21a>
 800a5b6:	4770      	bx	lr
        R3_2_ADCxInit(ADCx_2);
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	f7ff fbd3 	bl	8009d64 <R3_2_ADCxInit>
 800a5be:	e7c4      	b.n	800a54a <R3_2_Init+0x17a>
        R3_2_ADCxInit(ADCx_1);
 800a5c0:	4638      	mov	r0, r7
 800a5c2:	f7ff fbcf 	bl	8009d64 <R3_2_ADCxInit>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS);
 800a5c6:	2340      	movs	r3, #64	; 0x40
 800a5c8:	603b      	str	r3, [r7, #0]
  SET_BIT(ADCx->IER, LL_ADC_IT_JEOS);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5d0:	607b      	str	r3, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a5d2:	68b3      	ldr	r3, [r6, #8]
 800a5d4:	07da      	lsls	r2, r3, #31
 800a5d6:	d4b8      	bmi.n	800a54a <R3_2_Init+0x17a>
 800a5d8:	e7ee      	b.n	800a5b8 <R3_2_Init+0x1e8>
    if (HIGHER_FREQ == pHandle->pParams_str->IsHigherFreqTim)
 800a5da:	f894 30c8 	ldrb.w	r3, [r4, #200]	; 0xc8
 800a5de:	2b01      	cmp	r3, #1
 800a5e0:	d02b      	beq.n	800a63a <R3_2_Init+0x26a>
        LL_TIM_SetCounter(TIMx, (uint32_t)(pHandle->Half_PWMPeriod) - 1U);
 800a5e2:	f8b8 307c 	ldrh.w	r3, [r8, #124]	; 0x7c
 800a5e6:	3b01      	subs	r3, #1
  WRITE_REG(TIMx->CNT, Counter);
 800a5e8:	626b      	str	r3, [r5, #36]	; 0x24
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 800a5ea:	f06f 0380 	mvn.w	r3, #128	; 0x80
 800a5ee:	612b      	str	r3, [r5, #16]
  if ((pHandle->pParams_str->BKIN2Mode) != NONE)
 800a5f0:	f894 30c2 	ldrb.w	r3, [r4, #194]	; 0xc2
 800a5f4:	b17b      	cbz	r3, 800a616 <R3_2_Init+0x246>
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800a5f6:	692b      	ldr	r3, [r5, #16]
 800a5f8:	05db      	lsls	r3, r3, #23
 800a5fa:	d51c      	bpl.n	800a636 <R3_2_Init+0x266>
    while ((Brk2Timeout != 0u) && (1U == result))
 800a5fc:	9b05      	ldr	r3, [sp, #20]
 800a5fe:	b153      	cbz	r3, 800a616 <R3_2_Init+0x246>
  WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF));
 800a600:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a604:	612a      	str	r2, [r5, #16]
      Brk2Timeout--;
 800a606:	9b05      	ldr	r3, [sp, #20]
 800a608:	3b01      	subs	r3, #1
 800a60a:	9305      	str	r3, [sp, #20]
  return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL);
 800a60c:	692b      	ldr	r3, [r5, #16]
 800a60e:	f413 7f80 	tst.w	r3, #256	; 0x100
    while ((Brk2Timeout != 0u) && (1U == result))
 800a612:	9b05      	ldr	r3, [sp, #20]
 800a614:	d10c      	bne.n	800a630 <R3_2_Init+0x260>
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 800a616:	68eb      	ldr	r3, [r5, #12]
 800a618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a61c:	60eb      	str	r3, [r5, #12]
  SET_BIT(TIMx->CCER, Channels);
 800a61e:	6a2b      	ldr	r3, [r5, #32]
 800a620:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 800a624:	f043 0305 	orr.w	r3, r3, #5
 800a628:	622b      	str	r3, [r5, #32]
}
 800a62a:	b007      	add	sp, #28
 800a62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    while ((Brk2Timeout != 0u) && (1U == result))
 800a630:	2b00      	cmp	r3, #0
 800a632:	d1e7      	bne.n	800a604 <R3_2_Init+0x234>
 800a634:	e7ef      	b.n	800a616 <R3_2_Init+0x246>
 800a636:	9b05      	ldr	r3, [sp, #20]
 800a638:	e7ed      	b.n	800a616 <R3_2_Init+0x246>
      if (3U == pHandle->pParams_str->RepetitionCounter)
 800a63a:	f894 20c1 	ldrb.w	r2, [r4, #193]	; 0xc1
 800a63e:	2a03      	cmp	r2, #3
 800a640:	d1cf      	bne.n	800a5e2 <R3_2_Init+0x212>
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a642:	632b      	str	r3, [r5, #48]	; 0x30
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a644:	696b      	ldr	r3, [r5, #20]
 800a646:	f043 0301 	orr.w	r3, r3, #1
 800a64a:	616b      	str	r3, [r5, #20]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a64c:	632a      	str	r2, [r5, #48]	; 0x30
}
 800a64e:	e7c8      	b.n	800a5e2 <R3_2_Init+0x212>
 800a650:	40012c00 	.word	0x40012c00
 800a654:	e0042000 	.word	0xe0042000

0800a658 <R3_2_SetOffsetCalib>:
{
 800a658:	b410      	push	{r4}
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 800a65a:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 800a65e:	680b      	ldr	r3, [r1, #0]
 800a660:	6703      	str	r3, [r0, #112]	; 0x70
  pHdl->offsetCalibStatus = true;
 800a662:	2301      	movs	r3, #1
  pHandle->PhaseAOffset = offsets->phaseAOffset;
 800a664:	e9c0 421d 	strd	r4, r2, [r0, #116]	; 0x74
  pHdl->offsetCalibStatus = true;
 800a668:	f880 306e 	strb.w	r3, [r0, #110]	; 0x6e
}
 800a66c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a670:	4770      	bx	lr
 800a672:	bf00      	nop

0800a674 <R3_2_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseAOffset;
 800a674:	e9d0 231d 	ldrd	r2, r3, [r0, #116]	; 0x74
 800a678:	6f00      	ldr	r0, [r0, #112]	; 0x70
 800a67a:	608b      	str	r3, [r1, #8]
 800a67c:	e9c1 0200 	strd	r0, r2, [r1]
}
 800a680:	4770      	bx	lr
 800a682:	bf00      	nop

0800a684 <R3_2_CurrentReadingPolarization>:
{
 800a684:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a686:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
  ADC_TypeDef *ADCx_2 = pHandle->pParams_str->ADCx_2;
 800a68a:	e9d3 7600 	ldrd	r7, r6, [r3]
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a68e:	689d      	ldr	r5, [r3, #8]
  if (true == pHandle->_Super.offsetCalibStatus)
 800a690:	f890 306e 	ldrb.w	r3, [r0, #110]	; 0x6e
{
 800a694:	b085      	sub	sp, #20
 800a696:	4604      	mov	r4, r0
  if (true == pHandle->_Super.offsetCalibStatus)
 800a698:	b1ab      	cbz	r3, 800a6c6 <R3_2_CurrentReadingPolarization+0x42>
  MODIFY_REG(ADCx->CR,
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	4a4e      	ldr	r2, [pc, #312]	; (800a7d8 <R3_2_CurrentReadingPolarization+0x154>)
 800a69e:	4013      	ands	r3, r2
 800a6a0:	f043 0308 	orr.w	r3, r3, #8
 800a6a4:	60bb      	str	r3, [r7, #8]
 800a6a6:	68b3      	ldr	r3, [r6, #8]
 800a6a8:	4013      	ands	r3, r2
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800a6aa:	2180      	movs	r1, #128	; 0x80
 800a6ac:	f043 0308 	orr.w	r3, r3, #8
 800a6b0:	60b3      	str	r3, [r6, #8]
 800a6b2:	f8a0 107e 	strh.w	r1, [r0, #126]	; 0x7e
  pHandle->_Super.Sector = SECTOR_5;
 800a6b6:	2204      	movs	r2, #4
  pHandle->BrakeActionLock = false;
 800a6b8:	2300      	movs	r3, #0
  pHandle->_Super.Sector = SECTOR_5;
 800a6ba:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
  pHandle->BrakeActionLock = false;
 800a6be:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 800a6c2:	b005      	add	sp, #20
 800a6c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    GetPhaseCurrCbSave = pHandle->_Super.pFctGetPhaseCurrents;
 800a6c6:	6802      	ldr	r2, [r0, #0]
 800a6c8:	9202      	str	r2, [sp, #8]
    SetSampPointSectXCbSave = pHandle->_Super.pFctSetADCSampPointSectX;
 800a6ca:	6942      	ldr	r2, [r0, #20]
 800a6cc:	9203      	str	r2, [sp, #12]
    pHandle->PolarizationCounter = 0U;
 800a6ce:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    pHandle->PhaseBOffset = 0U;
 800a6d2:	e9c0 331c 	strd	r3, r3, [r0, #112]	; 0x70
    pHandle->PhaseCOffset = 0U;
 800a6d6:	6783      	str	r3, [r0, #120]	; 0x78
  CLEAR_BIT(TIMx->CCER, Channels);
 800a6d8:	6a2b      	ldr	r3, [r5, #32]
 800a6da:	f423 63aa 	bic.w	r3, r3, #1360	; 0x550
 800a6de:	f023 0305 	bic.w	r3, r3, #5
 800a6e2:	622b      	str	r3, [r5, #32]
  pHandle->PolarizationSector=SECTOR_5;
 800a6e4:	2304      	movs	r3, #4
 800a6e6:	f880 3081 	strb.w	r3, [r0, #129]	; 0x81
  pHandle->_Super.Sector = SECTOR_5;   
 800a6ea:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationAB;
 800a6ee:	4b3b      	ldr	r3, [pc, #236]	; (800a7dc <R3_2_CurrentReadingPolarization+0x158>)
 800a6f0:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R3_2_SetADCSampPointPolarization;
 800a6f2:	4b3b      	ldr	r3, [pc, #236]	; (800a7e0 <R3_2_CurrentReadingPolarization+0x15c>)
 800a6f4:	6143      	str	r3, [r0, #20]
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800a6f6:	2380      	movs	r3, #128	; 0x80
 800a6f8:	f8a0 307e 	strh.w	r3, [r0, #126]	; 0x7e
    R3_2_SwitchOnPWM(&pHandle->_Super);
 800a6fc:	f7ff fce0 	bl	800a0c0 <R3_2_SwitchOnPWM>
    while (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_OC4REF)
 800a700:	4a38      	ldr	r2, [pc, #224]	; (800a7e4 <R3_2_CurrentReadingPolarization+0x160>)
 800a702:	686b      	ldr	r3, [r5, #4]
 800a704:	4013      	ands	r3, r2
 800a706:	2b70      	cmp	r3, #112	; 0x70
 800a708:	d1fb      	bne.n	800a702 <R3_2_CurrentReadingPolarization+0x7e>
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	4a32      	ldr	r2, [pc, #200]	; (800a7d8 <R3_2_CurrentReadingPolarization+0x154>)
 800a70e:	4013      	ands	r3, r2
 800a710:	f043 0308 	orr.w	r3, r3, #8
 800a714:	60bb      	str	r3, [r7, #8]
 800a716:	68b3      	ldr	r3, [r6, #8]
 800a718:	4013      	ands	r3, r2
 800a71a:	f043 0308 	orr.w	r3, r3, #8
                           pHandle->pParams_str->RepetitionCounter,
 800a71e:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 800a722:	60b3      	str	r3, [r6, #8]
    waitForPolarizationEnd(TIMx,
 800a724:	f104 0144 	add.w	r1, r4, #68	; 0x44
 800a728:	f104 0380 	add.w	r3, r4, #128	; 0x80
 800a72c:	f892 20c1 	ldrb.w	r2, [r2, #193]	; 0xc1
 800a730:	4628      	mov	r0, r5
 800a732:	e9cd 1300 	strd	r1, r3, [sp]
 800a736:	f7ff faf7 	bl	8009d28 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 800a73a:	4620      	mov	r0, r4
 800a73c:	f7ff fd0c 	bl	800a158 <R3_2_SwitchOffPWM>
    pHandle->PolarizationCounter = 0U;
 800a740:	2200      	movs	r2, #0
 800a742:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
  pHandle->PolarizationSector=SECTOR_1;
 800a746:	f884 2081 	strb.w	r2, [r4, #129]	; 0x81
  pHandle->_Super.Sector = SECTOR_1;   
 800a74a:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_HFCurrentsPolarizationC;
 800a74e:	4a26      	ldr	r2, [pc, #152]	; (800a7e8 <R3_2_CurrentReadingPolarization+0x164>)
 800a750:	6022      	str	r2, [r4, #0]
    R3_2_SwitchOnPWM(&pHandle->_Super);
 800a752:	4620      	mov	r0, r4
 800a754:	f7ff fcb4 	bl	800a0c0 <R3_2_SwitchOnPWM>
                           pHandle->pParams_str->RepetitionCounter,
 800a758:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
    waitForPolarizationEnd(TIMx,
 800a75c:	9b01      	ldr	r3, [sp, #4]
 800a75e:	f892 20c1 	ldrb.w	r2, [r2, #193]	; 0xc1
 800a762:	9900      	ldr	r1, [sp, #0]
 800a764:	4628      	mov	r0, r5
 800a766:	f7ff fadf 	bl	8009d28 <waitForPolarizationEnd>
    R3_2_SwitchOffPWM(&pHandle->_Super);
 800a76a:	4620      	mov	r0, r4
 800a76c:	f7ff fcf4 	bl	800a158 <R3_2_SwitchOffPWM>
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800a770:	e9d4 121c 	ldrd	r1, r2, [r4, #112]	; 0x70
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800a774:	6fa3      	ldr	r3, [r4, #120]	; 0x78
    pHandle->PhaseAOffset /= NB_CONVERSIONS;
 800a776:	0909      	lsrs	r1, r1, #4
    pHandle->PhaseBOffset /= NB_CONVERSIONS;
 800a778:	0912      	lsrs	r2, r2, #4
 800a77a:	e9c4 121c 	strd	r1, r2, [r4, #112]	; 0x70
    pHandle->PhaseCOffset /= NB_CONVERSIONS;
 800a77e:	091b      	lsrs	r3, r3, #4
 800a780:	67a3      	str	r3, [r4, #120]	; 0x78
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 800a782:	9902      	ldr	r1, [sp, #8]
    pHandle->_Super.pFctSetADCSampPointSectX = SetSampPointSectXCbSave;
 800a784:	9a03      	ldr	r2, [sp, #12]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800a786:	69ab      	ldr	r3, [r5, #24]
 800a788:	6162      	str	r2, [r4, #20]
 800a78a:	f023 0308 	bic.w	r3, r3, #8
    pHandle->_Super.offsetCalibStatus = true;
 800a78e:	2001      	movs	r0, #1
 800a790:	f884 006e 	strb.w	r0, [r4, #110]	; 0x6e
    pHandle->_Super.pFctGetPhaseCurrents = GetPhaseCurrCbSave;
 800a794:	6021      	str	r1, [r4, #0]
 800a796:	61ab      	str	r3, [r5, #24]
 800a798:	69aa      	ldr	r2, [r5, #24]
  LL_TIM_OC_SetCompareCH1 (TIMx, pHandle->Half_PWMPeriod);
 800a79a:	f8b4 307c 	ldrh.w	r3, [r4, #124]	; 0x7c
 800a79e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a7a2:	61aa      	str	r2, [r5, #24]
 800a7a4:	69ea      	ldr	r2, [r5, #28]
 800a7a6:	f022 0208 	bic.w	r2, r2, #8
 800a7aa:	61ea      	str	r2, [r5, #28]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a7ac:	636b      	str	r3, [r5, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a7ae:	63ab      	str	r3, [r5, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a7b0:	63eb      	str	r3, [r5, #60]	; 0x3c
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800a7b2:	69ab      	ldr	r3, [r5, #24]
 800a7b4:	f043 0308 	orr.w	r3, r3, #8
 800a7b8:	61ab      	str	r3, [r5, #24]
 800a7ba:	69ab      	ldr	r3, [r5, #24]
 800a7bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a7c0:	61ab      	str	r3, [r5, #24]
 800a7c2:	69eb      	ldr	r3, [r5, #28]
 800a7c4:	f043 0308 	orr.w	r3, r3, #8
 800a7c8:	61eb      	str	r3, [r5, #28]
  SET_BIT(TIMx->CCER, Channels);
 800a7ca:	6a2b      	ldr	r3, [r5, #32]
 800a7cc:	f443 63aa 	orr.w	r3, r3, #1360	; 0x550
 800a7d0:	f043 0305 	orr.w	r3, r3, #5
 800a7d4:	622b      	str	r3, [r5, #32]
}
 800a7d6:	e76e      	b.n	800a6b6 <R3_2_CurrentReadingPolarization+0x32>
 800a7d8:	7fffffc0 	.word	0x7fffffc0
 800a7dc:	08009fcd 	.word	0x08009fcd
 800a7e0:	08009f8d 	.word	0x08009f8d
 800a7e4:	02000070 	.word	0x02000070
 800a7e8:	0800a021 	.word	0x0800a021

0800a7ec <R3_2_SetADCSampPointSectX>:
  if (MC_NULL == pHdl)
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	d03a      	beq.n	800a866 <R3_2_SetADCSampPointSectX+0x7a>
{
 800a7f0:	b530      	push	{r4, r5, lr}
    if ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) > pHandle->pParams_str->Tafter)
 800a7f2:	f8b0 3046 	ldrh.w	r3, [r0, #70]	; 0x46
 800a7f6:	f8b0 e07c 	ldrh.w	lr, [r0, #124]	; 0x7c
 800a7fa:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
 800a7fe:	ebae 0203 	sub.w	r2, lr, r3
 800a802:	f8b1 40b2 	ldrh.w	r4, [r1, #178]	; 0xb2
 800a806:	b292      	uxth	r2, r2
 800a808:	42a2      	cmp	r2, r4
 800a80a:	d916      	bls.n	800a83a <R3_2_SetADCSampPointSectX+0x4e>
      pHandle->_Super.Sector = SECTOR_5;
 800a80c:	2204      	movs	r2, #4
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 800a80e:	f10e 33ff 	add.w	r3, lr, #4294967295
      pHandle->_Super.Sector = SECTOR_5;
 800a812:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
      SamplingPoint =  pHandle->Half_PWMPeriod - (uint16_t)1;
 800a816:	b29b      	uxth	r3, r3
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a818:	688a      	ldr	r2, [r1, #8]
  LL_TIM_OC_SetCompareCH1(TIMx, (uint32_t) pHandle->_Super.CntPhA);
 800a81a:	8fc5      	ldrh	r5, [r0, #62]	; 0x3e
  LL_TIM_OC_SetCompareCH2(TIMx, (uint32_t) pHandle->_Super.CntPhB);
 800a81c:	f8b0 4040 	ldrh.w	r4, [r0, #64]	; 0x40
  LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t) pHandle->_Super.CntPhC);
 800a820:	f8b0 1042 	ldrh.w	r1, [r0, #66]	; 0x42
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a824:	6355      	str	r5, [r2, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 800a826:	6394      	str	r4, [r2, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 800a828:	63d1      	str	r1, [r2, #60]	; 0x3c
  WRITE_REG(TIMx->CCR4, CompareValue);
 800a82a:	6413      	str	r3, [r2, #64]	; 0x40
  if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800a82c:	6852      	ldr	r2, [r2, #4]
 800a82e:	4b11      	ldr	r3, [pc, #68]	; (800a874 <R3_2_SetADCSampPointSectX+0x88>)
 800a830:	421a      	tst	r2, r3
    returnValue = 0U;
 800a832:	bf14      	ite	ne
 800a834:	2001      	movne	r0, #1
 800a836:	2000      	moveq	r0, #0
}
 800a838:	bd30      	pop	{r4, r5, pc}
      DeltaDuty = (uint16_t)(pHdl->lowDuty - pHdl->midDuty);
 800a83a:	f8b0 c048 	ldrh.w	ip, [r0, #72]	; 0x48
 800a83e:	eba3 0c0c 	sub.w	ip, r3, ip
      if (DeltaDuty > ((uint16_t)(pHandle->Half_PWMPeriod - pHdl->lowDuty) * 2U))
 800a842:	fa1f fc8c 	uxth.w	ip, ip
 800a846:	ebbc 0f42 	cmp.w	ip, r2, lsl #1
 800a84a:	d80d      	bhi.n	800a868 <R3_2_SetADCSampPointSectX+0x7c>
        SamplingPoint = pHdl->lowDuty + pHandle->pParams_str->Tafter;
 800a84c:	4423      	add	r3, r4
 800a84e:	b29b      	uxth	r3, r3
        if (SamplingPoint >= pHandle->Half_PWMPeriod)
 800a850:	459e      	cmp	lr, r3
 800a852:	d8e1      	bhi.n	800a818 <R3_2_SetADCSampPointSectX+0x2c>
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800a854:	43db      	mvns	r3, r3
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 800a856:	f44f 7280 	mov.w	r2, #256	; 0x100
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800a85a:	eb03 034e 	add.w	r3, r3, lr, lsl #1
          pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_FALLING;
 800a85e:	f8a0 207e 	strh.w	r2, [r0, #126]	; 0x7e
          SamplingPoint = (2U * pHandle->Half_PWMPeriod) - SamplingPoint - (uint16_t)1;
 800a862:	b29b      	uxth	r3, r3
 800a864:	e7d8      	b.n	800a818 <R3_2_SetADCSampPointSectX+0x2c>
}
 800a866:	4770      	bx	lr
        SamplingPoint = pHdl->lowDuty - pHandle->pParams_str->Tbefore;
 800a868:	f8b1 20b6 	ldrh.w	r2, [r1, #182]	; 0xb6
 800a86c:	1a9b      	subs	r3, r3, r2
 800a86e:	b29b      	uxth	r3, r3
 800a870:	e7d2      	b.n	800a818 <R3_2_SetADCSampPointSectX+0x2c>
 800a872:	bf00      	nop
 800a874:	02000070 	.word	0x02000070

0800a878 <R3_2_TIMx_UP_IRQHandler>:
  if (MC_NULL == pHandle)
 800a878:	4602      	mov	r2, r0
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d043      	beq.n	800a906 <R3_2_TIMx_UP_IRQHandler+0x8e>
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a87e:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
{
 800a882:	b5f0      	push	{r4, r5, r6, r7, lr}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a884:	e9d1 5402 	ldrd	r5, r4, [r1, #8]
    if (OPAMPParams != NULL)
 800a888:	2c00      	cmp	r4, #0
 800a88a:	d036      	beq.n	800a8fa <R3_2_TIMx_UP_IRQHandler+0x82>
      while (0x0u != pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR)
 800a88c:	f890 c06a 	ldrb.w	ip, [r0, #106]	; 0x6a
 800a890:	eb01 038c 	add.w	r3, r1, ip, lsl #2
 800a894:	46e6      	mov	lr, ip
 800a896:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800a898:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d1fc      	bne.n	800a898 <R3_2_TIMx_UP_IRQHandler+0x20>
      OpampConfig = OPAMPParams->OPAMPConfig1[pHandle->_Super.Sector];
 800a89e:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 800a8a2:	6bde      	ldr	r6, [r3, #60]	; 0x3c
      if (OpampConfig != OPAMP_UNCHANGED)
 800a8a4:	1c77      	adds	r7, r6, #1
 800a8a6:	d005      	beq.n	800a8b4 <R3_2_TIMx_UP_IRQHandler+0x3c>
        operationAmp = OPAMPParams->OPAMPSelect_1[pHandle->_Super.Sector];
 800a8a8:	68df      	ldr	r7, [r3, #12]
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 800a8aa:	683c      	ldr	r4, [r7, #0]
 800a8ac:	f424 7486 	bic.w	r4, r4, #268	; 0x10c
 800a8b0:	4334      	orrs	r4, r6
 800a8b2:	603c      	str	r4, [r7, #0]
      OpampConfig = OPAMPParams->OPAMPConfig2[pHandle->_Super.Sector];
 800a8b4:	6d5c      	ldr	r4, [r3, #84]	; 0x54
      if (OpampConfig != OPAMP_UNCHANGED)
 800a8b6:	1c66      	adds	r6, r4, #1
 800a8b8:	d005      	beq.n	800a8c6 <R3_2_TIMx_UP_IRQHandler+0x4e>
        operationAmp = OPAMPParams->OPAMPSelect_2[pHandle->_Super.Sector];
 800a8ba:	6a5e      	ldr	r6, [r3, #36]	; 0x24
        MODIFY_REG(operationAmp->CSR, (OPAMP_CSR_OPAMPINTEN | OPAMP_CSR_VPSEL), OpampConfig);
 800a8bc:	6833      	ldr	r3, [r6, #0]
 800a8be:	f423 7386 	bic.w	r3, r3, #268	; 0x10c
 800a8c2:	4323      	orrs	r3, r4
 800a8c4:	6033      	str	r3, [r6, #0]
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800a8c6:	eb01 018e 	add.w	r1, r1, lr, lsl #2
 800a8ca:	f8b2 307e 	ldrh.w	r3, [r2, #126]	; 0x7e
 800a8ce:	6fcc      	ldr	r4, [r1, #124]	; 0x7c
 800a8d0:	431c      	orrs	r4, r3
 800a8d2:	64c4      	str	r4, [r0, #76]	; 0x4c
    pHandle->pParams_str->ADCDataReg2[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig2[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800a8d4:	6e48      	ldr	r0, [r1, #100]	; 0x64
 800a8d6:	f8d1 1094 	ldr.w	r1, [r1, #148]	; 0x94
 800a8da:	430b      	orrs	r3, r1
 800a8dc:	64c3      	str	r3, [r0, #76]	; 0x4c
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800a8de:	686b      	ldr	r3, [r5, #4]
 800a8e0:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800a8e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800a8e8:	2180      	movs	r1, #128	; 0x80
 800a8ea:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800a8ee:	606b      	str	r3, [r5, #4]
    tempPointer = &(pHandle->_Super.Motor);
 800a8f0:	f102 0068 	add.w	r0, r2, #104	; 0x68
    pHandle->ADC_ExternalPolarityInjected = (uint16_t)LL_ADC_INJ_TRIG_EXT_RISING;
 800a8f4:	f8a2 107e 	strh.w	r1, [r2, #126]	; 0x7e
}
 800a8f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pHandle->pParams_str->ADCDataReg1[pHandle->_Super.Sector]->JSQR = pHandle->pParams_str->ADCConfig1[pHandle->_Super.Sector] | (uint32_t) pHandle->ADC_ExternalPolarityInjected;
 800a8fa:	f890 e06a 	ldrb.w	lr, [r0, #106]	; 0x6a
 800a8fe:	eb01 038e 	add.w	r3, r1, lr, lsl #2
 800a902:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800a904:	e7df      	b.n	800a8c6 <R3_2_TIMx_UP_IRQHandler+0x4e>
}
 800a906:	4770      	bx	lr

0800a908 <R3_2_BRK2_IRQHandler>:
  if (MC_NULL == pHandle)
 800a908:	b168      	cbz	r0, 800a926 <R3_2_BRK2_IRQHandler+0x1e>
    if (false == pHandle->BrakeActionLock)
 800a90a:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800a90e:	b92b      	cbnz	r3, 800a91c <R3_2_BRK2_IRQHandler+0x14>
      if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 800a910:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800a914:	f893 20c0 	ldrb.w	r2, [r3, #192]	; 0xc0
 800a918:	2a02      	cmp	r2, #2
 800a91a:	d005      	beq.n	800a928 <R3_2_BRK2_IRQHandler+0x20>
    pHandle->OverCurrentFlag = true;
 800a91c:	2301      	movs	r3, #1
 800a91e:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
    tempPointer = &(pHandle->_Super.Motor);
 800a922:	3068      	adds	r0, #104	; 0x68
 800a924:	4770      	bx	lr
}
 800a926:	4770      	bx	lr
{
 800a928:	b430      	push	{r4, r5}
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a92a:	e9d3 4108 	ldrd	r4, r1, [r3, #32]
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_u_port, pHandle->pParams_str->pwm_en_u_pin);
 800a92e:	f8b3 50ac 	ldrh.w	r5, [r3, #172]	; 0xac
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a932:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  WRITE_REG(GPIOx->BRR, PinMask);
 800a934:	62a5      	str	r5, [r4, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_v_port, pHandle->pParams_str->pwm_en_v_pin);
 800a936:	f8b3 40ae 	ldrh.w	r4, [r3, #174]	; 0xae
        LL_GPIO_ResetOutputPin(pHandle->pParams_str->pwm_en_w_port, pHandle->pParams_str->pwm_en_w_pin);
 800a93a:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	; 0xb0
 800a93e:	628c      	str	r4, [r1, #40]	; 0x28
 800a940:	6293      	str	r3, [r2, #40]	; 0x28
    pHandle->OverCurrentFlag = true;
 800a942:	2301      	movs	r3, #1
 800a944:	f880 3082 	strb.w	r3, [r0, #130]	; 0x82
}
 800a948:	bc30      	pop	{r4, r5}
    tempPointer = &(pHandle->_Super.Motor);
 800a94a:	3068      	adds	r0, #104	; 0x68
}
 800a94c:	4770      	bx	lr
 800a94e:	bf00      	nop

0800a950 <R3_2_BRK_IRQHandler>:
  if (MC_NULL == pHandle)
 800a950:	4603      	mov	r3, r0
 800a952:	b160      	cbz	r0, 800a96e <R3_2_BRK_IRQHandler+0x1e>
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800a954:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800a958:	6891      	ldr	r1, [r2, #8]
 800a95a:	6c4a      	ldr	r2, [r1, #68]	; 0x44
    pHandle->OverVoltageFlag = true;
 800a95c:	f240 1c01 	movw	ip, #257	; 0x101
    pHandle->pParams_str->TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 800a960:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a964:	644a      	str	r2, [r1, #68]	; 0x44
    tempPointer = &(pHandle->_Super.Motor);
 800a966:	3068      	adds	r0, #104	; 0x68
    pHandle->OverVoltageFlag = true;
 800a968:	f8a3 c083 	strh.w	ip, [r3, #131]	; 0x83
    tempPointer = &(pHandle->_Super.Motor);
 800a96c:	4770      	bx	lr
}
 800a96e:	4770      	bx	lr

0800a970 <R3_2_IsOverCurrentOccurred>:
{
 800a970:	4603      	mov	r3, r0
  if (true == pHandle->OverVoltageFlag)
 800a972:	f890 0083 	ldrb.w	r0, [r0, #131]	; 0x83
 800a976:	b160      	cbz	r0, 800a992 <R3_2_IsOverCurrentOccurred+0x22>
    pHandle->OverVoltageFlag = false;
 800a978:	2200      	movs	r2, #0
 800a97a:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 800a97e:	2142      	movs	r1, #66	; 0x42
    retVal = MC_OVER_VOLT;
 800a980:	2002      	movs	r0, #2
  if (true == pHandle->OverCurrentFlag)
 800a982:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 800a986:	b11a      	cbz	r2, 800a990 <R3_2_IsOverCurrentOccurred+0x20>
    pHandle->OverCurrentFlag = false;
 800a988:	2200      	movs	r2, #0
 800a98a:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
    retVal |= MC_BREAK_IN;
 800a98e:	4608      	mov	r0, r1
}
 800a990:	4770      	bx	lr
 800a992:	2140      	movs	r1, #64	; 0x40
 800a994:	e7f5      	b.n	800a982 <R3_2_IsOverCurrentOccurred+0x12>
 800a996:	bf00      	nop

0800a998 <R3_2_RLDetectionModeEnable>:
  if (false == pHandle->_Super.RLDetectionMode)
 800a998:	f890 106d 	ldrb.w	r1, [r0, #109]	; 0x6d
{
 800a99c:	b430      	push	{r4, r5}
  if (false == pHandle->_Super.RLDetectionMode)
 800a99e:	2900      	cmp	r1, #0
 800a9a0:	d13d      	bne.n	800aa1e <R3_2_RLDetectionModeEnable+0x86>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800a9a2:	f8d0 5088 	ldr.w	r5, [r0, #136]	; 0x88
 800a9a6:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800a9a8:	699a      	ldr	r2, [r3, #24]
 800a9aa:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a9ae:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800a9b2:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800a9b6:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800a9b8:	6a1a      	ldr	r2, [r3, #32]
 800a9ba:	f042 0201 	orr.w	r2, r2, #1
 800a9be:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800a9c0:	6a1a      	ldr	r2, [r3, #32]
 800a9c2:	f022 0204 	bic.w	r2, r2, #4
 800a9c6:	621a      	str	r2, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800a9c8:	6359      	str	r1, [r3, #52]	; 0x34
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 800a9ca:	f895 20c0 	ldrb.w	r2, [r5, #192]	; 0xc0
 800a9ce:	2a01      	cmp	r2, #1
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800a9d0:	f103 0418 	add.w	r4, r3, #24
 800a9d4:	d030      	beq.n	800aa38 <R3_2_RLDetectionModeEnable+0xa0>
    else if (ES_GPIO ==  pHandle->pParams_str->LowSideOutputs)
 800a9d6:	2a02      	cmp	r2, #2
 800a9d8:	d10f      	bne.n	800a9fa <R3_2_RLDetectionModeEnable+0x62>
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800a9da:	699a      	ldr	r2, [r3, #24]
 800a9dc:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800a9e0:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800a9e4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a9e8:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800a9ea:	6a1a      	ldr	r2, [r3, #32]
 800a9ec:	f042 0210 	orr.w	r2, r2, #16
 800a9f0:	621a      	str	r2, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800a9f2:	6a1a      	ldr	r2, [r3, #32]
 800a9f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a9f8:	621a      	str	r2, [r3, #32]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800a9fa:	6862      	ldr	r2, [r4, #4]
 800a9fc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800aa00:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 800aa04:	f042 0270 	orr.w	r2, r2, #112	; 0x70
 800aa08:	6062      	str	r2, [r4, #4]
  CLEAR_BIT(TIMx->CCER, Channels);
 800aa0a:	6a1a      	ldr	r2, [r3, #32]
    pHandle->PhaseAOffset = pHandle->PhaseBOffset; /* Use only the offset of phB */
 800aa0c:	6f41      	ldr	r1, [r0, #116]	; 0x74
 800aa0e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aa12:	621a      	str	r2, [r3, #32]
 800aa14:	6a1a      	ldr	r2, [r3, #32]
 800aa16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800aa1a:	621a      	str	r2, [r3, #32]
 800aa1c:	6701      	str	r1, [r0, #112]	; 0x70
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800aa1e:	4b0f      	ldr	r3, [pc, #60]	; (800aa5c <R3_2_RLDetectionModeEnable+0xc4>)
  pHandle->_Super.pFctSwitchOnPwm = &R3_2_RLSwitchOnPWM;
 800aa20:	490f      	ldr	r1, [pc, #60]	; (800aa60 <R3_2_RLDetectionModeEnable+0xc8>)
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800aa22:	4a10      	ldr	r2, [pc, #64]	; (800aa64 <R3_2_RLDetectionModeEnable+0xcc>)
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800aa24:	4c10      	ldr	r4, [pc, #64]	; (800aa68 <R3_2_RLDetectionModeEnable+0xd0>)
  pHandle->_Super.pFctTurnOnLowSides = &R3_2_RLTurnOnLowSides;
 800aa26:	6103      	str	r3, [r0, #16]
  pHandle->_Super.RLDetectionMode = true;
 800aa28:	2301      	movs	r3, #1
  pHandle->_Super.pFctGetPhaseCurrents = &R3_2_RLGetPhaseCurrents;
 800aa2a:	6004      	str	r4, [r0, #0]
  pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800aa2c:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 800aa30:	bc30      	pop	{r4, r5}
  pHandle->_Super.RLDetectionMode = true;
 800aa32:	f880 306d 	strb.w	r3, [r0, #109]	; 0x6d
}
 800aa36:	4770      	bx	lr
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aa38:	699a      	ldr	r2, [r3, #24]
 800aa3a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800aa3e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800aa42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800aa46:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(TIMx->CCER, Channels);
 800aa48:	6a1a      	ldr	r2, [r3, #32]
 800aa4a:	f022 0210 	bic.w	r2, r2, #16
 800aa4e:	621a      	str	r2, [r3, #32]
  SET_BIT(TIMx->CCER, Channels);
 800aa50:	6a1a      	ldr	r2, [r3, #32]
 800aa52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aa56:	621a      	str	r2, [r3, #32]
}
 800aa58:	e7cf      	b.n	800a9fa <R3_2_RLDetectionModeEnable+0x62>
 800aa5a:	bf00      	nop
 800aa5c:	0800a239 	.word	0x0800a239
 800aa60:	0800a285 	.word	0x0800a285
 800aa64:	0800a159 	.word	0x0800a159
 800aa68:	0800a1d9 	.word	0x0800a1d9

0800aa6c <R3_2_RLDetectionModeDisable>:
  if (true ==  pHandle->_Super.RLDetectionMode)
 800aa6c:	f890 306d 	ldrb.w	r3, [r0, #109]	; 0x6d
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d03c      	beq.n	800aaee <R3_2_RLDetectionModeDisable+0x82>
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800aa74:	f8d0 1088 	ldr.w	r1, [r0, #136]	; 0x88
 800aa78:	688b      	ldr	r3, [r1, #8]
{
 800aa7a:	b410      	push	{r4}
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aa7c:	699a      	ldr	r2, [r3, #24]
 800aa7e:	4c43      	ldr	r4, [pc, #268]	; (800ab8c <R3_2_RLDetectionModeDisable+0x120>)
 800aa80:	4022      	ands	r2, r4
 800aa82:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800aa86:	619a      	str	r2, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800aa88:	6a1a      	ldr	r2, [r3, #32]
 800aa8a:	f042 0201 	orr.w	r2, r2, #1
 800aa8e:	621a      	str	r2, [r3, #32]
    if (LS_PWM_TIMER == pHandle->pParams_str->LowSideOutputs)
 800aa90:	f891 20c0 	ldrb.w	r2, [r1, #192]	; 0xc0
 800aa94:	2a01      	cmp	r2, #1
 800aa96:	d02b      	beq.n	800aaf0 <R3_2_RLDetectionModeDisable+0x84>
    else if (ES_GPIO == pHandle->pParams_str->LowSideOutputs)
 800aa98:	2a02      	cmp	r2, #2
 800aa9a:	d050      	beq.n	800ab3e <R3_2_RLDetectionModeDisable+0xd2>
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 800aa9c:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
 800aaa0:	0852      	lsrs	r2, r2, #1
  WRITE_REG(TIMx->CCR1, CompareValue);
 800aaa2:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aaa4:	6999      	ldr	r1, [r3, #24]
 800aaa6:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800aaaa:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 800aaae:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 800aab2:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800aab4:	6a19      	ldr	r1, [r3, #32]
 800aab6:	f041 0110 	orr.w	r1, r1, #16
 800aaba:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800aabc:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800aabe:	69d9      	ldr	r1, [r3, #28]
 800aac0:	4021      	ands	r1, r4
 800aac2:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 800aac6:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800aac8:	6a19      	ldr	r1, [r3, #32]
 800aaca:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800aace:	6219      	str	r1, [r3, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800aad0:	492f      	ldr	r1, [pc, #188]	; (800ab90 <R3_2_RLDetectionModeDisable+0x124>)
  WRITE_REG(TIMx->CCR3, CompareValue);
 800aad2:	63da      	str	r2, [r3, #60]	; 0x3c
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800aad4:	4a2f      	ldr	r2, [pc, #188]	; (800ab94 <R3_2_RLDetectionModeDisable+0x128>)
    pHandle->_Super.pFctGetPhaseCurrents = &R3_2_GetPhaseCurrents;
 800aad6:	6001      	str	r1, [r0, #0]
    pHandle->_Super.pFctSwitchOnPwm = &R3_2_SwitchOnPWM;
 800aad8:	492f      	ldr	r1, [pc, #188]	; (800ab98 <R3_2_RLDetectionModeDisable+0x12c>)
    pHandle->_Super.pFctTurnOnLowSides = &R3_2_TurnOnLowSides;
 800aada:	4c30      	ldr	r4, [pc, #192]	; (800ab9c <R3_2_RLDetectionModeDisable+0x130>)
 800aadc:	6104      	str	r4, [r0, #16]
    pHandle->_Super.RLDetectionMode = false;
 800aade:	2300      	movs	r3, #0
    pHandle->_Super.pFctSwitchOffPwm = &R3_2_SwitchOffPWM;
 800aae0:	e9c0 2101 	strd	r2, r1, [r0, #4]
}
 800aae4:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->_Super.RLDetectionMode = false;
 800aae8:	f880 306d 	strb.w	r3, [r0, #109]	; 0x6d
}
 800aaec:	4770      	bx	lr
 800aaee:	4770      	bx	lr
  SET_BIT(TIMx->CCER, Channels);
 800aaf0:	6a19      	ldr	r1, [r3, #32]
    LL_TIM_OC_SetCompareCH1(TIMx, ((uint32_t)pHandle->Half_PWMPeriod) >> 1);
 800aaf2:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
 800aaf6:	f041 0104 	orr.w	r1, r1, #4
 800aafa:	0852      	lsrs	r2, r2, #1
 800aafc:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800aafe:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ab00:	6999      	ldr	r1, [r3, #24]
 800ab02:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800ab06:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 800ab0a:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 800ab0e:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800ab10:	6a19      	ldr	r1, [r3, #32]
 800ab12:	f041 0110 	orr.w	r1, r1, #16
 800ab16:	6219      	str	r1, [r3, #32]
 800ab18:	6a19      	ldr	r1, [r3, #32]
 800ab1a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800ab1e:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800ab20:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ab22:	69d9      	ldr	r1, [r3, #28]
 800ab24:	4021      	ands	r1, r4
 800ab26:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 800ab2a:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800ab2c:	6a19      	ldr	r1, [r3, #32]
 800ab2e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800ab32:	6219      	str	r1, [r3, #32]
 800ab34:	6a19      	ldr	r1, [r3, #32]
 800ab36:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 800ab3a:	6219      	str	r1, [r3, #32]
}
 800ab3c:	e7c8      	b.n	800aad0 <R3_2_RLDetectionModeDisable+0x64>
  CLEAR_BIT(TIMx->CCER, Channels);
 800ab3e:	6a19      	ldr	r1, [r3, #32]
 800ab40:	f8b0 207c 	ldrh.w	r2, [r0, #124]	; 0x7c
 800ab44:	f021 0104 	bic.w	r1, r1, #4
 800ab48:	0852      	lsrs	r2, r2, #1
 800ab4a:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800ab4c:	635a      	str	r2, [r3, #52]	; 0x34
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ab4e:	6999      	ldr	r1, [r3, #24]
 800ab50:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800ab54:	f421 41e6 	bic.w	r1, r1, #29440	; 0x7300
 800ab58:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 800ab5c:	6199      	str	r1, [r3, #24]
  SET_BIT(TIMx->CCER, Channels);
 800ab5e:	6a19      	ldr	r1, [r3, #32]
 800ab60:	f041 0110 	orr.w	r1, r1, #16
 800ab64:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800ab66:	6a19      	ldr	r1, [r3, #32]
 800ab68:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800ab6c:	6219      	str	r1, [r3, #32]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800ab6e:	639a      	str	r2, [r3, #56]	; 0x38
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800ab70:	69d9      	ldr	r1, [r3, #28]
 800ab72:	4021      	ands	r1, r4
 800ab74:	f041 0160 	orr.w	r1, r1, #96	; 0x60
 800ab78:	61d9      	str	r1, [r3, #28]
  SET_BIT(TIMx->CCER, Channels);
 800ab7a:	6a19      	ldr	r1, [r3, #32]
 800ab7c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800ab80:	6219      	str	r1, [r3, #32]
  CLEAR_BIT(TIMx->CCER, Channels);
 800ab82:	6a19      	ldr	r1, [r3, #32]
 800ab84:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800ab88:	6219      	str	r1, [r3, #32]
}
 800ab8a:	e7a1      	b.n	800aad0 <R3_2_RLDetectionModeDisable+0x64>
 800ab8c:	fffeff8c 	.word	0xfffeff8c
 800ab90:	08009e19 	.word	0x08009e19
 800ab94:	0800a159 	.word	0x0800a159
 800ab98:	0800a0c1 	.word	0x0800a0c1
 800ab9c:	0800a06d 	.word	0x0800a06d

0800aba0 <R3_2_RLDetectionModeSetDuty>:
  if (MC_NULL == pHdl)
 800aba0:	4603      	mov	r3, r0
 800aba2:	2800      	cmp	r0, #0
 800aba4:	d03b      	beq.n	800ac1e <R3_2_RLDetectionModeSetDuty+0x7e>
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800aba6:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800abaa:	f8b0 007c 	ldrh.w	r0, [r0, #124]	; 0x7c
{
 800abae:	b410      	push	{r4}
    TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800abb0:	6894      	ldr	r4, [r2, #8]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 800abb2:	69e2      	ldr	r2, [r4, #28]
 800abb4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
    val = (((uint32_t)pHandle->Half_PWMPeriod) * ((uint32_t)hDuty)) >> 16;
 800abb8:	fb00 f101 	mul.w	r1, r0, r1
 800abbc:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 800abc0:	0c09      	lsrs	r1, r1, #16
    pHandle->ADCRegularLocked = true;
 800abc2:	f04f 0c01 	mov.w	ip, #1
 800abc6:	f442 42e0 	orr.w	r2, r2, #28672	; 0x7000
    pHandle->_Super.CntPhA = (uint16_t)val;
 800abca:	87d9      	strh	r1, [r3, #62]	; 0x3e
    pHandle->ADCRegularLocked = true;
 800abcc:	f883 c08c 	strb.w	ip, [r3, #140]	; 0x8c
 800abd0:	61e2      	str	r2, [r4, #28]
    LL_TIM_OC_SetCompareCH4(TIMx, (((uint32_t)pHandle->Half_PWMPeriod) - ((uint32_t)pHandle->_Super.Ton)));
 800abd2:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800abd6:	1a80      	subs	r0, r0, r2
    LL_TIM_OC_SetCompareCH3(TIMx, (uint32_t)pHandle->_Super.Toff);
 800abd8:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
  WRITE_REG(TIMx->CCR4, CompareValue);
 800abdc:	6420      	str	r0, [r4, #64]	; 0x40
  WRITE_REG(TIMx->CCR3, CompareValue);
 800abde:	63e2      	str	r2, [r4, #60]	; 0x3c
  WRITE_REG(TIMx->CCR1, CompareValue);
 800abe0:	6361      	str	r1, [r4, #52]	; 0x34
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800abe2:	6862      	ldr	r2, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800abe4:	f8b3 0044 	ldrh.w	r0, [r3, #68]	; 0x44
 800abe8:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800abec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800abf0:	f042 0270 	orr.w	r2, r2, #112	; 0x70
    pHdl->Sector = SECTOR_4;
 800abf4:	2103      	movs	r1, #3
 800abf6:	6062      	str	r2, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800abf8:	4560      	cmp	r0, ip
    pHdl->Sector = SECTOR_4;
 800abfa:	f883 106a 	strb.w	r1, [r3, #106]	; 0x6a
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800abfe:	6862      	ldr	r2, [r4, #4]
    if (1U ==  pHandle->_Super.SWerror)
 800ac00:	d007      	beq.n	800ac12 <R3_2_RLDetectionModeSetDuty+0x72>
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800ac02:	4b07      	ldr	r3, [pc, #28]	; (800ac20 <R3_2_RLDetectionModeSetDuty+0x80>)
}
 800ac04:	f85d 4b04 	ldr.w	r4, [sp], #4
    if (((TIMx->CR2) & TIM_CR2_MMS_Msk) != LL_TIM_TRGO_RESET)
 800ac08:	421a      	tst	r2, r3
      hAux = MC_DURATION;
 800ac0a:	bf14      	ite	ne
 800ac0c:	4660      	movne	r0, ip
 800ac0e:	2000      	moveq	r0, #0
}
 800ac10:	4770      	bx	lr
      pHandle->_Super.SWerror = 0U;
 800ac12:	2200      	movs	r2, #0
}
 800ac14:	f85d 4b04 	ldr.w	r4, [sp], #4
      pHandle->_Super.SWerror = 0U;
 800ac18:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 800ac1c:	4770      	bx	lr
 800ac1e:	4770      	bx	lr
 800ac20:	02000070 	.word	0x02000070

0800ac24 <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 800ac24:	f8b0 c01a 	ldrh.w	ip, [r0, #26]
 800ac28:	8c02      	ldrh	r2, [r0, #32]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800ac2a:	8b03      	ldrh	r3, [r0, #24]
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 800ac2c:	4494      	add	ip, r2
 800ac2e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
{
 800ac32:	b430      	push	{r4, r5}
 800ac34:	2500      	movs	r5, #0
 800ac36:	f36c 050f 	bfi	r5, ip, #0, #16
 800ac3a:	f36c 451f 	bfi	r5, ip, #16, #16
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800ac3e:	b14b      	cbz	r3, 800ac54 <RVBS_Clear+0x30>
    {
      pHandle->aBuffer[index] = aux;
 800ac40:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ac42:	2300      	movs	r3, #0
 800ac44:	b29a      	uxth	r2, r3
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800ac46:	3301      	adds	r3, #1
      pHandle->aBuffer[index] = aux;
 800ac48:	f824 c012 	strh.w	ip, [r4, r2, lsl #1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 800ac4c:	8b01      	ldrh	r1, [r0, #24]
 800ac4e:	b29a      	uxth	r2, r3
 800ac50:	4291      	cmp	r1, r2
 800ac52:	d8f7      	bhi.n	800ac44 <RVBS_Clear+0x20>
    }
    pHandle->_Super.LatestConv = aux;
    pHandle->_Super.AvBusVoltage_d = aux;
    pHandle->index = 0U;
 800ac54:	2300      	movs	r3, #0
    pHandle->_Super.LatestConv = aux;
 800ac56:	6045      	str	r5, [r0, #4]
    pHandle->index = 0U;
 800ac58:	f880 3029 	strb.w	r3, [r0, #41]	; 0x29
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
}
 800ac5c:	bc30      	pop	{r4, r5}
 800ac5e:	4770      	bx	lr

0800ac60 <RVBS_Init>:
{
 800ac60:	b510      	push	{r4, lr}
 800ac62:	4604      	mov	r4, r0
    pHandle->convHandle = RCM_RegisterRegConv(&pHandle->VbusRegConv);
 800ac64:	300c      	adds	r0, #12
 800ac66:	f7f9 fbc7 	bl	80043f8 <RCM_RegisterRegConv>
 800ac6a:	f884 002a 	strb.w	r0, [r4, #42]	; 0x2a
    RVBS_Clear(pHandle);
 800ac6e:	4620      	mov	r0, r4
 800ac70:	f7ff ffd8 	bl	800ac24 <RVBS_Clear>
}
 800ac74:	bd10      	pop	{r4, pc}
 800ac76:	bf00      	nop

0800ac78 <RVBS_CheckFaultState>:
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 800ac78:	8b42      	ldrh	r2, [r0, #26]
 800ac7a:	8b81      	ldrh	r1, [r0, #28]
 800ac7c:	428a      	cmp	r2, r1
 800ac7e:	d00e      	beq.n	800ac9e <RVBS_CheckFaultState+0x26>
      }
	}
    else
    {
      /* If both thresholds are different, hysteresis feature is used (Brake mode) */
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 800ac80:	f8b0 c006 	ldrh.w	ip, [r0, #6]
 800ac84:	8c03      	ldrh	r3, [r0, #32]
 800ac86:	4563      	cmp	r3, ip
 800ac88:	d807      	bhi.n	800ac9a <RVBS_CheckFaultState+0x22>
      {
        fault = MC_UNDER_VOLT;
      }
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 800ac8a:	7f83      	ldrb	r3, [r0, #30]
 800ac8c:	b98b      	cbnz	r3, 800acb2 <RVBS_CheckFaultState+0x3a>
      {
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 800ac8e:	4561      	cmp	r1, ip
 800ac90:	d913      	bls.n	800acba <RVBS_CheckFaultState+0x42>
        {
          pHandle->OverVoltageHysteresisUpDir = true;
 800ac92:	2201      	movs	r2, #1
 800ac94:	7782      	strb	r2, [r0, #30]
          fault = MC_NO_ERROR;
 800ac96:	4618      	mov	r0, r3
 800ac98:	4770      	bx	lr
        fault = MC_UNDER_VOLT;
 800ac9a:	2004      	movs	r0, #4
 800ac9c:	4770      	bx	lr
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 800ac9e:	88c3      	ldrh	r3, [r0, #6]
 800aca0:	429a      	cmp	r2, r3
 800aca2:	d30a      	bcc.n	800acba <RVBS_CheckFaultState+0x42>
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 800aca4:	8c00      	ldrh	r0, [r0, #32]
 800aca6:	4298      	cmp	r0, r3
 800aca8:	bf94      	ite	ls
 800acaa:	2000      	movls	r0, #0
 800acac:	2001      	movhi	r0, #1
 800acae:	0080      	lsls	r0, r0, #2
 800acb0:	4770      	bx	lr
          fault = MC_OVER_VOLT;
        }
      }
      else
      {
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 800acb2:	4562      	cmp	r2, ip
 800acb4:	d303      	bcc.n	800acbe <RVBS_CheckFaultState+0x46>
        {
          pHandle->OverVoltageHysteresisUpDir = false;
          fault = MC_OVER_VOLT;
        }
        else{
          fault = MC_NO_ERROR;
 800acb6:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 800acb8:	4770      	bx	lr
        fault = MC_OVER_VOLT;
 800acba:	2002      	movs	r0, #2
 800acbc:	4770      	bx	lr
          pHandle->OverVoltageHysteresisUpDir = false;
 800acbe:	2300      	movs	r3, #0
 800acc0:	7783      	strb	r3, [r0, #30]
          fault = MC_OVER_VOLT;
 800acc2:	2002      	movs	r0, #2
 800acc4:	4770      	bx	lr
 800acc6:	bf00      	nop

0800acc8 <RVBS_CalcAvVbus>:
{
 800acc8:	b538      	push	{r3, r4, r5, lr}
 800acca:	4604      	mov	r4, r0
    hAux = RCM_ExecRegularConv(pHandle->convHandle);
 800accc:	f890 002a 	ldrb.w	r0, [r0, #42]	; 0x2a
 800acd0:	f7f9 fc98 	bl	8004604 <RCM_ExecRegularConv>
    if (0xFFFFU == hAux)
 800acd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800acd8:	4298      	cmp	r0, r3
 800acda:	d024      	beq.n	800ad26 <RVBS_CalcAvVbus+0x5e>
      pHandle->aBuffer[pHandle->index] = hAux;
 800acdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800acde:	f894 5029 	ldrb.w	r5, [r4, #41]	; 0x29
 800ace2:	f823 0015 	strh.w	r0, [r3, r5, lsl #1]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800ace6:	f8b4 e018 	ldrh.w	lr, [r4, #24]
 800acea:	f01e 02ff 	ands.w	r2, lr, #255	; 0xff
 800acee:	d00d      	beq.n	800ad0c <RVBS_CalcAvVbus+0x44>
 800acf0:	3a01      	subs	r2, #1
 800acf2:	b2d2      	uxtb	r2, r2
 800acf4:	eb03 0c42 	add.w	ip, r3, r2, lsl #1
 800acf8:	3b02      	subs	r3, #2
      wtemp = 0u;
 800acfa:	2200      	movs	r2, #0
        wtemp += pHandle->aBuffer[i];
 800acfc:	f833 1f02 	ldrh.w	r1, [r3, #2]!
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800ad00:	459c      	cmp	ip, r3
        wtemp += pHandle->aBuffer[i];
 800ad02:	440a      	add	r2, r1
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 800ad04:	d1fa      	bne.n	800acfc <RVBS_CalcAvVbus+0x34>
      wtemp /= pHandle->LowPassFilterBW;
 800ad06:	fbb2 f2fe 	udiv	r2, r2, lr
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 800ad0a:	b292      	uxth	r2, r2
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 800ad0c:	f10e 3eff 	add.w	lr, lr, #4294967295
 800ad10:	4575      	cmp	r5, lr
        pHandle->index++;
 800ad12:	bf34      	ite	cc
 800ad14:	3501      	addcc	r5, #1
        pHandle->index = 0U;
 800ad16:	2300      	movcs	r3, #0
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 800ad18:	80e2      	strh	r2, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 800ad1a:	80a0      	strh	r0, [r4, #4]
        pHandle->index++;
 800ad1c:	bf34      	ite	cc
 800ad1e:	f884 5029 	strbcc.w	r5, [r4, #41]	; 0x29
        pHandle->index = 0U;
 800ad22:	f884 3029 	strbcs.w	r3, [r4, #41]	; 0x29
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 800ad26:	4620      	mov	r0, r4
 800ad28:	f7ff ffa6 	bl	800ac78 <RVBS_CheckFaultState>
 800ad2c:	8120      	strh	r0, [r4, #8]
}
 800ad2e:	bd38      	pop	{r3, r4, r5, pc}

0800ad30 <REMNG_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->Ext = 0;
 800ad30:	2300      	movs	r3, #0
    pHandle->TargetFinal = 0;
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
    pHandle->ScalingFactor = 1U;
 800ad32:	2201      	movs	r2, #1
    pHandle->TargetFinal = 0;
 800ad34:	e9c0 3301 	strd	r3, r3, [r0, #4]
    pHandle->IncDecAmount = 0;
 800ad38:	e9c0 3303 	strd	r3, r3, [r0, #12]
    pHandle->ScalingFactor = 1U;
 800ad3c:	6142      	str	r2, [r0, #20]
#ifdef NULL_RMP_EXT_MNG
  }
#endif
}
 800ad3e:	4770      	bx	lr

0800ad40 <SPD_GetElAngle>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
#endif
}
 800ad40:	f9b0 0004 	ldrsh.w	r0, [r0, #4]
 800ad44:	4770      	bx	lr
 800ad46:	bf00      	nop

0800ad48 <SPD_GetMecAngle>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->wMecAngle);
#else
  return (pHandle->wMecAngle);
#endif
}
 800ad48:	6880      	ldr	r0, [r0, #8]
 800ad4a:	4770      	bx	lr

0800ad4c <SPD_GetAvrgMecSpeedUnit>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
#endif
}
 800ad4c:	f9b0 000c 	ldrsh.w	r0, [r0, #12]
 800ad50:	4770      	bx	lr
 800ad52:	bf00      	nop

0800ad54 <SPD_GetInstElSpeedDpp>:
#ifdef NULL_PTR_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->InstantaneousElSpeedDpp);
#else
  return (pHandle->InstantaneousElSpeedDpp);
#endif
}
 800ad54:	f9b0 0010 	ldrsh.w	r0, [r0, #16]
 800ad58:	4770      	bx	lr
 800ad5a:	bf00      	nop

0800ad5c <SPD_IsMecSpeedReliable>:
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 800ad5c:	f9b1 3000 	ldrsh.w	r3, [r1]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
    {
      SpeedError = true;
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800ad60:	f8b0 c016 	ldrh.w	ip, [r0, #22]
{
 800ad64:	b410      	push	{r4}
    if (*pMecSpeedUnit < 0)
 800ad66:	2b00      	cmp	r3, #0
      hAux = -(*pMecSpeedUnit);
 800ad68:	bfb8      	it	lt
 800ad6a:	425b      	neglt	r3, r3
      hAbsMecSpeedUnit = (uint16_t)(*pMecSpeedUnit);
 800ad6c:	b29b      	uxth	r3, r3
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800ad6e:	459c      	cmp	ip, r3
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 800ad70:	78c1      	ldrb	r1, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 800ad72:	7802      	ldrb	r2, [r0, #0]
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 800ad74:	8a84      	ldrh	r4, [r0, #20]
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 800ad76:	d819      	bhi.n	800adac <SPD_IsMecSpeedReliable+0x50>
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 800ad78:	429c      	cmp	r4, r3
 800ad7a:	bf2c      	ite	cs
 800ad7c:	2400      	movcs	r4, #0
 800ad7e:	2401      	movcc	r4, #1
    {
      SpeedError = true;
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 800ad80:	f9b0 3012 	ldrsh.w	r3, [r0, #18]
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800ad84:	f8b0 c018 	ldrh.w	ip, [r0, #24]
    if (pHandle->hMecAccelUnitP < 0)
 800ad88:	2b00      	cmp	r3, #0
      hAux = -(pHandle->hMecAccelUnitP);
 800ad8a:	bfb8      	it	lt
 800ad8c:	425b      	neglt	r3, r3
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
 800ad8e:	b29b      	uxth	r3, r3
    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 800ad90:	459c      	cmp	ip, r3
 800ad92:	d300      	bcc.n	800ad96 <SPD_IsMecSpeedReliable+0x3a>
    {
      SpeedError = true;
    }

    if (true == SpeedError)
 800ad94:	b164      	cbz	r4, 800adb0 <SPD_IsMecSpeedReliable+0x54>
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 800ad96:	4291      	cmp	r1, r2
 800ad98:	d901      	bls.n	800ad9e <SPD_IsMecSpeedReliable+0x42>
      {
        bSpeedErrorNumber++;
 800ad9a:	3201      	adds	r2, #1
 800ad9c:	b2d2      	uxtb	r2, r2
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
    {
      SpeedSensorReliability = false;
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 800ad9e:	7002      	strb	r2, [r0, #0]
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
}
 800ada0:	1a50      	subs	r0, r2, r1
 800ada2:	bf18      	it	ne
 800ada4:	2001      	movne	r0, #1
 800ada6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adaa:	4770      	bx	lr
      SpeedError = true;
 800adac:	2401      	movs	r4, #1
 800adae:	e7e7      	b.n	800ad80 <SPD_IsMecSpeedReliable+0x24>
        bSpeedErrorNumber = 0u;
 800adb0:	4291      	cmp	r1, r2
 800adb2:	bf88      	it	hi
 800adb4:	2200      	movhi	r2, #0
 800adb6:	e7f2      	b.n	800ad9e <SPD_IsMecSpeedReliable+0x42>

0800adb8 <SPD_GetS16Speed>:
  }
  else
  {
#endif
    int32_t wAux = (int32_t)pHandle->hAvrMecSpeedUnit;
    wAux *= INT16_MAX;
 800adb8:	f9b0 300c 	ldrsh.w	r3, [r0, #12]
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 800adbc:	f9b0 2014 	ldrsh.w	r2, [r0, #20]
    wAux *= INT16_MAX;
 800adc0:	ebc3 33c3 	rsb	r3, r3, r3, lsl #15
    wAux /= (int16_t)pHandle->hMaxReliableMecSpeedUnit;
 800adc4:	fb93 f0f2 	sdiv	r0, r3, r2
    tempValue = (int16_t)wAux;
#ifdef NULL_PTR_SPD_POS_FBK
  }
#endif
  return (tempValue);
}
 800adc8:	b200      	sxth	r0, r0
 800adca:	4770      	bx	lr

0800adcc <STC_Init>:
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 800adcc:	f9b0 c02c 	ldrsh.w	ip, [r0, #44]	; 0x2c
    pHandle->PISpeed = pPI;
 800add0:	6101      	str	r1, [r0, #16]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 800add2:	f9b0 102e 	ldrsh.w	r1, [r0, #46]	; 0x2e
    pHandle->SPD = SPD_Handle;
 800add6:	6142      	str	r2, [r0, #20]
{
 800add8:	b410      	push	{r4}
    pHandle->Mode = pHandle->ModeDefault;
 800adda:	f890 402a 	ldrb.w	r4, [r0, #42]	; 0x2a
 800adde:	7004      	strb	r4, [r0, #0]
    pHandle->TargetFinal = 0;
 800ade0:	2300      	movs	r3, #0
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 800ade2:	ea4f 440c 	mov.w	r4, ip, lsl #16
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 800ade6:	0409      	lsls	r1, r1, #16
 800ade8:	e9c0 4101 	strd	r4, r1, [r0, #4]
    pHandle->TargetFinal = 0;
 800adec:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
    pHandle->IncDecAmount = 0;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800adee:	f85d 4b04 	ldr.w	r4, [sp], #4
    pHandle->RampRemainingStep = 0U;
 800adf2:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 800adf4:	6183      	str	r3, [r0, #24]
}
 800adf6:	4770      	bx	lr

0800adf8 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 800adf8:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800adfa:	4770      	bx	lr

0800adfc <STC_GetSpeedSensor>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
#endif
}
 800adfc:	6940      	ldr	r0, [r0, #20]
 800adfe:	4770      	bx	lr

0800ae00 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 800ae00:	7803      	ldrb	r3, [r0, #0]
 800ae02:	2b03      	cmp	r3, #3
 800ae04:	d000      	beq.n	800ae08 <STC_Clear+0x8>
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800ae06:	4770      	bx	lr
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 800ae08:	6900      	ldr	r0, [r0, #16]
 800ae0a:	2100      	movs	r1, #0
 800ae0c:	f7fe be8c 	b.w	8009b28 <PID_SetIntegralTerm>

0800ae10 <STC_GetMecSpeedRefUnit>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->SpeedRefUnitExt / 65536));
#else
  return ((int16_t)(pHandle->SpeedRefUnitExt / 65536));
#endif
#endif
}
 800ae10:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 800ae14:	4770      	bx	lr
 800ae16:	bf00      	nop

0800ae18 <STC_GetTorqueRef>:
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef / 65536));
#else
  return ((int16_t)(pHandle->TorqueRef / 65536));
#endif
#endif
}
 800ae18:	f9b0 000a 	ldrsh.w	r0, [r0, #10]
 800ae1c:	4770      	bx	lr
 800ae1e:	bf00      	nop

0800ae20 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 800ae20:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 800ae22:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp. */
 800ae24:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800ae26:	4770      	bx	lr

0800ae28 <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 800ae28:	b570      	push	{r4, r5, r6, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application. */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800ae2a:	7803      	ldrb	r3, [r0, #0]
 800ae2c:	2b04      	cmp	r3, #4
{
 800ae2e:	4604      	mov	r4, r0
 800ae30:	460d      	mov	r5, r1
 800ae32:	4616      	mov	r6, r2
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800ae34:	d01e      	beq.n	800ae74 <STC_ExecRamp+0x4c>
#else
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt / 65536);
#endif

#ifdef CHECK_BOUNDARY
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 800ae36:	8bc3      	ldrh	r3, [r0, #30]
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 800ae38:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 800ae3c:	4299      	cmp	r1, r3
 800ae3e:	dd01      	ble.n	800ae44 <STC_ExecRamp+0x1c>
        allowedRange = false;
 800ae40:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 800ae42:	bd70      	pop	{r4, r5, r6, pc}
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 800ae44:	f9b4 3024 	ldrsh.w	r3, [r4, #36]	; 0x24
 800ae48:	428b      	cmp	r3, r1
 800ae4a:	dcf9      	bgt.n	800ae40 <STC_ExecRamp+0x18>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 800ae4c:	8c23      	ldrh	r3, [r4, #32]
 800ae4e:	4299      	cmp	r1, r3
 800ae50:	da03      	bge.n	800ae5a <STC_ExecRamp+0x32>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 800ae52:	f9b4 3022 	ldrsh.w	r3, [r4, #34]	; 0x22
 800ae56:	428b      	cmp	r3, r1
 800ae58:	dbf2      	blt.n	800ae40 <STC_ExecRamp+0x18>
      if (0U == hDurationms)
 800ae5a:	b9ae      	cbnz	r6, 800ae88 <STC_ExecRamp+0x60>
        if (MCM_SPEED_MODE == pHandle->Mode)
 800ae5c:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 800ae5e:	042d      	lsls	r5, r5, #16
        if (MCM_SPEED_MODE == pHandle->Mode)
 800ae60:	2b03      	cmp	r3, #3
        pHandle->RampRemainingStep = 0U;
 800ae62:	f04f 0300 	mov.w	r3, #0
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 800ae66:	bf0c      	ite	eq
 800ae68:	6065      	streq	r5, [r4, #4]
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 800ae6a:	60a5      	strne	r5, [r4, #8]
        pHandle->RampRemainingStep = 0U;
 800ae6c:	60e3      	str	r3, [r4, #12]
        pHandle->IncDecAmount = 0;
 800ae6e:	61a3      	str	r3, [r4, #24]
 800ae70:	2001      	movs	r0, #1
}
 800ae72:	bd70      	pop	{r4, r5, r6, pc}
      hCurrentReference = STC_GetTorqueRef(pHandle);
 800ae74:	f7ff ffd0 	bl	800ae18 <STC_GetTorqueRef>
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 800ae78:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800ae7a:	429d      	cmp	r5, r3
 800ae7c:	dce0      	bgt.n	800ae40 <STC_ExecRamp+0x18>
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 800ae7e:	f9b4 3028 	ldrsh.w	r3, [r4, #40]	; 0x28
 800ae82:	42ab      	cmp	r3, r5
 800ae84:	dcdc      	bgt.n	800ae40 <STC_ExecRamp+0x18>
 800ae86:	e7e8      	b.n	800ae5a <STC_ExecRamp+0x32>
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800ae88:	8ba3      	ldrh	r3, [r4, #28]
        wAux /= 1000U;
 800ae8a:	4a08      	ldr	r2, [pc, #32]	; (800aeac <STC_ExecRamp+0x84>)
        pHandle->TargetFinal = hTargetFinal;
 800ae8c:	8065      	strh	r5, [r4, #2]
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 800ae8e:	fb06 f303 	mul.w	r3, r6, r3
        wAux /= 1000U;
 800ae92:	fba2 2303 	umull	r2, r3, r2, r3
 800ae96:	099b      	lsrs	r3, r3, #6
        pHandle->RampRemainingStep++;
 800ae98:	3301      	adds	r3, #1
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 800ae9a:	1a28      	subs	r0, r5, r0
 800ae9c:	0400      	lsls	r0, r0, #16
        pHandle->RampRemainingStep++;
 800ae9e:	60e3      	str	r3, [r4, #12]
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 800aea0:	fb90 f0f3 	sdiv	r0, r0, r3
        pHandle->IncDecAmount = wAux1;
 800aea4:	61a0      	str	r0, [r4, #24]
 800aea6:	2001      	movs	r0, #1
}
 800aea8:	bd70      	pop	{r4, r5, r6, pc}
 800aeaa:	bf00      	nop
 800aeac:	10624dd3 	.word	0x10624dd3

0800aeb0 <STC_StopRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->RampRemainingStep = 0U;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 800aeb4:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800aeb6:	4770      	bx	lr

0800aeb8 <STC_CalcTorqueReference>:
  * - Must be called at fixed time equal to hSTCFrequencyHz. It is called
  * passing as parameter the speed sensor used to perform the speed regulation.
  * - Called during START and ALIGNEMENT states of the MC state machine into MediumFrequencyTask.
  */
__weak int16_t STC_CalcTorqueReference(SpeednTorqCtrl_Handle_t *pHandle)
{
 800aeb8:	b538      	push	{r3, r4, r5, lr}
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
    {
      wCurrentReference = pHandle->TorqueRef;
 800aeba:	e9d0 5101 	ldrd	r5, r1, [r0, #4]
    if (MCM_TORQUE_MODE == pHandle->Mode)
 800aebe:	7802      	ldrb	r2, [r0, #0]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed. */
    if (pHandle->RampRemainingStep > 1U)
 800aec0:	68c3      	ldr	r3, [r0, #12]
      wCurrentReference = pHandle->TorqueRef;
 800aec2:	2a04      	cmp	r2, #4
 800aec4:	bf08      	it	eq
 800aec6:	460d      	moveq	r5, r1
    if (pHandle->RampRemainingStep > 1U)
 800aec8:	2b01      	cmp	r3, #1
{
 800aeca:	4604      	mov	r4, r0
    if (pHandle->RampRemainingStep > 1U)
 800aecc:	d908      	bls.n	800aee0 <STC_CalcTorqueReference+0x28>
    {
      /* Increment/decrement the reference value. */
      wCurrentReference += pHandle->IncDecAmount;
 800aece:	6981      	ldr	r1, [r0, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 800aed0:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 800aed2:	440d      	add	r5, r1
      pHandle->RampRemainingStep--;
 800aed4:	60c3      	str	r3, [r0, #12]
    else
    {
      /* Do nothing. */
    }

    if (MCM_SPEED_MODE == pHandle->Mode)
 800aed6:	2a03      	cmp	r2, #3
 800aed8:	d00b      	beq.n	800aef2 <STC_CalcTorqueReference+0x3a>
    else
    {
      pHandle->TorqueRef = wCurrentReference;
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 800aeda:	1428      	asrs	r0, r5, #16
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800aedc:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 800aede:	bd38      	pop	{r3, r4, r5, pc}
    else if (1U == pHandle->RampRemainingStep)
 800aee0:	d1f9      	bne.n	800aed6 <STC_CalcTorqueReference+0x1e>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800aee2:	f9b0 5002 	ldrsh.w	r5, [r0, #2]
      pHandle->RampRemainingStep = 0U;
 800aee6:	2300      	movs	r3, #0
    if (MCM_SPEED_MODE == pHandle->Mode)
 800aee8:	2a03      	cmp	r2, #3
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 800aeea:	ea4f 4505 	mov.w	r5, r5, lsl #16
      pHandle->RampRemainingStep = 0U;
 800aeee:	60c3      	str	r3, [r0, #12]
    if (MCM_SPEED_MODE == pHandle->Mode)
 800aef0:	d1f3      	bne.n	800aeda <STC_CalcTorqueReference+0x22>
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 800aef2:	6960      	ldr	r0, [r4, #20]
 800aef4:	f7ff ff2a 	bl	800ad4c <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 800aef8:	ebc0 4125 	rsb	r1, r0, r5, asr #16
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 800aefc:	b209      	sxth	r1, r1
 800aefe:	6920      	ldr	r0, [r4, #16]
 800af00:	f7fe fe44 	bl	8009b8c <PI_Controller>
      pHandle->SpeedRefUnitExt = wCurrentReference;
 800af04:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 800af06:	0405      	lsls	r5, r0, #16
 800af08:	60a5      	str	r5, [r4, #8]
}
 800af0a:	bd38      	pop	{r3, r4, r5, pc}

0800af0c <STC_GetMecSpeedRefUnitDefault>:
#ifdef NULL_PTR_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
#endif
}
 800af0c:	f9b0 002c 	ldrsh.w	r0, [r0, #44]	; 0x2c
 800af10:	4770      	bx	lr
 800af12:	bf00      	nop

0800af14 <STC_GetDefaultIqdref>:
    IqdRefDefault.d = 0;
  }
  else
  {
#endif
    IqdRefDefault.q = pHandle->TorqueRefDefault;
 800af14:	f8d0 302e 	ldr.w	r3, [r0, #46]	; 0x2e
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 800af18:	2200      	movs	r2, #0
 800af1a:	b299      	uxth	r1, r3
 800af1c:	f361 020f 	bfi	r2, r1, #0, #16
 800af20:	0c1b      	lsrs	r3, r3, #16
 800af22:	f363 421f 	bfi	r2, r3, #16, #16
{
 800af26:	b082      	sub	sp, #8
}
 800af28:	4610      	mov	r0, r2
 800af2a:	b002      	add	sp, #8
 800af2c:	4770      	bx	lr
 800af2e:	bf00      	nop

0800af30 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 800af30:	b510      	push	{r4, lr}
 800af32:	4604      	mov	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 800af34:	6940      	ldr	r0, [r0, #20]
 800af36:	f7ff ff09 	bl	800ad4c <SPD_GetAvrgMecSpeedUnit>
 800af3a:	0400      	lsls	r0, r0, #16
 800af3c:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_SPD_TRQ_CTL
  }
#endif
}
 800af3e:	bd10      	pop	{r4, pc}

0800af40 <TC_Init>:
 
  */
void TC_Init(PosCtrl_Handle_t *pHandle, PID_Handle_t *pPIDPosReg, SpeednTorqCtrl_Handle_t *pSTC, ENCODER_Handle_t *pENC)
{

  pHandle->MovementDuration = 0.0f;
 800af40:	f04f 0c00 	mov.w	ip, #0
  pHandle->ElapseTime = 0.0f;

  pHandle->PositionControlRegulation = DISABLE;
  pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;

  pHandle->pENC = pENC;
 800af44:	6643      	str	r3, [r0, #100]	; 0x64
  pHandle->TcTick = 0;
 800af46:	2300      	movs	r3, #0
  pHandle->pSTC = pSTC;
 800af48:	e9c0 211a 	strd	r2, r1, [r0, #104]	; 0x68
  pHandle->MovementDuration = 0.0f;
 800af4c:	f8c0 c000 	str.w	ip, [r0]
  pHandle->AngleStep = 0.0f;
 800af50:	f8c0 c00c 	str.w	ip, [r0, #12]
  pHandle->SubStep[0] = 0.0f;
 800af54:	f8c0 c010 	str.w	ip, [r0, #16]
  pHandle->SubStep[1] = 0.0f;
 800af58:	f8c0 c014 	str.w	ip, [r0, #20]
  pHandle->SubStep[2] = 0.0f;
 800af5c:	f8c0 c018 	str.w	ip, [r0, #24]
  pHandle->SubStep[3] = 0.0f;
 800af60:	f8c0 c01c 	str.w	ip, [r0, #28]
  pHandle->SubStep[4] = 0.0f;
 800af64:	f8c0 c020 	str.w	ip, [r0, #32]
  pHandle->SubStep[5] = 0.0f;
 800af68:	f8c0 c024 	str.w	ip, [r0, #36]	; 0x24
  pHandle->SubStepDuration = 0;
 800af6c:	f8c0 c028 	str.w	ip, [r0, #40]	; 0x28
  pHandle->ElapseTime = 0.0f;
 800af70:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
  pHandle->Jerk = 0.0f;
 800af74:	f8c0 c034 	str.w	ip, [r0, #52]	; 0x34
  pHandle->CruiseSpeed = 0.0f;
 800af78:	f8c0 c038 	str.w	ip, [r0, #56]	; 0x38
  pHandle->Acceleration = 0.0f;
 800af7c:	f8c0 c03c 	str.w	ip, [r0, #60]	; 0x3c
  pHandle->Omega = 0.0f;
 800af80:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
  pHandle->OmegaPrev = 0.0f;
 800af84:	f8c0 c044 	str.w	ip, [r0, #68]	; 0x44
  pHandle->Theta = 0.0f;
 800af88:	f8c0 c048 	str.w	ip, [r0, #72]	; 0x48
  pHandle->ThetaPrev = 0.0f;
 800af8c:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
  pHandle->TcTick = 0;
 800af90:	6583      	str	r3, [r0, #88]	; 0x58
  pHandle->ReceivedTh = 0.0f;
 800af92:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
  pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800af96:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
  pHandle->PIDPosRegulator = pPIDPosReg;

  pHandle->MecAngleOffset = 0;
 800af9a:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
}
 800af9e:	4770      	bx	lr

0800afa0 <TC_MoveCommand>:
  * This function implements the Trajectory Control mode. When fDuration is different from 0,
  * the trajectory of the movement, and therefore its acceleration and speed, are computed. 
  * 
  */
bool TC_MoveCommand(PosCtrl_Handle_t *pHandle, float startingAngle, float angleStep, float movementDuration)
{
 800afa0:	4603      	mov	r3, r0

  bool RetConfigStatus = false;
  float fMinimumStepDuration;

  if ((pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING) && (movementDuration > 0))
 800afa2:	f890 0060 	ldrb.w	r0, [r0, #96]	; 0x60
 800afa6:	2803      	cmp	r0, #3
 800afa8:	d061      	beq.n	800b06e <TC_MoveCommand+0xce>
  {
    /* Back to Move command as the movement duration is different from 0 */
    pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
  }

  if ((pHandle->PositionCtrlStatus == TC_READY_FOR_COMMAND) && (movementDuration > 0))
 800afaa:	b108      	cbz	r0, 800afb0 <TC_MoveCommand+0x10>
  bool RetConfigStatus = false;
 800afac:	2000      	movs	r0, #0

    RetConfigStatus = true;

  }
  return (RetConfigStatus);
}
 800afae:	4770      	bx	lr
  if ((pHandle->PositionCtrlStatus == TC_READY_FOR_COMMAND) && (movementDuration > 0))
 800afb0:	eeb5 1ac0 	vcmpe.f32	s2, #0.0
 800afb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afb8:	ddf9      	ble.n	800afae <TC_MoveCommand+0xe>
    fMinimumStepDuration = (9.0f * pHandle->SamplingTime);
 800afba:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800afbe:	ed9f 4a2f 	vldr	s8, [pc, #188]	; 800b07c <TC_MoveCommand+0xdc>
    pHandle->StartingAngle = startingAngle;
 800afc2:	ed83 0a01 	vstr	s0, [r3, #4]
    fMinimumStepDuration = (9.0f * pHandle->SamplingTime);
 800afc6:	eef2 7a02 	vmov.f32	s15, #34	; 0x41100000  9.0
 800afca:	ee66 6aa7 	vmul.f32	s13, s13, s15
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800afce:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800b080 <TC_MoveCommand+0xe0>
    pHandle->AngleStep = angleStep;
 800afd2:	edc3 0a03 	vstr	s1, [r3, #12]
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800afd6:	ee81 7a26 	vdiv.f32	s14, s2, s13
    pHandle->ElapseTime = 0.0f;
 800afda:	2200      	movs	r2, #0
    pHandle->PositionControlRegulation = ENABLE;
 800afdc:	2001      	movs	r0, #1
 800afde:	f883 0051 	strb.w	r0, [r3, #81]	; 0x51
    pHandle->ElapseTime = 0.0f;
 800afe2:	62da      	str	r2, [r3, #44]	; 0x2c
    pHandle->Omega = 0.0f;
 800afe4:	641a      	str	r2, [r3, #64]	; 0x40
    pHandle->Acceleration = 0.0f;
 800afe6:	63da      	str	r2, [r3, #60]	; 0x3c
    pHandle->PositionCtrlStatus = TC_MOVEMENT_ON_GOING;   /* new trajectory has been programmed */
 800afe8:	f883 0060 	strb.w	r0, [r3, #96]	; 0x60
    pHandle->FinalAngle = startingAngle + angleStep;
 800afec:	ee70 3a20 	vadd.f32	s7, s0, s1
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800aff0:	eebd 7ac7 	vcvt.s32.f32	s14, s14
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800aff4:	ee20 4a84 	vmul.f32	s8, s1, s8
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800aff8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    pHandle->FinalAngle = startingAngle + angleStep;
 800affc:	edc3 3a02 	vstr	s7, [r3, #8]
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b000:	ee27 7a26 	vmul.f32	s14, s14, s13
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800b004:	eeb2 6a00 	vmov.f32	s12, #32	; 0x41000000  8.0
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800b008:	ee67 7a27 	vmul.f32	s15, s14, s15
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b00c:	ed83 7a00 	vstr	s14, [r3]
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b010:	ee27 7aa7 	vmul.f32	s14, s15, s15
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800b014:	eef0 4a08 	vmov.f32	s9, #8	; 0x40400000  3.0
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b018:	ee67 6a27 	vmul.f32	s13, s14, s15
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800b01c:	ee37 7a07 	vadd.f32	s14, s14, s14
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b020:	eec4 3a26 	vdiv.f32	s7, s8, s13
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800b024:	eeb1 5a08 	vmov.f32	s10, #24	; 0x40c00000  6.0
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800b028:	eef1 5a0c 	vmov.f32	s11, #28	; 0x40e00000  7.0
    pHandle->SubStep[1] = 2 * pHandle->SubStepDuration;   /* Sub-step 2 of acceleration phase */
 800b02c:	ee37 3aa7 	vadd.f32	s6, s15, s15
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800b030:	ee67 4aa4 	vmul.f32	s9, s15, s9
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800b034:	ee27 5a85 	vmul.f32	s10, s15, s10
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800b038:	ee67 5aa5 	vmul.f32	s11, s15, s11
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800b03c:	ee67 6a86 	vmul.f32	s13, s15, s12
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800b040:	ee27 7a23 	vmul.f32	s14, s14, s7
    pHandle->Theta = startingAngle;
 800b044:	ed83 0a12 	vstr	s0, [r3, #72]	; 0x48
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800b048:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    pHandle->SubStep[0] = 1 * pHandle->SubStepDuration;   /* Sub-step 1 of acceleration phase */
 800b04c:	edc3 7a04 	vstr	s15, [r3, #16]
    pHandle->SubStep[1] = 2 * pHandle->SubStepDuration;   /* Sub-step 2 of acceleration phase */
 800b050:	ed83 3a05 	vstr	s6, [r3, #20]
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800b054:	edc3 4a06 	vstr	s9, [r3, #24]
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800b058:	ed83 5a07 	vstr	s10, [r3, #28]
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800b05c:	edc3 5a08 	vstr	s11, [r3, #32]
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800b060:	edc3 6a09 	vstr	s13, [r3, #36]	; 0x24
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b064:	edc3 3a0d 	vstr	s7, [r3, #52]	; 0x34
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800b068:	ed83 7a0e 	vstr	s14, [r3, #56]	; 0x38
  return (RetConfigStatus);
 800b06c:	4770      	bx	lr
  if ((pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING) && (movementDuration > 0))
 800b06e:	eeb5 1ac0 	vcmpe.f32	s2, #0.0
 800b072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b076:	dca0      	bgt.n	800afba <TC_MoveCommand+0x1a>
 800b078:	e798      	b.n	800afac <TC_MoveCommand+0xc>
 800b07a:	bf00      	nop
 800b07c:	3daaaaab 	.word	0x3daaaaab
 800b080:	3de38e39 	.word	0x3de38e39

0800b084 <TC_FollowCommand>:
void TC_FollowCommand(PosCtrl_Handle_t *pHandle, float Angle)
{
  float omega = 0, acceleration = 0, dt = 0;

  // Estimate speed
  if (pHandle->ReceivedTh > 0)
 800b084:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800b088:	b9b3      	cbnz	r3, 800b0b8 <TC_FollowCommand+0x34>
  float omega = 0, acceleration = 0, dt = 0;
 800b08a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800b10c <TC_FollowCommand+0x88>
 800b08e:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800b10c <TC_FollowCommand+0x88>
      acceleration = (omega - pHandle->OmegaPrev) / dt;
    }
  }

  // Update state variable
  pHandle->ThetaPrev  = Angle;
 800b092:	ed80 0a13 	vstr	s0, [r0, #76]	; 0x4c
  pHandle->OmegaPrev = omega;
  if (pHandle->ReceivedTh < 2)
  {
    pHandle->ReceivedTh++;
 800b096:	3301      	adds	r3, #1
  pHandle->OmegaPrev = omega;
 800b098:	ed80 7a11 	vstr	s14, [r0, #68]	; 0x44
    pHandle->ReceivedTh++;
 800b09c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  pHandle->Acceleration = acceleration;
  pHandle->Omega = omega;
  pHandle->Theta = Angle;

  pHandle->PositionCtrlStatus = TC_FOLLOWING_ON_GOING;   /* follow mode has been programmed */
  pHandle->MovementDuration = 0;
 800b0a0:	2300      	movs	r3, #0
  pHandle->PositionCtrlStatus = TC_FOLLOWING_ON_GOING;   /* follow mode has been programmed */
 800b0a2:	2203      	movs	r2, #3
  pHandle->Acceleration = acceleration;
 800b0a4:	edc0 6a0f 	vstr	s13, [r0, #60]	; 0x3c
  pHandle->Omega = omega;
 800b0a8:	ed80 7a10 	vstr	s14, [r0, #64]	; 0x40
  pHandle->Theta = Angle;
 800b0ac:	ed80 0a12 	vstr	s0, [r0, #72]	; 0x48
  pHandle->PositionCtrlStatus = TC_FOLLOWING_ON_GOING;   /* follow mode has been programmed */
 800b0b0:	f880 2060 	strb.w	r2, [r0, #96]	; 0x60
  pHandle->MovementDuration = 0;
 800b0b4:	6003      	str	r3, [r0, #0]
  return;
}
 800b0b6:	4770      	bx	lr
    dt = pHandle->TcTick * pHandle->SysTickPeriod;
 800b0b8:	edd0 7a16 	vldr	s15, [r0, #88]	; 0x58
 800b0bc:	ed90 7a17 	vldr	s14, [r0, #92]	; 0x5c
 800b0c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
    pHandle->TcTick = 0;
 800b0c4:	2200      	movs	r2, #0
    dt = pHandle->TcTick * pHandle->SysTickPeriod;
 800b0c6:	ee67 7a87 	vmul.f32	s15, s15, s14
    pHandle->TcTick = 0;
 800b0ca:	6582      	str	r2, [r0, #88]	; 0x58
    if (dt > 0)
 800b0cc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b0d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0d4:	dd12      	ble.n	800b0fc <TC_FollowCommand+0x78>
      omega = (Angle - pHandle->ThetaPrev) / dt;
 800b0d6:	edd0 6a13 	vldr	s13, [r0, #76]	; 0x4c
 800b0da:	ee70 6a66 	vsub.f32	s13, s0, s13
  if (pHandle->ReceivedTh > 1)
 800b0de:	2b01      	cmp	r3, #1
      omega = (Angle - pHandle->ThetaPrev) / dt;
 800b0e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
  if (pHandle->ReceivedTh > 1)
 800b0e4:	d0d3      	beq.n	800b08e <TC_FollowCommand+0xa>
      acceleration = (omega - pHandle->OmegaPrev) / dt;
 800b0e6:	ed90 6a11 	vldr	s12, [r0, #68]	; 0x44
 800b0ea:	ee37 6a46 	vsub.f32	s12, s14, s12
 800b0ee:	eec6 6a27 	vdiv.f32	s13, s12, s15
  pHandle->ThetaPrev  = Angle;
 800b0f2:	ed80 0a13 	vstr	s0, [r0, #76]	; 0x4c
  pHandle->OmegaPrev = omega;
 800b0f6:	ed80 7a11 	vstr	s14, [r0, #68]	; 0x44
  if (pHandle->ReceivedTh < 2)
 800b0fa:	e7d1      	b.n	800b0a0 <TC_FollowCommand+0x1c>
  if (pHandle->ReceivedTh > 1)
 800b0fc:	2b01      	cmp	r3, #1
 800b0fe:	d0c4      	beq.n	800b08a <TC_FollowCommand+0x6>
  float omega = 0, acceleration = 0, dt = 0;
 800b100:	ed9f 7a02 	vldr	s14, [pc, #8]	; 800b10c <TC_FollowCommand+0x88>
 800b104:	eef0 6a47 	vmov.f32	s13, s14
 800b108:	e7f3      	b.n	800b0f2 <TC_FollowCommand+0x6e>
 800b10a:	bf00      	nop
 800b10c:	00000000 	.word	0x00000000

0800b110 <TC_MoveExecution>:
void TC_MoveExecution(PosCtrl_Handle_t *pHandle)
{

  float jerkApplied = 0;

  if (pHandle->ElapseTime < pHandle->SubStep[0])            /* 1st Sub-Step interval time of acceleration phase */
 800b110:	edd0 7a0b 	vldr	s15, [r0, #44]	; 0x2c
 800b114:	ed90 7a04 	vldr	s14, [r0, #16]
 800b118:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b11c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b120:	d535      	bpl.n	800b18e <TC_MoveExecution+0x7e>
  {
    jerkApplied = pHandle->Jerk;
 800b122:	ed90 5a0d 	vldr	s10, [r0, #52]	; 0x34
  }
  else if (pHandle->ElapseTime < pHandle->SubStep[5])       /* 2nd Sub-Step interval time of deceleration phase */
  {

  }
  else if (pHandle->ElapseTime < pHandle->MovementDuration) /* 3rd Sub-Step interval time of deceleration phase */
 800b126:	edd0 6a00 	vldr	s13, [r0]
  {
    pHandle->Theta = pHandle->FinalAngle;
    pHandle->PositionCtrlStatus = TC_TARGET_POSITION_REACHED;
  }

  if (TC_MOVEMENT_ON_GOING == pHandle->PositionCtrlStatus)
 800b12a:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
  {
    pHandle->Acceleration += jerkApplied * pHandle->SamplingTime;
 800b12e:	ed90 7a0c 	vldr	s14, [r0, #48]	; 0x30
  if (TC_MOVEMENT_ON_GOING == pHandle->PositionCtrlStatus)
 800b132:	2b01      	cmp	r3, #1
 800b134:	d113      	bne.n	800b15e <TC_MoveExecution+0x4e>
    pHandle->Acceleration += jerkApplied * pHandle->SamplingTime;
 800b136:	edd0 5a0f 	vldr	s11, [r0, #60]	; 0x3c
    pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800b13a:	ed90 6a10 	vldr	s12, [r0, #64]	; 0x40
    pHandle->Acceleration += jerkApplied * pHandle->SamplingTime;
 800b13e:	eee7 5a05 	vfma.f32	s11, s14, s10
    pHandle->Theta += pHandle->Omega * pHandle->SamplingTime;
 800b142:	ed90 5a12 	vldr	s10, [r0, #72]	; 0x48
    pHandle->Acceleration += jerkApplied * pHandle->SamplingTime;
 800b146:	edc0 5a0f 	vstr	s11, [r0, #60]	; 0x3c
    pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800b14a:	eea7 6a25 	vfma.f32	s12, s14, s11
    pHandle->Theta += pHandle->Omega * pHandle->SamplingTime;
 800b14e:	eef0 5a45 	vmov.f32	s11, s10
 800b152:	eee7 5a06 	vfma.f32	s11, s14, s12
    pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800b156:	ed80 6a10 	vstr	s12, [r0, #64]	; 0x40
    pHandle->Theta += pHandle->Omega * pHandle->SamplingTime;
 800b15a:	edc0 5a12 	vstr	s11, [r0, #72]	; 0x48
  }

  pHandle->ElapseTime += pHandle->SamplingTime;
 800b15e:	ee77 7a87 	vadd.f32	s15, s15, s14
bool TC_RampCompleted(PosCtrl_Handle_t *pHandle)
{
  bool retVal = false;

  // Check that entire sequence (Acceleration - Cruise - Deceleration) is completed.
  if (pHandle->ElapseTime > pHandle->MovementDuration + pHandle->SamplingTime)
 800b162:	ee76 6a87 	vadd.f32	s13, s13, s14
  pHandle->ElapseTime += pHandle->SamplingTime;
 800b166:	edc0 7a0b 	vstr	s15, [r0, #44]	; 0x2c
  if (pHandle->ElapseTime > pHandle->MovementDuration + pHandle->SamplingTime)
 800b16a:	eef4 7ae6 	vcmpe.f32	s15, s13
 800b16e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b172:	dd0b      	ble.n	800b18c <TC_MoveExecution+0x7c>
    if (TC_ZERO_ALIGNMENT_START == pHandle->AlignmentStatus)
 800b174:	f890 3062 	ldrb.w	r3, [r0, #98]	; 0x62
 800b178:	2b01      	cmp	r3, #1
      pHandle->AlignmentStatus = TC_ALIGNMENT_ERROR;
 800b17a:	bf04      	itt	eq
 800b17c:	2305      	moveq	r3, #5
 800b17e:	f880 3062 	strbeq.w	r3, [r0, #98]	; 0x62
    pHandle->ElapseTime = 0;
 800b182:	2200      	movs	r2, #0
    pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800b184:	2300      	movs	r3, #0
    pHandle->ElapseTime = 0;
 800b186:	62c2      	str	r2, [r0, #44]	; 0x2c
    pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800b188:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
}
 800b18c:	4770      	bx	lr
  else if (pHandle->ElapseTime < pHandle->SubStep[1])       /* 2nd Sub-Step interval time of acceleration phase */
 800b18e:	ed90 7a05 	vldr	s14, [r0, #20]
 800b192:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b19a:	d504      	bpl.n	800b1a6 <TC_MoveExecution+0x96>
  else if (pHandle->ElapseTime < pHandle->MovementDuration) /* 3rd Sub-Step interval time of deceleration phase */
 800b19c:	edd0 6a00 	vldr	s13, [r0]
  float jerkApplied = 0;
 800b1a0:	ed9f 5a21 	vldr	s10, [pc, #132]	; 800b228 <TC_MoveExecution+0x118>
 800b1a4:	e7c1      	b.n	800b12a <TC_MoveExecution+0x1a>
  else if (pHandle->ElapseTime < pHandle->SubStep[2])       /* 3rd Sub-Step interval time of acceleration phase */
 800b1a6:	ed90 7a06 	vldr	s14, [r0, #24]
 800b1aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b1ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1b2:	d418      	bmi.n	800b1e6 <TC_MoveExecution+0xd6>
  else if (pHandle->ElapseTime <
 800b1b4:	ed90 7a07 	vldr	s14, [r0, #28]
 800b1b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b1bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1c0:	d50a      	bpl.n	800b1d8 <TC_MoveExecution+0xc8>
    pHandle->Acceleration = 0.0f;
 800b1c2:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800b228 <TC_MoveExecution+0x118>
    pHandle->Omega = pHandle->CruiseSpeed;
 800b1c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  else if (pHandle->ElapseTime < pHandle->MovementDuration) /* 3rd Sub-Step interval time of deceleration phase */
 800b1c8:	edd0 6a00 	vldr	s13, [r0]
    pHandle->Acceleration = 0.0f;
 800b1cc:	ed80 7a0f 	vstr	s14, [r0, #60]	; 0x3c
  float jerkApplied = 0;
 800b1d0:	eeb0 5a47 	vmov.f32	s10, s14
    pHandle->Omega = pHandle->CruiseSpeed;
 800b1d4:	6403      	str	r3, [r0, #64]	; 0x40
 800b1d6:	e7a8      	b.n	800b12a <TC_MoveExecution+0x1a>
  else if (pHandle->ElapseTime < pHandle->SubStep[4])       /* 1st Sub-Step interval time of deceleration phase */
 800b1d8:	ed90 7a08 	vldr	s14, [r0, #32]
 800b1dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b1e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1e4:	d506      	bpl.n	800b1f4 <TC_MoveExecution+0xe4>
    jerkApplied = -(pHandle->Jerk);
 800b1e6:	ed90 5a0d 	vldr	s10, [r0, #52]	; 0x34
  else if (pHandle->ElapseTime < pHandle->MovementDuration) /* 3rd Sub-Step interval time of deceleration phase */
 800b1ea:	edd0 6a00 	vldr	s13, [r0]
    jerkApplied = -(pHandle->Jerk);
 800b1ee:	eeb1 5a45 	vneg.f32	s10, s10
 800b1f2:	e79a      	b.n	800b12a <TC_MoveExecution+0x1a>
  else if (pHandle->ElapseTime < pHandle->SubStep[5])       /* 2nd Sub-Step interval time of deceleration phase */
 800b1f4:	ed90 7a09 	vldr	s14, [r0, #36]	; 0x24
 800b1f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b200:	d4cc      	bmi.n	800b19c <TC_MoveExecution+0x8c>
  else if (pHandle->ElapseTime < pHandle->MovementDuration) /* 3rd Sub-Step interval time of deceleration phase */
 800b202:	edd0 6a00 	vldr	s13, [r0]
 800b206:	eef4 7ae6 	vcmpe.f32	s15, s13
 800b20a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b20e:	d502      	bpl.n	800b216 <TC_MoveExecution+0x106>
    jerkApplied = pHandle->Jerk;
 800b210:	ed90 5a0d 	vldr	s10, [r0, #52]	; 0x34
 800b214:	e789      	b.n	800b12a <TC_MoveExecution+0x1a>
    pHandle->Theta = pHandle->FinalAngle;
 800b216:	6882      	ldr	r2, [r0, #8]
    pHandle->Acceleration += jerkApplied * pHandle->SamplingTime;
 800b218:	ed90 7a0c 	vldr	s14, [r0, #48]	; 0x30
    pHandle->Theta = pHandle->FinalAngle;
 800b21c:	6482      	str	r2, [r0, #72]	; 0x48
    pHandle->PositionCtrlStatus = TC_TARGET_POSITION_REACHED;
 800b21e:	2302      	movs	r3, #2
 800b220:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
  if (TC_MOVEMENT_ON_GOING == pHandle->PositionCtrlStatus)
 800b224:	e79b      	b.n	800b15e <TC_MoveExecution+0x4e>
 800b226:	bf00      	nop
 800b228:	00000000 	.word	0x00000000

0800b22c <TC_PositionRegulation>:
{
 800b22c:	b538      	push	{r3, r4, r5, lr}
  if (pHandle->PositionCtrlStatus == TC_MOVEMENT_ON_GOING)
 800b22e:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 800b232:	2b01      	cmp	r3, #1
{
 800b234:	4604      	mov	r4, r0
  if (pHandle->PositionCtrlStatus == TC_MOVEMENT_ON_GOING)
 800b236:	d034      	beq.n	800b2a2 <TC_PositionRegulation+0x76>
  if (pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING)
 800b238:	2b03      	cmp	r3, #3
 800b23a:	d10f      	bne.n	800b25c <TC_PositionRegulation+0x30>
  pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800b23c:	edd4 6a0c 	vldr	s13, [r4, #48]	; 0x30
 800b240:	edd4 7a10 	vldr	s15, [r4, #64]	; 0x40
 800b244:	ed94 6a0f 	vldr	s12, [r4, #60]	; 0x3c
  pHandle->Theta += pHandle->Omega        * pHandle->SamplingTime;
 800b248:	ed94 7a12 	vldr	s14, [r4, #72]	; 0x48
  pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800b24c:	eee6 7a26 	vfma.f32	s15, s12, s13
  pHandle->Theta += pHandle->Omega        * pHandle->SamplingTime;
 800b250:	eea6 7aa7 	vfma.f32	s14, s13, s15
  pHandle->Omega += pHandle->Acceleration * pHandle->SamplingTime;
 800b254:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
  pHandle->Theta += pHandle->Omega        * pHandle->SamplingTime;
 800b258:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
  if (pHandle->PositionControlRegulation == ENABLE)
 800b25c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800b260:	b903      	cbnz	r3, 800b264 <TC_PositionRegulation+0x38>
}
 800b262:	bd38      	pop	{r3, r4, r5, pc}
    wMecAngleRef = (int32_t)(pHandle->Theta * RADTOS16);
 800b264:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800b2ac <TC_PositionRegulation+0x80>
 800b268:	edd4 7a12 	vldr	s15, [r4, #72]	; 0x48
    wMecAngle = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800b26c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    wMecAngleRef = (int32_t)(pHandle->Theta * RADTOS16);
 800b26e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b272:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b276:	ee17 5a90 	vmov	r5, s15
    wMecAngle = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800b27a:	f7ff fdbf 	bl	800adfc <STC_GetSpeedSensor>
 800b27e:	f7ff fd63 	bl	800ad48 <SPD_GetMecAngle>
    hTorqueRef_Pos = PID_Controller(pHandle->PIDPosRegulator, wError);
 800b282:	1a29      	subs	r1, r5, r0
 800b284:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800b286:	f7fe fcc5 	bl	8009c14 <PID_Controller>
    STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 800b28a:	2104      	movs	r1, #4
    hTorqueRef_Pos = PID_Controller(pHandle->PIDPosRegulator, wError);
 800b28c:	4605      	mov	r5, r0
    STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 800b28e:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800b290:	f7ff fdc6 	bl	800ae20 <STC_SetControlMode>
    STC_ExecRamp(pHandle->pSTC, hTorqueRef_Pos, 0);
 800b294:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800b296:	4629      	mov	r1, r5
 800b298:	2200      	movs	r2, #0
}
 800b29a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    STC_ExecRamp(pHandle->pSTC, hTorqueRef_Pos, 0);
 800b29e:	f7ff bdc3 	b.w	800ae28 <STC_ExecRamp>
    TC_MoveExecution(pHandle);
 800b2a2:	f7ff ff35 	bl	800b110 <TC_MoveExecution>
  if (pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING)
 800b2a6:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 800b2aa:	e7c5      	b.n	800b238 <TC_PositionRegulation+0xc>
 800b2ac:	4622f983 	.word	0x4622f983

0800b2b0 <TC_EncAlignmentCommand>:
{
 800b2b0:	b510      	push	{r4, lr}
  if (TC_ALIGNMENT_COMPLETED == pHandle->AlignmentStatus)
 800b2b2:	f890 3062 	ldrb.w	r3, [r0, #98]	; 0x62
 800b2b6:	2b02      	cmp	r3, #2
{
 800b2b8:	b082      	sub	sp, #8
 800b2ba:	4604      	mov	r4, r0
  if (TC_ALIGNMENT_COMPLETED == pHandle->AlignmentStatus)
 800b2bc:	d010      	beq.n	800b2e0 <TC_EncAlignmentCommand+0x30>
    if (pHandle->AlignmentCfg == TC_ABSOLUTE_ALIGNMENT_SUPPORTED)
 800b2be:	f890 3061 	ldrb.w	r3, [r0, #97]	; 0x61
 800b2c2:	2b04      	cmp	r3, #4
 800b2c4:	d011      	beq.n	800b2ea <TC_EncAlignmentCommand+0x3a>
      pHandle->pENC->_Super.wMecAngle = 0;
 800b2c6:	6e40      	ldr	r0, [r0, #100]	; 0x64
 800b2c8:	2300      	movs	r3, #0
      pHandle->AlignmentStatus = TC_ALIGNMENT_COMPLETED;
 800b2ca:	2102      	movs	r1, #2
      pHandle->PositionControlRegulation = ENABLE;
 800b2cc:	2201      	movs	r2, #1
      pHandle->pENC->_Super.wMecAngle = 0;
 800b2ce:	6083      	str	r3, [r0, #8]
      pHandle->AlignmentStatus = TC_ALIGNMENT_COMPLETED;
 800b2d0:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
      pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800b2d4:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
      pHandle->PositionControlRegulation = ENABLE;
 800b2d8:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
}
 800b2dc:	b002      	add	sp, #8
 800b2de:	bd10      	pop	{r4, pc}
    pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800b2e0:	2300      	movs	r3, #0
 800b2e2:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
}
 800b2e6:	b002      	add	sp, #8
 800b2e8:	bd10      	pop	{r4, pc}
      pHandle->EncoderAbsoluteAligned = false;
 800b2ea:	2300      	movs	r3, #0
      wMecAngleRef = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800b2ec:	6e80      	ldr	r0, [r0, #104]	; 0x68
      pHandle->EncoderAbsoluteAligned = false;
 800b2ee:	f884 3052 	strb.w	r3, [r4, #82]	; 0x52
      wMecAngleRef = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800b2f2:	f7ff fd83 	bl	800adfc <STC_GetSpeedSensor>
 800b2f6:	f7ff fd27 	bl	800ad48 <SPD_GetMecAngle>
  if ((pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING) && (movementDuration > 0))
 800b2fa:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
      wMecAngleRef = SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC));
 800b2fe:	9001      	str	r0, [sp, #4]
  if ((pHandle->PositionCtrlStatus == TC_FOLLOWING_ON_GOING) && (movementDuration > 0))
 800b300:	2b03      	cmp	r3, #3
 800b302:	d005      	beq.n	800b310 <TC_EncAlignmentCommand+0x60>
  if ((pHandle->PositionCtrlStatus == TC_READY_FOR_COMMAND) && (movementDuration > 0))
 800b304:	b123      	cbz	r3, 800b310 <TC_EncAlignmentCommand+0x60>
      pHandle->AlignmentStatus = TC_ZERO_ALIGNMENT_START;
 800b306:	2301      	movs	r3, #1
 800b308:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
}
 800b30c:	b002      	add	sp, #8
 800b30e:	bd10      	pop	{r4, pc}
    fMinimumStepDuration = (9.0f * pHandle->SamplingTime);
 800b310:	edd4 7a0c 	vldr	s15, [r4, #48]	; 0x30
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b314:	ed9f 6a30 	vldr	s12, [pc, #192]	; 800b3d8 <TC_EncAlignmentCommand+0x128>
      TC_MoveCommand(pHandle, (float)(wMecAngleRef) / RADTOS16, Z_ALIGNMENT_NB_ROTATION, Z_ALIGNMENT_DURATION);
 800b318:	eddf 5a30 	vldr	s11, [pc, #192]	; 800b3dc <TC_EncAlignmentCommand+0x12c>
    pHandle->AngleStep = angleStep;
 800b31c:	eddf 3a30 	vldr	s7, [pc, #192]	; 800b3e0 <TC_EncAlignmentCommand+0x130>
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b320:	ed9f 2a30 	vldr	s4, [pc, #192]	; 800b3e4 <TC_EncAlignmentCommand+0x134>
    pHandle->AngleStep = angleStep;
 800b324:	edc4 3a03 	vstr	s7, [r4, #12]
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b328:	eec6 6a27 	vdiv.f32	s13, s12, s15
    pHandle->ElapseTime = 0.0f;
 800b32c:	2300      	movs	r3, #0
    pHandle->PositionControlRegulation = ENABLE;
 800b32e:	2201      	movs	r2, #1
 800b330:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
    pHandle->ElapseTime = 0.0f;
 800b334:	62e3      	str	r3, [r4, #44]	; 0x2c
    pHandle->Omega = 0.0f;
 800b336:	6423      	str	r3, [r4, #64]	; 0x40
    pHandle->Acceleration = 0.0f;
 800b338:	63e3      	str	r3, [r4, #60]	; 0x3c
    pHandle->PositionCtrlStatus = TC_MOVEMENT_ON_GOING;   /* new trajectory has been programmed */
 800b33a:	f884 2060 	strb.w	r2, [r4, #96]	; 0x60
    fMinimumStepDuration = (9.0f * pHandle->SamplingTime);
 800b33e:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b342:	eefd 6ae6 	vcvt.s32.f32	s13, s13
    fMinimumStepDuration = (9.0f * pHandle->SamplingTime);
 800b346:	ee27 6a87 	vmul.f32	s12, s15, s14
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b34a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800b34e:	eddf 7a26 	vldr	s15, [pc, #152]	; 800b3e8 <TC_EncAlignmentCommand+0x138>
      TC_MoveCommand(pHandle, (float)(wMecAngleRef) / RADTOS16, Z_ALIGNMENT_NB_ROTATION, Z_ALIGNMENT_DURATION);
 800b352:	ed9d 7a01 	vldr	s14, [sp, #4]
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b356:	ee66 6a86 	vmul.f32	s13, s13, s12
      TC_MoveCommand(pHandle, (float)(wMecAngleRef) / RADTOS16, Z_ALIGNMENT_NB_ROTATION, Z_ALIGNMENT_DURATION);
 800b35a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800b35e:	ee66 7aa7 	vmul.f32	s15, s13, s15
    pHandle->MovementDuration = (float)((int)(movementDuration / fMinimumStepDuration)) * fMinimumStepDuration;
 800b362:	edc4 6a00 	vstr	s13, [r4]
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b366:	ee67 6aa7 	vmul.f32	s13, s15, s15
      TC_MoveCommand(pHandle, (float)(wMecAngleRef) / RADTOS16, Z_ALIGNMENT_NB_ROTATION, Z_ALIGNMENT_DURATION);
 800b36a:	ee27 7a25 	vmul.f32	s14, s14, s11
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b36e:	ee26 6aa7 	vmul.f32	s12, s13, s15
    pHandle->FinalAngle = startingAngle + angleStep;
 800b372:	ee77 2a23 	vadd.f32	s5, s14, s7
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b376:	eec2 3a06 	vdiv.f32	s7, s4, s12
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800b37a:	ee76 6aa6 	vadd.f32	s13, s13, s13
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800b37e:	eeb0 4a08 	vmov.f32	s8, #8	; 0x40400000  3.0
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800b382:	eef1 4a08 	vmov.f32	s9, #24	; 0x40c00000  6.0
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800b386:	eeb1 5a0c 	vmov.f32	s10, #28	; 0x40e00000  7.0
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800b38a:	eef2 5a00 	vmov.f32	s11, #32	; 0x41000000  8.0
    pHandle->SubStep[1] = 2 * pHandle->SubStepDuration;   /* Sub-step 2 of acceleration phase */
 800b38e:	ee37 3aa7 	vadd.f32	s6, s15, s15
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800b392:	ee27 4a84 	vmul.f32	s8, s15, s8
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800b396:	ee67 4aa4 	vmul.f32	s9, s15, s9
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800b39a:	ee27 5a85 	vmul.f32	s10, s15, s10
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800b39e:	ee27 6aa5 	vmul.f32	s12, s15, s11
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800b3a2:	ee66 6aa3 	vmul.f32	s13, s13, s7
    pHandle->StartingAngle = startingAngle;
 800b3a6:	ed84 7a01 	vstr	s14, [r4, #4]
    pHandle->FinalAngle = startingAngle + angleStep;
 800b3aa:	edc4 2a02 	vstr	s5, [r4, #8]
    pHandle->SubStepDuration = pHandle->MovementDuration / 9.0f;
 800b3ae:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
    pHandle->SubStep[0] = 1 * pHandle->SubStepDuration;   /* Sub-step 1 of acceleration phase */
 800b3b2:	edc4 7a04 	vstr	s15, [r4, #16]
    pHandle->SubStep[1] = 2 * pHandle->SubStepDuration;   /* Sub-step 2 of acceleration phase */
 800b3b6:	ed84 3a05 	vstr	s6, [r4, #20]
    pHandle->SubStep[2] = 3 * pHandle->SubStepDuration;   /* Sub-step 3 of acceleration phase */
 800b3ba:	ed84 4a06 	vstr	s8, [r4, #24]
    pHandle->SubStep[3] = 6 * pHandle->SubStepDuration;   /* Sub-step 1 of deceleration phase */
 800b3be:	edc4 4a07 	vstr	s9, [r4, #28]
    pHandle->SubStep[4] = 7 * pHandle->SubStepDuration;   /* Sub-step 2 of deceleration phase */
 800b3c2:	ed84 5a08 	vstr	s10, [r4, #32]
    pHandle->SubStep[5] = 8 * pHandle->SubStepDuration;   /* Sub-step 3 of deceleration phase */
 800b3c6:	ed84 6a09 	vstr	s12, [r4, #36]	; 0x24
    pHandle->Jerk = pHandle->AngleStep / (12 * pHandle->SubStepDuration * pHandle->SubStepDuration * pHandle->SubStepDuration);
 800b3ca:	edc4 3a0d 	vstr	s7, [r4, #52]	; 0x34
    pHandle->CruiseSpeed = 2 * pHandle->Jerk * pHandle->SubStepDuration * pHandle->SubStepDuration;
 800b3ce:	edc4 6a0e 	vstr	s13, [r4, #56]	; 0x38
    pHandle->Theta = startingAngle;
 800b3d2:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
  return (RetConfigStatus);
 800b3d6:	e796      	b.n	800b306 <TC_EncAlignmentCommand+0x56>
 800b3d8:	3e638e39 	.word	0x3e638e39
 800b3dc:	38c90fdb 	.word	0x38c90fdb
 800b3e0:	40c90fdb 	.word	0x40c90fdb
 800b3e4:	3f060a92 	.word	0x3f060a92
 800b3e8:	3de38e39 	.word	0x3de38e39

0800b3ec <TC_EncoderReset>:
  * @brief  Set the absolute zero mechanical position.
  * @param  pHandle: handler of the current instance of the Position Control component.
  */
void TC_EncoderReset(PosCtrl_Handle_t *pHandle)
{
  if ((!pHandle->EncoderAbsoluteAligned) && (pHandle->AlignmentStatus == TC_ZERO_ALIGNMENT_START))
 800b3ec:	f890 2052 	ldrb.w	r2, [r0, #82]	; 0x52
{
 800b3f0:	4603      	mov	r3, r0
  if ((!pHandle->EncoderAbsoluteAligned) && (pHandle->AlignmentStatus == TC_ZERO_ALIGNMENT_START))
 800b3f2:	b922      	cbnz	r2, 800b3fe <TC_EncoderReset+0x12>
 800b3f4:	f890 c062 	ldrb.w	ip, [r0, #98]	; 0x62
 800b3f8:	f1bc 0f01 	cmp.w	ip, #1
 800b3fc:	d000      	beq.n	800b400 <TC_EncoderReset+0x14>
    pHandle->AlignmentStatus = TC_ALIGNMENT_COMPLETED;
    pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
    pHandle->Theta = 0.0f;
    ENC_SetMecAngle(pHandle->pENC, pHandle->MecAngleOffset);
  }
}
 800b3fe:	4770      	bx	lr
    pHandle->MecAngleOffset = pHandle->pENC->_Super.hMecAngle;
 800b400:	6e40      	ldr	r0, [r0, #100]	; 0x64
 800b402:	f9b0 1006 	ldrsh.w	r1, [r0, #6]
 800b406:	f8a3 1054 	strh.w	r1, [r3, #84]	; 0x54
    pHandle->pENC->_Super.wMecAngle = 0;
 800b40a:	6082      	str	r2, [r0, #8]
    pHandle->EncoderAbsoluteAligned = true;
 800b40c:	f883 c052 	strb.w	ip, [r3, #82]	; 0x52
    pHandle->AlignmentStatus = TC_ALIGNMENT_COMPLETED;
 800b410:	f04f 0c02 	mov.w	ip, #2
 800b414:	f883 c062 	strb.w	ip, [r3, #98]	; 0x62
    pHandle->Theta = 0.0f;
 800b418:	f04f 0c00 	mov.w	ip, #0
    pHandle->PositionCtrlStatus = TC_READY_FOR_COMMAND;
 800b41c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    pHandle->Theta = 0.0f;
 800b420:	f8c3 c048 	str.w	ip, [r3, #72]	; 0x48
    ENC_SetMecAngle(pHandle->pENC, pHandle->MecAngleOffset);
 800b424:	f7fe b8c4 	b.w	80095b0 <ENC_SetMecAngle>

0800b428 <TC_GetCurrentPosition>:
  * @brief  Returns the current rotor mechanical angle, expressed in radiant.
  * @param  pHandle: handler of the current instance of the Position Control component.
  * @retval current mechanical position
  */
float TC_GetCurrentPosition(PosCtrl_Handle_t *pHandle)
{
 800b428:	b508      	push	{r3, lr}

  return ((float)((SPD_GetMecAngle(STC_GetSpeedSensor(pHandle->pSTC))) / RADTOS16));
 800b42a:	6e80      	ldr	r0, [r0, #104]	; 0x68
 800b42c:	f7ff fce6 	bl	800adfc <STC_GetSpeedSensor>
 800b430:	f7ff fc8a 	bl	800ad48 <SPD_GetMecAngle>
 800b434:	ee07 0a90 	vmov	s15, r0
 800b438:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800b43c:	eddf 7a02 	vldr	s15, [pc, #8]	; 800b448 <TC_GetCurrentPosition+0x20>
}
 800b440:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b444:	bd08      	pop	{r3, pc}
 800b446:	bf00      	nop
 800b448:	38c90fdb 	.word	0x38c90fdb

0800b44c <TC_GetTargetPosition>:
  * @retval Target mechanical position
  */
float TC_GetTargetPosition(PosCtrl_Handle_t *pHandle)
{
  return (pHandle->FinalAngle);
}
 800b44c:	ed90 0a02 	vldr	s0, [r0, #8]
 800b450:	4770      	bx	lr
 800b452:	bf00      	nop

0800b454 <TC_GetMoveDuration>:
  * @retval Duration of programmed movement
  */
float TC_GetMoveDuration(PosCtrl_Handle_t *pHandle)
{
  return (pHandle->MovementDuration);
}
 800b454:	ed90 0a00 	vldr	s0, [r0]
 800b458:	4770      	bx	lr
 800b45a:	bf00      	nop

0800b45c <TC_GetControlPositionStatus>:
  * @retval Position Control Status
  */
PosCtrlStatus_t TC_GetControlPositionStatus(PosCtrl_Handle_t *pHandle)
{
  return (pHandle->PositionCtrlStatus);
}
 800b45c:	f890 0060 	ldrb.w	r0, [r0, #96]	; 0x60
 800b460:	4770      	bx	lr
 800b462:	bf00      	nop

0800b464 <TC_GetAlignmentStatus>:
  * @param  pHandle handler of the current instance of the Position Control component.
  */
AlignStatus_t TC_GetAlignmentStatus(PosCtrl_Handle_t *pHandle)
{
  return (pHandle->AlignmentStatus);
}
 800b464:	f890 0062 	ldrb.w	r0, [r0, #98]	; 0x62
 800b468:	4770      	bx	lr
 800b46a:	bf00      	nop

0800b46c <TC_IncTick>:
  * @brief  Increments Tick counter used in follow mode.
  * @param  pHandle handler of the current instance of the Position Control component.
  */
void TC_IncTick(PosCtrl_Handle_t *pHandle)
{
  pHandle->TcTick++;
 800b46c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800b46e:	3301      	adds	r3, #1
 800b470:	6583      	str	r3, [r0, #88]	; 0x58
}
 800b472:	4770      	bx	lr

0800b474 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800b474:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800b476:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 800b478:	7003      	strb	r3, [r0, #0]
    pHandle->wElSpeedDpp32 = 0;
 800b47a:	e9c0 3308 	strd	r3, r3, [r0, #32]
    pHandle->_Super.hElAngle = 0;
 800b47e:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 800b480:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 800b482:	8243      	strh	r3, [r0, #18]
    pHandle->hRemainingStep = 0U;
 800b484:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->bTransitionStarted = false;
 800b486:	8583      	strh	r3, [r0, #44]	; 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 800b488:	85c2      	strh	r2, [r0, #46]	; 0x2e
    pHandle->hElAngleAccu = 0;
 800b48a:	6303      	str	r3, [r0, #48]	; 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 800b48c:	4770      	bx	lr
 800b48e:	bf00      	nop

0800b490 <VSS_Init>:
{
 800b490:	b508      	push	{r3, lr}
  VSS_Clear(pHandle);
 800b492:	f7ff ffef 	bl	800b474 <VSS_Clear>
}
 800b496:	bd08      	pop	{r3, pc}

0800b498 <VSS_SetMecAngle>:
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800b498:	7843      	ldrb	r3, [r0, #1]
    pHandle->hElAngleAccu = hMecAngle;
 800b49a:	8601      	strh	r1, [r0, #48]	; 0x30
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800b49c:	fb91 f3f3 	sdiv	r3, r1, r3
    pHandle->_Super.hElAngle = hMecAngle;
 800b4a0:	8081      	strh	r1, [r0, #4]
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 800b4a2:	80c3      	strh	r3, [r0, #6]
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 800b4a4:	4770      	bx	lr
 800b4a6:	bf00      	nop

0800b4a8 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 800b4a8:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 800b4ac:	b99b      	cbnz	r3, 800b4d6 <VSS_SetMecAcceleration+0x2e>
{
 800b4ae:	b510      	push	{r4, lr}
    {
      if (0U == hDurationms)
 800b4b0:	b992      	cbnz	r2, 800b4d8 <VSS_SetMecAcceleration+0x30>
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;

        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800b4b2:	8b43      	ldrh	r3, [r0, #26]
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800b4b4:	69c4      	ldr	r4, [r0, #28]
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 800b4b6:	8181      	strh	r1, [r0, #12]
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800b4b8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 800b4bc:	fb04 fc01 	mul.w	ip, r4, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800b4c0:	005b      	lsls	r3, r3, #1
                                              / (((int32_t)SPEED_UNIT)
 800b4c2:	fb9c f3f3 	sdiv	r3, ip, r3

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800b4c6:	f890 c001 	ldrb.w	ip, [r0, #1]

        pHandle->hRemainingStep = 0U;
 800b4ca:	8502      	strh	r2, [r0, #40]	; 0x28
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 800b4cc:	fb1c f303 	smulbb	r3, ip, r3
 800b4d0:	81c3      	strh	r3, [r0, #14]

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800b4d2:	8541      	strh	r1, [r0, #42]	; 0x2a
      }
    }
#ifdef NULL_PTR_VIR_SPD_SEN
  }
#endif
}
 800b4d4:	bd10      	pop	{r4, pc}
 800b4d6:	4770      	bx	lr
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 800b4d8:	8e83      	ldrh	r3, [r0, #52]	; 0x34
 800b4da:	4c16      	ldr	r4, [pc, #88]	; (800b534 <VSS_SetMecAcceleration+0x8c>)
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800b4dc:	f9b0 c00e 	ldrsh.w	ip, [r0, #14]
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 800b4e0:	fb02 f303 	mul.w	r3, r2, r3
 800b4e4:	fba4 4303 	umull	r4, r3, r4, r3
 800b4e8:	f3c3 138f 	ubfx	r3, r3, #6, #16
        hNbrStep++;
 800b4ec:	3301      	adds	r3, #1
 800b4ee:	b29b      	uxth	r3, r3
        pHandle->hRemainingStep = hNbrStep;
 800b4f0:	8503      	strh	r3, [r0, #40]	; 0x28
        if (0U == hNbrStep)
 800b4f2:	b923      	cbnz	r3, 800b4fe <VSS_SetMecAcceleration+0x56>
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800b4f4:	ea4f 430c 	mov.w	r3, ip, lsl #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800b4f8:	8541      	strh	r1, [r0, #42]	; 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800b4fa:	6243      	str	r3, [r0, #36]	; 0x24
}
 800b4fc:	bd10      	pop	{r4, pc}
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800b4fe:	8b42      	ldrh	r2, [r0, #26]
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800b500:	7844      	ldrb	r4, [r0, #1]
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 800b502:	8541      	strh	r1, [r0, #42]	; 0x2a
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800b504:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800b508:	ea4f 0e42 	mov.w	lr, r2, lsl #1
        hFinalMecSpeedDpp = (int16_t)((((int32_t )hFinalMecSpeedUnit) * ((int32_t)pHandle->_Super.DPPConvFactor))
 800b50c:	69c2      	ldr	r2, [r0, #28]
 800b50e:	fb01 f202 	mul.w	r2, r1, r2
                                    / (((int32_t )SPEED_UNIT) * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 800b512:	fb92 f2fe 	sdiv	r2, r2, lr
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 800b516:	fb9c fef4 	sdiv	lr, ip, r4
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800b51a:	eba2 020e 	sub.w	r2, r2, lr
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 800b51e:	0412      	lsls	r2, r2, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 800b520:	fb92 f3f3 	sdiv	r3, r2, r3
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 800b524:	fb04 f303 	mul.w	r3, r4, r3
 800b528:	6203      	str	r3, [r0, #32]
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 800b52a:	ea4f 430c 	mov.w	r3, ip, lsl #16
 800b52e:	6243      	str	r3, [r0, #36]	; 0x24
 800b530:	e7e4      	b.n	800b4fc <VSS_SetMecAcceleration+0x54>
 800b532:	bf00      	nop
 800b534:	10624dd3 	.word	0x10624dd3

0800b538 <__cvt>:
 800b538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b53c:	ec55 4b10 	vmov	r4, r5, d0
 800b540:	2d00      	cmp	r5, #0
 800b542:	460e      	mov	r6, r1
 800b544:	4619      	mov	r1, r3
 800b546:	462b      	mov	r3, r5
 800b548:	bfbb      	ittet	lt
 800b54a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b54e:	461d      	movlt	r5, r3
 800b550:	2300      	movge	r3, #0
 800b552:	232d      	movlt	r3, #45	; 0x2d
 800b554:	700b      	strb	r3, [r1, #0]
 800b556:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b558:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b55c:	4691      	mov	r9, r2
 800b55e:	f023 0820 	bic.w	r8, r3, #32
 800b562:	bfbc      	itt	lt
 800b564:	4622      	movlt	r2, r4
 800b566:	4614      	movlt	r4, r2
 800b568:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b56c:	d005      	beq.n	800b57a <__cvt+0x42>
 800b56e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b572:	d100      	bne.n	800b576 <__cvt+0x3e>
 800b574:	3601      	adds	r6, #1
 800b576:	2102      	movs	r1, #2
 800b578:	e000      	b.n	800b57c <__cvt+0x44>
 800b57a:	2103      	movs	r1, #3
 800b57c:	ab03      	add	r3, sp, #12
 800b57e:	9301      	str	r3, [sp, #4]
 800b580:	ab02      	add	r3, sp, #8
 800b582:	9300      	str	r3, [sp, #0]
 800b584:	ec45 4b10 	vmov	d0, r4, r5
 800b588:	4653      	mov	r3, sl
 800b58a:	4632      	mov	r2, r6
 800b58c:	f000 fe58 	bl	800c240 <_dtoa_r>
 800b590:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b594:	4607      	mov	r7, r0
 800b596:	d102      	bne.n	800b59e <__cvt+0x66>
 800b598:	f019 0f01 	tst.w	r9, #1
 800b59c:	d022      	beq.n	800b5e4 <__cvt+0xac>
 800b59e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b5a2:	eb07 0906 	add.w	r9, r7, r6
 800b5a6:	d110      	bne.n	800b5ca <__cvt+0x92>
 800b5a8:	783b      	ldrb	r3, [r7, #0]
 800b5aa:	2b30      	cmp	r3, #48	; 0x30
 800b5ac:	d10a      	bne.n	800b5c4 <__cvt+0x8c>
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	4620      	mov	r0, r4
 800b5b4:	4629      	mov	r1, r5
 800b5b6:	f7f5 faaf 	bl	8000b18 <__aeabi_dcmpeq>
 800b5ba:	b918      	cbnz	r0, 800b5c4 <__cvt+0x8c>
 800b5bc:	f1c6 0601 	rsb	r6, r6, #1
 800b5c0:	f8ca 6000 	str.w	r6, [sl]
 800b5c4:	f8da 3000 	ldr.w	r3, [sl]
 800b5c8:	4499      	add	r9, r3
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	4620      	mov	r0, r4
 800b5d0:	4629      	mov	r1, r5
 800b5d2:	f7f5 faa1 	bl	8000b18 <__aeabi_dcmpeq>
 800b5d6:	b108      	cbz	r0, 800b5dc <__cvt+0xa4>
 800b5d8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b5dc:	2230      	movs	r2, #48	; 0x30
 800b5de:	9b03      	ldr	r3, [sp, #12]
 800b5e0:	454b      	cmp	r3, r9
 800b5e2:	d307      	bcc.n	800b5f4 <__cvt+0xbc>
 800b5e4:	9b03      	ldr	r3, [sp, #12]
 800b5e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b5e8:	1bdb      	subs	r3, r3, r7
 800b5ea:	4638      	mov	r0, r7
 800b5ec:	6013      	str	r3, [r2, #0]
 800b5ee:	b004      	add	sp, #16
 800b5f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5f4:	1c59      	adds	r1, r3, #1
 800b5f6:	9103      	str	r1, [sp, #12]
 800b5f8:	701a      	strb	r2, [r3, #0]
 800b5fa:	e7f0      	b.n	800b5de <__cvt+0xa6>

0800b5fc <__exponent>:
 800b5fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b5fe:	4603      	mov	r3, r0
 800b600:	2900      	cmp	r1, #0
 800b602:	bfb8      	it	lt
 800b604:	4249      	neglt	r1, r1
 800b606:	f803 2b02 	strb.w	r2, [r3], #2
 800b60a:	bfb4      	ite	lt
 800b60c:	222d      	movlt	r2, #45	; 0x2d
 800b60e:	222b      	movge	r2, #43	; 0x2b
 800b610:	2909      	cmp	r1, #9
 800b612:	7042      	strb	r2, [r0, #1]
 800b614:	dd2a      	ble.n	800b66c <__exponent+0x70>
 800b616:	f10d 0207 	add.w	r2, sp, #7
 800b61a:	4617      	mov	r7, r2
 800b61c:	260a      	movs	r6, #10
 800b61e:	4694      	mov	ip, r2
 800b620:	fb91 f5f6 	sdiv	r5, r1, r6
 800b624:	fb06 1415 	mls	r4, r6, r5, r1
 800b628:	3430      	adds	r4, #48	; 0x30
 800b62a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b62e:	460c      	mov	r4, r1
 800b630:	2c63      	cmp	r4, #99	; 0x63
 800b632:	f102 32ff 	add.w	r2, r2, #4294967295
 800b636:	4629      	mov	r1, r5
 800b638:	dcf1      	bgt.n	800b61e <__exponent+0x22>
 800b63a:	3130      	adds	r1, #48	; 0x30
 800b63c:	f1ac 0402 	sub.w	r4, ip, #2
 800b640:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b644:	1c41      	adds	r1, r0, #1
 800b646:	4622      	mov	r2, r4
 800b648:	42ba      	cmp	r2, r7
 800b64a:	d30a      	bcc.n	800b662 <__exponent+0x66>
 800b64c:	f10d 0209 	add.w	r2, sp, #9
 800b650:	eba2 020c 	sub.w	r2, r2, ip
 800b654:	42bc      	cmp	r4, r7
 800b656:	bf88      	it	hi
 800b658:	2200      	movhi	r2, #0
 800b65a:	4413      	add	r3, r2
 800b65c:	1a18      	subs	r0, r3, r0
 800b65e:	b003      	add	sp, #12
 800b660:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b662:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b666:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b66a:	e7ed      	b.n	800b648 <__exponent+0x4c>
 800b66c:	2330      	movs	r3, #48	; 0x30
 800b66e:	3130      	adds	r1, #48	; 0x30
 800b670:	7083      	strb	r3, [r0, #2]
 800b672:	70c1      	strb	r1, [r0, #3]
 800b674:	1d03      	adds	r3, r0, #4
 800b676:	e7f1      	b.n	800b65c <__exponent+0x60>

0800b678 <_printf_float>:
 800b678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b67c:	ed2d 8b02 	vpush	{d8}
 800b680:	b08d      	sub	sp, #52	; 0x34
 800b682:	460c      	mov	r4, r1
 800b684:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b688:	4616      	mov	r6, r2
 800b68a:	461f      	mov	r7, r3
 800b68c:	4605      	mov	r5, r0
 800b68e:	f000 fcc7 	bl	800c020 <_localeconv_r>
 800b692:	f8d0 a000 	ldr.w	sl, [r0]
 800b696:	4650      	mov	r0, sl
 800b698:	f7f4 fe12 	bl	80002c0 <strlen>
 800b69c:	2300      	movs	r3, #0
 800b69e:	930a      	str	r3, [sp, #40]	; 0x28
 800b6a0:	6823      	ldr	r3, [r4, #0]
 800b6a2:	9305      	str	r3, [sp, #20]
 800b6a4:	f8d8 3000 	ldr.w	r3, [r8]
 800b6a8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b6ac:	3307      	adds	r3, #7
 800b6ae:	f023 0307 	bic.w	r3, r3, #7
 800b6b2:	f103 0208 	add.w	r2, r3, #8
 800b6b6:	f8c8 2000 	str.w	r2, [r8]
 800b6ba:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b6be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b6c2:	9307      	str	r3, [sp, #28]
 800b6c4:	f8cd 8018 	str.w	r8, [sp, #24]
 800b6c8:	ee08 0a10 	vmov	s16, r0
 800b6cc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b6d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b6d4:	4b9e      	ldr	r3, [pc, #632]	; (800b950 <_printf_float+0x2d8>)
 800b6d6:	f04f 32ff 	mov.w	r2, #4294967295
 800b6da:	f7f5 fa4f 	bl	8000b7c <__aeabi_dcmpun>
 800b6de:	bb88      	cbnz	r0, 800b744 <_printf_float+0xcc>
 800b6e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b6e4:	4b9a      	ldr	r3, [pc, #616]	; (800b950 <_printf_float+0x2d8>)
 800b6e6:	f04f 32ff 	mov.w	r2, #4294967295
 800b6ea:	f7f5 fa29 	bl	8000b40 <__aeabi_dcmple>
 800b6ee:	bb48      	cbnz	r0, 800b744 <_printf_float+0xcc>
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	4640      	mov	r0, r8
 800b6f6:	4649      	mov	r1, r9
 800b6f8:	f7f5 fa18 	bl	8000b2c <__aeabi_dcmplt>
 800b6fc:	b110      	cbz	r0, 800b704 <_printf_float+0x8c>
 800b6fe:	232d      	movs	r3, #45	; 0x2d
 800b700:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b704:	4a93      	ldr	r2, [pc, #588]	; (800b954 <_printf_float+0x2dc>)
 800b706:	4b94      	ldr	r3, [pc, #592]	; (800b958 <_printf_float+0x2e0>)
 800b708:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b70c:	bf94      	ite	ls
 800b70e:	4690      	movls	r8, r2
 800b710:	4698      	movhi	r8, r3
 800b712:	2303      	movs	r3, #3
 800b714:	6123      	str	r3, [r4, #16]
 800b716:	9b05      	ldr	r3, [sp, #20]
 800b718:	f023 0304 	bic.w	r3, r3, #4
 800b71c:	6023      	str	r3, [r4, #0]
 800b71e:	f04f 0900 	mov.w	r9, #0
 800b722:	9700      	str	r7, [sp, #0]
 800b724:	4633      	mov	r3, r6
 800b726:	aa0b      	add	r2, sp, #44	; 0x2c
 800b728:	4621      	mov	r1, r4
 800b72a:	4628      	mov	r0, r5
 800b72c:	f000 f9da 	bl	800bae4 <_printf_common>
 800b730:	3001      	adds	r0, #1
 800b732:	f040 8090 	bne.w	800b856 <_printf_float+0x1de>
 800b736:	f04f 30ff 	mov.w	r0, #4294967295
 800b73a:	b00d      	add	sp, #52	; 0x34
 800b73c:	ecbd 8b02 	vpop	{d8}
 800b740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b744:	4642      	mov	r2, r8
 800b746:	464b      	mov	r3, r9
 800b748:	4640      	mov	r0, r8
 800b74a:	4649      	mov	r1, r9
 800b74c:	f7f5 fa16 	bl	8000b7c <__aeabi_dcmpun>
 800b750:	b140      	cbz	r0, 800b764 <_printf_float+0xec>
 800b752:	464b      	mov	r3, r9
 800b754:	2b00      	cmp	r3, #0
 800b756:	bfbc      	itt	lt
 800b758:	232d      	movlt	r3, #45	; 0x2d
 800b75a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b75e:	4a7f      	ldr	r2, [pc, #508]	; (800b95c <_printf_float+0x2e4>)
 800b760:	4b7f      	ldr	r3, [pc, #508]	; (800b960 <_printf_float+0x2e8>)
 800b762:	e7d1      	b.n	800b708 <_printf_float+0x90>
 800b764:	6863      	ldr	r3, [r4, #4]
 800b766:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b76a:	9206      	str	r2, [sp, #24]
 800b76c:	1c5a      	adds	r2, r3, #1
 800b76e:	d13f      	bne.n	800b7f0 <_printf_float+0x178>
 800b770:	2306      	movs	r3, #6
 800b772:	6063      	str	r3, [r4, #4]
 800b774:	9b05      	ldr	r3, [sp, #20]
 800b776:	6861      	ldr	r1, [r4, #4]
 800b778:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b77c:	2300      	movs	r3, #0
 800b77e:	9303      	str	r3, [sp, #12]
 800b780:	ab0a      	add	r3, sp, #40	; 0x28
 800b782:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b786:	ab09      	add	r3, sp, #36	; 0x24
 800b788:	ec49 8b10 	vmov	d0, r8, r9
 800b78c:	9300      	str	r3, [sp, #0]
 800b78e:	6022      	str	r2, [r4, #0]
 800b790:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b794:	4628      	mov	r0, r5
 800b796:	f7ff fecf 	bl	800b538 <__cvt>
 800b79a:	9b06      	ldr	r3, [sp, #24]
 800b79c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b79e:	2b47      	cmp	r3, #71	; 0x47
 800b7a0:	4680      	mov	r8, r0
 800b7a2:	d108      	bne.n	800b7b6 <_printf_float+0x13e>
 800b7a4:	1cc8      	adds	r0, r1, #3
 800b7a6:	db02      	blt.n	800b7ae <_printf_float+0x136>
 800b7a8:	6863      	ldr	r3, [r4, #4]
 800b7aa:	4299      	cmp	r1, r3
 800b7ac:	dd41      	ble.n	800b832 <_printf_float+0x1ba>
 800b7ae:	f1ab 0302 	sub.w	r3, fp, #2
 800b7b2:	fa5f fb83 	uxtb.w	fp, r3
 800b7b6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b7ba:	d820      	bhi.n	800b7fe <_printf_float+0x186>
 800b7bc:	3901      	subs	r1, #1
 800b7be:	465a      	mov	r2, fp
 800b7c0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b7c4:	9109      	str	r1, [sp, #36]	; 0x24
 800b7c6:	f7ff ff19 	bl	800b5fc <__exponent>
 800b7ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7cc:	1813      	adds	r3, r2, r0
 800b7ce:	2a01      	cmp	r2, #1
 800b7d0:	4681      	mov	r9, r0
 800b7d2:	6123      	str	r3, [r4, #16]
 800b7d4:	dc02      	bgt.n	800b7dc <_printf_float+0x164>
 800b7d6:	6822      	ldr	r2, [r4, #0]
 800b7d8:	07d2      	lsls	r2, r2, #31
 800b7da:	d501      	bpl.n	800b7e0 <_printf_float+0x168>
 800b7dc:	3301      	adds	r3, #1
 800b7de:	6123      	str	r3, [r4, #16]
 800b7e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d09c      	beq.n	800b722 <_printf_float+0xaa>
 800b7e8:	232d      	movs	r3, #45	; 0x2d
 800b7ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7ee:	e798      	b.n	800b722 <_printf_float+0xaa>
 800b7f0:	9a06      	ldr	r2, [sp, #24]
 800b7f2:	2a47      	cmp	r2, #71	; 0x47
 800b7f4:	d1be      	bne.n	800b774 <_printf_float+0xfc>
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d1bc      	bne.n	800b774 <_printf_float+0xfc>
 800b7fa:	2301      	movs	r3, #1
 800b7fc:	e7b9      	b.n	800b772 <_printf_float+0xfa>
 800b7fe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b802:	d118      	bne.n	800b836 <_printf_float+0x1be>
 800b804:	2900      	cmp	r1, #0
 800b806:	6863      	ldr	r3, [r4, #4]
 800b808:	dd0b      	ble.n	800b822 <_printf_float+0x1aa>
 800b80a:	6121      	str	r1, [r4, #16]
 800b80c:	b913      	cbnz	r3, 800b814 <_printf_float+0x19c>
 800b80e:	6822      	ldr	r2, [r4, #0]
 800b810:	07d0      	lsls	r0, r2, #31
 800b812:	d502      	bpl.n	800b81a <_printf_float+0x1a2>
 800b814:	3301      	adds	r3, #1
 800b816:	440b      	add	r3, r1
 800b818:	6123      	str	r3, [r4, #16]
 800b81a:	65a1      	str	r1, [r4, #88]	; 0x58
 800b81c:	f04f 0900 	mov.w	r9, #0
 800b820:	e7de      	b.n	800b7e0 <_printf_float+0x168>
 800b822:	b913      	cbnz	r3, 800b82a <_printf_float+0x1b2>
 800b824:	6822      	ldr	r2, [r4, #0]
 800b826:	07d2      	lsls	r2, r2, #31
 800b828:	d501      	bpl.n	800b82e <_printf_float+0x1b6>
 800b82a:	3302      	adds	r3, #2
 800b82c:	e7f4      	b.n	800b818 <_printf_float+0x1a0>
 800b82e:	2301      	movs	r3, #1
 800b830:	e7f2      	b.n	800b818 <_printf_float+0x1a0>
 800b832:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b838:	4299      	cmp	r1, r3
 800b83a:	db05      	blt.n	800b848 <_printf_float+0x1d0>
 800b83c:	6823      	ldr	r3, [r4, #0]
 800b83e:	6121      	str	r1, [r4, #16]
 800b840:	07d8      	lsls	r0, r3, #31
 800b842:	d5ea      	bpl.n	800b81a <_printf_float+0x1a2>
 800b844:	1c4b      	adds	r3, r1, #1
 800b846:	e7e7      	b.n	800b818 <_printf_float+0x1a0>
 800b848:	2900      	cmp	r1, #0
 800b84a:	bfd4      	ite	le
 800b84c:	f1c1 0202 	rsble	r2, r1, #2
 800b850:	2201      	movgt	r2, #1
 800b852:	4413      	add	r3, r2
 800b854:	e7e0      	b.n	800b818 <_printf_float+0x1a0>
 800b856:	6823      	ldr	r3, [r4, #0]
 800b858:	055a      	lsls	r2, r3, #21
 800b85a:	d407      	bmi.n	800b86c <_printf_float+0x1f4>
 800b85c:	6923      	ldr	r3, [r4, #16]
 800b85e:	4642      	mov	r2, r8
 800b860:	4631      	mov	r1, r6
 800b862:	4628      	mov	r0, r5
 800b864:	47b8      	blx	r7
 800b866:	3001      	adds	r0, #1
 800b868:	d12c      	bne.n	800b8c4 <_printf_float+0x24c>
 800b86a:	e764      	b.n	800b736 <_printf_float+0xbe>
 800b86c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b870:	f240 80e0 	bls.w	800ba34 <_printf_float+0x3bc>
 800b874:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b878:	2200      	movs	r2, #0
 800b87a:	2300      	movs	r3, #0
 800b87c:	f7f5 f94c 	bl	8000b18 <__aeabi_dcmpeq>
 800b880:	2800      	cmp	r0, #0
 800b882:	d034      	beq.n	800b8ee <_printf_float+0x276>
 800b884:	4a37      	ldr	r2, [pc, #220]	; (800b964 <_printf_float+0x2ec>)
 800b886:	2301      	movs	r3, #1
 800b888:	4631      	mov	r1, r6
 800b88a:	4628      	mov	r0, r5
 800b88c:	47b8      	blx	r7
 800b88e:	3001      	adds	r0, #1
 800b890:	f43f af51 	beq.w	800b736 <_printf_float+0xbe>
 800b894:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b898:	429a      	cmp	r2, r3
 800b89a:	db02      	blt.n	800b8a2 <_printf_float+0x22a>
 800b89c:	6823      	ldr	r3, [r4, #0]
 800b89e:	07d8      	lsls	r0, r3, #31
 800b8a0:	d510      	bpl.n	800b8c4 <_printf_float+0x24c>
 800b8a2:	ee18 3a10 	vmov	r3, s16
 800b8a6:	4652      	mov	r2, sl
 800b8a8:	4631      	mov	r1, r6
 800b8aa:	4628      	mov	r0, r5
 800b8ac:	47b8      	blx	r7
 800b8ae:	3001      	adds	r0, #1
 800b8b0:	f43f af41 	beq.w	800b736 <_printf_float+0xbe>
 800b8b4:	f04f 0800 	mov.w	r8, #0
 800b8b8:	f104 091a 	add.w	r9, r4, #26
 800b8bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8be:	3b01      	subs	r3, #1
 800b8c0:	4543      	cmp	r3, r8
 800b8c2:	dc09      	bgt.n	800b8d8 <_printf_float+0x260>
 800b8c4:	6823      	ldr	r3, [r4, #0]
 800b8c6:	079b      	lsls	r3, r3, #30
 800b8c8:	f100 8107 	bmi.w	800bada <_printf_float+0x462>
 800b8cc:	68e0      	ldr	r0, [r4, #12]
 800b8ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8d0:	4298      	cmp	r0, r3
 800b8d2:	bfb8      	it	lt
 800b8d4:	4618      	movlt	r0, r3
 800b8d6:	e730      	b.n	800b73a <_printf_float+0xc2>
 800b8d8:	2301      	movs	r3, #1
 800b8da:	464a      	mov	r2, r9
 800b8dc:	4631      	mov	r1, r6
 800b8de:	4628      	mov	r0, r5
 800b8e0:	47b8      	blx	r7
 800b8e2:	3001      	adds	r0, #1
 800b8e4:	f43f af27 	beq.w	800b736 <_printf_float+0xbe>
 800b8e8:	f108 0801 	add.w	r8, r8, #1
 800b8ec:	e7e6      	b.n	800b8bc <_printf_float+0x244>
 800b8ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	dc39      	bgt.n	800b968 <_printf_float+0x2f0>
 800b8f4:	4a1b      	ldr	r2, [pc, #108]	; (800b964 <_printf_float+0x2ec>)
 800b8f6:	2301      	movs	r3, #1
 800b8f8:	4631      	mov	r1, r6
 800b8fa:	4628      	mov	r0, r5
 800b8fc:	47b8      	blx	r7
 800b8fe:	3001      	adds	r0, #1
 800b900:	f43f af19 	beq.w	800b736 <_printf_float+0xbe>
 800b904:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b908:	4313      	orrs	r3, r2
 800b90a:	d102      	bne.n	800b912 <_printf_float+0x29a>
 800b90c:	6823      	ldr	r3, [r4, #0]
 800b90e:	07d9      	lsls	r1, r3, #31
 800b910:	d5d8      	bpl.n	800b8c4 <_printf_float+0x24c>
 800b912:	ee18 3a10 	vmov	r3, s16
 800b916:	4652      	mov	r2, sl
 800b918:	4631      	mov	r1, r6
 800b91a:	4628      	mov	r0, r5
 800b91c:	47b8      	blx	r7
 800b91e:	3001      	adds	r0, #1
 800b920:	f43f af09 	beq.w	800b736 <_printf_float+0xbe>
 800b924:	f04f 0900 	mov.w	r9, #0
 800b928:	f104 0a1a 	add.w	sl, r4, #26
 800b92c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b92e:	425b      	negs	r3, r3
 800b930:	454b      	cmp	r3, r9
 800b932:	dc01      	bgt.n	800b938 <_printf_float+0x2c0>
 800b934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b936:	e792      	b.n	800b85e <_printf_float+0x1e6>
 800b938:	2301      	movs	r3, #1
 800b93a:	4652      	mov	r2, sl
 800b93c:	4631      	mov	r1, r6
 800b93e:	4628      	mov	r0, r5
 800b940:	47b8      	blx	r7
 800b942:	3001      	adds	r0, #1
 800b944:	f43f aef7 	beq.w	800b736 <_printf_float+0xbe>
 800b948:	f109 0901 	add.w	r9, r9, #1
 800b94c:	e7ee      	b.n	800b92c <_printf_float+0x2b4>
 800b94e:	bf00      	nop
 800b950:	7fefffff 	.word	0x7fefffff
 800b954:	0800e334 	.word	0x0800e334
 800b958:	0800e338 	.word	0x0800e338
 800b95c:	0800e33c 	.word	0x0800e33c
 800b960:	0800e340 	.word	0x0800e340
 800b964:	0800e344 	.word	0x0800e344
 800b968:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b96a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b96c:	429a      	cmp	r2, r3
 800b96e:	bfa8      	it	ge
 800b970:	461a      	movge	r2, r3
 800b972:	2a00      	cmp	r2, #0
 800b974:	4691      	mov	r9, r2
 800b976:	dc37      	bgt.n	800b9e8 <_printf_float+0x370>
 800b978:	f04f 0b00 	mov.w	fp, #0
 800b97c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b980:	f104 021a 	add.w	r2, r4, #26
 800b984:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b986:	9305      	str	r3, [sp, #20]
 800b988:	eba3 0309 	sub.w	r3, r3, r9
 800b98c:	455b      	cmp	r3, fp
 800b98e:	dc33      	bgt.n	800b9f8 <_printf_float+0x380>
 800b990:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b994:	429a      	cmp	r2, r3
 800b996:	db3b      	blt.n	800ba10 <_printf_float+0x398>
 800b998:	6823      	ldr	r3, [r4, #0]
 800b99a:	07da      	lsls	r2, r3, #31
 800b99c:	d438      	bmi.n	800ba10 <_printf_float+0x398>
 800b99e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b9a2:	eba2 0903 	sub.w	r9, r2, r3
 800b9a6:	9b05      	ldr	r3, [sp, #20]
 800b9a8:	1ad2      	subs	r2, r2, r3
 800b9aa:	4591      	cmp	r9, r2
 800b9ac:	bfa8      	it	ge
 800b9ae:	4691      	movge	r9, r2
 800b9b0:	f1b9 0f00 	cmp.w	r9, #0
 800b9b4:	dc35      	bgt.n	800ba22 <_printf_float+0x3aa>
 800b9b6:	f04f 0800 	mov.w	r8, #0
 800b9ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b9be:	f104 0a1a 	add.w	sl, r4, #26
 800b9c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b9c6:	1a9b      	subs	r3, r3, r2
 800b9c8:	eba3 0309 	sub.w	r3, r3, r9
 800b9cc:	4543      	cmp	r3, r8
 800b9ce:	f77f af79 	ble.w	800b8c4 <_printf_float+0x24c>
 800b9d2:	2301      	movs	r3, #1
 800b9d4:	4652      	mov	r2, sl
 800b9d6:	4631      	mov	r1, r6
 800b9d8:	4628      	mov	r0, r5
 800b9da:	47b8      	blx	r7
 800b9dc:	3001      	adds	r0, #1
 800b9de:	f43f aeaa 	beq.w	800b736 <_printf_float+0xbe>
 800b9e2:	f108 0801 	add.w	r8, r8, #1
 800b9e6:	e7ec      	b.n	800b9c2 <_printf_float+0x34a>
 800b9e8:	4613      	mov	r3, r2
 800b9ea:	4631      	mov	r1, r6
 800b9ec:	4642      	mov	r2, r8
 800b9ee:	4628      	mov	r0, r5
 800b9f0:	47b8      	blx	r7
 800b9f2:	3001      	adds	r0, #1
 800b9f4:	d1c0      	bne.n	800b978 <_printf_float+0x300>
 800b9f6:	e69e      	b.n	800b736 <_printf_float+0xbe>
 800b9f8:	2301      	movs	r3, #1
 800b9fa:	4631      	mov	r1, r6
 800b9fc:	4628      	mov	r0, r5
 800b9fe:	9205      	str	r2, [sp, #20]
 800ba00:	47b8      	blx	r7
 800ba02:	3001      	adds	r0, #1
 800ba04:	f43f ae97 	beq.w	800b736 <_printf_float+0xbe>
 800ba08:	9a05      	ldr	r2, [sp, #20]
 800ba0a:	f10b 0b01 	add.w	fp, fp, #1
 800ba0e:	e7b9      	b.n	800b984 <_printf_float+0x30c>
 800ba10:	ee18 3a10 	vmov	r3, s16
 800ba14:	4652      	mov	r2, sl
 800ba16:	4631      	mov	r1, r6
 800ba18:	4628      	mov	r0, r5
 800ba1a:	47b8      	blx	r7
 800ba1c:	3001      	adds	r0, #1
 800ba1e:	d1be      	bne.n	800b99e <_printf_float+0x326>
 800ba20:	e689      	b.n	800b736 <_printf_float+0xbe>
 800ba22:	9a05      	ldr	r2, [sp, #20]
 800ba24:	464b      	mov	r3, r9
 800ba26:	4442      	add	r2, r8
 800ba28:	4631      	mov	r1, r6
 800ba2a:	4628      	mov	r0, r5
 800ba2c:	47b8      	blx	r7
 800ba2e:	3001      	adds	r0, #1
 800ba30:	d1c1      	bne.n	800b9b6 <_printf_float+0x33e>
 800ba32:	e680      	b.n	800b736 <_printf_float+0xbe>
 800ba34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ba36:	2a01      	cmp	r2, #1
 800ba38:	dc01      	bgt.n	800ba3e <_printf_float+0x3c6>
 800ba3a:	07db      	lsls	r3, r3, #31
 800ba3c:	d53a      	bpl.n	800bab4 <_printf_float+0x43c>
 800ba3e:	2301      	movs	r3, #1
 800ba40:	4642      	mov	r2, r8
 800ba42:	4631      	mov	r1, r6
 800ba44:	4628      	mov	r0, r5
 800ba46:	47b8      	blx	r7
 800ba48:	3001      	adds	r0, #1
 800ba4a:	f43f ae74 	beq.w	800b736 <_printf_float+0xbe>
 800ba4e:	ee18 3a10 	vmov	r3, s16
 800ba52:	4652      	mov	r2, sl
 800ba54:	4631      	mov	r1, r6
 800ba56:	4628      	mov	r0, r5
 800ba58:	47b8      	blx	r7
 800ba5a:	3001      	adds	r0, #1
 800ba5c:	f43f ae6b 	beq.w	800b736 <_printf_float+0xbe>
 800ba60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ba64:	2200      	movs	r2, #0
 800ba66:	2300      	movs	r3, #0
 800ba68:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800ba6c:	f7f5 f854 	bl	8000b18 <__aeabi_dcmpeq>
 800ba70:	b9d8      	cbnz	r0, 800baaa <_printf_float+0x432>
 800ba72:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ba76:	f108 0201 	add.w	r2, r8, #1
 800ba7a:	4631      	mov	r1, r6
 800ba7c:	4628      	mov	r0, r5
 800ba7e:	47b8      	blx	r7
 800ba80:	3001      	adds	r0, #1
 800ba82:	d10e      	bne.n	800baa2 <_printf_float+0x42a>
 800ba84:	e657      	b.n	800b736 <_printf_float+0xbe>
 800ba86:	2301      	movs	r3, #1
 800ba88:	4652      	mov	r2, sl
 800ba8a:	4631      	mov	r1, r6
 800ba8c:	4628      	mov	r0, r5
 800ba8e:	47b8      	blx	r7
 800ba90:	3001      	adds	r0, #1
 800ba92:	f43f ae50 	beq.w	800b736 <_printf_float+0xbe>
 800ba96:	f108 0801 	add.w	r8, r8, #1
 800ba9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba9c:	3b01      	subs	r3, #1
 800ba9e:	4543      	cmp	r3, r8
 800baa0:	dcf1      	bgt.n	800ba86 <_printf_float+0x40e>
 800baa2:	464b      	mov	r3, r9
 800baa4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800baa8:	e6da      	b.n	800b860 <_printf_float+0x1e8>
 800baaa:	f04f 0800 	mov.w	r8, #0
 800baae:	f104 0a1a 	add.w	sl, r4, #26
 800bab2:	e7f2      	b.n	800ba9a <_printf_float+0x422>
 800bab4:	2301      	movs	r3, #1
 800bab6:	4642      	mov	r2, r8
 800bab8:	e7df      	b.n	800ba7a <_printf_float+0x402>
 800baba:	2301      	movs	r3, #1
 800babc:	464a      	mov	r2, r9
 800babe:	4631      	mov	r1, r6
 800bac0:	4628      	mov	r0, r5
 800bac2:	47b8      	blx	r7
 800bac4:	3001      	adds	r0, #1
 800bac6:	f43f ae36 	beq.w	800b736 <_printf_float+0xbe>
 800baca:	f108 0801 	add.w	r8, r8, #1
 800bace:	68e3      	ldr	r3, [r4, #12]
 800bad0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bad2:	1a5b      	subs	r3, r3, r1
 800bad4:	4543      	cmp	r3, r8
 800bad6:	dcf0      	bgt.n	800baba <_printf_float+0x442>
 800bad8:	e6f8      	b.n	800b8cc <_printf_float+0x254>
 800bada:	f04f 0800 	mov.w	r8, #0
 800bade:	f104 0919 	add.w	r9, r4, #25
 800bae2:	e7f4      	b.n	800bace <_printf_float+0x456>

0800bae4 <_printf_common>:
 800bae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bae8:	4616      	mov	r6, r2
 800baea:	4699      	mov	r9, r3
 800baec:	688a      	ldr	r2, [r1, #8]
 800baee:	690b      	ldr	r3, [r1, #16]
 800baf0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800baf4:	4293      	cmp	r3, r2
 800baf6:	bfb8      	it	lt
 800baf8:	4613      	movlt	r3, r2
 800bafa:	6033      	str	r3, [r6, #0]
 800bafc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bb00:	4607      	mov	r7, r0
 800bb02:	460c      	mov	r4, r1
 800bb04:	b10a      	cbz	r2, 800bb0a <_printf_common+0x26>
 800bb06:	3301      	adds	r3, #1
 800bb08:	6033      	str	r3, [r6, #0]
 800bb0a:	6823      	ldr	r3, [r4, #0]
 800bb0c:	0699      	lsls	r1, r3, #26
 800bb0e:	bf42      	ittt	mi
 800bb10:	6833      	ldrmi	r3, [r6, #0]
 800bb12:	3302      	addmi	r3, #2
 800bb14:	6033      	strmi	r3, [r6, #0]
 800bb16:	6825      	ldr	r5, [r4, #0]
 800bb18:	f015 0506 	ands.w	r5, r5, #6
 800bb1c:	d106      	bne.n	800bb2c <_printf_common+0x48>
 800bb1e:	f104 0a19 	add.w	sl, r4, #25
 800bb22:	68e3      	ldr	r3, [r4, #12]
 800bb24:	6832      	ldr	r2, [r6, #0]
 800bb26:	1a9b      	subs	r3, r3, r2
 800bb28:	42ab      	cmp	r3, r5
 800bb2a:	dc26      	bgt.n	800bb7a <_printf_common+0x96>
 800bb2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bb30:	1e13      	subs	r3, r2, #0
 800bb32:	6822      	ldr	r2, [r4, #0]
 800bb34:	bf18      	it	ne
 800bb36:	2301      	movne	r3, #1
 800bb38:	0692      	lsls	r2, r2, #26
 800bb3a:	d42b      	bmi.n	800bb94 <_printf_common+0xb0>
 800bb3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bb40:	4649      	mov	r1, r9
 800bb42:	4638      	mov	r0, r7
 800bb44:	47c0      	blx	r8
 800bb46:	3001      	adds	r0, #1
 800bb48:	d01e      	beq.n	800bb88 <_printf_common+0xa4>
 800bb4a:	6823      	ldr	r3, [r4, #0]
 800bb4c:	6922      	ldr	r2, [r4, #16]
 800bb4e:	f003 0306 	and.w	r3, r3, #6
 800bb52:	2b04      	cmp	r3, #4
 800bb54:	bf02      	ittt	eq
 800bb56:	68e5      	ldreq	r5, [r4, #12]
 800bb58:	6833      	ldreq	r3, [r6, #0]
 800bb5a:	1aed      	subeq	r5, r5, r3
 800bb5c:	68a3      	ldr	r3, [r4, #8]
 800bb5e:	bf0c      	ite	eq
 800bb60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb64:	2500      	movne	r5, #0
 800bb66:	4293      	cmp	r3, r2
 800bb68:	bfc4      	itt	gt
 800bb6a:	1a9b      	subgt	r3, r3, r2
 800bb6c:	18ed      	addgt	r5, r5, r3
 800bb6e:	2600      	movs	r6, #0
 800bb70:	341a      	adds	r4, #26
 800bb72:	42b5      	cmp	r5, r6
 800bb74:	d11a      	bne.n	800bbac <_printf_common+0xc8>
 800bb76:	2000      	movs	r0, #0
 800bb78:	e008      	b.n	800bb8c <_printf_common+0xa8>
 800bb7a:	2301      	movs	r3, #1
 800bb7c:	4652      	mov	r2, sl
 800bb7e:	4649      	mov	r1, r9
 800bb80:	4638      	mov	r0, r7
 800bb82:	47c0      	blx	r8
 800bb84:	3001      	adds	r0, #1
 800bb86:	d103      	bne.n	800bb90 <_printf_common+0xac>
 800bb88:	f04f 30ff 	mov.w	r0, #4294967295
 800bb8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb90:	3501      	adds	r5, #1
 800bb92:	e7c6      	b.n	800bb22 <_printf_common+0x3e>
 800bb94:	18e1      	adds	r1, r4, r3
 800bb96:	1c5a      	adds	r2, r3, #1
 800bb98:	2030      	movs	r0, #48	; 0x30
 800bb9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bb9e:	4422      	add	r2, r4
 800bba0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bba4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bba8:	3302      	adds	r3, #2
 800bbaa:	e7c7      	b.n	800bb3c <_printf_common+0x58>
 800bbac:	2301      	movs	r3, #1
 800bbae:	4622      	mov	r2, r4
 800bbb0:	4649      	mov	r1, r9
 800bbb2:	4638      	mov	r0, r7
 800bbb4:	47c0      	blx	r8
 800bbb6:	3001      	adds	r0, #1
 800bbb8:	d0e6      	beq.n	800bb88 <_printf_common+0xa4>
 800bbba:	3601      	adds	r6, #1
 800bbbc:	e7d9      	b.n	800bb72 <_printf_common+0x8e>
	...

0800bbc0 <_printf_i>:
 800bbc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbc4:	7e0f      	ldrb	r7, [r1, #24]
 800bbc6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bbc8:	2f78      	cmp	r7, #120	; 0x78
 800bbca:	4691      	mov	r9, r2
 800bbcc:	4680      	mov	r8, r0
 800bbce:	460c      	mov	r4, r1
 800bbd0:	469a      	mov	sl, r3
 800bbd2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800bbd6:	d807      	bhi.n	800bbe8 <_printf_i+0x28>
 800bbd8:	2f62      	cmp	r7, #98	; 0x62
 800bbda:	d80a      	bhi.n	800bbf2 <_printf_i+0x32>
 800bbdc:	2f00      	cmp	r7, #0
 800bbde:	f000 80d4 	beq.w	800bd8a <_printf_i+0x1ca>
 800bbe2:	2f58      	cmp	r7, #88	; 0x58
 800bbe4:	f000 80c0 	beq.w	800bd68 <_printf_i+0x1a8>
 800bbe8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bbec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bbf0:	e03a      	b.n	800bc68 <_printf_i+0xa8>
 800bbf2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bbf6:	2b15      	cmp	r3, #21
 800bbf8:	d8f6      	bhi.n	800bbe8 <_printf_i+0x28>
 800bbfa:	a101      	add	r1, pc, #4	; (adr r1, 800bc00 <_printf_i+0x40>)
 800bbfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc00:	0800bc59 	.word	0x0800bc59
 800bc04:	0800bc6d 	.word	0x0800bc6d
 800bc08:	0800bbe9 	.word	0x0800bbe9
 800bc0c:	0800bbe9 	.word	0x0800bbe9
 800bc10:	0800bbe9 	.word	0x0800bbe9
 800bc14:	0800bbe9 	.word	0x0800bbe9
 800bc18:	0800bc6d 	.word	0x0800bc6d
 800bc1c:	0800bbe9 	.word	0x0800bbe9
 800bc20:	0800bbe9 	.word	0x0800bbe9
 800bc24:	0800bbe9 	.word	0x0800bbe9
 800bc28:	0800bbe9 	.word	0x0800bbe9
 800bc2c:	0800bd71 	.word	0x0800bd71
 800bc30:	0800bc99 	.word	0x0800bc99
 800bc34:	0800bd2b 	.word	0x0800bd2b
 800bc38:	0800bbe9 	.word	0x0800bbe9
 800bc3c:	0800bbe9 	.word	0x0800bbe9
 800bc40:	0800bd93 	.word	0x0800bd93
 800bc44:	0800bbe9 	.word	0x0800bbe9
 800bc48:	0800bc99 	.word	0x0800bc99
 800bc4c:	0800bbe9 	.word	0x0800bbe9
 800bc50:	0800bbe9 	.word	0x0800bbe9
 800bc54:	0800bd33 	.word	0x0800bd33
 800bc58:	682b      	ldr	r3, [r5, #0]
 800bc5a:	1d1a      	adds	r2, r3, #4
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	602a      	str	r2, [r5, #0]
 800bc60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bc64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bc68:	2301      	movs	r3, #1
 800bc6a:	e09f      	b.n	800bdac <_printf_i+0x1ec>
 800bc6c:	6820      	ldr	r0, [r4, #0]
 800bc6e:	682b      	ldr	r3, [r5, #0]
 800bc70:	0607      	lsls	r7, r0, #24
 800bc72:	f103 0104 	add.w	r1, r3, #4
 800bc76:	6029      	str	r1, [r5, #0]
 800bc78:	d501      	bpl.n	800bc7e <_printf_i+0xbe>
 800bc7a:	681e      	ldr	r6, [r3, #0]
 800bc7c:	e003      	b.n	800bc86 <_printf_i+0xc6>
 800bc7e:	0646      	lsls	r6, r0, #25
 800bc80:	d5fb      	bpl.n	800bc7a <_printf_i+0xba>
 800bc82:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bc86:	2e00      	cmp	r6, #0
 800bc88:	da03      	bge.n	800bc92 <_printf_i+0xd2>
 800bc8a:	232d      	movs	r3, #45	; 0x2d
 800bc8c:	4276      	negs	r6, r6
 800bc8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc92:	485a      	ldr	r0, [pc, #360]	; (800bdfc <_printf_i+0x23c>)
 800bc94:	230a      	movs	r3, #10
 800bc96:	e012      	b.n	800bcbe <_printf_i+0xfe>
 800bc98:	682b      	ldr	r3, [r5, #0]
 800bc9a:	6820      	ldr	r0, [r4, #0]
 800bc9c:	1d19      	adds	r1, r3, #4
 800bc9e:	6029      	str	r1, [r5, #0]
 800bca0:	0605      	lsls	r5, r0, #24
 800bca2:	d501      	bpl.n	800bca8 <_printf_i+0xe8>
 800bca4:	681e      	ldr	r6, [r3, #0]
 800bca6:	e002      	b.n	800bcae <_printf_i+0xee>
 800bca8:	0641      	lsls	r1, r0, #25
 800bcaa:	d5fb      	bpl.n	800bca4 <_printf_i+0xe4>
 800bcac:	881e      	ldrh	r6, [r3, #0]
 800bcae:	4853      	ldr	r0, [pc, #332]	; (800bdfc <_printf_i+0x23c>)
 800bcb0:	2f6f      	cmp	r7, #111	; 0x6f
 800bcb2:	bf0c      	ite	eq
 800bcb4:	2308      	moveq	r3, #8
 800bcb6:	230a      	movne	r3, #10
 800bcb8:	2100      	movs	r1, #0
 800bcba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bcbe:	6865      	ldr	r5, [r4, #4]
 800bcc0:	60a5      	str	r5, [r4, #8]
 800bcc2:	2d00      	cmp	r5, #0
 800bcc4:	bfa2      	ittt	ge
 800bcc6:	6821      	ldrge	r1, [r4, #0]
 800bcc8:	f021 0104 	bicge.w	r1, r1, #4
 800bccc:	6021      	strge	r1, [r4, #0]
 800bcce:	b90e      	cbnz	r6, 800bcd4 <_printf_i+0x114>
 800bcd0:	2d00      	cmp	r5, #0
 800bcd2:	d04b      	beq.n	800bd6c <_printf_i+0x1ac>
 800bcd4:	4615      	mov	r5, r2
 800bcd6:	fbb6 f1f3 	udiv	r1, r6, r3
 800bcda:	fb03 6711 	mls	r7, r3, r1, r6
 800bcde:	5dc7      	ldrb	r7, [r0, r7]
 800bce0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bce4:	4637      	mov	r7, r6
 800bce6:	42bb      	cmp	r3, r7
 800bce8:	460e      	mov	r6, r1
 800bcea:	d9f4      	bls.n	800bcd6 <_printf_i+0x116>
 800bcec:	2b08      	cmp	r3, #8
 800bcee:	d10b      	bne.n	800bd08 <_printf_i+0x148>
 800bcf0:	6823      	ldr	r3, [r4, #0]
 800bcf2:	07de      	lsls	r6, r3, #31
 800bcf4:	d508      	bpl.n	800bd08 <_printf_i+0x148>
 800bcf6:	6923      	ldr	r3, [r4, #16]
 800bcf8:	6861      	ldr	r1, [r4, #4]
 800bcfa:	4299      	cmp	r1, r3
 800bcfc:	bfde      	ittt	le
 800bcfe:	2330      	movle	r3, #48	; 0x30
 800bd00:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bd04:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bd08:	1b52      	subs	r2, r2, r5
 800bd0a:	6122      	str	r2, [r4, #16]
 800bd0c:	f8cd a000 	str.w	sl, [sp]
 800bd10:	464b      	mov	r3, r9
 800bd12:	aa03      	add	r2, sp, #12
 800bd14:	4621      	mov	r1, r4
 800bd16:	4640      	mov	r0, r8
 800bd18:	f7ff fee4 	bl	800bae4 <_printf_common>
 800bd1c:	3001      	adds	r0, #1
 800bd1e:	d14a      	bne.n	800bdb6 <_printf_i+0x1f6>
 800bd20:	f04f 30ff 	mov.w	r0, #4294967295
 800bd24:	b004      	add	sp, #16
 800bd26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd2a:	6823      	ldr	r3, [r4, #0]
 800bd2c:	f043 0320 	orr.w	r3, r3, #32
 800bd30:	6023      	str	r3, [r4, #0]
 800bd32:	4833      	ldr	r0, [pc, #204]	; (800be00 <_printf_i+0x240>)
 800bd34:	2778      	movs	r7, #120	; 0x78
 800bd36:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bd3a:	6823      	ldr	r3, [r4, #0]
 800bd3c:	6829      	ldr	r1, [r5, #0]
 800bd3e:	061f      	lsls	r7, r3, #24
 800bd40:	f851 6b04 	ldr.w	r6, [r1], #4
 800bd44:	d402      	bmi.n	800bd4c <_printf_i+0x18c>
 800bd46:	065f      	lsls	r7, r3, #25
 800bd48:	bf48      	it	mi
 800bd4a:	b2b6      	uxthmi	r6, r6
 800bd4c:	07df      	lsls	r7, r3, #31
 800bd4e:	bf48      	it	mi
 800bd50:	f043 0320 	orrmi.w	r3, r3, #32
 800bd54:	6029      	str	r1, [r5, #0]
 800bd56:	bf48      	it	mi
 800bd58:	6023      	strmi	r3, [r4, #0]
 800bd5a:	b91e      	cbnz	r6, 800bd64 <_printf_i+0x1a4>
 800bd5c:	6823      	ldr	r3, [r4, #0]
 800bd5e:	f023 0320 	bic.w	r3, r3, #32
 800bd62:	6023      	str	r3, [r4, #0]
 800bd64:	2310      	movs	r3, #16
 800bd66:	e7a7      	b.n	800bcb8 <_printf_i+0xf8>
 800bd68:	4824      	ldr	r0, [pc, #144]	; (800bdfc <_printf_i+0x23c>)
 800bd6a:	e7e4      	b.n	800bd36 <_printf_i+0x176>
 800bd6c:	4615      	mov	r5, r2
 800bd6e:	e7bd      	b.n	800bcec <_printf_i+0x12c>
 800bd70:	682b      	ldr	r3, [r5, #0]
 800bd72:	6826      	ldr	r6, [r4, #0]
 800bd74:	6961      	ldr	r1, [r4, #20]
 800bd76:	1d18      	adds	r0, r3, #4
 800bd78:	6028      	str	r0, [r5, #0]
 800bd7a:	0635      	lsls	r5, r6, #24
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	d501      	bpl.n	800bd84 <_printf_i+0x1c4>
 800bd80:	6019      	str	r1, [r3, #0]
 800bd82:	e002      	b.n	800bd8a <_printf_i+0x1ca>
 800bd84:	0670      	lsls	r0, r6, #25
 800bd86:	d5fb      	bpl.n	800bd80 <_printf_i+0x1c0>
 800bd88:	8019      	strh	r1, [r3, #0]
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	6123      	str	r3, [r4, #16]
 800bd8e:	4615      	mov	r5, r2
 800bd90:	e7bc      	b.n	800bd0c <_printf_i+0x14c>
 800bd92:	682b      	ldr	r3, [r5, #0]
 800bd94:	1d1a      	adds	r2, r3, #4
 800bd96:	602a      	str	r2, [r5, #0]
 800bd98:	681d      	ldr	r5, [r3, #0]
 800bd9a:	6862      	ldr	r2, [r4, #4]
 800bd9c:	2100      	movs	r1, #0
 800bd9e:	4628      	mov	r0, r5
 800bda0:	f7f4 fa3e 	bl	8000220 <memchr>
 800bda4:	b108      	cbz	r0, 800bdaa <_printf_i+0x1ea>
 800bda6:	1b40      	subs	r0, r0, r5
 800bda8:	6060      	str	r0, [r4, #4]
 800bdaa:	6863      	ldr	r3, [r4, #4]
 800bdac:	6123      	str	r3, [r4, #16]
 800bdae:	2300      	movs	r3, #0
 800bdb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bdb4:	e7aa      	b.n	800bd0c <_printf_i+0x14c>
 800bdb6:	6923      	ldr	r3, [r4, #16]
 800bdb8:	462a      	mov	r2, r5
 800bdba:	4649      	mov	r1, r9
 800bdbc:	4640      	mov	r0, r8
 800bdbe:	47d0      	blx	sl
 800bdc0:	3001      	adds	r0, #1
 800bdc2:	d0ad      	beq.n	800bd20 <_printf_i+0x160>
 800bdc4:	6823      	ldr	r3, [r4, #0]
 800bdc6:	079b      	lsls	r3, r3, #30
 800bdc8:	d413      	bmi.n	800bdf2 <_printf_i+0x232>
 800bdca:	68e0      	ldr	r0, [r4, #12]
 800bdcc:	9b03      	ldr	r3, [sp, #12]
 800bdce:	4298      	cmp	r0, r3
 800bdd0:	bfb8      	it	lt
 800bdd2:	4618      	movlt	r0, r3
 800bdd4:	e7a6      	b.n	800bd24 <_printf_i+0x164>
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	4632      	mov	r2, r6
 800bdda:	4649      	mov	r1, r9
 800bddc:	4640      	mov	r0, r8
 800bdde:	47d0      	blx	sl
 800bde0:	3001      	adds	r0, #1
 800bde2:	d09d      	beq.n	800bd20 <_printf_i+0x160>
 800bde4:	3501      	adds	r5, #1
 800bde6:	68e3      	ldr	r3, [r4, #12]
 800bde8:	9903      	ldr	r1, [sp, #12]
 800bdea:	1a5b      	subs	r3, r3, r1
 800bdec:	42ab      	cmp	r3, r5
 800bdee:	dcf2      	bgt.n	800bdd6 <_printf_i+0x216>
 800bdf0:	e7eb      	b.n	800bdca <_printf_i+0x20a>
 800bdf2:	2500      	movs	r5, #0
 800bdf4:	f104 0619 	add.w	r6, r4, #25
 800bdf8:	e7f5      	b.n	800bde6 <_printf_i+0x226>
 800bdfa:	bf00      	nop
 800bdfc:	0800e346 	.word	0x0800e346
 800be00:	0800e357 	.word	0x0800e357

0800be04 <std>:
 800be04:	2300      	movs	r3, #0
 800be06:	b510      	push	{r4, lr}
 800be08:	4604      	mov	r4, r0
 800be0a:	e9c0 3300 	strd	r3, r3, [r0]
 800be0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800be12:	6083      	str	r3, [r0, #8]
 800be14:	8181      	strh	r1, [r0, #12]
 800be16:	6643      	str	r3, [r0, #100]	; 0x64
 800be18:	81c2      	strh	r2, [r0, #14]
 800be1a:	6183      	str	r3, [r0, #24]
 800be1c:	4619      	mov	r1, r3
 800be1e:	2208      	movs	r2, #8
 800be20:	305c      	adds	r0, #92	; 0x5c
 800be22:	f000 f8f4 	bl	800c00e <memset>
 800be26:	4b0d      	ldr	r3, [pc, #52]	; (800be5c <std+0x58>)
 800be28:	6263      	str	r3, [r4, #36]	; 0x24
 800be2a:	4b0d      	ldr	r3, [pc, #52]	; (800be60 <std+0x5c>)
 800be2c:	62a3      	str	r3, [r4, #40]	; 0x28
 800be2e:	4b0d      	ldr	r3, [pc, #52]	; (800be64 <std+0x60>)
 800be30:	62e3      	str	r3, [r4, #44]	; 0x2c
 800be32:	4b0d      	ldr	r3, [pc, #52]	; (800be68 <std+0x64>)
 800be34:	6323      	str	r3, [r4, #48]	; 0x30
 800be36:	4b0d      	ldr	r3, [pc, #52]	; (800be6c <std+0x68>)
 800be38:	6224      	str	r4, [r4, #32]
 800be3a:	429c      	cmp	r4, r3
 800be3c:	d006      	beq.n	800be4c <std+0x48>
 800be3e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800be42:	4294      	cmp	r4, r2
 800be44:	d002      	beq.n	800be4c <std+0x48>
 800be46:	33d0      	adds	r3, #208	; 0xd0
 800be48:	429c      	cmp	r4, r3
 800be4a:	d105      	bne.n	800be58 <std+0x54>
 800be4c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800be50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800be54:	f000 b958 	b.w	800c108 <__retarget_lock_init_recursive>
 800be58:	bd10      	pop	{r4, pc}
 800be5a:	bf00      	nop
 800be5c:	0800bf89 	.word	0x0800bf89
 800be60:	0800bfab 	.word	0x0800bfab
 800be64:	0800bfe3 	.word	0x0800bfe3
 800be68:	0800c007 	.word	0x0800c007
 800be6c:	20001e4c 	.word	0x20001e4c

0800be70 <stdio_exit_handler>:
 800be70:	4a02      	ldr	r2, [pc, #8]	; (800be7c <stdio_exit_handler+0xc>)
 800be72:	4903      	ldr	r1, [pc, #12]	; (800be80 <stdio_exit_handler+0x10>)
 800be74:	4803      	ldr	r0, [pc, #12]	; (800be84 <stdio_exit_handler+0x14>)
 800be76:	f000 b869 	b.w	800bf4c <_fwalk_sglue>
 800be7a:	bf00      	nop
 800be7c:	200004e4 	.word	0x200004e4
 800be80:	0800d829 	.word	0x0800d829
 800be84:	200004f0 	.word	0x200004f0

0800be88 <cleanup_stdio>:
 800be88:	6841      	ldr	r1, [r0, #4]
 800be8a:	4b0c      	ldr	r3, [pc, #48]	; (800bebc <cleanup_stdio+0x34>)
 800be8c:	4299      	cmp	r1, r3
 800be8e:	b510      	push	{r4, lr}
 800be90:	4604      	mov	r4, r0
 800be92:	d001      	beq.n	800be98 <cleanup_stdio+0x10>
 800be94:	f001 fcc8 	bl	800d828 <_fflush_r>
 800be98:	68a1      	ldr	r1, [r4, #8]
 800be9a:	4b09      	ldr	r3, [pc, #36]	; (800bec0 <cleanup_stdio+0x38>)
 800be9c:	4299      	cmp	r1, r3
 800be9e:	d002      	beq.n	800bea6 <cleanup_stdio+0x1e>
 800bea0:	4620      	mov	r0, r4
 800bea2:	f001 fcc1 	bl	800d828 <_fflush_r>
 800bea6:	68e1      	ldr	r1, [r4, #12]
 800bea8:	4b06      	ldr	r3, [pc, #24]	; (800bec4 <cleanup_stdio+0x3c>)
 800beaa:	4299      	cmp	r1, r3
 800beac:	d004      	beq.n	800beb8 <cleanup_stdio+0x30>
 800beae:	4620      	mov	r0, r4
 800beb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800beb4:	f001 bcb8 	b.w	800d828 <_fflush_r>
 800beb8:	bd10      	pop	{r4, pc}
 800beba:	bf00      	nop
 800bebc:	20001e4c 	.word	0x20001e4c
 800bec0:	20001eb4 	.word	0x20001eb4
 800bec4:	20001f1c 	.word	0x20001f1c

0800bec8 <global_stdio_init.part.0>:
 800bec8:	b510      	push	{r4, lr}
 800beca:	4b0b      	ldr	r3, [pc, #44]	; (800bef8 <global_stdio_init.part.0+0x30>)
 800becc:	4c0b      	ldr	r4, [pc, #44]	; (800befc <global_stdio_init.part.0+0x34>)
 800bece:	4a0c      	ldr	r2, [pc, #48]	; (800bf00 <global_stdio_init.part.0+0x38>)
 800bed0:	601a      	str	r2, [r3, #0]
 800bed2:	4620      	mov	r0, r4
 800bed4:	2200      	movs	r2, #0
 800bed6:	2104      	movs	r1, #4
 800bed8:	f7ff ff94 	bl	800be04 <std>
 800bedc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bee0:	2201      	movs	r2, #1
 800bee2:	2109      	movs	r1, #9
 800bee4:	f7ff ff8e 	bl	800be04 <std>
 800bee8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800beec:	2202      	movs	r2, #2
 800beee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bef2:	2112      	movs	r1, #18
 800bef4:	f7ff bf86 	b.w	800be04 <std>
 800bef8:	20001f84 	.word	0x20001f84
 800befc:	20001e4c 	.word	0x20001e4c
 800bf00:	0800be71 	.word	0x0800be71

0800bf04 <__sfp_lock_acquire>:
 800bf04:	4801      	ldr	r0, [pc, #4]	; (800bf0c <__sfp_lock_acquire+0x8>)
 800bf06:	f000 b900 	b.w	800c10a <__retarget_lock_acquire_recursive>
 800bf0a:	bf00      	nop
 800bf0c:	20001f8d 	.word	0x20001f8d

0800bf10 <__sfp_lock_release>:
 800bf10:	4801      	ldr	r0, [pc, #4]	; (800bf18 <__sfp_lock_release+0x8>)
 800bf12:	f000 b8fb 	b.w	800c10c <__retarget_lock_release_recursive>
 800bf16:	bf00      	nop
 800bf18:	20001f8d 	.word	0x20001f8d

0800bf1c <__sinit>:
 800bf1c:	b510      	push	{r4, lr}
 800bf1e:	4604      	mov	r4, r0
 800bf20:	f7ff fff0 	bl	800bf04 <__sfp_lock_acquire>
 800bf24:	6a23      	ldr	r3, [r4, #32]
 800bf26:	b11b      	cbz	r3, 800bf30 <__sinit+0x14>
 800bf28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf2c:	f7ff bff0 	b.w	800bf10 <__sfp_lock_release>
 800bf30:	4b04      	ldr	r3, [pc, #16]	; (800bf44 <__sinit+0x28>)
 800bf32:	6223      	str	r3, [r4, #32]
 800bf34:	4b04      	ldr	r3, [pc, #16]	; (800bf48 <__sinit+0x2c>)
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d1f5      	bne.n	800bf28 <__sinit+0xc>
 800bf3c:	f7ff ffc4 	bl	800bec8 <global_stdio_init.part.0>
 800bf40:	e7f2      	b.n	800bf28 <__sinit+0xc>
 800bf42:	bf00      	nop
 800bf44:	0800be89 	.word	0x0800be89
 800bf48:	20001f84 	.word	0x20001f84

0800bf4c <_fwalk_sglue>:
 800bf4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf50:	4607      	mov	r7, r0
 800bf52:	4688      	mov	r8, r1
 800bf54:	4614      	mov	r4, r2
 800bf56:	2600      	movs	r6, #0
 800bf58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bf5c:	f1b9 0901 	subs.w	r9, r9, #1
 800bf60:	d505      	bpl.n	800bf6e <_fwalk_sglue+0x22>
 800bf62:	6824      	ldr	r4, [r4, #0]
 800bf64:	2c00      	cmp	r4, #0
 800bf66:	d1f7      	bne.n	800bf58 <_fwalk_sglue+0xc>
 800bf68:	4630      	mov	r0, r6
 800bf6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf6e:	89ab      	ldrh	r3, [r5, #12]
 800bf70:	2b01      	cmp	r3, #1
 800bf72:	d907      	bls.n	800bf84 <_fwalk_sglue+0x38>
 800bf74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bf78:	3301      	adds	r3, #1
 800bf7a:	d003      	beq.n	800bf84 <_fwalk_sglue+0x38>
 800bf7c:	4629      	mov	r1, r5
 800bf7e:	4638      	mov	r0, r7
 800bf80:	47c0      	blx	r8
 800bf82:	4306      	orrs	r6, r0
 800bf84:	3568      	adds	r5, #104	; 0x68
 800bf86:	e7e9      	b.n	800bf5c <_fwalk_sglue+0x10>

0800bf88 <__sread>:
 800bf88:	b510      	push	{r4, lr}
 800bf8a:	460c      	mov	r4, r1
 800bf8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf90:	f000 f86c 	bl	800c06c <_read_r>
 800bf94:	2800      	cmp	r0, #0
 800bf96:	bfab      	itete	ge
 800bf98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bf9a:	89a3      	ldrhlt	r3, [r4, #12]
 800bf9c:	181b      	addge	r3, r3, r0
 800bf9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bfa2:	bfac      	ite	ge
 800bfa4:	6563      	strge	r3, [r4, #84]	; 0x54
 800bfa6:	81a3      	strhlt	r3, [r4, #12]
 800bfa8:	bd10      	pop	{r4, pc}

0800bfaa <__swrite>:
 800bfaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfae:	461f      	mov	r7, r3
 800bfb0:	898b      	ldrh	r3, [r1, #12]
 800bfb2:	05db      	lsls	r3, r3, #23
 800bfb4:	4605      	mov	r5, r0
 800bfb6:	460c      	mov	r4, r1
 800bfb8:	4616      	mov	r6, r2
 800bfba:	d505      	bpl.n	800bfc8 <__swrite+0x1e>
 800bfbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfc0:	2302      	movs	r3, #2
 800bfc2:	2200      	movs	r2, #0
 800bfc4:	f000 f840 	bl	800c048 <_lseek_r>
 800bfc8:	89a3      	ldrh	r3, [r4, #12]
 800bfca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bfd2:	81a3      	strh	r3, [r4, #12]
 800bfd4:	4632      	mov	r2, r6
 800bfd6:	463b      	mov	r3, r7
 800bfd8:	4628      	mov	r0, r5
 800bfda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfde:	f000 b857 	b.w	800c090 <_write_r>

0800bfe2 <__sseek>:
 800bfe2:	b510      	push	{r4, lr}
 800bfe4:	460c      	mov	r4, r1
 800bfe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfea:	f000 f82d 	bl	800c048 <_lseek_r>
 800bfee:	1c43      	adds	r3, r0, #1
 800bff0:	89a3      	ldrh	r3, [r4, #12]
 800bff2:	bf15      	itete	ne
 800bff4:	6560      	strne	r0, [r4, #84]	; 0x54
 800bff6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bffa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bffe:	81a3      	strheq	r3, [r4, #12]
 800c000:	bf18      	it	ne
 800c002:	81a3      	strhne	r3, [r4, #12]
 800c004:	bd10      	pop	{r4, pc}

0800c006 <__sclose>:
 800c006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c00a:	f000 b80d 	b.w	800c028 <_close_r>

0800c00e <memset>:
 800c00e:	4402      	add	r2, r0
 800c010:	4603      	mov	r3, r0
 800c012:	4293      	cmp	r3, r2
 800c014:	d100      	bne.n	800c018 <memset+0xa>
 800c016:	4770      	bx	lr
 800c018:	f803 1b01 	strb.w	r1, [r3], #1
 800c01c:	e7f9      	b.n	800c012 <memset+0x4>
	...

0800c020 <_localeconv_r>:
 800c020:	4800      	ldr	r0, [pc, #0]	; (800c024 <_localeconv_r+0x4>)
 800c022:	4770      	bx	lr
 800c024:	20000630 	.word	0x20000630

0800c028 <_close_r>:
 800c028:	b538      	push	{r3, r4, r5, lr}
 800c02a:	4d06      	ldr	r5, [pc, #24]	; (800c044 <_close_r+0x1c>)
 800c02c:	2300      	movs	r3, #0
 800c02e:	4604      	mov	r4, r0
 800c030:	4608      	mov	r0, r1
 800c032:	602b      	str	r3, [r5, #0]
 800c034:	f7f9 f93e 	bl	80052b4 <_close>
 800c038:	1c43      	adds	r3, r0, #1
 800c03a:	d102      	bne.n	800c042 <_close_r+0x1a>
 800c03c:	682b      	ldr	r3, [r5, #0]
 800c03e:	b103      	cbz	r3, 800c042 <_close_r+0x1a>
 800c040:	6023      	str	r3, [r4, #0]
 800c042:	bd38      	pop	{r3, r4, r5, pc}
 800c044:	20001f88 	.word	0x20001f88

0800c048 <_lseek_r>:
 800c048:	b538      	push	{r3, r4, r5, lr}
 800c04a:	4d07      	ldr	r5, [pc, #28]	; (800c068 <_lseek_r+0x20>)
 800c04c:	4604      	mov	r4, r0
 800c04e:	4608      	mov	r0, r1
 800c050:	4611      	mov	r1, r2
 800c052:	2200      	movs	r2, #0
 800c054:	602a      	str	r2, [r5, #0]
 800c056:	461a      	mov	r2, r3
 800c058:	f7f9 f938 	bl	80052cc <_lseek>
 800c05c:	1c43      	adds	r3, r0, #1
 800c05e:	d102      	bne.n	800c066 <_lseek_r+0x1e>
 800c060:	682b      	ldr	r3, [r5, #0]
 800c062:	b103      	cbz	r3, 800c066 <_lseek_r+0x1e>
 800c064:	6023      	str	r3, [r4, #0]
 800c066:	bd38      	pop	{r3, r4, r5, pc}
 800c068:	20001f88 	.word	0x20001f88

0800c06c <_read_r>:
 800c06c:	b538      	push	{r3, r4, r5, lr}
 800c06e:	4d07      	ldr	r5, [pc, #28]	; (800c08c <_read_r+0x20>)
 800c070:	4604      	mov	r4, r0
 800c072:	4608      	mov	r0, r1
 800c074:	4611      	mov	r1, r2
 800c076:	2200      	movs	r2, #0
 800c078:	602a      	str	r2, [r5, #0]
 800c07a:	461a      	mov	r2, r3
 800c07c:	f7f9 f8fe 	bl	800527c <_read>
 800c080:	1c43      	adds	r3, r0, #1
 800c082:	d102      	bne.n	800c08a <_read_r+0x1e>
 800c084:	682b      	ldr	r3, [r5, #0]
 800c086:	b103      	cbz	r3, 800c08a <_read_r+0x1e>
 800c088:	6023      	str	r3, [r4, #0]
 800c08a:	bd38      	pop	{r3, r4, r5, pc}
 800c08c:	20001f88 	.word	0x20001f88

0800c090 <_write_r>:
 800c090:	b538      	push	{r3, r4, r5, lr}
 800c092:	4d07      	ldr	r5, [pc, #28]	; (800c0b0 <_write_r+0x20>)
 800c094:	4604      	mov	r4, r0
 800c096:	4608      	mov	r0, r1
 800c098:	4611      	mov	r1, r2
 800c09a:	2200      	movs	r2, #0
 800c09c:	602a      	str	r2, [r5, #0]
 800c09e:	461a      	mov	r2, r3
 800c0a0:	f7f9 f8fa 	bl	8005298 <_write>
 800c0a4:	1c43      	adds	r3, r0, #1
 800c0a6:	d102      	bne.n	800c0ae <_write_r+0x1e>
 800c0a8:	682b      	ldr	r3, [r5, #0]
 800c0aa:	b103      	cbz	r3, 800c0ae <_write_r+0x1e>
 800c0ac:	6023      	str	r3, [r4, #0]
 800c0ae:	bd38      	pop	{r3, r4, r5, pc}
 800c0b0:	20001f88 	.word	0x20001f88

0800c0b4 <__errno>:
 800c0b4:	4b01      	ldr	r3, [pc, #4]	; (800c0bc <__errno+0x8>)
 800c0b6:	6818      	ldr	r0, [r3, #0]
 800c0b8:	4770      	bx	lr
 800c0ba:	bf00      	nop
 800c0bc:	2000053c 	.word	0x2000053c

0800c0c0 <__libc_init_array>:
 800c0c0:	b570      	push	{r4, r5, r6, lr}
 800c0c2:	4d0d      	ldr	r5, [pc, #52]	; (800c0f8 <__libc_init_array+0x38>)
 800c0c4:	4c0d      	ldr	r4, [pc, #52]	; (800c0fc <__libc_init_array+0x3c>)
 800c0c6:	1b64      	subs	r4, r4, r5
 800c0c8:	10a4      	asrs	r4, r4, #2
 800c0ca:	2600      	movs	r6, #0
 800c0cc:	42a6      	cmp	r6, r4
 800c0ce:	d109      	bne.n	800c0e4 <__libc_init_array+0x24>
 800c0d0:	4d0b      	ldr	r5, [pc, #44]	; (800c100 <__libc_init_array+0x40>)
 800c0d2:	4c0c      	ldr	r4, [pc, #48]	; (800c104 <__libc_init_array+0x44>)
 800c0d4:	f001 feee 	bl	800deb4 <_init>
 800c0d8:	1b64      	subs	r4, r4, r5
 800c0da:	10a4      	asrs	r4, r4, #2
 800c0dc:	2600      	movs	r6, #0
 800c0de:	42a6      	cmp	r6, r4
 800c0e0:	d105      	bne.n	800c0ee <__libc_init_array+0x2e>
 800c0e2:	bd70      	pop	{r4, r5, r6, pc}
 800c0e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0e8:	4798      	blx	r3
 800c0ea:	3601      	adds	r6, #1
 800c0ec:	e7ee      	b.n	800c0cc <__libc_init_array+0xc>
 800c0ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0f2:	4798      	blx	r3
 800c0f4:	3601      	adds	r6, #1
 800c0f6:	e7f2      	b.n	800c0de <__libc_init_array+0x1e>
 800c0f8:	0800e6ac 	.word	0x0800e6ac
 800c0fc:	0800e6ac 	.word	0x0800e6ac
 800c100:	0800e6ac 	.word	0x0800e6ac
 800c104:	0800e6b0 	.word	0x0800e6b0

0800c108 <__retarget_lock_init_recursive>:
 800c108:	4770      	bx	lr

0800c10a <__retarget_lock_acquire_recursive>:
 800c10a:	4770      	bx	lr

0800c10c <__retarget_lock_release_recursive>:
 800c10c:	4770      	bx	lr

0800c10e <memcpy>:
 800c10e:	440a      	add	r2, r1
 800c110:	4291      	cmp	r1, r2
 800c112:	f100 33ff 	add.w	r3, r0, #4294967295
 800c116:	d100      	bne.n	800c11a <memcpy+0xc>
 800c118:	4770      	bx	lr
 800c11a:	b510      	push	{r4, lr}
 800c11c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c120:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c124:	4291      	cmp	r1, r2
 800c126:	d1f9      	bne.n	800c11c <memcpy+0xe>
 800c128:	bd10      	pop	{r4, pc}

0800c12a <quorem>:
 800c12a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c12e:	6903      	ldr	r3, [r0, #16]
 800c130:	690c      	ldr	r4, [r1, #16]
 800c132:	42a3      	cmp	r3, r4
 800c134:	4607      	mov	r7, r0
 800c136:	db7e      	blt.n	800c236 <quorem+0x10c>
 800c138:	3c01      	subs	r4, #1
 800c13a:	f101 0814 	add.w	r8, r1, #20
 800c13e:	f100 0514 	add.w	r5, r0, #20
 800c142:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c146:	9301      	str	r3, [sp, #4]
 800c148:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c14c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c150:	3301      	adds	r3, #1
 800c152:	429a      	cmp	r2, r3
 800c154:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c158:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c15c:	fbb2 f6f3 	udiv	r6, r2, r3
 800c160:	d331      	bcc.n	800c1c6 <quorem+0x9c>
 800c162:	f04f 0e00 	mov.w	lr, #0
 800c166:	4640      	mov	r0, r8
 800c168:	46ac      	mov	ip, r5
 800c16a:	46f2      	mov	sl, lr
 800c16c:	f850 2b04 	ldr.w	r2, [r0], #4
 800c170:	b293      	uxth	r3, r2
 800c172:	fb06 e303 	mla	r3, r6, r3, lr
 800c176:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c17a:	0c1a      	lsrs	r2, r3, #16
 800c17c:	b29b      	uxth	r3, r3
 800c17e:	ebaa 0303 	sub.w	r3, sl, r3
 800c182:	f8dc a000 	ldr.w	sl, [ip]
 800c186:	fa13 f38a 	uxtah	r3, r3, sl
 800c18a:	fb06 220e 	mla	r2, r6, lr, r2
 800c18e:	9300      	str	r3, [sp, #0]
 800c190:	9b00      	ldr	r3, [sp, #0]
 800c192:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c196:	b292      	uxth	r2, r2
 800c198:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c19c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1a0:	f8bd 3000 	ldrh.w	r3, [sp]
 800c1a4:	4581      	cmp	r9, r0
 800c1a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1aa:	f84c 3b04 	str.w	r3, [ip], #4
 800c1ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c1b2:	d2db      	bcs.n	800c16c <quorem+0x42>
 800c1b4:	f855 300b 	ldr.w	r3, [r5, fp]
 800c1b8:	b92b      	cbnz	r3, 800c1c6 <quorem+0x9c>
 800c1ba:	9b01      	ldr	r3, [sp, #4]
 800c1bc:	3b04      	subs	r3, #4
 800c1be:	429d      	cmp	r5, r3
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	d32c      	bcc.n	800c21e <quorem+0xf4>
 800c1c4:	613c      	str	r4, [r7, #16]
 800c1c6:	4638      	mov	r0, r7
 800c1c8:	f001 f9a8 	bl	800d51c <__mcmp>
 800c1cc:	2800      	cmp	r0, #0
 800c1ce:	db22      	blt.n	800c216 <quorem+0xec>
 800c1d0:	3601      	adds	r6, #1
 800c1d2:	4629      	mov	r1, r5
 800c1d4:	2000      	movs	r0, #0
 800c1d6:	f858 2b04 	ldr.w	r2, [r8], #4
 800c1da:	f8d1 c000 	ldr.w	ip, [r1]
 800c1de:	b293      	uxth	r3, r2
 800c1e0:	1ac3      	subs	r3, r0, r3
 800c1e2:	0c12      	lsrs	r2, r2, #16
 800c1e4:	fa13 f38c 	uxtah	r3, r3, ip
 800c1e8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c1ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c1f0:	b29b      	uxth	r3, r3
 800c1f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c1f6:	45c1      	cmp	r9, r8
 800c1f8:	f841 3b04 	str.w	r3, [r1], #4
 800c1fc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c200:	d2e9      	bcs.n	800c1d6 <quorem+0xac>
 800c202:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c206:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c20a:	b922      	cbnz	r2, 800c216 <quorem+0xec>
 800c20c:	3b04      	subs	r3, #4
 800c20e:	429d      	cmp	r5, r3
 800c210:	461a      	mov	r2, r3
 800c212:	d30a      	bcc.n	800c22a <quorem+0x100>
 800c214:	613c      	str	r4, [r7, #16]
 800c216:	4630      	mov	r0, r6
 800c218:	b003      	add	sp, #12
 800c21a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c21e:	6812      	ldr	r2, [r2, #0]
 800c220:	3b04      	subs	r3, #4
 800c222:	2a00      	cmp	r2, #0
 800c224:	d1ce      	bne.n	800c1c4 <quorem+0x9a>
 800c226:	3c01      	subs	r4, #1
 800c228:	e7c9      	b.n	800c1be <quorem+0x94>
 800c22a:	6812      	ldr	r2, [r2, #0]
 800c22c:	3b04      	subs	r3, #4
 800c22e:	2a00      	cmp	r2, #0
 800c230:	d1f0      	bne.n	800c214 <quorem+0xea>
 800c232:	3c01      	subs	r4, #1
 800c234:	e7eb      	b.n	800c20e <quorem+0xe4>
 800c236:	2000      	movs	r0, #0
 800c238:	e7ee      	b.n	800c218 <quorem+0xee>
 800c23a:	0000      	movs	r0, r0
 800c23c:	0000      	movs	r0, r0
	...

0800c240 <_dtoa_r>:
 800c240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c244:	ed2d 8b04 	vpush	{d8-d9}
 800c248:	69c5      	ldr	r5, [r0, #28]
 800c24a:	b093      	sub	sp, #76	; 0x4c
 800c24c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c250:	ec57 6b10 	vmov	r6, r7, d0
 800c254:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c258:	9107      	str	r1, [sp, #28]
 800c25a:	4604      	mov	r4, r0
 800c25c:	920a      	str	r2, [sp, #40]	; 0x28
 800c25e:	930d      	str	r3, [sp, #52]	; 0x34
 800c260:	b975      	cbnz	r5, 800c280 <_dtoa_r+0x40>
 800c262:	2010      	movs	r0, #16
 800c264:	f000 fe2a 	bl	800cebc <malloc>
 800c268:	4602      	mov	r2, r0
 800c26a:	61e0      	str	r0, [r4, #28]
 800c26c:	b920      	cbnz	r0, 800c278 <_dtoa_r+0x38>
 800c26e:	4bae      	ldr	r3, [pc, #696]	; (800c528 <_dtoa_r+0x2e8>)
 800c270:	21ef      	movs	r1, #239	; 0xef
 800c272:	48ae      	ldr	r0, [pc, #696]	; (800c52c <_dtoa_r+0x2ec>)
 800c274:	f001 fb10 	bl	800d898 <__assert_func>
 800c278:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c27c:	6005      	str	r5, [r0, #0]
 800c27e:	60c5      	str	r5, [r0, #12]
 800c280:	69e3      	ldr	r3, [r4, #28]
 800c282:	6819      	ldr	r1, [r3, #0]
 800c284:	b151      	cbz	r1, 800c29c <_dtoa_r+0x5c>
 800c286:	685a      	ldr	r2, [r3, #4]
 800c288:	604a      	str	r2, [r1, #4]
 800c28a:	2301      	movs	r3, #1
 800c28c:	4093      	lsls	r3, r2
 800c28e:	608b      	str	r3, [r1, #8]
 800c290:	4620      	mov	r0, r4
 800c292:	f000 ff07 	bl	800d0a4 <_Bfree>
 800c296:	69e3      	ldr	r3, [r4, #28]
 800c298:	2200      	movs	r2, #0
 800c29a:	601a      	str	r2, [r3, #0]
 800c29c:	1e3b      	subs	r3, r7, #0
 800c29e:	bfbb      	ittet	lt
 800c2a0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c2a4:	9303      	strlt	r3, [sp, #12]
 800c2a6:	2300      	movge	r3, #0
 800c2a8:	2201      	movlt	r2, #1
 800c2aa:	bfac      	ite	ge
 800c2ac:	f8c8 3000 	strge.w	r3, [r8]
 800c2b0:	f8c8 2000 	strlt.w	r2, [r8]
 800c2b4:	4b9e      	ldr	r3, [pc, #632]	; (800c530 <_dtoa_r+0x2f0>)
 800c2b6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c2ba:	ea33 0308 	bics.w	r3, r3, r8
 800c2be:	d11b      	bne.n	800c2f8 <_dtoa_r+0xb8>
 800c2c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c2c2:	f242 730f 	movw	r3, #9999	; 0x270f
 800c2c6:	6013      	str	r3, [r2, #0]
 800c2c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c2cc:	4333      	orrs	r3, r6
 800c2ce:	f000 8593 	beq.w	800cdf8 <_dtoa_r+0xbb8>
 800c2d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c2d4:	b963      	cbnz	r3, 800c2f0 <_dtoa_r+0xb0>
 800c2d6:	4b97      	ldr	r3, [pc, #604]	; (800c534 <_dtoa_r+0x2f4>)
 800c2d8:	e027      	b.n	800c32a <_dtoa_r+0xea>
 800c2da:	4b97      	ldr	r3, [pc, #604]	; (800c538 <_dtoa_r+0x2f8>)
 800c2dc:	9300      	str	r3, [sp, #0]
 800c2de:	3308      	adds	r3, #8
 800c2e0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c2e2:	6013      	str	r3, [r2, #0]
 800c2e4:	9800      	ldr	r0, [sp, #0]
 800c2e6:	b013      	add	sp, #76	; 0x4c
 800c2e8:	ecbd 8b04 	vpop	{d8-d9}
 800c2ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2f0:	4b90      	ldr	r3, [pc, #576]	; (800c534 <_dtoa_r+0x2f4>)
 800c2f2:	9300      	str	r3, [sp, #0]
 800c2f4:	3303      	adds	r3, #3
 800c2f6:	e7f3      	b.n	800c2e0 <_dtoa_r+0xa0>
 800c2f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c2fc:	2200      	movs	r2, #0
 800c2fe:	ec51 0b17 	vmov	r0, r1, d7
 800c302:	eeb0 8a47 	vmov.f32	s16, s14
 800c306:	eef0 8a67 	vmov.f32	s17, s15
 800c30a:	2300      	movs	r3, #0
 800c30c:	f7f4 fc04 	bl	8000b18 <__aeabi_dcmpeq>
 800c310:	4681      	mov	r9, r0
 800c312:	b160      	cbz	r0, 800c32e <_dtoa_r+0xee>
 800c314:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c316:	2301      	movs	r3, #1
 800c318:	6013      	str	r3, [r2, #0]
 800c31a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	f000 8568 	beq.w	800cdf2 <_dtoa_r+0xbb2>
 800c322:	4b86      	ldr	r3, [pc, #536]	; (800c53c <_dtoa_r+0x2fc>)
 800c324:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c326:	6013      	str	r3, [r2, #0]
 800c328:	3b01      	subs	r3, #1
 800c32a:	9300      	str	r3, [sp, #0]
 800c32c:	e7da      	b.n	800c2e4 <_dtoa_r+0xa4>
 800c32e:	aa10      	add	r2, sp, #64	; 0x40
 800c330:	a911      	add	r1, sp, #68	; 0x44
 800c332:	4620      	mov	r0, r4
 800c334:	eeb0 0a48 	vmov.f32	s0, s16
 800c338:	eef0 0a68 	vmov.f32	s1, s17
 800c33c:	f001 f994 	bl	800d668 <__d2b>
 800c340:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c344:	4682      	mov	sl, r0
 800c346:	2d00      	cmp	r5, #0
 800c348:	d07f      	beq.n	800c44a <_dtoa_r+0x20a>
 800c34a:	ee18 3a90 	vmov	r3, s17
 800c34e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c352:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c356:	ec51 0b18 	vmov	r0, r1, d8
 800c35a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c35e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c362:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c366:	4619      	mov	r1, r3
 800c368:	2200      	movs	r2, #0
 800c36a:	4b75      	ldr	r3, [pc, #468]	; (800c540 <_dtoa_r+0x300>)
 800c36c:	f7f3 ffb4 	bl	80002d8 <__aeabi_dsub>
 800c370:	a367      	add	r3, pc, #412	; (adr r3, 800c510 <_dtoa_r+0x2d0>)
 800c372:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c376:	f7f4 f967 	bl	8000648 <__aeabi_dmul>
 800c37a:	a367      	add	r3, pc, #412	; (adr r3, 800c518 <_dtoa_r+0x2d8>)
 800c37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c380:	f7f3 ffac 	bl	80002dc <__adddf3>
 800c384:	4606      	mov	r6, r0
 800c386:	4628      	mov	r0, r5
 800c388:	460f      	mov	r7, r1
 800c38a:	f7f4 f8f3 	bl	8000574 <__aeabi_i2d>
 800c38e:	a364      	add	r3, pc, #400	; (adr r3, 800c520 <_dtoa_r+0x2e0>)
 800c390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c394:	f7f4 f958 	bl	8000648 <__aeabi_dmul>
 800c398:	4602      	mov	r2, r0
 800c39a:	460b      	mov	r3, r1
 800c39c:	4630      	mov	r0, r6
 800c39e:	4639      	mov	r1, r7
 800c3a0:	f7f3 ff9c 	bl	80002dc <__adddf3>
 800c3a4:	4606      	mov	r6, r0
 800c3a6:	460f      	mov	r7, r1
 800c3a8:	f7f4 fbfe 	bl	8000ba8 <__aeabi_d2iz>
 800c3ac:	2200      	movs	r2, #0
 800c3ae:	4683      	mov	fp, r0
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	4639      	mov	r1, r7
 800c3b6:	f7f4 fbb9 	bl	8000b2c <__aeabi_dcmplt>
 800c3ba:	b148      	cbz	r0, 800c3d0 <_dtoa_r+0x190>
 800c3bc:	4658      	mov	r0, fp
 800c3be:	f7f4 f8d9 	bl	8000574 <__aeabi_i2d>
 800c3c2:	4632      	mov	r2, r6
 800c3c4:	463b      	mov	r3, r7
 800c3c6:	f7f4 fba7 	bl	8000b18 <__aeabi_dcmpeq>
 800c3ca:	b908      	cbnz	r0, 800c3d0 <_dtoa_r+0x190>
 800c3cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c3d0:	f1bb 0f16 	cmp.w	fp, #22
 800c3d4:	d857      	bhi.n	800c486 <_dtoa_r+0x246>
 800c3d6:	4b5b      	ldr	r3, [pc, #364]	; (800c544 <_dtoa_r+0x304>)
 800c3d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e0:	ec51 0b18 	vmov	r0, r1, d8
 800c3e4:	f7f4 fba2 	bl	8000b2c <__aeabi_dcmplt>
 800c3e8:	2800      	cmp	r0, #0
 800c3ea:	d04e      	beq.n	800c48a <_dtoa_r+0x24a>
 800c3ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	930c      	str	r3, [sp, #48]	; 0x30
 800c3f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c3f6:	1b5b      	subs	r3, r3, r5
 800c3f8:	1e5a      	subs	r2, r3, #1
 800c3fa:	bf45      	ittet	mi
 800c3fc:	f1c3 0301 	rsbmi	r3, r3, #1
 800c400:	9305      	strmi	r3, [sp, #20]
 800c402:	2300      	movpl	r3, #0
 800c404:	2300      	movmi	r3, #0
 800c406:	9206      	str	r2, [sp, #24]
 800c408:	bf54      	ite	pl
 800c40a:	9305      	strpl	r3, [sp, #20]
 800c40c:	9306      	strmi	r3, [sp, #24]
 800c40e:	f1bb 0f00 	cmp.w	fp, #0
 800c412:	db3c      	blt.n	800c48e <_dtoa_r+0x24e>
 800c414:	9b06      	ldr	r3, [sp, #24]
 800c416:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c41a:	445b      	add	r3, fp
 800c41c:	9306      	str	r3, [sp, #24]
 800c41e:	2300      	movs	r3, #0
 800c420:	9308      	str	r3, [sp, #32]
 800c422:	9b07      	ldr	r3, [sp, #28]
 800c424:	2b09      	cmp	r3, #9
 800c426:	d868      	bhi.n	800c4fa <_dtoa_r+0x2ba>
 800c428:	2b05      	cmp	r3, #5
 800c42a:	bfc4      	itt	gt
 800c42c:	3b04      	subgt	r3, #4
 800c42e:	9307      	strgt	r3, [sp, #28]
 800c430:	9b07      	ldr	r3, [sp, #28]
 800c432:	f1a3 0302 	sub.w	r3, r3, #2
 800c436:	bfcc      	ite	gt
 800c438:	2500      	movgt	r5, #0
 800c43a:	2501      	movle	r5, #1
 800c43c:	2b03      	cmp	r3, #3
 800c43e:	f200 8085 	bhi.w	800c54c <_dtoa_r+0x30c>
 800c442:	e8df f003 	tbb	[pc, r3]
 800c446:	3b2e      	.short	0x3b2e
 800c448:	5839      	.short	0x5839
 800c44a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c44e:	441d      	add	r5, r3
 800c450:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c454:	2b20      	cmp	r3, #32
 800c456:	bfc1      	itttt	gt
 800c458:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c45c:	fa08 f803 	lslgt.w	r8, r8, r3
 800c460:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c464:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c468:	bfd6      	itet	le
 800c46a:	f1c3 0320 	rsble	r3, r3, #32
 800c46e:	ea48 0003 	orrgt.w	r0, r8, r3
 800c472:	fa06 f003 	lslle.w	r0, r6, r3
 800c476:	f7f4 f86d 	bl	8000554 <__aeabi_ui2d>
 800c47a:	2201      	movs	r2, #1
 800c47c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c480:	3d01      	subs	r5, #1
 800c482:	920e      	str	r2, [sp, #56]	; 0x38
 800c484:	e76f      	b.n	800c366 <_dtoa_r+0x126>
 800c486:	2301      	movs	r3, #1
 800c488:	e7b3      	b.n	800c3f2 <_dtoa_r+0x1b2>
 800c48a:	900c      	str	r0, [sp, #48]	; 0x30
 800c48c:	e7b2      	b.n	800c3f4 <_dtoa_r+0x1b4>
 800c48e:	9b05      	ldr	r3, [sp, #20]
 800c490:	eba3 030b 	sub.w	r3, r3, fp
 800c494:	9305      	str	r3, [sp, #20]
 800c496:	f1cb 0300 	rsb	r3, fp, #0
 800c49a:	9308      	str	r3, [sp, #32]
 800c49c:	2300      	movs	r3, #0
 800c49e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c4a0:	e7bf      	b.n	800c422 <_dtoa_r+0x1e2>
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	9309      	str	r3, [sp, #36]	; 0x24
 800c4a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	dc52      	bgt.n	800c552 <_dtoa_r+0x312>
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	9301      	str	r3, [sp, #4]
 800c4b0:	9304      	str	r3, [sp, #16]
 800c4b2:	461a      	mov	r2, r3
 800c4b4:	920a      	str	r2, [sp, #40]	; 0x28
 800c4b6:	e00b      	b.n	800c4d0 <_dtoa_r+0x290>
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	e7f3      	b.n	800c4a4 <_dtoa_r+0x264>
 800c4bc:	2300      	movs	r3, #0
 800c4be:	9309      	str	r3, [sp, #36]	; 0x24
 800c4c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4c2:	445b      	add	r3, fp
 800c4c4:	9301      	str	r3, [sp, #4]
 800c4c6:	3301      	adds	r3, #1
 800c4c8:	2b01      	cmp	r3, #1
 800c4ca:	9304      	str	r3, [sp, #16]
 800c4cc:	bfb8      	it	lt
 800c4ce:	2301      	movlt	r3, #1
 800c4d0:	69e0      	ldr	r0, [r4, #28]
 800c4d2:	2100      	movs	r1, #0
 800c4d4:	2204      	movs	r2, #4
 800c4d6:	f102 0614 	add.w	r6, r2, #20
 800c4da:	429e      	cmp	r6, r3
 800c4dc:	d93d      	bls.n	800c55a <_dtoa_r+0x31a>
 800c4de:	6041      	str	r1, [r0, #4]
 800c4e0:	4620      	mov	r0, r4
 800c4e2:	f000 fd9f 	bl	800d024 <_Balloc>
 800c4e6:	9000      	str	r0, [sp, #0]
 800c4e8:	2800      	cmp	r0, #0
 800c4ea:	d139      	bne.n	800c560 <_dtoa_r+0x320>
 800c4ec:	4b16      	ldr	r3, [pc, #88]	; (800c548 <_dtoa_r+0x308>)
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	f240 11af 	movw	r1, #431	; 0x1af
 800c4f4:	e6bd      	b.n	800c272 <_dtoa_r+0x32>
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	e7e1      	b.n	800c4be <_dtoa_r+0x27e>
 800c4fa:	2501      	movs	r5, #1
 800c4fc:	2300      	movs	r3, #0
 800c4fe:	9307      	str	r3, [sp, #28]
 800c500:	9509      	str	r5, [sp, #36]	; 0x24
 800c502:	f04f 33ff 	mov.w	r3, #4294967295
 800c506:	9301      	str	r3, [sp, #4]
 800c508:	9304      	str	r3, [sp, #16]
 800c50a:	2200      	movs	r2, #0
 800c50c:	2312      	movs	r3, #18
 800c50e:	e7d1      	b.n	800c4b4 <_dtoa_r+0x274>
 800c510:	636f4361 	.word	0x636f4361
 800c514:	3fd287a7 	.word	0x3fd287a7
 800c518:	8b60c8b3 	.word	0x8b60c8b3
 800c51c:	3fc68a28 	.word	0x3fc68a28
 800c520:	509f79fb 	.word	0x509f79fb
 800c524:	3fd34413 	.word	0x3fd34413
 800c528:	0800e375 	.word	0x0800e375
 800c52c:	0800e38c 	.word	0x0800e38c
 800c530:	7ff00000 	.word	0x7ff00000
 800c534:	0800e371 	.word	0x0800e371
 800c538:	0800e368 	.word	0x0800e368
 800c53c:	0800e345 	.word	0x0800e345
 800c540:	3ff80000 	.word	0x3ff80000
 800c544:	0800e478 	.word	0x0800e478
 800c548:	0800e3e4 	.word	0x0800e3e4
 800c54c:	2301      	movs	r3, #1
 800c54e:	9309      	str	r3, [sp, #36]	; 0x24
 800c550:	e7d7      	b.n	800c502 <_dtoa_r+0x2c2>
 800c552:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c554:	9301      	str	r3, [sp, #4]
 800c556:	9304      	str	r3, [sp, #16]
 800c558:	e7ba      	b.n	800c4d0 <_dtoa_r+0x290>
 800c55a:	3101      	adds	r1, #1
 800c55c:	0052      	lsls	r2, r2, #1
 800c55e:	e7ba      	b.n	800c4d6 <_dtoa_r+0x296>
 800c560:	69e3      	ldr	r3, [r4, #28]
 800c562:	9a00      	ldr	r2, [sp, #0]
 800c564:	601a      	str	r2, [r3, #0]
 800c566:	9b04      	ldr	r3, [sp, #16]
 800c568:	2b0e      	cmp	r3, #14
 800c56a:	f200 80a8 	bhi.w	800c6be <_dtoa_r+0x47e>
 800c56e:	2d00      	cmp	r5, #0
 800c570:	f000 80a5 	beq.w	800c6be <_dtoa_r+0x47e>
 800c574:	f1bb 0f00 	cmp.w	fp, #0
 800c578:	dd38      	ble.n	800c5ec <_dtoa_r+0x3ac>
 800c57a:	4bc0      	ldr	r3, [pc, #768]	; (800c87c <_dtoa_r+0x63c>)
 800c57c:	f00b 020f 	and.w	r2, fp, #15
 800c580:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c584:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c588:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c58c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c590:	d019      	beq.n	800c5c6 <_dtoa_r+0x386>
 800c592:	4bbb      	ldr	r3, [pc, #748]	; (800c880 <_dtoa_r+0x640>)
 800c594:	ec51 0b18 	vmov	r0, r1, d8
 800c598:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c59c:	f7f4 f97e 	bl	800089c <__aeabi_ddiv>
 800c5a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5a4:	f008 080f 	and.w	r8, r8, #15
 800c5a8:	2503      	movs	r5, #3
 800c5aa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c880 <_dtoa_r+0x640>
 800c5ae:	f1b8 0f00 	cmp.w	r8, #0
 800c5b2:	d10a      	bne.n	800c5ca <_dtoa_r+0x38a>
 800c5b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5b8:	4632      	mov	r2, r6
 800c5ba:	463b      	mov	r3, r7
 800c5bc:	f7f4 f96e 	bl	800089c <__aeabi_ddiv>
 800c5c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5c4:	e02b      	b.n	800c61e <_dtoa_r+0x3de>
 800c5c6:	2502      	movs	r5, #2
 800c5c8:	e7ef      	b.n	800c5aa <_dtoa_r+0x36a>
 800c5ca:	f018 0f01 	tst.w	r8, #1
 800c5ce:	d008      	beq.n	800c5e2 <_dtoa_r+0x3a2>
 800c5d0:	4630      	mov	r0, r6
 800c5d2:	4639      	mov	r1, r7
 800c5d4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c5d8:	f7f4 f836 	bl	8000648 <__aeabi_dmul>
 800c5dc:	3501      	adds	r5, #1
 800c5de:	4606      	mov	r6, r0
 800c5e0:	460f      	mov	r7, r1
 800c5e2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c5e6:	f109 0908 	add.w	r9, r9, #8
 800c5ea:	e7e0      	b.n	800c5ae <_dtoa_r+0x36e>
 800c5ec:	f000 809f 	beq.w	800c72e <_dtoa_r+0x4ee>
 800c5f0:	f1cb 0600 	rsb	r6, fp, #0
 800c5f4:	4ba1      	ldr	r3, [pc, #644]	; (800c87c <_dtoa_r+0x63c>)
 800c5f6:	4fa2      	ldr	r7, [pc, #648]	; (800c880 <_dtoa_r+0x640>)
 800c5f8:	f006 020f 	and.w	r2, r6, #15
 800c5fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c604:	ec51 0b18 	vmov	r0, r1, d8
 800c608:	f7f4 f81e 	bl	8000648 <__aeabi_dmul>
 800c60c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c610:	1136      	asrs	r6, r6, #4
 800c612:	2300      	movs	r3, #0
 800c614:	2502      	movs	r5, #2
 800c616:	2e00      	cmp	r6, #0
 800c618:	d17e      	bne.n	800c718 <_dtoa_r+0x4d8>
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d1d0      	bne.n	800c5c0 <_dtoa_r+0x380>
 800c61e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c620:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c624:	2b00      	cmp	r3, #0
 800c626:	f000 8084 	beq.w	800c732 <_dtoa_r+0x4f2>
 800c62a:	4b96      	ldr	r3, [pc, #600]	; (800c884 <_dtoa_r+0x644>)
 800c62c:	2200      	movs	r2, #0
 800c62e:	4640      	mov	r0, r8
 800c630:	4649      	mov	r1, r9
 800c632:	f7f4 fa7b 	bl	8000b2c <__aeabi_dcmplt>
 800c636:	2800      	cmp	r0, #0
 800c638:	d07b      	beq.n	800c732 <_dtoa_r+0x4f2>
 800c63a:	9b04      	ldr	r3, [sp, #16]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d078      	beq.n	800c732 <_dtoa_r+0x4f2>
 800c640:	9b01      	ldr	r3, [sp, #4]
 800c642:	2b00      	cmp	r3, #0
 800c644:	dd39      	ble.n	800c6ba <_dtoa_r+0x47a>
 800c646:	4b90      	ldr	r3, [pc, #576]	; (800c888 <_dtoa_r+0x648>)
 800c648:	2200      	movs	r2, #0
 800c64a:	4640      	mov	r0, r8
 800c64c:	4649      	mov	r1, r9
 800c64e:	f7f3 fffb 	bl	8000648 <__aeabi_dmul>
 800c652:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c656:	9e01      	ldr	r6, [sp, #4]
 800c658:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c65c:	3501      	adds	r5, #1
 800c65e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c662:	4628      	mov	r0, r5
 800c664:	f7f3 ff86 	bl	8000574 <__aeabi_i2d>
 800c668:	4642      	mov	r2, r8
 800c66a:	464b      	mov	r3, r9
 800c66c:	f7f3 ffec 	bl	8000648 <__aeabi_dmul>
 800c670:	4b86      	ldr	r3, [pc, #536]	; (800c88c <_dtoa_r+0x64c>)
 800c672:	2200      	movs	r2, #0
 800c674:	f7f3 fe32 	bl	80002dc <__adddf3>
 800c678:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c67c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c680:	9303      	str	r3, [sp, #12]
 800c682:	2e00      	cmp	r6, #0
 800c684:	d158      	bne.n	800c738 <_dtoa_r+0x4f8>
 800c686:	4b82      	ldr	r3, [pc, #520]	; (800c890 <_dtoa_r+0x650>)
 800c688:	2200      	movs	r2, #0
 800c68a:	4640      	mov	r0, r8
 800c68c:	4649      	mov	r1, r9
 800c68e:	f7f3 fe23 	bl	80002d8 <__aeabi_dsub>
 800c692:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c696:	4680      	mov	r8, r0
 800c698:	4689      	mov	r9, r1
 800c69a:	f7f4 fa65 	bl	8000b68 <__aeabi_dcmpgt>
 800c69e:	2800      	cmp	r0, #0
 800c6a0:	f040 8296 	bne.w	800cbd0 <_dtoa_r+0x990>
 800c6a4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c6a8:	4640      	mov	r0, r8
 800c6aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c6ae:	4649      	mov	r1, r9
 800c6b0:	f7f4 fa3c 	bl	8000b2c <__aeabi_dcmplt>
 800c6b4:	2800      	cmp	r0, #0
 800c6b6:	f040 8289 	bne.w	800cbcc <_dtoa_r+0x98c>
 800c6ba:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c6be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	f2c0 814e 	blt.w	800c962 <_dtoa_r+0x722>
 800c6c6:	f1bb 0f0e 	cmp.w	fp, #14
 800c6ca:	f300 814a 	bgt.w	800c962 <_dtoa_r+0x722>
 800c6ce:	4b6b      	ldr	r3, [pc, #428]	; (800c87c <_dtoa_r+0x63c>)
 800c6d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c6d4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c6d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	f280 80dc 	bge.w	800c898 <_dtoa_r+0x658>
 800c6e0:	9b04      	ldr	r3, [sp, #16]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	f300 80d8 	bgt.w	800c898 <_dtoa_r+0x658>
 800c6e8:	f040 826f 	bne.w	800cbca <_dtoa_r+0x98a>
 800c6ec:	4b68      	ldr	r3, [pc, #416]	; (800c890 <_dtoa_r+0x650>)
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	4640      	mov	r0, r8
 800c6f2:	4649      	mov	r1, r9
 800c6f4:	f7f3 ffa8 	bl	8000648 <__aeabi_dmul>
 800c6f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6fc:	f7f4 fa2a 	bl	8000b54 <__aeabi_dcmpge>
 800c700:	9e04      	ldr	r6, [sp, #16]
 800c702:	4637      	mov	r7, r6
 800c704:	2800      	cmp	r0, #0
 800c706:	f040 8245 	bne.w	800cb94 <_dtoa_r+0x954>
 800c70a:	9d00      	ldr	r5, [sp, #0]
 800c70c:	2331      	movs	r3, #49	; 0x31
 800c70e:	f805 3b01 	strb.w	r3, [r5], #1
 800c712:	f10b 0b01 	add.w	fp, fp, #1
 800c716:	e241      	b.n	800cb9c <_dtoa_r+0x95c>
 800c718:	07f2      	lsls	r2, r6, #31
 800c71a:	d505      	bpl.n	800c728 <_dtoa_r+0x4e8>
 800c71c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c720:	f7f3 ff92 	bl	8000648 <__aeabi_dmul>
 800c724:	3501      	adds	r5, #1
 800c726:	2301      	movs	r3, #1
 800c728:	1076      	asrs	r6, r6, #1
 800c72a:	3708      	adds	r7, #8
 800c72c:	e773      	b.n	800c616 <_dtoa_r+0x3d6>
 800c72e:	2502      	movs	r5, #2
 800c730:	e775      	b.n	800c61e <_dtoa_r+0x3de>
 800c732:	9e04      	ldr	r6, [sp, #16]
 800c734:	465f      	mov	r7, fp
 800c736:	e792      	b.n	800c65e <_dtoa_r+0x41e>
 800c738:	9900      	ldr	r1, [sp, #0]
 800c73a:	4b50      	ldr	r3, [pc, #320]	; (800c87c <_dtoa_r+0x63c>)
 800c73c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c740:	4431      	add	r1, r6
 800c742:	9102      	str	r1, [sp, #8]
 800c744:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c746:	eeb0 9a47 	vmov.f32	s18, s14
 800c74a:	eef0 9a67 	vmov.f32	s19, s15
 800c74e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c752:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c756:	2900      	cmp	r1, #0
 800c758:	d044      	beq.n	800c7e4 <_dtoa_r+0x5a4>
 800c75a:	494e      	ldr	r1, [pc, #312]	; (800c894 <_dtoa_r+0x654>)
 800c75c:	2000      	movs	r0, #0
 800c75e:	f7f4 f89d 	bl	800089c <__aeabi_ddiv>
 800c762:	ec53 2b19 	vmov	r2, r3, d9
 800c766:	f7f3 fdb7 	bl	80002d8 <__aeabi_dsub>
 800c76a:	9d00      	ldr	r5, [sp, #0]
 800c76c:	ec41 0b19 	vmov	d9, r0, r1
 800c770:	4649      	mov	r1, r9
 800c772:	4640      	mov	r0, r8
 800c774:	f7f4 fa18 	bl	8000ba8 <__aeabi_d2iz>
 800c778:	4606      	mov	r6, r0
 800c77a:	f7f3 fefb 	bl	8000574 <__aeabi_i2d>
 800c77e:	4602      	mov	r2, r0
 800c780:	460b      	mov	r3, r1
 800c782:	4640      	mov	r0, r8
 800c784:	4649      	mov	r1, r9
 800c786:	f7f3 fda7 	bl	80002d8 <__aeabi_dsub>
 800c78a:	3630      	adds	r6, #48	; 0x30
 800c78c:	f805 6b01 	strb.w	r6, [r5], #1
 800c790:	ec53 2b19 	vmov	r2, r3, d9
 800c794:	4680      	mov	r8, r0
 800c796:	4689      	mov	r9, r1
 800c798:	f7f4 f9c8 	bl	8000b2c <__aeabi_dcmplt>
 800c79c:	2800      	cmp	r0, #0
 800c79e:	d164      	bne.n	800c86a <_dtoa_r+0x62a>
 800c7a0:	4642      	mov	r2, r8
 800c7a2:	464b      	mov	r3, r9
 800c7a4:	4937      	ldr	r1, [pc, #220]	; (800c884 <_dtoa_r+0x644>)
 800c7a6:	2000      	movs	r0, #0
 800c7a8:	f7f3 fd96 	bl	80002d8 <__aeabi_dsub>
 800c7ac:	ec53 2b19 	vmov	r2, r3, d9
 800c7b0:	f7f4 f9bc 	bl	8000b2c <__aeabi_dcmplt>
 800c7b4:	2800      	cmp	r0, #0
 800c7b6:	f040 80b6 	bne.w	800c926 <_dtoa_r+0x6e6>
 800c7ba:	9b02      	ldr	r3, [sp, #8]
 800c7bc:	429d      	cmp	r5, r3
 800c7be:	f43f af7c 	beq.w	800c6ba <_dtoa_r+0x47a>
 800c7c2:	4b31      	ldr	r3, [pc, #196]	; (800c888 <_dtoa_r+0x648>)
 800c7c4:	ec51 0b19 	vmov	r0, r1, d9
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	f7f3 ff3d 	bl	8000648 <__aeabi_dmul>
 800c7ce:	4b2e      	ldr	r3, [pc, #184]	; (800c888 <_dtoa_r+0x648>)
 800c7d0:	ec41 0b19 	vmov	d9, r0, r1
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	4640      	mov	r0, r8
 800c7d8:	4649      	mov	r1, r9
 800c7da:	f7f3 ff35 	bl	8000648 <__aeabi_dmul>
 800c7de:	4680      	mov	r8, r0
 800c7e0:	4689      	mov	r9, r1
 800c7e2:	e7c5      	b.n	800c770 <_dtoa_r+0x530>
 800c7e4:	ec51 0b17 	vmov	r0, r1, d7
 800c7e8:	f7f3 ff2e 	bl	8000648 <__aeabi_dmul>
 800c7ec:	9b02      	ldr	r3, [sp, #8]
 800c7ee:	9d00      	ldr	r5, [sp, #0]
 800c7f0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c7f2:	ec41 0b19 	vmov	d9, r0, r1
 800c7f6:	4649      	mov	r1, r9
 800c7f8:	4640      	mov	r0, r8
 800c7fa:	f7f4 f9d5 	bl	8000ba8 <__aeabi_d2iz>
 800c7fe:	4606      	mov	r6, r0
 800c800:	f7f3 feb8 	bl	8000574 <__aeabi_i2d>
 800c804:	3630      	adds	r6, #48	; 0x30
 800c806:	4602      	mov	r2, r0
 800c808:	460b      	mov	r3, r1
 800c80a:	4640      	mov	r0, r8
 800c80c:	4649      	mov	r1, r9
 800c80e:	f7f3 fd63 	bl	80002d8 <__aeabi_dsub>
 800c812:	f805 6b01 	strb.w	r6, [r5], #1
 800c816:	9b02      	ldr	r3, [sp, #8]
 800c818:	429d      	cmp	r5, r3
 800c81a:	4680      	mov	r8, r0
 800c81c:	4689      	mov	r9, r1
 800c81e:	f04f 0200 	mov.w	r2, #0
 800c822:	d124      	bne.n	800c86e <_dtoa_r+0x62e>
 800c824:	4b1b      	ldr	r3, [pc, #108]	; (800c894 <_dtoa_r+0x654>)
 800c826:	ec51 0b19 	vmov	r0, r1, d9
 800c82a:	f7f3 fd57 	bl	80002dc <__adddf3>
 800c82e:	4602      	mov	r2, r0
 800c830:	460b      	mov	r3, r1
 800c832:	4640      	mov	r0, r8
 800c834:	4649      	mov	r1, r9
 800c836:	f7f4 f997 	bl	8000b68 <__aeabi_dcmpgt>
 800c83a:	2800      	cmp	r0, #0
 800c83c:	d173      	bne.n	800c926 <_dtoa_r+0x6e6>
 800c83e:	ec53 2b19 	vmov	r2, r3, d9
 800c842:	4914      	ldr	r1, [pc, #80]	; (800c894 <_dtoa_r+0x654>)
 800c844:	2000      	movs	r0, #0
 800c846:	f7f3 fd47 	bl	80002d8 <__aeabi_dsub>
 800c84a:	4602      	mov	r2, r0
 800c84c:	460b      	mov	r3, r1
 800c84e:	4640      	mov	r0, r8
 800c850:	4649      	mov	r1, r9
 800c852:	f7f4 f96b 	bl	8000b2c <__aeabi_dcmplt>
 800c856:	2800      	cmp	r0, #0
 800c858:	f43f af2f 	beq.w	800c6ba <_dtoa_r+0x47a>
 800c85c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c85e:	1e6b      	subs	r3, r5, #1
 800c860:	930f      	str	r3, [sp, #60]	; 0x3c
 800c862:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c866:	2b30      	cmp	r3, #48	; 0x30
 800c868:	d0f8      	beq.n	800c85c <_dtoa_r+0x61c>
 800c86a:	46bb      	mov	fp, r7
 800c86c:	e04a      	b.n	800c904 <_dtoa_r+0x6c4>
 800c86e:	4b06      	ldr	r3, [pc, #24]	; (800c888 <_dtoa_r+0x648>)
 800c870:	f7f3 feea 	bl	8000648 <__aeabi_dmul>
 800c874:	4680      	mov	r8, r0
 800c876:	4689      	mov	r9, r1
 800c878:	e7bd      	b.n	800c7f6 <_dtoa_r+0x5b6>
 800c87a:	bf00      	nop
 800c87c:	0800e478 	.word	0x0800e478
 800c880:	0800e450 	.word	0x0800e450
 800c884:	3ff00000 	.word	0x3ff00000
 800c888:	40240000 	.word	0x40240000
 800c88c:	401c0000 	.word	0x401c0000
 800c890:	40140000 	.word	0x40140000
 800c894:	3fe00000 	.word	0x3fe00000
 800c898:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c89c:	9d00      	ldr	r5, [sp, #0]
 800c89e:	4642      	mov	r2, r8
 800c8a0:	464b      	mov	r3, r9
 800c8a2:	4630      	mov	r0, r6
 800c8a4:	4639      	mov	r1, r7
 800c8a6:	f7f3 fff9 	bl	800089c <__aeabi_ddiv>
 800c8aa:	f7f4 f97d 	bl	8000ba8 <__aeabi_d2iz>
 800c8ae:	9001      	str	r0, [sp, #4]
 800c8b0:	f7f3 fe60 	bl	8000574 <__aeabi_i2d>
 800c8b4:	4642      	mov	r2, r8
 800c8b6:	464b      	mov	r3, r9
 800c8b8:	f7f3 fec6 	bl	8000648 <__aeabi_dmul>
 800c8bc:	4602      	mov	r2, r0
 800c8be:	460b      	mov	r3, r1
 800c8c0:	4630      	mov	r0, r6
 800c8c2:	4639      	mov	r1, r7
 800c8c4:	f7f3 fd08 	bl	80002d8 <__aeabi_dsub>
 800c8c8:	9e01      	ldr	r6, [sp, #4]
 800c8ca:	9f04      	ldr	r7, [sp, #16]
 800c8cc:	3630      	adds	r6, #48	; 0x30
 800c8ce:	f805 6b01 	strb.w	r6, [r5], #1
 800c8d2:	9e00      	ldr	r6, [sp, #0]
 800c8d4:	1bae      	subs	r6, r5, r6
 800c8d6:	42b7      	cmp	r7, r6
 800c8d8:	4602      	mov	r2, r0
 800c8da:	460b      	mov	r3, r1
 800c8dc:	d134      	bne.n	800c948 <_dtoa_r+0x708>
 800c8de:	f7f3 fcfd 	bl	80002dc <__adddf3>
 800c8e2:	4642      	mov	r2, r8
 800c8e4:	464b      	mov	r3, r9
 800c8e6:	4606      	mov	r6, r0
 800c8e8:	460f      	mov	r7, r1
 800c8ea:	f7f4 f93d 	bl	8000b68 <__aeabi_dcmpgt>
 800c8ee:	b9c8      	cbnz	r0, 800c924 <_dtoa_r+0x6e4>
 800c8f0:	4642      	mov	r2, r8
 800c8f2:	464b      	mov	r3, r9
 800c8f4:	4630      	mov	r0, r6
 800c8f6:	4639      	mov	r1, r7
 800c8f8:	f7f4 f90e 	bl	8000b18 <__aeabi_dcmpeq>
 800c8fc:	b110      	cbz	r0, 800c904 <_dtoa_r+0x6c4>
 800c8fe:	9b01      	ldr	r3, [sp, #4]
 800c900:	07db      	lsls	r3, r3, #31
 800c902:	d40f      	bmi.n	800c924 <_dtoa_r+0x6e4>
 800c904:	4651      	mov	r1, sl
 800c906:	4620      	mov	r0, r4
 800c908:	f000 fbcc 	bl	800d0a4 <_Bfree>
 800c90c:	2300      	movs	r3, #0
 800c90e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c910:	702b      	strb	r3, [r5, #0]
 800c912:	f10b 0301 	add.w	r3, fp, #1
 800c916:	6013      	str	r3, [r2, #0]
 800c918:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	f43f ace2 	beq.w	800c2e4 <_dtoa_r+0xa4>
 800c920:	601d      	str	r5, [r3, #0]
 800c922:	e4df      	b.n	800c2e4 <_dtoa_r+0xa4>
 800c924:	465f      	mov	r7, fp
 800c926:	462b      	mov	r3, r5
 800c928:	461d      	mov	r5, r3
 800c92a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c92e:	2a39      	cmp	r2, #57	; 0x39
 800c930:	d106      	bne.n	800c940 <_dtoa_r+0x700>
 800c932:	9a00      	ldr	r2, [sp, #0]
 800c934:	429a      	cmp	r2, r3
 800c936:	d1f7      	bne.n	800c928 <_dtoa_r+0x6e8>
 800c938:	9900      	ldr	r1, [sp, #0]
 800c93a:	2230      	movs	r2, #48	; 0x30
 800c93c:	3701      	adds	r7, #1
 800c93e:	700a      	strb	r2, [r1, #0]
 800c940:	781a      	ldrb	r2, [r3, #0]
 800c942:	3201      	adds	r2, #1
 800c944:	701a      	strb	r2, [r3, #0]
 800c946:	e790      	b.n	800c86a <_dtoa_r+0x62a>
 800c948:	4ba3      	ldr	r3, [pc, #652]	; (800cbd8 <_dtoa_r+0x998>)
 800c94a:	2200      	movs	r2, #0
 800c94c:	f7f3 fe7c 	bl	8000648 <__aeabi_dmul>
 800c950:	2200      	movs	r2, #0
 800c952:	2300      	movs	r3, #0
 800c954:	4606      	mov	r6, r0
 800c956:	460f      	mov	r7, r1
 800c958:	f7f4 f8de 	bl	8000b18 <__aeabi_dcmpeq>
 800c95c:	2800      	cmp	r0, #0
 800c95e:	d09e      	beq.n	800c89e <_dtoa_r+0x65e>
 800c960:	e7d0      	b.n	800c904 <_dtoa_r+0x6c4>
 800c962:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c964:	2a00      	cmp	r2, #0
 800c966:	f000 80ca 	beq.w	800cafe <_dtoa_r+0x8be>
 800c96a:	9a07      	ldr	r2, [sp, #28]
 800c96c:	2a01      	cmp	r2, #1
 800c96e:	f300 80ad 	bgt.w	800cacc <_dtoa_r+0x88c>
 800c972:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c974:	2a00      	cmp	r2, #0
 800c976:	f000 80a5 	beq.w	800cac4 <_dtoa_r+0x884>
 800c97a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c97e:	9e08      	ldr	r6, [sp, #32]
 800c980:	9d05      	ldr	r5, [sp, #20]
 800c982:	9a05      	ldr	r2, [sp, #20]
 800c984:	441a      	add	r2, r3
 800c986:	9205      	str	r2, [sp, #20]
 800c988:	9a06      	ldr	r2, [sp, #24]
 800c98a:	2101      	movs	r1, #1
 800c98c:	441a      	add	r2, r3
 800c98e:	4620      	mov	r0, r4
 800c990:	9206      	str	r2, [sp, #24]
 800c992:	f000 fc3d 	bl	800d210 <__i2b>
 800c996:	4607      	mov	r7, r0
 800c998:	b165      	cbz	r5, 800c9b4 <_dtoa_r+0x774>
 800c99a:	9b06      	ldr	r3, [sp, #24]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	dd09      	ble.n	800c9b4 <_dtoa_r+0x774>
 800c9a0:	42ab      	cmp	r3, r5
 800c9a2:	9a05      	ldr	r2, [sp, #20]
 800c9a4:	bfa8      	it	ge
 800c9a6:	462b      	movge	r3, r5
 800c9a8:	1ad2      	subs	r2, r2, r3
 800c9aa:	9205      	str	r2, [sp, #20]
 800c9ac:	9a06      	ldr	r2, [sp, #24]
 800c9ae:	1aed      	subs	r5, r5, r3
 800c9b0:	1ad3      	subs	r3, r2, r3
 800c9b2:	9306      	str	r3, [sp, #24]
 800c9b4:	9b08      	ldr	r3, [sp, #32]
 800c9b6:	b1f3      	cbz	r3, 800c9f6 <_dtoa_r+0x7b6>
 800c9b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	f000 80a3 	beq.w	800cb06 <_dtoa_r+0x8c6>
 800c9c0:	2e00      	cmp	r6, #0
 800c9c2:	dd10      	ble.n	800c9e6 <_dtoa_r+0x7a6>
 800c9c4:	4639      	mov	r1, r7
 800c9c6:	4632      	mov	r2, r6
 800c9c8:	4620      	mov	r0, r4
 800c9ca:	f000 fce1 	bl	800d390 <__pow5mult>
 800c9ce:	4652      	mov	r2, sl
 800c9d0:	4601      	mov	r1, r0
 800c9d2:	4607      	mov	r7, r0
 800c9d4:	4620      	mov	r0, r4
 800c9d6:	f000 fc31 	bl	800d23c <__multiply>
 800c9da:	4651      	mov	r1, sl
 800c9dc:	4680      	mov	r8, r0
 800c9de:	4620      	mov	r0, r4
 800c9e0:	f000 fb60 	bl	800d0a4 <_Bfree>
 800c9e4:	46c2      	mov	sl, r8
 800c9e6:	9b08      	ldr	r3, [sp, #32]
 800c9e8:	1b9a      	subs	r2, r3, r6
 800c9ea:	d004      	beq.n	800c9f6 <_dtoa_r+0x7b6>
 800c9ec:	4651      	mov	r1, sl
 800c9ee:	4620      	mov	r0, r4
 800c9f0:	f000 fcce 	bl	800d390 <__pow5mult>
 800c9f4:	4682      	mov	sl, r0
 800c9f6:	2101      	movs	r1, #1
 800c9f8:	4620      	mov	r0, r4
 800c9fa:	f000 fc09 	bl	800d210 <__i2b>
 800c9fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	4606      	mov	r6, r0
 800ca04:	f340 8081 	ble.w	800cb0a <_dtoa_r+0x8ca>
 800ca08:	461a      	mov	r2, r3
 800ca0a:	4601      	mov	r1, r0
 800ca0c:	4620      	mov	r0, r4
 800ca0e:	f000 fcbf 	bl	800d390 <__pow5mult>
 800ca12:	9b07      	ldr	r3, [sp, #28]
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	4606      	mov	r6, r0
 800ca18:	dd7a      	ble.n	800cb10 <_dtoa_r+0x8d0>
 800ca1a:	f04f 0800 	mov.w	r8, #0
 800ca1e:	6933      	ldr	r3, [r6, #16]
 800ca20:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ca24:	6918      	ldr	r0, [r3, #16]
 800ca26:	f000 fba5 	bl	800d174 <__hi0bits>
 800ca2a:	f1c0 0020 	rsb	r0, r0, #32
 800ca2e:	9b06      	ldr	r3, [sp, #24]
 800ca30:	4418      	add	r0, r3
 800ca32:	f010 001f 	ands.w	r0, r0, #31
 800ca36:	f000 8094 	beq.w	800cb62 <_dtoa_r+0x922>
 800ca3a:	f1c0 0320 	rsb	r3, r0, #32
 800ca3e:	2b04      	cmp	r3, #4
 800ca40:	f340 8085 	ble.w	800cb4e <_dtoa_r+0x90e>
 800ca44:	9b05      	ldr	r3, [sp, #20]
 800ca46:	f1c0 001c 	rsb	r0, r0, #28
 800ca4a:	4403      	add	r3, r0
 800ca4c:	9305      	str	r3, [sp, #20]
 800ca4e:	9b06      	ldr	r3, [sp, #24]
 800ca50:	4403      	add	r3, r0
 800ca52:	4405      	add	r5, r0
 800ca54:	9306      	str	r3, [sp, #24]
 800ca56:	9b05      	ldr	r3, [sp, #20]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	dd05      	ble.n	800ca68 <_dtoa_r+0x828>
 800ca5c:	4651      	mov	r1, sl
 800ca5e:	461a      	mov	r2, r3
 800ca60:	4620      	mov	r0, r4
 800ca62:	f000 fcef 	bl	800d444 <__lshift>
 800ca66:	4682      	mov	sl, r0
 800ca68:	9b06      	ldr	r3, [sp, #24]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	dd05      	ble.n	800ca7a <_dtoa_r+0x83a>
 800ca6e:	4631      	mov	r1, r6
 800ca70:	461a      	mov	r2, r3
 800ca72:	4620      	mov	r0, r4
 800ca74:	f000 fce6 	bl	800d444 <__lshift>
 800ca78:	4606      	mov	r6, r0
 800ca7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d072      	beq.n	800cb66 <_dtoa_r+0x926>
 800ca80:	4631      	mov	r1, r6
 800ca82:	4650      	mov	r0, sl
 800ca84:	f000 fd4a 	bl	800d51c <__mcmp>
 800ca88:	2800      	cmp	r0, #0
 800ca8a:	da6c      	bge.n	800cb66 <_dtoa_r+0x926>
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	4651      	mov	r1, sl
 800ca90:	220a      	movs	r2, #10
 800ca92:	4620      	mov	r0, r4
 800ca94:	f000 fb28 	bl	800d0e8 <__multadd>
 800ca98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca9a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ca9e:	4682      	mov	sl, r0
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	f000 81b0 	beq.w	800ce06 <_dtoa_r+0xbc6>
 800caa6:	2300      	movs	r3, #0
 800caa8:	4639      	mov	r1, r7
 800caaa:	220a      	movs	r2, #10
 800caac:	4620      	mov	r0, r4
 800caae:	f000 fb1b 	bl	800d0e8 <__multadd>
 800cab2:	9b01      	ldr	r3, [sp, #4]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	4607      	mov	r7, r0
 800cab8:	f300 8096 	bgt.w	800cbe8 <_dtoa_r+0x9a8>
 800cabc:	9b07      	ldr	r3, [sp, #28]
 800cabe:	2b02      	cmp	r3, #2
 800cac0:	dc59      	bgt.n	800cb76 <_dtoa_r+0x936>
 800cac2:	e091      	b.n	800cbe8 <_dtoa_r+0x9a8>
 800cac4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cac6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800caca:	e758      	b.n	800c97e <_dtoa_r+0x73e>
 800cacc:	9b04      	ldr	r3, [sp, #16]
 800cace:	1e5e      	subs	r6, r3, #1
 800cad0:	9b08      	ldr	r3, [sp, #32]
 800cad2:	42b3      	cmp	r3, r6
 800cad4:	bfbf      	itttt	lt
 800cad6:	9b08      	ldrlt	r3, [sp, #32]
 800cad8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800cada:	9608      	strlt	r6, [sp, #32]
 800cadc:	1af3      	sublt	r3, r6, r3
 800cade:	bfb4      	ite	lt
 800cae0:	18d2      	addlt	r2, r2, r3
 800cae2:	1b9e      	subge	r6, r3, r6
 800cae4:	9b04      	ldr	r3, [sp, #16]
 800cae6:	bfbc      	itt	lt
 800cae8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800caea:	2600      	movlt	r6, #0
 800caec:	2b00      	cmp	r3, #0
 800caee:	bfb7      	itett	lt
 800caf0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800caf4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800caf8:	1a9d      	sublt	r5, r3, r2
 800cafa:	2300      	movlt	r3, #0
 800cafc:	e741      	b.n	800c982 <_dtoa_r+0x742>
 800cafe:	9e08      	ldr	r6, [sp, #32]
 800cb00:	9d05      	ldr	r5, [sp, #20]
 800cb02:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cb04:	e748      	b.n	800c998 <_dtoa_r+0x758>
 800cb06:	9a08      	ldr	r2, [sp, #32]
 800cb08:	e770      	b.n	800c9ec <_dtoa_r+0x7ac>
 800cb0a:	9b07      	ldr	r3, [sp, #28]
 800cb0c:	2b01      	cmp	r3, #1
 800cb0e:	dc19      	bgt.n	800cb44 <_dtoa_r+0x904>
 800cb10:	9b02      	ldr	r3, [sp, #8]
 800cb12:	b9bb      	cbnz	r3, 800cb44 <_dtoa_r+0x904>
 800cb14:	9b03      	ldr	r3, [sp, #12]
 800cb16:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cb1a:	b99b      	cbnz	r3, 800cb44 <_dtoa_r+0x904>
 800cb1c:	9b03      	ldr	r3, [sp, #12]
 800cb1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cb22:	0d1b      	lsrs	r3, r3, #20
 800cb24:	051b      	lsls	r3, r3, #20
 800cb26:	b183      	cbz	r3, 800cb4a <_dtoa_r+0x90a>
 800cb28:	9b05      	ldr	r3, [sp, #20]
 800cb2a:	3301      	adds	r3, #1
 800cb2c:	9305      	str	r3, [sp, #20]
 800cb2e:	9b06      	ldr	r3, [sp, #24]
 800cb30:	3301      	adds	r3, #1
 800cb32:	9306      	str	r3, [sp, #24]
 800cb34:	f04f 0801 	mov.w	r8, #1
 800cb38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	f47f af6f 	bne.w	800ca1e <_dtoa_r+0x7de>
 800cb40:	2001      	movs	r0, #1
 800cb42:	e774      	b.n	800ca2e <_dtoa_r+0x7ee>
 800cb44:	f04f 0800 	mov.w	r8, #0
 800cb48:	e7f6      	b.n	800cb38 <_dtoa_r+0x8f8>
 800cb4a:	4698      	mov	r8, r3
 800cb4c:	e7f4      	b.n	800cb38 <_dtoa_r+0x8f8>
 800cb4e:	d082      	beq.n	800ca56 <_dtoa_r+0x816>
 800cb50:	9a05      	ldr	r2, [sp, #20]
 800cb52:	331c      	adds	r3, #28
 800cb54:	441a      	add	r2, r3
 800cb56:	9205      	str	r2, [sp, #20]
 800cb58:	9a06      	ldr	r2, [sp, #24]
 800cb5a:	441a      	add	r2, r3
 800cb5c:	441d      	add	r5, r3
 800cb5e:	9206      	str	r2, [sp, #24]
 800cb60:	e779      	b.n	800ca56 <_dtoa_r+0x816>
 800cb62:	4603      	mov	r3, r0
 800cb64:	e7f4      	b.n	800cb50 <_dtoa_r+0x910>
 800cb66:	9b04      	ldr	r3, [sp, #16]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	dc37      	bgt.n	800cbdc <_dtoa_r+0x99c>
 800cb6c:	9b07      	ldr	r3, [sp, #28]
 800cb6e:	2b02      	cmp	r3, #2
 800cb70:	dd34      	ble.n	800cbdc <_dtoa_r+0x99c>
 800cb72:	9b04      	ldr	r3, [sp, #16]
 800cb74:	9301      	str	r3, [sp, #4]
 800cb76:	9b01      	ldr	r3, [sp, #4]
 800cb78:	b963      	cbnz	r3, 800cb94 <_dtoa_r+0x954>
 800cb7a:	4631      	mov	r1, r6
 800cb7c:	2205      	movs	r2, #5
 800cb7e:	4620      	mov	r0, r4
 800cb80:	f000 fab2 	bl	800d0e8 <__multadd>
 800cb84:	4601      	mov	r1, r0
 800cb86:	4606      	mov	r6, r0
 800cb88:	4650      	mov	r0, sl
 800cb8a:	f000 fcc7 	bl	800d51c <__mcmp>
 800cb8e:	2800      	cmp	r0, #0
 800cb90:	f73f adbb 	bgt.w	800c70a <_dtoa_r+0x4ca>
 800cb94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb96:	9d00      	ldr	r5, [sp, #0]
 800cb98:	ea6f 0b03 	mvn.w	fp, r3
 800cb9c:	f04f 0800 	mov.w	r8, #0
 800cba0:	4631      	mov	r1, r6
 800cba2:	4620      	mov	r0, r4
 800cba4:	f000 fa7e 	bl	800d0a4 <_Bfree>
 800cba8:	2f00      	cmp	r7, #0
 800cbaa:	f43f aeab 	beq.w	800c904 <_dtoa_r+0x6c4>
 800cbae:	f1b8 0f00 	cmp.w	r8, #0
 800cbb2:	d005      	beq.n	800cbc0 <_dtoa_r+0x980>
 800cbb4:	45b8      	cmp	r8, r7
 800cbb6:	d003      	beq.n	800cbc0 <_dtoa_r+0x980>
 800cbb8:	4641      	mov	r1, r8
 800cbba:	4620      	mov	r0, r4
 800cbbc:	f000 fa72 	bl	800d0a4 <_Bfree>
 800cbc0:	4639      	mov	r1, r7
 800cbc2:	4620      	mov	r0, r4
 800cbc4:	f000 fa6e 	bl	800d0a4 <_Bfree>
 800cbc8:	e69c      	b.n	800c904 <_dtoa_r+0x6c4>
 800cbca:	2600      	movs	r6, #0
 800cbcc:	4637      	mov	r7, r6
 800cbce:	e7e1      	b.n	800cb94 <_dtoa_r+0x954>
 800cbd0:	46bb      	mov	fp, r7
 800cbd2:	4637      	mov	r7, r6
 800cbd4:	e599      	b.n	800c70a <_dtoa_r+0x4ca>
 800cbd6:	bf00      	nop
 800cbd8:	40240000 	.word	0x40240000
 800cbdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	f000 80c8 	beq.w	800cd74 <_dtoa_r+0xb34>
 800cbe4:	9b04      	ldr	r3, [sp, #16]
 800cbe6:	9301      	str	r3, [sp, #4]
 800cbe8:	2d00      	cmp	r5, #0
 800cbea:	dd05      	ble.n	800cbf8 <_dtoa_r+0x9b8>
 800cbec:	4639      	mov	r1, r7
 800cbee:	462a      	mov	r2, r5
 800cbf0:	4620      	mov	r0, r4
 800cbf2:	f000 fc27 	bl	800d444 <__lshift>
 800cbf6:	4607      	mov	r7, r0
 800cbf8:	f1b8 0f00 	cmp.w	r8, #0
 800cbfc:	d05b      	beq.n	800ccb6 <_dtoa_r+0xa76>
 800cbfe:	6879      	ldr	r1, [r7, #4]
 800cc00:	4620      	mov	r0, r4
 800cc02:	f000 fa0f 	bl	800d024 <_Balloc>
 800cc06:	4605      	mov	r5, r0
 800cc08:	b928      	cbnz	r0, 800cc16 <_dtoa_r+0x9d6>
 800cc0a:	4b83      	ldr	r3, [pc, #524]	; (800ce18 <_dtoa_r+0xbd8>)
 800cc0c:	4602      	mov	r2, r0
 800cc0e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800cc12:	f7ff bb2e 	b.w	800c272 <_dtoa_r+0x32>
 800cc16:	693a      	ldr	r2, [r7, #16]
 800cc18:	3202      	adds	r2, #2
 800cc1a:	0092      	lsls	r2, r2, #2
 800cc1c:	f107 010c 	add.w	r1, r7, #12
 800cc20:	300c      	adds	r0, #12
 800cc22:	f7ff fa74 	bl	800c10e <memcpy>
 800cc26:	2201      	movs	r2, #1
 800cc28:	4629      	mov	r1, r5
 800cc2a:	4620      	mov	r0, r4
 800cc2c:	f000 fc0a 	bl	800d444 <__lshift>
 800cc30:	9b00      	ldr	r3, [sp, #0]
 800cc32:	3301      	adds	r3, #1
 800cc34:	9304      	str	r3, [sp, #16]
 800cc36:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc3a:	4413      	add	r3, r2
 800cc3c:	9308      	str	r3, [sp, #32]
 800cc3e:	9b02      	ldr	r3, [sp, #8]
 800cc40:	f003 0301 	and.w	r3, r3, #1
 800cc44:	46b8      	mov	r8, r7
 800cc46:	9306      	str	r3, [sp, #24]
 800cc48:	4607      	mov	r7, r0
 800cc4a:	9b04      	ldr	r3, [sp, #16]
 800cc4c:	4631      	mov	r1, r6
 800cc4e:	3b01      	subs	r3, #1
 800cc50:	4650      	mov	r0, sl
 800cc52:	9301      	str	r3, [sp, #4]
 800cc54:	f7ff fa69 	bl	800c12a <quorem>
 800cc58:	4641      	mov	r1, r8
 800cc5a:	9002      	str	r0, [sp, #8]
 800cc5c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cc60:	4650      	mov	r0, sl
 800cc62:	f000 fc5b 	bl	800d51c <__mcmp>
 800cc66:	463a      	mov	r2, r7
 800cc68:	9005      	str	r0, [sp, #20]
 800cc6a:	4631      	mov	r1, r6
 800cc6c:	4620      	mov	r0, r4
 800cc6e:	f000 fc71 	bl	800d554 <__mdiff>
 800cc72:	68c2      	ldr	r2, [r0, #12]
 800cc74:	4605      	mov	r5, r0
 800cc76:	bb02      	cbnz	r2, 800ccba <_dtoa_r+0xa7a>
 800cc78:	4601      	mov	r1, r0
 800cc7a:	4650      	mov	r0, sl
 800cc7c:	f000 fc4e 	bl	800d51c <__mcmp>
 800cc80:	4602      	mov	r2, r0
 800cc82:	4629      	mov	r1, r5
 800cc84:	4620      	mov	r0, r4
 800cc86:	9209      	str	r2, [sp, #36]	; 0x24
 800cc88:	f000 fa0c 	bl	800d0a4 <_Bfree>
 800cc8c:	9b07      	ldr	r3, [sp, #28]
 800cc8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc90:	9d04      	ldr	r5, [sp, #16]
 800cc92:	ea43 0102 	orr.w	r1, r3, r2
 800cc96:	9b06      	ldr	r3, [sp, #24]
 800cc98:	4319      	orrs	r1, r3
 800cc9a:	d110      	bne.n	800ccbe <_dtoa_r+0xa7e>
 800cc9c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cca0:	d029      	beq.n	800ccf6 <_dtoa_r+0xab6>
 800cca2:	9b05      	ldr	r3, [sp, #20]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	dd02      	ble.n	800ccae <_dtoa_r+0xa6e>
 800cca8:	9b02      	ldr	r3, [sp, #8]
 800ccaa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800ccae:	9b01      	ldr	r3, [sp, #4]
 800ccb0:	f883 9000 	strb.w	r9, [r3]
 800ccb4:	e774      	b.n	800cba0 <_dtoa_r+0x960>
 800ccb6:	4638      	mov	r0, r7
 800ccb8:	e7ba      	b.n	800cc30 <_dtoa_r+0x9f0>
 800ccba:	2201      	movs	r2, #1
 800ccbc:	e7e1      	b.n	800cc82 <_dtoa_r+0xa42>
 800ccbe:	9b05      	ldr	r3, [sp, #20]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	db04      	blt.n	800ccce <_dtoa_r+0xa8e>
 800ccc4:	9907      	ldr	r1, [sp, #28]
 800ccc6:	430b      	orrs	r3, r1
 800ccc8:	9906      	ldr	r1, [sp, #24]
 800ccca:	430b      	orrs	r3, r1
 800cccc:	d120      	bne.n	800cd10 <_dtoa_r+0xad0>
 800ccce:	2a00      	cmp	r2, #0
 800ccd0:	dded      	ble.n	800ccae <_dtoa_r+0xa6e>
 800ccd2:	4651      	mov	r1, sl
 800ccd4:	2201      	movs	r2, #1
 800ccd6:	4620      	mov	r0, r4
 800ccd8:	f000 fbb4 	bl	800d444 <__lshift>
 800ccdc:	4631      	mov	r1, r6
 800ccde:	4682      	mov	sl, r0
 800cce0:	f000 fc1c 	bl	800d51c <__mcmp>
 800cce4:	2800      	cmp	r0, #0
 800cce6:	dc03      	bgt.n	800ccf0 <_dtoa_r+0xab0>
 800cce8:	d1e1      	bne.n	800ccae <_dtoa_r+0xa6e>
 800ccea:	f019 0f01 	tst.w	r9, #1
 800ccee:	d0de      	beq.n	800ccae <_dtoa_r+0xa6e>
 800ccf0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ccf4:	d1d8      	bne.n	800cca8 <_dtoa_r+0xa68>
 800ccf6:	9a01      	ldr	r2, [sp, #4]
 800ccf8:	2339      	movs	r3, #57	; 0x39
 800ccfa:	7013      	strb	r3, [r2, #0]
 800ccfc:	462b      	mov	r3, r5
 800ccfe:	461d      	mov	r5, r3
 800cd00:	3b01      	subs	r3, #1
 800cd02:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cd06:	2a39      	cmp	r2, #57	; 0x39
 800cd08:	d06c      	beq.n	800cde4 <_dtoa_r+0xba4>
 800cd0a:	3201      	adds	r2, #1
 800cd0c:	701a      	strb	r2, [r3, #0]
 800cd0e:	e747      	b.n	800cba0 <_dtoa_r+0x960>
 800cd10:	2a00      	cmp	r2, #0
 800cd12:	dd07      	ble.n	800cd24 <_dtoa_r+0xae4>
 800cd14:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cd18:	d0ed      	beq.n	800ccf6 <_dtoa_r+0xab6>
 800cd1a:	9a01      	ldr	r2, [sp, #4]
 800cd1c:	f109 0301 	add.w	r3, r9, #1
 800cd20:	7013      	strb	r3, [r2, #0]
 800cd22:	e73d      	b.n	800cba0 <_dtoa_r+0x960>
 800cd24:	9b04      	ldr	r3, [sp, #16]
 800cd26:	9a08      	ldr	r2, [sp, #32]
 800cd28:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	d043      	beq.n	800cdb8 <_dtoa_r+0xb78>
 800cd30:	4651      	mov	r1, sl
 800cd32:	2300      	movs	r3, #0
 800cd34:	220a      	movs	r2, #10
 800cd36:	4620      	mov	r0, r4
 800cd38:	f000 f9d6 	bl	800d0e8 <__multadd>
 800cd3c:	45b8      	cmp	r8, r7
 800cd3e:	4682      	mov	sl, r0
 800cd40:	f04f 0300 	mov.w	r3, #0
 800cd44:	f04f 020a 	mov.w	r2, #10
 800cd48:	4641      	mov	r1, r8
 800cd4a:	4620      	mov	r0, r4
 800cd4c:	d107      	bne.n	800cd5e <_dtoa_r+0xb1e>
 800cd4e:	f000 f9cb 	bl	800d0e8 <__multadd>
 800cd52:	4680      	mov	r8, r0
 800cd54:	4607      	mov	r7, r0
 800cd56:	9b04      	ldr	r3, [sp, #16]
 800cd58:	3301      	adds	r3, #1
 800cd5a:	9304      	str	r3, [sp, #16]
 800cd5c:	e775      	b.n	800cc4a <_dtoa_r+0xa0a>
 800cd5e:	f000 f9c3 	bl	800d0e8 <__multadd>
 800cd62:	4639      	mov	r1, r7
 800cd64:	4680      	mov	r8, r0
 800cd66:	2300      	movs	r3, #0
 800cd68:	220a      	movs	r2, #10
 800cd6a:	4620      	mov	r0, r4
 800cd6c:	f000 f9bc 	bl	800d0e8 <__multadd>
 800cd70:	4607      	mov	r7, r0
 800cd72:	e7f0      	b.n	800cd56 <_dtoa_r+0xb16>
 800cd74:	9b04      	ldr	r3, [sp, #16]
 800cd76:	9301      	str	r3, [sp, #4]
 800cd78:	9d00      	ldr	r5, [sp, #0]
 800cd7a:	4631      	mov	r1, r6
 800cd7c:	4650      	mov	r0, sl
 800cd7e:	f7ff f9d4 	bl	800c12a <quorem>
 800cd82:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cd86:	9b00      	ldr	r3, [sp, #0]
 800cd88:	f805 9b01 	strb.w	r9, [r5], #1
 800cd8c:	1aea      	subs	r2, r5, r3
 800cd8e:	9b01      	ldr	r3, [sp, #4]
 800cd90:	4293      	cmp	r3, r2
 800cd92:	dd07      	ble.n	800cda4 <_dtoa_r+0xb64>
 800cd94:	4651      	mov	r1, sl
 800cd96:	2300      	movs	r3, #0
 800cd98:	220a      	movs	r2, #10
 800cd9a:	4620      	mov	r0, r4
 800cd9c:	f000 f9a4 	bl	800d0e8 <__multadd>
 800cda0:	4682      	mov	sl, r0
 800cda2:	e7ea      	b.n	800cd7a <_dtoa_r+0xb3a>
 800cda4:	9b01      	ldr	r3, [sp, #4]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	bfc8      	it	gt
 800cdaa:	461d      	movgt	r5, r3
 800cdac:	9b00      	ldr	r3, [sp, #0]
 800cdae:	bfd8      	it	le
 800cdb0:	2501      	movle	r5, #1
 800cdb2:	441d      	add	r5, r3
 800cdb4:	f04f 0800 	mov.w	r8, #0
 800cdb8:	4651      	mov	r1, sl
 800cdba:	2201      	movs	r2, #1
 800cdbc:	4620      	mov	r0, r4
 800cdbe:	f000 fb41 	bl	800d444 <__lshift>
 800cdc2:	4631      	mov	r1, r6
 800cdc4:	4682      	mov	sl, r0
 800cdc6:	f000 fba9 	bl	800d51c <__mcmp>
 800cdca:	2800      	cmp	r0, #0
 800cdcc:	dc96      	bgt.n	800ccfc <_dtoa_r+0xabc>
 800cdce:	d102      	bne.n	800cdd6 <_dtoa_r+0xb96>
 800cdd0:	f019 0f01 	tst.w	r9, #1
 800cdd4:	d192      	bne.n	800ccfc <_dtoa_r+0xabc>
 800cdd6:	462b      	mov	r3, r5
 800cdd8:	461d      	mov	r5, r3
 800cdda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cdde:	2a30      	cmp	r2, #48	; 0x30
 800cde0:	d0fa      	beq.n	800cdd8 <_dtoa_r+0xb98>
 800cde2:	e6dd      	b.n	800cba0 <_dtoa_r+0x960>
 800cde4:	9a00      	ldr	r2, [sp, #0]
 800cde6:	429a      	cmp	r2, r3
 800cde8:	d189      	bne.n	800ccfe <_dtoa_r+0xabe>
 800cdea:	f10b 0b01 	add.w	fp, fp, #1
 800cdee:	2331      	movs	r3, #49	; 0x31
 800cdf0:	e796      	b.n	800cd20 <_dtoa_r+0xae0>
 800cdf2:	4b0a      	ldr	r3, [pc, #40]	; (800ce1c <_dtoa_r+0xbdc>)
 800cdf4:	f7ff ba99 	b.w	800c32a <_dtoa_r+0xea>
 800cdf8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	f47f aa6d 	bne.w	800c2da <_dtoa_r+0x9a>
 800ce00:	4b07      	ldr	r3, [pc, #28]	; (800ce20 <_dtoa_r+0xbe0>)
 800ce02:	f7ff ba92 	b.w	800c32a <_dtoa_r+0xea>
 800ce06:	9b01      	ldr	r3, [sp, #4]
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	dcb5      	bgt.n	800cd78 <_dtoa_r+0xb38>
 800ce0c:	9b07      	ldr	r3, [sp, #28]
 800ce0e:	2b02      	cmp	r3, #2
 800ce10:	f73f aeb1 	bgt.w	800cb76 <_dtoa_r+0x936>
 800ce14:	e7b0      	b.n	800cd78 <_dtoa_r+0xb38>
 800ce16:	bf00      	nop
 800ce18:	0800e3e4 	.word	0x0800e3e4
 800ce1c:	0800e344 	.word	0x0800e344
 800ce20:	0800e368 	.word	0x0800e368

0800ce24 <_free_r>:
 800ce24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ce26:	2900      	cmp	r1, #0
 800ce28:	d044      	beq.n	800ceb4 <_free_r+0x90>
 800ce2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce2e:	9001      	str	r0, [sp, #4]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	f1a1 0404 	sub.w	r4, r1, #4
 800ce36:	bfb8      	it	lt
 800ce38:	18e4      	addlt	r4, r4, r3
 800ce3a:	f000 f8e7 	bl	800d00c <__malloc_lock>
 800ce3e:	4a1e      	ldr	r2, [pc, #120]	; (800ceb8 <_free_r+0x94>)
 800ce40:	9801      	ldr	r0, [sp, #4]
 800ce42:	6813      	ldr	r3, [r2, #0]
 800ce44:	b933      	cbnz	r3, 800ce54 <_free_r+0x30>
 800ce46:	6063      	str	r3, [r4, #4]
 800ce48:	6014      	str	r4, [r2, #0]
 800ce4a:	b003      	add	sp, #12
 800ce4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ce50:	f000 b8e2 	b.w	800d018 <__malloc_unlock>
 800ce54:	42a3      	cmp	r3, r4
 800ce56:	d908      	bls.n	800ce6a <_free_r+0x46>
 800ce58:	6825      	ldr	r5, [r4, #0]
 800ce5a:	1961      	adds	r1, r4, r5
 800ce5c:	428b      	cmp	r3, r1
 800ce5e:	bf01      	itttt	eq
 800ce60:	6819      	ldreq	r1, [r3, #0]
 800ce62:	685b      	ldreq	r3, [r3, #4]
 800ce64:	1949      	addeq	r1, r1, r5
 800ce66:	6021      	streq	r1, [r4, #0]
 800ce68:	e7ed      	b.n	800ce46 <_free_r+0x22>
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	685b      	ldr	r3, [r3, #4]
 800ce6e:	b10b      	cbz	r3, 800ce74 <_free_r+0x50>
 800ce70:	42a3      	cmp	r3, r4
 800ce72:	d9fa      	bls.n	800ce6a <_free_r+0x46>
 800ce74:	6811      	ldr	r1, [r2, #0]
 800ce76:	1855      	adds	r5, r2, r1
 800ce78:	42a5      	cmp	r5, r4
 800ce7a:	d10b      	bne.n	800ce94 <_free_r+0x70>
 800ce7c:	6824      	ldr	r4, [r4, #0]
 800ce7e:	4421      	add	r1, r4
 800ce80:	1854      	adds	r4, r2, r1
 800ce82:	42a3      	cmp	r3, r4
 800ce84:	6011      	str	r1, [r2, #0]
 800ce86:	d1e0      	bne.n	800ce4a <_free_r+0x26>
 800ce88:	681c      	ldr	r4, [r3, #0]
 800ce8a:	685b      	ldr	r3, [r3, #4]
 800ce8c:	6053      	str	r3, [r2, #4]
 800ce8e:	440c      	add	r4, r1
 800ce90:	6014      	str	r4, [r2, #0]
 800ce92:	e7da      	b.n	800ce4a <_free_r+0x26>
 800ce94:	d902      	bls.n	800ce9c <_free_r+0x78>
 800ce96:	230c      	movs	r3, #12
 800ce98:	6003      	str	r3, [r0, #0]
 800ce9a:	e7d6      	b.n	800ce4a <_free_r+0x26>
 800ce9c:	6825      	ldr	r5, [r4, #0]
 800ce9e:	1961      	adds	r1, r4, r5
 800cea0:	428b      	cmp	r3, r1
 800cea2:	bf04      	itt	eq
 800cea4:	6819      	ldreq	r1, [r3, #0]
 800cea6:	685b      	ldreq	r3, [r3, #4]
 800cea8:	6063      	str	r3, [r4, #4]
 800ceaa:	bf04      	itt	eq
 800ceac:	1949      	addeq	r1, r1, r5
 800ceae:	6021      	streq	r1, [r4, #0]
 800ceb0:	6054      	str	r4, [r2, #4]
 800ceb2:	e7ca      	b.n	800ce4a <_free_r+0x26>
 800ceb4:	b003      	add	sp, #12
 800ceb6:	bd30      	pop	{r4, r5, pc}
 800ceb8:	20001f90 	.word	0x20001f90

0800cebc <malloc>:
 800cebc:	4b02      	ldr	r3, [pc, #8]	; (800cec8 <malloc+0xc>)
 800cebe:	4601      	mov	r1, r0
 800cec0:	6818      	ldr	r0, [r3, #0]
 800cec2:	f000 b823 	b.w	800cf0c <_malloc_r>
 800cec6:	bf00      	nop
 800cec8:	2000053c 	.word	0x2000053c

0800cecc <sbrk_aligned>:
 800cecc:	b570      	push	{r4, r5, r6, lr}
 800cece:	4e0e      	ldr	r6, [pc, #56]	; (800cf08 <sbrk_aligned+0x3c>)
 800ced0:	460c      	mov	r4, r1
 800ced2:	6831      	ldr	r1, [r6, #0]
 800ced4:	4605      	mov	r5, r0
 800ced6:	b911      	cbnz	r1, 800cede <sbrk_aligned+0x12>
 800ced8:	f000 fcce 	bl	800d878 <_sbrk_r>
 800cedc:	6030      	str	r0, [r6, #0]
 800cede:	4621      	mov	r1, r4
 800cee0:	4628      	mov	r0, r5
 800cee2:	f000 fcc9 	bl	800d878 <_sbrk_r>
 800cee6:	1c43      	adds	r3, r0, #1
 800cee8:	d00a      	beq.n	800cf00 <sbrk_aligned+0x34>
 800ceea:	1cc4      	adds	r4, r0, #3
 800ceec:	f024 0403 	bic.w	r4, r4, #3
 800cef0:	42a0      	cmp	r0, r4
 800cef2:	d007      	beq.n	800cf04 <sbrk_aligned+0x38>
 800cef4:	1a21      	subs	r1, r4, r0
 800cef6:	4628      	mov	r0, r5
 800cef8:	f000 fcbe 	bl	800d878 <_sbrk_r>
 800cefc:	3001      	adds	r0, #1
 800cefe:	d101      	bne.n	800cf04 <sbrk_aligned+0x38>
 800cf00:	f04f 34ff 	mov.w	r4, #4294967295
 800cf04:	4620      	mov	r0, r4
 800cf06:	bd70      	pop	{r4, r5, r6, pc}
 800cf08:	20001f94 	.word	0x20001f94

0800cf0c <_malloc_r>:
 800cf0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf10:	1ccd      	adds	r5, r1, #3
 800cf12:	f025 0503 	bic.w	r5, r5, #3
 800cf16:	3508      	adds	r5, #8
 800cf18:	2d0c      	cmp	r5, #12
 800cf1a:	bf38      	it	cc
 800cf1c:	250c      	movcc	r5, #12
 800cf1e:	2d00      	cmp	r5, #0
 800cf20:	4607      	mov	r7, r0
 800cf22:	db01      	blt.n	800cf28 <_malloc_r+0x1c>
 800cf24:	42a9      	cmp	r1, r5
 800cf26:	d905      	bls.n	800cf34 <_malloc_r+0x28>
 800cf28:	230c      	movs	r3, #12
 800cf2a:	603b      	str	r3, [r7, #0]
 800cf2c:	2600      	movs	r6, #0
 800cf2e:	4630      	mov	r0, r6
 800cf30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf34:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d008 <_malloc_r+0xfc>
 800cf38:	f000 f868 	bl	800d00c <__malloc_lock>
 800cf3c:	f8d8 3000 	ldr.w	r3, [r8]
 800cf40:	461c      	mov	r4, r3
 800cf42:	bb5c      	cbnz	r4, 800cf9c <_malloc_r+0x90>
 800cf44:	4629      	mov	r1, r5
 800cf46:	4638      	mov	r0, r7
 800cf48:	f7ff ffc0 	bl	800cecc <sbrk_aligned>
 800cf4c:	1c43      	adds	r3, r0, #1
 800cf4e:	4604      	mov	r4, r0
 800cf50:	d155      	bne.n	800cffe <_malloc_r+0xf2>
 800cf52:	f8d8 4000 	ldr.w	r4, [r8]
 800cf56:	4626      	mov	r6, r4
 800cf58:	2e00      	cmp	r6, #0
 800cf5a:	d145      	bne.n	800cfe8 <_malloc_r+0xdc>
 800cf5c:	2c00      	cmp	r4, #0
 800cf5e:	d048      	beq.n	800cff2 <_malloc_r+0xe6>
 800cf60:	6823      	ldr	r3, [r4, #0]
 800cf62:	4631      	mov	r1, r6
 800cf64:	4638      	mov	r0, r7
 800cf66:	eb04 0903 	add.w	r9, r4, r3
 800cf6a:	f000 fc85 	bl	800d878 <_sbrk_r>
 800cf6e:	4581      	cmp	r9, r0
 800cf70:	d13f      	bne.n	800cff2 <_malloc_r+0xe6>
 800cf72:	6821      	ldr	r1, [r4, #0]
 800cf74:	1a6d      	subs	r5, r5, r1
 800cf76:	4629      	mov	r1, r5
 800cf78:	4638      	mov	r0, r7
 800cf7a:	f7ff ffa7 	bl	800cecc <sbrk_aligned>
 800cf7e:	3001      	adds	r0, #1
 800cf80:	d037      	beq.n	800cff2 <_malloc_r+0xe6>
 800cf82:	6823      	ldr	r3, [r4, #0]
 800cf84:	442b      	add	r3, r5
 800cf86:	6023      	str	r3, [r4, #0]
 800cf88:	f8d8 3000 	ldr.w	r3, [r8]
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d038      	beq.n	800d002 <_malloc_r+0xf6>
 800cf90:	685a      	ldr	r2, [r3, #4]
 800cf92:	42a2      	cmp	r2, r4
 800cf94:	d12b      	bne.n	800cfee <_malloc_r+0xe2>
 800cf96:	2200      	movs	r2, #0
 800cf98:	605a      	str	r2, [r3, #4]
 800cf9a:	e00f      	b.n	800cfbc <_malloc_r+0xb0>
 800cf9c:	6822      	ldr	r2, [r4, #0]
 800cf9e:	1b52      	subs	r2, r2, r5
 800cfa0:	d41f      	bmi.n	800cfe2 <_malloc_r+0xd6>
 800cfa2:	2a0b      	cmp	r2, #11
 800cfa4:	d917      	bls.n	800cfd6 <_malloc_r+0xca>
 800cfa6:	1961      	adds	r1, r4, r5
 800cfa8:	42a3      	cmp	r3, r4
 800cfaa:	6025      	str	r5, [r4, #0]
 800cfac:	bf18      	it	ne
 800cfae:	6059      	strne	r1, [r3, #4]
 800cfb0:	6863      	ldr	r3, [r4, #4]
 800cfb2:	bf08      	it	eq
 800cfb4:	f8c8 1000 	streq.w	r1, [r8]
 800cfb8:	5162      	str	r2, [r4, r5]
 800cfba:	604b      	str	r3, [r1, #4]
 800cfbc:	4638      	mov	r0, r7
 800cfbe:	f104 060b 	add.w	r6, r4, #11
 800cfc2:	f000 f829 	bl	800d018 <__malloc_unlock>
 800cfc6:	f026 0607 	bic.w	r6, r6, #7
 800cfca:	1d23      	adds	r3, r4, #4
 800cfcc:	1af2      	subs	r2, r6, r3
 800cfce:	d0ae      	beq.n	800cf2e <_malloc_r+0x22>
 800cfd0:	1b9b      	subs	r3, r3, r6
 800cfd2:	50a3      	str	r3, [r4, r2]
 800cfd4:	e7ab      	b.n	800cf2e <_malloc_r+0x22>
 800cfd6:	42a3      	cmp	r3, r4
 800cfd8:	6862      	ldr	r2, [r4, #4]
 800cfda:	d1dd      	bne.n	800cf98 <_malloc_r+0x8c>
 800cfdc:	f8c8 2000 	str.w	r2, [r8]
 800cfe0:	e7ec      	b.n	800cfbc <_malloc_r+0xb0>
 800cfe2:	4623      	mov	r3, r4
 800cfe4:	6864      	ldr	r4, [r4, #4]
 800cfe6:	e7ac      	b.n	800cf42 <_malloc_r+0x36>
 800cfe8:	4634      	mov	r4, r6
 800cfea:	6876      	ldr	r6, [r6, #4]
 800cfec:	e7b4      	b.n	800cf58 <_malloc_r+0x4c>
 800cfee:	4613      	mov	r3, r2
 800cff0:	e7cc      	b.n	800cf8c <_malloc_r+0x80>
 800cff2:	230c      	movs	r3, #12
 800cff4:	603b      	str	r3, [r7, #0]
 800cff6:	4638      	mov	r0, r7
 800cff8:	f000 f80e 	bl	800d018 <__malloc_unlock>
 800cffc:	e797      	b.n	800cf2e <_malloc_r+0x22>
 800cffe:	6025      	str	r5, [r4, #0]
 800d000:	e7dc      	b.n	800cfbc <_malloc_r+0xb0>
 800d002:	605b      	str	r3, [r3, #4]
 800d004:	deff      	udf	#255	; 0xff
 800d006:	bf00      	nop
 800d008:	20001f90 	.word	0x20001f90

0800d00c <__malloc_lock>:
 800d00c:	4801      	ldr	r0, [pc, #4]	; (800d014 <__malloc_lock+0x8>)
 800d00e:	f7ff b87c 	b.w	800c10a <__retarget_lock_acquire_recursive>
 800d012:	bf00      	nop
 800d014:	20001f8c 	.word	0x20001f8c

0800d018 <__malloc_unlock>:
 800d018:	4801      	ldr	r0, [pc, #4]	; (800d020 <__malloc_unlock+0x8>)
 800d01a:	f7ff b877 	b.w	800c10c <__retarget_lock_release_recursive>
 800d01e:	bf00      	nop
 800d020:	20001f8c 	.word	0x20001f8c

0800d024 <_Balloc>:
 800d024:	b570      	push	{r4, r5, r6, lr}
 800d026:	69c6      	ldr	r6, [r0, #28]
 800d028:	4604      	mov	r4, r0
 800d02a:	460d      	mov	r5, r1
 800d02c:	b976      	cbnz	r6, 800d04c <_Balloc+0x28>
 800d02e:	2010      	movs	r0, #16
 800d030:	f7ff ff44 	bl	800cebc <malloc>
 800d034:	4602      	mov	r2, r0
 800d036:	61e0      	str	r0, [r4, #28]
 800d038:	b920      	cbnz	r0, 800d044 <_Balloc+0x20>
 800d03a:	4b18      	ldr	r3, [pc, #96]	; (800d09c <_Balloc+0x78>)
 800d03c:	4818      	ldr	r0, [pc, #96]	; (800d0a0 <_Balloc+0x7c>)
 800d03e:	216b      	movs	r1, #107	; 0x6b
 800d040:	f000 fc2a 	bl	800d898 <__assert_func>
 800d044:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d048:	6006      	str	r6, [r0, #0]
 800d04a:	60c6      	str	r6, [r0, #12]
 800d04c:	69e6      	ldr	r6, [r4, #28]
 800d04e:	68f3      	ldr	r3, [r6, #12]
 800d050:	b183      	cbz	r3, 800d074 <_Balloc+0x50>
 800d052:	69e3      	ldr	r3, [r4, #28]
 800d054:	68db      	ldr	r3, [r3, #12]
 800d056:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d05a:	b9b8      	cbnz	r0, 800d08c <_Balloc+0x68>
 800d05c:	2101      	movs	r1, #1
 800d05e:	fa01 f605 	lsl.w	r6, r1, r5
 800d062:	1d72      	adds	r2, r6, #5
 800d064:	0092      	lsls	r2, r2, #2
 800d066:	4620      	mov	r0, r4
 800d068:	f000 fc34 	bl	800d8d4 <_calloc_r>
 800d06c:	b160      	cbz	r0, 800d088 <_Balloc+0x64>
 800d06e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d072:	e00e      	b.n	800d092 <_Balloc+0x6e>
 800d074:	2221      	movs	r2, #33	; 0x21
 800d076:	2104      	movs	r1, #4
 800d078:	4620      	mov	r0, r4
 800d07a:	f000 fc2b 	bl	800d8d4 <_calloc_r>
 800d07e:	69e3      	ldr	r3, [r4, #28]
 800d080:	60f0      	str	r0, [r6, #12]
 800d082:	68db      	ldr	r3, [r3, #12]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d1e4      	bne.n	800d052 <_Balloc+0x2e>
 800d088:	2000      	movs	r0, #0
 800d08a:	bd70      	pop	{r4, r5, r6, pc}
 800d08c:	6802      	ldr	r2, [r0, #0]
 800d08e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d092:	2300      	movs	r3, #0
 800d094:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d098:	e7f7      	b.n	800d08a <_Balloc+0x66>
 800d09a:	bf00      	nop
 800d09c:	0800e375 	.word	0x0800e375
 800d0a0:	0800e3f5 	.word	0x0800e3f5

0800d0a4 <_Bfree>:
 800d0a4:	b570      	push	{r4, r5, r6, lr}
 800d0a6:	69c6      	ldr	r6, [r0, #28]
 800d0a8:	4605      	mov	r5, r0
 800d0aa:	460c      	mov	r4, r1
 800d0ac:	b976      	cbnz	r6, 800d0cc <_Bfree+0x28>
 800d0ae:	2010      	movs	r0, #16
 800d0b0:	f7ff ff04 	bl	800cebc <malloc>
 800d0b4:	4602      	mov	r2, r0
 800d0b6:	61e8      	str	r0, [r5, #28]
 800d0b8:	b920      	cbnz	r0, 800d0c4 <_Bfree+0x20>
 800d0ba:	4b09      	ldr	r3, [pc, #36]	; (800d0e0 <_Bfree+0x3c>)
 800d0bc:	4809      	ldr	r0, [pc, #36]	; (800d0e4 <_Bfree+0x40>)
 800d0be:	218f      	movs	r1, #143	; 0x8f
 800d0c0:	f000 fbea 	bl	800d898 <__assert_func>
 800d0c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d0c8:	6006      	str	r6, [r0, #0]
 800d0ca:	60c6      	str	r6, [r0, #12]
 800d0cc:	b13c      	cbz	r4, 800d0de <_Bfree+0x3a>
 800d0ce:	69eb      	ldr	r3, [r5, #28]
 800d0d0:	6862      	ldr	r2, [r4, #4]
 800d0d2:	68db      	ldr	r3, [r3, #12]
 800d0d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d0d8:	6021      	str	r1, [r4, #0]
 800d0da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d0de:	bd70      	pop	{r4, r5, r6, pc}
 800d0e0:	0800e375 	.word	0x0800e375
 800d0e4:	0800e3f5 	.word	0x0800e3f5

0800d0e8 <__multadd>:
 800d0e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ec:	690d      	ldr	r5, [r1, #16]
 800d0ee:	4607      	mov	r7, r0
 800d0f0:	460c      	mov	r4, r1
 800d0f2:	461e      	mov	r6, r3
 800d0f4:	f101 0c14 	add.w	ip, r1, #20
 800d0f8:	2000      	movs	r0, #0
 800d0fa:	f8dc 3000 	ldr.w	r3, [ip]
 800d0fe:	b299      	uxth	r1, r3
 800d100:	fb02 6101 	mla	r1, r2, r1, r6
 800d104:	0c1e      	lsrs	r6, r3, #16
 800d106:	0c0b      	lsrs	r3, r1, #16
 800d108:	fb02 3306 	mla	r3, r2, r6, r3
 800d10c:	b289      	uxth	r1, r1
 800d10e:	3001      	adds	r0, #1
 800d110:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d114:	4285      	cmp	r5, r0
 800d116:	f84c 1b04 	str.w	r1, [ip], #4
 800d11a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d11e:	dcec      	bgt.n	800d0fa <__multadd+0x12>
 800d120:	b30e      	cbz	r6, 800d166 <__multadd+0x7e>
 800d122:	68a3      	ldr	r3, [r4, #8]
 800d124:	42ab      	cmp	r3, r5
 800d126:	dc19      	bgt.n	800d15c <__multadd+0x74>
 800d128:	6861      	ldr	r1, [r4, #4]
 800d12a:	4638      	mov	r0, r7
 800d12c:	3101      	adds	r1, #1
 800d12e:	f7ff ff79 	bl	800d024 <_Balloc>
 800d132:	4680      	mov	r8, r0
 800d134:	b928      	cbnz	r0, 800d142 <__multadd+0x5a>
 800d136:	4602      	mov	r2, r0
 800d138:	4b0c      	ldr	r3, [pc, #48]	; (800d16c <__multadd+0x84>)
 800d13a:	480d      	ldr	r0, [pc, #52]	; (800d170 <__multadd+0x88>)
 800d13c:	21ba      	movs	r1, #186	; 0xba
 800d13e:	f000 fbab 	bl	800d898 <__assert_func>
 800d142:	6922      	ldr	r2, [r4, #16]
 800d144:	3202      	adds	r2, #2
 800d146:	f104 010c 	add.w	r1, r4, #12
 800d14a:	0092      	lsls	r2, r2, #2
 800d14c:	300c      	adds	r0, #12
 800d14e:	f7fe ffde 	bl	800c10e <memcpy>
 800d152:	4621      	mov	r1, r4
 800d154:	4638      	mov	r0, r7
 800d156:	f7ff ffa5 	bl	800d0a4 <_Bfree>
 800d15a:	4644      	mov	r4, r8
 800d15c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d160:	3501      	adds	r5, #1
 800d162:	615e      	str	r6, [r3, #20]
 800d164:	6125      	str	r5, [r4, #16]
 800d166:	4620      	mov	r0, r4
 800d168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d16c:	0800e3e4 	.word	0x0800e3e4
 800d170:	0800e3f5 	.word	0x0800e3f5

0800d174 <__hi0bits>:
 800d174:	0c03      	lsrs	r3, r0, #16
 800d176:	041b      	lsls	r3, r3, #16
 800d178:	b9d3      	cbnz	r3, 800d1b0 <__hi0bits+0x3c>
 800d17a:	0400      	lsls	r0, r0, #16
 800d17c:	2310      	movs	r3, #16
 800d17e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d182:	bf04      	itt	eq
 800d184:	0200      	lsleq	r0, r0, #8
 800d186:	3308      	addeq	r3, #8
 800d188:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d18c:	bf04      	itt	eq
 800d18e:	0100      	lsleq	r0, r0, #4
 800d190:	3304      	addeq	r3, #4
 800d192:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d196:	bf04      	itt	eq
 800d198:	0080      	lsleq	r0, r0, #2
 800d19a:	3302      	addeq	r3, #2
 800d19c:	2800      	cmp	r0, #0
 800d19e:	db05      	blt.n	800d1ac <__hi0bits+0x38>
 800d1a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d1a4:	f103 0301 	add.w	r3, r3, #1
 800d1a8:	bf08      	it	eq
 800d1aa:	2320      	moveq	r3, #32
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	4770      	bx	lr
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	e7e4      	b.n	800d17e <__hi0bits+0xa>

0800d1b4 <__lo0bits>:
 800d1b4:	6803      	ldr	r3, [r0, #0]
 800d1b6:	f013 0207 	ands.w	r2, r3, #7
 800d1ba:	d00c      	beq.n	800d1d6 <__lo0bits+0x22>
 800d1bc:	07d9      	lsls	r1, r3, #31
 800d1be:	d422      	bmi.n	800d206 <__lo0bits+0x52>
 800d1c0:	079a      	lsls	r2, r3, #30
 800d1c2:	bf49      	itett	mi
 800d1c4:	085b      	lsrmi	r3, r3, #1
 800d1c6:	089b      	lsrpl	r3, r3, #2
 800d1c8:	6003      	strmi	r3, [r0, #0]
 800d1ca:	2201      	movmi	r2, #1
 800d1cc:	bf5c      	itt	pl
 800d1ce:	6003      	strpl	r3, [r0, #0]
 800d1d0:	2202      	movpl	r2, #2
 800d1d2:	4610      	mov	r0, r2
 800d1d4:	4770      	bx	lr
 800d1d6:	b299      	uxth	r1, r3
 800d1d8:	b909      	cbnz	r1, 800d1de <__lo0bits+0x2a>
 800d1da:	0c1b      	lsrs	r3, r3, #16
 800d1dc:	2210      	movs	r2, #16
 800d1de:	b2d9      	uxtb	r1, r3
 800d1e0:	b909      	cbnz	r1, 800d1e6 <__lo0bits+0x32>
 800d1e2:	3208      	adds	r2, #8
 800d1e4:	0a1b      	lsrs	r3, r3, #8
 800d1e6:	0719      	lsls	r1, r3, #28
 800d1e8:	bf04      	itt	eq
 800d1ea:	091b      	lsreq	r3, r3, #4
 800d1ec:	3204      	addeq	r2, #4
 800d1ee:	0799      	lsls	r1, r3, #30
 800d1f0:	bf04      	itt	eq
 800d1f2:	089b      	lsreq	r3, r3, #2
 800d1f4:	3202      	addeq	r2, #2
 800d1f6:	07d9      	lsls	r1, r3, #31
 800d1f8:	d403      	bmi.n	800d202 <__lo0bits+0x4e>
 800d1fa:	085b      	lsrs	r3, r3, #1
 800d1fc:	f102 0201 	add.w	r2, r2, #1
 800d200:	d003      	beq.n	800d20a <__lo0bits+0x56>
 800d202:	6003      	str	r3, [r0, #0]
 800d204:	e7e5      	b.n	800d1d2 <__lo0bits+0x1e>
 800d206:	2200      	movs	r2, #0
 800d208:	e7e3      	b.n	800d1d2 <__lo0bits+0x1e>
 800d20a:	2220      	movs	r2, #32
 800d20c:	e7e1      	b.n	800d1d2 <__lo0bits+0x1e>
	...

0800d210 <__i2b>:
 800d210:	b510      	push	{r4, lr}
 800d212:	460c      	mov	r4, r1
 800d214:	2101      	movs	r1, #1
 800d216:	f7ff ff05 	bl	800d024 <_Balloc>
 800d21a:	4602      	mov	r2, r0
 800d21c:	b928      	cbnz	r0, 800d22a <__i2b+0x1a>
 800d21e:	4b05      	ldr	r3, [pc, #20]	; (800d234 <__i2b+0x24>)
 800d220:	4805      	ldr	r0, [pc, #20]	; (800d238 <__i2b+0x28>)
 800d222:	f240 1145 	movw	r1, #325	; 0x145
 800d226:	f000 fb37 	bl	800d898 <__assert_func>
 800d22a:	2301      	movs	r3, #1
 800d22c:	6144      	str	r4, [r0, #20]
 800d22e:	6103      	str	r3, [r0, #16]
 800d230:	bd10      	pop	{r4, pc}
 800d232:	bf00      	nop
 800d234:	0800e3e4 	.word	0x0800e3e4
 800d238:	0800e3f5 	.word	0x0800e3f5

0800d23c <__multiply>:
 800d23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d240:	4691      	mov	r9, r2
 800d242:	690a      	ldr	r2, [r1, #16]
 800d244:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d248:	429a      	cmp	r2, r3
 800d24a:	bfb8      	it	lt
 800d24c:	460b      	movlt	r3, r1
 800d24e:	460c      	mov	r4, r1
 800d250:	bfbc      	itt	lt
 800d252:	464c      	movlt	r4, r9
 800d254:	4699      	movlt	r9, r3
 800d256:	6927      	ldr	r7, [r4, #16]
 800d258:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d25c:	68a3      	ldr	r3, [r4, #8]
 800d25e:	6861      	ldr	r1, [r4, #4]
 800d260:	eb07 060a 	add.w	r6, r7, sl
 800d264:	42b3      	cmp	r3, r6
 800d266:	b085      	sub	sp, #20
 800d268:	bfb8      	it	lt
 800d26a:	3101      	addlt	r1, #1
 800d26c:	f7ff feda 	bl	800d024 <_Balloc>
 800d270:	b930      	cbnz	r0, 800d280 <__multiply+0x44>
 800d272:	4602      	mov	r2, r0
 800d274:	4b44      	ldr	r3, [pc, #272]	; (800d388 <__multiply+0x14c>)
 800d276:	4845      	ldr	r0, [pc, #276]	; (800d38c <__multiply+0x150>)
 800d278:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d27c:	f000 fb0c 	bl	800d898 <__assert_func>
 800d280:	f100 0514 	add.w	r5, r0, #20
 800d284:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d288:	462b      	mov	r3, r5
 800d28a:	2200      	movs	r2, #0
 800d28c:	4543      	cmp	r3, r8
 800d28e:	d321      	bcc.n	800d2d4 <__multiply+0x98>
 800d290:	f104 0314 	add.w	r3, r4, #20
 800d294:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d298:	f109 0314 	add.w	r3, r9, #20
 800d29c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d2a0:	9202      	str	r2, [sp, #8]
 800d2a2:	1b3a      	subs	r2, r7, r4
 800d2a4:	3a15      	subs	r2, #21
 800d2a6:	f022 0203 	bic.w	r2, r2, #3
 800d2aa:	3204      	adds	r2, #4
 800d2ac:	f104 0115 	add.w	r1, r4, #21
 800d2b0:	428f      	cmp	r7, r1
 800d2b2:	bf38      	it	cc
 800d2b4:	2204      	movcc	r2, #4
 800d2b6:	9201      	str	r2, [sp, #4]
 800d2b8:	9a02      	ldr	r2, [sp, #8]
 800d2ba:	9303      	str	r3, [sp, #12]
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	d80c      	bhi.n	800d2da <__multiply+0x9e>
 800d2c0:	2e00      	cmp	r6, #0
 800d2c2:	dd03      	ble.n	800d2cc <__multiply+0x90>
 800d2c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d05b      	beq.n	800d384 <__multiply+0x148>
 800d2cc:	6106      	str	r6, [r0, #16]
 800d2ce:	b005      	add	sp, #20
 800d2d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2d4:	f843 2b04 	str.w	r2, [r3], #4
 800d2d8:	e7d8      	b.n	800d28c <__multiply+0x50>
 800d2da:	f8b3 a000 	ldrh.w	sl, [r3]
 800d2de:	f1ba 0f00 	cmp.w	sl, #0
 800d2e2:	d024      	beq.n	800d32e <__multiply+0xf2>
 800d2e4:	f104 0e14 	add.w	lr, r4, #20
 800d2e8:	46a9      	mov	r9, r5
 800d2ea:	f04f 0c00 	mov.w	ip, #0
 800d2ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d2f2:	f8d9 1000 	ldr.w	r1, [r9]
 800d2f6:	fa1f fb82 	uxth.w	fp, r2
 800d2fa:	b289      	uxth	r1, r1
 800d2fc:	fb0a 110b 	mla	r1, sl, fp, r1
 800d300:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d304:	f8d9 2000 	ldr.w	r2, [r9]
 800d308:	4461      	add	r1, ip
 800d30a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d30e:	fb0a c20b 	mla	r2, sl, fp, ip
 800d312:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d316:	b289      	uxth	r1, r1
 800d318:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d31c:	4577      	cmp	r7, lr
 800d31e:	f849 1b04 	str.w	r1, [r9], #4
 800d322:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d326:	d8e2      	bhi.n	800d2ee <__multiply+0xb2>
 800d328:	9a01      	ldr	r2, [sp, #4]
 800d32a:	f845 c002 	str.w	ip, [r5, r2]
 800d32e:	9a03      	ldr	r2, [sp, #12]
 800d330:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d334:	3304      	adds	r3, #4
 800d336:	f1b9 0f00 	cmp.w	r9, #0
 800d33a:	d021      	beq.n	800d380 <__multiply+0x144>
 800d33c:	6829      	ldr	r1, [r5, #0]
 800d33e:	f104 0c14 	add.w	ip, r4, #20
 800d342:	46ae      	mov	lr, r5
 800d344:	f04f 0a00 	mov.w	sl, #0
 800d348:	f8bc b000 	ldrh.w	fp, [ip]
 800d34c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d350:	fb09 220b 	mla	r2, r9, fp, r2
 800d354:	4452      	add	r2, sl
 800d356:	b289      	uxth	r1, r1
 800d358:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d35c:	f84e 1b04 	str.w	r1, [lr], #4
 800d360:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d364:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d368:	f8be 1000 	ldrh.w	r1, [lr]
 800d36c:	fb09 110a 	mla	r1, r9, sl, r1
 800d370:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d374:	4567      	cmp	r7, ip
 800d376:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d37a:	d8e5      	bhi.n	800d348 <__multiply+0x10c>
 800d37c:	9a01      	ldr	r2, [sp, #4]
 800d37e:	50a9      	str	r1, [r5, r2]
 800d380:	3504      	adds	r5, #4
 800d382:	e799      	b.n	800d2b8 <__multiply+0x7c>
 800d384:	3e01      	subs	r6, #1
 800d386:	e79b      	b.n	800d2c0 <__multiply+0x84>
 800d388:	0800e3e4 	.word	0x0800e3e4
 800d38c:	0800e3f5 	.word	0x0800e3f5

0800d390 <__pow5mult>:
 800d390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d394:	4615      	mov	r5, r2
 800d396:	f012 0203 	ands.w	r2, r2, #3
 800d39a:	4606      	mov	r6, r0
 800d39c:	460f      	mov	r7, r1
 800d39e:	d007      	beq.n	800d3b0 <__pow5mult+0x20>
 800d3a0:	4c25      	ldr	r4, [pc, #148]	; (800d438 <__pow5mult+0xa8>)
 800d3a2:	3a01      	subs	r2, #1
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d3aa:	f7ff fe9d 	bl	800d0e8 <__multadd>
 800d3ae:	4607      	mov	r7, r0
 800d3b0:	10ad      	asrs	r5, r5, #2
 800d3b2:	d03d      	beq.n	800d430 <__pow5mult+0xa0>
 800d3b4:	69f4      	ldr	r4, [r6, #28]
 800d3b6:	b97c      	cbnz	r4, 800d3d8 <__pow5mult+0x48>
 800d3b8:	2010      	movs	r0, #16
 800d3ba:	f7ff fd7f 	bl	800cebc <malloc>
 800d3be:	4602      	mov	r2, r0
 800d3c0:	61f0      	str	r0, [r6, #28]
 800d3c2:	b928      	cbnz	r0, 800d3d0 <__pow5mult+0x40>
 800d3c4:	4b1d      	ldr	r3, [pc, #116]	; (800d43c <__pow5mult+0xac>)
 800d3c6:	481e      	ldr	r0, [pc, #120]	; (800d440 <__pow5mult+0xb0>)
 800d3c8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d3cc:	f000 fa64 	bl	800d898 <__assert_func>
 800d3d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d3d4:	6004      	str	r4, [r0, #0]
 800d3d6:	60c4      	str	r4, [r0, #12]
 800d3d8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d3dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d3e0:	b94c      	cbnz	r4, 800d3f6 <__pow5mult+0x66>
 800d3e2:	f240 2171 	movw	r1, #625	; 0x271
 800d3e6:	4630      	mov	r0, r6
 800d3e8:	f7ff ff12 	bl	800d210 <__i2b>
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800d3f2:	4604      	mov	r4, r0
 800d3f4:	6003      	str	r3, [r0, #0]
 800d3f6:	f04f 0900 	mov.w	r9, #0
 800d3fa:	07eb      	lsls	r3, r5, #31
 800d3fc:	d50a      	bpl.n	800d414 <__pow5mult+0x84>
 800d3fe:	4639      	mov	r1, r7
 800d400:	4622      	mov	r2, r4
 800d402:	4630      	mov	r0, r6
 800d404:	f7ff ff1a 	bl	800d23c <__multiply>
 800d408:	4639      	mov	r1, r7
 800d40a:	4680      	mov	r8, r0
 800d40c:	4630      	mov	r0, r6
 800d40e:	f7ff fe49 	bl	800d0a4 <_Bfree>
 800d412:	4647      	mov	r7, r8
 800d414:	106d      	asrs	r5, r5, #1
 800d416:	d00b      	beq.n	800d430 <__pow5mult+0xa0>
 800d418:	6820      	ldr	r0, [r4, #0]
 800d41a:	b938      	cbnz	r0, 800d42c <__pow5mult+0x9c>
 800d41c:	4622      	mov	r2, r4
 800d41e:	4621      	mov	r1, r4
 800d420:	4630      	mov	r0, r6
 800d422:	f7ff ff0b 	bl	800d23c <__multiply>
 800d426:	6020      	str	r0, [r4, #0]
 800d428:	f8c0 9000 	str.w	r9, [r0]
 800d42c:	4604      	mov	r4, r0
 800d42e:	e7e4      	b.n	800d3fa <__pow5mult+0x6a>
 800d430:	4638      	mov	r0, r7
 800d432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d436:	bf00      	nop
 800d438:	0800e540 	.word	0x0800e540
 800d43c:	0800e375 	.word	0x0800e375
 800d440:	0800e3f5 	.word	0x0800e3f5

0800d444 <__lshift>:
 800d444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d448:	460c      	mov	r4, r1
 800d44a:	6849      	ldr	r1, [r1, #4]
 800d44c:	6923      	ldr	r3, [r4, #16]
 800d44e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d452:	68a3      	ldr	r3, [r4, #8]
 800d454:	4607      	mov	r7, r0
 800d456:	4691      	mov	r9, r2
 800d458:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d45c:	f108 0601 	add.w	r6, r8, #1
 800d460:	42b3      	cmp	r3, r6
 800d462:	db0b      	blt.n	800d47c <__lshift+0x38>
 800d464:	4638      	mov	r0, r7
 800d466:	f7ff fddd 	bl	800d024 <_Balloc>
 800d46a:	4605      	mov	r5, r0
 800d46c:	b948      	cbnz	r0, 800d482 <__lshift+0x3e>
 800d46e:	4602      	mov	r2, r0
 800d470:	4b28      	ldr	r3, [pc, #160]	; (800d514 <__lshift+0xd0>)
 800d472:	4829      	ldr	r0, [pc, #164]	; (800d518 <__lshift+0xd4>)
 800d474:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d478:	f000 fa0e 	bl	800d898 <__assert_func>
 800d47c:	3101      	adds	r1, #1
 800d47e:	005b      	lsls	r3, r3, #1
 800d480:	e7ee      	b.n	800d460 <__lshift+0x1c>
 800d482:	2300      	movs	r3, #0
 800d484:	f100 0114 	add.w	r1, r0, #20
 800d488:	f100 0210 	add.w	r2, r0, #16
 800d48c:	4618      	mov	r0, r3
 800d48e:	4553      	cmp	r3, sl
 800d490:	db33      	blt.n	800d4fa <__lshift+0xb6>
 800d492:	6920      	ldr	r0, [r4, #16]
 800d494:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d498:	f104 0314 	add.w	r3, r4, #20
 800d49c:	f019 091f 	ands.w	r9, r9, #31
 800d4a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d4a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d4a8:	d02b      	beq.n	800d502 <__lshift+0xbe>
 800d4aa:	f1c9 0e20 	rsb	lr, r9, #32
 800d4ae:	468a      	mov	sl, r1
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	6818      	ldr	r0, [r3, #0]
 800d4b4:	fa00 f009 	lsl.w	r0, r0, r9
 800d4b8:	4310      	orrs	r0, r2
 800d4ba:	f84a 0b04 	str.w	r0, [sl], #4
 800d4be:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4c2:	459c      	cmp	ip, r3
 800d4c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800d4c8:	d8f3      	bhi.n	800d4b2 <__lshift+0x6e>
 800d4ca:	ebac 0304 	sub.w	r3, ip, r4
 800d4ce:	3b15      	subs	r3, #21
 800d4d0:	f023 0303 	bic.w	r3, r3, #3
 800d4d4:	3304      	adds	r3, #4
 800d4d6:	f104 0015 	add.w	r0, r4, #21
 800d4da:	4584      	cmp	ip, r0
 800d4dc:	bf38      	it	cc
 800d4de:	2304      	movcc	r3, #4
 800d4e0:	50ca      	str	r2, [r1, r3]
 800d4e2:	b10a      	cbz	r2, 800d4e8 <__lshift+0xa4>
 800d4e4:	f108 0602 	add.w	r6, r8, #2
 800d4e8:	3e01      	subs	r6, #1
 800d4ea:	4638      	mov	r0, r7
 800d4ec:	612e      	str	r6, [r5, #16]
 800d4ee:	4621      	mov	r1, r4
 800d4f0:	f7ff fdd8 	bl	800d0a4 <_Bfree>
 800d4f4:	4628      	mov	r0, r5
 800d4f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800d4fe:	3301      	adds	r3, #1
 800d500:	e7c5      	b.n	800d48e <__lshift+0x4a>
 800d502:	3904      	subs	r1, #4
 800d504:	f853 2b04 	ldr.w	r2, [r3], #4
 800d508:	f841 2f04 	str.w	r2, [r1, #4]!
 800d50c:	459c      	cmp	ip, r3
 800d50e:	d8f9      	bhi.n	800d504 <__lshift+0xc0>
 800d510:	e7ea      	b.n	800d4e8 <__lshift+0xa4>
 800d512:	bf00      	nop
 800d514:	0800e3e4 	.word	0x0800e3e4
 800d518:	0800e3f5 	.word	0x0800e3f5

0800d51c <__mcmp>:
 800d51c:	b530      	push	{r4, r5, lr}
 800d51e:	6902      	ldr	r2, [r0, #16]
 800d520:	690c      	ldr	r4, [r1, #16]
 800d522:	1b12      	subs	r2, r2, r4
 800d524:	d10e      	bne.n	800d544 <__mcmp+0x28>
 800d526:	f100 0314 	add.w	r3, r0, #20
 800d52a:	3114      	adds	r1, #20
 800d52c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d530:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d534:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d538:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d53c:	42a5      	cmp	r5, r4
 800d53e:	d003      	beq.n	800d548 <__mcmp+0x2c>
 800d540:	d305      	bcc.n	800d54e <__mcmp+0x32>
 800d542:	2201      	movs	r2, #1
 800d544:	4610      	mov	r0, r2
 800d546:	bd30      	pop	{r4, r5, pc}
 800d548:	4283      	cmp	r3, r0
 800d54a:	d3f3      	bcc.n	800d534 <__mcmp+0x18>
 800d54c:	e7fa      	b.n	800d544 <__mcmp+0x28>
 800d54e:	f04f 32ff 	mov.w	r2, #4294967295
 800d552:	e7f7      	b.n	800d544 <__mcmp+0x28>

0800d554 <__mdiff>:
 800d554:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d558:	460c      	mov	r4, r1
 800d55a:	4606      	mov	r6, r0
 800d55c:	4611      	mov	r1, r2
 800d55e:	4620      	mov	r0, r4
 800d560:	4690      	mov	r8, r2
 800d562:	f7ff ffdb 	bl	800d51c <__mcmp>
 800d566:	1e05      	subs	r5, r0, #0
 800d568:	d110      	bne.n	800d58c <__mdiff+0x38>
 800d56a:	4629      	mov	r1, r5
 800d56c:	4630      	mov	r0, r6
 800d56e:	f7ff fd59 	bl	800d024 <_Balloc>
 800d572:	b930      	cbnz	r0, 800d582 <__mdiff+0x2e>
 800d574:	4b3a      	ldr	r3, [pc, #232]	; (800d660 <__mdiff+0x10c>)
 800d576:	4602      	mov	r2, r0
 800d578:	f240 2137 	movw	r1, #567	; 0x237
 800d57c:	4839      	ldr	r0, [pc, #228]	; (800d664 <__mdiff+0x110>)
 800d57e:	f000 f98b 	bl	800d898 <__assert_func>
 800d582:	2301      	movs	r3, #1
 800d584:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d588:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d58c:	bfa4      	itt	ge
 800d58e:	4643      	movge	r3, r8
 800d590:	46a0      	movge	r8, r4
 800d592:	4630      	mov	r0, r6
 800d594:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d598:	bfa6      	itte	ge
 800d59a:	461c      	movge	r4, r3
 800d59c:	2500      	movge	r5, #0
 800d59e:	2501      	movlt	r5, #1
 800d5a0:	f7ff fd40 	bl	800d024 <_Balloc>
 800d5a4:	b920      	cbnz	r0, 800d5b0 <__mdiff+0x5c>
 800d5a6:	4b2e      	ldr	r3, [pc, #184]	; (800d660 <__mdiff+0x10c>)
 800d5a8:	4602      	mov	r2, r0
 800d5aa:	f240 2145 	movw	r1, #581	; 0x245
 800d5ae:	e7e5      	b.n	800d57c <__mdiff+0x28>
 800d5b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d5b4:	6926      	ldr	r6, [r4, #16]
 800d5b6:	60c5      	str	r5, [r0, #12]
 800d5b8:	f104 0914 	add.w	r9, r4, #20
 800d5bc:	f108 0514 	add.w	r5, r8, #20
 800d5c0:	f100 0e14 	add.w	lr, r0, #20
 800d5c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d5c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d5cc:	f108 0210 	add.w	r2, r8, #16
 800d5d0:	46f2      	mov	sl, lr
 800d5d2:	2100      	movs	r1, #0
 800d5d4:	f859 3b04 	ldr.w	r3, [r9], #4
 800d5d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d5dc:	fa11 f88b 	uxtah	r8, r1, fp
 800d5e0:	b299      	uxth	r1, r3
 800d5e2:	0c1b      	lsrs	r3, r3, #16
 800d5e4:	eba8 0801 	sub.w	r8, r8, r1
 800d5e8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d5ec:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d5f0:	fa1f f888 	uxth.w	r8, r8
 800d5f4:	1419      	asrs	r1, r3, #16
 800d5f6:	454e      	cmp	r6, r9
 800d5f8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d5fc:	f84a 3b04 	str.w	r3, [sl], #4
 800d600:	d8e8      	bhi.n	800d5d4 <__mdiff+0x80>
 800d602:	1b33      	subs	r3, r6, r4
 800d604:	3b15      	subs	r3, #21
 800d606:	f023 0303 	bic.w	r3, r3, #3
 800d60a:	3304      	adds	r3, #4
 800d60c:	3415      	adds	r4, #21
 800d60e:	42a6      	cmp	r6, r4
 800d610:	bf38      	it	cc
 800d612:	2304      	movcc	r3, #4
 800d614:	441d      	add	r5, r3
 800d616:	4473      	add	r3, lr
 800d618:	469e      	mov	lr, r3
 800d61a:	462e      	mov	r6, r5
 800d61c:	4566      	cmp	r6, ip
 800d61e:	d30e      	bcc.n	800d63e <__mdiff+0xea>
 800d620:	f10c 0203 	add.w	r2, ip, #3
 800d624:	1b52      	subs	r2, r2, r5
 800d626:	f022 0203 	bic.w	r2, r2, #3
 800d62a:	3d03      	subs	r5, #3
 800d62c:	45ac      	cmp	ip, r5
 800d62e:	bf38      	it	cc
 800d630:	2200      	movcc	r2, #0
 800d632:	4413      	add	r3, r2
 800d634:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d638:	b17a      	cbz	r2, 800d65a <__mdiff+0x106>
 800d63a:	6107      	str	r7, [r0, #16]
 800d63c:	e7a4      	b.n	800d588 <__mdiff+0x34>
 800d63e:	f856 8b04 	ldr.w	r8, [r6], #4
 800d642:	fa11 f288 	uxtah	r2, r1, r8
 800d646:	1414      	asrs	r4, r2, #16
 800d648:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d64c:	b292      	uxth	r2, r2
 800d64e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d652:	f84e 2b04 	str.w	r2, [lr], #4
 800d656:	1421      	asrs	r1, r4, #16
 800d658:	e7e0      	b.n	800d61c <__mdiff+0xc8>
 800d65a:	3f01      	subs	r7, #1
 800d65c:	e7ea      	b.n	800d634 <__mdiff+0xe0>
 800d65e:	bf00      	nop
 800d660:	0800e3e4 	.word	0x0800e3e4
 800d664:	0800e3f5 	.word	0x0800e3f5

0800d668 <__d2b>:
 800d668:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d66c:	460f      	mov	r7, r1
 800d66e:	2101      	movs	r1, #1
 800d670:	ec59 8b10 	vmov	r8, r9, d0
 800d674:	4616      	mov	r6, r2
 800d676:	f7ff fcd5 	bl	800d024 <_Balloc>
 800d67a:	4604      	mov	r4, r0
 800d67c:	b930      	cbnz	r0, 800d68c <__d2b+0x24>
 800d67e:	4602      	mov	r2, r0
 800d680:	4b24      	ldr	r3, [pc, #144]	; (800d714 <__d2b+0xac>)
 800d682:	4825      	ldr	r0, [pc, #148]	; (800d718 <__d2b+0xb0>)
 800d684:	f240 310f 	movw	r1, #783	; 0x30f
 800d688:	f000 f906 	bl	800d898 <__assert_func>
 800d68c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d690:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d694:	bb2d      	cbnz	r5, 800d6e2 <__d2b+0x7a>
 800d696:	9301      	str	r3, [sp, #4]
 800d698:	f1b8 0300 	subs.w	r3, r8, #0
 800d69c:	d026      	beq.n	800d6ec <__d2b+0x84>
 800d69e:	4668      	mov	r0, sp
 800d6a0:	9300      	str	r3, [sp, #0]
 800d6a2:	f7ff fd87 	bl	800d1b4 <__lo0bits>
 800d6a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d6aa:	b1e8      	cbz	r0, 800d6e8 <__d2b+0x80>
 800d6ac:	f1c0 0320 	rsb	r3, r0, #32
 800d6b0:	fa02 f303 	lsl.w	r3, r2, r3
 800d6b4:	430b      	orrs	r3, r1
 800d6b6:	40c2      	lsrs	r2, r0
 800d6b8:	6163      	str	r3, [r4, #20]
 800d6ba:	9201      	str	r2, [sp, #4]
 800d6bc:	9b01      	ldr	r3, [sp, #4]
 800d6be:	61a3      	str	r3, [r4, #24]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	bf14      	ite	ne
 800d6c4:	2202      	movne	r2, #2
 800d6c6:	2201      	moveq	r2, #1
 800d6c8:	6122      	str	r2, [r4, #16]
 800d6ca:	b1bd      	cbz	r5, 800d6fc <__d2b+0x94>
 800d6cc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d6d0:	4405      	add	r5, r0
 800d6d2:	603d      	str	r5, [r7, #0]
 800d6d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d6d8:	6030      	str	r0, [r6, #0]
 800d6da:	4620      	mov	r0, r4
 800d6dc:	b003      	add	sp, #12
 800d6de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d6e6:	e7d6      	b.n	800d696 <__d2b+0x2e>
 800d6e8:	6161      	str	r1, [r4, #20]
 800d6ea:	e7e7      	b.n	800d6bc <__d2b+0x54>
 800d6ec:	a801      	add	r0, sp, #4
 800d6ee:	f7ff fd61 	bl	800d1b4 <__lo0bits>
 800d6f2:	9b01      	ldr	r3, [sp, #4]
 800d6f4:	6163      	str	r3, [r4, #20]
 800d6f6:	3020      	adds	r0, #32
 800d6f8:	2201      	movs	r2, #1
 800d6fa:	e7e5      	b.n	800d6c8 <__d2b+0x60>
 800d6fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d700:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d704:	6038      	str	r0, [r7, #0]
 800d706:	6918      	ldr	r0, [r3, #16]
 800d708:	f7ff fd34 	bl	800d174 <__hi0bits>
 800d70c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d710:	e7e2      	b.n	800d6d8 <__d2b+0x70>
 800d712:	bf00      	nop
 800d714:	0800e3e4 	.word	0x0800e3e4
 800d718:	0800e3f5 	.word	0x0800e3f5

0800d71c <__sflush_r>:
 800d71c:	898a      	ldrh	r2, [r1, #12]
 800d71e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d722:	4605      	mov	r5, r0
 800d724:	0710      	lsls	r0, r2, #28
 800d726:	460c      	mov	r4, r1
 800d728:	d458      	bmi.n	800d7dc <__sflush_r+0xc0>
 800d72a:	684b      	ldr	r3, [r1, #4]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	dc05      	bgt.n	800d73c <__sflush_r+0x20>
 800d730:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d732:	2b00      	cmp	r3, #0
 800d734:	dc02      	bgt.n	800d73c <__sflush_r+0x20>
 800d736:	2000      	movs	r0, #0
 800d738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d73c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d73e:	2e00      	cmp	r6, #0
 800d740:	d0f9      	beq.n	800d736 <__sflush_r+0x1a>
 800d742:	2300      	movs	r3, #0
 800d744:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d748:	682f      	ldr	r7, [r5, #0]
 800d74a:	6a21      	ldr	r1, [r4, #32]
 800d74c:	602b      	str	r3, [r5, #0]
 800d74e:	d032      	beq.n	800d7b6 <__sflush_r+0x9a>
 800d750:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d752:	89a3      	ldrh	r3, [r4, #12]
 800d754:	075a      	lsls	r2, r3, #29
 800d756:	d505      	bpl.n	800d764 <__sflush_r+0x48>
 800d758:	6863      	ldr	r3, [r4, #4]
 800d75a:	1ac0      	subs	r0, r0, r3
 800d75c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d75e:	b10b      	cbz	r3, 800d764 <__sflush_r+0x48>
 800d760:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d762:	1ac0      	subs	r0, r0, r3
 800d764:	2300      	movs	r3, #0
 800d766:	4602      	mov	r2, r0
 800d768:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d76a:	6a21      	ldr	r1, [r4, #32]
 800d76c:	4628      	mov	r0, r5
 800d76e:	47b0      	blx	r6
 800d770:	1c43      	adds	r3, r0, #1
 800d772:	89a3      	ldrh	r3, [r4, #12]
 800d774:	d106      	bne.n	800d784 <__sflush_r+0x68>
 800d776:	6829      	ldr	r1, [r5, #0]
 800d778:	291d      	cmp	r1, #29
 800d77a:	d82b      	bhi.n	800d7d4 <__sflush_r+0xb8>
 800d77c:	4a29      	ldr	r2, [pc, #164]	; (800d824 <__sflush_r+0x108>)
 800d77e:	410a      	asrs	r2, r1
 800d780:	07d6      	lsls	r6, r2, #31
 800d782:	d427      	bmi.n	800d7d4 <__sflush_r+0xb8>
 800d784:	2200      	movs	r2, #0
 800d786:	6062      	str	r2, [r4, #4]
 800d788:	04d9      	lsls	r1, r3, #19
 800d78a:	6922      	ldr	r2, [r4, #16]
 800d78c:	6022      	str	r2, [r4, #0]
 800d78e:	d504      	bpl.n	800d79a <__sflush_r+0x7e>
 800d790:	1c42      	adds	r2, r0, #1
 800d792:	d101      	bne.n	800d798 <__sflush_r+0x7c>
 800d794:	682b      	ldr	r3, [r5, #0]
 800d796:	b903      	cbnz	r3, 800d79a <__sflush_r+0x7e>
 800d798:	6560      	str	r0, [r4, #84]	; 0x54
 800d79a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d79c:	602f      	str	r7, [r5, #0]
 800d79e:	2900      	cmp	r1, #0
 800d7a0:	d0c9      	beq.n	800d736 <__sflush_r+0x1a>
 800d7a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d7a6:	4299      	cmp	r1, r3
 800d7a8:	d002      	beq.n	800d7b0 <__sflush_r+0x94>
 800d7aa:	4628      	mov	r0, r5
 800d7ac:	f7ff fb3a 	bl	800ce24 <_free_r>
 800d7b0:	2000      	movs	r0, #0
 800d7b2:	6360      	str	r0, [r4, #52]	; 0x34
 800d7b4:	e7c0      	b.n	800d738 <__sflush_r+0x1c>
 800d7b6:	2301      	movs	r3, #1
 800d7b8:	4628      	mov	r0, r5
 800d7ba:	47b0      	blx	r6
 800d7bc:	1c41      	adds	r1, r0, #1
 800d7be:	d1c8      	bne.n	800d752 <__sflush_r+0x36>
 800d7c0:	682b      	ldr	r3, [r5, #0]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d0c5      	beq.n	800d752 <__sflush_r+0x36>
 800d7c6:	2b1d      	cmp	r3, #29
 800d7c8:	d001      	beq.n	800d7ce <__sflush_r+0xb2>
 800d7ca:	2b16      	cmp	r3, #22
 800d7cc:	d101      	bne.n	800d7d2 <__sflush_r+0xb6>
 800d7ce:	602f      	str	r7, [r5, #0]
 800d7d0:	e7b1      	b.n	800d736 <__sflush_r+0x1a>
 800d7d2:	89a3      	ldrh	r3, [r4, #12]
 800d7d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d7d8:	81a3      	strh	r3, [r4, #12]
 800d7da:	e7ad      	b.n	800d738 <__sflush_r+0x1c>
 800d7dc:	690f      	ldr	r7, [r1, #16]
 800d7de:	2f00      	cmp	r7, #0
 800d7e0:	d0a9      	beq.n	800d736 <__sflush_r+0x1a>
 800d7e2:	0793      	lsls	r3, r2, #30
 800d7e4:	680e      	ldr	r6, [r1, #0]
 800d7e6:	bf08      	it	eq
 800d7e8:	694b      	ldreq	r3, [r1, #20]
 800d7ea:	600f      	str	r7, [r1, #0]
 800d7ec:	bf18      	it	ne
 800d7ee:	2300      	movne	r3, #0
 800d7f0:	eba6 0807 	sub.w	r8, r6, r7
 800d7f4:	608b      	str	r3, [r1, #8]
 800d7f6:	f1b8 0f00 	cmp.w	r8, #0
 800d7fa:	dd9c      	ble.n	800d736 <__sflush_r+0x1a>
 800d7fc:	6a21      	ldr	r1, [r4, #32]
 800d7fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d800:	4643      	mov	r3, r8
 800d802:	463a      	mov	r2, r7
 800d804:	4628      	mov	r0, r5
 800d806:	47b0      	blx	r6
 800d808:	2800      	cmp	r0, #0
 800d80a:	dc06      	bgt.n	800d81a <__sflush_r+0xfe>
 800d80c:	89a3      	ldrh	r3, [r4, #12]
 800d80e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d812:	81a3      	strh	r3, [r4, #12]
 800d814:	f04f 30ff 	mov.w	r0, #4294967295
 800d818:	e78e      	b.n	800d738 <__sflush_r+0x1c>
 800d81a:	4407      	add	r7, r0
 800d81c:	eba8 0800 	sub.w	r8, r8, r0
 800d820:	e7e9      	b.n	800d7f6 <__sflush_r+0xda>
 800d822:	bf00      	nop
 800d824:	dfbffffe 	.word	0xdfbffffe

0800d828 <_fflush_r>:
 800d828:	b538      	push	{r3, r4, r5, lr}
 800d82a:	690b      	ldr	r3, [r1, #16]
 800d82c:	4605      	mov	r5, r0
 800d82e:	460c      	mov	r4, r1
 800d830:	b913      	cbnz	r3, 800d838 <_fflush_r+0x10>
 800d832:	2500      	movs	r5, #0
 800d834:	4628      	mov	r0, r5
 800d836:	bd38      	pop	{r3, r4, r5, pc}
 800d838:	b118      	cbz	r0, 800d842 <_fflush_r+0x1a>
 800d83a:	6a03      	ldr	r3, [r0, #32]
 800d83c:	b90b      	cbnz	r3, 800d842 <_fflush_r+0x1a>
 800d83e:	f7fe fb6d 	bl	800bf1c <__sinit>
 800d842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d846:	2b00      	cmp	r3, #0
 800d848:	d0f3      	beq.n	800d832 <_fflush_r+0xa>
 800d84a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d84c:	07d0      	lsls	r0, r2, #31
 800d84e:	d404      	bmi.n	800d85a <_fflush_r+0x32>
 800d850:	0599      	lsls	r1, r3, #22
 800d852:	d402      	bmi.n	800d85a <_fflush_r+0x32>
 800d854:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d856:	f7fe fc58 	bl	800c10a <__retarget_lock_acquire_recursive>
 800d85a:	4628      	mov	r0, r5
 800d85c:	4621      	mov	r1, r4
 800d85e:	f7ff ff5d 	bl	800d71c <__sflush_r>
 800d862:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d864:	07da      	lsls	r2, r3, #31
 800d866:	4605      	mov	r5, r0
 800d868:	d4e4      	bmi.n	800d834 <_fflush_r+0xc>
 800d86a:	89a3      	ldrh	r3, [r4, #12]
 800d86c:	059b      	lsls	r3, r3, #22
 800d86e:	d4e1      	bmi.n	800d834 <_fflush_r+0xc>
 800d870:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d872:	f7fe fc4b 	bl	800c10c <__retarget_lock_release_recursive>
 800d876:	e7dd      	b.n	800d834 <_fflush_r+0xc>

0800d878 <_sbrk_r>:
 800d878:	b538      	push	{r3, r4, r5, lr}
 800d87a:	4d06      	ldr	r5, [pc, #24]	; (800d894 <_sbrk_r+0x1c>)
 800d87c:	2300      	movs	r3, #0
 800d87e:	4604      	mov	r4, r0
 800d880:	4608      	mov	r0, r1
 800d882:	602b      	str	r3, [r5, #0]
 800d884:	f7f7 fd24 	bl	80052d0 <_sbrk>
 800d888:	1c43      	adds	r3, r0, #1
 800d88a:	d102      	bne.n	800d892 <_sbrk_r+0x1a>
 800d88c:	682b      	ldr	r3, [r5, #0]
 800d88e:	b103      	cbz	r3, 800d892 <_sbrk_r+0x1a>
 800d890:	6023      	str	r3, [r4, #0]
 800d892:	bd38      	pop	{r3, r4, r5, pc}
 800d894:	20001f88 	.word	0x20001f88

0800d898 <__assert_func>:
 800d898:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d89a:	4614      	mov	r4, r2
 800d89c:	461a      	mov	r2, r3
 800d89e:	4b09      	ldr	r3, [pc, #36]	; (800d8c4 <__assert_func+0x2c>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	4605      	mov	r5, r0
 800d8a4:	68d8      	ldr	r0, [r3, #12]
 800d8a6:	b14c      	cbz	r4, 800d8bc <__assert_func+0x24>
 800d8a8:	4b07      	ldr	r3, [pc, #28]	; (800d8c8 <__assert_func+0x30>)
 800d8aa:	9100      	str	r1, [sp, #0]
 800d8ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d8b0:	4906      	ldr	r1, [pc, #24]	; (800d8cc <__assert_func+0x34>)
 800d8b2:	462b      	mov	r3, r5
 800d8b4:	f000 f844 	bl	800d940 <fiprintf>
 800d8b8:	f000 f854 	bl	800d964 <abort>
 800d8bc:	4b04      	ldr	r3, [pc, #16]	; (800d8d0 <__assert_func+0x38>)
 800d8be:	461c      	mov	r4, r3
 800d8c0:	e7f3      	b.n	800d8aa <__assert_func+0x12>
 800d8c2:	bf00      	nop
 800d8c4:	2000053c 	.word	0x2000053c
 800d8c8:	0800e556 	.word	0x0800e556
 800d8cc:	0800e563 	.word	0x0800e563
 800d8d0:	0800e591 	.word	0x0800e591

0800d8d4 <_calloc_r>:
 800d8d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d8d6:	fba1 2402 	umull	r2, r4, r1, r2
 800d8da:	b94c      	cbnz	r4, 800d8f0 <_calloc_r+0x1c>
 800d8dc:	4611      	mov	r1, r2
 800d8de:	9201      	str	r2, [sp, #4]
 800d8e0:	f7ff fb14 	bl	800cf0c <_malloc_r>
 800d8e4:	9a01      	ldr	r2, [sp, #4]
 800d8e6:	4605      	mov	r5, r0
 800d8e8:	b930      	cbnz	r0, 800d8f8 <_calloc_r+0x24>
 800d8ea:	4628      	mov	r0, r5
 800d8ec:	b003      	add	sp, #12
 800d8ee:	bd30      	pop	{r4, r5, pc}
 800d8f0:	220c      	movs	r2, #12
 800d8f2:	6002      	str	r2, [r0, #0]
 800d8f4:	2500      	movs	r5, #0
 800d8f6:	e7f8      	b.n	800d8ea <_calloc_r+0x16>
 800d8f8:	4621      	mov	r1, r4
 800d8fa:	f7fe fb88 	bl	800c00e <memset>
 800d8fe:	e7f4      	b.n	800d8ea <_calloc_r+0x16>

0800d900 <__ascii_mbtowc>:
 800d900:	b082      	sub	sp, #8
 800d902:	b901      	cbnz	r1, 800d906 <__ascii_mbtowc+0x6>
 800d904:	a901      	add	r1, sp, #4
 800d906:	b142      	cbz	r2, 800d91a <__ascii_mbtowc+0x1a>
 800d908:	b14b      	cbz	r3, 800d91e <__ascii_mbtowc+0x1e>
 800d90a:	7813      	ldrb	r3, [r2, #0]
 800d90c:	600b      	str	r3, [r1, #0]
 800d90e:	7812      	ldrb	r2, [r2, #0]
 800d910:	1e10      	subs	r0, r2, #0
 800d912:	bf18      	it	ne
 800d914:	2001      	movne	r0, #1
 800d916:	b002      	add	sp, #8
 800d918:	4770      	bx	lr
 800d91a:	4610      	mov	r0, r2
 800d91c:	e7fb      	b.n	800d916 <__ascii_mbtowc+0x16>
 800d91e:	f06f 0001 	mvn.w	r0, #1
 800d922:	e7f8      	b.n	800d916 <__ascii_mbtowc+0x16>

0800d924 <__ascii_wctomb>:
 800d924:	b149      	cbz	r1, 800d93a <__ascii_wctomb+0x16>
 800d926:	2aff      	cmp	r2, #255	; 0xff
 800d928:	bf85      	ittet	hi
 800d92a:	238a      	movhi	r3, #138	; 0x8a
 800d92c:	6003      	strhi	r3, [r0, #0]
 800d92e:	700a      	strbls	r2, [r1, #0]
 800d930:	f04f 30ff 	movhi.w	r0, #4294967295
 800d934:	bf98      	it	ls
 800d936:	2001      	movls	r0, #1
 800d938:	4770      	bx	lr
 800d93a:	4608      	mov	r0, r1
 800d93c:	4770      	bx	lr
	...

0800d940 <fiprintf>:
 800d940:	b40e      	push	{r1, r2, r3}
 800d942:	b503      	push	{r0, r1, lr}
 800d944:	4601      	mov	r1, r0
 800d946:	ab03      	add	r3, sp, #12
 800d948:	4805      	ldr	r0, [pc, #20]	; (800d960 <fiprintf+0x20>)
 800d94a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d94e:	6800      	ldr	r0, [r0, #0]
 800d950:	9301      	str	r3, [sp, #4]
 800d952:	f000 f837 	bl	800d9c4 <_vfiprintf_r>
 800d956:	b002      	add	sp, #8
 800d958:	f85d eb04 	ldr.w	lr, [sp], #4
 800d95c:	b003      	add	sp, #12
 800d95e:	4770      	bx	lr
 800d960:	2000053c 	.word	0x2000053c

0800d964 <abort>:
 800d964:	b508      	push	{r3, lr}
 800d966:	2006      	movs	r0, #6
 800d968:	f000 fa04 	bl	800dd74 <raise>
 800d96c:	2001      	movs	r0, #1
 800d96e:	f7f7 fc7f 	bl	8005270 <_exit>

0800d972 <__sfputc_r>:
 800d972:	6893      	ldr	r3, [r2, #8]
 800d974:	3b01      	subs	r3, #1
 800d976:	2b00      	cmp	r3, #0
 800d978:	b410      	push	{r4}
 800d97a:	6093      	str	r3, [r2, #8]
 800d97c:	da08      	bge.n	800d990 <__sfputc_r+0x1e>
 800d97e:	6994      	ldr	r4, [r2, #24]
 800d980:	42a3      	cmp	r3, r4
 800d982:	db01      	blt.n	800d988 <__sfputc_r+0x16>
 800d984:	290a      	cmp	r1, #10
 800d986:	d103      	bne.n	800d990 <__sfputc_r+0x1e>
 800d988:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d98c:	f000 b934 	b.w	800dbf8 <__swbuf_r>
 800d990:	6813      	ldr	r3, [r2, #0]
 800d992:	1c58      	adds	r0, r3, #1
 800d994:	6010      	str	r0, [r2, #0]
 800d996:	7019      	strb	r1, [r3, #0]
 800d998:	4608      	mov	r0, r1
 800d99a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d99e:	4770      	bx	lr

0800d9a0 <__sfputs_r>:
 800d9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9a2:	4606      	mov	r6, r0
 800d9a4:	460f      	mov	r7, r1
 800d9a6:	4614      	mov	r4, r2
 800d9a8:	18d5      	adds	r5, r2, r3
 800d9aa:	42ac      	cmp	r4, r5
 800d9ac:	d101      	bne.n	800d9b2 <__sfputs_r+0x12>
 800d9ae:	2000      	movs	r0, #0
 800d9b0:	e007      	b.n	800d9c2 <__sfputs_r+0x22>
 800d9b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9b6:	463a      	mov	r2, r7
 800d9b8:	4630      	mov	r0, r6
 800d9ba:	f7ff ffda 	bl	800d972 <__sfputc_r>
 800d9be:	1c43      	adds	r3, r0, #1
 800d9c0:	d1f3      	bne.n	800d9aa <__sfputs_r+0xa>
 800d9c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d9c4 <_vfiprintf_r>:
 800d9c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9c8:	460d      	mov	r5, r1
 800d9ca:	b09d      	sub	sp, #116	; 0x74
 800d9cc:	4614      	mov	r4, r2
 800d9ce:	4698      	mov	r8, r3
 800d9d0:	4606      	mov	r6, r0
 800d9d2:	b118      	cbz	r0, 800d9dc <_vfiprintf_r+0x18>
 800d9d4:	6a03      	ldr	r3, [r0, #32]
 800d9d6:	b90b      	cbnz	r3, 800d9dc <_vfiprintf_r+0x18>
 800d9d8:	f7fe faa0 	bl	800bf1c <__sinit>
 800d9dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d9de:	07d9      	lsls	r1, r3, #31
 800d9e0:	d405      	bmi.n	800d9ee <_vfiprintf_r+0x2a>
 800d9e2:	89ab      	ldrh	r3, [r5, #12]
 800d9e4:	059a      	lsls	r2, r3, #22
 800d9e6:	d402      	bmi.n	800d9ee <_vfiprintf_r+0x2a>
 800d9e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d9ea:	f7fe fb8e 	bl	800c10a <__retarget_lock_acquire_recursive>
 800d9ee:	89ab      	ldrh	r3, [r5, #12]
 800d9f0:	071b      	lsls	r3, r3, #28
 800d9f2:	d501      	bpl.n	800d9f8 <_vfiprintf_r+0x34>
 800d9f4:	692b      	ldr	r3, [r5, #16]
 800d9f6:	b99b      	cbnz	r3, 800da20 <_vfiprintf_r+0x5c>
 800d9f8:	4629      	mov	r1, r5
 800d9fa:	4630      	mov	r0, r6
 800d9fc:	f000 f93a 	bl	800dc74 <__swsetup_r>
 800da00:	b170      	cbz	r0, 800da20 <_vfiprintf_r+0x5c>
 800da02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800da04:	07dc      	lsls	r4, r3, #31
 800da06:	d504      	bpl.n	800da12 <_vfiprintf_r+0x4e>
 800da08:	f04f 30ff 	mov.w	r0, #4294967295
 800da0c:	b01d      	add	sp, #116	; 0x74
 800da0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da12:	89ab      	ldrh	r3, [r5, #12]
 800da14:	0598      	lsls	r0, r3, #22
 800da16:	d4f7      	bmi.n	800da08 <_vfiprintf_r+0x44>
 800da18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800da1a:	f7fe fb77 	bl	800c10c <__retarget_lock_release_recursive>
 800da1e:	e7f3      	b.n	800da08 <_vfiprintf_r+0x44>
 800da20:	2300      	movs	r3, #0
 800da22:	9309      	str	r3, [sp, #36]	; 0x24
 800da24:	2320      	movs	r3, #32
 800da26:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800da2a:	f8cd 800c 	str.w	r8, [sp, #12]
 800da2e:	2330      	movs	r3, #48	; 0x30
 800da30:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800dbe4 <_vfiprintf_r+0x220>
 800da34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800da38:	f04f 0901 	mov.w	r9, #1
 800da3c:	4623      	mov	r3, r4
 800da3e:	469a      	mov	sl, r3
 800da40:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da44:	b10a      	cbz	r2, 800da4a <_vfiprintf_r+0x86>
 800da46:	2a25      	cmp	r2, #37	; 0x25
 800da48:	d1f9      	bne.n	800da3e <_vfiprintf_r+0x7a>
 800da4a:	ebba 0b04 	subs.w	fp, sl, r4
 800da4e:	d00b      	beq.n	800da68 <_vfiprintf_r+0xa4>
 800da50:	465b      	mov	r3, fp
 800da52:	4622      	mov	r2, r4
 800da54:	4629      	mov	r1, r5
 800da56:	4630      	mov	r0, r6
 800da58:	f7ff ffa2 	bl	800d9a0 <__sfputs_r>
 800da5c:	3001      	adds	r0, #1
 800da5e:	f000 80a9 	beq.w	800dbb4 <_vfiprintf_r+0x1f0>
 800da62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800da64:	445a      	add	r2, fp
 800da66:	9209      	str	r2, [sp, #36]	; 0x24
 800da68:	f89a 3000 	ldrb.w	r3, [sl]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	f000 80a1 	beq.w	800dbb4 <_vfiprintf_r+0x1f0>
 800da72:	2300      	movs	r3, #0
 800da74:	f04f 32ff 	mov.w	r2, #4294967295
 800da78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da7c:	f10a 0a01 	add.w	sl, sl, #1
 800da80:	9304      	str	r3, [sp, #16]
 800da82:	9307      	str	r3, [sp, #28]
 800da84:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800da88:	931a      	str	r3, [sp, #104]	; 0x68
 800da8a:	4654      	mov	r4, sl
 800da8c:	2205      	movs	r2, #5
 800da8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da92:	4854      	ldr	r0, [pc, #336]	; (800dbe4 <_vfiprintf_r+0x220>)
 800da94:	f7f2 fbc4 	bl	8000220 <memchr>
 800da98:	9a04      	ldr	r2, [sp, #16]
 800da9a:	b9d8      	cbnz	r0, 800dad4 <_vfiprintf_r+0x110>
 800da9c:	06d1      	lsls	r1, r2, #27
 800da9e:	bf44      	itt	mi
 800daa0:	2320      	movmi	r3, #32
 800daa2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800daa6:	0713      	lsls	r3, r2, #28
 800daa8:	bf44      	itt	mi
 800daaa:	232b      	movmi	r3, #43	; 0x2b
 800daac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dab0:	f89a 3000 	ldrb.w	r3, [sl]
 800dab4:	2b2a      	cmp	r3, #42	; 0x2a
 800dab6:	d015      	beq.n	800dae4 <_vfiprintf_r+0x120>
 800dab8:	9a07      	ldr	r2, [sp, #28]
 800daba:	4654      	mov	r4, sl
 800dabc:	2000      	movs	r0, #0
 800dabe:	f04f 0c0a 	mov.w	ip, #10
 800dac2:	4621      	mov	r1, r4
 800dac4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dac8:	3b30      	subs	r3, #48	; 0x30
 800daca:	2b09      	cmp	r3, #9
 800dacc:	d94d      	bls.n	800db6a <_vfiprintf_r+0x1a6>
 800dace:	b1b0      	cbz	r0, 800dafe <_vfiprintf_r+0x13a>
 800dad0:	9207      	str	r2, [sp, #28]
 800dad2:	e014      	b.n	800dafe <_vfiprintf_r+0x13a>
 800dad4:	eba0 0308 	sub.w	r3, r0, r8
 800dad8:	fa09 f303 	lsl.w	r3, r9, r3
 800dadc:	4313      	orrs	r3, r2
 800dade:	9304      	str	r3, [sp, #16]
 800dae0:	46a2      	mov	sl, r4
 800dae2:	e7d2      	b.n	800da8a <_vfiprintf_r+0xc6>
 800dae4:	9b03      	ldr	r3, [sp, #12]
 800dae6:	1d19      	adds	r1, r3, #4
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	9103      	str	r1, [sp, #12]
 800daec:	2b00      	cmp	r3, #0
 800daee:	bfbb      	ittet	lt
 800daf0:	425b      	neglt	r3, r3
 800daf2:	f042 0202 	orrlt.w	r2, r2, #2
 800daf6:	9307      	strge	r3, [sp, #28]
 800daf8:	9307      	strlt	r3, [sp, #28]
 800dafa:	bfb8      	it	lt
 800dafc:	9204      	strlt	r2, [sp, #16]
 800dafe:	7823      	ldrb	r3, [r4, #0]
 800db00:	2b2e      	cmp	r3, #46	; 0x2e
 800db02:	d10c      	bne.n	800db1e <_vfiprintf_r+0x15a>
 800db04:	7863      	ldrb	r3, [r4, #1]
 800db06:	2b2a      	cmp	r3, #42	; 0x2a
 800db08:	d134      	bne.n	800db74 <_vfiprintf_r+0x1b0>
 800db0a:	9b03      	ldr	r3, [sp, #12]
 800db0c:	1d1a      	adds	r2, r3, #4
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	9203      	str	r2, [sp, #12]
 800db12:	2b00      	cmp	r3, #0
 800db14:	bfb8      	it	lt
 800db16:	f04f 33ff 	movlt.w	r3, #4294967295
 800db1a:	3402      	adds	r4, #2
 800db1c:	9305      	str	r3, [sp, #20]
 800db1e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800dbf4 <_vfiprintf_r+0x230>
 800db22:	7821      	ldrb	r1, [r4, #0]
 800db24:	2203      	movs	r2, #3
 800db26:	4650      	mov	r0, sl
 800db28:	f7f2 fb7a 	bl	8000220 <memchr>
 800db2c:	b138      	cbz	r0, 800db3e <_vfiprintf_r+0x17a>
 800db2e:	9b04      	ldr	r3, [sp, #16]
 800db30:	eba0 000a 	sub.w	r0, r0, sl
 800db34:	2240      	movs	r2, #64	; 0x40
 800db36:	4082      	lsls	r2, r0
 800db38:	4313      	orrs	r3, r2
 800db3a:	3401      	adds	r4, #1
 800db3c:	9304      	str	r3, [sp, #16]
 800db3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db42:	4829      	ldr	r0, [pc, #164]	; (800dbe8 <_vfiprintf_r+0x224>)
 800db44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800db48:	2206      	movs	r2, #6
 800db4a:	f7f2 fb69 	bl	8000220 <memchr>
 800db4e:	2800      	cmp	r0, #0
 800db50:	d03f      	beq.n	800dbd2 <_vfiprintf_r+0x20e>
 800db52:	4b26      	ldr	r3, [pc, #152]	; (800dbec <_vfiprintf_r+0x228>)
 800db54:	bb1b      	cbnz	r3, 800db9e <_vfiprintf_r+0x1da>
 800db56:	9b03      	ldr	r3, [sp, #12]
 800db58:	3307      	adds	r3, #7
 800db5a:	f023 0307 	bic.w	r3, r3, #7
 800db5e:	3308      	adds	r3, #8
 800db60:	9303      	str	r3, [sp, #12]
 800db62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db64:	443b      	add	r3, r7
 800db66:	9309      	str	r3, [sp, #36]	; 0x24
 800db68:	e768      	b.n	800da3c <_vfiprintf_r+0x78>
 800db6a:	fb0c 3202 	mla	r2, ip, r2, r3
 800db6e:	460c      	mov	r4, r1
 800db70:	2001      	movs	r0, #1
 800db72:	e7a6      	b.n	800dac2 <_vfiprintf_r+0xfe>
 800db74:	2300      	movs	r3, #0
 800db76:	3401      	adds	r4, #1
 800db78:	9305      	str	r3, [sp, #20]
 800db7a:	4619      	mov	r1, r3
 800db7c:	f04f 0c0a 	mov.w	ip, #10
 800db80:	4620      	mov	r0, r4
 800db82:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db86:	3a30      	subs	r2, #48	; 0x30
 800db88:	2a09      	cmp	r2, #9
 800db8a:	d903      	bls.n	800db94 <_vfiprintf_r+0x1d0>
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d0c6      	beq.n	800db1e <_vfiprintf_r+0x15a>
 800db90:	9105      	str	r1, [sp, #20]
 800db92:	e7c4      	b.n	800db1e <_vfiprintf_r+0x15a>
 800db94:	fb0c 2101 	mla	r1, ip, r1, r2
 800db98:	4604      	mov	r4, r0
 800db9a:	2301      	movs	r3, #1
 800db9c:	e7f0      	b.n	800db80 <_vfiprintf_r+0x1bc>
 800db9e:	ab03      	add	r3, sp, #12
 800dba0:	9300      	str	r3, [sp, #0]
 800dba2:	462a      	mov	r2, r5
 800dba4:	4b12      	ldr	r3, [pc, #72]	; (800dbf0 <_vfiprintf_r+0x22c>)
 800dba6:	a904      	add	r1, sp, #16
 800dba8:	4630      	mov	r0, r6
 800dbaa:	f7fd fd65 	bl	800b678 <_printf_float>
 800dbae:	4607      	mov	r7, r0
 800dbb0:	1c78      	adds	r0, r7, #1
 800dbb2:	d1d6      	bne.n	800db62 <_vfiprintf_r+0x19e>
 800dbb4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dbb6:	07d9      	lsls	r1, r3, #31
 800dbb8:	d405      	bmi.n	800dbc6 <_vfiprintf_r+0x202>
 800dbba:	89ab      	ldrh	r3, [r5, #12]
 800dbbc:	059a      	lsls	r2, r3, #22
 800dbbe:	d402      	bmi.n	800dbc6 <_vfiprintf_r+0x202>
 800dbc0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dbc2:	f7fe faa3 	bl	800c10c <__retarget_lock_release_recursive>
 800dbc6:	89ab      	ldrh	r3, [r5, #12]
 800dbc8:	065b      	lsls	r3, r3, #25
 800dbca:	f53f af1d 	bmi.w	800da08 <_vfiprintf_r+0x44>
 800dbce:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dbd0:	e71c      	b.n	800da0c <_vfiprintf_r+0x48>
 800dbd2:	ab03      	add	r3, sp, #12
 800dbd4:	9300      	str	r3, [sp, #0]
 800dbd6:	462a      	mov	r2, r5
 800dbd8:	4b05      	ldr	r3, [pc, #20]	; (800dbf0 <_vfiprintf_r+0x22c>)
 800dbda:	a904      	add	r1, sp, #16
 800dbdc:	4630      	mov	r0, r6
 800dbde:	f7fd ffef 	bl	800bbc0 <_printf_i>
 800dbe2:	e7e4      	b.n	800dbae <_vfiprintf_r+0x1ea>
 800dbe4:	0800e693 	.word	0x0800e693
 800dbe8:	0800e69d 	.word	0x0800e69d
 800dbec:	0800b679 	.word	0x0800b679
 800dbf0:	0800d9a1 	.word	0x0800d9a1
 800dbf4:	0800e699 	.word	0x0800e699

0800dbf8 <__swbuf_r>:
 800dbf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbfa:	460e      	mov	r6, r1
 800dbfc:	4614      	mov	r4, r2
 800dbfe:	4605      	mov	r5, r0
 800dc00:	b118      	cbz	r0, 800dc0a <__swbuf_r+0x12>
 800dc02:	6a03      	ldr	r3, [r0, #32]
 800dc04:	b90b      	cbnz	r3, 800dc0a <__swbuf_r+0x12>
 800dc06:	f7fe f989 	bl	800bf1c <__sinit>
 800dc0a:	69a3      	ldr	r3, [r4, #24]
 800dc0c:	60a3      	str	r3, [r4, #8]
 800dc0e:	89a3      	ldrh	r3, [r4, #12]
 800dc10:	071a      	lsls	r2, r3, #28
 800dc12:	d525      	bpl.n	800dc60 <__swbuf_r+0x68>
 800dc14:	6923      	ldr	r3, [r4, #16]
 800dc16:	b31b      	cbz	r3, 800dc60 <__swbuf_r+0x68>
 800dc18:	6823      	ldr	r3, [r4, #0]
 800dc1a:	6922      	ldr	r2, [r4, #16]
 800dc1c:	1a98      	subs	r0, r3, r2
 800dc1e:	6963      	ldr	r3, [r4, #20]
 800dc20:	b2f6      	uxtb	r6, r6
 800dc22:	4283      	cmp	r3, r0
 800dc24:	4637      	mov	r7, r6
 800dc26:	dc04      	bgt.n	800dc32 <__swbuf_r+0x3a>
 800dc28:	4621      	mov	r1, r4
 800dc2a:	4628      	mov	r0, r5
 800dc2c:	f7ff fdfc 	bl	800d828 <_fflush_r>
 800dc30:	b9e0      	cbnz	r0, 800dc6c <__swbuf_r+0x74>
 800dc32:	68a3      	ldr	r3, [r4, #8]
 800dc34:	3b01      	subs	r3, #1
 800dc36:	60a3      	str	r3, [r4, #8]
 800dc38:	6823      	ldr	r3, [r4, #0]
 800dc3a:	1c5a      	adds	r2, r3, #1
 800dc3c:	6022      	str	r2, [r4, #0]
 800dc3e:	701e      	strb	r6, [r3, #0]
 800dc40:	6962      	ldr	r2, [r4, #20]
 800dc42:	1c43      	adds	r3, r0, #1
 800dc44:	429a      	cmp	r2, r3
 800dc46:	d004      	beq.n	800dc52 <__swbuf_r+0x5a>
 800dc48:	89a3      	ldrh	r3, [r4, #12]
 800dc4a:	07db      	lsls	r3, r3, #31
 800dc4c:	d506      	bpl.n	800dc5c <__swbuf_r+0x64>
 800dc4e:	2e0a      	cmp	r6, #10
 800dc50:	d104      	bne.n	800dc5c <__swbuf_r+0x64>
 800dc52:	4621      	mov	r1, r4
 800dc54:	4628      	mov	r0, r5
 800dc56:	f7ff fde7 	bl	800d828 <_fflush_r>
 800dc5a:	b938      	cbnz	r0, 800dc6c <__swbuf_r+0x74>
 800dc5c:	4638      	mov	r0, r7
 800dc5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc60:	4621      	mov	r1, r4
 800dc62:	4628      	mov	r0, r5
 800dc64:	f000 f806 	bl	800dc74 <__swsetup_r>
 800dc68:	2800      	cmp	r0, #0
 800dc6a:	d0d5      	beq.n	800dc18 <__swbuf_r+0x20>
 800dc6c:	f04f 37ff 	mov.w	r7, #4294967295
 800dc70:	e7f4      	b.n	800dc5c <__swbuf_r+0x64>
	...

0800dc74 <__swsetup_r>:
 800dc74:	b538      	push	{r3, r4, r5, lr}
 800dc76:	4b2a      	ldr	r3, [pc, #168]	; (800dd20 <__swsetup_r+0xac>)
 800dc78:	4605      	mov	r5, r0
 800dc7a:	6818      	ldr	r0, [r3, #0]
 800dc7c:	460c      	mov	r4, r1
 800dc7e:	b118      	cbz	r0, 800dc88 <__swsetup_r+0x14>
 800dc80:	6a03      	ldr	r3, [r0, #32]
 800dc82:	b90b      	cbnz	r3, 800dc88 <__swsetup_r+0x14>
 800dc84:	f7fe f94a 	bl	800bf1c <__sinit>
 800dc88:	89a3      	ldrh	r3, [r4, #12]
 800dc8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dc8e:	0718      	lsls	r0, r3, #28
 800dc90:	d422      	bmi.n	800dcd8 <__swsetup_r+0x64>
 800dc92:	06d9      	lsls	r1, r3, #27
 800dc94:	d407      	bmi.n	800dca6 <__swsetup_r+0x32>
 800dc96:	2309      	movs	r3, #9
 800dc98:	602b      	str	r3, [r5, #0]
 800dc9a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dc9e:	81a3      	strh	r3, [r4, #12]
 800dca0:	f04f 30ff 	mov.w	r0, #4294967295
 800dca4:	e034      	b.n	800dd10 <__swsetup_r+0x9c>
 800dca6:	0758      	lsls	r0, r3, #29
 800dca8:	d512      	bpl.n	800dcd0 <__swsetup_r+0x5c>
 800dcaa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcac:	b141      	cbz	r1, 800dcc0 <__swsetup_r+0x4c>
 800dcae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dcb2:	4299      	cmp	r1, r3
 800dcb4:	d002      	beq.n	800dcbc <__swsetup_r+0x48>
 800dcb6:	4628      	mov	r0, r5
 800dcb8:	f7ff f8b4 	bl	800ce24 <_free_r>
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	6363      	str	r3, [r4, #52]	; 0x34
 800dcc0:	89a3      	ldrh	r3, [r4, #12]
 800dcc2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dcc6:	81a3      	strh	r3, [r4, #12]
 800dcc8:	2300      	movs	r3, #0
 800dcca:	6063      	str	r3, [r4, #4]
 800dccc:	6923      	ldr	r3, [r4, #16]
 800dcce:	6023      	str	r3, [r4, #0]
 800dcd0:	89a3      	ldrh	r3, [r4, #12]
 800dcd2:	f043 0308 	orr.w	r3, r3, #8
 800dcd6:	81a3      	strh	r3, [r4, #12]
 800dcd8:	6923      	ldr	r3, [r4, #16]
 800dcda:	b94b      	cbnz	r3, 800dcf0 <__swsetup_r+0x7c>
 800dcdc:	89a3      	ldrh	r3, [r4, #12]
 800dcde:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dce2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dce6:	d003      	beq.n	800dcf0 <__swsetup_r+0x7c>
 800dce8:	4621      	mov	r1, r4
 800dcea:	4628      	mov	r0, r5
 800dcec:	f000 f884 	bl	800ddf8 <__smakebuf_r>
 800dcf0:	89a0      	ldrh	r0, [r4, #12]
 800dcf2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dcf6:	f010 0301 	ands.w	r3, r0, #1
 800dcfa:	d00a      	beq.n	800dd12 <__swsetup_r+0x9e>
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	60a3      	str	r3, [r4, #8]
 800dd00:	6963      	ldr	r3, [r4, #20]
 800dd02:	425b      	negs	r3, r3
 800dd04:	61a3      	str	r3, [r4, #24]
 800dd06:	6923      	ldr	r3, [r4, #16]
 800dd08:	b943      	cbnz	r3, 800dd1c <__swsetup_r+0xa8>
 800dd0a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dd0e:	d1c4      	bne.n	800dc9a <__swsetup_r+0x26>
 800dd10:	bd38      	pop	{r3, r4, r5, pc}
 800dd12:	0781      	lsls	r1, r0, #30
 800dd14:	bf58      	it	pl
 800dd16:	6963      	ldrpl	r3, [r4, #20]
 800dd18:	60a3      	str	r3, [r4, #8]
 800dd1a:	e7f4      	b.n	800dd06 <__swsetup_r+0x92>
 800dd1c:	2000      	movs	r0, #0
 800dd1e:	e7f7      	b.n	800dd10 <__swsetup_r+0x9c>
 800dd20:	2000053c 	.word	0x2000053c

0800dd24 <_raise_r>:
 800dd24:	291f      	cmp	r1, #31
 800dd26:	b538      	push	{r3, r4, r5, lr}
 800dd28:	4604      	mov	r4, r0
 800dd2a:	460d      	mov	r5, r1
 800dd2c:	d904      	bls.n	800dd38 <_raise_r+0x14>
 800dd2e:	2316      	movs	r3, #22
 800dd30:	6003      	str	r3, [r0, #0]
 800dd32:	f04f 30ff 	mov.w	r0, #4294967295
 800dd36:	bd38      	pop	{r3, r4, r5, pc}
 800dd38:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800dd3a:	b112      	cbz	r2, 800dd42 <_raise_r+0x1e>
 800dd3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dd40:	b94b      	cbnz	r3, 800dd56 <_raise_r+0x32>
 800dd42:	4620      	mov	r0, r4
 800dd44:	f000 f830 	bl	800dda8 <_getpid_r>
 800dd48:	462a      	mov	r2, r5
 800dd4a:	4601      	mov	r1, r0
 800dd4c:	4620      	mov	r0, r4
 800dd4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd52:	f000 b817 	b.w	800dd84 <_kill_r>
 800dd56:	2b01      	cmp	r3, #1
 800dd58:	d00a      	beq.n	800dd70 <_raise_r+0x4c>
 800dd5a:	1c59      	adds	r1, r3, #1
 800dd5c:	d103      	bne.n	800dd66 <_raise_r+0x42>
 800dd5e:	2316      	movs	r3, #22
 800dd60:	6003      	str	r3, [r0, #0]
 800dd62:	2001      	movs	r0, #1
 800dd64:	e7e7      	b.n	800dd36 <_raise_r+0x12>
 800dd66:	2400      	movs	r4, #0
 800dd68:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dd6c:	4628      	mov	r0, r5
 800dd6e:	4798      	blx	r3
 800dd70:	2000      	movs	r0, #0
 800dd72:	e7e0      	b.n	800dd36 <_raise_r+0x12>

0800dd74 <raise>:
 800dd74:	4b02      	ldr	r3, [pc, #8]	; (800dd80 <raise+0xc>)
 800dd76:	4601      	mov	r1, r0
 800dd78:	6818      	ldr	r0, [r3, #0]
 800dd7a:	f7ff bfd3 	b.w	800dd24 <_raise_r>
 800dd7e:	bf00      	nop
 800dd80:	2000053c 	.word	0x2000053c

0800dd84 <_kill_r>:
 800dd84:	b538      	push	{r3, r4, r5, lr}
 800dd86:	4d07      	ldr	r5, [pc, #28]	; (800dda4 <_kill_r+0x20>)
 800dd88:	2300      	movs	r3, #0
 800dd8a:	4604      	mov	r4, r0
 800dd8c:	4608      	mov	r0, r1
 800dd8e:	4611      	mov	r1, r2
 800dd90:	602b      	str	r3, [r5, #0]
 800dd92:	f7f7 fa65 	bl	8005260 <_kill>
 800dd96:	1c43      	adds	r3, r0, #1
 800dd98:	d102      	bne.n	800dda0 <_kill_r+0x1c>
 800dd9a:	682b      	ldr	r3, [r5, #0]
 800dd9c:	b103      	cbz	r3, 800dda0 <_kill_r+0x1c>
 800dd9e:	6023      	str	r3, [r4, #0]
 800dda0:	bd38      	pop	{r3, r4, r5, pc}
 800dda2:	bf00      	nop
 800dda4:	20001f88 	.word	0x20001f88

0800dda8 <_getpid_r>:
 800dda8:	f7f7 ba58 	b.w	800525c <_getpid>

0800ddac <__swhatbuf_r>:
 800ddac:	b570      	push	{r4, r5, r6, lr}
 800ddae:	460c      	mov	r4, r1
 800ddb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ddb4:	2900      	cmp	r1, #0
 800ddb6:	b096      	sub	sp, #88	; 0x58
 800ddb8:	4615      	mov	r5, r2
 800ddba:	461e      	mov	r6, r3
 800ddbc:	da0d      	bge.n	800ddda <__swhatbuf_r+0x2e>
 800ddbe:	89a3      	ldrh	r3, [r4, #12]
 800ddc0:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ddc4:	f04f 0100 	mov.w	r1, #0
 800ddc8:	bf0c      	ite	eq
 800ddca:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ddce:	2340      	movne	r3, #64	; 0x40
 800ddd0:	2000      	movs	r0, #0
 800ddd2:	6031      	str	r1, [r6, #0]
 800ddd4:	602b      	str	r3, [r5, #0]
 800ddd6:	b016      	add	sp, #88	; 0x58
 800ddd8:	bd70      	pop	{r4, r5, r6, pc}
 800ddda:	466a      	mov	r2, sp
 800dddc:	f000 f848 	bl	800de70 <_fstat_r>
 800dde0:	2800      	cmp	r0, #0
 800dde2:	dbec      	blt.n	800ddbe <__swhatbuf_r+0x12>
 800dde4:	9901      	ldr	r1, [sp, #4]
 800dde6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ddea:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ddee:	4259      	negs	r1, r3
 800ddf0:	4159      	adcs	r1, r3
 800ddf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ddf6:	e7eb      	b.n	800ddd0 <__swhatbuf_r+0x24>

0800ddf8 <__smakebuf_r>:
 800ddf8:	898b      	ldrh	r3, [r1, #12]
 800ddfa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ddfc:	079d      	lsls	r5, r3, #30
 800ddfe:	4606      	mov	r6, r0
 800de00:	460c      	mov	r4, r1
 800de02:	d507      	bpl.n	800de14 <__smakebuf_r+0x1c>
 800de04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800de08:	6023      	str	r3, [r4, #0]
 800de0a:	6123      	str	r3, [r4, #16]
 800de0c:	2301      	movs	r3, #1
 800de0e:	6163      	str	r3, [r4, #20]
 800de10:	b002      	add	sp, #8
 800de12:	bd70      	pop	{r4, r5, r6, pc}
 800de14:	ab01      	add	r3, sp, #4
 800de16:	466a      	mov	r2, sp
 800de18:	f7ff ffc8 	bl	800ddac <__swhatbuf_r>
 800de1c:	9900      	ldr	r1, [sp, #0]
 800de1e:	4605      	mov	r5, r0
 800de20:	4630      	mov	r0, r6
 800de22:	f7ff f873 	bl	800cf0c <_malloc_r>
 800de26:	b948      	cbnz	r0, 800de3c <__smakebuf_r+0x44>
 800de28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de2c:	059a      	lsls	r2, r3, #22
 800de2e:	d4ef      	bmi.n	800de10 <__smakebuf_r+0x18>
 800de30:	f023 0303 	bic.w	r3, r3, #3
 800de34:	f043 0302 	orr.w	r3, r3, #2
 800de38:	81a3      	strh	r3, [r4, #12]
 800de3a:	e7e3      	b.n	800de04 <__smakebuf_r+0xc>
 800de3c:	89a3      	ldrh	r3, [r4, #12]
 800de3e:	6020      	str	r0, [r4, #0]
 800de40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de44:	81a3      	strh	r3, [r4, #12]
 800de46:	9b00      	ldr	r3, [sp, #0]
 800de48:	6163      	str	r3, [r4, #20]
 800de4a:	9b01      	ldr	r3, [sp, #4]
 800de4c:	6120      	str	r0, [r4, #16]
 800de4e:	b15b      	cbz	r3, 800de68 <__smakebuf_r+0x70>
 800de50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de54:	4630      	mov	r0, r6
 800de56:	f000 f81d 	bl	800de94 <_isatty_r>
 800de5a:	b128      	cbz	r0, 800de68 <__smakebuf_r+0x70>
 800de5c:	89a3      	ldrh	r3, [r4, #12]
 800de5e:	f023 0303 	bic.w	r3, r3, #3
 800de62:	f043 0301 	orr.w	r3, r3, #1
 800de66:	81a3      	strh	r3, [r4, #12]
 800de68:	89a3      	ldrh	r3, [r4, #12]
 800de6a:	431d      	orrs	r5, r3
 800de6c:	81a5      	strh	r5, [r4, #12]
 800de6e:	e7cf      	b.n	800de10 <__smakebuf_r+0x18>

0800de70 <_fstat_r>:
 800de70:	b538      	push	{r3, r4, r5, lr}
 800de72:	4d07      	ldr	r5, [pc, #28]	; (800de90 <_fstat_r+0x20>)
 800de74:	2300      	movs	r3, #0
 800de76:	4604      	mov	r4, r0
 800de78:	4608      	mov	r0, r1
 800de7a:	4611      	mov	r1, r2
 800de7c:	602b      	str	r3, [r5, #0]
 800de7e:	f7f7 fa1d 	bl	80052bc <_fstat>
 800de82:	1c43      	adds	r3, r0, #1
 800de84:	d102      	bne.n	800de8c <_fstat_r+0x1c>
 800de86:	682b      	ldr	r3, [r5, #0]
 800de88:	b103      	cbz	r3, 800de8c <_fstat_r+0x1c>
 800de8a:	6023      	str	r3, [r4, #0]
 800de8c:	bd38      	pop	{r3, r4, r5, pc}
 800de8e:	bf00      	nop
 800de90:	20001f88 	.word	0x20001f88

0800de94 <_isatty_r>:
 800de94:	b538      	push	{r3, r4, r5, lr}
 800de96:	4d06      	ldr	r5, [pc, #24]	; (800deb0 <_isatty_r+0x1c>)
 800de98:	2300      	movs	r3, #0
 800de9a:	4604      	mov	r4, r0
 800de9c:	4608      	mov	r0, r1
 800de9e:	602b      	str	r3, [r5, #0]
 800dea0:	f7f7 fa12 	bl	80052c8 <_isatty>
 800dea4:	1c43      	adds	r3, r0, #1
 800dea6:	d102      	bne.n	800deae <_isatty_r+0x1a>
 800dea8:	682b      	ldr	r3, [r5, #0]
 800deaa:	b103      	cbz	r3, 800deae <_isatty_r+0x1a>
 800deac:	6023      	str	r3, [r4, #0]
 800deae:	bd38      	pop	{r3, r4, r5, pc}
 800deb0:	20001f88 	.word	0x20001f88

0800deb4 <_init>:
 800deb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deb6:	bf00      	nop
 800deb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800deba:	bc08      	pop	{r3}
 800debc:	469e      	mov	lr, r3
 800debe:	4770      	bx	lr

0800dec0 <_fini>:
 800dec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dec2:	bf00      	nop
 800dec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dec6:	bc08      	pop	{r3}
 800dec8:	469e      	mov	lr, r3
 800deca:	4770      	bx	lr
