Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 15:09:19 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_418_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 Delay1No29_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum24_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 0.712ns (21.065%)  route 2.668ns (78.935%))
  Logic Levels:           8  (LUT3=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 7.091 - 4.000 ) 
    Source Clock Delay      (SCD):    3.790ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.853ns (routing 1.832ns, distribution 1.021ns)
  Clock Net Delay (Destination): 2.444ns (routing 1.663ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=25520, routed)       2.853     3.790    Delay1No29_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X120Y214       FDCE                                         r  Delay1No29_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y214       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.869 f  Delay1No29_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.924     4.793    Delay1No28_instance/Y_reg[33]_0[25]
    SLICE_X109Y189       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.832 r  Delay1No28_instance/shiftedFracY_d1[33]_i_5__3/O
                         net (fo=4, routed)           0.149     4.981    Delay1No28_instance/shiftedFracY_d1[33]_i_5__3_n_0
    SLICE_X112Y189       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     5.032 r  Delay1No28_instance/shiftedFracY_d1[49]_i_13__3/O
                         net (fo=3, routed)           0.201     5.233    Delay1No28_instance/shiftedFracY_d1[49]_i_13__3_n_0
    SLICE_X113Y188       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.165     5.398 r  Delay1No28_instance/shiftedFracY_d1[32]_i_15__3/O
                         net (fo=1, routed)           0.212     5.610    Delay1No28_instance/shiftedFracY_d1[32]_i_15__3_n_0
    SLICE_X110Y188       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     5.698 r  Delay1No28_instance/shiftedFracY_d1[32]_i_8__3/O
                         net (fo=4, routed)           0.166     5.864    Delay1No28_instance/shiftedFracY_d1[32]_i_8__3_n_0
    SLICE_X109Y188       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     6.014 r  Delay1No28_instance/shiftedFracY_d1[12]_i_3__3/O
                         net (fo=34, routed)          0.291     6.305    Delay1No29_instance/shiftVal__5[0]
    SLICE_X112Y187       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.340 r  Delay1No29_instance/shiftedFracY_d1[45]_i_2__3/O
                         net (fo=4, routed)           0.415     6.755    Delay1No28_instance/level2[12]
    SLICE_X106Y184       LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     6.807 r  Delay1No28_instance/shiftedFracY_d1[41]_i_1__3/O
                         net (fo=2, routed)           0.252     7.059    Delay1No28_instance/level4__0[7]
    SLICE_X109Y186       LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     7.112 r  Delay1No28_instance/shiftedFracY_d1[25]_i_1__3/O
                         net (fo=1, routed)           0.058     7.170    Sum24_1_impl_instance/FPAddSubOp_instance/D[14]
    SLICE_X109Y186       FDRE                                         r  Sum24_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=25520, routed)       2.444     7.091    Sum24_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X109Y186       FDRE                                         r  Sum24_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.501     7.592    
                         clock uncertainty           -0.035     7.557    
    SLICE_X109Y186       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.582    Sum24_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          7.582    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                  0.411    




