Starting Command: create_logic_tests 

INFO (TDA-005): Command Line Invocation: 
            create_logic_tests -testmode FULLSCAN -experiment logic -workdir /home/cadence/Documents/Project_05  [end TDA_005]

INFO (TDA-014): Cadence(R) Modus(TM) DFT Software Solution, Version 20.12-s002_1, built Feb 26 2021 (linux26_64) [end TDA_014]

INFO (TDA-015): Log File: /home/cadence/Documents/Project_05/testresults/logs/log_create_logic_tests_FULLSCAN_logic_112224193156-547680000 [end TDA_015]

INFO (TDA-007): Job Information:
            Date Started: Friday Nov 22 19:31:56 2024  IST
            Host machine is cadencesys3, x86_64 running Linux 3.10.0-1160.el7.x86_64.
            This job is process number 19159.
[end TDA_007]

INFO (TDA-009): Options/Values information.
            (options marked with '*' have program generated values,
             options marked with '+' were specified to default.)

            -WORKDIR /home/cadence/Documents/Project_05
            -TESTMODE FULLSCAN
            -EXPERIMENT logic

            -LOGFILE /home/cadence/Documents/Project_05/testresults/logs/log_create_logic_tests_FULLSCAN_logic_112224193156-547680000
[end TDA_009]


****************************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
****************************************************************************************************
****************************************************************************************************
                           Testmode Statistics: FULLSCAN

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768            0            0            0          768   0.00   0.00
Total Dynamic                  804            0            0            0          804   0.00   0.00

                            Global Statistics

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768            0            0            0          768   0.00   0.00
Total Dynamic                  888            0            0            0          888   0.00   0.00
****************************************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting Scan Test generation                                                   [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):      1       1        289    37.63%   37.63%          479           00:00.08    [end TDA_220] 
INFO (TTC-110): Ending Scan Test generation                                                     [end TTC_110] 
*************************************************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting Reset/Set Test Generation                                              [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):      1       1         24    40.76%   40.76%          455           00:00.09    [end TDA_220] 
INFO (TDA-220):      2       2          4    41.28%   41.28%          451           00:00.09    [end TDA_220] 
INFO (TTC-110): Ending Reset/Set Test Generation                                                [end TTC_110] 
*************************************************************************************************************

*************************************************************************************************************
INFO (TTC-110): Starting Static Logic Test generation                                           [end TTC_110] 

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global     Untested                       [end TDA_220] 
INFO (TDA-220):     16      16        376    90.23%   90.23%           75           00:00.10    [end TDA_220] 
INFO (TDA-220):     32      31         56    97.53%   97.53%           19           00:00.10    [end TDA_220] 
INFO (TDA-220):     45      44         19    99.99%   99.99%            0           00:00.10    [end TDA_220] 
INFO (TTC-110): Ending Static Logic Test generation - processing limit reached                  [end TTC_110] 
*************************************************************************************************************

****************************************************************************************************
                           Testmode Statistics: FULLSCAN

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768          768            0            0            0 100.00 100.00
Total Dynamic                  804          188            0            0          616  23.38  23.38

                            Global Statistics

                           #Faults      #Tested    #Possibly      #Redund    #Untested  %TCov %ATCov
Total Static                   768          768            0            0            0 100.00 100.00
Total Dynamic                  888          188            0            0          700  21.17  21.17
****************************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Scan                                           1
 Logic                                          46
----------------------------------------------------------
 Total                                          47

(I) File(s) generated (bytes and name):

          61440 /home/cadence/Documents/Project_05/tbdata/faultStatus.FULLSCAN.logic
          51426 /home/cadence/Documents/Project_05/tbdata/TBDbin.FULLSCAN.logic

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            6,391,696  bytes

                      CPU Time =    0:00:00.05
                  Elapsed Time =    0:00:00.24                    [end TDA_001]

     Date Ended:  Friday Nov 22 19:31:56 2024  IST




-------------------------------------------------------------------------------
*                      Message Summary                                        *
-------------------------------------------------------------------------------
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
     12 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----   -- Faults --   - Elapsed Time -   
      6 INFO (TTC-110): Starting Scan Test generation                                                    

 For a detailed explanation of a message and a suggested user response execute 'msgHelp <message id>'.  For example: msgHelp TDA-009

-------------------------------------------------------------------------------
