Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Apr 30 07:41:48 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ledtest_ice40up5k_impl_1.tw1 ledtest_ice40up5k_impl_1_map.udb -gui

-----------------------------------------
Design:          led_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock c_clk12M
        2.2  Clock c_clk24M
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
            4.1.3  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
            4.1.4  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
            4.1.5  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
            4.1.6  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
            4.1.7  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
            4.1.8  Setup Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
            4.2.3  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
            4.2.4  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
            4.2.5  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
            4.2.6  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
            4.2.7  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
            4.2.8  Hold Path Details For Constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {U1/__/lscc_pll_inst/clk12M_c} -period 83.33333333 [get_nets clk12M_c]
create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "c_clk12M"
=======================
create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock c_clk12M             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From c_clk12M                          |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock c_clk12M             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From c_clk24M                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "c_clk24M"
=======================
create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock c_clk24M             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From c_clk24M                          |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          54.737 ns |         18.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock c_clk24M             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From c_clk12M                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 88.8889%

3.1.2  Timing Errors
---------------------
Timing Errors: 114 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 925.960 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {c_clk12M} -period 8                                                                                                    
3.33333333 [get_ports clk12M]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {c_clk24M}                                                                                                    
 -source [get_ports clk12M] -multiply_b                                                                                                    
y 2 -duty_cycle 50 [get_nets U1/clk24M] |   41.666 ns |  -13.071 ns |   33   |   54.738 ns |  18.269 MHz |       286      |       114      
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports RED]          |   41.666 ns |    5.737 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports BLU]          |   41.666 ns |    5.737 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports GRN]          |   41.666 ns |    5.737 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports RED]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports BLU]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports GRN]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
U1/grn_accum_i31/D                       |  -13.071 ns 
U1/blu_accum_i31/D                       |  -12.793 ns 
U1/grn_accum_i30/D                       |  -12.793 ns 
U1/red_accum_i31/D                       |  -12.793 ns 
U1/blu_accum_i30/D                       |  -10.440 ns 
U1/grn_accum_i29/D                       |  -10.440 ns 
U1/red_accum_i30/D                       |  -10.440 ns 
U1/blu_accum_i29/D                       |  -10.162 ns 
U1/grn_accum_i28/D                       |  -10.162 ns 
U1/red_accum_i29/D                       |  -10.162 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         114 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {c_clk12M} -period 8                                                                                                    
3.33333333 [get_ports clk12M]           |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {c_clk24M}                                                                                                    
 -source [get_ports clk12M] -multiply_b                                                                                                    
y 2 -duty_cycle 50 [get_nets U1/clk24M] |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       286      |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports RED]          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports BLU]          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -max 20 [get_ports GRN]          |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports RED]           |    0.000 ns |   14.755 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports BLU]           |    0.000 ns |   14.755 ns |    2   |        ---- |        ---- |        1       |        0       
                                        |             |             |        |             |             |                |                
set_output_delay -clock [get_clocks c_c                                                                                                    
lk24M] -min 1 [get_ports GRN]           |    0.000 ns |   14.755 ns |    2   |        ---- |        ---- |        1       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
U1/grn_peak_i1/D                         |    5.991 ns 
U1/curr_blu_i17/D                        |    5.991 ns 
U1/curr_blu_i16/D                        |    5.991 ns 
U1/blu_peak_i1/D                         |    5.991 ns 
U1/curr_blu_i15/D                        |    5.991 ns 
U1/curr_blu_i14/D                        |    5.991 ns 
U1/curr_blu_i12/D                        |    5.991 ns 
U1/curr_blu_i13/D                        |    5.991 ns 
U1/curr_blu_i11/D                        |    5.991 ns 
U1/curr_blu_i10/D                        |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
U1/grn_peak_i1/SR                       |           No arrival time
U1/curr_blu_i17/SR                      |           No arrival time
U1/RGB_color_s_i1/SR                    |           No arrival time
U1/curr_blu_i16/SR                      |           No arrival time
U1/blu_peak_i1/SR                       |           No arrival time
U1/curr_blu_i15/SR                      |           No arrival time
U1/off_max_cnt_i1/SR                    |           No arrival time
U1/curr_blu_i14/SR                      |           No arrival time
U1/ramp_max_cnt_i1/SR                   |           No arrival time
U1/curr_blu_i13/SR                      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       239
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 7 Start or End Points      |           Type           
-------------------------------------------------------------------
RGB_Blink_En                            |                     input
color_sel[0]                            |                     input
color_sel[1]                            |                     input
rst                                     |                     input
BLUn                                    |                    output
GRNn                                    |                    output
REDn                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         7
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
----------------------------------------------------------------------
286 endpoints scored, 114 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : U1/blink_state_FSM_i2/Q
Path End         : U1/grn_accum_i31/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 33
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -13.071 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                            54.539
------------------------------------------   ------
End-of-path arrival time( ns )               67.649

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
U1/blink_state_FSM_i2/CK->U1/blink_state_FSM_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        14.501  146     
U1/n202[2]                                                NET DELAY            6.225        20.726  1       
U1/i77_2_lut/A->U1/i77_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.203  88      
U1/n626                                                   NET DELAY            4.150        25.353  1       
U1/add_2611_1/B0->U1/add_2611_1/CO0       SLICE           B0_TO_COUT0_DELAY    0.358        25.711  2       
U1/n8775                                                  NET DELAY            0.000        25.711  1       
U1/add_2611_1/CI1->U1/add_2611_1/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        25.989  2       
U1/n4499                                                  NET DELAY            2.075        28.064  1       
U1/add_2611_3/CI0->U1/add_2611_3/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        28.342  2       
U1/n8778                                                  NET DELAY            0.000        28.342  1       
U1/add_2611_3/CI1->U1/add_2611_3/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        28.620  2       
U1/n4501                                                  NET DELAY            2.075        30.695  1       
U1/add_2611_5/CI0->U1/add_2611_5/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        30.973  2       
U1/n8781                                                  NET DELAY            0.000        30.973  1       
U1/add_2611_5/CI1->U1/add_2611_5/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        31.251  2       
U1/n4503                                                  NET DELAY            2.075        33.326  1       
U1/add_2611_7/CI0->U1/add_2611_7/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        33.604  2       
U1/n8784                                                  NET DELAY            0.000        33.604  1       
U1/add_2611_7/CI1->U1/add_2611_7/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        33.882  2       
U1/n4505                                                  NET DELAY            2.075        35.957  1       
U1/add_2611_9/CI0->U1/add_2611_9/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        36.235  2       
U1/n8787                                                  NET DELAY            0.000        36.235  1       
U1/add_2611_9/CI1->U1/add_2611_9/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        36.513  2       
U1/n4507                                                  NET DELAY            2.075        38.588  1       
U1/add_2611_11/CI0->U1/add_2611_11/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        38.866  2       
U1/n8790                                                  NET DELAY            0.000        38.866  1       
U1/add_2611_11/CI1->U1/add_2611_11/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        39.144  2       
U1/n4509                                                  NET DELAY            2.075        41.219  1       
U1/add_2611_13/CI0->U1/add_2611_13/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        41.497  2       
U1/n8793                                                  NET DELAY            0.000        41.497  1       
U1/add_2611_13/CI1->U1/add_2611_13/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        41.775  2       
U1/n4511                                                  NET DELAY            2.075        43.850  1       
U1/add_2611_15/CI0->U1/add_2611_15/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        44.128  2       
U1/n8796                                                  NET DELAY            0.000        44.128  1       
U1/add_2611_15/CI1->U1/add_2611_15/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        44.406  2       
U1/n4513                                                  NET DELAY            2.075        46.481  1       
U1/add_2611_17/CI0->U1/add_2611_17/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        46.759  2       
U1/n8799                                                  NET DELAY            0.000        46.759  1       
U1/add_2611_17/CI1->U1/add_2611_17/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        47.037  2       
U1/n4515                                                  NET DELAY            2.075        49.112  1       
U1/add_2611_19/CI0->U1/add_2611_19/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        49.390  2       
U1/n8802                                                  NET DELAY            0.000        49.390  1       
U1/add_2611_19/CI1->U1/add_2611_19/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        49.668  2       
U1/n4517                                                  NET DELAY            2.075        51.743  1       
U1/add_2611_21/CI0->U1/add_2611_21/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        52.021  2       
U1/n8805                                                  NET DELAY            0.000        52.021  1       
U1/add_2611_21/CI1->U1/add_2611_21/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        52.299  2       
U1/n4519                                                  NET DELAY            2.075        54.374  1       
U1/add_2611_23/CI0->U1/add_2611_23/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        54.652  2       
U1/n8808                                                  NET DELAY            0.000        54.652  1       
U1/add_2611_23/CI1->U1/add_2611_23/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        54.930  2       
U1/n4521                                                  NET DELAY            2.075        57.005  1       
U1/add_2611_25/CI0->U1/add_2611_25/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        57.283  2       
U1/n8811                                                  NET DELAY            0.000        57.283  1       
U1/add_2611_25/CI1->U1/add_2611_25/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        57.561  2       
U1/n4523                                                  NET DELAY            2.075        59.636  1       
U1/add_2611_27/CI0->U1/add_2611_27/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        59.914  2       
U1/n8814                                                  NET DELAY            0.000        59.914  1       
U1/add_2611_27/CI1->U1/add_2611_27/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        60.192  2       
U1/n4525                                                  NET DELAY            2.075        62.267  1       
U1/add_2611_29/CI0->U1/add_2611_29/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        62.545  2       
U1/n8817                                                  NET DELAY            0.000        62.545  1       
U1/add_2611_29/D1->U1/add_2611_29/S1      SLICE           D1_TO_F1_DELAY       0.477        63.022  1       
U1/n172_adj_935[32]                                       NET DELAY            2.075        65.097  1       
SLICE_193/D0->SLICE_193/F0                SLICE           D0_TO_F0_DELAY       0.477        65.574  1       
U1/grn_accum_31__N_351[31]                                NET DELAY            2.075        67.649  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blink_state_FSM_i2/Q
Path End         : U1/red_accum_i31/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 32
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -12.793 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                            54.261
------------------------------------------   ------
End-of-path arrival time( ns )               67.371

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
U1/blink_state_FSM_i2/CK->U1/blink_state_FSM_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        14.501  146     
U1/n202[2]                                                NET DELAY            6.225        20.726  1       
U1/i77_2_lut/A->U1/i77_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.203  88      
U1/n626                                                   NET DELAY            4.150        25.353  1       
U1/add_2613_1/B0->U1/add_2613_1/CO0       SLICE           B0_TO_COUT0_DELAY    0.358        25.711  2       
U1/n8850                                                  NET DELAY            0.000        25.711  1       
U1/add_2613_1/CI1->U1/add_2613_1/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        25.989  2       
U1/n4528                                                  NET DELAY            2.075        28.064  1       
U1/add_2613_3/CI0->U1/add_2613_3/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        28.342  2       
U1/n8853                                                  NET DELAY            0.000        28.342  1       
U1/add_2613_3/CI1->U1/add_2613_3/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        28.620  2       
U1/n4530                                                  NET DELAY            2.075        30.695  1       
U1/add_2613_5/CI0->U1/add_2613_5/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        30.973  2       
U1/n8856                                                  NET DELAY            0.000        30.973  1       
U1/add_2613_5/CI1->U1/add_2613_5/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        31.251  2       
U1/n4532                                                  NET DELAY            2.075        33.326  1       
U1/add_2613_7/CI0->U1/add_2613_7/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        33.604  2       
U1/n8859                                                  NET DELAY            0.000        33.604  1       
U1/add_2613_7/CI1->U1/add_2613_7/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        33.882  2       
U1/n4534                                                  NET DELAY            2.075        35.957  1       
U1/add_2613_9/CI0->U1/add_2613_9/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        36.235  2       
U1/n8862                                                  NET DELAY            0.000        36.235  1       
U1/add_2613_9/CI1->U1/add_2613_9/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        36.513  2       
U1/n4536                                                  NET DELAY            2.075        38.588  1       
U1/add_2613_11/CI0->U1/add_2613_11/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        38.866  2       
U1/n8865                                                  NET DELAY            0.000        38.866  1       
U1/add_2613_11/CI1->U1/add_2613_11/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        39.144  2       
U1/n4538                                                  NET DELAY            2.075        41.219  1       
U1/add_2613_13/CI0->U1/add_2613_13/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        41.497  2       
U1/n8868                                                  NET DELAY            0.000        41.497  1       
U1/add_2613_13/CI1->U1/add_2613_13/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        41.775  2       
U1/n4540                                                  NET DELAY            2.075        43.850  1       
U1/add_2613_15/CI0->U1/add_2613_15/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        44.128  2       
U1/n8871                                                  NET DELAY            0.000        44.128  1       
U1/add_2613_15/CI1->U1/add_2613_15/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        44.406  2       
U1/n4542                                                  NET DELAY            2.075        46.481  1       
U1/add_2613_17/CI0->U1/add_2613_17/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        46.759  2       
U1/n8874                                                  NET DELAY            0.000        46.759  1       
U1/add_2613_17/CI1->U1/add_2613_17/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        47.037  2       
U1/n4544                                                  NET DELAY            2.075        49.112  1       
U1/add_2613_19/CI0->U1/add_2613_19/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        49.390  2       
U1/n8877                                                  NET DELAY            0.000        49.390  1       
U1/add_2613_19/CI1->U1/add_2613_19/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        49.668  2       
U1/n4546                                                  NET DELAY            2.075        51.743  1       
U1/add_2613_21/CI0->U1/add_2613_21/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        52.021  2       
U1/n8880                                                  NET DELAY            0.000        52.021  1       
U1/add_2613_21/CI1->U1/add_2613_21/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        52.299  2       
U1/n4548                                                  NET DELAY            2.075        54.374  1       
U1/add_2613_23/CI0->U1/add_2613_23/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        54.652  2       
U1/n8883                                                  NET DELAY            0.000        54.652  1       
U1/add_2613_23/CI1->U1/add_2613_23/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        54.930  2       
U1/n4550                                                  NET DELAY            2.075        57.005  1       
U1/add_2613_25/CI0->U1/add_2613_25/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        57.283  2       
U1/n8886                                                  NET DELAY            0.000        57.283  1       
U1/add_2613_25/CI1->U1/add_2613_25/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        57.561  2       
U1/n4552                                                  NET DELAY            2.075        59.636  1       
U1/add_2613_27/CI0->U1/add_2613_27/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        59.914  2       
U1/n8889                                                  NET DELAY            0.000        59.914  1       
U1/add_2613_27/CI1->U1/add_2613_27/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        60.192  2       
U1/n4554                                                  NET DELAY            2.075        62.267  1       
U1/add_2613_29/D0->U1/add_2613_29/S0      SLICE           D0_TO_F0_DELAY       0.477        62.744  1       
U1/n172[32]                                               NET DELAY            2.075        64.819  1       
SLICE_231/D0->SLICE_231/F0                SLICE           D0_TO_F0_DELAY       0.477        65.296  1       
U1/red_accum_31__N_319[31]                                NET DELAY            2.075        67.371  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blink_state_FSM_i2/Q
Path End         : U1/grn_accum_i30/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 32
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -12.793 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                            54.261
------------------------------------------   ------
End-of-path arrival time( ns )               67.371

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
U1/blink_state_FSM_i2/CK->U1/blink_state_FSM_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        14.501  146     
U1/n202[2]                                                NET DELAY            6.225        20.726  1       
U1/i77_2_lut/A->U1/i77_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.203  88      
U1/n626                                                   NET DELAY            4.150        25.353  1       
U1/add_2611_1/B0->U1/add_2611_1/CO0       SLICE           B0_TO_COUT0_DELAY    0.358        25.711  2       
U1/n8775                                                  NET DELAY            0.000        25.711  1       
U1/add_2611_1/CI1->U1/add_2611_1/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        25.989  2       
U1/n4499                                                  NET DELAY            2.075        28.064  1       
U1/add_2611_3/CI0->U1/add_2611_3/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        28.342  2       
U1/n8778                                                  NET DELAY            0.000        28.342  1       
U1/add_2611_3/CI1->U1/add_2611_3/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        28.620  2       
U1/n4501                                                  NET DELAY            2.075        30.695  1       
U1/add_2611_5/CI0->U1/add_2611_5/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        30.973  2       
U1/n8781                                                  NET DELAY            0.000        30.973  1       
U1/add_2611_5/CI1->U1/add_2611_5/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        31.251  2       
U1/n4503                                                  NET DELAY            2.075        33.326  1       
U1/add_2611_7/CI0->U1/add_2611_7/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        33.604  2       
U1/n8784                                                  NET DELAY            0.000        33.604  1       
U1/add_2611_7/CI1->U1/add_2611_7/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        33.882  2       
U1/n4505                                                  NET DELAY            2.075        35.957  1       
U1/add_2611_9/CI0->U1/add_2611_9/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        36.235  2       
U1/n8787                                                  NET DELAY            0.000        36.235  1       
U1/add_2611_9/CI1->U1/add_2611_9/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        36.513  2       
U1/n4507                                                  NET DELAY            2.075        38.588  1       
U1/add_2611_11/CI0->U1/add_2611_11/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        38.866  2       
U1/n8790                                                  NET DELAY            0.000        38.866  1       
U1/add_2611_11/CI1->U1/add_2611_11/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        39.144  2       
U1/n4509                                                  NET DELAY            2.075        41.219  1       
U1/add_2611_13/CI0->U1/add_2611_13/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        41.497  2       
U1/n8793                                                  NET DELAY            0.000        41.497  1       
U1/add_2611_13/CI1->U1/add_2611_13/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        41.775  2       
U1/n4511                                                  NET DELAY            2.075        43.850  1       
U1/add_2611_15/CI0->U1/add_2611_15/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        44.128  2       
U1/n8796                                                  NET DELAY            0.000        44.128  1       
U1/add_2611_15/CI1->U1/add_2611_15/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        44.406  2       
U1/n4513                                                  NET DELAY            2.075        46.481  1       
U1/add_2611_17/CI0->U1/add_2611_17/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        46.759  2       
U1/n8799                                                  NET DELAY            0.000        46.759  1       
U1/add_2611_17/CI1->U1/add_2611_17/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        47.037  2       
U1/n4515                                                  NET DELAY            2.075        49.112  1       
U1/add_2611_19/CI0->U1/add_2611_19/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        49.390  2       
U1/n8802                                                  NET DELAY            0.000        49.390  1       
U1/add_2611_19/CI1->U1/add_2611_19/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        49.668  2       
U1/n4517                                                  NET DELAY            2.075        51.743  1       
U1/add_2611_21/CI0->U1/add_2611_21/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        52.021  2       
U1/n8805                                                  NET DELAY            0.000        52.021  1       
U1/add_2611_21/CI1->U1/add_2611_21/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        52.299  2       
U1/n4519                                                  NET DELAY            2.075        54.374  1       
U1/add_2611_23/CI0->U1/add_2611_23/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        54.652  2       
U1/n8808                                                  NET DELAY            0.000        54.652  1       
U1/add_2611_23/CI1->U1/add_2611_23/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        54.930  2       
U1/n4521                                                  NET DELAY            2.075        57.005  1       
U1/add_2611_25/CI0->U1/add_2611_25/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        57.283  2       
U1/n8811                                                  NET DELAY            0.000        57.283  1       
U1/add_2611_25/CI1->U1/add_2611_25/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        57.561  2       
U1/n4523                                                  NET DELAY            2.075        59.636  1       
U1/add_2611_27/CI0->U1/add_2611_27/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        59.914  2       
U1/n8814                                                  NET DELAY            0.000        59.914  1       
U1/add_2611_27/CI1->U1/add_2611_27/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        60.192  2       
U1/n4525                                                  NET DELAY            2.075        62.267  1       
U1/add_2611_29/D0->U1/add_2611_29/S0      SLICE           D0_TO_F0_DELAY       0.477        62.744  1       
U1/n172_adj_935[31]                                       NET DELAY            2.075        64.819  1       
U1/mux_161_i31_4_lut/A->U1/mux_161_i31_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        65.296  1       
U1/grn_accum_31__N_351[30]                                NET DELAY            2.075        67.371  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blink_state_FSM_i2/Q
Path End         : U1/blu_accum_i31/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 32
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -12.793 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                            54.261
------------------------------------------   ------
End-of-path arrival time( ns )               67.371

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
U1/blink_state_FSM_i2/CK->U1/blink_state_FSM_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        14.501  146     
U1/n202[2]                                                NET DELAY            6.225        20.726  1       
U1/i77_2_lut/A->U1/i77_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.203  88      
U1/n626                                                   NET DELAY            4.150        25.353  1       
U1/add_2612_1/B0->U1/add_2612_1/CO0       SLICE           B0_TO_COUT0_DELAY    0.358        25.711  2       
U1/n8730                                                  NET DELAY            0.000        25.711  1       
U1/add_2612_1/CI1->U1/add_2612_1/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        25.989  2       
U1/n4557                                                  NET DELAY            2.075        28.064  1       
U1/add_2612_3/CI0->U1/add_2612_3/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        28.342  2       
U1/n8733                                                  NET DELAY            0.000        28.342  1       
U1/add_2612_3/CI1->U1/add_2612_3/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        28.620  2       
U1/n4559                                                  NET DELAY            2.075        30.695  1       
U1/add_2612_5/CI0->U1/add_2612_5/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        30.973  2       
U1/n8736                                                  NET DELAY            0.000        30.973  1       
U1/add_2612_5/CI1->U1/add_2612_5/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        31.251  2       
U1/n4561                                                  NET DELAY            2.075        33.326  1       
U1/add_2612_7/CI0->U1/add_2612_7/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        33.604  2       
U1/n8739                                                  NET DELAY            0.000        33.604  1       
U1/add_2612_7/CI1->U1/add_2612_7/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        33.882  2       
U1/n4563                                                  NET DELAY            2.075        35.957  1       
U1/add_2612_9/CI0->U1/add_2612_9/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        36.235  2       
U1/n8742                                                  NET DELAY            0.000        36.235  1       
U1/add_2612_9/CI1->U1/add_2612_9/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        36.513  2       
U1/n4565                                                  NET DELAY            2.075        38.588  1       
U1/add_2612_11/CI0->U1/add_2612_11/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        38.866  2       
U1/n8745                                                  NET DELAY            0.000        38.866  1       
U1/add_2612_11/CI1->U1/add_2612_11/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        39.144  2       
U1/n4567                                                  NET DELAY            2.075        41.219  1       
U1/add_2612_13/CI0->U1/add_2612_13/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        41.497  2       
U1/n8748                                                  NET DELAY            0.000        41.497  1       
U1/add_2612_13/CI1->U1/add_2612_13/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        41.775  2       
U1/n4569                                                  NET DELAY            2.075        43.850  1       
U1/add_2612_15/CI0->U1/add_2612_15/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        44.128  2       
U1/n8751                                                  NET DELAY            0.000        44.128  1       
U1/add_2612_15/CI1->U1/add_2612_15/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        44.406  2       
U1/n4571                                                  NET DELAY            2.075        46.481  1       
U1/add_2612_17/CI0->U1/add_2612_17/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        46.759  2       
U1/n8754                                                  NET DELAY            0.000        46.759  1       
U1/add_2612_17/CI1->U1/add_2612_17/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        47.037  2       
U1/n4573                                                  NET DELAY            2.075        49.112  1       
U1/add_2612_19/CI0->U1/add_2612_19/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        49.390  2       
U1/n8757                                                  NET DELAY            0.000        49.390  1       
U1/add_2612_19/CI1->U1/add_2612_19/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        49.668  2       
U1/n4575                                                  NET DELAY            2.075        51.743  1       
U1/add_2612_21/CI0->U1/add_2612_21/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        52.021  2       
U1/n8760                                                  NET DELAY            0.000        52.021  1       
U1/add_2612_21/CI1->U1/add_2612_21/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        52.299  2       
U1/n4577                                                  NET DELAY            2.075        54.374  1       
U1/add_2612_23/CI0->U1/add_2612_23/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        54.652  2       
U1/n8763                                                  NET DELAY            0.000        54.652  1       
U1/add_2612_23/CI1->U1/add_2612_23/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        54.930  2       
U1/n4579                                                  NET DELAY            2.075        57.005  1       
U1/add_2612_25/CI0->U1/add_2612_25/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        57.283  2       
U1/n8766                                                  NET DELAY            0.000        57.283  1       
U1/add_2612_25/CI1->U1/add_2612_25/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        57.561  2       
U1/n4581                                                  NET DELAY            2.075        59.636  1       
U1/add_2612_27/CI0->U1/add_2612_27/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        59.914  2       
U1/n8769                                                  NET DELAY            0.000        59.914  1       
U1/add_2612_27/CI1->U1/add_2612_27/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        60.192  2       
U1/n4583                                                  NET DELAY            2.075        62.267  1       
U1/add_2612_29/D0->U1/add_2612_29/S0      SLICE           D0_TO_F0_DELAY       0.477        62.744  1       
U1/n172_adj_934[32]                                       NET DELAY            2.075        64.819  1       
SLICE_157/D0->SLICE_157/F0                SLICE           D0_TO_F0_DELAY       0.477        65.296  1       
U1/blu_accum_31__N_383[31]                                NET DELAY            2.075        67.371  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blink_state_FSM_i2/Q
Path End         : U1/red_accum_i30/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 31
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -10.440 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                            51.908
------------------------------------------   ------
End-of-path arrival time( ns )               65.018

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
U1/blink_state_FSM_i2/CK->U1/blink_state_FSM_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        14.501  146     
U1/n202[2]                                                NET DELAY            6.225        20.726  1       
U1/i77_2_lut/A->U1/i77_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.203  88      
U1/n626                                                   NET DELAY            4.150        25.353  1       
U1/add_2613_1/B0->U1/add_2613_1/CO0       SLICE           B0_TO_COUT0_DELAY    0.358        25.711  2       
U1/n8850                                                  NET DELAY            0.000        25.711  1       
U1/add_2613_1/CI1->U1/add_2613_1/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        25.989  2       
U1/n4528                                                  NET DELAY            2.075        28.064  1       
U1/add_2613_3/CI0->U1/add_2613_3/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        28.342  2       
U1/n8853                                                  NET DELAY            0.000        28.342  1       
U1/add_2613_3/CI1->U1/add_2613_3/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        28.620  2       
U1/n4530                                                  NET DELAY            2.075        30.695  1       
U1/add_2613_5/CI0->U1/add_2613_5/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        30.973  2       
U1/n8856                                                  NET DELAY            0.000        30.973  1       
U1/add_2613_5/CI1->U1/add_2613_5/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        31.251  2       
U1/n4532                                                  NET DELAY            2.075        33.326  1       
U1/add_2613_7/CI0->U1/add_2613_7/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        33.604  2       
U1/n8859                                                  NET DELAY            0.000        33.604  1       
U1/add_2613_7/CI1->U1/add_2613_7/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        33.882  2       
U1/n4534                                                  NET DELAY            2.075        35.957  1       
U1/add_2613_9/CI0->U1/add_2613_9/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        36.235  2       
U1/n8862                                                  NET DELAY            0.000        36.235  1       
U1/add_2613_9/CI1->U1/add_2613_9/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        36.513  2       
U1/n4536                                                  NET DELAY            2.075        38.588  1       
U1/add_2613_11/CI0->U1/add_2613_11/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        38.866  2       
U1/n8865                                                  NET DELAY            0.000        38.866  1       
U1/add_2613_11/CI1->U1/add_2613_11/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        39.144  2       
U1/n4538                                                  NET DELAY            2.075        41.219  1       
U1/add_2613_13/CI0->U1/add_2613_13/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        41.497  2       
U1/n8868                                                  NET DELAY            0.000        41.497  1       
U1/add_2613_13/CI1->U1/add_2613_13/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        41.775  2       
U1/n4540                                                  NET DELAY            2.075        43.850  1       
U1/add_2613_15/CI0->U1/add_2613_15/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        44.128  2       
U1/n8871                                                  NET DELAY            0.000        44.128  1       
U1/add_2613_15/CI1->U1/add_2613_15/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        44.406  2       
U1/n4542                                                  NET DELAY            2.075        46.481  1       
U1/add_2613_17/CI0->U1/add_2613_17/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        46.759  2       
U1/n8874                                                  NET DELAY            0.000        46.759  1       
U1/add_2613_17/CI1->U1/add_2613_17/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        47.037  2       
U1/n4544                                                  NET DELAY            2.075        49.112  1       
U1/add_2613_19/CI0->U1/add_2613_19/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        49.390  2       
U1/n8877                                                  NET DELAY            0.000        49.390  1       
U1/add_2613_19/CI1->U1/add_2613_19/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        49.668  2       
U1/n4546                                                  NET DELAY            2.075        51.743  1       
U1/add_2613_21/CI0->U1/add_2613_21/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        52.021  2       
U1/n8880                                                  NET DELAY            0.000        52.021  1       
U1/add_2613_21/CI1->U1/add_2613_21/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        52.299  2       
U1/n4548                                                  NET DELAY            2.075        54.374  1       
U1/add_2613_23/CI0->U1/add_2613_23/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        54.652  2       
U1/n8883                                                  NET DELAY            0.000        54.652  1       
U1/add_2613_23/CI1->U1/add_2613_23/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        54.930  2       
U1/n4550                                                  NET DELAY            2.075        57.005  1       
U1/add_2613_25/CI0->U1/add_2613_25/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        57.283  2       
U1/n8886                                                  NET DELAY            0.000        57.283  1       
U1/add_2613_25/CI1->U1/add_2613_25/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        57.561  2       
U1/n4552                                                  NET DELAY            2.075        59.636  1       
U1/add_2613_27/CI0->U1/add_2613_27/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        59.914  2       
U1/n8889                                                  NET DELAY            0.000        59.914  1       
U1/add_2613_27/D1->U1/add_2613_27/S1      SLICE           D1_TO_F1_DELAY       0.477        60.391  1       
U1/n172[31]                                               NET DELAY            2.075        62.466  1       
U1/mux_165_i31_4_lut/A->U1/mux_165_i31_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        62.943  1       
U1/red_accum_31__N_319[30]                                NET DELAY            2.075        65.018  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blink_state_FSM_i2/Q
Path End         : U1/grn_accum_i29/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 31
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -10.440 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                            51.908
------------------------------------------   ------
End-of-path arrival time( ns )               65.018

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
U1/blink_state_FSM_i2/CK->U1/blink_state_FSM_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        14.501  146     
U1/n202[2]                                                NET DELAY            6.225        20.726  1       
U1/i77_2_lut/A->U1/i77_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.203  88      
U1/n626                                                   NET DELAY            4.150        25.353  1       
U1/add_2611_1/B0->U1/add_2611_1/CO0       SLICE           B0_TO_COUT0_DELAY    0.358        25.711  2       
U1/n8775                                                  NET DELAY            0.000        25.711  1       
U1/add_2611_1/CI1->U1/add_2611_1/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        25.989  2       
U1/n4499                                                  NET DELAY            2.075        28.064  1       
U1/add_2611_3/CI0->U1/add_2611_3/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        28.342  2       
U1/n8778                                                  NET DELAY            0.000        28.342  1       
U1/add_2611_3/CI1->U1/add_2611_3/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        28.620  2       
U1/n4501                                                  NET DELAY            2.075        30.695  1       
U1/add_2611_5/CI0->U1/add_2611_5/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        30.973  2       
U1/n8781                                                  NET DELAY            0.000        30.973  1       
U1/add_2611_5/CI1->U1/add_2611_5/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        31.251  2       
U1/n4503                                                  NET DELAY            2.075        33.326  1       
U1/add_2611_7/CI0->U1/add_2611_7/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        33.604  2       
U1/n8784                                                  NET DELAY            0.000        33.604  1       
U1/add_2611_7/CI1->U1/add_2611_7/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        33.882  2       
U1/n4505                                                  NET DELAY            2.075        35.957  1       
U1/add_2611_9/CI0->U1/add_2611_9/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        36.235  2       
U1/n8787                                                  NET DELAY            0.000        36.235  1       
U1/add_2611_9/CI1->U1/add_2611_9/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        36.513  2       
U1/n4507                                                  NET DELAY            2.075        38.588  1       
U1/add_2611_11/CI0->U1/add_2611_11/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        38.866  2       
U1/n8790                                                  NET DELAY            0.000        38.866  1       
U1/add_2611_11/CI1->U1/add_2611_11/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        39.144  2       
U1/n4509                                                  NET DELAY            2.075        41.219  1       
U1/add_2611_13/CI0->U1/add_2611_13/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        41.497  2       
U1/n8793                                                  NET DELAY            0.000        41.497  1       
U1/add_2611_13/CI1->U1/add_2611_13/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        41.775  2       
U1/n4511                                                  NET DELAY            2.075        43.850  1       
U1/add_2611_15/CI0->U1/add_2611_15/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        44.128  2       
U1/n8796                                                  NET DELAY            0.000        44.128  1       
U1/add_2611_15/CI1->U1/add_2611_15/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        44.406  2       
U1/n4513                                                  NET DELAY            2.075        46.481  1       
U1/add_2611_17/CI0->U1/add_2611_17/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        46.759  2       
U1/n8799                                                  NET DELAY            0.000        46.759  1       
U1/add_2611_17/CI1->U1/add_2611_17/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        47.037  2       
U1/n4515                                                  NET DELAY            2.075        49.112  1       
U1/add_2611_19/CI0->U1/add_2611_19/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        49.390  2       
U1/n8802                                                  NET DELAY            0.000        49.390  1       
U1/add_2611_19/CI1->U1/add_2611_19/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        49.668  2       
U1/n4517                                                  NET DELAY            2.075        51.743  1       
U1/add_2611_21/CI0->U1/add_2611_21/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        52.021  2       
U1/n8805                                                  NET DELAY            0.000        52.021  1       
U1/add_2611_21/CI1->U1/add_2611_21/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        52.299  2       
U1/n4519                                                  NET DELAY            2.075        54.374  1       
U1/add_2611_23/CI0->U1/add_2611_23/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        54.652  2       
U1/n8808                                                  NET DELAY            0.000        54.652  1       
U1/add_2611_23/CI1->U1/add_2611_23/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        54.930  2       
U1/n4521                                                  NET DELAY            2.075        57.005  1       
U1/add_2611_25/CI0->U1/add_2611_25/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        57.283  2       
U1/n8811                                                  NET DELAY            0.000        57.283  1       
U1/add_2611_25/CI1->U1/add_2611_25/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        57.561  2       
U1/n4523                                                  NET DELAY            2.075        59.636  1       
U1/add_2611_27/CI0->U1/add_2611_27/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        59.914  2       
U1/n8814                                                  NET DELAY            0.000        59.914  1       
U1/add_2611_27/D1->U1/add_2611_27/S1      SLICE           D1_TO_F1_DELAY       0.477        60.391  1       
U1/n172_adj_935[30]                                       NET DELAY            2.075        62.466  1       
U1/mux_161_i30_4_lut/A->U1/mux_161_i30_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        62.943  1       
U1/grn_accum_31__N_351[29]                                NET DELAY            2.075        65.018  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blink_state_FSM_i2/Q
Path End         : U1/blu_accum_i30/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 31
Delay Ratio      : 79.9% (route), 20.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -10.440 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                            51.908
------------------------------------------   ------
End-of-path arrival time( ns )               65.018

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
U1/blink_state_FSM_i2/CK->U1/blink_state_FSM_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        14.501  146     
U1/n202[2]                                                NET DELAY            6.225        20.726  1       
U1/i77_2_lut/A->U1/i77_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.203  88      
U1/n626                                                   NET DELAY            4.150        25.353  1       
U1/add_2612_1/B0->U1/add_2612_1/CO0       SLICE           B0_TO_COUT0_DELAY    0.358        25.711  2       
U1/n8730                                                  NET DELAY            0.000        25.711  1       
U1/add_2612_1/CI1->U1/add_2612_1/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        25.989  2       
U1/n4557                                                  NET DELAY            2.075        28.064  1       
U1/add_2612_3/CI0->U1/add_2612_3/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        28.342  2       
U1/n8733                                                  NET DELAY            0.000        28.342  1       
U1/add_2612_3/CI1->U1/add_2612_3/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        28.620  2       
U1/n4559                                                  NET DELAY            2.075        30.695  1       
U1/add_2612_5/CI0->U1/add_2612_5/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        30.973  2       
U1/n8736                                                  NET DELAY            0.000        30.973  1       
U1/add_2612_5/CI1->U1/add_2612_5/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        31.251  2       
U1/n4561                                                  NET DELAY            2.075        33.326  1       
U1/add_2612_7/CI0->U1/add_2612_7/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        33.604  2       
U1/n8739                                                  NET DELAY            0.000        33.604  1       
U1/add_2612_7/CI1->U1/add_2612_7/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        33.882  2       
U1/n4563                                                  NET DELAY            2.075        35.957  1       
U1/add_2612_9/CI0->U1/add_2612_9/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        36.235  2       
U1/n8742                                                  NET DELAY            0.000        36.235  1       
U1/add_2612_9/CI1->U1/add_2612_9/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        36.513  2       
U1/n4565                                                  NET DELAY            2.075        38.588  1       
U1/add_2612_11/CI0->U1/add_2612_11/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        38.866  2       
U1/n8745                                                  NET DELAY            0.000        38.866  1       
U1/add_2612_11/CI1->U1/add_2612_11/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        39.144  2       
U1/n4567                                                  NET DELAY            2.075        41.219  1       
U1/add_2612_13/CI0->U1/add_2612_13/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        41.497  2       
U1/n8748                                                  NET DELAY            0.000        41.497  1       
U1/add_2612_13/CI1->U1/add_2612_13/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        41.775  2       
U1/n4569                                                  NET DELAY            2.075        43.850  1       
U1/add_2612_15/CI0->U1/add_2612_15/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        44.128  2       
U1/n8751                                                  NET DELAY            0.000        44.128  1       
U1/add_2612_15/CI1->U1/add_2612_15/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        44.406  2       
U1/n4571                                                  NET DELAY            2.075        46.481  1       
U1/add_2612_17/CI0->U1/add_2612_17/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        46.759  2       
U1/n8754                                                  NET DELAY            0.000        46.759  1       
U1/add_2612_17/CI1->U1/add_2612_17/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        47.037  2       
U1/n4573                                                  NET DELAY            2.075        49.112  1       
U1/add_2612_19/CI0->U1/add_2612_19/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        49.390  2       
U1/n8757                                                  NET DELAY            0.000        49.390  1       
U1/add_2612_19/CI1->U1/add_2612_19/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        49.668  2       
U1/n4575                                                  NET DELAY            2.075        51.743  1       
U1/add_2612_21/CI0->U1/add_2612_21/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        52.021  2       
U1/n8760                                                  NET DELAY            0.000        52.021  1       
U1/add_2612_21/CI1->U1/add_2612_21/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        52.299  2       
U1/n4577                                                  NET DELAY            2.075        54.374  1       
U1/add_2612_23/CI0->U1/add_2612_23/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        54.652  2       
U1/n8763                                                  NET DELAY            0.000        54.652  1       
U1/add_2612_23/CI1->U1/add_2612_23/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        54.930  2       
U1/n4579                                                  NET DELAY            2.075        57.005  1       
U1/add_2612_25/CI0->U1/add_2612_25/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        57.283  2       
U1/n8766                                                  NET DELAY            0.000        57.283  1       
U1/add_2612_25/CI1->U1/add_2612_25/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        57.561  2       
U1/n4581                                                  NET DELAY            2.075        59.636  1       
U1/add_2612_27/CI0->U1/add_2612_27/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        59.914  2       
U1/n8769                                                  NET DELAY            0.000        59.914  1       
U1/add_2612_27/D1->U1/add_2612_27/S1      SLICE           D1_TO_F1_DELAY       0.477        60.391  1       
U1/n172_adj_934[31]                                       NET DELAY            2.075        62.466  1       
U1/mux_169_i31_4_lut/A->U1/mux_169_i31_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        62.943  1       
U1/blu_accum_31__N_383[30]                                NET DELAY            2.075        65.018  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blink_state_FSM_i2/Q
Path End         : U1/red_accum_i29/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 30
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -10.162 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                            51.630
------------------------------------------   ------
End-of-path arrival time( ns )               64.740

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
U1/blink_state_FSM_i2/CK->U1/blink_state_FSM_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        14.501  146     
U1/n202[2]                                                NET DELAY            6.225        20.726  1       
U1/i77_2_lut/A->U1/i77_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.203  88      
U1/n626                                                   NET DELAY            4.150        25.353  1       
U1/add_2613_1/B0->U1/add_2613_1/CO0       SLICE           B0_TO_COUT0_DELAY    0.358        25.711  2       
U1/n8850                                                  NET DELAY            0.000        25.711  1       
U1/add_2613_1/CI1->U1/add_2613_1/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        25.989  2       
U1/n4528                                                  NET DELAY            2.075        28.064  1       
U1/add_2613_3/CI0->U1/add_2613_3/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        28.342  2       
U1/n8853                                                  NET DELAY            0.000        28.342  1       
U1/add_2613_3/CI1->U1/add_2613_3/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        28.620  2       
U1/n4530                                                  NET DELAY            2.075        30.695  1       
U1/add_2613_5/CI0->U1/add_2613_5/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        30.973  2       
U1/n8856                                                  NET DELAY            0.000        30.973  1       
U1/add_2613_5/CI1->U1/add_2613_5/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        31.251  2       
U1/n4532                                                  NET DELAY            2.075        33.326  1       
U1/add_2613_7/CI0->U1/add_2613_7/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        33.604  2       
U1/n8859                                                  NET DELAY            0.000        33.604  1       
U1/add_2613_7/CI1->U1/add_2613_7/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        33.882  2       
U1/n4534                                                  NET DELAY            2.075        35.957  1       
U1/add_2613_9/CI0->U1/add_2613_9/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        36.235  2       
U1/n8862                                                  NET DELAY            0.000        36.235  1       
U1/add_2613_9/CI1->U1/add_2613_9/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        36.513  2       
U1/n4536                                                  NET DELAY            2.075        38.588  1       
U1/add_2613_11/CI0->U1/add_2613_11/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        38.866  2       
U1/n8865                                                  NET DELAY            0.000        38.866  1       
U1/add_2613_11/CI1->U1/add_2613_11/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        39.144  2       
U1/n4538                                                  NET DELAY            2.075        41.219  1       
U1/add_2613_13/CI0->U1/add_2613_13/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        41.497  2       
U1/n8868                                                  NET DELAY            0.000        41.497  1       
U1/add_2613_13/CI1->U1/add_2613_13/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        41.775  2       
U1/n4540                                                  NET DELAY            2.075        43.850  1       
U1/add_2613_15/CI0->U1/add_2613_15/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        44.128  2       
U1/n8871                                                  NET DELAY            0.000        44.128  1       
U1/add_2613_15/CI1->U1/add_2613_15/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        44.406  2       
U1/n4542                                                  NET DELAY            2.075        46.481  1       
U1/add_2613_17/CI0->U1/add_2613_17/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        46.759  2       
U1/n8874                                                  NET DELAY            0.000        46.759  1       
U1/add_2613_17/CI1->U1/add_2613_17/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        47.037  2       
U1/n4544                                                  NET DELAY            2.075        49.112  1       
U1/add_2613_19/CI0->U1/add_2613_19/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        49.390  2       
U1/n8877                                                  NET DELAY            0.000        49.390  1       
U1/add_2613_19/CI1->U1/add_2613_19/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        49.668  2       
U1/n4546                                                  NET DELAY            2.075        51.743  1       
U1/add_2613_21/CI0->U1/add_2613_21/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        52.021  2       
U1/n8880                                                  NET DELAY            0.000        52.021  1       
U1/add_2613_21/CI1->U1/add_2613_21/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        52.299  2       
U1/n4548                                                  NET DELAY            2.075        54.374  1       
U1/add_2613_23/CI0->U1/add_2613_23/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        54.652  2       
U1/n8883                                                  NET DELAY            0.000        54.652  1       
U1/add_2613_23/CI1->U1/add_2613_23/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        54.930  2       
U1/n4550                                                  NET DELAY            2.075        57.005  1       
U1/add_2613_25/CI0->U1/add_2613_25/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        57.283  2       
U1/n8886                                                  NET DELAY            0.000        57.283  1       
U1/add_2613_25/CI1->U1/add_2613_25/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        57.561  2       
U1/n4552                                                  NET DELAY            2.075        59.636  1       
U1/add_2613_27/D0->U1/add_2613_27/S0      SLICE           D0_TO_F0_DELAY       0.477        60.113  1       
U1/n172[30]                                               NET DELAY            2.075        62.188  1       
SLICE_233/D0->SLICE_233/F0                SLICE           D0_TO_F0_DELAY       0.477        62.665  1       
U1/red_accum_31__N_319[29]                                NET DELAY            2.075        64.740  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blink_state_FSM_i2/Q
Path End         : U1/grn_accum_i28/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 30
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -10.162 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                            51.630
------------------------------------------   ------
End-of-path arrival time( ns )               64.740

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
U1/blink_state_FSM_i2/CK->U1/blink_state_FSM_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        14.501  146     
U1/n202[2]                                                NET DELAY            6.225        20.726  1       
U1/i77_2_lut/A->U1/i77_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.203  88      
U1/n626                                                   NET DELAY            4.150        25.353  1       
U1/add_2611_1/B0->U1/add_2611_1/CO0       SLICE           B0_TO_COUT0_DELAY    0.358        25.711  2       
U1/n8775                                                  NET DELAY            0.000        25.711  1       
U1/add_2611_1/CI1->U1/add_2611_1/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        25.989  2       
U1/n4499                                                  NET DELAY            2.075        28.064  1       
U1/add_2611_3/CI0->U1/add_2611_3/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        28.342  2       
U1/n8778                                                  NET DELAY            0.000        28.342  1       
U1/add_2611_3/CI1->U1/add_2611_3/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        28.620  2       
U1/n4501                                                  NET DELAY            2.075        30.695  1       
U1/add_2611_5/CI0->U1/add_2611_5/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        30.973  2       
U1/n8781                                                  NET DELAY            0.000        30.973  1       
U1/add_2611_5/CI1->U1/add_2611_5/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        31.251  2       
U1/n4503                                                  NET DELAY            2.075        33.326  1       
U1/add_2611_7/CI0->U1/add_2611_7/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        33.604  2       
U1/n8784                                                  NET DELAY            0.000        33.604  1       
U1/add_2611_7/CI1->U1/add_2611_7/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        33.882  2       
U1/n4505                                                  NET DELAY            2.075        35.957  1       
U1/add_2611_9/CI0->U1/add_2611_9/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        36.235  2       
U1/n8787                                                  NET DELAY            0.000        36.235  1       
U1/add_2611_9/CI1->U1/add_2611_9/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        36.513  2       
U1/n4507                                                  NET DELAY            2.075        38.588  1       
U1/add_2611_11/CI0->U1/add_2611_11/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        38.866  2       
U1/n8790                                                  NET DELAY            0.000        38.866  1       
U1/add_2611_11/CI1->U1/add_2611_11/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        39.144  2       
U1/n4509                                                  NET DELAY            2.075        41.219  1       
U1/add_2611_13/CI0->U1/add_2611_13/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        41.497  2       
U1/n8793                                                  NET DELAY            0.000        41.497  1       
U1/add_2611_13/CI1->U1/add_2611_13/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        41.775  2       
U1/n4511                                                  NET DELAY            2.075        43.850  1       
U1/add_2611_15/CI0->U1/add_2611_15/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        44.128  2       
U1/n8796                                                  NET DELAY            0.000        44.128  1       
U1/add_2611_15/CI1->U1/add_2611_15/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        44.406  2       
U1/n4513                                                  NET DELAY            2.075        46.481  1       
U1/add_2611_17/CI0->U1/add_2611_17/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        46.759  2       
U1/n8799                                                  NET DELAY            0.000        46.759  1       
U1/add_2611_17/CI1->U1/add_2611_17/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        47.037  2       
U1/n4515                                                  NET DELAY            2.075        49.112  1       
U1/add_2611_19/CI0->U1/add_2611_19/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        49.390  2       
U1/n8802                                                  NET DELAY            0.000        49.390  1       
U1/add_2611_19/CI1->U1/add_2611_19/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        49.668  2       
U1/n4517                                                  NET DELAY            2.075        51.743  1       
U1/add_2611_21/CI0->U1/add_2611_21/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        52.021  2       
U1/n8805                                                  NET DELAY            0.000        52.021  1       
U1/add_2611_21/CI1->U1/add_2611_21/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        52.299  2       
U1/n4519                                                  NET DELAY            2.075        54.374  1       
U1/add_2611_23/CI0->U1/add_2611_23/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        54.652  2       
U1/n8808                                                  NET DELAY            0.000        54.652  1       
U1/add_2611_23/CI1->U1/add_2611_23/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        54.930  2       
U1/n4521                                                  NET DELAY            2.075        57.005  1       
U1/add_2611_25/CI0->U1/add_2611_25/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        57.283  2       
U1/n8811                                                  NET DELAY            0.000        57.283  1       
U1/add_2611_25/CI1->U1/add_2611_25/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        57.561  2       
U1/n4523                                                  NET DELAY            2.075        59.636  1       
U1/add_2611_27/D0->U1/add_2611_27/S0      SLICE           D0_TO_F0_DELAY       0.477        60.113  1       
U1/n172_adj_935[29]                                       NET DELAY            2.075        62.188  1       
SLICE_199/D0->SLICE_199/F0                SLICE           D0_TO_F0_DELAY       0.477        62.665  1       
U1/grn_accum_31__N_351[28]                                NET DELAY            2.075        64.740  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blink_state_FSM_i2/Q
Path End         : U1/blu_accum_i29/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 30
Delay Ratio      : 80.4% (route), 19.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -10.162 ns  (Failed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    54.577

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                            51.630
------------------------------------------   ------
End-of-path arrival time( ns )               64.740

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
U1/blink_state_FSM_i2/CK->U1/blink_state_FSM_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391        14.501  146     
U1/n202[2]                                                NET DELAY            6.225        20.726  1       
U1/i77_2_lut/A->U1/i77_2_lut/Z            SLICE           A0_TO_F0_DELAY       0.477        21.203  88      
U1/n626                                                   NET DELAY            4.150        25.353  1       
U1/add_2612_1/B0->U1/add_2612_1/CO0       SLICE           B0_TO_COUT0_DELAY    0.358        25.711  2       
U1/n8730                                                  NET DELAY            0.000        25.711  1       
U1/add_2612_1/CI1->U1/add_2612_1/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        25.989  2       
U1/n4557                                                  NET DELAY            2.075        28.064  1       
U1/add_2612_3/CI0->U1/add_2612_3/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        28.342  2       
U1/n8733                                                  NET DELAY            0.000        28.342  1       
U1/add_2612_3/CI1->U1/add_2612_3/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        28.620  2       
U1/n4559                                                  NET DELAY            2.075        30.695  1       
U1/add_2612_5/CI0->U1/add_2612_5/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        30.973  2       
U1/n8736                                                  NET DELAY            0.000        30.973  1       
U1/add_2612_5/CI1->U1/add_2612_5/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        31.251  2       
U1/n4561                                                  NET DELAY            2.075        33.326  1       
U1/add_2612_7/CI0->U1/add_2612_7/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        33.604  2       
U1/n8739                                                  NET DELAY            0.000        33.604  1       
U1/add_2612_7/CI1->U1/add_2612_7/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        33.882  2       
U1/n4563                                                  NET DELAY            2.075        35.957  1       
U1/add_2612_9/CI0->U1/add_2612_9/CO0      SLICE           CIN0_TO_COUT0_DELAY  0.278        36.235  2       
U1/n8742                                                  NET DELAY            0.000        36.235  1       
U1/add_2612_9/CI1->U1/add_2612_9/CO1      SLICE           CIN1_TO_COUT1_DELAY  0.278        36.513  2       
U1/n4565                                                  NET DELAY            2.075        38.588  1       
U1/add_2612_11/CI0->U1/add_2612_11/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        38.866  2       
U1/n8745                                                  NET DELAY            0.000        38.866  1       
U1/add_2612_11/CI1->U1/add_2612_11/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        39.144  2       
U1/n4567                                                  NET DELAY            2.075        41.219  1       
U1/add_2612_13/CI0->U1/add_2612_13/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        41.497  2       
U1/n8748                                                  NET DELAY            0.000        41.497  1       
U1/add_2612_13/CI1->U1/add_2612_13/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        41.775  2       
U1/n4569                                                  NET DELAY            2.075        43.850  1       
U1/add_2612_15/CI0->U1/add_2612_15/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        44.128  2       
U1/n8751                                                  NET DELAY            0.000        44.128  1       
U1/add_2612_15/CI1->U1/add_2612_15/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        44.406  2       
U1/n4571                                                  NET DELAY            2.075        46.481  1       
U1/add_2612_17/CI0->U1/add_2612_17/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        46.759  2       
U1/n8754                                                  NET DELAY            0.000        46.759  1       
U1/add_2612_17/CI1->U1/add_2612_17/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        47.037  2       
U1/n4573                                                  NET DELAY            2.075        49.112  1       
U1/add_2612_19/CI0->U1/add_2612_19/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        49.390  2       
U1/n8757                                                  NET DELAY            0.000        49.390  1       
U1/add_2612_19/CI1->U1/add_2612_19/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        49.668  2       
U1/n4575                                                  NET DELAY            2.075        51.743  1       
U1/add_2612_21/CI0->U1/add_2612_21/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        52.021  2       
U1/n8760                                                  NET DELAY            0.000        52.021  1       
U1/add_2612_21/CI1->U1/add_2612_21/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        52.299  2       
U1/n4577                                                  NET DELAY            2.075        54.374  1       
U1/add_2612_23/CI0->U1/add_2612_23/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        54.652  2       
U1/n8763                                                  NET DELAY            0.000        54.652  1       
U1/add_2612_23/CI1->U1/add_2612_23/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        54.930  2       
U1/n4579                                                  NET DELAY            2.075        57.005  1       
U1/add_2612_25/CI0->U1/add_2612_25/CO0    SLICE           CIN0_TO_COUT0_DELAY  0.278        57.283  2       
U1/n8766                                                  NET DELAY            0.000        57.283  1       
U1/add_2612_25/CI1->U1/add_2612_25/CO1    SLICE           CIN1_TO_COUT1_DELAY  0.278        57.561  2       
U1/n4581                                                  NET DELAY            2.075        59.636  1       
U1/add_2612_27/D0->U1/add_2612_27/S0      SLICE           D0_TO_F0_DELAY       0.477        60.113  1       
U1/n172_adj_934[30]                                       NET DELAY            2.075        62.188  1       
SLICE_159/D0->SLICE_159/F0                SLICE           D0_TO_F0_DELAY       0.477        62.665  1       
U1/blu_accum_31__N_383[29]                                NET DELAY            2.075        64.740  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.3  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_pwm/Q
Path End         : RED
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : -10.375 ns
Setup Constraint : 41.666 ns 
Path Slack       : 5.737 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      2.735
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    24.401

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.554
------------------------------------------   ------
End-of-path arrival time( ns )               18.664

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/red_pwm/CK->U1/red_pwm/Q               SLICE           CLK_TO_Q0_DELAY       1.391        14.501  2       
RED_c                                                     NET DELAY             2.075        16.576  1       
RED_pad.bb_inst/I->RED_pad.bb_inst/B      PIO             PADDO_TO_IOPAD_DELAY  2.088        18.664  1       
RED                                                       NET DELAY             0.000        18.664  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.4  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_pwm/Q
Path End         : BLU
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : -10.375 ns
Setup Constraint : 41.666 ns 
Path Slack       : 5.737 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      2.735
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    24.401

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.554
------------------------------------------   ------
End-of-path arrival time( ns )               18.664

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/blu_pwm/CK->U1/blu_pwm/Q               SLICE           CLK_TO_Q0_DELAY       1.391        14.501  2       
BLU_c                                                     NET DELAY             2.075        16.576  1       
BLU_pad.bb_inst/I->BLU_pad.bb_inst/B      PIO             PADDO_TO_IOPAD_DELAY  2.088        18.664  1       
BLU                                                       NET DELAY             0.000        18.664  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.5  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_pwm/Q
Path End         : GRN
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 37.4% (route), 62.6% (logic)
Clock Skew       : -10.375 ns
Setup Constraint : 41.666 ns 
Path Slack       : 5.737 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#2)    41.666
+ Master Clock Source Latency                       0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      2.735
- Output Delay                                     20.000
-----------------------------------------------   -------
End-of-path required time( ns )                    24.401

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.554
------------------------------------------   ------
End-of-path arrival time( ns )               18.664

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/grn_pwm/CK->U1/grn_pwm/Q               SLICE           CLK_TO_Q0_DELAY       1.391        14.501  2       
GRN_c                                                     NET DELAY             2.075        16.576  1       
GRN_pad.bb_inst/I->GRN_pad.bb_inst/B      PIO             PADDO_TO_IOPAD_DELAY  2.088        18.664  1       
GRN                                                       NET DELAY             0.000        18.664  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.6  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.7  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.8  Setup path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {c_clk12M} -period 83.33333333 [get_ports clk12M]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {c_clk24M} -source [get_ports clk12M] -multiply_by 2 -duty_cycle 50 [get_nets U1/clk24M]
----------------------------------------------------------------------
286 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/RGB_color_s_i2/Q
Path End         : U1/red_peak_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               19.101

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/RGB_color_s_i2/CK->U1/RGB_color_s_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        14.501  4       
U1/RGB_color_s[1]                                         NET DELAY        2.075        16.576  1       
U1/i403_1_lut/A->U1/i403_1_lut/Z          SLICE           A0_TO_F0_DELAY   0.450        17.026  1       
U1/red_set[1]                                             NET DELAY        2.075        19.101  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/RGB_color_s_i2/Q
Path End         : U1/grn_peak_i2/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               19.101

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/RGB_color_s_i2/CK->U1/RGB_color_s_i2/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        14.501  4       
U1/RGB_color_s[1]                                         NET DELAY        2.075        16.576  1       
SLICE_192/A0->SLICE_192/F0                SLICE           A0_TO_F0_DELAY   0.450        17.026  1       
U1/RGB_color_s[1]/sig_004/FeedThruLUT                     NET DELAY        2.075        19.101  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_peak_i1/Q
Path End         : U1/blu_intensity_step_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               19.101

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/blu_peak_i1/CK->U1/blu_peak_i1/Q       SLICE           CLK_TO_Q0_DELAY  1.391        14.501  3       
U1/blu_peak[30]                                           NET DELAY        2.075        16.576  1       
U1/select_20_Select_4_i2_2_lut/A->U1/select_20_Select_4_i2_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.450        17.026  1       
U1/blu_intensity_step_31__N_229[4]                        NET DELAY        2.075        19.101  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_peak_i1/Q
Path End         : U1/grn_intensity_step_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               19.101

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/grn_peak_i1/CK->U1/grn_peak_i1/Q       SLICE           CLK_TO_Q0_DELAY  1.391        14.501  3       
U1/grn_peak[29]                                           NET DELAY        2.075        16.576  1       
U1/select_19_Select_3_i2_2_lut/A->U1/select_19_Select_3_i2_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.450        17.026  1       
U1/grn_intensity_step_31__N_197[3]                        NET DELAY        2.075        19.101  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/BreatheRamp_s_i1/Q
Path End         : U1/red_intensity_step_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               19.101

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/BreatheRamp_s_i1/CK->U1/BreatheRamp_s_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        14.501  5       
U1/BreatheRamp_s[2]                                       NET DELAY        2.075        16.576  1       
U1/select_18_Select_4_i2_2_lut/B->U1/select_18_Select_4_i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        17.026  1       
U1/red_intensity_step_31__N_165[4]                        NET DELAY        2.075        19.101  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/BreatheRamp_s_i1/Q
Path End         : U1/grn_intensity_step_i2/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               19.101

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/BreatheRamp_s_i1/CK->U1/BreatheRamp_s_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        14.501  5       
U1/BreatheRamp_s[2]                                       NET DELAY        2.075        16.576  1       
U1/select_19_Select_4_i2_2_lut/B->U1/select_19_Select_4_i2_2_lut/Z
                                          SLICE           B0_TO_F0_DELAY   0.450        17.026  1       
U1/grn_intensity_step_31__N_197[4]                        NET DELAY        2.075        19.101  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/BreatheRamp_s_i1/Q
Path End         : U1/ramp_max_cnt_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               19.101

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/BreatheRamp_s_i1/CK->U1/BreatheRamp_s_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        14.501  5       
U1/BreatheRamp_s[2]                                       NET DELAY        2.075        16.576  1       
SLICE_93/A0->SLICE_93/F0                  SLICE           A0_TO_F0_DELAY   0.450        17.026  1       
U1/BreatheRamp_s[2]/sig_002/FeedThruLUT                   NET DELAY        2.075        19.101  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/BlinkRate_s_i1/Q
Path End         : U1/off_max_cnt_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               19.101

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/BlinkRate_s_i1/CK->U1/BlinkRate_s_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        14.501  8       
U1/BlinkRate_s[2]                                         NET DELAY        2.075        16.576  1       
SLICE_91/A0->SLICE_91/F0                  SLICE           A0_TO_F0_DELAY   0.450        17.026  1       
U1/BlinkRate_s[2]/sig_001/FeedThruLUT                     NET DELAY        2.075        19.101  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/RGB_color_s_i1/Q
Path End         : U1/blu_peak_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               19.101

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/RGB_color_s_i1/CK->U1/RGB_color_s_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        14.501  2       
U1/RGB_color_s[0]                                         NET DELAY        2.075        16.576  1       
U1/i1537_2_lut/A->U1/i1537_2_lut/Z        SLICE           A0_TO_F0_DELAY   0.450        17.026  1       
U1/blu_set[1]                                             NET DELAY        2.075        19.101  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/RGB_color_s_i1/Q
Path End         : U1/grn_peak_i1/D
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                     13.110
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                    13.110

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               19.101

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
U1/RGB_color_s_i1/CK->U1/RGB_color_s_i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        14.501  2       
U1/RGB_color_s[0]                                         NET DELAY        2.075        16.576  1       
U1/i1580_2_lut_2_lut/A->U1/i1580_2_lut_2_lut/Z
                                          SLICE           A0_TO_F0_DELAY   0.450        17.026  1       
U1/grn_set[0]                                             NET DELAY        2.075        19.101  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.3  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports RED]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.4  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports BLU]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.5  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -max 20 [get_ports GRN]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.6  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports RED]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/red_pwm/Q
Path End         : RED
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 38.6% (route), 61.4% (logic)
Clock Skew       : -10.375 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 14.755 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      2.735
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     3.735

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.380
------------------------------------------   ------
End-of-path arrival time( ns )               18.490

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/red_pwm/CK->U1/red_pwm/Q               SLICE           CLK_TO_Q0_DELAY       1.391        14.501  2       
RED_c                                                     NET DELAY             2.075        16.576  1       
RED_pad.bb_inst/I->RED_pad.bb_inst/B      PIO             PADDO_TO_IOPAD_DELAY  1.914        18.490  1       
RED                                                       NET DELAY             0.000        18.490  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.7  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports BLU]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/blu_pwm/Q
Path End         : BLU
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 38.6% (route), 61.4% (logic)
Clock Skew       : -10.375 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 14.755 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      2.735
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     3.735

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.380
------------------------------------------   ------
End-of-path arrival time( ns )               18.490

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/blu_pwm/CK->U1/blu_pwm/Q               SLICE           CLK_TO_Q0_DELAY       1.391        14.501  2       
BLU_c                                                     NET DELAY             2.075        16.576  1       
BLU_pad.bb_inst/I->BLU_pad.bb_inst/B      PIO             PADDO_TO_IOPAD_DELAY  1.914        18.490  1       
BLU                                                       NET DELAY             0.000        18.490  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.8  Hold path details for constraint: set_output_delay -clock [get_clocks c_clk24M] -min 1 [get_ports GRN]
----------------------------------------------------------------------
1 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : U1/grn_pwm/Q
Path End         : GRN
Source Clock     : c_clk24M
Destination Clock: c_clk24M
Logic Level      : 2
Delay Ratio      : 38.6% (route), 61.4% (logic)
Clock Skew       : -10.375 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 14.755 ns  (Passed)

  Destination Clock Arrival Time (c_clk24M:R#1)     0.000
+ Master Clock Source Latency                       0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      2.735
- Output Delay                                     -1.000
-----------------------------------------------   -------
End-of-path required time( ns )                     3.735

  Source Clock Arrival Time (c_clk24M:R#1)    0.000
+ Master Clock Source Latency                 0.000
+ Source Clock Path Delay                    13.110
+ Data Path Delay                             5.380
------------------------------------------   ------
End-of-path arrival time( ns )               18.490

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay   Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  ------  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY          0.000         0.000  1       
clk12M                                                    NET DELAY              0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY   0.510         0.510  1       
clk12M_c                                                  NET DELAY              2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                    0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                    0.150         2.735  235     
U1/clk24M                                                 NET DELAY             10.375        13.110  1       


Data path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
U1/grn_pwm/CK->U1/grn_pwm/Q               SLICE           CLK_TO_Q0_DELAY       1.391        14.501  2       
GRN_c                                                     NET DELAY             2.075        16.576  1       
GRN_pad.bb_inst/I->GRN_pad.bb_inst/B      PIO             PADDO_TO_IOPAD_DELAY  1.914        18.490  1       
GRN                                                       NET DELAY             0.000        18.490  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk12M                                    led_top         CLOCK LATENCY         0.000         0.000  1       
clk12M                                                    NET DELAY             0.000         0.000  1       
clk12M_pad.bb_inst/B->clk12M_pad.bb_inst/O
                                          PIO             IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk12M_c                                                  NET DELAY             2.075         2.585  1       
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                                   0.000         2.585  235     
U1/__/lscc_pll_inst/u_PLL_B/REFERENCECLK->U1/__/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                                   0.150         2.735  235     



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

