# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"main_testbench_func_synth.v" \

sv xil_defaultlib  --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../../simple_rtl.srcs/sim/new/main_testbench.sv" \

# Do not sort compile order
nosort
