// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon May 27 07:29:56 2024
// Host        : ubuntu2004 running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/ubuntu/PQC_Falcon/impl_ASIC/fiFFNTT_sim_v1/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_ps_axil_0_0/design_1_ps_axil_0_0_sim_netlist.v
// Design      : design_1_ps_axil_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_ps_axil_0_0,ps_axil,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "ps_axil,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module design_1_ps_axil_0_0
   (s_axi_araddr,
    s_axi_arready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_awready,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_rdata,
    s_axi_rready,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_wdata,
    s_axi_wready,
    s_axi_wstrb,
    s_axi_wvalid,
    aa_mb_irq,
    is_ioclk,
    caravel_mprj_out,
    caravel_mprj_in,
    ladma_mm_araddr,
    ladma_mm_arburst,
    ladma_mm_arcache,
    ladma_mm_arid,
    ladma_mm_arlen,
    ladma_mm_arlock,
    ladma_mm_arprot,
    ladma_mm_arqos,
    ladma_mm_arready,
    ladma_mm_arregion,
    ladma_mm_arsize,
    ladma_mm_aruser,
    ladma_mm_arvalid,
    ladma_mm_awaddr,
    ladma_mm_awburst,
    ladma_mm_awcache,
    ladma_mm_awid,
    ladma_mm_awlen,
    ladma_mm_awlock,
    ladma_mm_awprot,
    ladma_mm_awqos,
    ladma_mm_awready,
    ladma_mm_awregion,
    ladma_mm_awsize,
    ladma_mm_awuser,
    ladma_mm_awvalid,
    ladma_mm_bid,
    ladma_mm_bready,
    ladma_mm_bresp,
    ladma_mm_buser,
    ladma_mm_bvalid,
    ladma_mm_rdata,
    ladma_mm_rid,
    ladma_mm_rlast,
    ladma_mm_rready,
    ladma_mm_rresp,
    ladma_mm_ruser,
    ladma_mm_rvalid,
    ladma_mm_wdata,
    ladma_mm_wlast,
    ladma_mm_wready,
    ladma_mm_wstrb,
    ladma_mm_wuser,
    ladma_mm_wvalid,
    ladma_s_araddr,
    ladma_s_arready,
    ladma_s_arvalid,
    ladma_s_awaddr,
    ladma_s_awready,
    ladma_s_awvalid,
    ladma_s_bready,
    ladma_s_bresp,
    ladma_s_bvalid,
    ladma_s_rdata,
    ladma_s_rready,
    ladma_s_rresp,
    ladma_s_rvalid,
    ladma_s_wdata,
    ladma_s_wready,
    ladma_s_wstrb,
    ladma_s_wvalid,
    ladma_interrupt,
    updma_si_tdata,
    updma_si_tstrb,
    updma_si_tkeep,
    updma_si_tlast,
    updma_si_tvalid,
    updma_si_tuser,
    updma_si_tready,
    updma_so_tdata,
    updma_so_tstrb,
    updma_so_tkeep,
    updma_so_tlast,
    updma_so_tvalid,
    updma_so_tuser,
    updma_so_tready,
    qspi_io0_i,
    qspi_io1_o,
    qspi_sck_i,
    qspi_ss_i,
    axi_clk,
    axi_reset_n,
    axi_clk_m,
    axi_reset_m_n,
    axi_clk_usdi,
    axi_reset_usdi_n,
    axi_clk_udso,
    axi_reset_udso_n,
    axis_clk,
    axis_rst_n);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi WVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 5000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 aa_mb_irq INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aa_mb_irq, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output aa_mb_irq;
  input is_ioclk;
  output [37:0]caravel_mprj_out;
  input [37:0]caravel_mprj_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARADDR" *) output [63:0]ladma_mm_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARBURST" *) output [1:0]ladma_mm_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARCACHE" *) output [3:0]ladma_mm_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARID" *) output [0:0]ladma_mm_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARLEN" *) output [7:0]ladma_mm_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARLOCK" *) output [1:0]ladma_mm_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARPROT" *) output [2:0]ladma_mm_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARQOS" *) output [3:0]ladma_mm_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARREADY" *) input ladma_mm_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARREGION" *) output [3:0]ladma_mm_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARSIZE" *) output [2:0]ladma_mm_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARUSER" *) output [0:0]ladma_mm_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm ARVALID" *) output ladma_mm_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWADDR" *) output [63:0]ladma_mm_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWBURST" *) output [1:0]ladma_mm_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWCACHE" *) output [3:0]ladma_mm_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWID" *) output [0:0]ladma_mm_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWLEN" *) output [7:0]ladma_mm_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWLOCK" *) output [1:0]ladma_mm_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWPROT" *) output [2:0]ladma_mm_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWQOS" *) output [3:0]ladma_mm_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWREADY" *) input ladma_mm_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWREGION" *) output [3:0]ladma_mm_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWSIZE" *) output [2:0]ladma_mm_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWUSER" *) output [0:0]ladma_mm_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm AWVALID" *) output ladma_mm_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm BID" *) input [0:0]ladma_mm_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm BREADY" *) output ladma_mm_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm BRESP" *) input [1:0]ladma_mm_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm BUSER" *) input [0:0]ladma_mm_buser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm BVALID" *) input ladma_mm_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm RDATA" *) input [31:0]ladma_mm_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm RID" *) input [0:0]ladma_mm_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm RLAST" *) input ladma_mm_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm RREADY" *) output ladma_mm_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm RRESP" *) input [1:0]ladma_mm_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm RUSER" *) input [0:0]ladma_mm_ruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm RVALID" *) input ladma_mm_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm WDATA" *) output [31:0]ladma_mm_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm WLAST" *) output ladma_mm_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm WREADY" *) input ladma_mm_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm WSTRB" *) output [3:0]ladma_mm_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm WUSER" *) output [0:0]ladma_mm_wuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_mm WVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ladma_mm, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 5000000, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output ladma_mm_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s ARADDR" *) input [31:0]ladma_s_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s ARREADY" *) output ladma_s_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s ARVALID" *) input ladma_s_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s AWADDR" *) input [31:0]ladma_s_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s AWREADY" *) output ladma_s_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s AWVALID" *) input ladma_s_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s BREADY" *) input ladma_s_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s BRESP" *) output [1:0]ladma_s_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s BVALID" *) output ladma_s_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s RDATA" *) output [31:0]ladma_s_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s RREADY" *) input ladma_s_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s RRESP" *) output [1:0]ladma_s_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s RVALID" *) output ladma_s_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s WDATA" *) input [31:0]ladma_s_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s WREADY" *) output ladma_s_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s WSTRB" *) input [3:0]ladma_s_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 ladma_s WVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ladma_s, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 5000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input ladma_s_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 ladma_interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ladma_interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output ladma_interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_si TDATA" *) input [31:0]updma_si_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_si TSTRB" *) input [3:0]updma_si_tstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_si TKEEP" *) input [3:0]updma_si_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_si TLAST" *) input updma_si_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_si TVALID" *) input updma_si_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_si TUSER" *) input [6:0]updma_si_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_si TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME updma_si, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 7, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 5000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output updma_si_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_so TDATA" *) output [31:0]updma_so_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_so TSTRB" *) output [3:0]updma_so_tstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_so TKEEP" *) output [3:0]updma_so_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_so TLAST" *) output updma_so_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_so TVALID" *) output updma_so_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_so TUSER" *) output [6:0]updma_so_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 updma_so TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME updma_so, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 7, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 5000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input updma_so_tready;
  input qspi_io0_i;
  output qspi_io1_o;
  input qspi_sck_i;
  input qspi_ss_i;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axi_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_clk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET axi_reset_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input axi_clk;
  input axi_reset_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axi_clk_m CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_clk_m, ASSOCIATED_BUSIF ladma_mm, ASSOCIATED_RESET axi_reset_m_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input axi_clk_m;
  input axi_reset_m_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axi_clk_udsi CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_clk_udsi, ASSOCIATED_BUSIF updma_si, ASSOCIATED_RESET axis_rst_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input axi_clk_usdi;
  input axi_reset_usdi_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axi_clk_udso CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axi_clk_udso, ASSOCIATED_BUSIF updma_so, ASSOCIATED_RESET axis_rst_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input axi_clk_udso;
  input axi_reset_udso_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 axis_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axis_clk, ASSOCIATED_BUSIF ladma_s, ASSOCIATED_RESET axis_rst_n, FREQ_HZ 5000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input axis_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 axis_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME axis_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input axis_rst_n;

  wire \<const0> ;
  wire \<const1> ;
  wire aa_mb_irq;
  wire axi_clk;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire axi_reset_n;
  wire axis_clk;
  wire axis_rst_n;
  wire [37:0]caravel_mprj_in;
  wire [37:0]\^caravel_mprj_out ;
  wire is_ioclk;
  wire ladma_interrupt;
  wire [63:2]\^ladma_mm_awaddr ;
  wire [5:0]\^ladma_mm_awlen ;
  wire ladma_mm_awready;
  wire ladma_mm_awvalid;
  wire ladma_mm_bready;
  wire ladma_mm_bvalid;
  wire ladma_mm_rready;
  wire ladma_mm_rvalid;
  wire [31:0]ladma_mm_wdata;
  wire ladma_mm_wlast;
  wire ladma_mm_wready;
  wire [3:0]ladma_mm_wstrb;
  wire ladma_mm_wvalid;
  wire [31:0]ladma_s_araddr;
  wire ladma_s_arready;
  wire ladma_s_arvalid;
  wire [31:0]ladma_s_awaddr;
  wire ladma_s_awready;
  wire ladma_s_awvalid;
  wire ladma_s_bready;
  wire ladma_s_bvalid;
  wire [31:0]ladma_s_rdata;
  wire ladma_s_rready;
  wire ladma_s_rvalid;
  wire [31:0]ladma_s_wdata;
  wire ladma_s_wready;
  wire [3:0]ladma_s_wstrb;
  wire ladma_s_wvalid;
  wire qspi_io0_i;
  wire qspi_sck_i;
  wire qspi_ss_i;
  wire [31:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [31:0]updma_si_tdata;
  wire [3:0]updma_si_tkeep;
  wire updma_si_tlast;
  wire updma_si_tready;
  wire [3:0]updma_si_tstrb;
  wire [6:0]updma_si_tuser;
  wire updma_si_tvalid;
  wire [31:0]updma_so_tdata;
  wire [3:0]updma_so_tkeep;
  wire updma_so_tlast;
  wire updma_so_tready;
  wire [3:0]updma_so_tstrb;
  wire [6:0]updma_so_tuser;
  wire updma_so_tvalid;

  assign caravel_mprj_out[37] = \^caravel_mprj_out [37];
  assign caravel_mprj_out[36] = is_ioclk;
  assign caravel_mprj_out[35:5] = \^caravel_mprj_out [35:5];
  assign caravel_mprj_out[4] = qspi_sck_i;
  assign caravel_mprj_out[3] = qspi_ss_i;
  assign caravel_mprj_out[2] = qspi_io0_i;
  assign caravel_mprj_out[1:0] = \^caravel_mprj_out [1:0];
  assign ladma_mm_araddr[63] = \<const0> ;
  assign ladma_mm_araddr[62] = \<const0> ;
  assign ladma_mm_araddr[61] = \<const0> ;
  assign ladma_mm_araddr[60] = \<const0> ;
  assign ladma_mm_araddr[59] = \<const0> ;
  assign ladma_mm_araddr[58] = \<const0> ;
  assign ladma_mm_araddr[57] = \<const0> ;
  assign ladma_mm_araddr[56] = \<const0> ;
  assign ladma_mm_araddr[55] = \<const0> ;
  assign ladma_mm_araddr[54] = \<const0> ;
  assign ladma_mm_araddr[53] = \<const0> ;
  assign ladma_mm_araddr[52] = \<const0> ;
  assign ladma_mm_araddr[51] = \<const0> ;
  assign ladma_mm_araddr[50] = \<const0> ;
  assign ladma_mm_araddr[49] = \<const0> ;
  assign ladma_mm_araddr[48] = \<const0> ;
  assign ladma_mm_araddr[47] = \<const0> ;
  assign ladma_mm_araddr[46] = \<const0> ;
  assign ladma_mm_araddr[45] = \<const0> ;
  assign ladma_mm_araddr[44] = \<const0> ;
  assign ladma_mm_araddr[43] = \<const0> ;
  assign ladma_mm_araddr[42] = \<const0> ;
  assign ladma_mm_araddr[41] = \<const0> ;
  assign ladma_mm_araddr[40] = \<const0> ;
  assign ladma_mm_araddr[39] = \<const0> ;
  assign ladma_mm_araddr[38] = \<const0> ;
  assign ladma_mm_araddr[37] = \<const0> ;
  assign ladma_mm_araddr[36] = \<const0> ;
  assign ladma_mm_araddr[35] = \<const0> ;
  assign ladma_mm_araddr[34] = \<const0> ;
  assign ladma_mm_araddr[33] = \<const0> ;
  assign ladma_mm_araddr[32] = \<const0> ;
  assign ladma_mm_araddr[31] = \<const0> ;
  assign ladma_mm_araddr[30] = \<const0> ;
  assign ladma_mm_araddr[29] = \<const0> ;
  assign ladma_mm_araddr[28] = \<const0> ;
  assign ladma_mm_araddr[27] = \<const0> ;
  assign ladma_mm_araddr[26] = \<const0> ;
  assign ladma_mm_araddr[25] = \<const0> ;
  assign ladma_mm_araddr[24] = \<const0> ;
  assign ladma_mm_araddr[23] = \<const0> ;
  assign ladma_mm_araddr[22] = \<const0> ;
  assign ladma_mm_araddr[21] = \<const0> ;
  assign ladma_mm_araddr[20] = \<const0> ;
  assign ladma_mm_araddr[19] = \<const0> ;
  assign ladma_mm_araddr[18] = \<const0> ;
  assign ladma_mm_araddr[17] = \<const0> ;
  assign ladma_mm_araddr[16] = \<const0> ;
  assign ladma_mm_araddr[15] = \<const0> ;
  assign ladma_mm_araddr[14] = \<const0> ;
  assign ladma_mm_araddr[13] = \<const0> ;
  assign ladma_mm_araddr[12] = \<const0> ;
  assign ladma_mm_araddr[11] = \<const0> ;
  assign ladma_mm_araddr[10] = \<const0> ;
  assign ladma_mm_araddr[9] = \<const0> ;
  assign ladma_mm_araddr[8] = \<const0> ;
  assign ladma_mm_araddr[7] = \<const0> ;
  assign ladma_mm_araddr[6] = \<const0> ;
  assign ladma_mm_araddr[5] = \<const0> ;
  assign ladma_mm_araddr[4] = \<const0> ;
  assign ladma_mm_araddr[3] = \<const0> ;
  assign ladma_mm_araddr[2] = \<const0> ;
  assign ladma_mm_araddr[1] = \<const0> ;
  assign ladma_mm_araddr[0] = \<const0> ;
  assign ladma_mm_arburst[1] = \<const0> ;
  assign ladma_mm_arburst[0] = \<const1> ;
  assign ladma_mm_arcache[3] = \<const0> ;
  assign ladma_mm_arcache[2] = \<const0> ;
  assign ladma_mm_arcache[1] = \<const1> ;
  assign ladma_mm_arcache[0] = \<const1> ;
  assign ladma_mm_arid[0] = \<const0> ;
  assign ladma_mm_arlen[7] = \<const0> ;
  assign ladma_mm_arlen[6] = \<const0> ;
  assign ladma_mm_arlen[5] = \<const0> ;
  assign ladma_mm_arlen[4] = \<const0> ;
  assign ladma_mm_arlen[3] = \<const0> ;
  assign ladma_mm_arlen[2] = \<const0> ;
  assign ladma_mm_arlen[1] = \<const0> ;
  assign ladma_mm_arlen[0] = \<const0> ;
  assign ladma_mm_arlock[1] = \<const0> ;
  assign ladma_mm_arlock[0] = \<const0> ;
  assign ladma_mm_arprot[2] = \<const0> ;
  assign ladma_mm_arprot[1] = \<const0> ;
  assign ladma_mm_arprot[0] = \<const0> ;
  assign ladma_mm_arqos[3] = \<const0> ;
  assign ladma_mm_arqos[2] = \<const0> ;
  assign ladma_mm_arqos[1] = \<const0> ;
  assign ladma_mm_arqos[0] = \<const0> ;
  assign ladma_mm_arregion[3] = \<const0> ;
  assign ladma_mm_arregion[2] = \<const0> ;
  assign ladma_mm_arregion[1] = \<const0> ;
  assign ladma_mm_arregion[0] = \<const0> ;
  assign ladma_mm_arsize[2] = \<const0> ;
  assign ladma_mm_arsize[1] = \<const1> ;
  assign ladma_mm_arsize[0] = \<const0> ;
  assign ladma_mm_aruser[0] = \<const0> ;
  assign ladma_mm_arvalid = \<const0> ;
  assign ladma_mm_awaddr[63:2] = \^ladma_mm_awaddr [63:2];
  assign ladma_mm_awaddr[1] = \<const0> ;
  assign ladma_mm_awaddr[0] = \<const0> ;
  assign ladma_mm_awburst[1] = \<const0> ;
  assign ladma_mm_awburst[0] = \<const1> ;
  assign ladma_mm_awcache[3] = \<const0> ;
  assign ladma_mm_awcache[2] = \<const0> ;
  assign ladma_mm_awcache[1] = \<const1> ;
  assign ladma_mm_awcache[0] = \<const1> ;
  assign ladma_mm_awid[0] = \<const0> ;
  assign ladma_mm_awlen[7] = \<const0> ;
  assign ladma_mm_awlen[6] = \<const0> ;
  assign ladma_mm_awlen[5:0] = \^ladma_mm_awlen [5:0];
  assign ladma_mm_awlock[1] = \<const0> ;
  assign ladma_mm_awlock[0] = \<const0> ;
  assign ladma_mm_awprot[2] = \<const0> ;
  assign ladma_mm_awprot[1] = \<const0> ;
  assign ladma_mm_awprot[0] = \<const0> ;
  assign ladma_mm_awqos[3] = \<const0> ;
  assign ladma_mm_awqos[2] = \<const0> ;
  assign ladma_mm_awqos[1] = \<const0> ;
  assign ladma_mm_awqos[0] = \<const0> ;
  assign ladma_mm_awregion[3] = \<const0> ;
  assign ladma_mm_awregion[2] = \<const0> ;
  assign ladma_mm_awregion[1] = \<const0> ;
  assign ladma_mm_awregion[0] = \<const0> ;
  assign ladma_mm_awsize[2] = \<const0> ;
  assign ladma_mm_awsize[1] = \<const1> ;
  assign ladma_mm_awsize[0] = \<const0> ;
  assign ladma_mm_awuser[0] = \<const0> ;
  assign ladma_mm_wuser[0] = \<const0> ;
  assign ladma_s_bresp[1] = \<const0> ;
  assign ladma_s_bresp[0] = \<const0> ;
  assign ladma_s_rresp[1] = \<const0> ;
  assign ladma_s_rresp[0] = \<const0> ;
  assign qspi_io1_o = caravel_mprj_in[1];
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[0]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[1]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[22]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[23]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[24]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[25]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[26]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[27]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[28]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[29]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[30]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[31]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[32]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [32]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[33]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [33]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[34]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [34]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[35]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [35]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[37]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [37]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[5]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[6]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \caravel_mprj_out[7]_INST_0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\^caravel_mprj_out [7]));
  design_1_ps_axil_0_0_ps_axil inst
       (.\FSM_onehot_rstate_reg[1] (ladma_s_arready),
        .\FSM_onehot_wstate_reg[1] (ladma_s_awready),
        .\FSM_onehot_wstate_reg[2] (ladma_s_wready),
        .aa_mb_irq(aa_mb_irq),
        .axi_clk(axi_clk),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_n(axi_reset_n),
        .axis_clk(axis_clk),
        .axis_rst_n(axis_rst_n),
        .caravel_mprj_in(caravel_mprj_in[35:22]),
        .caravel_mprj_out(\^caravel_mprj_out [21:8]),
        .is_ioclk(is_ioclk),
        .ladma_interrupt(ladma_interrupt),
        .ladma_mm_awaddr(\^ladma_mm_awaddr ),
        .ladma_mm_awlen(\^ladma_mm_awlen ),
        .ladma_mm_awready(ladma_mm_awready),
        .ladma_mm_awvalid(ladma_mm_awvalid),
        .ladma_mm_bvalid(ladma_mm_bvalid),
        .ladma_mm_rvalid(ladma_mm_rvalid),
        .ladma_mm_wdata(ladma_mm_wdata),
        .ladma_mm_wlast(ladma_mm_wlast),
        .ladma_mm_wready(ladma_mm_wready),
        .ladma_mm_wstrb(ladma_mm_wstrb),
        .ladma_mm_wvalid(ladma_mm_wvalid),
        .ladma_s_araddr(ladma_s_araddr[6:0]),
        .ladma_s_arvalid(ladma_s_arvalid),
        .ladma_s_awaddr(ladma_s_awaddr[6:0]),
        .ladma_s_awvalid(ladma_s_awvalid),
        .ladma_s_bready(ladma_s_bready),
        .ladma_s_bvalid(ladma_s_bvalid),
        .ladma_s_rdata(ladma_s_rdata),
        .ladma_s_rready(ladma_s_rready),
        .ladma_s_rvalid(ladma_s_rvalid),
        .ladma_s_wdata(ladma_s_wdata),
        .ladma_s_wstrb(ladma_s_wstrb),
        .ladma_s_wvalid(ladma_s_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_t_reg(ladma_mm_bready),
        .s_ready_t_reg_0(ladma_mm_rready),
        .updma_si_tdata(updma_si_tdata),
        .updma_si_tkeep(updma_si_tkeep),
        .updma_si_tlast(updma_si_tlast),
        .updma_si_tready(updma_si_tready),
        .updma_si_tstrb(updma_si_tstrb),
        .updma_si_tuser(updma_si_tuser),
        .updma_si_tvalid(updma_si_tvalid),
        .updma_so_tdata(updma_so_tdata),
        .updma_so_tkeep(updma_so_tkeep),
        .updma_so_tlast(updma_so_tlast),
        .updma_so_tready(updma_so_tready),
        .updma_so_tstrb(updma_so_tstrb),
        .updma_so_tuser(updma_so_tuser),
        .updma_so_tvalid(updma_so_tvalid));
endmodule

(* ORIG_REF_NAME = "AXIL_AXIS" *) (* dont_touch = "yes" *) (* pADDR_WIDTH = "15" *) 
(* pDATA_WIDTH = "32" *) 
module design_1_ps_axil_0_0_AXIL_AXIS
   (m_awvalid,
    m_awaddr,
    m_wvalid,
    m_wdata,
    m_wstrb,
    m_arvalid,
    m_araddr,
    m_rready,
    s_rdata,
    s_rvalid,
    s_awready,
    s_wready,
    s_arready,
    s_awvalid,
    s_awaddr,
    s_wvalid,
    s_wdata,
    s_wstrb,
    s_arvalid,
    s_araddr,
    s_rready,
    m_rdata,
    m_rvalid,
    m_awready,
    m_wready,
    m_arready,
    cc_aa_enable,
    as_aa_tdata,
    as_aa_tstrb,
    as_aa_tkeep,
    as_aa_tlast,
    as_aa_tvalid,
    as_aa_tuser,
    aa_as_tready,
    aa_as_tdata,
    aa_as_tstrb,
    aa_as_tkeep,
    aa_as_tlast,
    aa_as_tvalid,
    aa_as_tuser,
    as_aa_tready,
    mb_irq,
    axi_clk,
    axi_reset_n,
    axis_clk,
    axis_rst_n);
  output m_awvalid;
  output [31:0]m_awaddr;
  output m_wvalid;
  output [31:0]m_wdata;
  output [3:0]m_wstrb;
  output m_arvalid;
  output [31:0]m_araddr;
  output m_rready;
  output [31:0]s_rdata;
  output s_rvalid;
  output s_awready;
  output s_wready;
  output s_arready;
  input s_awvalid;
  input [14:0]s_awaddr;
  input s_wvalid;
  input [31:0]s_wdata;
  input [3:0]s_wstrb;
  input s_arvalid;
  input [14:0]s_araddr;
  input s_rready;
  input [31:0]m_rdata;
  input m_rvalid;
  input m_awready;
  input m_wready;
  input m_arready;
  input cc_aa_enable;
  input [31:0]as_aa_tdata;
  input [3:0]as_aa_tstrb;
  input [3:0]as_aa_tkeep;
  input as_aa_tlast;
  input as_aa_tvalid;
  input [1:0]as_aa_tuser;
  output aa_as_tready;
  output [31:0]aa_as_tdata;
  output [3:0]aa_as_tstrb;
  output [3:0]aa_as_tkeep;
  output aa_as_tlast;
  output aa_as_tvalid;
  output [1:0]aa_as_tuser;
  input as_aa_tready;
  output mb_irq;
  input axi_clk;
  input axi_reset_n;
  input axis_clk;
  input axis_rst_n;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]aa_as_tdata;
  wire aa_as_tready;
  wire [1:0]aa_as_tuser;
  wire aa_as_tvalid;
  wire [31:0]as_aa_tdata;
  wire as_aa_tready;
  wire [1:0]as_aa_tuser;
  wire as_aa_tvalid;
  wire axi_clk;
  wire axi_ctrl_logic_n_2;
  wire axi_ctrl_logic_n_4;
  wire axi_ctrl_logic_n_40;
  wire axi_ctrl_logic_n_41;
  wire axi_ctrl_logic_n_43;
  wire axi_ctrl_logic_n_76;
  wire axi_ctrl_logic_n_78;
  wire axi_ctrl_logic_n_80;
  wire axi_ctrl_logic_n_81;
  wire axi_reset_n;
  wire [2:2]axi_state;
  wire axis_clk;
  wire axis_rst_n;
  wire [27:0]bk_lm_raddr;
  wire [31:0]bk_lm_rdata;
  wire bk_lm_rstart;
  wire [29:0]bk_lm_waddr;
  wire [31:0]bk_lm_wdata;
  wire bk_lm_wstart;
  wire [3:0]bk_lm_wstrb;
  wire [14:0]bk_ls_addr;
  wire [31:0]bk_ls_rdata;
  wire bk_ls_valid;
  wire [28:0]bk_ls_wdata;
  wire [0:0]bk_ls_wstrb;
  wire [31:0]bk_sm_data;
  wire bk_sm_ready;
  wire [1:0]bk_sm_user;
  wire bk_sm_valid;
  wire [31:0]bk_ss_data;
  wire bk_ss_ready;
  wire [1:0]bk_ss_user;
  wire bk_ss_valid;
  wire cache_rdone0;
  wire [3:0]cache_strb;
  wire cc_aa_enable;
  wire [31:0]data_ss;
  wire do_nothing1;
  wire lm_n_0;
  wire ls_n_0;
  wire ls_n_1;
  wire ls_n_10;
  wire ls_n_11;
  wire ls_n_143;
  wire ls_n_144;
  wire ls_n_145;
  wire ls_n_146;
  wire ls_n_148;
  wire ls_n_2;
  wire ls_n_28;
  wire ls_n_29;
  wire ls_n_3;
  wire ls_n_30;
  wire ls_n_31;
  wire ls_n_36;
  wire ls_n_37;
  wire ls_n_38;
  wire ls_n_39;
  wire ls_n_4;
  wire ls_n_40;
  wire ls_n_41;
  wire ls_n_42;
  wire ls_n_43;
  wire ls_n_44;
  wire ls_n_45;
  wire ls_n_46;
  wire ls_n_47;
  wire ls_n_48;
  wire ls_n_49;
  wire ls_n_50;
  wire ls_n_51;
  wire ls_n_52;
  wire ls_n_53;
  wire ls_n_54;
  wire ls_n_55;
  wire ls_n_56;
  wire ls_n_57;
  wire ls_n_58;
  wire ls_n_59;
  wire ls_n_6;
  wire ls_n_60;
  wire ls_n_61;
  wire ls_n_62;
  wire ls_n_63;
  wire ls_n_64;
  wire ls_n_65;
  wire ls_n_66;
  wire ls_n_67;
  wire ls_n_68;
  wire ls_n_69;
  wire ls_n_7;
  wire ls_n_70;
  wire ls_n_71;
  wire ls_n_72;
  wire ls_n_73;
  wire ls_n_74;
  wire ls_n_75;
  wire ls_n_76;
  wire ls_n_77;
  wire ls_n_78;
  wire ls_n_79;
  wire ls_n_80;
  wire ls_n_81;
  wire ls_n_82;
  wire ls_n_83;
  wire ls_n_84;
  wire ls_n_85;
  wire ls_n_86;
  wire ls_n_87;
  wire ls_n_88;
  wire ls_n_89;
  wire ls_n_9;
  wire ls_n_90;
  wire [29:0]\^m_araddr ;
  wire m_arready;
  wire m_arvalid;
  wire [29:0]\^m_awaddr ;
  wire m_awready;
  wire m_awvalid;
  wire [31:0]m_rdata;
  wire m_rready;
  wire m_rvalid;
  wire [31:0]m_wdata;
  wire m_wready;
  wire [3:0]m_wstrb;
  wire m_wvalid;
  wire mb_irq;
  wire next_ss;
  wire [14:0]s_araddr;
  wire s_arready;
  wire s_arvalid;
  wire [14:0]s_awaddr;
  wire s_awready;
  wire s_awvalid;
  wire [31:0]s_rdata;
  wire s_rready;
  wire s_rvalid;
  wire [31:0]s_wdata;
  wire s_wready;
  wire [3:0]s_wstrb;
  wire s_wvalid;
  wire ss_n_2;
  wire trig_sm_wr0;
  wire trig_sm_wr143_out;
  wire wr_mb;
  wire wr_mb050_out;
  wire [3:1]wstrb_ss;

  assign aa_as_tkeep[3] = \<const0> ;
  assign aa_as_tkeep[2] = \<const0> ;
  assign aa_as_tkeep[1] = \<const0> ;
  assign aa_as_tkeep[0] = \<const0> ;
  assign aa_as_tlast = \<const1> ;
  assign aa_as_tstrb[3] = \<const0> ;
  assign aa_as_tstrb[2] = \<const0> ;
  assign aa_as_tstrb[1] = \<const0> ;
  assign aa_as_tstrb[0] = \<const0> ;
  assign m_araddr[31] = \<const0> ;
  assign m_araddr[30] = \<const0> ;
  assign m_araddr[29] = \^m_araddr [29];
  assign m_araddr[28] = \^m_araddr [29];
  assign m_araddr[27:0] = \^m_araddr [27:0];
  assign m_awaddr[31] = \<const0> ;
  assign m_awaddr[30] = \<const0> ;
  assign m_awaddr[29] = \^m_awaddr [29];
  assign m_awaddr[28] = \^m_awaddr [29];
  assign m_awaddr[27:0] = \^m_awaddr [27:0];
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  design_1_ps_axil_0_0_axi_ctrl_logic axi_ctrl_logic
       (.D({bk_lm_rstart,bk_lm_raddr}),
        .E(bk_lm_wstart),
        .\FSM_sequential_axi_state[1]_i_3_0 (ls_n_6),
        .\FSM_sequential_axi_state_reg[0]_0 (axi_ctrl_logic_n_76),
        .Q(axi_state),
        .\aa_regs[0][0]_i_4_0 ({ls_n_87,ls_n_88,ls_n_89,ls_n_90}),
        .\aa_regs_reg[0][0]_0 (ls_n_11),
        .\aa_regs_reg[1][0]_0 (ls_n_30),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .axi_reset_n_0(axi_ctrl_logic_n_4),
        .\bk_lm_waddr_reg[29]_0 ({bk_lm_waddr[29],bk_lm_waddr[27:0]}),
        .\bk_lm_waddr_reg[29]_1 (ls_n_3),
        .\bk_lm_wdata_reg[31]_0 (bk_lm_wdata),
        .\bk_lm_wstrb_reg[3]_0 (bk_lm_wstrb),
        .bk_ls_addr(bk_ls_addr),
        .\bk_ls_rdata_reg[31]_0 (bk_ls_rdata),
        .bk_ls_valid(bk_ls_valid),
        .bk_ls_wdata({bk_ls_wdata[28],bk_ls_wdata[13:0]}),
        .bk_ls_wstrb(bk_ls_wstrb),
        .\bk_sm_data_reg[14]_0 (ls_n_29),
        .\bk_sm_data_reg[27]_0 ({ls_n_73,ls_n_74,ls_n_75,ls_n_76,ls_n_77,ls_n_78,ls_n_79,ls_n_80,ls_n_81,ls_n_82,ls_n_83,ls_n_84,ls_n_85,ls_n_86}),
        .\bk_sm_data_reg[29]_0 (ls_n_31),
        .\bk_sm_data_reg[30]_0 (ls_n_36),
        .\bk_sm_data_reg[31]_0 (bk_sm_data),
        .\bk_sm_data_reg[31]_1 ({bk_lm_rdata[31:15],bk_lm_rdata[13:0]}),
        .\bk_sm_data_reg[31]_2 (ls_n_37),
        .bk_sm_ready(bk_sm_ready),
        .\bk_sm_user_reg[1]_0 (bk_sm_user),
        .\bk_sm_user_reg[1]_1 (lm_n_0),
        .bk_sm_valid(bk_sm_valid),
        .bk_ss_ready(bk_ss_ready),
        .bk_ss_valid(bk_ss_valid),
        .\cache_rdata_reg[31] (ls_n_1),
        .\cache_rdata_reg[31]_0 (ls_n_0),
        .cache_wdone_reg(ls_n_2),
        .\data_return_reg[0]_0 (ls_n_145),
        .\data_return_reg[24]_0 (ls_n_9),
        .\data_return_reg[24]_1 (ls_n_146),
        .do_nothing1(do_nothing1),
        .\first_ss_tdata_reg[0]_0 (ls_n_143),
        .\first_ss_tdata_reg[31]_0 (wstrb_ss),
        .\first_ss_tdata_reg[31]_1 (data_ss),
        .\first_ss_tdata_reg[31]_2 (bk_ss_data),
        .\first_ss_tuser_reg[0]_0 (axi_ctrl_logic_n_2),
        .\first_ss_tuser_reg[0]_1 (axi_ctrl_logic_n_81),
        .\first_ss_tuser_reg[1]_0 (bk_ss_user),
        .have_sent_sm_reg_0(axi_ctrl_logic_n_40),
        .have_sent_sm_reg_1(axi_ctrl_logic_n_41),
        .mb_irq(mb_irq),
        .\mb_regs_reg[1][31]_0 ({ls_n_41,ls_n_42,ls_n_43,ls_n_44,ls_n_45,ls_n_46,ls_n_47,ls_n_48,ls_n_49,ls_n_50,ls_n_51,ls_n_52,ls_n_53,ls_n_54,ls_n_55,ls_n_56,ls_n_57,ls_n_58,ls_n_59,ls_n_60,ls_n_61,ls_n_62,ls_n_63,ls_n_64,ls_n_65,ls_n_66,ls_n_67,ls_n_68,ls_n_69,ls_n_70,ls_n_71,ls_n_72}),
        .\mb_regs_reg[2][31]_0 (cache_strb),
        .\mb_regs_reg[7][16]_0 (ls_n_39),
        .\mb_regs_reg[7][31]_0 (ls_n_38),
        .\mb_regs_reg[7][8]_0 (ls_n_40),
        .next_ss(next_ss),
        .next_ss_reg_0(axi_ctrl_logic_n_78),
        .next_ss_reg_1(cache_rdone0),
        .next_ss_reg_2(axi_ctrl_logic_n_80),
        .\sm_data_cnt_reg[1]_0 (axi_ctrl_logic_n_43),
        .ss_wr_data_done_reg_0(ls_n_148),
        .ss_wr_data_done_reg_1(ls_n_4),
        .sync_trig_sm_rd_reg_0(ls_n_144),
        .sync_trig_sm_wr_reg_0(ls_n_7),
        .sync_trig_sm_wr_reg_1(ls_n_10),
        .trig_sm_wr0(trig_sm_wr0),
        .trig_sm_wr143_out(trig_sm_wr143_out),
        .wait_rd_data_back_reg_0(ls_n_28),
        .wr_mb(wr_mb),
        .wr_mb050_out(wr_mb050_out));
  design_1_ps_axil_0_0_axilite_master lm
       (.D({bk_lm_rstart,bk_lm_raddr}),
        .E(bk_lm_wstart),
        .Q({m_wvalid,m_awvalid}),
        .axi_clk(axi_clk),
        .\bk_rdata_reg[31]_0 (bk_lm_rdata),
        .\bk_sm_user_reg[1] (axi_ctrl_logic_n_40),
        .\cache_raddr_reg[29]_0 (axi_ctrl_logic_n_4),
        .cache_rstart_reg_0(lm_n_0),
        .\cache_strb_reg[3]_0 (bk_lm_wstrb),
        .\cache_waddr_reg[29]_0 ({bk_lm_waddr[29],bk_lm_waddr[27:0]}),
        .\cache_wdata_reg[31]_0 (bk_lm_wdata),
        .m_araddr({\^m_araddr [29],\^m_araddr [27:0]}),
        .m_arready(m_arready),
        .m_arvalid(m_arvalid),
        .m_awaddr({\^m_awaddr [29],\^m_awaddr [27:0]}),
        .m_awready(m_awready),
        .m_rdata(m_rdata),
        .m_rready(m_rready),
        .m_rvalid(m_rvalid),
        .m_wdata(m_wdata),
        .m_wready(m_wready),
        .m_wstrb(m_wstrb));
  design_1_ps_axil_0_0_axilite_slave ls
       (.D(bk_ls_rdata),
        .E(cache_rdone0),
        .\FSM_onehot_axi_rd_state_reg[1]_0 (s_arready),
        .\FSM_sequential_axi_state_reg[2] (ls_n_143),
        .\FSM_sequential_axi_wr_state_reg[1]_0 (s_wready),
        .Q(cache_strb),
        .axi_clk(axi_clk),
        .bk_ls_addr(bk_ls_addr),
        .bk_ls_valid(bk_ls_valid),
        .bk_ls_wdata({bk_ls_wdata[28],bk_ls_wdata[13:0]}),
        .bk_ls_wstrb(bk_ls_wstrb),
        .\bk_sm_data_reg[14] (axi_ctrl_logic_n_43),
        .\bk_sm_data_reg[14]_0 (axi_ctrl_logic_n_41),
        .\bk_sm_data_reg[14]_1 (bk_lm_rdata[14]),
        .bk_ss_valid(bk_ss_valid),
        .bk_valid_reg(ls_n_3),
        .cache_rdone_reg_0(ls_n_1),
        .cache_rdone_reg_1(ls_n_9),
        .cache_rdone_reg_2(ls_n_28),
        .cache_rdone_reg_3({ls_n_87,ls_n_88,ls_n_89,ls_n_90}),
        .cache_rdone_reg_4(ls_n_144),
        .cache_rstart_reg_0(ls_n_0),
        .cache_rstart_reg_1(ls_n_4),
        .cache_rstart_reg_2(ls_n_10),
        .\cache_strb_reg[1]_0 (ls_n_31),
        .\cache_strb_reg[2]_0 (ls_n_36),
        .\cache_strb_reg[3]_0 (ls_n_37),
        .\cache_strb_reg[3]_1 (axi_ctrl_logic_n_4),
        .\cache_wdata_reg[14]_0 (ls_n_29),
        .\cache_wdata_reg[27]_0 ({ls_n_73,ls_n_74,ls_n_75,ls_n_76,ls_n_77,ls_n_78,ls_n_79,ls_n_80,ls_n_81,ls_n_82,ls_n_83,ls_n_84,ls_n_85,ls_n_86}),
        .cache_wdone_reg_0(ls_n_38),
        .cache_wdone_reg_1(ls_n_39),
        .cache_wdone_reg_2(ls_n_40),
        .cache_wdone_reg_3(axi_ctrl_logic_n_80),
        .cache_wstart_reg_0(ls_n_2),
        .cache_wstart_reg_1(ls_n_30),
        .cc_aa_enable(cc_aa_enable),
        .do_nothing1(do_nothing1),
        .do_nothing_reg(axi_ctrl_logic_n_78),
        .do_nothing_reg_0(axi_ctrl_logic_n_81),
        .\first_ss_tdata_reg[0] (axi_state),
        .\first_ss_tdata_reg[0]_0 (axi_ctrl_logic_n_76),
        .\mb_regs_reg[1][31] (data_ss),
        .\mb_regs_reg[7][31] (wstrb_ss),
        .next_ss(next_ss),
        .next_ss_reg(ls_n_6),
        .next_ss_reg_0(ls_n_11),
        .next_ss_reg_1({ls_n_41,ls_n_42,ls_n_43,ls_n_44,ls_n_45,ls_n_46,ls_n_47,ls_n_48,ls_n_49,ls_n_50,ls_n_51,ls_n_52,ls_n_53,ls_n_54,ls_n_55,ls_n_56,ls_n_57,ls_n_58,ls_n_59,ls_n_60,ls_n_61,ls_n_62,ls_n_63,ls_n_64,ls_n_65,ls_n_66,ls_n_67,ls_n_68,ls_n_69,ls_n_70,ls_n_71,ls_n_72}),
        .next_ss_reg_2(ls_n_145),
        .next_ss_reg_3(ls_n_146),
        .next_ss_reg_4(ls_n_148),
        .s_araddr(s_araddr),
        .s_arvalid(s_arvalid),
        .s_awaddr(s_awaddr),
        .s_awready(s_awready),
        .s_awvalid(s_awvalid),
        .s_rdata(s_rdata),
        .s_rready(s_rready),
        .s_rvalid(s_rvalid),
        .s_wdata(s_wdata),
        .s_wstrb(s_wstrb),
        .s_wvalid(s_wvalid),
        .trig_sm_rd_reg_i_3_0(ls_n_7),
        .trig_sm_wr0(trig_sm_wr0),
        .trig_sm_wr143_out(trig_sm_wr143_out),
        .wr_mb(wr_mb),
        .wr_mb050_out(wr_mb050_out),
        .wr_mb_reg(axi_ctrl_logic_n_2));
  design_1_ps_axil_0_0_axis_master sm
       (.D(bk_sm_data),
        .aa_as_tdata(aa_as_tdata),
        .aa_as_tuser(aa_as_tuser),
        .aa_as_tvalid(aa_as_tvalid),
        .as_aa_tready(as_aa_tready),
        .axis_clk(axis_clk),
        .\axis_tdata_reg[31]_0 (ss_n_2),
        .\axis_tuser_reg[1]_0 (bk_sm_user),
        .bk_sm_ready(bk_sm_ready),
        .bk_sm_valid(bk_sm_valid));
  design_1_ps_axil_0_0_axis_slave ss
       (.Q(bk_ss_data),
        .aa_as_tready(aa_as_tready),
        .as_aa_tdata(as_aa_tdata),
        .as_aa_tuser(as_aa_tuser),
        .as_aa_tvalid(as_aa_tvalid),
        .axis_clk(axis_clk),
        .axis_rst_n(axis_rst_n),
        .axis_rst_n_0(ss_n_2),
        .bk_ss_ready(bk_ss_ready),
        .bk_ss_valid(bk_ss_valid),
        .\bk_user_reg[1]_0 (bk_ss_user));
endmodule

(* ADDR_WIDTH = "4" *) (* FIFO_DEPTH = "16" *) (* KEEP_OFFSET = "41" *) 
(* LAST_OFFSET = "45" *) (* N = "3" *) (* ORIG_REF_NAME = "AXIS_SWz" *) 
(* STRB_OFFSET = "37" *) (* TID_OFFSET = "46" *) (* TID_WIDTH = "2" *) 
(* UPSB_OFFSET = "32" *) (* USER_OFFSET = "48" *) (* USER_WIDTH = "2" *) 
(* WIDTH = "50" *) (* dont_touch = "yes" *) (* hi_req_mask = "3'b000" *) 
(* last_support = "3'b000" *) (* pADDR_WIDTH = "15" *) (* pDATA_WIDTH = "32" *) 
(* pUSER_PROJECT_SIDEBAND_WIDTH = "5" *) (* req_mask = "3'b011" *) 
module design_1_ps_axil_0_0_AXIS_SWz
   (axi_reset_n,
    axis_clk,
    axis_rst_n,
    axi_awvalid,
    axi_awaddr,
    axi_awready,
    axi_wvalid,
    axi_wdata,
    axi_wstrb,
    axi_wready,
    axi_arvalid,
    axi_araddr,
    axi_arready,
    axi_rvalid,
    axi_rdata,
    axi_rready,
    cc_as_enable,
    up_as_tdata,
    up_as_tupsb,
    up_as_tstrb,
    up_as_tkeep,
    up_as_tlast,
    up_as_tvalid,
    up_as_tuser,
    up_hpri_req,
    as_up_tready,
    aa_as_tdata,
    aa_as_tstrb,
    aa_as_tkeep,
    aa_as_tlast,
    aa_as_tvalid,
    aa_as_tuser,
    as_aa_tready,
    la_as_tdata,
    la_as_tstrb,
    la_as_tkeep,
    la_as_tlast,
    la_as_tvalid,
    la_as_tuser,
    la_hpri_req,
    as_la_tready,
    as_is_tdata,
    as_is_tupsb,
    as_is_tstrb,
    as_is_tkeep,
    as_is_tlast,
    as_is_tid,
    as_is_tvalid,
    as_is_tuser,
    is_as_tready,
    is_as_tdata,
    is_as_tupsb,
    is_as_tstrb,
    is_as_tkeep,
    is_as_tlast,
    is_as_tid,
    is_as_tvalid,
    is_as_tuser,
    as_is_tready,
    as_up_tdata,
    as_up_tupsb,
    as_up_tstrb,
    as_up_tkeep,
    as_up_tlast,
    as_up_tvalid,
    as_up_tuser,
    up_as_tready,
    as_aa_tdata,
    as_aa_tstrb,
    as_aa_tkeep,
    as_aa_tlast,
    as_aa_tvalid,
    as_aa_tuser,
    aa_as_tready,
    as_ad_tdata,
    as_ad_tstrb,
    as_ad_tkeep,
    as_ad_tlast,
    as_ad_tvalid,
    as_ad_tuser,
    ad_as_tready);
  input axi_reset_n;
  input axis_clk;
  input axis_rst_n;
  input axi_awvalid;
  input [14:0]axi_awaddr;
  output axi_awready;
  input axi_wvalid;
  input [31:0]axi_wdata;
  input [3:0]axi_wstrb;
  output axi_wready;
  input axi_arvalid;
  input [14:0]axi_araddr;
  output axi_arready;
  output axi_rvalid;
  output [31:0]axi_rdata;
  input axi_rready;
  input cc_as_enable;
  input [31:0]up_as_tdata;
  input [4:0]up_as_tupsb;
  input [3:0]up_as_tstrb;
  input [3:0]up_as_tkeep;
  input up_as_tlast;
  input up_as_tvalid;
  input [1:0]up_as_tuser;
  input up_hpri_req;
  output as_up_tready;
  input [31:0]aa_as_tdata;
  input [3:0]aa_as_tstrb;
  input [3:0]aa_as_tkeep;
  input aa_as_tlast;
  input aa_as_tvalid;
  input [1:0]aa_as_tuser;
  output as_aa_tready;
  input [31:0]la_as_tdata;
  input [3:0]la_as_tstrb;
  input [3:0]la_as_tkeep;
  input la_as_tlast;
  input la_as_tvalid;
  input [1:0]la_as_tuser;
  input la_hpri_req;
  output as_la_tready;
  output [31:0]as_is_tdata;
  output [4:0]as_is_tupsb;
  output [3:0]as_is_tstrb;
  output [3:0]as_is_tkeep;
  output as_is_tlast;
  output [1:0]as_is_tid;
  output as_is_tvalid;
  output [1:0]as_is_tuser;
  input is_as_tready;
  input [31:0]is_as_tdata;
  input [4:0]is_as_tupsb;
  input [3:0]is_as_tstrb;
  input [3:0]is_as_tkeep;
  input is_as_tlast;
  input [1:0]is_as_tid;
  input is_as_tvalid;
  input [1:0]is_as_tuser;
  output as_is_tready;
  output [31:0]as_up_tdata;
  output [4:0]as_up_tupsb;
  output [3:0]as_up_tstrb;
  output [3:0]as_up_tkeep;
  output as_up_tlast;
  output as_up_tvalid;
  output [1:0]as_up_tuser;
  input up_as_tready;
  output [31:0]as_aa_tdata;
  output [3:0]as_aa_tstrb;
  output [3:0]as_aa_tkeep;
  output as_aa_tlast;
  output as_aa_tvalid;
  output [1:0]as_aa_tuser;
  input aa_as_tready;
  output [31:0]as_ad_tdata;
  output [3:0]as_ad_tstrb;
  output [3:0]as_ad_tkeep;
  output as_ad_tlast;
  output as_ad_tvalid;
  output [1:0]as_ad_tuser;
  input ad_as_tready;

  wire \<const0> ;
  wire \<const1> ;
  wire TH_reg;
  wire \TH_reg[3]_i_2_n_0 ;
  wire \TH_reg[3]_i_3_n_0 ;
  wire \TH_reg[3]_i_4_n_0 ;
  wire [31:0]aa_as_tdata;
  wire [3:0]aa_as_tkeep;
  wire aa_as_tlast;
  wire aa_as_tready;
  wire [3:0]aa_as_tstrb;
  wire [1:0]aa_as_tuser;
  wire aa_as_tvalid;
  wire [4:2]above_th0;
  wire ad_as_tready;
  wire [31:0]as_aa_tdata;
  wire [3:0]as_aa_tkeep;
  wire as_aa_tlast;
  wire as_aa_tready;
  wire [3:0]as_aa_tstrb;
  wire [1:0]as_aa_tuser;
  wire as_aa_tvalid;
  wire [31:0]as_ad_tdata;
  wire [3:0]as_ad_tkeep;
  wire as_ad_tlast;
  wire [3:0]as_ad_tstrb;
  wire [1:0]as_ad_tuser;
  wire as_ad_tvalid;
  wire [31:0]as_is_tdata;
  wire [1:0]as_is_tid;
  wire [3:0]as_is_tkeep;
  wire as_is_tlast;
  wire as_is_tready;
  wire as_is_tready_reg_i_1_n_0;
  wire as_is_tready_reg_i_2_n_0;
  wire as_is_tready_reg_i_6_n_0;
  wire [3:0]as_is_tstrb;
  wire [4:0]as_is_tupsb;
  wire [1:0]as_is_tuser;
  wire as_is_tvalid;
  wire as_la_tready;
  wire [31:0]as_up_tdata;
  wire \as_up_tdata[0]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[0]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[0]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[0]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[0]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[0]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[0]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[10]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[10]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[10]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[10]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[10]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[10]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[10]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[11]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[11]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[11]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[11]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[11]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[11]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[11]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[12]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[12]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[12]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[12]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[12]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[12]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[12]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[13]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[13]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[13]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[13]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[13]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[13]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[13]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[14]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[14]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[14]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[14]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[14]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[14]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[14]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[15]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[15]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[15]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[15]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[15]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[15]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[15]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[16]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[16]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[16]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[16]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[16]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[16]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[16]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[17]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[17]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[17]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[17]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[17]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[17]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[17]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[18]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[18]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[18]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[18]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[18]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[18]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[18]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[19]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[19]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[19]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[19]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[19]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[19]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[19]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[1]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[1]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[1]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[1]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[1]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[1]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[1]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[20]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[20]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[20]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[20]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[20]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[20]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[20]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[21]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[21]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[21]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[21]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[21]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[21]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[21]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[22]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[22]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[22]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[22]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[22]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[22]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[22]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[23]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[23]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[23]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[23]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[23]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[23]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[23]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[24]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[24]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[24]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[24]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[24]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[24]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[24]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[25]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[25]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[25]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[25]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[25]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[25]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[25]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[26]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[26]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[26]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[26]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[26]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[26]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[26]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[27]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[27]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[27]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[27]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[27]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[27]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[27]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[28]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[28]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[28]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[28]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[28]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[28]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[28]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[29]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[29]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[29]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[29]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[29]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[29]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[29]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[2]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[2]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[2]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[2]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[2]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[2]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[2]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[30]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[30]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[30]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[30]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[30]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[30]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[30]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_10_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_11_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_12_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_13_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_14_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_15_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_16_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_17_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_18_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_19_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_20_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_21_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_8_n_0 ;
  wire \as_up_tdata[31]_INST_0_i_9_n_0 ;
  wire \as_up_tdata[3]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[3]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[3]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[3]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[3]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[3]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[3]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[4]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[4]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[4]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[4]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[4]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[4]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[4]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[5]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[5]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[5]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[5]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[5]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[5]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[5]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[6]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[6]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[6]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[6]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[6]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[6]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[6]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[7]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[7]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[7]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[7]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[7]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[7]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[7]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[8]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[8]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[8]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[8]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[8]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[8]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[8]_INST_0_i_7_n_0 ;
  wire \as_up_tdata[9]_INST_0_i_1_n_0 ;
  wire \as_up_tdata[9]_INST_0_i_2_n_0 ;
  wire \as_up_tdata[9]_INST_0_i_3_n_0 ;
  wire \as_up_tdata[9]_INST_0_i_4_n_0 ;
  wire \as_up_tdata[9]_INST_0_i_5_n_0 ;
  wire \as_up_tdata[9]_INST_0_i_6_n_0 ;
  wire \as_up_tdata[9]_INST_0_i_7_n_0 ;
  wire [3:0]as_up_tkeep;
  wire \as_up_tkeep[0]_INST_0_i_1_n_0 ;
  wire \as_up_tkeep[0]_INST_0_i_2_n_0 ;
  wire \as_up_tkeep[0]_INST_0_i_3_n_0 ;
  wire \as_up_tkeep[0]_INST_0_i_4_n_0 ;
  wire \as_up_tkeep[0]_INST_0_i_5_n_0 ;
  wire \as_up_tkeep[0]_INST_0_i_6_n_0 ;
  wire \as_up_tkeep[0]_INST_0_i_7_n_0 ;
  wire \as_up_tkeep[1]_INST_0_i_1_n_0 ;
  wire \as_up_tkeep[1]_INST_0_i_2_n_0 ;
  wire \as_up_tkeep[1]_INST_0_i_3_n_0 ;
  wire \as_up_tkeep[1]_INST_0_i_4_n_0 ;
  wire \as_up_tkeep[1]_INST_0_i_5_n_0 ;
  wire \as_up_tkeep[1]_INST_0_i_6_n_0 ;
  wire \as_up_tkeep[1]_INST_0_i_7_n_0 ;
  wire \as_up_tkeep[2]_INST_0_i_1_n_0 ;
  wire \as_up_tkeep[2]_INST_0_i_2_n_0 ;
  wire \as_up_tkeep[2]_INST_0_i_3_n_0 ;
  wire \as_up_tkeep[2]_INST_0_i_4_n_0 ;
  wire \as_up_tkeep[2]_INST_0_i_5_n_0 ;
  wire \as_up_tkeep[2]_INST_0_i_6_n_0 ;
  wire \as_up_tkeep[2]_INST_0_i_7_n_0 ;
  wire \as_up_tkeep[3]_INST_0_i_1_n_0 ;
  wire \as_up_tkeep[3]_INST_0_i_2_n_0 ;
  wire \as_up_tkeep[3]_INST_0_i_3_n_0 ;
  wire \as_up_tkeep[3]_INST_0_i_4_n_0 ;
  wire \as_up_tkeep[3]_INST_0_i_5_n_0 ;
  wire \as_up_tkeep[3]_INST_0_i_6_n_0 ;
  wire \as_up_tkeep[3]_INST_0_i_7_n_0 ;
  wire as_up_tlast;
  wire as_up_tlast_INST_0_i_1_n_0;
  wire as_up_tlast_INST_0_i_2_n_0;
  wire as_up_tlast_INST_0_i_3_n_0;
  wire as_up_tlast_INST_0_i_4_n_0;
  wire as_up_tlast_INST_0_i_5_n_0;
  wire as_up_tlast_INST_0_i_6_n_0;
  wire as_up_tlast_INST_0_i_7_n_0;
  wire as_up_tready;
  wire [3:0]as_up_tstrb;
  wire \as_up_tstrb[0]_INST_0_i_2_n_0 ;
  wire \as_up_tstrb[0]_INST_0_i_3_n_0 ;
  wire \as_up_tstrb[0]_INST_0_i_4_n_0 ;
  wire \as_up_tstrb[0]_INST_0_i_5_n_0 ;
  wire \as_up_tstrb[0]_INST_0_i_6_n_0 ;
  wire \as_up_tstrb[0]_INST_0_i_7_n_0 ;
  wire \as_up_tstrb[1]_INST_0_i_2_n_0 ;
  wire \as_up_tstrb[1]_INST_0_i_3_n_0 ;
  wire \as_up_tstrb[1]_INST_0_i_4_n_0 ;
  wire \as_up_tstrb[1]_INST_0_i_5_n_0 ;
  wire \as_up_tstrb[1]_INST_0_i_6_n_0 ;
  wire \as_up_tstrb[1]_INST_0_i_7_n_0 ;
  wire \as_up_tstrb[2]_INST_0_i_2_n_0 ;
  wire \as_up_tstrb[2]_INST_0_i_3_n_0 ;
  wire \as_up_tstrb[2]_INST_0_i_4_n_0 ;
  wire \as_up_tstrb[2]_INST_0_i_5_n_0 ;
  wire \as_up_tstrb[2]_INST_0_i_6_n_0 ;
  wire \as_up_tstrb[2]_INST_0_i_7_n_0 ;
  wire \as_up_tstrb[3]_INST_0_i_2_n_0 ;
  wire \as_up_tstrb[3]_INST_0_i_3_n_0 ;
  wire \as_up_tstrb[3]_INST_0_i_4_n_0 ;
  wire \as_up_tstrb[3]_INST_0_i_5_n_0 ;
  wire \as_up_tstrb[3]_INST_0_i_6_n_0 ;
  wire \as_up_tstrb[3]_INST_0_i_7_n_0 ;
  wire [4:0]as_up_tupsb;
  wire \as_up_tupsb[0]_INST_0_i_1_n_0 ;
  wire \as_up_tupsb[0]_INST_0_i_2_n_0 ;
  wire \as_up_tupsb[0]_INST_0_i_3_n_0 ;
  wire \as_up_tupsb[0]_INST_0_i_4_n_0 ;
  wire \as_up_tupsb[0]_INST_0_i_5_n_0 ;
  wire \as_up_tupsb[0]_INST_0_i_6_n_0 ;
  wire \as_up_tupsb[1]_INST_0_i_1_n_0 ;
  wire \as_up_tupsb[1]_INST_0_i_2_n_0 ;
  wire \as_up_tupsb[1]_INST_0_i_3_n_0 ;
  wire \as_up_tupsb[1]_INST_0_i_4_n_0 ;
  wire \as_up_tupsb[1]_INST_0_i_5_n_0 ;
  wire \as_up_tupsb[1]_INST_0_i_6_n_0 ;
  wire \as_up_tupsb[2]_INST_0_i_1_n_0 ;
  wire \as_up_tupsb[2]_INST_0_i_2_n_0 ;
  wire \as_up_tupsb[2]_INST_0_i_3_n_0 ;
  wire \as_up_tupsb[2]_INST_0_i_4_n_0 ;
  wire \as_up_tupsb[2]_INST_0_i_5_n_0 ;
  wire \as_up_tupsb[2]_INST_0_i_6_n_0 ;
  wire \as_up_tupsb[3]_INST_0_i_1_n_0 ;
  wire \as_up_tupsb[3]_INST_0_i_2_n_0 ;
  wire \as_up_tupsb[3]_INST_0_i_3_n_0 ;
  wire \as_up_tupsb[3]_INST_0_i_4_n_0 ;
  wire \as_up_tupsb[3]_INST_0_i_5_n_0 ;
  wire \as_up_tupsb[3]_INST_0_i_6_n_0 ;
  wire \as_up_tupsb[4]_INST_0_i_1_n_0 ;
  wire \as_up_tupsb[4]_INST_0_i_2_n_0 ;
  wire \as_up_tupsb[4]_INST_0_i_3_n_0 ;
  wire \as_up_tupsb[4]_INST_0_i_4_n_0 ;
  wire \as_up_tupsb[4]_INST_0_i_5_n_0 ;
  wire \as_up_tupsb[4]_INST_0_i_6_n_0 ;
  wire [1:0]as_up_tuser;
  wire \as_up_tuser[0]_INST_0_i_1_n_0 ;
  wire \as_up_tuser[0]_INST_0_i_2_n_0 ;
  wire \as_up_tuser[0]_INST_0_i_3_n_0 ;
  wire \as_up_tuser[0]_INST_0_i_4_n_0 ;
  wire \as_up_tuser[0]_INST_0_i_5_n_0 ;
  wire \as_up_tuser[0]_INST_0_i_6_n_0 ;
  wire \as_up_tuser[0]_INST_0_i_7_n_0 ;
  wire \as_up_tuser[1]_INST_0_i_1_n_0 ;
  wire \as_up_tuser[1]_INST_0_i_2_n_0 ;
  wire \as_up_tuser[1]_INST_0_i_3_n_0 ;
  wire \as_up_tuser[1]_INST_0_i_4_n_0 ;
  wire \as_up_tuser[1]_INST_0_i_5_n_0 ;
  wire \as_up_tuser[1]_INST_0_i_6_n_0 ;
  wire \as_up_tuser[1]_INST_0_i_7_n_0 ;
  wire as_up_tvalid;
  wire as_up_tvalid_INST_0_i_2_n_0;
  wire [14:0]axi_awaddr;
  wire axi_awready;
  wire axi_awvalid;
  wire [3:0]\^axi_rdata ;
  wire axi_reset_n;
  wire [31:0]axi_wdata;
  wire [3:0]axi_wstrb;
  wire axi_wvalid;
  wire axis_clk;
  wire \base_ptr[0]_i_1_n_0 ;
  wire \base_ptr[1]_i_1_n_0 ;
  wire \base_ptr_reg_n_0_[0] ;
  wire \base_ptr_reg_n_0_[1] ;
  wire cc_as_enable;
  wire empty;
  wire frame_start_next;
  wire frame_start_reg;
  wire [2:1]grant_next;
  wire \grant_reg[0]_i_1_n_0 ;
  wire \grant_reg[0]_i_2_n_0 ;
  wire \grant_reg[1]_i_1_n_0 ;
  wire \grant_reg[2]_i_1_n_0 ;
  wire \grant_reg_reg_n_0_[0] ;
  wire \hi_req_flag[0]_i_1_n_0 ;
  wire \hi_req_flag[2]_i_1_n_0 ;
  wire \hi_req_flag[2]_i_2_n_0 ;
  wire \hi_req_flag_reg_n_0_[0] ;
  wire \hi_req_flag_reg_n_0_[2] ;
  wire [31:0]is_as_tdata;
  wire [1:0]is_as_tid;
  wire [3:0]is_as_tkeep;
  wire is_as_tlast;
  wire is_as_tready;
  wire is_as_tready_reg;
  wire [3:0]is_as_tstrb;
  wire [4:0]is_as_tupsb;
  wire [1:0]is_as_tuser;
  wire is_as_tvalid;
  wire [31:0]la_as_tdata;
  wire [3:0]la_as_tkeep;
  wire la_as_tlast;
  wire [3:0]la_as_tstrb;
  wire [1:0]la_as_tuser;
  wire la_as_tvalid;
  wire la_hpri_req;
  wire \m_axis_tdata_reg[0]_i_1_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1_n_0 ;
  wire \m_axis_tdata_reg[16]_i_1_n_0 ;
  wire \m_axis_tdata_reg[17]_i_1_n_0 ;
  wire \m_axis_tdata_reg[18]_i_1_n_0 ;
  wire \m_axis_tdata_reg[19]_i_1_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1_n_0 ;
  wire \m_axis_tdata_reg[20]_i_1_n_0 ;
  wire \m_axis_tdata_reg[21]_i_1_n_0 ;
  wire \m_axis_tdata_reg[22]_i_1_n_0 ;
  wire \m_axis_tdata_reg[23]_i_1_n_0 ;
  wire \m_axis_tdata_reg[24]_i_1_n_0 ;
  wire \m_axis_tdata_reg[25]_i_1_n_0 ;
  wire \m_axis_tdata_reg[26]_i_1_n_0 ;
  wire \m_axis_tdata_reg[27]_i_1_n_0 ;
  wire \m_axis_tdata_reg[28]_i_1_n_0 ;
  wire \m_axis_tdata_reg[29]_i_1_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1_n_0 ;
  wire \m_axis_tdata_reg[30]_i_1_n_0 ;
  wire \m_axis_tdata_reg[31]_i_1_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1_n_0 ;
  wire \m_axis_tid_reg[0]_i_1_n_0 ;
  wire \m_axis_tid_reg[1]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[0]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[1]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[2]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[3]_i_1_n_0 ;
  wire m_axis_tlast_reg_i_1_n_0;
  wire m_axis_tlast_reg_i_2_n_0;
  wire m_axis_tlast_reg_i_3_n_0;
  wire m_axis_tlast_reg_i_4_n_0;
  wire m_axis_tlast_reg_i_5_n_0;
  wire \m_axis_tstrb_reg[0]_i_1_n_0 ;
  wire \m_axis_tstrb_reg[1]_i_1_n_0 ;
  wire \m_axis_tstrb_reg[2]_i_1_n_0 ;
  wire \m_axis_tstrb_reg[3]_i_1_n_0 ;
  wire \m_axis_tupsb_reg[0]_i_1_n_0 ;
  wire \m_axis_tupsb_reg[1]_i_1_n_0 ;
  wire \m_axis_tupsb_reg[2]_i_1_n_0 ;
  wire \m_axis_tupsb_reg[3]_i_1_n_0 ;
  wire \m_axis_tupsb_reg[4]_i_1_n_0 ;
  wire \m_axis_tupsb_reg[4]_i_2_n_0 ;
  wire \m_axis_tuser_reg[0]_i_1_n_0 ;
  wire \m_axis_tuser_reg[1]_i_1_n_0 ;
  wire m_axis_tvalid_reg;
  wire m_axis_tvalid_reg_i_1_n_0;
  wire \mem[0][49]_i_1_n_0 ;
  wire \mem[10][49]_i_1_n_0 ;
  wire \mem[11][49]_i_1_n_0 ;
  wire \mem[12][49]_i_1_n_0 ;
  wire \mem[13][49]_i_1_n_0 ;
  wire \mem[14][49]_i_1_n_0 ;
  wire \mem[15][49]_i_1_n_0 ;
  wire \mem[1][49]_i_1_n_0 ;
  wire \mem[2][49]_i_1_n_0 ;
  wire \mem[3][49]_i_1_n_0 ;
  wire \mem[4][49]_i_1_n_0 ;
  wire \mem[5][49]_i_1_n_0 ;
  wire \mem[6][49]_i_1_n_0 ;
  wire \mem[7][49]_i_1_n_0 ;
  wire \mem[8][49]_i_1_n_0 ;
  wire \mem[9][49]_i_1_n_0 ;
  wire [49:0]\mem_reg[0] ;
  wire [49:0]\mem_reg[10] ;
  wire [49:0]\mem_reg[11] ;
  wire [49:0]\mem_reg[12] ;
  wire [49:0]\mem_reg[13] ;
  wire [49:0]\mem_reg[14] ;
  wire [49:0]\mem_reg[15] ;
  wire [49:0]\mem_reg[1] ;
  wire [49:0]\mem_reg[2] ;
  wire [49:0]\mem_reg[3] ;
  wire [49:0]\mem_reg[4] ;
  wire [49:0]\mem_reg[5] ;
  wire [49:0]\mem_reg[6] ;
  wire [49:0]\mem_reg[7] ;
  wire [49:0]\mem_reg[8] ;
  wire [49:0]\mem_reg[9] ;
  wire [4:1]p_0_in;
  wire p_0_in21_in;
  wire p_0_in22_in;
  wire [4:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire [3:0]p_1_in;
  wire rd_ptr_reg;
  wire \rd_ptr_reg[0]_i_1_n_0 ;
  wire \rd_ptr_reg[0]_rep_i_1_n_0 ;
  wire \rd_ptr_reg[1]_rep_i_1_n_0 ;
  wire [4:0]rd_ptr_reg_reg;
  wire \rd_ptr_reg_reg[0]_rep_n_0 ;
  wire \rd_ptr_reg_reg[1]_rep_n_0 ;
  wire [31:0]up_as_tdata;
  wire [3:0]up_as_tkeep;
  wire up_as_tlast;
  wire up_as_tready;
  wire [3:0]up_as_tstrb;
  wire [4:0]up_as_tupsb;
  wire [1:0]up_as_tuser;
  wire up_as_tvalid;
  wire up_hpri_req;
  wire \wr_ptr_reg[2]_i_1_n_0 ;
  wire [4:0]wr_ptr_reg_reg;

  assign axi_arready = \<const1> ;
  assign axi_rdata[31] = \<const0> ;
  assign axi_rdata[30] = \<const0> ;
  assign axi_rdata[29] = \<const0> ;
  assign axi_rdata[28] = \<const0> ;
  assign axi_rdata[27] = \<const0> ;
  assign axi_rdata[26] = \<const0> ;
  assign axi_rdata[25] = \<const0> ;
  assign axi_rdata[24] = \<const0> ;
  assign axi_rdata[23] = \<const0> ;
  assign axi_rdata[22] = \<const0> ;
  assign axi_rdata[21] = \<const0> ;
  assign axi_rdata[20] = \<const0> ;
  assign axi_rdata[19] = \<const0> ;
  assign axi_rdata[18] = \<const0> ;
  assign axi_rdata[17] = \<const0> ;
  assign axi_rdata[16] = \<const0> ;
  assign axi_rdata[15] = \<const0> ;
  assign axi_rdata[14] = \<const0> ;
  assign axi_rdata[13] = \<const0> ;
  assign axi_rdata[12] = \<const0> ;
  assign axi_rdata[11] = \<const0> ;
  assign axi_rdata[10] = \<const0> ;
  assign axi_rdata[9] = \<const0> ;
  assign axi_rdata[8] = \<const0> ;
  assign axi_rdata[7] = \<const0> ;
  assign axi_rdata[6] = \<const0> ;
  assign axi_rdata[5] = \<const0> ;
  assign axi_rdata[4] = \<const0> ;
  assign axi_rdata[3:0] = \^axi_rdata [3:0];
  assign axi_rvalid = \<const1> ;
  assign axi_wready = axi_awready;
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'h0800)) 
    \TH_reg[3]_i_1 
       (.I0(\TH_reg[3]_i_3_n_0 ),
        .I1(axi_wstrb[0]),
        .I2(axi_awaddr[2]),
        .I3(\TH_reg[3]_i_4_n_0 ),
        .O(TH_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \TH_reg[3]_i_2 
       (.I0(axi_reset_n),
        .O(\TH_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \TH_reg[3]_i_3 
       (.I0(axi_awvalid),
        .I1(axi_awaddr[11]),
        .I2(axi_awaddr[9]),
        .I3(axi_awaddr[10]),
        .I4(cc_as_enable),
        .I5(axi_wvalid),
        .O(\TH_reg[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \TH_reg[3]_i_4 
       (.I0(axi_awaddr[5]),
        .I1(axi_awaddr[6]),
        .I2(axi_awaddr[3]),
        .I3(axi_awaddr[4]),
        .I4(axi_awaddr[8]),
        .I5(axi_awaddr[7]),
        .O(\TH_reg[3]_i_4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \TH_reg_reg[0] 
       (.C(axis_clk),
        .CE(TH_reg),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(axi_wdata[0]),
        .Q(\^axi_rdata [0]));
  FDPE #(
    .INIT(1'b1)) 
    \TH_reg_reg[1] 
       (.C(axis_clk),
        .CE(TH_reg),
        .D(axi_wdata[1]),
        .PRE(\TH_reg[3]_i_2_n_0 ),
        .Q(\^axi_rdata [1]));
  FDPE #(
    .INIT(1'b1)) 
    \TH_reg_reg[2] 
       (.C(axis_clk),
        .CE(TH_reg),
        .D(axi_wdata[2]),
        .PRE(\TH_reg[3]_i_2_n_0 ),
        .Q(\^axi_rdata [2]));
  FDCE #(
    .INIT(1'b0)) 
    \TH_reg_reg[3] 
       (.C(axis_clk),
        .CE(TH_reg),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(axi_wdata[3]),
        .Q(\^axi_rdata [3]));
  VCC VCC
       (.P(\<const1> ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[0]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[0]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[10]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[10]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[11]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[11]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[12]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[12]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[13]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[13]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[14]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[14]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[15]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[15]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[16]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[16]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[17]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[17]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[18]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[18]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[19]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[19]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[1]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[1]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[20]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[20]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[21]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[21]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[22]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[22]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[23]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[23]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[24]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[24]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[25]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[25]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[26]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[26]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[27]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[27]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[28]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[28]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[29]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[29]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[2]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[2]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[30]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[30]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[31]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[31]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[3]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[3]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[4]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[4]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[5]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[5]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[6]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[6]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[7]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[7]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[8]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[8]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tdata[9]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tdata[9]_INST_0_i_1_n_0 ),
        .O(as_aa_tdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tkeep[0]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tkeep[0]_INST_0_i_1_n_0 ),
        .O(as_aa_tkeep[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tkeep[1]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tkeep[1]_INST_0_i_1_n_0 ),
        .O(as_aa_tkeep[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tkeep[2]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tkeep[2]_INST_0_i_1_n_0 ),
        .O(as_aa_tkeep[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tkeep[3]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tkeep[3]_INST_0_i_1_n_0 ),
        .O(as_aa_tkeep[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h40)) 
    as_aa_tlast_INST_0
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(as_up_tlast_INST_0_i_1_n_0),
        .O(as_aa_tlast));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    as_aa_tready_INST_0
       (.I0(p_0_in22_in),
        .I1(is_as_tready),
        .O(as_aa_tready));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tstrb[0]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(p_1_in[0]),
        .O(as_aa_tstrb[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tstrb[1]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(p_1_in[1]),
        .O(as_aa_tstrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tstrb[2]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(p_1_in[2]),
        .O(as_aa_tstrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tstrb[3]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(p_1_in[3]),
        .O(as_aa_tstrb[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tuser[0]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tuser[0]_INST_0_i_1_n_0 ),
        .O(as_aa_tuser[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_aa_tuser[1]_INST_0 
       (.I0(p_0_in__1[1]),
        .I1(p_0_in__1[0]),
        .I2(\as_up_tuser[1]_INST_0_i_1_n_0 ),
        .O(as_aa_tuser[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h02)) 
    as_aa_tvalid_INST_0
       (.I0(p_0_in__1[0]),
        .I1(p_0_in__1[1]),
        .I2(empty),
        .O(as_aa_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[0]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[0]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[10]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[10]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[11]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[11]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[12]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[12]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[13]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[13]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[14]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[14]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[15]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[15]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[16]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[16]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[17]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[17]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[18]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[18]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[19]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[19]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[1]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[1]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[20]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[20]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[21]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[21]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[22]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[22]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[23]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[23]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[24]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[24]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[25]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[25]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[26]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[26]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[27]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[27]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[28]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[28]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[29]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[29]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[2]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[2]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[30]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[30]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[31]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[31]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[3]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[3]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[4]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[4]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[5]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[5]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[6]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[6]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[7]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[7]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[8]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[8]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tdata[9]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tdata[9]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tkeep[0]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tkeep[0]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tkeep[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tkeep[1]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tkeep[1]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tkeep[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tkeep[2]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tkeep[2]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tkeep[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tkeep[3]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tkeep[3]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tkeep[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h40)) 
    as_ad_tlast_INST_0
       (.I0(p_0_in__1[0]),
        .I1(as_up_tlast_INST_0_i_1_n_0),
        .I2(p_0_in__1[1]),
        .O(as_ad_tlast));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tstrb[0]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(p_1_in[0]),
        .I2(p_0_in__1[1]),
        .O(as_ad_tstrb[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tstrb[1]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(p_1_in[1]),
        .I2(p_0_in__1[1]),
        .O(as_ad_tstrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tstrb[2]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(p_1_in[2]),
        .I2(p_0_in__1[1]),
        .O(as_ad_tstrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tstrb[3]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(p_1_in[3]),
        .I2(p_0_in__1[1]),
        .O(as_ad_tstrb[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tuser[0]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tuser[0]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tuser[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \as_ad_tuser[1]_INST_0 
       (.I0(p_0_in__1[0]),
        .I1(\as_up_tuser[1]_INST_0_i_1_n_0 ),
        .I2(p_0_in__1[1]),
        .O(as_ad_tuser[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h04)) 
    as_ad_tvalid_INST_0
       (.I0(p_0_in__1[0]),
        .I1(p_0_in__1[1]),
        .I2(empty),
        .O(as_ad_tvalid));
  LUT6 #(
    .INIT(64'h000000004D00FF4D)) 
    as_is_tready_reg_i_1
       (.I0(as_is_tready_reg_i_2_n_0),
        .I1(\^axi_rdata [2]),
        .I2(above_th0[2]),
        .I3(\^axi_rdata [3]),
        .I4(above_th0[3]),
        .I5(above_th0[4]),
        .O(as_is_tready_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0170371337130170)) 
    as_is_tready_reg_i_2
       (.I0(\^axi_rdata [0]),
        .I1(\^axi_rdata [1]),
        .I2(rd_ptr_reg_reg[0]),
        .I3(wr_ptr_reg_reg[0]),
        .I4(rd_ptr_reg_reg[1]),
        .I5(wr_ptr_reg_reg[1]),
        .O(as_is_tready_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    as_is_tready_reg_i_3
       (.I0(wr_ptr_reg_reg[0]),
        .I1(rd_ptr_reg_reg[0]),
        .I2(wr_ptr_reg_reg[1]),
        .I3(rd_ptr_reg_reg[1]),
        .I4(rd_ptr_reg_reg[2]),
        .I5(wr_ptr_reg_reg[2]),
        .O(above_th0[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h69)) 
    as_is_tready_reg_i_4
       (.I0(as_is_tready_reg_i_6_n_0),
        .I1(rd_ptr_reg_reg[3]),
        .I2(wr_ptr_reg_reg[3]),
        .O(above_th0[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    as_is_tready_reg_i_5
       (.I0(as_is_tready_reg_i_6_n_0),
        .I1(wr_ptr_reg_reg[3]),
        .I2(rd_ptr_reg_reg[3]),
        .I3(rd_ptr_reg_reg[4]),
        .I4(wr_ptr_reg_reg[4]),
        .O(above_th0[4]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    as_is_tready_reg_i_6
       (.I0(rd_ptr_reg_reg[2]),
        .I1(wr_ptr_reg_reg[2]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(rd_ptr_reg_reg[0]),
        .I4(wr_ptr_reg_reg[1]),
        .I5(rd_ptr_reg_reg[1]),
        .O(as_is_tready_reg_i_6_n_0));
  FDCE as_is_tready_reg_reg
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(as_is_tready_reg_i_1_n_0),
        .Q(as_is_tready));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    as_is_tvalid_INST_0
       (.I0(m_axis_tvalid_reg),
        .I1(is_as_tready_reg),
        .O(as_is_tvalid));
  LUT2 #(
    .INIT(4'h8)) 
    as_la_tready_INST_0
       (.I0(p_0_in21_in),
        .I1(is_as_tready),
        .O(as_la_tready));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[0]_INST_0 
       (.I0(\as_up_tdata[0]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[0]));
  MUXF8 \as_up_tdata[0]_INST_0_i_1 
       (.I0(\as_up_tdata[0]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[0]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[0]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[0]_INST_0_i_2 
       (.I0(\as_up_tdata[0]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[0]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[0]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[0]_INST_0_i_3 
       (.I0(\as_up_tdata[0]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[0]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[0]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[0]_INST_0_i_4 
       (.I0(\mem_reg[3] [0]),
        .I1(\mem_reg[2] [0]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [0]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [0]),
        .O(\as_up_tdata[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[0]_INST_0_i_5 
       (.I0(\mem_reg[7] [0]),
        .I1(\mem_reg[6] [0]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [0]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [0]),
        .O(\as_up_tdata[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[0]_INST_0_i_6 
       (.I0(\mem_reg[11] [0]),
        .I1(\mem_reg[10] [0]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [0]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [0]),
        .O(\as_up_tdata[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[0]_INST_0_i_7 
       (.I0(\mem_reg[15] [0]),
        .I1(\mem_reg[14] [0]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [0]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [0]),
        .O(\as_up_tdata[0]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[10]_INST_0 
       (.I0(\as_up_tdata[10]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[10]));
  MUXF8 \as_up_tdata[10]_INST_0_i_1 
       (.I0(\as_up_tdata[10]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[10]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[10]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[10]_INST_0_i_2 
       (.I0(\as_up_tdata[10]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[10]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[10]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[10]_INST_0_i_3 
       (.I0(\as_up_tdata[10]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[10]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[10]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[10]_INST_0_i_4 
       (.I0(\mem_reg[3] [10]),
        .I1(\mem_reg[2] [10]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [10]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [10]),
        .O(\as_up_tdata[10]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[10]_INST_0_i_5 
       (.I0(\mem_reg[7] [10]),
        .I1(\mem_reg[6] [10]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [10]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [10]),
        .O(\as_up_tdata[10]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[10]_INST_0_i_6 
       (.I0(\mem_reg[11] [10]),
        .I1(\mem_reg[10] [10]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [10]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [10]),
        .O(\as_up_tdata[10]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[10]_INST_0_i_7 
       (.I0(\mem_reg[15] [10]),
        .I1(\mem_reg[14] [10]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [10]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [10]),
        .O(\as_up_tdata[10]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[11]_INST_0 
       (.I0(\as_up_tdata[11]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[11]));
  MUXF8 \as_up_tdata[11]_INST_0_i_1 
       (.I0(\as_up_tdata[11]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[11]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[11]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[11]_INST_0_i_2 
       (.I0(\as_up_tdata[11]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[11]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[11]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[11]_INST_0_i_3 
       (.I0(\as_up_tdata[11]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[11]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[11]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[11]_INST_0_i_4 
       (.I0(\mem_reg[3] [11]),
        .I1(\mem_reg[2] [11]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [11]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [11]),
        .O(\as_up_tdata[11]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[11]_INST_0_i_5 
       (.I0(\mem_reg[7] [11]),
        .I1(\mem_reg[6] [11]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [11]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [11]),
        .O(\as_up_tdata[11]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[11]_INST_0_i_6 
       (.I0(\mem_reg[11] [11]),
        .I1(\mem_reg[10] [11]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [11]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [11]),
        .O(\as_up_tdata[11]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[11]_INST_0_i_7 
       (.I0(\mem_reg[15] [11]),
        .I1(\mem_reg[14] [11]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [11]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [11]),
        .O(\as_up_tdata[11]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[12]_INST_0 
       (.I0(\as_up_tdata[12]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[12]));
  MUXF8 \as_up_tdata[12]_INST_0_i_1 
       (.I0(\as_up_tdata[12]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[12]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[12]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[12]_INST_0_i_2 
       (.I0(\as_up_tdata[12]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[12]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[12]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[12]_INST_0_i_3 
       (.I0(\as_up_tdata[12]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[12]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[12]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[12]_INST_0_i_4 
       (.I0(\mem_reg[3] [12]),
        .I1(\mem_reg[2] [12]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [12]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [12]),
        .O(\as_up_tdata[12]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[12]_INST_0_i_5 
       (.I0(\mem_reg[7] [12]),
        .I1(\mem_reg[6] [12]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [12]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [12]),
        .O(\as_up_tdata[12]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[12]_INST_0_i_6 
       (.I0(\mem_reg[11] [12]),
        .I1(\mem_reg[10] [12]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [12]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [12]),
        .O(\as_up_tdata[12]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[12]_INST_0_i_7 
       (.I0(\mem_reg[15] [12]),
        .I1(\mem_reg[14] [12]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [12]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [12]),
        .O(\as_up_tdata[12]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[13]_INST_0 
       (.I0(\as_up_tdata[13]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[13]));
  MUXF8 \as_up_tdata[13]_INST_0_i_1 
       (.I0(\as_up_tdata[13]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[13]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[13]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[13]_INST_0_i_2 
       (.I0(\as_up_tdata[13]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[13]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[13]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[13]_INST_0_i_3 
       (.I0(\as_up_tdata[13]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[13]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[13]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[13]_INST_0_i_4 
       (.I0(\mem_reg[3] [13]),
        .I1(\mem_reg[2] [13]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [13]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [13]),
        .O(\as_up_tdata[13]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[13]_INST_0_i_5 
       (.I0(\mem_reg[7] [13]),
        .I1(\mem_reg[6] [13]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [13]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [13]),
        .O(\as_up_tdata[13]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[13]_INST_0_i_6 
       (.I0(\mem_reg[11] [13]),
        .I1(\mem_reg[10] [13]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [13]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [13]),
        .O(\as_up_tdata[13]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[13]_INST_0_i_7 
       (.I0(\mem_reg[15] [13]),
        .I1(\mem_reg[14] [13]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [13]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [13]),
        .O(\as_up_tdata[13]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[14]_INST_0 
       (.I0(\as_up_tdata[14]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[14]));
  MUXF8 \as_up_tdata[14]_INST_0_i_1 
       (.I0(\as_up_tdata[14]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[14]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[14]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[14]_INST_0_i_2 
       (.I0(\as_up_tdata[14]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[14]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[14]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[14]_INST_0_i_3 
       (.I0(\as_up_tdata[14]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[14]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[14]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[14]_INST_0_i_4 
       (.I0(\mem_reg[3] [14]),
        .I1(\mem_reg[2] [14]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [14]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [14]),
        .O(\as_up_tdata[14]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[14]_INST_0_i_5 
       (.I0(\mem_reg[7] [14]),
        .I1(\mem_reg[6] [14]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [14]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [14]),
        .O(\as_up_tdata[14]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[14]_INST_0_i_6 
       (.I0(\mem_reg[11] [14]),
        .I1(\mem_reg[10] [14]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [14]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [14]),
        .O(\as_up_tdata[14]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[14]_INST_0_i_7 
       (.I0(\mem_reg[15] [14]),
        .I1(\mem_reg[14] [14]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [14]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [14]),
        .O(\as_up_tdata[14]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[15]_INST_0 
       (.I0(\as_up_tdata[15]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[15]));
  MUXF8 \as_up_tdata[15]_INST_0_i_1 
       (.I0(\as_up_tdata[15]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[15]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[15]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[15]_INST_0_i_2 
       (.I0(\as_up_tdata[15]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[15]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[15]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[15]_INST_0_i_3 
       (.I0(\as_up_tdata[15]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[15]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[15]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[15]_INST_0_i_4 
       (.I0(\mem_reg[3] [15]),
        .I1(\mem_reg[2] [15]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [15]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [15]),
        .O(\as_up_tdata[15]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[15]_INST_0_i_5 
       (.I0(\mem_reg[7] [15]),
        .I1(\mem_reg[6] [15]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [15]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [15]),
        .O(\as_up_tdata[15]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[15]_INST_0_i_6 
       (.I0(\mem_reg[11] [15]),
        .I1(\mem_reg[10] [15]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [15]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [15]),
        .O(\as_up_tdata[15]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[15]_INST_0_i_7 
       (.I0(\mem_reg[15] [15]),
        .I1(\mem_reg[14] [15]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [15]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [15]),
        .O(\as_up_tdata[15]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[16]_INST_0 
       (.I0(\as_up_tdata[16]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[16]));
  MUXF8 \as_up_tdata[16]_INST_0_i_1 
       (.I0(\as_up_tdata[16]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[16]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[16]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[16]_INST_0_i_2 
       (.I0(\as_up_tdata[16]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[16]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[16]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[16]_INST_0_i_3 
       (.I0(\as_up_tdata[16]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[16]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[16]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[16]_INST_0_i_4 
       (.I0(\mem_reg[3] [16]),
        .I1(\mem_reg[2] [16]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [16]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [16]),
        .O(\as_up_tdata[16]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[16]_INST_0_i_5 
       (.I0(\mem_reg[7] [16]),
        .I1(\mem_reg[6] [16]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [16]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [16]),
        .O(\as_up_tdata[16]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[16]_INST_0_i_6 
       (.I0(\mem_reg[11] [16]),
        .I1(\mem_reg[10] [16]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [16]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [16]),
        .O(\as_up_tdata[16]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[16]_INST_0_i_7 
       (.I0(\mem_reg[15] [16]),
        .I1(\mem_reg[14] [16]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [16]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [16]),
        .O(\as_up_tdata[16]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[17]_INST_0 
       (.I0(\as_up_tdata[17]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[17]));
  MUXF8 \as_up_tdata[17]_INST_0_i_1 
       (.I0(\as_up_tdata[17]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[17]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[17]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[17]_INST_0_i_2 
       (.I0(\as_up_tdata[17]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[17]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[17]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[17]_INST_0_i_3 
       (.I0(\as_up_tdata[17]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[17]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[17]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[17]_INST_0_i_4 
       (.I0(\mem_reg[3] [17]),
        .I1(\mem_reg[2] [17]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [17]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [17]),
        .O(\as_up_tdata[17]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[17]_INST_0_i_5 
       (.I0(\mem_reg[7] [17]),
        .I1(\mem_reg[6] [17]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [17]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [17]),
        .O(\as_up_tdata[17]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[17]_INST_0_i_6 
       (.I0(\mem_reg[11] [17]),
        .I1(\mem_reg[10] [17]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [17]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [17]),
        .O(\as_up_tdata[17]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[17]_INST_0_i_7 
       (.I0(\mem_reg[15] [17]),
        .I1(\mem_reg[14] [17]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [17]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [17]),
        .O(\as_up_tdata[17]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[18]_INST_0 
       (.I0(\as_up_tdata[18]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[18]));
  MUXF8 \as_up_tdata[18]_INST_0_i_1 
       (.I0(\as_up_tdata[18]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[18]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[18]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[18]_INST_0_i_2 
       (.I0(\as_up_tdata[18]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[18]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[18]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[18]_INST_0_i_3 
       (.I0(\as_up_tdata[18]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[18]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[18]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[18]_INST_0_i_4 
       (.I0(\mem_reg[3] [18]),
        .I1(\mem_reg[2] [18]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [18]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [18]),
        .O(\as_up_tdata[18]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[18]_INST_0_i_5 
       (.I0(\mem_reg[7] [18]),
        .I1(\mem_reg[6] [18]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [18]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [18]),
        .O(\as_up_tdata[18]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[18]_INST_0_i_6 
       (.I0(\mem_reg[11] [18]),
        .I1(\mem_reg[10] [18]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [18]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [18]),
        .O(\as_up_tdata[18]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[18]_INST_0_i_7 
       (.I0(\mem_reg[15] [18]),
        .I1(\mem_reg[14] [18]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [18]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [18]),
        .O(\as_up_tdata[18]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[19]_INST_0 
       (.I0(\as_up_tdata[19]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[19]));
  MUXF8 \as_up_tdata[19]_INST_0_i_1 
       (.I0(\as_up_tdata[19]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[19]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[19]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[19]_INST_0_i_2 
       (.I0(\as_up_tdata[19]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[19]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[19]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[19]_INST_0_i_3 
       (.I0(\as_up_tdata[19]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[19]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[19]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[19]_INST_0_i_4 
       (.I0(\mem_reg[3] [19]),
        .I1(\mem_reg[2] [19]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [19]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [19]),
        .O(\as_up_tdata[19]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[19]_INST_0_i_5 
       (.I0(\mem_reg[7] [19]),
        .I1(\mem_reg[6] [19]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [19]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [19]),
        .O(\as_up_tdata[19]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[19]_INST_0_i_6 
       (.I0(\mem_reg[11] [19]),
        .I1(\mem_reg[10] [19]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [19]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [19]),
        .O(\as_up_tdata[19]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[19]_INST_0_i_7 
       (.I0(\mem_reg[15] [19]),
        .I1(\mem_reg[14] [19]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [19]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [19]),
        .O(\as_up_tdata[19]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[1]_INST_0 
       (.I0(\as_up_tdata[1]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[1]));
  MUXF8 \as_up_tdata[1]_INST_0_i_1 
       (.I0(\as_up_tdata[1]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[1]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[1]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[1]_INST_0_i_2 
       (.I0(\as_up_tdata[1]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[1]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[1]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[1]_INST_0_i_3 
       (.I0(\as_up_tdata[1]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[1]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[1]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[1]_INST_0_i_4 
       (.I0(\mem_reg[3] [1]),
        .I1(\mem_reg[2] [1]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [1]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [1]),
        .O(\as_up_tdata[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[1]_INST_0_i_5 
       (.I0(\mem_reg[7] [1]),
        .I1(\mem_reg[6] [1]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [1]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [1]),
        .O(\as_up_tdata[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[1]_INST_0_i_6 
       (.I0(\mem_reg[11] [1]),
        .I1(\mem_reg[10] [1]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [1]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [1]),
        .O(\as_up_tdata[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[1]_INST_0_i_7 
       (.I0(\mem_reg[15] [1]),
        .I1(\mem_reg[14] [1]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [1]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [1]),
        .O(\as_up_tdata[1]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[20]_INST_0 
       (.I0(\as_up_tdata[20]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[20]));
  MUXF8 \as_up_tdata[20]_INST_0_i_1 
       (.I0(\as_up_tdata[20]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[20]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[20]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[20]_INST_0_i_2 
       (.I0(\as_up_tdata[20]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[20]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[20]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[20]_INST_0_i_3 
       (.I0(\as_up_tdata[20]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[20]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[20]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[20]_INST_0_i_4 
       (.I0(\mem_reg[3] [20]),
        .I1(\mem_reg[2] [20]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [20]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [20]),
        .O(\as_up_tdata[20]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[20]_INST_0_i_5 
       (.I0(\mem_reg[7] [20]),
        .I1(\mem_reg[6] [20]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [20]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [20]),
        .O(\as_up_tdata[20]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[20]_INST_0_i_6 
       (.I0(\mem_reg[11] [20]),
        .I1(\mem_reg[10] [20]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [20]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [20]),
        .O(\as_up_tdata[20]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[20]_INST_0_i_7 
       (.I0(\mem_reg[15] [20]),
        .I1(\mem_reg[14] [20]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [20]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [20]),
        .O(\as_up_tdata[20]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[21]_INST_0 
       (.I0(\as_up_tdata[21]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[21]));
  MUXF8 \as_up_tdata[21]_INST_0_i_1 
       (.I0(\as_up_tdata[21]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[21]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[21]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[21]_INST_0_i_2 
       (.I0(\as_up_tdata[21]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[21]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[21]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[21]_INST_0_i_3 
       (.I0(\as_up_tdata[21]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[21]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[21]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[21]_INST_0_i_4 
       (.I0(\mem_reg[3] [21]),
        .I1(\mem_reg[2] [21]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [21]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [21]),
        .O(\as_up_tdata[21]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[21]_INST_0_i_5 
       (.I0(\mem_reg[7] [21]),
        .I1(\mem_reg[6] [21]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [21]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [21]),
        .O(\as_up_tdata[21]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[21]_INST_0_i_6 
       (.I0(\mem_reg[11] [21]),
        .I1(\mem_reg[10] [21]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [21]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [21]),
        .O(\as_up_tdata[21]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[21]_INST_0_i_7 
       (.I0(\mem_reg[15] [21]),
        .I1(\mem_reg[14] [21]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [21]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [21]),
        .O(\as_up_tdata[21]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[22]_INST_0 
       (.I0(\as_up_tdata[22]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[22]));
  MUXF8 \as_up_tdata[22]_INST_0_i_1 
       (.I0(\as_up_tdata[22]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[22]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[22]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[22]_INST_0_i_2 
       (.I0(\as_up_tdata[22]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[22]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[22]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[22]_INST_0_i_3 
       (.I0(\as_up_tdata[22]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[22]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[22]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[22]_INST_0_i_4 
       (.I0(\mem_reg[3] [22]),
        .I1(\mem_reg[2] [22]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [22]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [22]),
        .O(\as_up_tdata[22]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[22]_INST_0_i_5 
       (.I0(\mem_reg[7] [22]),
        .I1(\mem_reg[6] [22]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [22]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [22]),
        .O(\as_up_tdata[22]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[22]_INST_0_i_6 
       (.I0(\mem_reg[11] [22]),
        .I1(\mem_reg[10] [22]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [22]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [22]),
        .O(\as_up_tdata[22]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[22]_INST_0_i_7 
       (.I0(\mem_reg[15] [22]),
        .I1(\mem_reg[14] [22]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [22]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [22]),
        .O(\as_up_tdata[22]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[23]_INST_0 
       (.I0(\as_up_tdata[23]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[23]));
  MUXF8 \as_up_tdata[23]_INST_0_i_1 
       (.I0(\as_up_tdata[23]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[23]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[23]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[23]_INST_0_i_2 
       (.I0(\as_up_tdata[23]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[23]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[23]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[23]_INST_0_i_3 
       (.I0(\as_up_tdata[23]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[23]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[23]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[23]_INST_0_i_4 
       (.I0(\mem_reg[3] [23]),
        .I1(\mem_reg[2] [23]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [23]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [23]),
        .O(\as_up_tdata[23]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[23]_INST_0_i_5 
       (.I0(\mem_reg[7] [23]),
        .I1(\mem_reg[6] [23]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [23]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [23]),
        .O(\as_up_tdata[23]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[23]_INST_0_i_6 
       (.I0(\mem_reg[11] [23]),
        .I1(\mem_reg[10] [23]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [23]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [23]),
        .O(\as_up_tdata[23]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[23]_INST_0_i_7 
       (.I0(\mem_reg[15] [23]),
        .I1(\mem_reg[14] [23]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [23]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [23]),
        .O(\as_up_tdata[23]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[24]_INST_0 
       (.I0(\as_up_tdata[24]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[24]));
  MUXF8 \as_up_tdata[24]_INST_0_i_1 
       (.I0(\as_up_tdata[24]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[24]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[24]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[24]_INST_0_i_2 
       (.I0(\as_up_tdata[24]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[24]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[24]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[24]_INST_0_i_3 
       (.I0(\as_up_tdata[24]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[24]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[24]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[24]_INST_0_i_4 
       (.I0(\mem_reg[3] [24]),
        .I1(\mem_reg[2] [24]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [24]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [24]),
        .O(\as_up_tdata[24]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[24]_INST_0_i_5 
       (.I0(\mem_reg[7] [24]),
        .I1(\mem_reg[6] [24]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [24]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [24]),
        .O(\as_up_tdata[24]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[24]_INST_0_i_6 
       (.I0(\mem_reg[11] [24]),
        .I1(\mem_reg[10] [24]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [24]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [24]),
        .O(\as_up_tdata[24]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[24]_INST_0_i_7 
       (.I0(\mem_reg[15] [24]),
        .I1(\mem_reg[14] [24]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [24]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [24]),
        .O(\as_up_tdata[24]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[25]_INST_0 
       (.I0(\as_up_tdata[25]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[25]));
  MUXF8 \as_up_tdata[25]_INST_0_i_1 
       (.I0(\as_up_tdata[25]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[25]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[25]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[25]_INST_0_i_2 
       (.I0(\as_up_tdata[25]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[25]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[25]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[25]_INST_0_i_3 
       (.I0(\as_up_tdata[25]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[25]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[25]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[25]_INST_0_i_4 
       (.I0(\mem_reg[3] [25]),
        .I1(\mem_reg[2] [25]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [25]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [25]),
        .O(\as_up_tdata[25]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[25]_INST_0_i_5 
       (.I0(\mem_reg[7] [25]),
        .I1(\mem_reg[6] [25]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [25]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [25]),
        .O(\as_up_tdata[25]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[25]_INST_0_i_6 
       (.I0(\mem_reg[11] [25]),
        .I1(\mem_reg[10] [25]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [25]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [25]),
        .O(\as_up_tdata[25]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[25]_INST_0_i_7 
       (.I0(\mem_reg[15] [25]),
        .I1(\mem_reg[14] [25]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [25]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [25]),
        .O(\as_up_tdata[25]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[26]_INST_0 
       (.I0(\as_up_tdata[26]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[26]));
  MUXF8 \as_up_tdata[26]_INST_0_i_1 
       (.I0(\as_up_tdata[26]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[26]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[26]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[26]_INST_0_i_2 
       (.I0(\as_up_tdata[26]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[26]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[26]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[26]_INST_0_i_3 
       (.I0(\as_up_tdata[26]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[26]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[26]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[26]_INST_0_i_4 
       (.I0(\mem_reg[3] [26]),
        .I1(\mem_reg[2] [26]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [26]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [26]),
        .O(\as_up_tdata[26]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[26]_INST_0_i_5 
       (.I0(\mem_reg[7] [26]),
        .I1(\mem_reg[6] [26]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [26]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [26]),
        .O(\as_up_tdata[26]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[26]_INST_0_i_6 
       (.I0(\mem_reg[11] [26]),
        .I1(\mem_reg[10] [26]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [26]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [26]),
        .O(\as_up_tdata[26]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[26]_INST_0_i_7 
       (.I0(\mem_reg[15] [26]),
        .I1(\mem_reg[14] [26]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [26]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [26]),
        .O(\as_up_tdata[26]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[27]_INST_0 
       (.I0(\as_up_tdata[27]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[27]));
  MUXF8 \as_up_tdata[27]_INST_0_i_1 
       (.I0(\as_up_tdata[27]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[27]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[27]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[27]_INST_0_i_2 
       (.I0(\as_up_tdata[27]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[27]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[27]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[27]_INST_0_i_3 
       (.I0(\as_up_tdata[27]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[27]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[27]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[27]_INST_0_i_4 
       (.I0(\mem_reg[3] [27]),
        .I1(\mem_reg[2] [27]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [27]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [27]),
        .O(\as_up_tdata[27]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[27]_INST_0_i_5 
       (.I0(\mem_reg[7] [27]),
        .I1(\mem_reg[6] [27]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [27]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [27]),
        .O(\as_up_tdata[27]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[27]_INST_0_i_6 
       (.I0(\mem_reg[11] [27]),
        .I1(\mem_reg[10] [27]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [27]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [27]),
        .O(\as_up_tdata[27]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[27]_INST_0_i_7 
       (.I0(\mem_reg[15] [27]),
        .I1(\mem_reg[14] [27]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [27]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [27]),
        .O(\as_up_tdata[27]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[28]_INST_0 
       (.I0(\as_up_tdata[28]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[28]));
  MUXF8 \as_up_tdata[28]_INST_0_i_1 
       (.I0(\as_up_tdata[28]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[28]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[28]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[28]_INST_0_i_2 
       (.I0(\as_up_tdata[28]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[28]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[28]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[28]_INST_0_i_3 
       (.I0(\as_up_tdata[28]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[28]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[28]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[28]_INST_0_i_4 
       (.I0(\mem_reg[3] [28]),
        .I1(\mem_reg[2] [28]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [28]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [28]),
        .O(\as_up_tdata[28]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[28]_INST_0_i_5 
       (.I0(\mem_reg[7] [28]),
        .I1(\mem_reg[6] [28]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [28]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [28]),
        .O(\as_up_tdata[28]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[28]_INST_0_i_6 
       (.I0(\mem_reg[11] [28]),
        .I1(\mem_reg[10] [28]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [28]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [28]),
        .O(\as_up_tdata[28]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[28]_INST_0_i_7 
       (.I0(\mem_reg[15] [28]),
        .I1(\mem_reg[14] [28]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [28]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [28]),
        .O(\as_up_tdata[28]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[29]_INST_0 
       (.I0(\as_up_tdata[29]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[29]));
  MUXF8 \as_up_tdata[29]_INST_0_i_1 
       (.I0(\as_up_tdata[29]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[29]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[29]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[29]_INST_0_i_2 
       (.I0(\as_up_tdata[29]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[29]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[29]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[29]_INST_0_i_3 
       (.I0(\as_up_tdata[29]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[29]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[29]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[29]_INST_0_i_4 
       (.I0(\mem_reg[3] [29]),
        .I1(\mem_reg[2] [29]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [29]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [29]),
        .O(\as_up_tdata[29]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[29]_INST_0_i_5 
       (.I0(\mem_reg[7] [29]),
        .I1(\mem_reg[6] [29]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [29]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [29]),
        .O(\as_up_tdata[29]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[29]_INST_0_i_6 
       (.I0(\mem_reg[11] [29]),
        .I1(\mem_reg[10] [29]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [29]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [29]),
        .O(\as_up_tdata[29]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[29]_INST_0_i_7 
       (.I0(\mem_reg[15] [29]),
        .I1(\mem_reg[14] [29]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [29]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [29]),
        .O(\as_up_tdata[29]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[2]_INST_0 
       (.I0(\as_up_tdata[2]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[2]));
  MUXF8 \as_up_tdata[2]_INST_0_i_1 
       (.I0(\as_up_tdata[2]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[2]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[2]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[2]_INST_0_i_2 
       (.I0(\as_up_tdata[2]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[2]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[2]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[2]_INST_0_i_3 
       (.I0(\as_up_tdata[2]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[2]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[2]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[2]_INST_0_i_4 
       (.I0(\mem_reg[3] [2]),
        .I1(\mem_reg[2] [2]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [2]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [2]),
        .O(\as_up_tdata[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[2]_INST_0_i_5 
       (.I0(\mem_reg[7] [2]),
        .I1(\mem_reg[6] [2]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [2]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [2]),
        .O(\as_up_tdata[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[2]_INST_0_i_6 
       (.I0(\mem_reg[11] [2]),
        .I1(\mem_reg[10] [2]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [2]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [2]),
        .O(\as_up_tdata[2]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[2]_INST_0_i_7 
       (.I0(\mem_reg[15] [2]),
        .I1(\mem_reg[14] [2]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [2]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [2]),
        .O(\as_up_tdata[2]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[30]_INST_0 
       (.I0(\as_up_tdata[30]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[30]));
  MUXF8 \as_up_tdata[30]_INST_0_i_1 
       (.I0(\as_up_tdata[30]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[30]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[30]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[30]_INST_0_i_2 
       (.I0(\as_up_tdata[30]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[30]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[30]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[30]_INST_0_i_3 
       (.I0(\as_up_tdata[30]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[30]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[30]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[30]_INST_0_i_4 
       (.I0(\mem_reg[3] [30]),
        .I1(\mem_reg[2] [30]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [30]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [30]),
        .O(\as_up_tdata[30]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[30]_INST_0_i_5 
       (.I0(\mem_reg[7] [30]),
        .I1(\mem_reg[6] [30]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [30]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [30]),
        .O(\as_up_tdata[30]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[30]_INST_0_i_6 
       (.I0(\mem_reg[11] [30]),
        .I1(\mem_reg[10] [30]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [30]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [30]),
        .O(\as_up_tdata[30]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[30]_INST_0_i_7 
       (.I0(\mem_reg[15] [30]),
        .I1(\mem_reg[14] [30]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [30]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [30]),
        .O(\as_up_tdata[30]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[31]_INST_0 
       (.I0(\as_up_tdata[31]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[31]));
  MUXF8 \as_up_tdata[31]_INST_0_i_1 
       (.I0(\as_up_tdata[31]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[31]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[31]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_10 
       (.I0(\mem_reg[3] [31]),
        .I1(\mem_reg[2] [31]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [31]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [31]),
        .O(\as_up_tdata[31]_INST_0_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_11 
       (.I0(\mem_reg[7] [31]),
        .I1(\mem_reg[6] [31]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [31]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [31]),
        .O(\as_up_tdata[31]_INST_0_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_12 
       (.I0(\mem_reg[11] [31]),
        .I1(\mem_reg[10] [31]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [31]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [31]),
        .O(\as_up_tdata[31]_INST_0_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_13 
       (.I0(\mem_reg[15] [31]),
        .I1(\mem_reg[14] [31]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [31]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [31]),
        .O(\as_up_tdata[31]_INST_0_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_14 
       (.I0(\mem_reg[3] [46]),
        .I1(\mem_reg[2] [46]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [46]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [46]),
        .O(\as_up_tdata[31]_INST_0_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_15 
       (.I0(\mem_reg[7] [46]),
        .I1(\mem_reg[6] [46]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [46]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [46]),
        .O(\as_up_tdata[31]_INST_0_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_16 
       (.I0(\mem_reg[11] [46]),
        .I1(\mem_reg[10] [46]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [46]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [46]),
        .O(\as_up_tdata[31]_INST_0_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_17 
       (.I0(\mem_reg[15] [46]),
        .I1(\mem_reg[14] [46]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [46]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [46]),
        .O(\as_up_tdata[31]_INST_0_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_18 
       (.I0(\mem_reg[3] [47]),
        .I1(\mem_reg[2] [47]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [47]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [47]),
        .O(\as_up_tdata[31]_INST_0_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_19 
       (.I0(\mem_reg[7] [47]),
        .I1(\mem_reg[6] [47]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [47]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [47]),
        .O(\as_up_tdata[31]_INST_0_i_19_n_0 ));
  MUXF8 \as_up_tdata[31]_INST_0_i_2 
       (.I0(\as_up_tdata[31]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[31]_INST_0_i_7_n_0 ),
        .O(p_0_in__1[0]),
        .S(rd_ptr_reg_reg[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_20 
       (.I0(\mem_reg[11] [47]),
        .I1(\mem_reg[10] [47]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [47]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [47]),
        .O(\as_up_tdata[31]_INST_0_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[31]_INST_0_i_21 
       (.I0(\mem_reg[15] [47]),
        .I1(\mem_reg[14] [47]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [47]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [47]),
        .O(\as_up_tdata[31]_INST_0_i_21_n_0 ));
  MUXF8 \as_up_tdata[31]_INST_0_i_3 
       (.I0(\as_up_tdata[31]_INST_0_i_8_n_0 ),
        .I1(\as_up_tdata[31]_INST_0_i_9_n_0 ),
        .O(p_0_in__1[1]),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[31]_INST_0_i_4 
       (.I0(\as_up_tdata[31]_INST_0_i_10_n_0 ),
        .I1(\as_up_tdata[31]_INST_0_i_11_n_0 ),
        .O(\as_up_tdata[31]_INST_0_i_4_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[31]_INST_0_i_5 
       (.I0(\as_up_tdata[31]_INST_0_i_12_n_0 ),
        .I1(\as_up_tdata[31]_INST_0_i_13_n_0 ),
        .O(\as_up_tdata[31]_INST_0_i_5_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[31]_INST_0_i_6 
       (.I0(\as_up_tdata[31]_INST_0_i_14_n_0 ),
        .I1(\as_up_tdata[31]_INST_0_i_15_n_0 ),
        .O(\as_up_tdata[31]_INST_0_i_6_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[31]_INST_0_i_7 
       (.I0(\as_up_tdata[31]_INST_0_i_16_n_0 ),
        .I1(\as_up_tdata[31]_INST_0_i_17_n_0 ),
        .O(\as_up_tdata[31]_INST_0_i_7_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[31]_INST_0_i_8 
       (.I0(\as_up_tdata[31]_INST_0_i_18_n_0 ),
        .I1(\as_up_tdata[31]_INST_0_i_19_n_0 ),
        .O(\as_up_tdata[31]_INST_0_i_8_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[31]_INST_0_i_9 
       (.I0(\as_up_tdata[31]_INST_0_i_20_n_0 ),
        .I1(\as_up_tdata[31]_INST_0_i_21_n_0 ),
        .O(\as_up_tdata[31]_INST_0_i_9_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[3]_INST_0 
       (.I0(\as_up_tdata[3]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[3]));
  MUXF8 \as_up_tdata[3]_INST_0_i_1 
       (.I0(\as_up_tdata[3]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[3]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[3]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[3]_INST_0_i_2 
       (.I0(\as_up_tdata[3]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[3]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[3]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[3]_INST_0_i_3 
       (.I0(\as_up_tdata[3]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[3]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[3]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[3]_INST_0_i_4 
       (.I0(\mem_reg[3] [3]),
        .I1(\mem_reg[2] [3]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [3]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [3]),
        .O(\as_up_tdata[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[3]_INST_0_i_5 
       (.I0(\mem_reg[7] [3]),
        .I1(\mem_reg[6] [3]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [3]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [3]),
        .O(\as_up_tdata[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[3]_INST_0_i_6 
       (.I0(\mem_reg[11] [3]),
        .I1(\mem_reg[10] [3]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [3]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [3]),
        .O(\as_up_tdata[3]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[3]_INST_0_i_7 
       (.I0(\mem_reg[15] [3]),
        .I1(\mem_reg[14] [3]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [3]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [3]),
        .O(\as_up_tdata[3]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[4]_INST_0 
       (.I0(\as_up_tdata[4]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[4]));
  MUXF8 \as_up_tdata[4]_INST_0_i_1 
       (.I0(\as_up_tdata[4]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[4]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[4]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[4]_INST_0_i_2 
       (.I0(\as_up_tdata[4]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[4]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[4]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[4]_INST_0_i_3 
       (.I0(\as_up_tdata[4]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[4]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[4]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[4]_INST_0_i_4 
       (.I0(\mem_reg[3] [4]),
        .I1(\mem_reg[2] [4]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [4]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [4]),
        .O(\as_up_tdata[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[4]_INST_0_i_5 
       (.I0(\mem_reg[7] [4]),
        .I1(\mem_reg[6] [4]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [4]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [4]),
        .O(\as_up_tdata[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[4]_INST_0_i_6 
       (.I0(\mem_reg[11] [4]),
        .I1(\mem_reg[10] [4]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [4]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [4]),
        .O(\as_up_tdata[4]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[4]_INST_0_i_7 
       (.I0(\mem_reg[15] [4]),
        .I1(\mem_reg[14] [4]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [4]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [4]),
        .O(\as_up_tdata[4]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[5]_INST_0 
       (.I0(\as_up_tdata[5]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[5]));
  MUXF8 \as_up_tdata[5]_INST_0_i_1 
       (.I0(\as_up_tdata[5]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[5]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[5]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[5]_INST_0_i_2 
       (.I0(\as_up_tdata[5]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[5]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[5]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[5]_INST_0_i_3 
       (.I0(\as_up_tdata[5]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[5]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[5]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[5]_INST_0_i_4 
       (.I0(\mem_reg[3] [5]),
        .I1(\mem_reg[2] [5]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [5]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [5]),
        .O(\as_up_tdata[5]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[5]_INST_0_i_5 
       (.I0(\mem_reg[7] [5]),
        .I1(\mem_reg[6] [5]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [5]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [5]),
        .O(\as_up_tdata[5]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[5]_INST_0_i_6 
       (.I0(\mem_reg[11] [5]),
        .I1(\mem_reg[10] [5]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [5]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [5]),
        .O(\as_up_tdata[5]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[5]_INST_0_i_7 
       (.I0(\mem_reg[15] [5]),
        .I1(\mem_reg[14] [5]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [5]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [5]),
        .O(\as_up_tdata[5]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[6]_INST_0 
       (.I0(\as_up_tdata[6]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[6]));
  MUXF8 \as_up_tdata[6]_INST_0_i_1 
       (.I0(\as_up_tdata[6]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[6]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[6]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[6]_INST_0_i_2 
       (.I0(\as_up_tdata[6]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[6]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[6]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[6]_INST_0_i_3 
       (.I0(\as_up_tdata[6]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[6]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[6]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[6]_INST_0_i_4 
       (.I0(\mem_reg[3] [6]),
        .I1(\mem_reg[2] [6]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [6]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [6]),
        .O(\as_up_tdata[6]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[6]_INST_0_i_5 
       (.I0(\mem_reg[7] [6]),
        .I1(\mem_reg[6] [6]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [6]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [6]),
        .O(\as_up_tdata[6]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[6]_INST_0_i_6 
       (.I0(\mem_reg[11] [6]),
        .I1(\mem_reg[10] [6]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [6]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [6]),
        .O(\as_up_tdata[6]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[6]_INST_0_i_7 
       (.I0(\mem_reg[15] [6]),
        .I1(\mem_reg[14] [6]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [6]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [6]),
        .O(\as_up_tdata[6]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[7]_INST_0 
       (.I0(\as_up_tdata[7]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[7]));
  MUXF8 \as_up_tdata[7]_INST_0_i_1 
       (.I0(\as_up_tdata[7]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[7]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[7]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[7]_INST_0_i_2 
       (.I0(\as_up_tdata[7]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[7]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[7]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[7]_INST_0_i_3 
       (.I0(\as_up_tdata[7]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[7]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[7]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[7]_INST_0_i_4 
       (.I0(\mem_reg[3] [7]),
        .I1(\mem_reg[2] [7]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [7]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [7]),
        .O(\as_up_tdata[7]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[7]_INST_0_i_5 
       (.I0(\mem_reg[7] [7]),
        .I1(\mem_reg[6] [7]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [7]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [7]),
        .O(\as_up_tdata[7]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[7]_INST_0_i_6 
       (.I0(\mem_reg[11] [7]),
        .I1(\mem_reg[10] [7]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [7]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [7]),
        .O(\as_up_tdata[7]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[7]_INST_0_i_7 
       (.I0(\mem_reg[15] [7]),
        .I1(\mem_reg[14] [7]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [7]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [7]),
        .O(\as_up_tdata[7]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[8]_INST_0 
       (.I0(\as_up_tdata[8]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[8]));
  MUXF8 \as_up_tdata[8]_INST_0_i_1 
       (.I0(\as_up_tdata[8]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[8]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[8]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[8]_INST_0_i_2 
       (.I0(\as_up_tdata[8]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[8]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[8]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[8]_INST_0_i_3 
       (.I0(\as_up_tdata[8]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[8]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[8]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[8]_INST_0_i_4 
       (.I0(\mem_reg[3] [8]),
        .I1(\mem_reg[2] [8]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [8]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [8]),
        .O(\as_up_tdata[8]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[8]_INST_0_i_5 
       (.I0(\mem_reg[7] [8]),
        .I1(\mem_reg[6] [8]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [8]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [8]),
        .O(\as_up_tdata[8]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[8]_INST_0_i_6 
       (.I0(\mem_reg[11] [8]),
        .I1(\mem_reg[10] [8]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [8]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [8]),
        .O(\as_up_tdata[8]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[8]_INST_0_i_7 
       (.I0(\mem_reg[15] [8]),
        .I1(\mem_reg[14] [8]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [8]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [8]),
        .O(\as_up_tdata[8]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tdata[9]_INST_0 
       (.I0(\as_up_tdata[9]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tdata[9]));
  MUXF8 \as_up_tdata[9]_INST_0_i_1 
       (.I0(\as_up_tdata[9]_INST_0_i_2_n_0 ),
        .I1(\as_up_tdata[9]_INST_0_i_3_n_0 ),
        .O(\as_up_tdata[9]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tdata[9]_INST_0_i_2 
       (.I0(\as_up_tdata[9]_INST_0_i_4_n_0 ),
        .I1(\as_up_tdata[9]_INST_0_i_5_n_0 ),
        .O(\as_up_tdata[9]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tdata[9]_INST_0_i_3 
       (.I0(\as_up_tdata[9]_INST_0_i_6_n_0 ),
        .I1(\as_up_tdata[9]_INST_0_i_7_n_0 ),
        .O(\as_up_tdata[9]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[9]_INST_0_i_4 
       (.I0(\mem_reg[3] [9]),
        .I1(\mem_reg[2] [9]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[1] [9]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[0] [9]),
        .O(\as_up_tdata[9]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[9]_INST_0_i_5 
       (.I0(\mem_reg[7] [9]),
        .I1(\mem_reg[6] [9]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[5] [9]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[4] [9]),
        .O(\as_up_tdata[9]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[9]_INST_0_i_6 
       (.I0(\mem_reg[11] [9]),
        .I1(\mem_reg[10] [9]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[9] [9]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[8] [9]),
        .O(\as_up_tdata[9]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tdata[9]_INST_0_i_7 
       (.I0(\mem_reg[15] [9]),
        .I1(\mem_reg[14] [9]),
        .I2(rd_ptr_reg_reg[1]),
        .I3(\mem_reg[13] [9]),
        .I4(rd_ptr_reg_reg[0]),
        .I5(\mem_reg[12] [9]),
        .O(\as_up_tdata[9]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tkeep[0]_INST_0 
       (.I0(\as_up_tkeep[0]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tkeep[0]));
  MUXF8 \as_up_tkeep[0]_INST_0_i_1 
       (.I0(\as_up_tkeep[0]_INST_0_i_2_n_0 ),
        .I1(\as_up_tkeep[0]_INST_0_i_3_n_0 ),
        .O(\as_up_tkeep[0]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tkeep[0]_INST_0_i_2 
       (.I0(\as_up_tkeep[0]_INST_0_i_4_n_0 ),
        .I1(\as_up_tkeep[0]_INST_0_i_5_n_0 ),
        .O(\as_up_tkeep[0]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tkeep[0]_INST_0_i_3 
       (.I0(\as_up_tkeep[0]_INST_0_i_6_n_0 ),
        .I1(\as_up_tkeep[0]_INST_0_i_7_n_0 ),
        .O(\as_up_tkeep[0]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[0]_INST_0_i_4 
       (.I0(\mem_reg[3] [41]),
        .I1(\mem_reg[2] [41]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [41]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [41]),
        .O(\as_up_tkeep[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[0]_INST_0_i_5 
       (.I0(\mem_reg[7] [41]),
        .I1(\mem_reg[6] [41]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [41]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [41]),
        .O(\as_up_tkeep[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[0]_INST_0_i_6 
       (.I0(\mem_reg[11] [41]),
        .I1(\mem_reg[10] [41]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [41]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [41]),
        .O(\as_up_tkeep[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[0]_INST_0_i_7 
       (.I0(\mem_reg[15] [41]),
        .I1(\mem_reg[14] [41]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [41]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [41]),
        .O(\as_up_tkeep[0]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tkeep[1]_INST_0 
       (.I0(\as_up_tkeep[1]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tkeep[1]));
  MUXF8 \as_up_tkeep[1]_INST_0_i_1 
       (.I0(\as_up_tkeep[1]_INST_0_i_2_n_0 ),
        .I1(\as_up_tkeep[1]_INST_0_i_3_n_0 ),
        .O(\as_up_tkeep[1]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tkeep[1]_INST_0_i_2 
       (.I0(\as_up_tkeep[1]_INST_0_i_4_n_0 ),
        .I1(\as_up_tkeep[1]_INST_0_i_5_n_0 ),
        .O(\as_up_tkeep[1]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tkeep[1]_INST_0_i_3 
       (.I0(\as_up_tkeep[1]_INST_0_i_6_n_0 ),
        .I1(\as_up_tkeep[1]_INST_0_i_7_n_0 ),
        .O(\as_up_tkeep[1]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[1]_INST_0_i_4 
       (.I0(\mem_reg[3] [42]),
        .I1(\mem_reg[2] [42]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [42]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [42]),
        .O(\as_up_tkeep[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[1]_INST_0_i_5 
       (.I0(\mem_reg[7] [42]),
        .I1(\mem_reg[6] [42]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [42]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [42]),
        .O(\as_up_tkeep[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[1]_INST_0_i_6 
       (.I0(\mem_reg[11] [42]),
        .I1(\mem_reg[10] [42]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [42]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [42]),
        .O(\as_up_tkeep[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[1]_INST_0_i_7 
       (.I0(\mem_reg[15] [42]),
        .I1(\mem_reg[14] [42]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [42]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [42]),
        .O(\as_up_tkeep[1]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tkeep[2]_INST_0 
       (.I0(\as_up_tkeep[2]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tkeep[2]));
  MUXF8 \as_up_tkeep[2]_INST_0_i_1 
       (.I0(\as_up_tkeep[2]_INST_0_i_2_n_0 ),
        .I1(\as_up_tkeep[2]_INST_0_i_3_n_0 ),
        .O(\as_up_tkeep[2]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tkeep[2]_INST_0_i_2 
       (.I0(\as_up_tkeep[2]_INST_0_i_4_n_0 ),
        .I1(\as_up_tkeep[2]_INST_0_i_5_n_0 ),
        .O(\as_up_tkeep[2]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tkeep[2]_INST_0_i_3 
       (.I0(\as_up_tkeep[2]_INST_0_i_6_n_0 ),
        .I1(\as_up_tkeep[2]_INST_0_i_7_n_0 ),
        .O(\as_up_tkeep[2]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[2]_INST_0_i_4 
       (.I0(\mem_reg[3] [43]),
        .I1(\mem_reg[2] [43]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [43]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [43]),
        .O(\as_up_tkeep[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[2]_INST_0_i_5 
       (.I0(\mem_reg[7] [43]),
        .I1(\mem_reg[6] [43]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [43]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [43]),
        .O(\as_up_tkeep[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[2]_INST_0_i_6 
       (.I0(\mem_reg[11] [43]),
        .I1(\mem_reg[10] [43]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [43]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [43]),
        .O(\as_up_tkeep[2]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[2]_INST_0_i_7 
       (.I0(\mem_reg[15] [43]),
        .I1(\mem_reg[14] [43]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [43]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [43]),
        .O(\as_up_tkeep[2]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tkeep[3]_INST_0 
       (.I0(\as_up_tkeep[3]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tkeep[3]));
  MUXF8 \as_up_tkeep[3]_INST_0_i_1 
       (.I0(\as_up_tkeep[3]_INST_0_i_2_n_0 ),
        .I1(\as_up_tkeep[3]_INST_0_i_3_n_0 ),
        .O(\as_up_tkeep[3]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tkeep[3]_INST_0_i_2 
       (.I0(\as_up_tkeep[3]_INST_0_i_4_n_0 ),
        .I1(\as_up_tkeep[3]_INST_0_i_5_n_0 ),
        .O(\as_up_tkeep[3]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tkeep[3]_INST_0_i_3 
       (.I0(\as_up_tkeep[3]_INST_0_i_6_n_0 ),
        .I1(\as_up_tkeep[3]_INST_0_i_7_n_0 ),
        .O(\as_up_tkeep[3]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[3]_INST_0_i_4 
       (.I0(\mem_reg[3] [44]),
        .I1(\mem_reg[2] [44]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [44]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [44]),
        .O(\as_up_tkeep[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[3]_INST_0_i_5 
       (.I0(\mem_reg[7] [44]),
        .I1(\mem_reg[6] [44]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [44]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [44]),
        .O(\as_up_tkeep[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[3]_INST_0_i_6 
       (.I0(\mem_reg[11] [44]),
        .I1(\mem_reg[10] [44]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [44]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [44]),
        .O(\as_up_tkeep[3]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tkeep[3]_INST_0_i_7 
       (.I0(\mem_reg[15] [44]),
        .I1(\mem_reg[14] [44]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [44]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [44]),
        .O(\as_up_tkeep[3]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h02)) 
    as_up_tlast_INST_0
       (.I0(as_up_tlast_INST_0_i_1_n_0),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tlast));
  MUXF8 as_up_tlast_INST_0_i_1
       (.I0(as_up_tlast_INST_0_i_2_n_0),
        .I1(as_up_tlast_INST_0_i_3_n_0),
        .O(as_up_tlast_INST_0_i_1_n_0),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 as_up_tlast_INST_0_i_2
       (.I0(as_up_tlast_INST_0_i_4_n_0),
        .I1(as_up_tlast_INST_0_i_5_n_0),
        .O(as_up_tlast_INST_0_i_2_n_0),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 as_up_tlast_INST_0_i_3
       (.I0(as_up_tlast_INST_0_i_6_n_0),
        .I1(as_up_tlast_INST_0_i_7_n_0),
        .O(as_up_tlast_INST_0_i_3_n_0),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    as_up_tlast_INST_0_i_4
       (.I0(\mem_reg[3] [45]),
        .I1(\mem_reg[2] [45]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [45]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [45]),
        .O(as_up_tlast_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    as_up_tlast_INST_0_i_5
       (.I0(\mem_reg[7] [45]),
        .I1(\mem_reg[6] [45]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [45]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [45]),
        .O(as_up_tlast_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    as_up_tlast_INST_0_i_6
       (.I0(\mem_reg[11] [45]),
        .I1(\mem_reg[10] [45]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [45]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [45]),
        .O(as_up_tlast_INST_0_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    as_up_tlast_INST_0_i_7
       (.I0(\mem_reg[15] [45]),
        .I1(\mem_reg[14] [45]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [45]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [45]),
        .O(as_up_tlast_INST_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    as_up_tready_INST_0
       (.I0(\grant_reg_reg_n_0_[0] ),
        .I1(is_as_tready),
        .O(as_up_tready));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tstrb[0]_INST_0 
       (.I0(p_1_in[0]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tstrb[0]));
  MUXF8 \as_up_tstrb[0]_INST_0_i_1 
       (.I0(\as_up_tstrb[0]_INST_0_i_2_n_0 ),
        .I1(\as_up_tstrb[0]_INST_0_i_3_n_0 ),
        .O(p_1_in[0]),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tstrb[0]_INST_0_i_2 
       (.I0(\as_up_tstrb[0]_INST_0_i_4_n_0 ),
        .I1(\as_up_tstrb[0]_INST_0_i_5_n_0 ),
        .O(\as_up_tstrb[0]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tstrb[0]_INST_0_i_3 
       (.I0(\as_up_tstrb[0]_INST_0_i_6_n_0 ),
        .I1(\as_up_tstrb[0]_INST_0_i_7_n_0 ),
        .O(\as_up_tstrb[0]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[0]_INST_0_i_4 
       (.I0(\mem_reg[3] [37]),
        .I1(\mem_reg[2] [37]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [37]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [37]),
        .O(\as_up_tstrb[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[0]_INST_0_i_5 
       (.I0(\mem_reg[7] [37]),
        .I1(\mem_reg[6] [37]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [37]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [37]),
        .O(\as_up_tstrb[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[0]_INST_0_i_6 
       (.I0(\mem_reg[11] [37]),
        .I1(\mem_reg[10] [37]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [37]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [37]),
        .O(\as_up_tstrb[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[0]_INST_0_i_7 
       (.I0(\mem_reg[15] [37]),
        .I1(\mem_reg[14] [37]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [37]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [37]),
        .O(\as_up_tstrb[0]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tstrb[1]_INST_0 
       (.I0(p_1_in[1]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tstrb[1]));
  MUXF8 \as_up_tstrb[1]_INST_0_i_1 
       (.I0(\as_up_tstrb[1]_INST_0_i_2_n_0 ),
        .I1(\as_up_tstrb[1]_INST_0_i_3_n_0 ),
        .O(p_1_in[1]),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tstrb[1]_INST_0_i_2 
       (.I0(\as_up_tstrb[1]_INST_0_i_4_n_0 ),
        .I1(\as_up_tstrb[1]_INST_0_i_5_n_0 ),
        .O(\as_up_tstrb[1]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tstrb[1]_INST_0_i_3 
       (.I0(\as_up_tstrb[1]_INST_0_i_6_n_0 ),
        .I1(\as_up_tstrb[1]_INST_0_i_7_n_0 ),
        .O(\as_up_tstrb[1]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[1]_INST_0_i_4 
       (.I0(\mem_reg[3] [38]),
        .I1(\mem_reg[2] [38]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [38]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [38]),
        .O(\as_up_tstrb[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[1]_INST_0_i_5 
       (.I0(\mem_reg[7] [38]),
        .I1(\mem_reg[6] [38]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [38]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [38]),
        .O(\as_up_tstrb[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[1]_INST_0_i_6 
       (.I0(\mem_reg[11] [38]),
        .I1(\mem_reg[10] [38]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [38]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [38]),
        .O(\as_up_tstrb[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[1]_INST_0_i_7 
       (.I0(\mem_reg[15] [38]),
        .I1(\mem_reg[14] [38]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [38]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [38]),
        .O(\as_up_tstrb[1]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tstrb[2]_INST_0 
       (.I0(p_1_in[2]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tstrb[2]));
  MUXF8 \as_up_tstrb[2]_INST_0_i_1 
       (.I0(\as_up_tstrb[2]_INST_0_i_2_n_0 ),
        .I1(\as_up_tstrb[2]_INST_0_i_3_n_0 ),
        .O(p_1_in[2]),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tstrb[2]_INST_0_i_2 
       (.I0(\as_up_tstrb[2]_INST_0_i_4_n_0 ),
        .I1(\as_up_tstrb[2]_INST_0_i_5_n_0 ),
        .O(\as_up_tstrb[2]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tstrb[2]_INST_0_i_3 
       (.I0(\as_up_tstrb[2]_INST_0_i_6_n_0 ),
        .I1(\as_up_tstrb[2]_INST_0_i_7_n_0 ),
        .O(\as_up_tstrb[2]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[2]_INST_0_i_4 
       (.I0(\mem_reg[3] [39]),
        .I1(\mem_reg[2] [39]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [39]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [39]),
        .O(\as_up_tstrb[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[2]_INST_0_i_5 
       (.I0(\mem_reg[7] [39]),
        .I1(\mem_reg[6] [39]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [39]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [39]),
        .O(\as_up_tstrb[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[2]_INST_0_i_6 
       (.I0(\mem_reg[11] [39]),
        .I1(\mem_reg[10] [39]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [39]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [39]),
        .O(\as_up_tstrb[2]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[2]_INST_0_i_7 
       (.I0(\mem_reg[15] [39]),
        .I1(\mem_reg[14] [39]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [39]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [39]),
        .O(\as_up_tstrb[2]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tstrb[3]_INST_0 
       (.I0(p_1_in[3]),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tstrb[3]));
  MUXF8 \as_up_tstrb[3]_INST_0_i_1 
       (.I0(\as_up_tstrb[3]_INST_0_i_2_n_0 ),
        .I1(\as_up_tstrb[3]_INST_0_i_3_n_0 ),
        .O(p_1_in[3]),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tstrb[3]_INST_0_i_2 
       (.I0(\as_up_tstrb[3]_INST_0_i_4_n_0 ),
        .I1(\as_up_tstrb[3]_INST_0_i_5_n_0 ),
        .O(\as_up_tstrb[3]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tstrb[3]_INST_0_i_3 
       (.I0(\as_up_tstrb[3]_INST_0_i_6_n_0 ),
        .I1(\as_up_tstrb[3]_INST_0_i_7_n_0 ),
        .O(\as_up_tstrb[3]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[3]_INST_0_i_4 
       (.I0(\mem_reg[3] [40]),
        .I1(\mem_reg[2] [40]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [40]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [40]),
        .O(\as_up_tstrb[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[3]_INST_0_i_5 
       (.I0(\mem_reg[7] [40]),
        .I1(\mem_reg[6] [40]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [40]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [40]),
        .O(\as_up_tstrb[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[3]_INST_0_i_6 
       (.I0(\mem_reg[11] [40]),
        .I1(\mem_reg[10] [40]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [40]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [40]),
        .O(\as_up_tstrb[3]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tstrb[3]_INST_0_i_7 
       (.I0(\mem_reg[15] [40]),
        .I1(\mem_reg[14] [40]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [40]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [40]),
        .O(\as_up_tstrb[3]_INST_0_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \as_up_tupsb[0]_INST_0 
       (.I0(\as_up_tupsb[0]_INST_0_i_1_n_0 ),
        .I1(rd_ptr_reg_reg[3]),
        .I2(\as_up_tupsb[0]_INST_0_i_2_n_0 ),
        .I3(p_0_in__1[0]),
        .I4(p_0_in__1[1]),
        .O(as_up_tupsb[0]));
  MUXF7 \as_up_tupsb[0]_INST_0_i_1 
       (.I0(\as_up_tupsb[0]_INST_0_i_3_n_0 ),
        .I1(\as_up_tupsb[0]_INST_0_i_4_n_0 ),
        .O(\as_up_tupsb[0]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tupsb[0]_INST_0_i_2 
       (.I0(\as_up_tupsb[0]_INST_0_i_5_n_0 ),
        .I1(\as_up_tupsb[0]_INST_0_i_6_n_0 ),
        .O(\as_up_tupsb[0]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[0]_INST_0_i_3 
       (.I0(\mem_reg[3] [32]),
        .I1(\mem_reg[2] [32]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [32]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [32]),
        .O(\as_up_tupsb[0]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[0]_INST_0_i_4 
       (.I0(\mem_reg[7] [32]),
        .I1(\mem_reg[6] [32]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [32]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [32]),
        .O(\as_up_tupsb[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[0]_INST_0_i_5 
       (.I0(\mem_reg[11] [32]),
        .I1(\mem_reg[10] [32]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [32]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [32]),
        .O(\as_up_tupsb[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[0]_INST_0_i_6 
       (.I0(\mem_reg[15] [32]),
        .I1(\mem_reg[14] [32]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [32]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [32]),
        .O(\as_up_tupsb[0]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \as_up_tupsb[1]_INST_0 
       (.I0(\as_up_tupsb[1]_INST_0_i_1_n_0 ),
        .I1(rd_ptr_reg_reg[3]),
        .I2(\as_up_tupsb[1]_INST_0_i_2_n_0 ),
        .I3(p_0_in__1[0]),
        .I4(p_0_in__1[1]),
        .O(as_up_tupsb[1]));
  MUXF7 \as_up_tupsb[1]_INST_0_i_1 
       (.I0(\as_up_tupsb[1]_INST_0_i_3_n_0 ),
        .I1(\as_up_tupsb[1]_INST_0_i_4_n_0 ),
        .O(\as_up_tupsb[1]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tupsb[1]_INST_0_i_2 
       (.I0(\as_up_tupsb[1]_INST_0_i_5_n_0 ),
        .I1(\as_up_tupsb[1]_INST_0_i_6_n_0 ),
        .O(\as_up_tupsb[1]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[1]_INST_0_i_3 
       (.I0(\mem_reg[3] [33]),
        .I1(\mem_reg[2] [33]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [33]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [33]),
        .O(\as_up_tupsb[1]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[1]_INST_0_i_4 
       (.I0(\mem_reg[7] [33]),
        .I1(\mem_reg[6] [33]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [33]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [33]),
        .O(\as_up_tupsb[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[1]_INST_0_i_5 
       (.I0(\mem_reg[11] [33]),
        .I1(\mem_reg[10] [33]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [33]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [33]),
        .O(\as_up_tupsb[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[1]_INST_0_i_6 
       (.I0(\mem_reg[15] [33]),
        .I1(\mem_reg[14] [33]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [33]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [33]),
        .O(\as_up_tupsb[1]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \as_up_tupsb[2]_INST_0 
       (.I0(\as_up_tupsb[2]_INST_0_i_1_n_0 ),
        .I1(rd_ptr_reg_reg[3]),
        .I2(\as_up_tupsb[2]_INST_0_i_2_n_0 ),
        .I3(p_0_in__1[0]),
        .I4(p_0_in__1[1]),
        .O(as_up_tupsb[2]));
  MUXF7 \as_up_tupsb[2]_INST_0_i_1 
       (.I0(\as_up_tupsb[2]_INST_0_i_3_n_0 ),
        .I1(\as_up_tupsb[2]_INST_0_i_4_n_0 ),
        .O(\as_up_tupsb[2]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tupsb[2]_INST_0_i_2 
       (.I0(\as_up_tupsb[2]_INST_0_i_5_n_0 ),
        .I1(\as_up_tupsb[2]_INST_0_i_6_n_0 ),
        .O(\as_up_tupsb[2]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[2]_INST_0_i_3 
       (.I0(\mem_reg[3] [34]),
        .I1(\mem_reg[2] [34]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [34]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [34]),
        .O(\as_up_tupsb[2]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[2]_INST_0_i_4 
       (.I0(\mem_reg[7] [34]),
        .I1(\mem_reg[6] [34]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [34]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [34]),
        .O(\as_up_tupsb[2]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[2]_INST_0_i_5 
       (.I0(\mem_reg[11] [34]),
        .I1(\mem_reg[10] [34]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [34]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [34]),
        .O(\as_up_tupsb[2]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[2]_INST_0_i_6 
       (.I0(\mem_reg[15] [34]),
        .I1(\mem_reg[14] [34]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [34]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [34]),
        .O(\as_up_tupsb[2]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \as_up_tupsb[3]_INST_0 
       (.I0(\as_up_tupsb[3]_INST_0_i_1_n_0 ),
        .I1(rd_ptr_reg_reg[3]),
        .I2(\as_up_tupsb[3]_INST_0_i_2_n_0 ),
        .I3(p_0_in__1[0]),
        .I4(p_0_in__1[1]),
        .O(as_up_tupsb[3]));
  MUXF7 \as_up_tupsb[3]_INST_0_i_1 
       (.I0(\as_up_tupsb[3]_INST_0_i_3_n_0 ),
        .I1(\as_up_tupsb[3]_INST_0_i_4_n_0 ),
        .O(\as_up_tupsb[3]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tupsb[3]_INST_0_i_2 
       (.I0(\as_up_tupsb[3]_INST_0_i_5_n_0 ),
        .I1(\as_up_tupsb[3]_INST_0_i_6_n_0 ),
        .O(\as_up_tupsb[3]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[3]_INST_0_i_3 
       (.I0(\mem_reg[3] [35]),
        .I1(\mem_reg[2] [35]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [35]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [35]),
        .O(\as_up_tupsb[3]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[3]_INST_0_i_4 
       (.I0(\mem_reg[7] [35]),
        .I1(\mem_reg[6] [35]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [35]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [35]),
        .O(\as_up_tupsb[3]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[3]_INST_0_i_5 
       (.I0(\mem_reg[11] [35]),
        .I1(\mem_reg[10] [35]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [35]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [35]),
        .O(\as_up_tupsb[3]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[3]_INST_0_i_6 
       (.I0(\mem_reg[15] [35]),
        .I1(\mem_reg[14] [35]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [35]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [35]),
        .O(\as_up_tupsb[3]_INST_0_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \as_up_tupsb[4]_INST_0 
       (.I0(\as_up_tupsb[4]_INST_0_i_1_n_0 ),
        .I1(rd_ptr_reg_reg[3]),
        .I2(\as_up_tupsb[4]_INST_0_i_2_n_0 ),
        .I3(p_0_in__1[0]),
        .I4(p_0_in__1[1]),
        .O(as_up_tupsb[4]));
  MUXF7 \as_up_tupsb[4]_INST_0_i_1 
       (.I0(\as_up_tupsb[4]_INST_0_i_3_n_0 ),
        .I1(\as_up_tupsb[4]_INST_0_i_4_n_0 ),
        .O(\as_up_tupsb[4]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tupsb[4]_INST_0_i_2 
       (.I0(\as_up_tupsb[4]_INST_0_i_5_n_0 ),
        .I1(\as_up_tupsb[4]_INST_0_i_6_n_0 ),
        .O(\as_up_tupsb[4]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[4]_INST_0_i_3 
       (.I0(\mem_reg[3] [36]),
        .I1(\mem_reg[2] [36]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [36]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [36]),
        .O(\as_up_tupsb[4]_INST_0_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[4]_INST_0_i_4 
       (.I0(\mem_reg[7] [36]),
        .I1(\mem_reg[6] [36]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [36]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [36]),
        .O(\as_up_tupsb[4]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[4]_INST_0_i_5 
       (.I0(\mem_reg[11] [36]),
        .I1(\mem_reg[10] [36]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [36]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [36]),
        .O(\as_up_tupsb[4]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tupsb[4]_INST_0_i_6 
       (.I0(\mem_reg[15] [36]),
        .I1(\mem_reg[14] [36]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [36]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [36]),
        .O(\as_up_tupsb[4]_INST_0_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tuser[0]_INST_0 
       (.I0(\as_up_tuser[0]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tuser[0]));
  MUXF8 \as_up_tuser[0]_INST_0_i_1 
       (.I0(\as_up_tuser[0]_INST_0_i_2_n_0 ),
        .I1(\as_up_tuser[0]_INST_0_i_3_n_0 ),
        .O(\as_up_tuser[0]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tuser[0]_INST_0_i_2 
       (.I0(\as_up_tuser[0]_INST_0_i_4_n_0 ),
        .I1(\as_up_tuser[0]_INST_0_i_5_n_0 ),
        .O(\as_up_tuser[0]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tuser[0]_INST_0_i_3 
       (.I0(\as_up_tuser[0]_INST_0_i_6_n_0 ),
        .I1(\as_up_tuser[0]_INST_0_i_7_n_0 ),
        .O(\as_up_tuser[0]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tuser[0]_INST_0_i_4 
       (.I0(\mem_reg[3] [48]),
        .I1(\mem_reg[2] [48]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [48]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [48]),
        .O(\as_up_tuser[0]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tuser[0]_INST_0_i_5 
       (.I0(\mem_reg[7] [48]),
        .I1(\mem_reg[6] [48]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [48]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [48]),
        .O(\as_up_tuser[0]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tuser[0]_INST_0_i_6 
       (.I0(\mem_reg[11] [48]),
        .I1(\mem_reg[10] [48]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [48]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [48]),
        .O(\as_up_tuser[0]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tuser[0]_INST_0_i_7 
       (.I0(\mem_reg[15] [48]),
        .I1(\mem_reg[14] [48]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [48]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [48]),
        .O(\as_up_tuser[0]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \as_up_tuser[1]_INST_0 
       (.I0(\as_up_tuser[1]_INST_0_i_1_n_0 ),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tuser[1]));
  MUXF8 \as_up_tuser[1]_INST_0_i_1 
       (.I0(\as_up_tuser[1]_INST_0_i_2_n_0 ),
        .I1(\as_up_tuser[1]_INST_0_i_3_n_0 ),
        .O(\as_up_tuser[1]_INST_0_i_1_n_0 ),
        .S(rd_ptr_reg_reg[3]));
  MUXF7 \as_up_tuser[1]_INST_0_i_2 
       (.I0(\as_up_tuser[1]_INST_0_i_4_n_0 ),
        .I1(\as_up_tuser[1]_INST_0_i_5_n_0 ),
        .O(\as_up_tuser[1]_INST_0_i_2_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  MUXF7 \as_up_tuser[1]_INST_0_i_3 
       (.I0(\as_up_tuser[1]_INST_0_i_6_n_0 ),
        .I1(\as_up_tuser[1]_INST_0_i_7_n_0 ),
        .O(\as_up_tuser[1]_INST_0_i_3_n_0 ),
        .S(rd_ptr_reg_reg[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tuser[1]_INST_0_i_4 
       (.I0(\mem_reg[3] [49]),
        .I1(\mem_reg[2] [49]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[1] [49]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[0] [49]),
        .O(\as_up_tuser[1]_INST_0_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tuser[1]_INST_0_i_5 
       (.I0(\mem_reg[7] [49]),
        .I1(\mem_reg[6] [49]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[5] [49]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[4] [49]),
        .O(\as_up_tuser[1]_INST_0_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tuser[1]_INST_0_i_6 
       (.I0(\mem_reg[11] [49]),
        .I1(\mem_reg[10] [49]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[9] [49]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[8] [49]),
        .O(\as_up_tuser[1]_INST_0_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \as_up_tuser[1]_INST_0_i_7 
       (.I0(\mem_reg[15] [49]),
        .I1(\mem_reg[14] [49]),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(\mem_reg[13] [49]),
        .I4(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I5(\mem_reg[12] [49]),
        .O(\as_up_tuser[1]_INST_0_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h01)) 
    as_up_tvalid_INST_0
       (.I0(empty),
        .I1(p_0_in__1[0]),
        .I2(p_0_in__1[1]),
        .O(as_up_tvalid));
  LUT5 #(
    .INIT(32'h90000090)) 
    as_up_tvalid_INST_0_i_1
       (.I0(wr_ptr_reg_reg[3]),
        .I1(rd_ptr_reg_reg[3]),
        .I2(as_up_tvalid_INST_0_i_2_n_0),
        .I3(rd_ptr_reg_reg[4]),
        .I4(wr_ptr_reg_reg[4]),
        .O(empty));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    as_up_tvalid_INST_0_i_2
       (.I0(wr_ptr_reg_reg[0]),
        .I1(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I2(rd_ptr_reg_reg[2]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(rd_ptr_reg_reg[1]),
        .I5(wr_ptr_reg_reg[1]),
        .O(as_up_tvalid_INST_0_i_2_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    axi_wready_INST_0
       (.I0(cc_as_enable),
        .I1(axi_wvalid),
        .I2(axi_awvalid),
        .O(axi_awready));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hF1F0)) 
    \base_ptr[0]_i_1 
       (.I0(p_0_in21_in),
        .I1(p_0_in22_in),
        .I2(\grant_reg_reg_n_0_[0] ),
        .I3(\base_ptr_reg_n_0_[0] ),
        .O(\base_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0D0C)) 
    \base_ptr[1]_i_1 
       (.I0(p_0_in21_in),
        .I1(p_0_in22_in),
        .I2(\grant_reg_reg_n_0_[0] ),
        .I3(\base_ptr_reg_n_0_[1] ),
        .O(\base_ptr[1]_i_1_n_0 ));
  FDCE \base_ptr_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\base_ptr[0]_i_1_n_0 ),
        .Q(\base_ptr_reg_n_0_[0] ));
  FDCE \base_ptr_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\base_ptr[1]_i_1_n_0 ),
        .Q(\base_ptr_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'hAFAE)) 
    frame_start_reg_i_1
       (.I0(grant_next[2]),
        .I1(aa_as_tvalid),
        .I2(frame_start_reg),
        .I3(up_as_tvalid),
        .O(frame_start_next));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00001600)) 
    frame_start_reg_i_2
       (.I0(\grant_reg_reg_n_0_[0] ),
        .I1(p_0_in21_in),
        .I2(p_0_in22_in),
        .I3(frame_start_reg),
        .I4(as_is_tlast),
        .O(grant_next[2]));
  FDCE #(
    .INIT(1'b0)) 
    frame_start_reg_reg
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(frame_start_next),
        .Q(frame_start_reg));
  LUT6 #(
    .INIT(64'hAAAAAA8AAA8ABAAA)) 
    \grant_reg[0]_i_1 
       (.I0(\grant_reg[0]_i_2_n_0 ),
        .I1(as_is_tlast),
        .I2(frame_start_reg),
        .I3(\grant_reg_reg_n_0_[0] ),
        .I4(p_0_in22_in),
        .I5(p_0_in21_in),
        .O(\grant_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44044444)) 
    \grant_reg[0]_i_2 
       (.I0(frame_start_reg),
        .I1(up_as_tvalid),
        .I2(aa_as_tvalid),
        .I3(\base_ptr_reg_n_0_[1] ),
        .I4(\base_ptr_reg_n_0_[0] ),
        .O(\grant_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA8AAABA8AAA)) 
    \grant_reg[1]_i_1 
       (.I0(grant_next[1]),
        .I1(as_is_tlast),
        .I2(frame_start_reg),
        .I3(\grant_reg_reg_n_0_[0] ),
        .I4(p_0_in22_in),
        .I5(p_0_in21_in),
        .O(\grant_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAFFAAAA)) 
    \grant_reg[1]_i_2 
       (.I0(grant_next[2]),
        .I1(\base_ptr_reg_n_0_[1] ),
        .I2(\base_ptr_reg_n_0_[0] ),
        .I3(frame_start_reg),
        .I4(aa_as_tvalid),
        .I5(up_as_tvalid),
        .O(grant_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \grant_reg[2]_i_1 
       (.I0(as_is_tlast),
        .I1(frame_start_reg),
        .I2(\grant_reg_reg_n_0_[0] ),
        .I3(p_0_in22_in),
        .I4(p_0_in21_in),
        .O(\grant_reg[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \grant_reg_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\grant_reg[0]_i_1_n_0 ),
        .Q(\grant_reg_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \grant_reg_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\grant_reg[1]_i_1_n_0 ),
        .Q(p_0_in22_in));
  FDCE #(
    .INIT(1'b0)) 
    \grant_reg_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\grant_reg[2]_i_1_n_0 ),
        .Q(p_0_in21_in));
  LUT6 #(
    .INIT(64'hFFFF0008FFF30000)) 
    \hi_req_flag[0]_i_1 
       (.I0(up_hpri_req),
        .I1(\grant_reg_reg_n_0_[0] ),
        .I2(p_0_in21_in),
        .I3(p_0_in22_in),
        .I4(\hi_req_flag_reg_n_0_[0] ),
        .I5(\hi_req_flag[2]_i_2_n_0 ),
        .O(\hi_req_flag[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0200FCFF0000)) 
    \hi_req_flag[2]_i_1 
       (.I0(la_hpri_req),
        .I1(p_0_in22_in),
        .I2(\grant_reg_reg_n_0_[0] ),
        .I3(p_0_in21_in),
        .I4(\hi_req_flag_reg_n_0_[2] ),
        .I5(\hi_req_flag[2]_i_2_n_0 ),
        .O(\hi_req_flag[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \hi_req_flag[2]_i_2 
       (.I0(is_as_tready),
        .I1(as_is_tlast),
        .I2(m_axis_tvalid_reg),
        .I3(is_as_tready_reg),
        .O(\hi_req_flag[2]_i_2_n_0 ));
  FDCE \hi_req_flag_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\hi_req_flag[0]_i_1_n_0 ),
        .Q(\hi_req_flag_reg_n_0_[0] ));
  FDCE \hi_req_flag_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\hi_req_flag[2]_i_1_n_0 ),
        .Q(\hi_req_flag_reg_n_0_[2] ));
  FDCE is_as_tready_reg_reg
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(is_as_tready),
        .Q(is_as_tready_reg));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[0]_i_1 
       (.I0(up_as_tdata[0]),
        .I1(aa_as_tdata[0]),
        .I2(la_as_tdata[0]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[10]_i_1 
       (.I0(up_as_tdata[10]),
        .I1(aa_as_tdata[10]),
        .I2(la_as_tdata[10]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[11]_i_1 
       (.I0(up_as_tdata[11]),
        .I1(aa_as_tdata[11]),
        .I2(la_as_tdata[11]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[12]_i_1 
       (.I0(up_as_tdata[12]),
        .I1(aa_as_tdata[12]),
        .I2(la_as_tdata[12]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[13]_i_1 
       (.I0(up_as_tdata[13]),
        .I1(aa_as_tdata[13]),
        .I2(la_as_tdata[13]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[14]_i_1 
       (.I0(up_as_tdata[14]),
        .I1(aa_as_tdata[14]),
        .I2(la_as_tdata[14]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[15]_i_1 
       (.I0(up_as_tdata[15]),
        .I1(aa_as_tdata[15]),
        .I2(la_as_tdata[15]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[16]_i_1 
       (.I0(up_as_tdata[16]),
        .I1(aa_as_tdata[16]),
        .I2(la_as_tdata[16]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[17]_i_1 
       (.I0(up_as_tdata[17]),
        .I1(aa_as_tdata[17]),
        .I2(la_as_tdata[17]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[18]_i_1 
       (.I0(up_as_tdata[18]),
        .I1(aa_as_tdata[18]),
        .I2(la_as_tdata[18]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[19]_i_1 
       (.I0(up_as_tdata[19]),
        .I1(aa_as_tdata[19]),
        .I2(la_as_tdata[19]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[1]_i_1 
       (.I0(up_as_tdata[1]),
        .I1(aa_as_tdata[1]),
        .I2(la_as_tdata[1]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[20]_i_1 
       (.I0(up_as_tdata[20]),
        .I1(aa_as_tdata[20]),
        .I2(la_as_tdata[20]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[21]_i_1 
       (.I0(up_as_tdata[21]),
        .I1(aa_as_tdata[21]),
        .I2(la_as_tdata[21]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[22]_i_1 
       (.I0(up_as_tdata[22]),
        .I1(aa_as_tdata[22]),
        .I2(la_as_tdata[22]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[23]_i_1 
       (.I0(up_as_tdata[23]),
        .I1(aa_as_tdata[23]),
        .I2(la_as_tdata[23]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[24]_i_1 
       (.I0(up_as_tdata[24]),
        .I1(aa_as_tdata[24]),
        .I2(la_as_tdata[24]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[25]_i_1 
       (.I0(up_as_tdata[25]),
        .I1(aa_as_tdata[25]),
        .I2(la_as_tdata[25]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[26]_i_1 
       (.I0(up_as_tdata[26]),
        .I1(aa_as_tdata[26]),
        .I2(la_as_tdata[26]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[27]_i_1 
       (.I0(up_as_tdata[27]),
        .I1(aa_as_tdata[27]),
        .I2(la_as_tdata[27]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[28]_i_1 
       (.I0(up_as_tdata[28]),
        .I1(aa_as_tdata[28]),
        .I2(la_as_tdata[28]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[29]_i_1 
       (.I0(up_as_tdata[29]),
        .I1(aa_as_tdata[29]),
        .I2(la_as_tdata[29]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[2]_i_1 
       (.I0(up_as_tdata[2]),
        .I1(aa_as_tdata[2]),
        .I2(la_as_tdata[2]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[30]_i_1 
       (.I0(up_as_tdata[30]),
        .I1(aa_as_tdata[30]),
        .I2(la_as_tdata[30]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[31]_i_1 
       (.I0(up_as_tdata[31]),
        .I1(aa_as_tdata[31]),
        .I2(la_as_tdata[31]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[3]_i_1 
       (.I0(up_as_tdata[3]),
        .I1(aa_as_tdata[3]),
        .I2(la_as_tdata[3]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[4]_i_1 
       (.I0(up_as_tdata[4]),
        .I1(aa_as_tdata[4]),
        .I2(la_as_tdata[4]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[5]_i_1 
       (.I0(up_as_tdata[5]),
        .I1(aa_as_tdata[5]),
        .I2(la_as_tdata[5]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[6]_i_1 
       (.I0(up_as_tdata[6]),
        .I1(aa_as_tdata[6]),
        .I2(la_as_tdata[6]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[7]_i_1 
       (.I0(up_as_tdata[7]),
        .I1(aa_as_tdata[7]),
        .I2(la_as_tdata[7]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[8]_i_1 
       (.I0(up_as_tdata[8]),
        .I1(aa_as_tdata[8]),
        .I2(la_as_tdata[8]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tdata_reg[9]_i_1 
       (.I0(up_as_tdata[9]),
        .I1(aa_as_tdata[9]),
        .I2(la_as_tdata[9]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tdata_reg[9]_i_1_n_0 ));
  FDCE \m_axis_tdata_reg_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1_n_0 ),
        .Q(as_is_tdata[0]));
  FDCE \m_axis_tdata_reg_reg[10] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1_n_0 ),
        .Q(as_is_tdata[10]));
  FDCE \m_axis_tdata_reg_reg[11] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1_n_0 ),
        .Q(as_is_tdata[11]));
  FDCE \m_axis_tdata_reg_reg[12] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1_n_0 ),
        .Q(as_is_tdata[12]));
  FDCE \m_axis_tdata_reg_reg[13] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1_n_0 ),
        .Q(as_is_tdata[13]));
  FDCE \m_axis_tdata_reg_reg[14] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1_n_0 ),
        .Q(as_is_tdata[14]));
  FDCE \m_axis_tdata_reg_reg[15] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .Q(as_is_tdata[15]));
  FDCE \m_axis_tdata_reg_reg[16] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[16]_i_1_n_0 ),
        .Q(as_is_tdata[16]));
  FDCE \m_axis_tdata_reg_reg[17] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[17]_i_1_n_0 ),
        .Q(as_is_tdata[17]));
  FDCE \m_axis_tdata_reg_reg[18] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[18]_i_1_n_0 ),
        .Q(as_is_tdata[18]));
  FDCE \m_axis_tdata_reg_reg[19] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[19]_i_1_n_0 ),
        .Q(as_is_tdata[19]));
  FDCE \m_axis_tdata_reg_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1_n_0 ),
        .Q(as_is_tdata[1]));
  FDCE \m_axis_tdata_reg_reg[20] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[20]_i_1_n_0 ),
        .Q(as_is_tdata[20]));
  FDCE \m_axis_tdata_reg_reg[21] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[21]_i_1_n_0 ),
        .Q(as_is_tdata[21]));
  FDCE \m_axis_tdata_reg_reg[22] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[22]_i_1_n_0 ),
        .Q(as_is_tdata[22]));
  FDCE \m_axis_tdata_reg_reg[23] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[23]_i_1_n_0 ),
        .Q(as_is_tdata[23]));
  FDCE \m_axis_tdata_reg_reg[24] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[24]_i_1_n_0 ),
        .Q(as_is_tdata[24]));
  FDCE \m_axis_tdata_reg_reg[25] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[25]_i_1_n_0 ),
        .Q(as_is_tdata[25]));
  FDCE \m_axis_tdata_reg_reg[26] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[26]_i_1_n_0 ),
        .Q(as_is_tdata[26]));
  FDCE \m_axis_tdata_reg_reg[27] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[27]_i_1_n_0 ),
        .Q(as_is_tdata[27]));
  FDCE \m_axis_tdata_reg_reg[28] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[28]_i_1_n_0 ),
        .Q(as_is_tdata[28]));
  FDCE \m_axis_tdata_reg_reg[29] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[29]_i_1_n_0 ),
        .Q(as_is_tdata[29]));
  FDCE \m_axis_tdata_reg_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1_n_0 ),
        .Q(as_is_tdata[2]));
  FDCE \m_axis_tdata_reg_reg[30] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[30]_i_1_n_0 ),
        .Q(as_is_tdata[30]));
  FDCE \m_axis_tdata_reg_reg[31] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .Q(as_is_tdata[31]));
  FDCE \m_axis_tdata_reg_reg[3] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1_n_0 ),
        .Q(as_is_tdata[3]));
  FDCE \m_axis_tdata_reg_reg[4] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1_n_0 ),
        .Q(as_is_tdata[4]));
  FDCE \m_axis_tdata_reg_reg[5] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1_n_0 ),
        .Q(as_is_tdata[5]));
  FDCE \m_axis_tdata_reg_reg[6] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1_n_0 ),
        .Q(as_is_tdata[6]));
  FDCE \m_axis_tdata_reg_reg[7] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1_n_0 ),
        .Q(as_is_tdata[7]));
  FDCE \m_axis_tdata_reg_reg[8] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1_n_0 ),
        .Q(as_is_tdata[8]));
  FDCE \m_axis_tdata_reg_reg[9] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1_n_0 ),
        .Q(as_is_tdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \m_axis_tid_reg[0]_i_1 
       (.I0(\grant_reg_reg_n_0_[0] ),
        .I1(p_0_in22_in),
        .I2(p_0_in21_in),
        .O(\m_axis_tid_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \m_axis_tid_reg[1]_i_1 
       (.I0(p_0_in22_in),
        .I1(\grant_reg_reg_n_0_[0] ),
        .I2(p_0_in21_in),
        .O(\m_axis_tid_reg[1]_i_1_n_0 ));
  FDCE \m_axis_tid_reg_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tid_reg[0]_i_1_n_0 ),
        .Q(as_is_tid[0]));
  FDCE \m_axis_tid_reg_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tid_reg[1]_i_1_n_0 ),
        .Q(as_is_tid[1]));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tkeep_reg[0]_i_1 
       (.I0(up_as_tkeep[0]),
        .I1(aa_as_tkeep[0]),
        .I2(la_as_tkeep[0]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tkeep_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tkeep_reg[1]_i_1 
       (.I0(up_as_tkeep[1]),
        .I1(aa_as_tkeep[1]),
        .I2(la_as_tkeep[1]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tkeep_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tkeep_reg[2]_i_1 
       (.I0(up_as_tkeep[2]),
        .I1(aa_as_tkeep[2]),
        .I2(la_as_tkeep[2]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tkeep_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tkeep_reg[3]_i_1 
       (.I0(up_as_tkeep[3]),
        .I1(aa_as_tkeep[3]),
        .I2(la_as_tkeep[3]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tkeep_reg[3]_i_1_n_0 ));
  FDCE \m_axis_tkeep_reg_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tkeep_reg[0]_i_1_n_0 ),
        .Q(as_is_tkeep[0]));
  FDCE \m_axis_tkeep_reg_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tkeep_reg[1]_i_1_n_0 ),
        .Q(as_is_tkeep[1]));
  FDCE \m_axis_tkeep_reg_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tkeep_reg[2]_i_1_n_0 ),
        .Q(as_is_tkeep[2]));
  FDCE \m_axis_tkeep_reg_reg[3] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tkeep_reg[3]_i_1_n_0 ),
        .Q(as_is_tkeep[3]));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFEA0000)) 
    m_axis_tlast_reg_i_1
       (.I0(m_axis_tlast_reg_i_2_n_0),
        .I1(\m_axis_tid_reg[0]_i_1_n_0 ),
        .I2(aa_as_tlast),
        .I3(m_axis_tlast_reg_i_3_n_0),
        .I4(m_axis_tlast_reg_i_4_n_0),
        .I5(as_is_tlast),
        .O(m_axis_tlast_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    m_axis_tlast_reg_i_2
       (.I0(up_as_tlast),
        .I1(up_hpri_req),
        .I2(\hi_req_flag_reg_n_0_[0] ),
        .I3(p_0_in22_in),
        .I4(p_0_in21_in),
        .I5(\grant_reg_reg_n_0_[0] ),
        .O(m_axis_tlast_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h8888C8F88888C888)) 
    m_axis_tlast_reg_i_3
       (.I0(m_axis_tlast_reg_i_5_n_0),
        .I1(\hi_req_flag[2]_i_2_n_0 ),
        .I2(\m_axis_tid_reg[1]_i_1_n_0 ),
        .I3(\hi_req_flag_reg_n_0_[2] ),
        .I4(la_hpri_req),
        .I5(la_as_tlast),
        .O(m_axis_tlast_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF9BDFFFFF)) 
    m_axis_tlast_reg_i_4
       (.I0(\grant_reg_reg_n_0_[0] ),
        .I1(p_0_in21_in),
        .I2(up_hpri_req),
        .I3(la_hpri_req),
        .I4(\hi_req_flag[2]_i_2_n_0 ),
        .I5(p_0_in22_in),
        .O(m_axis_tlast_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    m_axis_tlast_reg_i_5
       (.I0(up_hpri_req),
        .I1(\hi_req_flag_reg_n_0_[0] ),
        .I2(p_0_in22_in),
        .I3(p_0_in21_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .O(m_axis_tlast_reg_i_5_n_0));
  FDCE m_axis_tlast_reg_reg
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(m_axis_tlast_reg_i_1_n_0),
        .Q(as_is_tlast));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tstrb_reg[0]_i_1 
       (.I0(up_as_tstrb[0]),
        .I1(aa_as_tstrb[0]),
        .I2(la_as_tstrb[0]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tstrb_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tstrb_reg[1]_i_1 
       (.I0(up_as_tstrb[1]),
        .I1(aa_as_tstrb[1]),
        .I2(la_as_tstrb[1]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tstrb_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tstrb_reg[2]_i_1 
       (.I0(up_as_tstrb[2]),
        .I1(aa_as_tstrb[2]),
        .I2(la_as_tstrb[2]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tstrb_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tstrb_reg[3]_i_1 
       (.I0(up_as_tstrb[3]),
        .I1(aa_as_tstrb[3]),
        .I2(la_as_tstrb[3]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tstrb_reg[3]_i_1_n_0 ));
  FDCE \m_axis_tstrb_reg_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tstrb_reg[0]_i_1_n_0 ),
        .Q(as_is_tstrb[0]));
  FDCE \m_axis_tstrb_reg_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tstrb_reg[1]_i_1_n_0 ),
        .Q(as_is_tstrb[1]));
  FDCE \m_axis_tstrb_reg_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tstrb_reg[2]_i_1_n_0 ),
        .Q(as_is_tstrb[2]));
  FDCE \m_axis_tstrb_reg_reg[3] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tstrb_reg[3]_i_1_n_0 ),
        .Q(as_is_tstrb[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \m_axis_tupsb_reg[0]_i_1 
       (.I0(p_0_in22_in),
        .I1(p_0_in21_in),
        .I2(\grant_reg_reg_n_0_[0] ),
        .I3(up_as_tupsb[0]),
        .O(\m_axis_tupsb_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \m_axis_tupsb_reg[1]_i_1 
       (.I0(p_0_in22_in),
        .I1(p_0_in21_in),
        .I2(\grant_reg_reg_n_0_[0] ),
        .I3(up_as_tupsb[1]),
        .O(\m_axis_tupsb_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \m_axis_tupsb_reg[2]_i_1 
       (.I0(p_0_in22_in),
        .I1(p_0_in21_in),
        .I2(\grant_reg_reg_n_0_[0] ),
        .I3(up_as_tupsb[2]),
        .O(\m_axis_tupsb_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \m_axis_tupsb_reg[3]_i_1 
       (.I0(p_0_in22_in),
        .I1(p_0_in21_in),
        .I2(\grant_reg_reg_n_0_[0] ),
        .I3(up_as_tupsb[3]),
        .O(\m_axis_tupsb_reg[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \m_axis_tupsb_reg[4]_i_1 
       (.I0(\grant_reg_reg_n_0_[0] ),
        .I1(p_0_in21_in),
        .I2(p_0_in22_in),
        .O(\m_axis_tupsb_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \m_axis_tupsb_reg[4]_i_2 
       (.I0(p_0_in22_in),
        .I1(p_0_in21_in),
        .I2(\grant_reg_reg_n_0_[0] ),
        .I3(up_as_tupsb[4]),
        .O(\m_axis_tupsb_reg[4]_i_2_n_0 ));
  FDCE \m_axis_tupsb_reg_reg[0] 
       (.C(axis_clk),
        .CE(\m_axis_tupsb_reg[4]_i_1_n_0 ),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tupsb_reg[0]_i_1_n_0 ),
        .Q(as_is_tupsb[0]));
  FDCE \m_axis_tupsb_reg_reg[1] 
       (.C(axis_clk),
        .CE(\m_axis_tupsb_reg[4]_i_1_n_0 ),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tupsb_reg[1]_i_1_n_0 ),
        .Q(as_is_tupsb[1]));
  FDCE \m_axis_tupsb_reg_reg[2] 
       (.C(axis_clk),
        .CE(\m_axis_tupsb_reg[4]_i_1_n_0 ),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tupsb_reg[2]_i_1_n_0 ),
        .Q(as_is_tupsb[2]));
  FDCE \m_axis_tupsb_reg_reg[3] 
       (.C(axis_clk),
        .CE(\m_axis_tupsb_reg[4]_i_1_n_0 ),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tupsb_reg[3]_i_1_n_0 ),
        .Q(as_is_tupsb[3]));
  FDCE \m_axis_tupsb_reg_reg[4] 
       (.C(axis_clk),
        .CE(\m_axis_tupsb_reg[4]_i_1_n_0 ),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tupsb_reg[4]_i_2_n_0 ),
        .Q(as_is_tupsb[4]));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tuser_reg[0]_i_1 
       (.I0(up_as_tuser[0]),
        .I1(aa_as_tuser[0]),
        .I2(la_as_tuser[0]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tuser_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    \m_axis_tuser_reg[1]_i_1 
       (.I0(up_as_tuser[1]),
        .I1(aa_as_tuser[1]),
        .I2(la_as_tuser[1]),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(\m_axis_tuser_reg[1]_i_1_n_0 ));
  FDCE \m_axis_tuser_reg_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tuser_reg[0]_i_1_n_0 ),
        .Q(as_is_tuser[0]));
  FDCE \m_axis_tuser_reg_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\m_axis_tuser_reg[1]_i_1_n_0 ),
        .Q(as_is_tuser[1]));
  LUT6 #(
    .INIT(64'h000000F000AACC00)) 
    m_axis_tvalid_reg_i_1
       (.I0(up_as_tvalid),
        .I1(aa_as_tvalid),
        .I2(la_as_tvalid),
        .I3(p_0_in22_in),
        .I4(\grant_reg_reg_n_0_[0] ),
        .I5(p_0_in21_in),
        .O(m_axis_tvalid_reg_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(m_axis_tvalid_reg_i_1_n_0),
        .Q(m_axis_tvalid_reg));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \mem[0][49]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[1]),
        .I2(wr_ptr_reg_reg[3]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[0][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[10][49]_i_1 
       (.I0(wr_ptr_reg_reg[1]),
        .I1(wr_ptr_reg_reg[3]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[10][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[11][49]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[1]),
        .I2(wr_ptr_reg_reg[3]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[11][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[12][49]_i_1 
       (.I0(wr_ptr_reg_reg[3]),
        .I1(wr_ptr_reg_reg[2]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(wr_ptr_reg_reg[1]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[12][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[13][49]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[3]),
        .I2(wr_ptr_reg_reg[2]),
        .I3(wr_ptr_reg_reg[1]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[13][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mem[14][49]_i_1 
       (.I0(wr_ptr_reg_reg[1]),
        .I1(wr_ptr_reg_reg[3]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[14][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem[15][49]_i_1 
       (.I0(wr_ptr_reg_reg[3]),
        .I1(wr_ptr_reg_reg[2]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(wr_ptr_reg_reg[1]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[15][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \mem[1][49]_i_1 
       (.I0(wr_ptr_reg_reg[1]),
        .I1(wr_ptr_reg_reg[0]),
        .I2(wr_ptr_reg_reg[3]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[1][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \mem[2][49]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[1]),
        .I2(wr_ptr_reg_reg[3]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[2][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[3][49]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[1]),
        .I2(wr_ptr_reg_reg[3]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[3][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \mem[4][49]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[2]),
        .I2(wr_ptr_reg_reg[1]),
        .I3(wr_ptr_reg_reg[3]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[4][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[5][49]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[2]),
        .I2(wr_ptr_reg_reg[1]),
        .I3(wr_ptr_reg_reg[3]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[5][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[6][49]_i_1 
       (.I0(wr_ptr_reg_reg[1]),
        .I1(wr_ptr_reg_reg[2]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(wr_ptr_reg_reg[3]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[6][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \mem[7][49]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[1]),
        .I2(wr_ptr_reg_reg[2]),
        .I3(wr_ptr_reg_reg[3]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[7][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \mem[8][49]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[3]),
        .I2(wr_ptr_reg_reg[1]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[8][49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mem[9][49]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[3]),
        .I2(wr_ptr_reg_reg[1]),
        .I3(wr_ptr_reg_reg[2]),
        .I4(axi_reset_n),
        .I5(is_as_tvalid),
        .O(\mem[9][49]_i_1_n_0 ));
  FDRE \mem_reg[0][0] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[0] [0]),
        .R(1'b0));
  FDRE \mem_reg[0][10] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[0] [10]),
        .R(1'b0));
  FDRE \mem_reg[0][11] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[0] [11]),
        .R(1'b0));
  FDRE \mem_reg[0][12] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[0] [12]),
        .R(1'b0));
  FDRE \mem_reg[0][13] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[0] [13]),
        .R(1'b0));
  FDRE \mem_reg[0][14] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[0] [14]),
        .R(1'b0));
  FDRE \mem_reg[0][15] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[0] [15]),
        .R(1'b0));
  FDRE \mem_reg[0][16] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[0] [16]),
        .R(1'b0));
  FDRE \mem_reg[0][17] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[0] [17]),
        .R(1'b0));
  FDRE \mem_reg[0][18] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[0] [18]),
        .R(1'b0));
  FDRE \mem_reg[0][19] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[0] [19]),
        .R(1'b0));
  FDRE \mem_reg[0][1] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[0] [1]),
        .R(1'b0));
  FDRE \mem_reg[0][20] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[0] [20]),
        .R(1'b0));
  FDRE \mem_reg[0][21] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[0] [21]),
        .R(1'b0));
  FDRE \mem_reg[0][22] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[0] [22]),
        .R(1'b0));
  FDRE \mem_reg[0][23] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[0] [23]),
        .R(1'b0));
  FDRE \mem_reg[0][24] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[0] [24]),
        .R(1'b0));
  FDRE \mem_reg[0][25] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[0] [25]),
        .R(1'b0));
  FDRE \mem_reg[0][26] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[0] [26]),
        .R(1'b0));
  FDRE \mem_reg[0][27] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[0] [27]),
        .R(1'b0));
  FDRE \mem_reg[0][28] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[0] [28]),
        .R(1'b0));
  FDRE \mem_reg[0][29] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[0] [29]),
        .R(1'b0));
  FDRE \mem_reg[0][2] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[0] [2]),
        .R(1'b0));
  FDRE \mem_reg[0][30] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[0] [30]),
        .R(1'b0));
  FDRE \mem_reg[0][31] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[0] [31]),
        .R(1'b0));
  FDRE \mem_reg[0][32] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[0] [32]),
        .R(1'b0));
  FDRE \mem_reg[0][33] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[0] [33]),
        .R(1'b0));
  FDRE \mem_reg[0][34] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[0] [34]),
        .R(1'b0));
  FDRE \mem_reg[0][35] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[0] [35]),
        .R(1'b0));
  FDRE \mem_reg[0][36] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[0] [36]),
        .R(1'b0));
  FDRE \mem_reg[0][37] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[0] [37]),
        .R(1'b0));
  FDRE \mem_reg[0][38] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[0] [38]),
        .R(1'b0));
  FDRE \mem_reg[0][39] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[0] [39]),
        .R(1'b0));
  FDRE \mem_reg[0][3] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[0] [3]),
        .R(1'b0));
  FDRE \mem_reg[0][40] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[0] [40]),
        .R(1'b0));
  FDRE \mem_reg[0][41] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[0] [41]),
        .R(1'b0));
  FDRE \mem_reg[0][42] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[0] [42]),
        .R(1'b0));
  FDRE \mem_reg[0][43] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[0] [43]),
        .R(1'b0));
  FDRE \mem_reg[0][44] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[0] [44]),
        .R(1'b0));
  FDRE \mem_reg[0][45] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[0] [45]),
        .R(1'b0));
  FDRE \mem_reg[0][46] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[0] [46]),
        .R(1'b0));
  FDRE \mem_reg[0][47] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[0] [47]),
        .R(1'b0));
  FDRE \mem_reg[0][48] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[0] [48]),
        .R(1'b0));
  FDRE \mem_reg[0][49] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[0] [49]),
        .R(1'b0));
  FDRE \mem_reg[0][4] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[0] [4]),
        .R(1'b0));
  FDRE \mem_reg[0][5] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[0] [5]),
        .R(1'b0));
  FDRE \mem_reg[0][6] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[0] [6]),
        .R(1'b0));
  FDRE \mem_reg[0][7] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[0] [7]),
        .R(1'b0));
  FDRE \mem_reg[0][8] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[0] [8]),
        .R(1'b0));
  FDRE \mem_reg[0][9] 
       (.C(axis_clk),
        .CE(\mem[0][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[0] [9]),
        .R(1'b0));
  FDRE \mem_reg[10][0] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[10] [0]),
        .R(1'b0));
  FDRE \mem_reg[10][10] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[10] [10]),
        .R(1'b0));
  FDRE \mem_reg[10][11] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[10] [11]),
        .R(1'b0));
  FDRE \mem_reg[10][12] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[10] [12]),
        .R(1'b0));
  FDRE \mem_reg[10][13] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[10] [13]),
        .R(1'b0));
  FDRE \mem_reg[10][14] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[10] [14]),
        .R(1'b0));
  FDRE \mem_reg[10][15] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[10] [15]),
        .R(1'b0));
  FDRE \mem_reg[10][16] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[10] [16]),
        .R(1'b0));
  FDRE \mem_reg[10][17] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[10] [17]),
        .R(1'b0));
  FDRE \mem_reg[10][18] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[10] [18]),
        .R(1'b0));
  FDRE \mem_reg[10][19] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[10] [19]),
        .R(1'b0));
  FDRE \mem_reg[10][1] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[10] [1]),
        .R(1'b0));
  FDRE \mem_reg[10][20] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[10] [20]),
        .R(1'b0));
  FDRE \mem_reg[10][21] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[10] [21]),
        .R(1'b0));
  FDRE \mem_reg[10][22] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[10] [22]),
        .R(1'b0));
  FDRE \mem_reg[10][23] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[10] [23]),
        .R(1'b0));
  FDRE \mem_reg[10][24] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[10] [24]),
        .R(1'b0));
  FDRE \mem_reg[10][25] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[10] [25]),
        .R(1'b0));
  FDRE \mem_reg[10][26] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[10] [26]),
        .R(1'b0));
  FDRE \mem_reg[10][27] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[10] [27]),
        .R(1'b0));
  FDRE \mem_reg[10][28] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[10] [28]),
        .R(1'b0));
  FDRE \mem_reg[10][29] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[10] [29]),
        .R(1'b0));
  FDRE \mem_reg[10][2] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[10] [2]),
        .R(1'b0));
  FDRE \mem_reg[10][30] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[10] [30]),
        .R(1'b0));
  FDRE \mem_reg[10][31] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[10] [31]),
        .R(1'b0));
  FDRE \mem_reg[10][32] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[10] [32]),
        .R(1'b0));
  FDRE \mem_reg[10][33] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[10] [33]),
        .R(1'b0));
  FDRE \mem_reg[10][34] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[10] [34]),
        .R(1'b0));
  FDRE \mem_reg[10][35] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[10] [35]),
        .R(1'b0));
  FDRE \mem_reg[10][36] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[10] [36]),
        .R(1'b0));
  FDRE \mem_reg[10][37] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[10] [37]),
        .R(1'b0));
  FDRE \mem_reg[10][38] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[10] [38]),
        .R(1'b0));
  FDRE \mem_reg[10][39] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[10] [39]),
        .R(1'b0));
  FDRE \mem_reg[10][3] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[10] [3]),
        .R(1'b0));
  FDRE \mem_reg[10][40] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[10] [40]),
        .R(1'b0));
  FDRE \mem_reg[10][41] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[10] [41]),
        .R(1'b0));
  FDRE \mem_reg[10][42] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[10] [42]),
        .R(1'b0));
  FDRE \mem_reg[10][43] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[10] [43]),
        .R(1'b0));
  FDRE \mem_reg[10][44] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[10] [44]),
        .R(1'b0));
  FDRE \mem_reg[10][45] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[10] [45]),
        .R(1'b0));
  FDRE \mem_reg[10][46] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[10] [46]),
        .R(1'b0));
  FDRE \mem_reg[10][47] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[10] [47]),
        .R(1'b0));
  FDRE \mem_reg[10][48] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[10] [48]),
        .R(1'b0));
  FDRE \mem_reg[10][49] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[10] [49]),
        .R(1'b0));
  FDRE \mem_reg[10][4] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[10] [4]),
        .R(1'b0));
  FDRE \mem_reg[10][5] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[10] [5]),
        .R(1'b0));
  FDRE \mem_reg[10][6] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[10] [6]),
        .R(1'b0));
  FDRE \mem_reg[10][7] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[10] [7]),
        .R(1'b0));
  FDRE \mem_reg[10][8] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[10] [8]),
        .R(1'b0));
  FDRE \mem_reg[10][9] 
       (.C(axis_clk),
        .CE(\mem[10][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[10] [9]),
        .R(1'b0));
  FDRE \mem_reg[11][0] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[11] [0]),
        .R(1'b0));
  FDRE \mem_reg[11][10] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[11] [10]),
        .R(1'b0));
  FDRE \mem_reg[11][11] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[11] [11]),
        .R(1'b0));
  FDRE \mem_reg[11][12] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[11] [12]),
        .R(1'b0));
  FDRE \mem_reg[11][13] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[11] [13]),
        .R(1'b0));
  FDRE \mem_reg[11][14] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[11] [14]),
        .R(1'b0));
  FDRE \mem_reg[11][15] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[11] [15]),
        .R(1'b0));
  FDRE \mem_reg[11][16] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[11] [16]),
        .R(1'b0));
  FDRE \mem_reg[11][17] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[11] [17]),
        .R(1'b0));
  FDRE \mem_reg[11][18] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[11] [18]),
        .R(1'b0));
  FDRE \mem_reg[11][19] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[11] [19]),
        .R(1'b0));
  FDRE \mem_reg[11][1] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[11] [1]),
        .R(1'b0));
  FDRE \mem_reg[11][20] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[11] [20]),
        .R(1'b0));
  FDRE \mem_reg[11][21] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[11] [21]),
        .R(1'b0));
  FDRE \mem_reg[11][22] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[11] [22]),
        .R(1'b0));
  FDRE \mem_reg[11][23] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[11] [23]),
        .R(1'b0));
  FDRE \mem_reg[11][24] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[11] [24]),
        .R(1'b0));
  FDRE \mem_reg[11][25] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[11] [25]),
        .R(1'b0));
  FDRE \mem_reg[11][26] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[11] [26]),
        .R(1'b0));
  FDRE \mem_reg[11][27] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[11] [27]),
        .R(1'b0));
  FDRE \mem_reg[11][28] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[11] [28]),
        .R(1'b0));
  FDRE \mem_reg[11][29] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[11] [29]),
        .R(1'b0));
  FDRE \mem_reg[11][2] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[11] [2]),
        .R(1'b0));
  FDRE \mem_reg[11][30] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[11] [30]),
        .R(1'b0));
  FDRE \mem_reg[11][31] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[11] [31]),
        .R(1'b0));
  FDRE \mem_reg[11][32] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[11] [32]),
        .R(1'b0));
  FDRE \mem_reg[11][33] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[11] [33]),
        .R(1'b0));
  FDRE \mem_reg[11][34] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[11] [34]),
        .R(1'b0));
  FDRE \mem_reg[11][35] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[11] [35]),
        .R(1'b0));
  FDRE \mem_reg[11][36] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[11] [36]),
        .R(1'b0));
  FDRE \mem_reg[11][37] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[11] [37]),
        .R(1'b0));
  FDRE \mem_reg[11][38] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[11] [38]),
        .R(1'b0));
  FDRE \mem_reg[11][39] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[11] [39]),
        .R(1'b0));
  FDRE \mem_reg[11][3] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[11] [3]),
        .R(1'b0));
  FDRE \mem_reg[11][40] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[11] [40]),
        .R(1'b0));
  FDRE \mem_reg[11][41] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[11] [41]),
        .R(1'b0));
  FDRE \mem_reg[11][42] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[11] [42]),
        .R(1'b0));
  FDRE \mem_reg[11][43] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[11] [43]),
        .R(1'b0));
  FDRE \mem_reg[11][44] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[11] [44]),
        .R(1'b0));
  FDRE \mem_reg[11][45] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[11] [45]),
        .R(1'b0));
  FDRE \mem_reg[11][46] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[11] [46]),
        .R(1'b0));
  FDRE \mem_reg[11][47] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[11] [47]),
        .R(1'b0));
  FDRE \mem_reg[11][48] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[11] [48]),
        .R(1'b0));
  FDRE \mem_reg[11][49] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[11] [49]),
        .R(1'b0));
  FDRE \mem_reg[11][4] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[11] [4]),
        .R(1'b0));
  FDRE \mem_reg[11][5] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[11] [5]),
        .R(1'b0));
  FDRE \mem_reg[11][6] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[11] [6]),
        .R(1'b0));
  FDRE \mem_reg[11][7] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[11] [7]),
        .R(1'b0));
  FDRE \mem_reg[11][8] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[11] [8]),
        .R(1'b0));
  FDRE \mem_reg[11][9] 
       (.C(axis_clk),
        .CE(\mem[11][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[11] [9]),
        .R(1'b0));
  FDRE \mem_reg[12][0] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[12] [0]),
        .R(1'b0));
  FDRE \mem_reg[12][10] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[12] [10]),
        .R(1'b0));
  FDRE \mem_reg[12][11] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[12] [11]),
        .R(1'b0));
  FDRE \mem_reg[12][12] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[12] [12]),
        .R(1'b0));
  FDRE \mem_reg[12][13] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[12] [13]),
        .R(1'b0));
  FDRE \mem_reg[12][14] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[12] [14]),
        .R(1'b0));
  FDRE \mem_reg[12][15] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[12] [15]),
        .R(1'b0));
  FDRE \mem_reg[12][16] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[12] [16]),
        .R(1'b0));
  FDRE \mem_reg[12][17] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[12] [17]),
        .R(1'b0));
  FDRE \mem_reg[12][18] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[12] [18]),
        .R(1'b0));
  FDRE \mem_reg[12][19] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[12] [19]),
        .R(1'b0));
  FDRE \mem_reg[12][1] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[12] [1]),
        .R(1'b0));
  FDRE \mem_reg[12][20] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[12] [20]),
        .R(1'b0));
  FDRE \mem_reg[12][21] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[12] [21]),
        .R(1'b0));
  FDRE \mem_reg[12][22] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[12] [22]),
        .R(1'b0));
  FDRE \mem_reg[12][23] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[12] [23]),
        .R(1'b0));
  FDRE \mem_reg[12][24] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[12] [24]),
        .R(1'b0));
  FDRE \mem_reg[12][25] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[12] [25]),
        .R(1'b0));
  FDRE \mem_reg[12][26] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[12] [26]),
        .R(1'b0));
  FDRE \mem_reg[12][27] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[12] [27]),
        .R(1'b0));
  FDRE \mem_reg[12][28] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[12] [28]),
        .R(1'b0));
  FDRE \mem_reg[12][29] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[12] [29]),
        .R(1'b0));
  FDRE \mem_reg[12][2] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[12] [2]),
        .R(1'b0));
  FDRE \mem_reg[12][30] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[12] [30]),
        .R(1'b0));
  FDRE \mem_reg[12][31] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[12] [31]),
        .R(1'b0));
  FDRE \mem_reg[12][32] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[12] [32]),
        .R(1'b0));
  FDRE \mem_reg[12][33] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[12] [33]),
        .R(1'b0));
  FDRE \mem_reg[12][34] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[12] [34]),
        .R(1'b0));
  FDRE \mem_reg[12][35] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[12] [35]),
        .R(1'b0));
  FDRE \mem_reg[12][36] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[12] [36]),
        .R(1'b0));
  FDRE \mem_reg[12][37] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[12] [37]),
        .R(1'b0));
  FDRE \mem_reg[12][38] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[12] [38]),
        .R(1'b0));
  FDRE \mem_reg[12][39] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[12] [39]),
        .R(1'b0));
  FDRE \mem_reg[12][3] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[12] [3]),
        .R(1'b0));
  FDRE \mem_reg[12][40] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[12] [40]),
        .R(1'b0));
  FDRE \mem_reg[12][41] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[12] [41]),
        .R(1'b0));
  FDRE \mem_reg[12][42] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[12] [42]),
        .R(1'b0));
  FDRE \mem_reg[12][43] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[12] [43]),
        .R(1'b0));
  FDRE \mem_reg[12][44] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[12] [44]),
        .R(1'b0));
  FDRE \mem_reg[12][45] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[12] [45]),
        .R(1'b0));
  FDRE \mem_reg[12][46] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[12] [46]),
        .R(1'b0));
  FDRE \mem_reg[12][47] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[12] [47]),
        .R(1'b0));
  FDRE \mem_reg[12][48] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[12] [48]),
        .R(1'b0));
  FDRE \mem_reg[12][49] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[12] [49]),
        .R(1'b0));
  FDRE \mem_reg[12][4] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[12] [4]),
        .R(1'b0));
  FDRE \mem_reg[12][5] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[12] [5]),
        .R(1'b0));
  FDRE \mem_reg[12][6] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[12] [6]),
        .R(1'b0));
  FDRE \mem_reg[12][7] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[12] [7]),
        .R(1'b0));
  FDRE \mem_reg[12][8] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[12] [8]),
        .R(1'b0));
  FDRE \mem_reg[12][9] 
       (.C(axis_clk),
        .CE(\mem[12][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[12] [9]),
        .R(1'b0));
  FDRE \mem_reg[13][0] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[13] [0]),
        .R(1'b0));
  FDRE \mem_reg[13][10] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[13] [10]),
        .R(1'b0));
  FDRE \mem_reg[13][11] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[13] [11]),
        .R(1'b0));
  FDRE \mem_reg[13][12] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[13] [12]),
        .R(1'b0));
  FDRE \mem_reg[13][13] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[13] [13]),
        .R(1'b0));
  FDRE \mem_reg[13][14] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[13] [14]),
        .R(1'b0));
  FDRE \mem_reg[13][15] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[13] [15]),
        .R(1'b0));
  FDRE \mem_reg[13][16] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[13] [16]),
        .R(1'b0));
  FDRE \mem_reg[13][17] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[13] [17]),
        .R(1'b0));
  FDRE \mem_reg[13][18] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[13] [18]),
        .R(1'b0));
  FDRE \mem_reg[13][19] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[13] [19]),
        .R(1'b0));
  FDRE \mem_reg[13][1] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[13] [1]),
        .R(1'b0));
  FDRE \mem_reg[13][20] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[13] [20]),
        .R(1'b0));
  FDRE \mem_reg[13][21] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[13] [21]),
        .R(1'b0));
  FDRE \mem_reg[13][22] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[13] [22]),
        .R(1'b0));
  FDRE \mem_reg[13][23] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[13] [23]),
        .R(1'b0));
  FDRE \mem_reg[13][24] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[13] [24]),
        .R(1'b0));
  FDRE \mem_reg[13][25] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[13] [25]),
        .R(1'b0));
  FDRE \mem_reg[13][26] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[13] [26]),
        .R(1'b0));
  FDRE \mem_reg[13][27] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[13] [27]),
        .R(1'b0));
  FDRE \mem_reg[13][28] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[13] [28]),
        .R(1'b0));
  FDRE \mem_reg[13][29] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[13] [29]),
        .R(1'b0));
  FDRE \mem_reg[13][2] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[13] [2]),
        .R(1'b0));
  FDRE \mem_reg[13][30] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[13] [30]),
        .R(1'b0));
  FDRE \mem_reg[13][31] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[13] [31]),
        .R(1'b0));
  FDRE \mem_reg[13][32] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[13] [32]),
        .R(1'b0));
  FDRE \mem_reg[13][33] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[13] [33]),
        .R(1'b0));
  FDRE \mem_reg[13][34] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[13] [34]),
        .R(1'b0));
  FDRE \mem_reg[13][35] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[13] [35]),
        .R(1'b0));
  FDRE \mem_reg[13][36] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[13] [36]),
        .R(1'b0));
  FDRE \mem_reg[13][37] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[13] [37]),
        .R(1'b0));
  FDRE \mem_reg[13][38] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[13] [38]),
        .R(1'b0));
  FDRE \mem_reg[13][39] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[13] [39]),
        .R(1'b0));
  FDRE \mem_reg[13][3] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[13] [3]),
        .R(1'b0));
  FDRE \mem_reg[13][40] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[13] [40]),
        .R(1'b0));
  FDRE \mem_reg[13][41] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[13] [41]),
        .R(1'b0));
  FDRE \mem_reg[13][42] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[13] [42]),
        .R(1'b0));
  FDRE \mem_reg[13][43] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[13] [43]),
        .R(1'b0));
  FDRE \mem_reg[13][44] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[13] [44]),
        .R(1'b0));
  FDRE \mem_reg[13][45] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[13] [45]),
        .R(1'b0));
  FDRE \mem_reg[13][46] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[13] [46]),
        .R(1'b0));
  FDRE \mem_reg[13][47] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[13] [47]),
        .R(1'b0));
  FDRE \mem_reg[13][48] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[13] [48]),
        .R(1'b0));
  FDRE \mem_reg[13][49] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[13] [49]),
        .R(1'b0));
  FDRE \mem_reg[13][4] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[13] [4]),
        .R(1'b0));
  FDRE \mem_reg[13][5] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[13] [5]),
        .R(1'b0));
  FDRE \mem_reg[13][6] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[13] [6]),
        .R(1'b0));
  FDRE \mem_reg[13][7] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[13] [7]),
        .R(1'b0));
  FDRE \mem_reg[13][8] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[13] [8]),
        .R(1'b0));
  FDRE \mem_reg[13][9] 
       (.C(axis_clk),
        .CE(\mem[13][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[13] [9]),
        .R(1'b0));
  FDRE \mem_reg[14][0] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[14] [0]),
        .R(1'b0));
  FDRE \mem_reg[14][10] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[14] [10]),
        .R(1'b0));
  FDRE \mem_reg[14][11] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[14] [11]),
        .R(1'b0));
  FDRE \mem_reg[14][12] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[14] [12]),
        .R(1'b0));
  FDRE \mem_reg[14][13] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[14] [13]),
        .R(1'b0));
  FDRE \mem_reg[14][14] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[14] [14]),
        .R(1'b0));
  FDRE \mem_reg[14][15] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[14] [15]),
        .R(1'b0));
  FDRE \mem_reg[14][16] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[14] [16]),
        .R(1'b0));
  FDRE \mem_reg[14][17] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[14] [17]),
        .R(1'b0));
  FDRE \mem_reg[14][18] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[14] [18]),
        .R(1'b0));
  FDRE \mem_reg[14][19] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[14] [19]),
        .R(1'b0));
  FDRE \mem_reg[14][1] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[14] [1]),
        .R(1'b0));
  FDRE \mem_reg[14][20] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[14] [20]),
        .R(1'b0));
  FDRE \mem_reg[14][21] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[14] [21]),
        .R(1'b0));
  FDRE \mem_reg[14][22] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[14] [22]),
        .R(1'b0));
  FDRE \mem_reg[14][23] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[14] [23]),
        .R(1'b0));
  FDRE \mem_reg[14][24] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[14] [24]),
        .R(1'b0));
  FDRE \mem_reg[14][25] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[14] [25]),
        .R(1'b0));
  FDRE \mem_reg[14][26] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[14] [26]),
        .R(1'b0));
  FDRE \mem_reg[14][27] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[14] [27]),
        .R(1'b0));
  FDRE \mem_reg[14][28] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[14] [28]),
        .R(1'b0));
  FDRE \mem_reg[14][29] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[14] [29]),
        .R(1'b0));
  FDRE \mem_reg[14][2] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[14] [2]),
        .R(1'b0));
  FDRE \mem_reg[14][30] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[14] [30]),
        .R(1'b0));
  FDRE \mem_reg[14][31] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[14] [31]),
        .R(1'b0));
  FDRE \mem_reg[14][32] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[14] [32]),
        .R(1'b0));
  FDRE \mem_reg[14][33] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[14] [33]),
        .R(1'b0));
  FDRE \mem_reg[14][34] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[14] [34]),
        .R(1'b0));
  FDRE \mem_reg[14][35] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[14] [35]),
        .R(1'b0));
  FDRE \mem_reg[14][36] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[14] [36]),
        .R(1'b0));
  FDRE \mem_reg[14][37] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[14] [37]),
        .R(1'b0));
  FDRE \mem_reg[14][38] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[14] [38]),
        .R(1'b0));
  FDRE \mem_reg[14][39] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[14] [39]),
        .R(1'b0));
  FDRE \mem_reg[14][3] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[14] [3]),
        .R(1'b0));
  FDRE \mem_reg[14][40] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[14] [40]),
        .R(1'b0));
  FDRE \mem_reg[14][41] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[14] [41]),
        .R(1'b0));
  FDRE \mem_reg[14][42] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[14] [42]),
        .R(1'b0));
  FDRE \mem_reg[14][43] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[14] [43]),
        .R(1'b0));
  FDRE \mem_reg[14][44] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[14] [44]),
        .R(1'b0));
  FDRE \mem_reg[14][45] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[14] [45]),
        .R(1'b0));
  FDRE \mem_reg[14][46] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[14] [46]),
        .R(1'b0));
  FDRE \mem_reg[14][47] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[14] [47]),
        .R(1'b0));
  FDRE \mem_reg[14][48] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[14] [48]),
        .R(1'b0));
  FDRE \mem_reg[14][49] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[14] [49]),
        .R(1'b0));
  FDRE \mem_reg[14][4] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[14] [4]),
        .R(1'b0));
  FDRE \mem_reg[14][5] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[14] [5]),
        .R(1'b0));
  FDRE \mem_reg[14][6] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[14] [6]),
        .R(1'b0));
  FDRE \mem_reg[14][7] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[14] [7]),
        .R(1'b0));
  FDRE \mem_reg[14][8] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[14] [8]),
        .R(1'b0));
  FDRE \mem_reg[14][9] 
       (.C(axis_clk),
        .CE(\mem[14][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[14] [9]),
        .R(1'b0));
  FDRE \mem_reg[15][0] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[15] [0]),
        .R(1'b0));
  FDRE \mem_reg[15][10] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[15] [10]),
        .R(1'b0));
  FDRE \mem_reg[15][11] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[15] [11]),
        .R(1'b0));
  FDRE \mem_reg[15][12] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[15] [12]),
        .R(1'b0));
  FDRE \mem_reg[15][13] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[15] [13]),
        .R(1'b0));
  FDRE \mem_reg[15][14] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[15] [14]),
        .R(1'b0));
  FDRE \mem_reg[15][15] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[15] [15]),
        .R(1'b0));
  FDRE \mem_reg[15][16] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[15] [16]),
        .R(1'b0));
  FDRE \mem_reg[15][17] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[15] [17]),
        .R(1'b0));
  FDRE \mem_reg[15][18] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[15] [18]),
        .R(1'b0));
  FDRE \mem_reg[15][19] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[15] [19]),
        .R(1'b0));
  FDRE \mem_reg[15][1] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[15] [1]),
        .R(1'b0));
  FDRE \mem_reg[15][20] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[15] [20]),
        .R(1'b0));
  FDRE \mem_reg[15][21] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[15] [21]),
        .R(1'b0));
  FDRE \mem_reg[15][22] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[15] [22]),
        .R(1'b0));
  FDRE \mem_reg[15][23] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[15] [23]),
        .R(1'b0));
  FDRE \mem_reg[15][24] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[15] [24]),
        .R(1'b0));
  FDRE \mem_reg[15][25] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[15] [25]),
        .R(1'b0));
  FDRE \mem_reg[15][26] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[15] [26]),
        .R(1'b0));
  FDRE \mem_reg[15][27] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[15] [27]),
        .R(1'b0));
  FDRE \mem_reg[15][28] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[15] [28]),
        .R(1'b0));
  FDRE \mem_reg[15][29] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[15] [29]),
        .R(1'b0));
  FDRE \mem_reg[15][2] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[15] [2]),
        .R(1'b0));
  FDRE \mem_reg[15][30] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[15] [30]),
        .R(1'b0));
  FDRE \mem_reg[15][31] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[15] [31]),
        .R(1'b0));
  FDRE \mem_reg[15][32] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[15] [32]),
        .R(1'b0));
  FDRE \mem_reg[15][33] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[15] [33]),
        .R(1'b0));
  FDRE \mem_reg[15][34] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[15] [34]),
        .R(1'b0));
  FDRE \mem_reg[15][35] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[15] [35]),
        .R(1'b0));
  FDRE \mem_reg[15][36] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[15] [36]),
        .R(1'b0));
  FDRE \mem_reg[15][37] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[15] [37]),
        .R(1'b0));
  FDRE \mem_reg[15][38] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[15] [38]),
        .R(1'b0));
  FDRE \mem_reg[15][39] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[15] [39]),
        .R(1'b0));
  FDRE \mem_reg[15][3] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[15] [3]),
        .R(1'b0));
  FDRE \mem_reg[15][40] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[15] [40]),
        .R(1'b0));
  FDRE \mem_reg[15][41] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[15] [41]),
        .R(1'b0));
  FDRE \mem_reg[15][42] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[15] [42]),
        .R(1'b0));
  FDRE \mem_reg[15][43] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[15] [43]),
        .R(1'b0));
  FDRE \mem_reg[15][44] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[15] [44]),
        .R(1'b0));
  FDRE \mem_reg[15][45] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[15] [45]),
        .R(1'b0));
  FDRE \mem_reg[15][46] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[15] [46]),
        .R(1'b0));
  FDRE \mem_reg[15][47] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[15] [47]),
        .R(1'b0));
  FDRE \mem_reg[15][48] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[15] [48]),
        .R(1'b0));
  FDRE \mem_reg[15][49] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[15] [49]),
        .R(1'b0));
  FDRE \mem_reg[15][4] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[15] [4]),
        .R(1'b0));
  FDRE \mem_reg[15][5] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[15] [5]),
        .R(1'b0));
  FDRE \mem_reg[15][6] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[15] [6]),
        .R(1'b0));
  FDRE \mem_reg[15][7] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[15] [7]),
        .R(1'b0));
  FDRE \mem_reg[15][8] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[15] [8]),
        .R(1'b0));
  FDRE \mem_reg[15][9] 
       (.C(axis_clk),
        .CE(\mem[15][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[15] [9]),
        .R(1'b0));
  FDRE \mem_reg[1][0] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[1] [0]),
        .R(1'b0));
  FDRE \mem_reg[1][10] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[1] [10]),
        .R(1'b0));
  FDRE \mem_reg[1][11] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[1] [11]),
        .R(1'b0));
  FDRE \mem_reg[1][12] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[1] [12]),
        .R(1'b0));
  FDRE \mem_reg[1][13] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[1] [13]),
        .R(1'b0));
  FDRE \mem_reg[1][14] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[1] [14]),
        .R(1'b0));
  FDRE \mem_reg[1][15] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[1] [15]),
        .R(1'b0));
  FDRE \mem_reg[1][16] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[1] [16]),
        .R(1'b0));
  FDRE \mem_reg[1][17] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[1] [17]),
        .R(1'b0));
  FDRE \mem_reg[1][18] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[1] [18]),
        .R(1'b0));
  FDRE \mem_reg[1][19] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[1] [19]),
        .R(1'b0));
  FDRE \mem_reg[1][1] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[1] [1]),
        .R(1'b0));
  FDRE \mem_reg[1][20] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[1] [20]),
        .R(1'b0));
  FDRE \mem_reg[1][21] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[1] [21]),
        .R(1'b0));
  FDRE \mem_reg[1][22] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[1] [22]),
        .R(1'b0));
  FDRE \mem_reg[1][23] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[1] [23]),
        .R(1'b0));
  FDRE \mem_reg[1][24] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[1] [24]),
        .R(1'b0));
  FDRE \mem_reg[1][25] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[1] [25]),
        .R(1'b0));
  FDRE \mem_reg[1][26] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[1] [26]),
        .R(1'b0));
  FDRE \mem_reg[1][27] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[1] [27]),
        .R(1'b0));
  FDRE \mem_reg[1][28] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[1] [28]),
        .R(1'b0));
  FDRE \mem_reg[1][29] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[1] [29]),
        .R(1'b0));
  FDRE \mem_reg[1][2] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[1] [2]),
        .R(1'b0));
  FDRE \mem_reg[1][30] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[1] [30]),
        .R(1'b0));
  FDRE \mem_reg[1][31] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[1] [31]),
        .R(1'b0));
  FDRE \mem_reg[1][32] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[1] [32]),
        .R(1'b0));
  FDRE \mem_reg[1][33] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[1] [33]),
        .R(1'b0));
  FDRE \mem_reg[1][34] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[1] [34]),
        .R(1'b0));
  FDRE \mem_reg[1][35] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[1] [35]),
        .R(1'b0));
  FDRE \mem_reg[1][36] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[1] [36]),
        .R(1'b0));
  FDRE \mem_reg[1][37] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[1] [37]),
        .R(1'b0));
  FDRE \mem_reg[1][38] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[1] [38]),
        .R(1'b0));
  FDRE \mem_reg[1][39] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[1] [39]),
        .R(1'b0));
  FDRE \mem_reg[1][3] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[1] [3]),
        .R(1'b0));
  FDRE \mem_reg[1][40] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[1] [40]),
        .R(1'b0));
  FDRE \mem_reg[1][41] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[1] [41]),
        .R(1'b0));
  FDRE \mem_reg[1][42] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[1] [42]),
        .R(1'b0));
  FDRE \mem_reg[1][43] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[1] [43]),
        .R(1'b0));
  FDRE \mem_reg[1][44] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[1] [44]),
        .R(1'b0));
  FDRE \mem_reg[1][45] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[1] [45]),
        .R(1'b0));
  FDRE \mem_reg[1][46] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[1] [46]),
        .R(1'b0));
  FDRE \mem_reg[1][47] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[1] [47]),
        .R(1'b0));
  FDRE \mem_reg[1][48] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[1] [48]),
        .R(1'b0));
  FDRE \mem_reg[1][49] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[1] [49]),
        .R(1'b0));
  FDRE \mem_reg[1][4] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[1] [4]),
        .R(1'b0));
  FDRE \mem_reg[1][5] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[1] [5]),
        .R(1'b0));
  FDRE \mem_reg[1][6] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[1] [6]),
        .R(1'b0));
  FDRE \mem_reg[1][7] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[1] [7]),
        .R(1'b0));
  FDRE \mem_reg[1][8] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[1] [8]),
        .R(1'b0));
  FDRE \mem_reg[1][9] 
       (.C(axis_clk),
        .CE(\mem[1][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[1] [9]),
        .R(1'b0));
  FDRE \mem_reg[2][0] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[2] [0]),
        .R(1'b0));
  FDRE \mem_reg[2][10] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[2] [10]),
        .R(1'b0));
  FDRE \mem_reg[2][11] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[2] [11]),
        .R(1'b0));
  FDRE \mem_reg[2][12] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[2] [12]),
        .R(1'b0));
  FDRE \mem_reg[2][13] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[2] [13]),
        .R(1'b0));
  FDRE \mem_reg[2][14] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[2] [14]),
        .R(1'b0));
  FDRE \mem_reg[2][15] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[2] [15]),
        .R(1'b0));
  FDRE \mem_reg[2][16] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[2] [16]),
        .R(1'b0));
  FDRE \mem_reg[2][17] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[2] [17]),
        .R(1'b0));
  FDRE \mem_reg[2][18] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[2] [18]),
        .R(1'b0));
  FDRE \mem_reg[2][19] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[2] [19]),
        .R(1'b0));
  FDRE \mem_reg[2][1] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[2] [1]),
        .R(1'b0));
  FDRE \mem_reg[2][20] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[2] [20]),
        .R(1'b0));
  FDRE \mem_reg[2][21] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[2] [21]),
        .R(1'b0));
  FDRE \mem_reg[2][22] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[2] [22]),
        .R(1'b0));
  FDRE \mem_reg[2][23] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[2] [23]),
        .R(1'b0));
  FDRE \mem_reg[2][24] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[2] [24]),
        .R(1'b0));
  FDRE \mem_reg[2][25] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[2] [25]),
        .R(1'b0));
  FDRE \mem_reg[2][26] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[2] [26]),
        .R(1'b0));
  FDRE \mem_reg[2][27] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[2] [27]),
        .R(1'b0));
  FDRE \mem_reg[2][28] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[2] [28]),
        .R(1'b0));
  FDRE \mem_reg[2][29] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[2] [29]),
        .R(1'b0));
  FDRE \mem_reg[2][2] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[2] [2]),
        .R(1'b0));
  FDRE \mem_reg[2][30] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[2] [30]),
        .R(1'b0));
  FDRE \mem_reg[2][31] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[2] [31]),
        .R(1'b0));
  FDRE \mem_reg[2][32] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[2] [32]),
        .R(1'b0));
  FDRE \mem_reg[2][33] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[2] [33]),
        .R(1'b0));
  FDRE \mem_reg[2][34] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[2] [34]),
        .R(1'b0));
  FDRE \mem_reg[2][35] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[2] [35]),
        .R(1'b0));
  FDRE \mem_reg[2][36] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[2] [36]),
        .R(1'b0));
  FDRE \mem_reg[2][37] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[2] [37]),
        .R(1'b0));
  FDRE \mem_reg[2][38] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[2] [38]),
        .R(1'b0));
  FDRE \mem_reg[2][39] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[2] [39]),
        .R(1'b0));
  FDRE \mem_reg[2][3] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[2] [3]),
        .R(1'b0));
  FDRE \mem_reg[2][40] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[2] [40]),
        .R(1'b0));
  FDRE \mem_reg[2][41] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[2] [41]),
        .R(1'b0));
  FDRE \mem_reg[2][42] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[2] [42]),
        .R(1'b0));
  FDRE \mem_reg[2][43] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[2] [43]),
        .R(1'b0));
  FDRE \mem_reg[2][44] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[2] [44]),
        .R(1'b0));
  FDRE \mem_reg[2][45] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[2] [45]),
        .R(1'b0));
  FDRE \mem_reg[2][46] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[2] [46]),
        .R(1'b0));
  FDRE \mem_reg[2][47] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[2] [47]),
        .R(1'b0));
  FDRE \mem_reg[2][48] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[2] [48]),
        .R(1'b0));
  FDRE \mem_reg[2][49] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[2] [49]),
        .R(1'b0));
  FDRE \mem_reg[2][4] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[2] [4]),
        .R(1'b0));
  FDRE \mem_reg[2][5] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[2] [5]),
        .R(1'b0));
  FDRE \mem_reg[2][6] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[2] [6]),
        .R(1'b0));
  FDRE \mem_reg[2][7] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[2] [7]),
        .R(1'b0));
  FDRE \mem_reg[2][8] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[2] [8]),
        .R(1'b0));
  FDRE \mem_reg[2][9] 
       (.C(axis_clk),
        .CE(\mem[2][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[2] [9]),
        .R(1'b0));
  FDRE \mem_reg[3][0] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[3] [0]),
        .R(1'b0));
  FDRE \mem_reg[3][10] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[3] [10]),
        .R(1'b0));
  FDRE \mem_reg[3][11] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[3] [11]),
        .R(1'b0));
  FDRE \mem_reg[3][12] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[3] [12]),
        .R(1'b0));
  FDRE \mem_reg[3][13] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[3] [13]),
        .R(1'b0));
  FDRE \mem_reg[3][14] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[3] [14]),
        .R(1'b0));
  FDRE \mem_reg[3][15] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[3] [15]),
        .R(1'b0));
  FDRE \mem_reg[3][16] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[3] [16]),
        .R(1'b0));
  FDRE \mem_reg[3][17] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[3] [17]),
        .R(1'b0));
  FDRE \mem_reg[3][18] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[3] [18]),
        .R(1'b0));
  FDRE \mem_reg[3][19] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[3] [19]),
        .R(1'b0));
  FDRE \mem_reg[3][1] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[3] [1]),
        .R(1'b0));
  FDRE \mem_reg[3][20] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[3] [20]),
        .R(1'b0));
  FDRE \mem_reg[3][21] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[3] [21]),
        .R(1'b0));
  FDRE \mem_reg[3][22] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[3] [22]),
        .R(1'b0));
  FDRE \mem_reg[3][23] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[3] [23]),
        .R(1'b0));
  FDRE \mem_reg[3][24] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[3] [24]),
        .R(1'b0));
  FDRE \mem_reg[3][25] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[3] [25]),
        .R(1'b0));
  FDRE \mem_reg[3][26] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[3] [26]),
        .R(1'b0));
  FDRE \mem_reg[3][27] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[3] [27]),
        .R(1'b0));
  FDRE \mem_reg[3][28] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[3] [28]),
        .R(1'b0));
  FDRE \mem_reg[3][29] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[3] [29]),
        .R(1'b0));
  FDRE \mem_reg[3][2] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[3] [2]),
        .R(1'b0));
  FDRE \mem_reg[3][30] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[3] [30]),
        .R(1'b0));
  FDRE \mem_reg[3][31] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[3] [31]),
        .R(1'b0));
  FDRE \mem_reg[3][32] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[3] [32]),
        .R(1'b0));
  FDRE \mem_reg[3][33] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[3] [33]),
        .R(1'b0));
  FDRE \mem_reg[3][34] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[3] [34]),
        .R(1'b0));
  FDRE \mem_reg[3][35] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[3] [35]),
        .R(1'b0));
  FDRE \mem_reg[3][36] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[3] [36]),
        .R(1'b0));
  FDRE \mem_reg[3][37] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[3] [37]),
        .R(1'b0));
  FDRE \mem_reg[3][38] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[3] [38]),
        .R(1'b0));
  FDRE \mem_reg[3][39] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[3] [39]),
        .R(1'b0));
  FDRE \mem_reg[3][3] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[3] [3]),
        .R(1'b0));
  FDRE \mem_reg[3][40] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[3] [40]),
        .R(1'b0));
  FDRE \mem_reg[3][41] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[3] [41]),
        .R(1'b0));
  FDRE \mem_reg[3][42] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[3] [42]),
        .R(1'b0));
  FDRE \mem_reg[3][43] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[3] [43]),
        .R(1'b0));
  FDRE \mem_reg[3][44] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[3] [44]),
        .R(1'b0));
  FDRE \mem_reg[3][45] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[3] [45]),
        .R(1'b0));
  FDRE \mem_reg[3][46] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[3] [46]),
        .R(1'b0));
  FDRE \mem_reg[3][47] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[3] [47]),
        .R(1'b0));
  FDRE \mem_reg[3][48] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[3] [48]),
        .R(1'b0));
  FDRE \mem_reg[3][49] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[3] [49]),
        .R(1'b0));
  FDRE \mem_reg[3][4] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[3] [4]),
        .R(1'b0));
  FDRE \mem_reg[3][5] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[3] [5]),
        .R(1'b0));
  FDRE \mem_reg[3][6] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[3] [6]),
        .R(1'b0));
  FDRE \mem_reg[3][7] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[3] [7]),
        .R(1'b0));
  FDRE \mem_reg[3][8] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[3] [8]),
        .R(1'b0));
  FDRE \mem_reg[3][9] 
       (.C(axis_clk),
        .CE(\mem[3][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[3] [9]),
        .R(1'b0));
  FDRE \mem_reg[4][0] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[4] [0]),
        .R(1'b0));
  FDRE \mem_reg[4][10] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[4] [10]),
        .R(1'b0));
  FDRE \mem_reg[4][11] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[4] [11]),
        .R(1'b0));
  FDRE \mem_reg[4][12] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[4] [12]),
        .R(1'b0));
  FDRE \mem_reg[4][13] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[4] [13]),
        .R(1'b0));
  FDRE \mem_reg[4][14] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[4] [14]),
        .R(1'b0));
  FDRE \mem_reg[4][15] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[4] [15]),
        .R(1'b0));
  FDRE \mem_reg[4][16] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[4] [16]),
        .R(1'b0));
  FDRE \mem_reg[4][17] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[4] [17]),
        .R(1'b0));
  FDRE \mem_reg[4][18] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[4] [18]),
        .R(1'b0));
  FDRE \mem_reg[4][19] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[4] [19]),
        .R(1'b0));
  FDRE \mem_reg[4][1] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[4] [1]),
        .R(1'b0));
  FDRE \mem_reg[4][20] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[4] [20]),
        .R(1'b0));
  FDRE \mem_reg[4][21] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[4] [21]),
        .R(1'b0));
  FDRE \mem_reg[4][22] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[4] [22]),
        .R(1'b0));
  FDRE \mem_reg[4][23] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[4] [23]),
        .R(1'b0));
  FDRE \mem_reg[4][24] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[4] [24]),
        .R(1'b0));
  FDRE \mem_reg[4][25] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[4] [25]),
        .R(1'b0));
  FDRE \mem_reg[4][26] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[4] [26]),
        .R(1'b0));
  FDRE \mem_reg[4][27] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[4] [27]),
        .R(1'b0));
  FDRE \mem_reg[4][28] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[4] [28]),
        .R(1'b0));
  FDRE \mem_reg[4][29] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[4] [29]),
        .R(1'b0));
  FDRE \mem_reg[4][2] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[4] [2]),
        .R(1'b0));
  FDRE \mem_reg[4][30] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[4] [30]),
        .R(1'b0));
  FDRE \mem_reg[4][31] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[4] [31]),
        .R(1'b0));
  FDRE \mem_reg[4][32] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[4] [32]),
        .R(1'b0));
  FDRE \mem_reg[4][33] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[4] [33]),
        .R(1'b0));
  FDRE \mem_reg[4][34] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[4] [34]),
        .R(1'b0));
  FDRE \mem_reg[4][35] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[4] [35]),
        .R(1'b0));
  FDRE \mem_reg[4][36] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[4] [36]),
        .R(1'b0));
  FDRE \mem_reg[4][37] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[4] [37]),
        .R(1'b0));
  FDRE \mem_reg[4][38] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[4] [38]),
        .R(1'b0));
  FDRE \mem_reg[4][39] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[4] [39]),
        .R(1'b0));
  FDRE \mem_reg[4][3] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[4] [3]),
        .R(1'b0));
  FDRE \mem_reg[4][40] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[4] [40]),
        .R(1'b0));
  FDRE \mem_reg[4][41] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[4] [41]),
        .R(1'b0));
  FDRE \mem_reg[4][42] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[4] [42]),
        .R(1'b0));
  FDRE \mem_reg[4][43] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[4] [43]),
        .R(1'b0));
  FDRE \mem_reg[4][44] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[4] [44]),
        .R(1'b0));
  FDRE \mem_reg[4][45] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[4] [45]),
        .R(1'b0));
  FDRE \mem_reg[4][46] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[4] [46]),
        .R(1'b0));
  FDRE \mem_reg[4][47] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[4] [47]),
        .R(1'b0));
  FDRE \mem_reg[4][48] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[4] [48]),
        .R(1'b0));
  FDRE \mem_reg[4][49] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[4] [49]),
        .R(1'b0));
  FDRE \mem_reg[4][4] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[4] [4]),
        .R(1'b0));
  FDRE \mem_reg[4][5] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[4] [5]),
        .R(1'b0));
  FDRE \mem_reg[4][6] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[4] [6]),
        .R(1'b0));
  FDRE \mem_reg[4][7] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[4] [7]),
        .R(1'b0));
  FDRE \mem_reg[4][8] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[4] [8]),
        .R(1'b0));
  FDRE \mem_reg[4][9] 
       (.C(axis_clk),
        .CE(\mem[4][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[4] [9]),
        .R(1'b0));
  FDRE \mem_reg[5][0] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[5] [0]),
        .R(1'b0));
  FDRE \mem_reg[5][10] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[5] [10]),
        .R(1'b0));
  FDRE \mem_reg[5][11] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[5] [11]),
        .R(1'b0));
  FDRE \mem_reg[5][12] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[5] [12]),
        .R(1'b0));
  FDRE \mem_reg[5][13] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[5] [13]),
        .R(1'b0));
  FDRE \mem_reg[5][14] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[5] [14]),
        .R(1'b0));
  FDRE \mem_reg[5][15] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[5] [15]),
        .R(1'b0));
  FDRE \mem_reg[5][16] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[5] [16]),
        .R(1'b0));
  FDRE \mem_reg[5][17] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[5] [17]),
        .R(1'b0));
  FDRE \mem_reg[5][18] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[5] [18]),
        .R(1'b0));
  FDRE \mem_reg[5][19] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[5] [19]),
        .R(1'b0));
  FDRE \mem_reg[5][1] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[5] [1]),
        .R(1'b0));
  FDRE \mem_reg[5][20] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[5] [20]),
        .R(1'b0));
  FDRE \mem_reg[5][21] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[5] [21]),
        .R(1'b0));
  FDRE \mem_reg[5][22] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[5] [22]),
        .R(1'b0));
  FDRE \mem_reg[5][23] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[5] [23]),
        .R(1'b0));
  FDRE \mem_reg[5][24] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[5] [24]),
        .R(1'b0));
  FDRE \mem_reg[5][25] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[5] [25]),
        .R(1'b0));
  FDRE \mem_reg[5][26] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[5] [26]),
        .R(1'b0));
  FDRE \mem_reg[5][27] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[5] [27]),
        .R(1'b0));
  FDRE \mem_reg[5][28] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[5] [28]),
        .R(1'b0));
  FDRE \mem_reg[5][29] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[5] [29]),
        .R(1'b0));
  FDRE \mem_reg[5][2] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[5] [2]),
        .R(1'b0));
  FDRE \mem_reg[5][30] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[5] [30]),
        .R(1'b0));
  FDRE \mem_reg[5][31] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[5] [31]),
        .R(1'b0));
  FDRE \mem_reg[5][32] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[5] [32]),
        .R(1'b0));
  FDRE \mem_reg[5][33] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[5] [33]),
        .R(1'b0));
  FDRE \mem_reg[5][34] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[5] [34]),
        .R(1'b0));
  FDRE \mem_reg[5][35] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[5] [35]),
        .R(1'b0));
  FDRE \mem_reg[5][36] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[5] [36]),
        .R(1'b0));
  FDRE \mem_reg[5][37] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[5] [37]),
        .R(1'b0));
  FDRE \mem_reg[5][38] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[5] [38]),
        .R(1'b0));
  FDRE \mem_reg[5][39] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[5] [39]),
        .R(1'b0));
  FDRE \mem_reg[5][3] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[5] [3]),
        .R(1'b0));
  FDRE \mem_reg[5][40] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[5] [40]),
        .R(1'b0));
  FDRE \mem_reg[5][41] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[5] [41]),
        .R(1'b0));
  FDRE \mem_reg[5][42] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[5] [42]),
        .R(1'b0));
  FDRE \mem_reg[5][43] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[5] [43]),
        .R(1'b0));
  FDRE \mem_reg[5][44] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[5] [44]),
        .R(1'b0));
  FDRE \mem_reg[5][45] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[5] [45]),
        .R(1'b0));
  FDRE \mem_reg[5][46] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[5] [46]),
        .R(1'b0));
  FDRE \mem_reg[5][47] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[5] [47]),
        .R(1'b0));
  FDRE \mem_reg[5][48] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[5] [48]),
        .R(1'b0));
  FDRE \mem_reg[5][49] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[5] [49]),
        .R(1'b0));
  FDRE \mem_reg[5][4] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[5] [4]),
        .R(1'b0));
  FDRE \mem_reg[5][5] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[5] [5]),
        .R(1'b0));
  FDRE \mem_reg[5][6] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[5] [6]),
        .R(1'b0));
  FDRE \mem_reg[5][7] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[5] [7]),
        .R(1'b0));
  FDRE \mem_reg[5][8] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[5] [8]),
        .R(1'b0));
  FDRE \mem_reg[5][9] 
       (.C(axis_clk),
        .CE(\mem[5][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[5] [9]),
        .R(1'b0));
  FDRE \mem_reg[6][0] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[6] [0]),
        .R(1'b0));
  FDRE \mem_reg[6][10] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[6] [10]),
        .R(1'b0));
  FDRE \mem_reg[6][11] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[6] [11]),
        .R(1'b0));
  FDRE \mem_reg[6][12] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[6] [12]),
        .R(1'b0));
  FDRE \mem_reg[6][13] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[6] [13]),
        .R(1'b0));
  FDRE \mem_reg[6][14] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[6] [14]),
        .R(1'b0));
  FDRE \mem_reg[6][15] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[6] [15]),
        .R(1'b0));
  FDRE \mem_reg[6][16] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[6] [16]),
        .R(1'b0));
  FDRE \mem_reg[6][17] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[6] [17]),
        .R(1'b0));
  FDRE \mem_reg[6][18] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[6] [18]),
        .R(1'b0));
  FDRE \mem_reg[6][19] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[6] [19]),
        .R(1'b0));
  FDRE \mem_reg[6][1] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[6] [1]),
        .R(1'b0));
  FDRE \mem_reg[6][20] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[6] [20]),
        .R(1'b0));
  FDRE \mem_reg[6][21] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[6] [21]),
        .R(1'b0));
  FDRE \mem_reg[6][22] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[6] [22]),
        .R(1'b0));
  FDRE \mem_reg[6][23] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[6] [23]),
        .R(1'b0));
  FDRE \mem_reg[6][24] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[6] [24]),
        .R(1'b0));
  FDRE \mem_reg[6][25] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[6] [25]),
        .R(1'b0));
  FDRE \mem_reg[6][26] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[6] [26]),
        .R(1'b0));
  FDRE \mem_reg[6][27] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[6] [27]),
        .R(1'b0));
  FDRE \mem_reg[6][28] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[6] [28]),
        .R(1'b0));
  FDRE \mem_reg[6][29] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[6] [29]),
        .R(1'b0));
  FDRE \mem_reg[6][2] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[6] [2]),
        .R(1'b0));
  FDRE \mem_reg[6][30] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[6] [30]),
        .R(1'b0));
  FDRE \mem_reg[6][31] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[6] [31]),
        .R(1'b0));
  FDRE \mem_reg[6][32] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[6] [32]),
        .R(1'b0));
  FDRE \mem_reg[6][33] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[6] [33]),
        .R(1'b0));
  FDRE \mem_reg[6][34] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[6] [34]),
        .R(1'b0));
  FDRE \mem_reg[6][35] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[6] [35]),
        .R(1'b0));
  FDRE \mem_reg[6][36] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[6] [36]),
        .R(1'b0));
  FDRE \mem_reg[6][37] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[6] [37]),
        .R(1'b0));
  FDRE \mem_reg[6][38] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[6] [38]),
        .R(1'b0));
  FDRE \mem_reg[6][39] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[6] [39]),
        .R(1'b0));
  FDRE \mem_reg[6][3] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[6] [3]),
        .R(1'b0));
  FDRE \mem_reg[6][40] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[6] [40]),
        .R(1'b0));
  FDRE \mem_reg[6][41] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[6] [41]),
        .R(1'b0));
  FDRE \mem_reg[6][42] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[6] [42]),
        .R(1'b0));
  FDRE \mem_reg[6][43] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[6] [43]),
        .R(1'b0));
  FDRE \mem_reg[6][44] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[6] [44]),
        .R(1'b0));
  FDRE \mem_reg[6][45] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[6] [45]),
        .R(1'b0));
  FDRE \mem_reg[6][46] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[6] [46]),
        .R(1'b0));
  FDRE \mem_reg[6][47] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[6] [47]),
        .R(1'b0));
  FDRE \mem_reg[6][48] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[6] [48]),
        .R(1'b0));
  FDRE \mem_reg[6][49] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[6] [49]),
        .R(1'b0));
  FDRE \mem_reg[6][4] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[6] [4]),
        .R(1'b0));
  FDRE \mem_reg[6][5] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[6] [5]),
        .R(1'b0));
  FDRE \mem_reg[6][6] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[6] [6]),
        .R(1'b0));
  FDRE \mem_reg[6][7] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[6] [7]),
        .R(1'b0));
  FDRE \mem_reg[6][8] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[6] [8]),
        .R(1'b0));
  FDRE \mem_reg[6][9] 
       (.C(axis_clk),
        .CE(\mem[6][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[6] [9]),
        .R(1'b0));
  FDRE \mem_reg[7][0] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[7] [0]),
        .R(1'b0));
  FDRE \mem_reg[7][10] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[7] [10]),
        .R(1'b0));
  FDRE \mem_reg[7][11] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[7] [11]),
        .R(1'b0));
  FDRE \mem_reg[7][12] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[7] [12]),
        .R(1'b0));
  FDRE \mem_reg[7][13] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[7] [13]),
        .R(1'b0));
  FDRE \mem_reg[7][14] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[7] [14]),
        .R(1'b0));
  FDRE \mem_reg[7][15] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[7] [15]),
        .R(1'b0));
  FDRE \mem_reg[7][16] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[7] [16]),
        .R(1'b0));
  FDRE \mem_reg[7][17] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[7] [17]),
        .R(1'b0));
  FDRE \mem_reg[7][18] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[7] [18]),
        .R(1'b0));
  FDRE \mem_reg[7][19] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[7] [19]),
        .R(1'b0));
  FDRE \mem_reg[7][1] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[7] [1]),
        .R(1'b0));
  FDRE \mem_reg[7][20] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[7] [20]),
        .R(1'b0));
  FDRE \mem_reg[7][21] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[7] [21]),
        .R(1'b0));
  FDRE \mem_reg[7][22] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[7] [22]),
        .R(1'b0));
  FDRE \mem_reg[7][23] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[7] [23]),
        .R(1'b0));
  FDRE \mem_reg[7][24] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[7] [24]),
        .R(1'b0));
  FDRE \mem_reg[7][25] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[7] [25]),
        .R(1'b0));
  FDRE \mem_reg[7][26] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[7] [26]),
        .R(1'b0));
  FDRE \mem_reg[7][27] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[7] [27]),
        .R(1'b0));
  FDRE \mem_reg[7][28] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[7] [28]),
        .R(1'b0));
  FDRE \mem_reg[7][29] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[7] [29]),
        .R(1'b0));
  FDRE \mem_reg[7][2] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[7] [2]),
        .R(1'b0));
  FDRE \mem_reg[7][30] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[7] [30]),
        .R(1'b0));
  FDRE \mem_reg[7][31] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[7] [31]),
        .R(1'b0));
  FDRE \mem_reg[7][32] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[7] [32]),
        .R(1'b0));
  FDRE \mem_reg[7][33] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[7] [33]),
        .R(1'b0));
  FDRE \mem_reg[7][34] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[7] [34]),
        .R(1'b0));
  FDRE \mem_reg[7][35] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[7] [35]),
        .R(1'b0));
  FDRE \mem_reg[7][36] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[7] [36]),
        .R(1'b0));
  FDRE \mem_reg[7][37] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[7] [37]),
        .R(1'b0));
  FDRE \mem_reg[7][38] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[7] [38]),
        .R(1'b0));
  FDRE \mem_reg[7][39] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[7] [39]),
        .R(1'b0));
  FDRE \mem_reg[7][3] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[7] [3]),
        .R(1'b0));
  FDRE \mem_reg[7][40] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[7] [40]),
        .R(1'b0));
  FDRE \mem_reg[7][41] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[7] [41]),
        .R(1'b0));
  FDRE \mem_reg[7][42] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[7] [42]),
        .R(1'b0));
  FDRE \mem_reg[7][43] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[7] [43]),
        .R(1'b0));
  FDRE \mem_reg[7][44] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[7] [44]),
        .R(1'b0));
  FDRE \mem_reg[7][45] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[7] [45]),
        .R(1'b0));
  FDRE \mem_reg[7][46] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[7] [46]),
        .R(1'b0));
  FDRE \mem_reg[7][47] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[7] [47]),
        .R(1'b0));
  FDRE \mem_reg[7][48] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[7] [48]),
        .R(1'b0));
  FDRE \mem_reg[7][49] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[7] [49]),
        .R(1'b0));
  FDRE \mem_reg[7][4] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[7] [4]),
        .R(1'b0));
  FDRE \mem_reg[7][5] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[7] [5]),
        .R(1'b0));
  FDRE \mem_reg[7][6] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[7] [6]),
        .R(1'b0));
  FDRE \mem_reg[7][7] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[7] [7]),
        .R(1'b0));
  FDRE \mem_reg[7][8] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[7] [8]),
        .R(1'b0));
  FDRE \mem_reg[7][9] 
       (.C(axis_clk),
        .CE(\mem[7][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[7] [9]),
        .R(1'b0));
  FDRE \mem_reg[8][0] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[8] [0]),
        .R(1'b0));
  FDRE \mem_reg[8][10] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[8] [10]),
        .R(1'b0));
  FDRE \mem_reg[8][11] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[8] [11]),
        .R(1'b0));
  FDRE \mem_reg[8][12] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[8] [12]),
        .R(1'b0));
  FDRE \mem_reg[8][13] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[8] [13]),
        .R(1'b0));
  FDRE \mem_reg[8][14] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[8] [14]),
        .R(1'b0));
  FDRE \mem_reg[8][15] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[8] [15]),
        .R(1'b0));
  FDRE \mem_reg[8][16] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[8] [16]),
        .R(1'b0));
  FDRE \mem_reg[8][17] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[8] [17]),
        .R(1'b0));
  FDRE \mem_reg[8][18] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[8] [18]),
        .R(1'b0));
  FDRE \mem_reg[8][19] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[8] [19]),
        .R(1'b0));
  FDRE \mem_reg[8][1] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[8] [1]),
        .R(1'b0));
  FDRE \mem_reg[8][20] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[8] [20]),
        .R(1'b0));
  FDRE \mem_reg[8][21] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[8] [21]),
        .R(1'b0));
  FDRE \mem_reg[8][22] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[8] [22]),
        .R(1'b0));
  FDRE \mem_reg[8][23] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[8] [23]),
        .R(1'b0));
  FDRE \mem_reg[8][24] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[8] [24]),
        .R(1'b0));
  FDRE \mem_reg[8][25] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[8] [25]),
        .R(1'b0));
  FDRE \mem_reg[8][26] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[8] [26]),
        .R(1'b0));
  FDRE \mem_reg[8][27] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[8] [27]),
        .R(1'b0));
  FDRE \mem_reg[8][28] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[8] [28]),
        .R(1'b0));
  FDRE \mem_reg[8][29] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[8] [29]),
        .R(1'b0));
  FDRE \mem_reg[8][2] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[8] [2]),
        .R(1'b0));
  FDRE \mem_reg[8][30] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[8] [30]),
        .R(1'b0));
  FDRE \mem_reg[8][31] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[8] [31]),
        .R(1'b0));
  FDRE \mem_reg[8][32] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[8] [32]),
        .R(1'b0));
  FDRE \mem_reg[8][33] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[8] [33]),
        .R(1'b0));
  FDRE \mem_reg[8][34] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[8] [34]),
        .R(1'b0));
  FDRE \mem_reg[8][35] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[8] [35]),
        .R(1'b0));
  FDRE \mem_reg[8][36] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[8] [36]),
        .R(1'b0));
  FDRE \mem_reg[8][37] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[8] [37]),
        .R(1'b0));
  FDRE \mem_reg[8][38] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[8] [38]),
        .R(1'b0));
  FDRE \mem_reg[8][39] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[8] [39]),
        .R(1'b0));
  FDRE \mem_reg[8][3] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[8] [3]),
        .R(1'b0));
  FDRE \mem_reg[8][40] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[8] [40]),
        .R(1'b0));
  FDRE \mem_reg[8][41] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[8] [41]),
        .R(1'b0));
  FDRE \mem_reg[8][42] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[8] [42]),
        .R(1'b0));
  FDRE \mem_reg[8][43] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[8] [43]),
        .R(1'b0));
  FDRE \mem_reg[8][44] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[8] [44]),
        .R(1'b0));
  FDRE \mem_reg[8][45] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[8] [45]),
        .R(1'b0));
  FDRE \mem_reg[8][46] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[8] [46]),
        .R(1'b0));
  FDRE \mem_reg[8][47] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[8] [47]),
        .R(1'b0));
  FDRE \mem_reg[8][48] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[8] [48]),
        .R(1'b0));
  FDRE \mem_reg[8][49] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[8] [49]),
        .R(1'b0));
  FDRE \mem_reg[8][4] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[8] [4]),
        .R(1'b0));
  FDRE \mem_reg[8][5] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[8] [5]),
        .R(1'b0));
  FDRE \mem_reg[8][6] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[8] [6]),
        .R(1'b0));
  FDRE \mem_reg[8][7] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[8] [7]),
        .R(1'b0));
  FDRE \mem_reg[8][8] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[8] [8]),
        .R(1'b0));
  FDRE \mem_reg[8][9] 
       (.C(axis_clk),
        .CE(\mem[8][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[8] [9]),
        .R(1'b0));
  FDRE \mem_reg[9][0] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[0]),
        .Q(\mem_reg[9] [0]),
        .R(1'b0));
  FDRE \mem_reg[9][10] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[10]),
        .Q(\mem_reg[9] [10]),
        .R(1'b0));
  FDRE \mem_reg[9][11] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[11]),
        .Q(\mem_reg[9] [11]),
        .R(1'b0));
  FDRE \mem_reg[9][12] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[12]),
        .Q(\mem_reg[9] [12]),
        .R(1'b0));
  FDRE \mem_reg[9][13] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[13]),
        .Q(\mem_reg[9] [13]),
        .R(1'b0));
  FDRE \mem_reg[9][14] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[14]),
        .Q(\mem_reg[9] [14]),
        .R(1'b0));
  FDRE \mem_reg[9][15] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[15]),
        .Q(\mem_reg[9] [15]),
        .R(1'b0));
  FDRE \mem_reg[9][16] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[16]),
        .Q(\mem_reg[9] [16]),
        .R(1'b0));
  FDRE \mem_reg[9][17] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[17]),
        .Q(\mem_reg[9] [17]),
        .R(1'b0));
  FDRE \mem_reg[9][18] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[18]),
        .Q(\mem_reg[9] [18]),
        .R(1'b0));
  FDRE \mem_reg[9][19] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[19]),
        .Q(\mem_reg[9] [19]),
        .R(1'b0));
  FDRE \mem_reg[9][1] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[1]),
        .Q(\mem_reg[9] [1]),
        .R(1'b0));
  FDRE \mem_reg[9][20] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[20]),
        .Q(\mem_reg[9] [20]),
        .R(1'b0));
  FDRE \mem_reg[9][21] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[21]),
        .Q(\mem_reg[9] [21]),
        .R(1'b0));
  FDRE \mem_reg[9][22] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[22]),
        .Q(\mem_reg[9] [22]),
        .R(1'b0));
  FDRE \mem_reg[9][23] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[23]),
        .Q(\mem_reg[9] [23]),
        .R(1'b0));
  FDRE \mem_reg[9][24] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[24]),
        .Q(\mem_reg[9] [24]),
        .R(1'b0));
  FDRE \mem_reg[9][25] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[25]),
        .Q(\mem_reg[9] [25]),
        .R(1'b0));
  FDRE \mem_reg[9][26] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[26]),
        .Q(\mem_reg[9] [26]),
        .R(1'b0));
  FDRE \mem_reg[9][27] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[27]),
        .Q(\mem_reg[9] [27]),
        .R(1'b0));
  FDRE \mem_reg[9][28] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[28]),
        .Q(\mem_reg[9] [28]),
        .R(1'b0));
  FDRE \mem_reg[9][29] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[29]),
        .Q(\mem_reg[9] [29]),
        .R(1'b0));
  FDRE \mem_reg[9][2] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[2]),
        .Q(\mem_reg[9] [2]),
        .R(1'b0));
  FDRE \mem_reg[9][30] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[30]),
        .Q(\mem_reg[9] [30]),
        .R(1'b0));
  FDRE \mem_reg[9][31] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[31]),
        .Q(\mem_reg[9] [31]),
        .R(1'b0));
  FDRE \mem_reg[9][32] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tupsb[0]),
        .Q(\mem_reg[9] [32]),
        .R(1'b0));
  FDRE \mem_reg[9][33] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tupsb[1]),
        .Q(\mem_reg[9] [33]),
        .R(1'b0));
  FDRE \mem_reg[9][34] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tupsb[2]),
        .Q(\mem_reg[9] [34]),
        .R(1'b0));
  FDRE \mem_reg[9][35] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tupsb[3]),
        .Q(\mem_reg[9] [35]),
        .R(1'b0));
  FDRE \mem_reg[9][36] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tupsb[4]),
        .Q(\mem_reg[9] [36]),
        .R(1'b0));
  FDRE \mem_reg[9][37] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tstrb[0]),
        .Q(\mem_reg[9] [37]),
        .R(1'b0));
  FDRE \mem_reg[9][38] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tstrb[1]),
        .Q(\mem_reg[9] [38]),
        .R(1'b0));
  FDRE \mem_reg[9][39] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tstrb[2]),
        .Q(\mem_reg[9] [39]),
        .R(1'b0));
  FDRE \mem_reg[9][3] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[3]),
        .Q(\mem_reg[9] [3]),
        .R(1'b0));
  FDRE \mem_reg[9][40] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tstrb[3]),
        .Q(\mem_reg[9] [40]),
        .R(1'b0));
  FDRE \mem_reg[9][41] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tkeep[0]),
        .Q(\mem_reg[9] [41]),
        .R(1'b0));
  FDRE \mem_reg[9][42] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tkeep[1]),
        .Q(\mem_reg[9] [42]),
        .R(1'b0));
  FDRE \mem_reg[9][43] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tkeep[2]),
        .Q(\mem_reg[9] [43]),
        .R(1'b0));
  FDRE \mem_reg[9][44] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tkeep[3]),
        .Q(\mem_reg[9] [44]),
        .R(1'b0));
  FDRE \mem_reg[9][45] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tlast),
        .Q(\mem_reg[9] [45]),
        .R(1'b0));
  FDRE \mem_reg[9][46] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tid[0]),
        .Q(\mem_reg[9] [46]),
        .R(1'b0));
  FDRE \mem_reg[9][47] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tid[1]),
        .Q(\mem_reg[9] [47]),
        .R(1'b0));
  FDRE \mem_reg[9][48] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tuser[0]),
        .Q(\mem_reg[9] [48]),
        .R(1'b0));
  FDRE \mem_reg[9][49] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tuser[1]),
        .Q(\mem_reg[9] [49]),
        .R(1'b0));
  FDRE \mem_reg[9][4] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[4]),
        .Q(\mem_reg[9] [4]),
        .R(1'b0));
  FDRE \mem_reg[9][5] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[5]),
        .Q(\mem_reg[9] [5]),
        .R(1'b0));
  FDRE \mem_reg[9][6] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[6]),
        .Q(\mem_reg[9] [6]),
        .R(1'b0));
  FDRE \mem_reg[9][7] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[7]),
        .Q(\mem_reg[9] [7]),
        .R(1'b0));
  FDRE \mem_reg[9][8] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[8]),
        .Q(\mem_reg[9] [8]),
        .R(1'b0));
  FDRE \mem_reg[9][9] 
       (.C(axis_clk),
        .CE(\mem[9][49]_i_1_n_0 ),
        .D(is_as_tdata[9]),
        .Q(\mem_reg[9] [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg[0]_i_1 
       (.I0(rd_ptr_reg_reg[0]),
        .O(\rd_ptr_reg[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg[0]_rep_i_1 
       (.I0(rd_ptr_reg_reg[0]),
        .O(\rd_ptr_reg[0]_rep_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_reg[1]_i_1 
       (.I0(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I1(rd_ptr_reg_reg[1]),
        .O(p_0_in[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_reg[1]_rep_i_1 
       (.I0(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I1(rd_ptr_reg_reg[1]),
        .O(\rd_ptr_reg[1]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr_reg[2]_i_1 
       (.I0(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I1(rd_ptr_reg_reg[1]),
        .I2(rd_ptr_reg_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_ptr_reg[3]_i_1 
       (.I0(rd_ptr_reg_reg[1]),
        .I1(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I2(rd_ptr_reg_reg[2]),
        .I3(rd_ptr_reg_reg[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000000033E200E2)) 
    \rd_ptr_reg[4]_i_1 
       (.I0(up_as_tready),
        .I1(p_0_in__1[1]),
        .I2(ad_as_tready),
        .I3(p_0_in__1[0]),
        .I4(aa_as_tready),
        .I5(empty),
        .O(rd_ptr_reg));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_ptr_reg[4]_i_2 
       (.I0(rd_ptr_reg_reg[2]),
        .I1(\rd_ptr_reg_reg[0]_rep_n_0 ),
        .I2(\rd_ptr_reg_reg[1]_rep_n_0 ),
        .I3(rd_ptr_reg_reg[3]),
        .I4(rd_ptr_reg_reg[4]),
        .O(p_0_in[4]));
  (* ORIG_CELL_NAME = "rd_ptr_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(axis_clk),
        .CE(rd_ptr_reg),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\rd_ptr_reg[0]_i_1_n_0 ),
        .Q(rd_ptr_reg_reg[0]));
  (* ORIG_CELL_NAME = "rd_ptr_reg_reg[0]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0]_rep 
       (.C(axis_clk),
        .CE(rd_ptr_reg),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\rd_ptr_reg[0]_rep_i_1_n_0 ),
        .Q(\rd_ptr_reg_reg[0]_rep_n_0 ));
  (* ORIG_CELL_NAME = "rd_ptr_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(axis_clk),
        .CE(rd_ptr_reg),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(p_0_in[1]),
        .Q(rd_ptr_reg_reg[1]));
  (* ORIG_CELL_NAME = "rd_ptr_reg_reg[1]" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1]_rep 
       (.C(axis_clk),
        .CE(rd_ptr_reg),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\rd_ptr_reg[1]_rep_i_1_n_0 ),
        .Q(\rd_ptr_reg_reg[1]_rep_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[2] 
       (.C(axis_clk),
        .CE(rd_ptr_reg),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(p_0_in[2]),
        .Q(rd_ptr_reg_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[3] 
       (.C(axis_clk),
        .CE(rd_ptr_reg),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(p_0_in[3]),
        .Q(rd_ptr_reg_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[4] 
       (.C(axis_clk),
        .CE(rd_ptr_reg),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(p_0_in[4]),
        .Q(rd_ptr_reg_reg[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr_reg[0]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_reg[1]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr_reg[2]_i_1 
       (.I0(wr_ptr_reg_reg[1]),
        .I1(wr_ptr_reg_reg[0]),
        .I2(wr_ptr_reg_reg[2]),
        .O(\wr_ptr_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr_reg[3]_i_1 
       (.I0(wr_ptr_reg_reg[0]),
        .I1(wr_ptr_reg_reg[1]),
        .I2(wr_ptr_reg_reg[2]),
        .I3(wr_ptr_reg_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wr_ptr_reg[4]_i_1 
       (.I0(wr_ptr_reg_reg[2]),
        .I1(wr_ptr_reg_reg[1]),
        .I2(wr_ptr_reg_reg[0]),
        .I3(wr_ptr_reg_reg[3]),
        .I4(wr_ptr_reg_reg[4]),
        .O(p_0_in__0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(axis_clk),
        .CE(is_as_tvalid),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(p_0_in__0[0]),
        .Q(wr_ptr_reg_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(axis_clk),
        .CE(is_as_tvalid),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(p_0_in__0[1]),
        .Q(wr_ptr_reg_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[2] 
       (.C(axis_clk),
        .CE(is_as_tvalid),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(\wr_ptr_reg[2]_i_1_n_0 ),
        .Q(wr_ptr_reg_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[3] 
       (.C(axis_clk),
        .CE(is_as_tvalid),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(p_0_in__0[3]),
        .Q(wr_ptr_reg_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[4] 
       (.C(axis_clk),
        .CE(is_as_tvalid),
        .CLR(\TH_reg[3]_i_2_n_0 ),
        .D(p_0_in__0[4]),
        .Q(wr_ptr_reg_reg[4]));
endmodule

(* ORIG_REF_NAME = "IO_SERDES" *) 
module design_1_ps_axil_0_0_IO_SERDES
   (axi_reset_n_0,
    \is_as_tready_out_reg[0]_0 ,
    D,
    is_as_tdata,
    \rx_sync_fifo_reg[3] ,
    \rx_sync_fifo_reg[3]_0 ,
    \rx_sync_fifo_reg[3]_1 ,
    is_as_tupsb,
    \rx_sync_fifo_reg[2] ,
    caravel_mprj_out,
    is_ioclk,
    axis_clk,
    axi_clk,
    axis_rst_n,
    Q,
    rxen_ctl_reg_0,
    s_awvalid,
    is_enable_o,
    s_wvalid,
    aa_enable_o,
    s_rdata,
    axi_rdata,
    as_enable_o,
    as_is_tvalid,
    axi_reset_n,
    txen_ctl_reg_0,
    caravel_mprj_in,
    \pre_as_is_tdata_buf_reg[31]_0 ,
    \pre_as_is_tstrb_buf_reg[3]_0 ,
    \pre_as_is_tkeep_buf_reg[3]_0 ,
    \pre_as_is_tid_tuser_buf_reg[3]_0 ,
    as_is_tupsb,
    \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0 );
  output axi_reset_n_0;
  output [0:0]\is_as_tready_out_reg[0]_0 ;
  output [1:0]D;
  output [31:0]is_as_tdata;
  output [3:0]\rx_sync_fifo_reg[3] ;
  output [3:0]\rx_sync_fifo_reg[3]_0 ;
  output [3:0]\rx_sync_fifo_reg[3]_1 ;
  output [4:0]is_as_tupsb;
  output [1:0]\rx_sync_fifo_reg[2] ;
  output [13:0]caravel_mprj_out;
  input is_ioclk;
  input axis_clk;
  input axi_clk;
  input axis_rst_n;
  input [9:0]Q;
  input [0:0]rxen_ctl_reg_0;
  input s_awvalid;
  input is_enable_o;
  input s_wvalid;
  input aa_enable_o;
  input [1:0]s_rdata;
  input [1:0]axi_rdata;
  input as_enable_o;
  input as_is_tvalid;
  input axi_reset_n;
  input [1:0]txen_ctl_reg_0;
  input [13:0]caravel_mprj_in;
  input [31:0]\pre_as_is_tdata_buf_reg[31]_0 ;
  input [3:0]\pre_as_is_tstrb_buf_reg[3]_0 ;
  input [3:0]\pre_as_is_tkeep_buf_reg[3]_0 ;
  input [3:0]\pre_as_is_tid_tuser_buf_reg[3]_0 ;
  input [4:0]as_is_tupsb;
  input [1:0]\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0 ;

  wire [1:0]D;
  wire [9:0]Q;
  wire Serial_Data_Out_tdata110_in;
  wire Serial_Data_Out_tdata112_in;
  wire Serial_Data_Out_tdata114_in;
  wire Serial_Data_Out_tdata12_in;
  wire Serial_Data_Out_tdata14_in;
  wire Serial_Data_Out_tdata16_in;
  wire Serial_Data_Out_tdata18_in;
  wire Serial_Data_Out_tdata1__4;
  wire Serial_Data_Out_tid_tuser0__2;
  wire Serial_Data_Out_tkeep0__2;
  wire Serial_Data_Out_tstrb0__2;
  wire Serial_Data_Out_tupsb_4_10__2;
  wire Serial_Data_Out_tupsb_tlast_tvalid_tready0__2;
  wire aa_enable_o;
  wire as_enable_o;
  wire \as_is_tdata_buf_reg_n_0_[0] ;
  wire \as_is_tdata_buf_reg_n_0_[10] ;
  wire \as_is_tdata_buf_reg_n_0_[11] ;
  wire \as_is_tdata_buf_reg_n_0_[12] ;
  wire \as_is_tdata_buf_reg_n_0_[13] ;
  wire \as_is_tdata_buf_reg_n_0_[14] ;
  wire \as_is_tdata_buf_reg_n_0_[15] ;
  wire \as_is_tdata_buf_reg_n_0_[16] ;
  wire \as_is_tdata_buf_reg_n_0_[17] ;
  wire \as_is_tdata_buf_reg_n_0_[18] ;
  wire \as_is_tdata_buf_reg_n_0_[19] ;
  wire \as_is_tdata_buf_reg_n_0_[1] ;
  wire \as_is_tdata_buf_reg_n_0_[20] ;
  wire \as_is_tdata_buf_reg_n_0_[21] ;
  wire \as_is_tdata_buf_reg_n_0_[22] ;
  wire \as_is_tdata_buf_reg_n_0_[23] ;
  wire \as_is_tdata_buf_reg_n_0_[24] ;
  wire \as_is_tdata_buf_reg_n_0_[25] ;
  wire \as_is_tdata_buf_reg_n_0_[26] ;
  wire \as_is_tdata_buf_reg_n_0_[27] ;
  wire \as_is_tdata_buf_reg_n_0_[28] ;
  wire \as_is_tdata_buf_reg_n_0_[29] ;
  wire \as_is_tdata_buf_reg_n_0_[2] ;
  wire \as_is_tdata_buf_reg_n_0_[30] ;
  wire \as_is_tdata_buf_reg_n_0_[31] ;
  wire \as_is_tdata_buf_reg_n_0_[3] ;
  wire \as_is_tdata_buf_reg_n_0_[4] ;
  wire \as_is_tdata_buf_reg_n_0_[5] ;
  wire \as_is_tdata_buf_reg_n_0_[6] ;
  wire \as_is_tdata_buf_reg_n_0_[7] ;
  wire \as_is_tdata_buf_reg_n_0_[8] ;
  wire \as_is_tdata_buf_reg_n_0_[9] ;
  wire [3:0]as_is_tid_tuser_buf;
  wire [3:0]as_is_tkeep_buf;
  wire [3:0]as_is_tstrb_buf;
  wire [4:0]as_is_tupsb;
  wire [3:0]as_is_tupsb_4_1_buf;
  wire [3:0]as_is_tupsb_tlast_tvalid_tready_buf;
  wire as_is_tupsb_tlast_tvalid_tready_buf_0;
  wire as_is_tvalid;
  wire axi_clk;
  wire [1:0]axi_rdata;
  wire [1:0]axi_rdata2;
  wire axi_reset_n;
  wire axi_reset_n_0;
  wire axis_clk;
  wire axis_rst_n;
  wire [13:0]caravel_mprj_in;
  wire [13:0]caravel_mprj_out;
  wire fsic_coreclk_phase_cnt_0_n_1;
  wire fsic_io_serdes_rx_fc_n_0;
  wire fsic_io_serdes_rx_fc_n_2;
  wire fsic_io_serdes_rx_fc_n_3;
  wire \genblk2[7].fsic_io_serdes_rx_tdata_n_0 ;
  wire [31:0]is_as_tdata;
  wire [0:0]\is_as_tready_out_reg[0]_0 ;
  wire [4:0]is_as_tupsb;
  wire is_enable_o;
  wire is_ioclk;
  wire p_1_in;
  wire [31:0]pre_as_is_tdata_buf;
  wire \pre_as_is_tdata_buf[31]_i_1_n_0 ;
  wire [31:0]\pre_as_is_tdata_buf_reg[31]_0 ;
  wire [3:0]pre_as_is_tid_tuser_buf;
  wire [3:0]\pre_as_is_tid_tuser_buf_reg[3]_0 ;
  wire [3:0]pre_as_is_tkeep_buf;
  wire [3:0]\pre_as_is_tkeep_buf_reg[3]_0 ;
  wire [3:0]pre_as_is_tstrb_buf;
  wire [3:0]\pre_as_is_tstrb_buf_reg[3]_0 ;
  wire [3:0]pre_as_is_tupsb_4_1_buf;
  wire [1:1]pre_as_is_tupsb_tlast_tvalid_tready_buf;
  wire [1:0]\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0 ;
  wire \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[0] ;
  wire \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[1] ;
  wire \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[2] ;
  wire \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[3] ;
  wire rx_received_data;
  wire [1:0]\rx_sync_fifo_reg[2] ;
  wire [3:0]\rx_sync_fifo_reg[3] ;
  wire [3:0]\rx_sync_fifo_reg[3]_0 ;
  wire [3:0]\rx_sync_fifo_reg[3]_1 ;
  wire rxen_ctl;
  wire rxen_ctl_i_1_n_0;
  wire rxen_ctl_i_3_n_0;
  wire rxen_ctl_i_4_n_0;
  wire [0:0]rxen_ctl_reg_0;
  wire rxen_i_1_n_0;
  wire rxen_reg_n_0;
  wire s_awvalid;
  wire [1:0]s_rdata;
  wire s_wvalid;
  wire [1:0]tx_shift_phase_cnt;
  wire \tx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \tx_shift_phase_cnt[1]_i_1_n_0 ;
  wire txen;
  wire txen_ctl_i_1_n_0;
  wire [1:0]txen_ctl_reg_0;

  FDCE \as_is_tdata_buf_reg[0] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[0]),
        .Q(\as_is_tdata_buf_reg_n_0_[0] ));
  FDCE \as_is_tdata_buf_reg[10] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[10]),
        .Q(\as_is_tdata_buf_reg_n_0_[10] ));
  FDCE \as_is_tdata_buf_reg[11] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[11]),
        .Q(\as_is_tdata_buf_reg_n_0_[11] ));
  FDCE \as_is_tdata_buf_reg[12] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[12]),
        .Q(\as_is_tdata_buf_reg_n_0_[12] ));
  FDCE \as_is_tdata_buf_reg[13] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[13]),
        .Q(\as_is_tdata_buf_reg_n_0_[13] ));
  FDCE \as_is_tdata_buf_reg[14] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[14]),
        .Q(\as_is_tdata_buf_reg_n_0_[14] ));
  FDCE \as_is_tdata_buf_reg[15] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[15]),
        .Q(\as_is_tdata_buf_reg_n_0_[15] ));
  FDCE \as_is_tdata_buf_reg[16] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[16]),
        .Q(\as_is_tdata_buf_reg_n_0_[16] ));
  FDCE \as_is_tdata_buf_reg[17] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[17]),
        .Q(\as_is_tdata_buf_reg_n_0_[17] ));
  FDCE \as_is_tdata_buf_reg[18] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[18]),
        .Q(\as_is_tdata_buf_reg_n_0_[18] ));
  FDCE \as_is_tdata_buf_reg[19] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[19]),
        .Q(\as_is_tdata_buf_reg_n_0_[19] ));
  FDCE \as_is_tdata_buf_reg[1] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[1]),
        .Q(\as_is_tdata_buf_reg_n_0_[1] ));
  FDCE \as_is_tdata_buf_reg[20] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[20]),
        .Q(\as_is_tdata_buf_reg_n_0_[20] ));
  FDCE \as_is_tdata_buf_reg[21] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[21]),
        .Q(\as_is_tdata_buf_reg_n_0_[21] ));
  FDCE \as_is_tdata_buf_reg[22] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[22]),
        .Q(\as_is_tdata_buf_reg_n_0_[22] ));
  FDCE \as_is_tdata_buf_reg[23] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[23]),
        .Q(\as_is_tdata_buf_reg_n_0_[23] ));
  FDCE \as_is_tdata_buf_reg[24] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[24]),
        .Q(\as_is_tdata_buf_reg_n_0_[24] ));
  FDCE \as_is_tdata_buf_reg[25] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[25]),
        .Q(\as_is_tdata_buf_reg_n_0_[25] ));
  FDCE \as_is_tdata_buf_reg[26] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[26]),
        .Q(\as_is_tdata_buf_reg_n_0_[26] ));
  FDCE \as_is_tdata_buf_reg[27] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[27]),
        .Q(\as_is_tdata_buf_reg_n_0_[27] ));
  FDCE \as_is_tdata_buf_reg[28] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[28]),
        .Q(\as_is_tdata_buf_reg_n_0_[28] ));
  FDCE \as_is_tdata_buf_reg[29] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[29]),
        .Q(\as_is_tdata_buf_reg_n_0_[29] ));
  FDCE \as_is_tdata_buf_reg[2] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[2]),
        .Q(\as_is_tdata_buf_reg_n_0_[2] ));
  FDCE \as_is_tdata_buf_reg[30] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[30]),
        .Q(\as_is_tdata_buf_reg_n_0_[30] ));
  FDCE \as_is_tdata_buf_reg[31] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[31]),
        .Q(\as_is_tdata_buf_reg_n_0_[31] ));
  FDCE \as_is_tdata_buf_reg[3] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[3]),
        .Q(\as_is_tdata_buf_reg_n_0_[3] ));
  FDCE \as_is_tdata_buf_reg[4] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[4]),
        .Q(\as_is_tdata_buf_reg_n_0_[4] ));
  FDCE \as_is_tdata_buf_reg[5] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[5]),
        .Q(\as_is_tdata_buf_reg_n_0_[5] ));
  FDCE \as_is_tdata_buf_reg[6] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[6]),
        .Q(\as_is_tdata_buf_reg_n_0_[6] ));
  FDCE \as_is_tdata_buf_reg[7] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[7]),
        .Q(\as_is_tdata_buf_reg_n_0_[7] ));
  FDCE \as_is_tdata_buf_reg[8] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[8]),
        .Q(\as_is_tdata_buf_reg_n_0_[8] ));
  FDCE \as_is_tdata_buf_reg[9] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tdata_buf[9]),
        .Q(\as_is_tdata_buf_reg_n_0_[9] ));
  FDCE \as_is_tid_tuser_buf_reg[0] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tid_tuser_buf[0]),
        .Q(as_is_tid_tuser_buf[0]));
  FDCE \as_is_tid_tuser_buf_reg[1] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tid_tuser_buf[1]),
        .Q(as_is_tid_tuser_buf[1]));
  FDCE \as_is_tid_tuser_buf_reg[2] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tid_tuser_buf[2]),
        .Q(as_is_tid_tuser_buf[2]));
  FDCE \as_is_tid_tuser_buf_reg[3] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tid_tuser_buf[3]),
        .Q(as_is_tid_tuser_buf[3]));
  FDCE \as_is_tkeep_buf_reg[0] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tkeep_buf[0]),
        .Q(as_is_tkeep_buf[0]));
  FDCE \as_is_tkeep_buf_reg[1] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tkeep_buf[1]),
        .Q(as_is_tkeep_buf[1]));
  FDCE \as_is_tkeep_buf_reg[2] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tkeep_buf[2]),
        .Q(as_is_tkeep_buf[2]));
  FDCE \as_is_tkeep_buf_reg[3] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tkeep_buf[3]),
        .Q(as_is_tkeep_buf[3]));
  FDCE \as_is_tstrb_buf_reg[0] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tstrb_buf[0]),
        .Q(as_is_tstrb_buf[0]));
  FDCE \as_is_tstrb_buf_reg[1] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tstrb_buf[1]),
        .Q(as_is_tstrb_buf[1]));
  FDCE \as_is_tstrb_buf_reg[2] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tstrb_buf[2]),
        .Q(as_is_tstrb_buf[2]));
  FDCE \as_is_tstrb_buf_reg[3] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tstrb_buf[3]),
        .Q(as_is_tstrb_buf[3]));
  FDCE \as_is_tupsb_4_1_buf_reg[0] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tupsb_4_1_buf[0]),
        .Q(as_is_tupsb_4_1_buf[0]));
  FDCE \as_is_tupsb_4_1_buf_reg[1] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tupsb_4_1_buf[1]),
        .Q(as_is_tupsb_4_1_buf[1]));
  FDCE \as_is_tupsb_4_1_buf_reg[2] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tupsb_4_1_buf[2]),
        .Q(as_is_tupsb_4_1_buf[2]));
  FDCE \as_is_tupsb_4_1_buf_reg[3] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(pre_as_is_tupsb_4_1_buf[3]),
        .Q(as_is_tupsb_4_1_buf[3]));
  FDCE \as_is_tupsb_tlast_tvalid_tready_buf_reg[0] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[0] ),
        .Q(as_is_tupsb_tlast_tvalid_tready_buf[0]));
  FDCE \as_is_tupsb_tlast_tvalid_tready_buf_reg[1] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[1] ),
        .Q(as_is_tupsb_tlast_tvalid_tready_buf[1]));
  FDCE \as_is_tupsb_tlast_tvalid_tready_buf_reg[2] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[2] ),
        .Q(as_is_tupsb_tlast_tvalid_tready_buf[2]));
  FDCE \as_is_tupsb_tlast_tvalid_tready_buf_reg[3] 
       (.C(is_ioclk),
        .CE(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[3] ),
        .Q(as_is_tupsb_tlast_tvalid_tready_buf[3]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[10]_INST_0 
       (.I0(Serial_Data_Out_tdata14_in),
        .I1(txen),
        .O(caravel_mprj_out[2]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \caravel_mprj_out[10]_INST_0_i_1 
       (.I0(\as_is_tdata_buf_reg_n_0_[9] ),
        .I1(\as_is_tdata_buf_reg_n_0_[8] ),
        .I2(\as_is_tdata_buf_reg_n_0_[11] ),
        .I3(tx_shift_phase_cnt[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(\as_is_tdata_buf_reg_n_0_[10] ),
        .O(Serial_Data_Out_tdata14_in));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[11]_INST_0 
       (.I0(Serial_Data_Out_tdata16_in),
        .I1(txen),
        .O(caravel_mprj_out[3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \caravel_mprj_out[11]_INST_0_i_1 
       (.I0(\as_is_tdata_buf_reg_n_0_[13] ),
        .I1(\as_is_tdata_buf_reg_n_0_[12] ),
        .I2(\as_is_tdata_buf_reg_n_0_[15] ),
        .I3(tx_shift_phase_cnt[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(\as_is_tdata_buf_reg_n_0_[14] ),
        .O(Serial_Data_Out_tdata16_in));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[12]_INST_0 
       (.I0(Serial_Data_Out_tdata18_in),
        .I1(txen),
        .O(caravel_mprj_out[4]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \caravel_mprj_out[12]_INST_0_i_1 
       (.I0(\as_is_tdata_buf_reg_n_0_[17] ),
        .I1(\as_is_tdata_buf_reg_n_0_[16] ),
        .I2(\as_is_tdata_buf_reg_n_0_[19] ),
        .I3(tx_shift_phase_cnt[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(\as_is_tdata_buf_reg_n_0_[18] ),
        .O(Serial_Data_Out_tdata18_in));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[13]_INST_0 
       (.I0(Serial_Data_Out_tdata110_in),
        .I1(txen),
        .O(caravel_mprj_out[5]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \caravel_mprj_out[13]_INST_0_i_1 
       (.I0(\as_is_tdata_buf_reg_n_0_[21] ),
        .I1(\as_is_tdata_buf_reg_n_0_[20] ),
        .I2(\as_is_tdata_buf_reg_n_0_[23] ),
        .I3(tx_shift_phase_cnt[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(\as_is_tdata_buf_reg_n_0_[22] ),
        .O(Serial_Data_Out_tdata110_in));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[14]_INST_0 
       (.I0(Serial_Data_Out_tdata112_in),
        .I1(txen),
        .O(caravel_mprj_out[6]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \caravel_mprj_out[14]_INST_0_i_1 
       (.I0(\as_is_tdata_buf_reg_n_0_[25] ),
        .I1(\as_is_tdata_buf_reg_n_0_[24] ),
        .I2(\as_is_tdata_buf_reg_n_0_[27] ),
        .I3(tx_shift_phase_cnt[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(\as_is_tdata_buf_reg_n_0_[26] ),
        .O(Serial_Data_Out_tdata112_in));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[15]_INST_0 
       (.I0(Serial_Data_Out_tdata114_in),
        .I1(txen),
        .O(caravel_mprj_out[7]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \caravel_mprj_out[15]_INST_0_i_1 
       (.I0(\as_is_tdata_buf_reg_n_0_[29] ),
        .I1(\as_is_tdata_buf_reg_n_0_[28] ),
        .I2(\as_is_tdata_buf_reg_n_0_[31] ),
        .I3(tx_shift_phase_cnt[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(\as_is_tdata_buf_reg_n_0_[30] ),
        .O(Serial_Data_Out_tdata114_in));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[16]_INST_0 
       (.I0(Serial_Data_Out_tstrb0__2),
        .I1(txen),
        .O(caravel_mprj_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \caravel_mprj_out[16]_INST_0_i_1 
       (.I0(as_is_tstrb_buf[3]),
        .I1(as_is_tstrb_buf[2]),
        .I2(tx_shift_phase_cnt[1]),
        .I3(as_is_tstrb_buf[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(as_is_tstrb_buf[0]),
        .O(Serial_Data_Out_tstrb0__2));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[17]_INST_0 
       (.I0(Serial_Data_Out_tkeep0__2),
        .I1(txen),
        .O(caravel_mprj_out[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \caravel_mprj_out[17]_INST_0_i_1 
       (.I0(as_is_tkeep_buf[3]),
        .I1(as_is_tkeep_buf[2]),
        .I2(tx_shift_phase_cnt[1]),
        .I3(as_is_tkeep_buf[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(as_is_tkeep_buf[0]),
        .O(Serial_Data_Out_tkeep0__2));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[18]_INST_0 
       (.I0(Serial_Data_Out_tid_tuser0__2),
        .I1(txen),
        .O(caravel_mprj_out[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \caravel_mprj_out[18]_INST_0_i_1 
       (.I0(as_is_tid_tuser_buf[3]),
        .I1(as_is_tid_tuser_buf[2]),
        .I2(tx_shift_phase_cnt[1]),
        .I3(as_is_tid_tuser_buf[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(as_is_tid_tuser_buf[0]),
        .O(Serial_Data_Out_tid_tuser0__2));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[19]_INST_0 
       (.I0(Serial_Data_Out_tupsb_tlast_tvalid_tready0__2),
        .I1(txen),
        .O(caravel_mprj_out[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \caravel_mprj_out[19]_INST_0_i_1 
       (.I0(as_is_tupsb_tlast_tvalid_tready_buf[3]),
        .I1(as_is_tupsb_tlast_tvalid_tready_buf[2]),
        .I2(tx_shift_phase_cnt[1]),
        .I3(as_is_tupsb_tlast_tvalid_tready_buf[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(as_is_tupsb_tlast_tvalid_tready_buf[0]),
        .O(Serial_Data_Out_tupsb_tlast_tvalid_tready0__2));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[20]_INST_0 
       (.I0(Serial_Data_Out_tupsb_4_10__2),
        .I1(txen),
        .O(caravel_mprj_out[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \caravel_mprj_out[20]_INST_0_i_1 
       (.I0(as_is_tupsb_4_1_buf[3]),
        .I1(as_is_tupsb_4_1_buf[2]),
        .I2(tx_shift_phase_cnt[1]),
        .I3(as_is_tupsb_4_1_buf[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(as_is_tupsb_4_1_buf[0]),
        .O(Serial_Data_Out_tupsb_4_10__2));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[21]_INST_0 
       (.I0(is_ioclk),
        .I1(txen),
        .O(caravel_mprj_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[8]_INST_0 
       (.I0(Serial_Data_Out_tdata1__4),
        .I1(txen),
        .O(caravel_mprj_out[0]));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    \caravel_mprj_out[8]_INST_0_i_1 
       (.I0(\as_is_tdata_buf_reg_n_0_[3] ),
        .I1(\as_is_tdata_buf_reg_n_0_[2] ),
        .I2(\as_is_tdata_buf_reg_n_0_[1] ),
        .I3(tx_shift_phase_cnt[0]),
        .I4(\as_is_tdata_buf_reg_n_0_[0] ),
        .I5(tx_shift_phase_cnt[1]),
        .O(Serial_Data_Out_tdata1__4));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \caravel_mprj_out[9]_INST_0 
       (.I0(Serial_Data_Out_tdata12_in),
        .I1(txen),
        .O(caravel_mprj_out[1]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \caravel_mprj_out[9]_INST_0_i_1 
       (.I0(\as_is_tdata_buf_reg_n_0_[5] ),
        .I1(\as_is_tdata_buf_reg_n_0_[4] ),
        .I2(\as_is_tdata_buf_reg_n_0_[7] ),
        .I3(tx_shift_phase_cnt[1]),
        .I4(tx_shift_phase_cnt[0]),
        .I5(\as_is_tdata_buf_reg_n_0_[6] ),
        .O(Serial_Data_Out_tdata12_in));
  design_1_ps_axil_0_0_fsic_coreclk_phase_cnt fsic_coreclk_phase_cnt_0
       (.E(as_is_tupsb_tlast_tvalid_tready_buf_0),
        .axi_rdata2(axi_rdata2[1]),
        .axis_clk(axis_clk),
        .\clk_seq_reg[0]_0 (fsic_io_serdes_rx_fc_n_0),
        .is_ioclk(is_ioclk),
        .rx_received_data(rx_received_data),
        .txen(txen),
        .txen_ctl_reg(fsic_coreclk_phase_cnt_0_n_1));
  design_1_ps_axil_0_0_fsic_io_serdes_rx fsic_io_serdes_rx_fc
       (.D({fsic_io_serdes_rx_fc_n_2,fsic_io_serdes_rx_fc_n_3}),
        .Q({is_as_tupsb[0],\rx_sync_fifo_reg[2] }),
        .\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .axis_rst_n(axis_rst_n),
        .axis_rst_n_0(fsic_io_serdes_rx_fc_n_0),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[11]}),
        .\is_as_tready_out_reg[1] (\is_as_tready_out_reg[0]_0 ),
        .is_ioclk(is_ioclk),
        .rx_received_data(rx_received_data));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_0 fsic_io_serdes_rx_tid_tuser
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[10]}),
        .is_ioclk(is_ioclk),
        .\rx_shift_reg_reg[0]_0 (fsic_io_serdes_rx_fc_n_0),
        .\rx_sync_fifo_reg[3]_0 (\rx_sync_fifo_reg[3]_1 ));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_1 fsic_io_serdes_rx_tkeep
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[9]}),
        .is_ioclk(is_ioclk),
        .\rx_shift_reg_reg[0]_0 (fsic_io_serdes_rx_fc_n_0),
        .\rx_sync_fifo_reg[3]_0 (\rx_sync_fifo_reg[3]_0 ));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_2 fsic_io_serdes_rx_tstrb
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[8]}),
        .is_ioclk(is_ioclk),
        .\rx_shift_reg_reg[0]_0 (fsic_io_serdes_rx_fc_n_0),
        .\rx_sync_fifo_reg[3]_0 (\rx_sync_fifo_reg[3] ));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_3 fsic_io_serdes_rx_upsb
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in(caravel_mprj_in[13:12]),
        .is_as_tupsb(is_as_tupsb[4:1]),
        .is_ioclk(is_ioclk),
        .\rx_shift_reg_reg[0]_0 (fsic_io_serdes_rx_fc_n_0));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_4 \genblk2[0].fsic_io_serdes_rx_tdata 
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[0]}),
        .is_as_tdata(is_as_tdata[3:0]),
        .is_ioclk(is_ioclk),
        .\rx_sync_fifo_reg[0]_0 (fsic_io_serdes_rx_fc_n_0));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_5 \genblk2[1].fsic_io_serdes_rx_tdata 
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[1]}),
        .is_as_tdata(is_as_tdata[7:4]),
        .is_ioclk(is_ioclk),
        .\rx_start_delay_reg[0]_0 (fsic_io_serdes_rx_fc_n_0));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_6 \genblk2[2].fsic_io_serdes_rx_tdata 
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[2]}),
        .is_as_tdata(is_as_tdata[11:8]),
        .is_ioclk(is_ioclk),
        .\rx_start_delay_reg[0]_0 (fsic_io_serdes_rx_fc_n_0));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_7 \genblk2[3].fsic_io_serdes_rx_tdata 
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[3]}),
        .is_as_tdata(is_as_tdata[15:12]),
        .is_ioclk(is_ioclk),
        .\rx_start_delay_reg[0]_0 (fsic_io_serdes_rx_fc_n_0));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_8 \genblk2[4].fsic_io_serdes_rx_tdata 
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[4]}),
        .is_as_tdata(is_as_tdata[19:16]),
        .is_ioclk(is_ioclk),
        .\rx_start_delay_reg[0]_0 (fsic_io_serdes_rx_fc_n_0));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_9 \genblk2[5].fsic_io_serdes_rx_tdata 
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[5]}),
        .is_as_tdata(is_as_tdata[23:20]),
        .is_ioclk(is_ioclk),
        .\rx_start_delay_reg[0]_0 (fsic_io_serdes_rx_fc_n_0));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_10 \genblk2[6].fsic_io_serdes_rx_tdata 
       (.\RxFifo_reg[4]_0 (\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[6]}),
        .is_as_tdata(is_as_tdata[27:24]),
        .is_ioclk(is_ioclk),
        .\rx_start_delay_reg[0]_0 (fsic_io_serdes_rx_fc_n_0));
  design_1_ps_axil_0_0_fsic_io_serdes_rx_11 \genblk2[7].fsic_io_serdes_rx_tdata 
       (.axis_rst_n(axis_rst_n),
        .axis_rst_n_0(\genblk2[7].fsic_io_serdes_rx_tdata_n_0 ),
        .caravel_mprj_in({caravel_mprj_in[13],caravel_mprj_in[7]}),
        .is_as_tdata(is_as_tdata[31:28]),
        .is_ioclk(is_ioclk),
        .\rx_start_delay_reg[0]_0 (fsic_io_serdes_rx_fc_n_0),
        .\w_ptr_reg[2]_0 (rxen_reg_n_0));
  FDCE \is_as_tready_out_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(fsic_io_serdes_rx_fc_n_3),
        .Q(\is_as_tready_out_reg[0]_0 ));
  FDCE \is_as_tready_out_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(fsic_io_serdes_rx_fc_n_2),
        .Q(p_1_in));
  LUT2 #(
    .INIT(4'h7)) 
    \pre_as_is_tdata_buf[31]_i_1 
       (.I0(axis_rst_n),
        .I1(txen),
        .O(\pre_as_is_tdata_buf[31]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [0]),
        .Q(pre_as_is_tdata_buf[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[10] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [10]),
        .Q(pre_as_is_tdata_buf[10]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[11] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [11]),
        .Q(pre_as_is_tdata_buf[11]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[12] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [12]),
        .Q(pre_as_is_tdata_buf[12]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[13] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [13]),
        .Q(pre_as_is_tdata_buf[13]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[14] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [14]),
        .Q(pre_as_is_tdata_buf[14]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[15] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [15]),
        .Q(pre_as_is_tdata_buf[15]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[16] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [16]),
        .Q(pre_as_is_tdata_buf[16]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[17] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [17]),
        .Q(pre_as_is_tdata_buf[17]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[18] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [18]),
        .Q(pre_as_is_tdata_buf[18]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[19] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [19]),
        .Q(pre_as_is_tdata_buf[19]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [1]),
        .Q(pre_as_is_tdata_buf[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[20] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [20]),
        .Q(pre_as_is_tdata_buf[20]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[21] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [21]),
        .Q(pre_as_is_tdata_buf[21]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[22] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [22]),
        .Q(pre_as_is_tdata_buf[22]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[23] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [23]),
        .Q(pre_as_is_tdata_buf[23]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[24] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [24]),
        .Q(pre_as_is_tdata_buf[24]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[25] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [25]),
        .Q(pre_as_is_tdata_buf[25]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[26] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [26]),
        .Q(pre_as_is_tdata_buf[26]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[27] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [27]),
        .Q(pre_as_is_tdata_buf[27]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[28] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [28]),
        .Q(pre_as_is_tdata_buf[28]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[29] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [29]),
        .Q(pre_as_is_tdata_buf[29]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [2]),
        .Q(pre_as_is_tdata_buf[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[30] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [30]),
        .Q(pre_as_is_tdata_buf[30]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[31] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [31]),
        .Q(pre_as_is_tdata_buf[31]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[3] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [3]),
        .Q(pre_as_is_tdata_buf[3]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[4] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [4]),
        .Q(pre_as_is_tdata_buf[4]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[5] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [5]),
        .Q(pre_as_is_tdata_buf[5]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[6] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [6]),
        .Q(pre_as_is_tdata_buf[6]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[7] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [7]),
        .Q(pre_as_is_tdata_buf[7]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[8] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [8]),
        .Q(pre_as_is_tdata_buf[8]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tdata_buf_reg[9] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tdata_buf_reg[31]_0 [9]),
        .Q(pre_as_is_tdata_buf[9]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tid_tuser_buf_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tid_tuser_buf_reg[3]_0 [0]),
        .Q(pre_as_is_tid_tuser_buf[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tid_tuser_buf_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tid_tuser_buf_reg[3]_0 [1]),
        .Q(pre_as_is_tid_tuser_buf[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tid_tuser_buf_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tid_tuser_buf_reg[3]_0 [2]),
        .Q(pre_as_is_tid_tuser_buf[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tid_tuser_buf_reg[3] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tid_tuser_buf_reg[3]_0 [3]),
        .Q(pre_as_is_tid_tuser_buf[3]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tkeep_buf_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tkeep_buf_reg[3]_0 [0]),
        .Q(pre_as_is_tkeep_buf[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tkeep_buf_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tkeep_buf_reg[3]_0 [1]),
        .Q(pre_as_is_tkeep_buf[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tkeep_buf_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tkeep_buf_reg[3]_0 [2]),
        .Q(pre_as_is_tkeep_buf[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tkeep_buf_reg[3] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tkeep_buf_reg[3]_0 [3]),
        .Q(pre_as_is_tkeep_buf[3]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tstrb_buf_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tstrb_buf_reg[3]_0 [0]),
        .Q(pre_as_is_tstrb_buf[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tstrb_buf_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tstrb_buf_reg[3]_0 [1]),
        .Q(pre_as_is_tstrb_buf[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tstrb_buf_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tstrb_buf_reg[3]_0 [2]),
        .Q(pre_as_is_tstrb_buf[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tstrb_buf_reg[3] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tstrb_buf_reg[3]_0 [3]),
        .Q(pre_as_is_tstrb_buf[3]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tupsb_4_1_buf_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(as_is_tupsb[1]),
        .Q(pre_as_is_tupsb_4_1_buf[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tupsb_4_1_buf_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(as_is_tupsb[2]),
        .Q(pre_as_is_tupsb_4_1_buf[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tupsb_4_1_buf_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(as_is_tupsb[3]),
        .Q(pre_as_is_tupsb_4_1_buf[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tupsb_4_1_buf_reg[3] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(as_is_tupsb[4]),
        .Q(pre_as_is_tupsb_4_1_buf[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \pre_as_is_tupsb_tlast_tvalid_tready_buf[1]_i_1 
       (.I0(p_1_in),
        .I1(as_is_tvalid),
        .O(pre_as_is_tupsb_tlast_tvalid_tready_buf));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0 [0]),
        .Q(\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(pre_as_is_tupsb_tlast_tvalid_tready_buf),
        .Q(\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0 [1]),
        .Q(\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[3] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\pre_as_is_tdata_buf[31]_i_1_n_0 ),
        .D(as_is_tupsb[0]),
        .Q(\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ps_axi_rdata[0]_i_1 
       (.I0(is_enable_o),
        .I1(axi_rdata2[0]),
        .I2(aa_enable_o),
        .I3(s_rdata[0]),
        .I4(axi_rdata[0]),
        .I5(as_enable_o),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ps_axi_rdata[1]_i_1 
       (.I0(is_enable_o),
        .I1(axi_rdata2[1]),
        .I2(aa_enable_o),
        .I3(s_rdata[1]),
        .I4(axi_rdata[1]),
        .I5(as_enable_o),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    rxen_ctl_i_1
       (.I0(txen_ctl_reg_0[0]),
        .I1(rxen_ctl),
        .I2(axi_rdata2[0]),
        .O(rxen_ctl_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    rxen_ctl_i_2
       (.I0(rxen_ctl_i_3_n_0),
        .I1(Q[0]),
        .I2(rxen_ctl_reg_0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(rxen_ctl_i_4_n_0),
        .O(rxen_ctl));
  LUT4 #(
    .INIT(16'h0001)) 
    rxen_ctl_i_3
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(rxen_ctl_i_3_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    rxen_ctl_i_4
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(s_awvalid),
        .I3(Q[9]),
        .I4(is_enable_o),
        .I5(s_wvalid),
        .O(rxen_ctl_i_4_n_0));
  FDCE rxen_ctl_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(rxen_ctl_i_1_n_0),
        .Q(axi_rdata2[0]));
  LUT2 #(
    .INIT(4'hE)) 
    rxen_i_1
       (.I0(axi_rdata2[0]),
        .I1(rxen_reg_n_0),
        .O(rxen_i_1_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    rxen_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(rxen_i_1_n_0),
        .Q(rxen_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_arready_o_i_2
       (.I0(axi_reset_n),
        .O(axi_reset_n_0));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tx_shift_phase_cnt[0]_i_1 
       (.I0(txen),
        .I1(tx_shift_phase_cnt[0]),
        .O(\tx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \tx_shift_phase_cnt[1]_i_1 
       (.I0(tx_shift_phase_cnt[0]),
        .I1(txen),
        .I2(tx_shift_phase_cnt[1]),
        .O(\tx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \tx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .D(\tx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(fsic_io_serdes_rx_fc_n_0),
        .Q(tx_shift_phase_cnt[0]));
  FDPE \tx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .D(\tx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(fsic_io_serdes_rx_fc_n_0),
        .Q(tx_shift_phase_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    txen_ctl_i_1
       (.I0(txen_ctl_reg_0[1]),
        .I1(rxen_ctl),
        .I2(axi_rdata2[1]),
        .O(txen_ctl_i_1_n_0));
  FDCE txen_ctl_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(txen_ctl_i_1_n_0),
        .Q(axi_rdata2[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    txen_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(fsic_io_serdes_rx_fc_n_0),
        .D(fsic_coreclk_phase_cnt_0_n_1),
        .Q(txen));
endmodule

(* ORIG_REF_NAME = "axi_ctrl_logic" *) 
module design_1_ps_axil_0_0_axi_ctrl_logic
   (do_nothing1,
    wr_mb,
    \first_ss_tuser_reg[0]_0 ,
    bk_sm_valid,
    axi_reset_n_0,
    E,
    D,
    Q,
    \first_ss_tdata_reg[31]_0 ,
    next_ss,
    have_sent_sm_reg_0,
    have_sent_sm_reg_1,
    bk_ss_ready,
    \sm_data_cnt_reg[1]_0 ,
    \first_ss_tdata_reg[31]_1 ,
    \FSM_sequential_axi_state_reg[0]_0 ,
    mb_irq,
    next_ss_reg_0,
    next_ss_reg_1,
    next_ss_reg_2,
    \first_ss_tuser_reg[0]_1 ,
    \bk_lm_waddr_reg[29]_0 ,
    \bk_lm_wdata_reg[31]_0 ,
    \bk_lm_wstrb_reg[3]_0 ,
    \bk_ls_rdata_reg[31]_0 ,
    \bk_sm_data_reg[31]_0 ,
    \bk_sm_user_reg[1]_0 ,
    \FSM_sequential_axi_state[1]_i_3_0 ,
    trig_sm_wr0,
    sync_trig_sm_rd_reg_0,
    sync_trig_sm_wr_reg_0,
    sync_trig_sm_wr_reg_1,
    wr_mb050_out,
    \data_return_reg[0]_0 ,
    trig_sm_wr143_out,
    ss_wr_data_done_reg_0,
    \data_return_reg[24]_0 ,
    \data_return_reg[24]_1 ,
    ss_wr_data_done_reg_1,
    axi_clk,
    \first_ss_tdata_reg[0]_0 ,
    \mb_regs_reg[2][31]_0 ,
    \aa_regs_reg[1][0]_0 ,
    \mb_regs_reg[7][31]_0 ,
    bk_sm_ready,
    wait_rd_data_back_reg_0,
    \cache_rdata_reg[31] ,
    \cache_rdata_reg[31]_0 ,
    \bk_sm_user_reg[1]_1 ,
    \bk_sm_data_reg[31]_1 ,
    \bk_sm_data_reg[27]_0 ,
    bk_ls_wstrb,
    bk_ls_wdata,
    \bk_sm_data_reg[29]_0 ,
    \bk_sm_data_reg[30]_0 ,
    \bk_sm_data_reg[31]_2 ,
    bk_ls_addr,
    \bk_lm_waddr_reg[29]_1 ,
    axi_reset_n,
    cache_wdone_reg,
    \mb_regs_reg[7][8]_0 ,
    \mb_regs_reg[7][16]_0 ,
    \bk_sm_data_reg[14]_0 ,
    bk_ss_valid,
    \aa_regs[0][0]_i_4_0 ,
    \aa_regs_reg[0][0]_0 ,
    \first_ss_tdata_reg[31]_2 ,
    bk_ls_valid,
    \first_ss_tuser_reg[1]_0 ,
    \mb_regs_reg[1][31]_0 );
  output do_nothing1;
  output wr_mb;
  output \first_ss_tuser_reg[0]_0 ;
  output bk_sm_valid;
  output axi_reset_n_0;
  output [0:0]E;
  output [28:0]D;
  output [0:0]Q;
  output [2:0]\first_ss_tdata_reg[31]_0 ;
  output next_ss;
  output have_sent_sm_reg_0;
  output have_sent_sm_reg_1;
  output bk_ss_ready;
  output \sm_data_cnt_reg[1]_0 ;
  output [31:0]\first_ss_tdata_reg[31]_1 ;
  output \FSM_sequential_axi_state_reg[0]_0 ;
  output mb_irq;
  output next_ss_reg_0;
  output [0:0]next_ss_reg_1;
  output next_ss_reg_2;
  output \first_ss_tuser_reg[0]_1 ;
  output [28:0]\bk_lm_waddr_reg[29]_0 ;
  output [31:0]\bk_lm_wdata_reg[31]_0 ;
  output [3:0]\bk_lm_wstrb_reg[3]_0 ;
  output [31:0]\bk_ls_rdata_reg[31]_0 ;
  output [31:0]\bk_sm_data_reg[31]_0 ;
  output [1:0]\bk_sm_user_reg[1]_0 ;
  input \FSM_sequential_axi_state[1]_i_3_0 ;
  input trig_sm_wr0;
  input sync_trig_sm_rd_reg_0;
  input sync_trig_sm_wr_reg_0;
  input sync_trig_sm_wr_reg_1;
  input wr_mb050_out;
  input \data_return_reg[0]_0 ;
  input trig_sm_wr143_out;
  input ss_wr_data_done_reg_0;
  input \data_return_reg[24]_0 ;
  input \data_return_reg[24]_1 ;
  input ss_wr_data_done_reg_1;
  input axi_clk;
  input [0:0]\first_ss_tdata_reg[0]_0 ;
  input [3:0]\mb_regs_reg[2][31]_0 ;
  input \aa_regs_reg[1][0]_0 ;
  input \mb_regs_reg[7][31]_0 ;
  input bk_sm_ready;
  input wait_rd_data_back_reg_0;
  input \cache_rdata_reg[31] ;
  input \cache_rdata_reg[31]_0 ;
  input \bk_sm_user_reg[1]_1 ;
  input [30:0]\bk_sm_data_reg[31]_1 ;
  input [13:0]\bk_sm_data_reg[27]_0 ;
  input [0:0]bk_ls_wstrb;
  input [14:0]bk_ls_wdata;
  input \bk_sm_data_reg[29]_0 ;
  input \bk_sm_data_reg[30]_0 ;
  input \bk_sm_data_reg[31]_2 ;
  input [14:0]bk_ls_addr;
  input \bk_lm_waddr_reg[29]_1 ;
  input axi_reset_n;
  input cache_wdone_reg;
  input \mb_regs_reg[7][8]_0 ;
  input \mb_regs_reg[7][16]_0 ;
  input \bk_sm_data_reg[14]_0 ;
  input bk_ss_valid;
  input [3:0]\aa_regs[0][0]_i_4_0 ;
  input [0:0]\aa_regs_reg[0][0]_0 ;
  input [31:0]\first_ss_tdata_reg[31]_2 ;
  input bk_ls_valid;
  input [1:0]\first_ss_tuser_reg[1]_0 ;
  input [31:0]\mb_regs_reg[1][31]_0 ;

  wire [28:0]D;
  wire [0:0]E;
  wire \FSM_onehot_sm_state[0]_i_1_n_0 ;
  wire \FSM_onehot_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sm_state_reg_n_0_[1] ;
  wire \FSM_sequential_axi_state[0]_i_2_n_0 ;
  wire \FSM_sequential_axi_state[0]_i_3_n_0 ;
  wire \FSM_sequential_axi_state[0]_i_4_n_0 ;
  wire \FSM_sequential_axi_state[1]_i_2_n_0 ;
  wire \FSM_sequential_axi_state[1]_i_3_0 ;
  wire \FSM_sequential_axi_state[1]_i_3_n_0 ;
  wire \FSM_sequential_axi_state[1]_i_4_n_0 ;
  wire \FSM_sequential_axi_state[2]_i_2_n_0 ;
  wire \FSM_sequential_axi_state[2]_i_3_n_0 ;
  wire \FSM_sequential_axi_state[2]_i_4_n_0 ;
  wire \FSM_sequential_axi_state[2]_i_5_n_0 ;
  wire \FSM_sequential_axi_state_reg[0]_0 ;
  wire \FSM_sequential_ss_secnd_state[0]_i_1_n_0 ;
  wire \FSM_sequential_ss_secnd_state[0]_i_2_n_0 ;
  wire \FSM_sequential_ss_secnd_state[0]_i_3_n_0 ;
  wire \FSM_sequential_ss_secnd_state[1]_i_1_n_0 ;
  wire \FSM_sequential_ss_secnd_state_reg_n_0_[0] ;
  wire \FSM_sequential_ss_secnd_state_reg_n_0_[1] ;
  wire [0:0]Q;
  wire [9:0]aa_index;
  wire \aa_regs[0][0]_i_1_n_0 ;
  wire \aa_regs[0][0]_i_3_n_0 ;
  wire [3:0]\aa_regs[0][0]_i_4_0 ;
  wire \aa_regs[0][0]_i_4_n_0 ;
  wire \aa_regs[0][0]_i_5_n_0 ;
  wire \aa_regs[1][0]_i_1_n_0 ;
  wire \aa_regs[1][0]_i_2_n_0 ;
  wire \aa_regs[1][0]_i_3_n_0 ;
  wire [0:0]\aa_regs_reg[0][0]_0 ;
  wire \aa_regs_reg[1][0]_0 ;
  wire \aa_regs_reg_n_0_[0][0] ;
  wire \aa_regs_reg_n_0_[1][0] ;
  wire [27:0]addr_ss;
  wire \addr_ss_reg[27]_i_1_n_0 ;
  wire axi_clk;
  wire axi_interrupt_done;
  wire axi_interrupt_done_i_1_n_0;
  wire axi_interrupt_done_i_2_n_0;
  wire [2:0]axi_next_state__0;
  wire axi_reset_n;
  wire axi_reset_n_0;
  wire [1:0]axi_state;
  wire \bk_lm_raddr[0]_i_1_n_0 ;
  wire \bk_lm_raddr[10]_i_1_n_0 ;
  wire \bk_lm_raddr[11]_i_1_n_0 ;
  wire \bk_lm_raddr[12]_i_1_n_0 ;
  wire \bk_lm_raddr[13]_i_1_n_0 ;
  wire \bk_lm_raddr[14]_i_1_n_0 ;
  wire \bk_lm_raddr[15]_i_1_n_0 ;
  wire \bk_lm_raddr[16]_i_1_n_0 ;
  wire \bk_lm_raddr[17]_i_1_n_0 ;
  wire \bk_lm_raddr[18]_i_1_n_0 ;
  wire \bk_lm_raddr[19]_i_1_n_0 ;
  wire \bk_lm_raddr[1]_i_1_n_0 ;
  wire \bk_lm_raddr[20]_i_1_n_0 ;
  wire \bk_lm_raddr[21]_i_1_n_0 ;
  wire \bk_lm_raddr[22]_i_1_n_0 ;
  wire \bk_lm_raddr[23]_i_1_n_0 ;
  wire \bk_lm_raddr[24]_i_1_n_0 ;
  wire \bk_lm_raddr[25]_i_1_n_0 ;
  wire \bk_lm_raddr[26]_i_1_n_0 ;
  wire \bk_lm_raddr[27]_i_1_n_0 ;
  wire \bk_lm_raddr[2]_i_1_n_0 ;
  wire \bk_lm_raddr[3]_i_1_n_0 ;
  wire \bk_lm_raddr[4]_i_1_n_0 ;
  wire \bk_lm_raddr[5]_i_1_n_0 ;
  wire \bk_lm_raddr[6]_i_1_n_0 ;
  wire \bk_lm_raddr[7]_i_1_n_0 ;
  wire \bk_lm_raddr[8]_i_1_n_0 ;
  wire \bk_lm_raddr[9]_i_1_n_0 ;
  wire bk_lm_rstart_i_1_n_0;
  wire bk_lm_rstart_i_2_n_0;
  wire bk_lm_rstart_i_3_n_0;
  wire bk_lm_rstart_i_4_n_0;
  wire \bk_lm_waddr[0]_i_1_n_0 ;
  wire \bk_lm_waddr[10]_i_1_n_0 ;
  wire \bk_lm_waddr[11]_i_1_n_0 ;
  wire \bk_lm_waddr[12]_i_1_n_0 ;
  wire \bk_lm_waddr[13]_i_1_n_0 ;
  wire \bk_lm_waddr[14]_i_1_n_0 ;
  wire \bk_lm_waddr[15]_i_1_n_0 ;
  wire \bk_lm_waddr[16]_i_1_n_0 ;
  wire \bk_lm_waddr[17]_i_1_n_0 ;
  wire \bk_lm_waddr[18]_i_1_n_0 ;
  wire \bk_lm_waddr[19]_i_1_n_0 ;
  wire \bk_lm_waddr[1]_i_1_n_0 ;
  wire \bk_lm_waddr[20]_i_1_n_0 ;
  wire \bk_lm_waddr[21]_i_1_n_0 ;
  wire \bk_lm_waddr[22]_i_1_n_0 ;
  wire \bk_lm_waddr[23]_i_1_n_0 ;
  wire \bk_lm_waddr[24]_i_1_n_0 ;
  wire \bk_lm_waddr[25]_i_1_n_0 ;
  wire \bk_lm_waddr[26]_i_1_n_0 ;
  wire \bk_lm_waddr[27]_i_1_n_0 ;
  wire \bk_lm_waddr[29]_i_1_n_0 ;
  wire \bk_lm_waddr[29]_i_2_n_0 ;
  wire \bk_lm_waddr[29]_i_3_n_0 ;
  wire \bk_lm_waddr[29]_i_5_n_0 ;
  wire \bk_lm_waddr[2]_i_1_n_0 ;
  wire \bk_lm_waddr[3]_i_1_n_0 ;
  wire \bk_lm_waddr[4]_i_1_n_0 ;
  wire \bk_lm_waddr[5]_i_1_n_0 ;
  wire \bk_lm_waddr[6]_i_1_n_0 ;
  wire \bk_lm_waddr[7]_i_1_n_0 ;
  wire \bk_lm_waddr[8]_i_1_n_0 ;
  wire \bk_lm_waddr[9]_i_1_n_0 ;
  wire [28:0]\bk_lm_waddr_reg[29]_0 ;
  wire \bk_lm_waddr_reg[29]_1 ;
  wire \bk_lm_wdata[0]_i_1_n_0 ;
  wire \bk_lm_wdata[10]_i_1_n_0 ;
  wire \bk_lm_wdata[11]_i_1_n_0 ;
  wire \bk_lm_wdata[12]_i_1_n_0 ;
  wire \bk_lm_wdata[13]_i_1_n_0 ;
  wire \bk_lm_wdata[14]_i_1_n_0 ;
  wire \bk_lm_wdata[15]_i_1_n_0 ;
  wire \bk_lm_wdata[16]_i_1_n_0 ;
  wire \bk_lm_wdata[17]_i_1_n_0 ;
  wire \bk_lm_wdata[18]_i_1_n_0 ;
  wire \bk_lm_wdata[19]_i_1_n_0 ;
  wire \bk_lm_wdata[1]_i_1_n_0 ;
  wire \bk_lm_wdata[20]_i_1_n_0 ;
  wire \bk_lm_wdata[21]_i_1_n_0 ;
  wire \bk_lm_wdata[22]_i_1_n_0 ;
  wire \bk_lm_wdata[23]_i_1_n_0 ;
  wire \bk_lm_wdata[24]_i_1_n_0 ;
  wire \bk_lm_wdata[25]_i_1_n_0 ;
  wire \bk_lm_wdata[26]_i_1_n_0 ;
  wire \bk_lm_wdata[27]_i_1_n_0 ;
  wire \bk_lm_wdata[28]_i_1_n_0 ;
  wire \bk_lm_wdata[29]_i_1_n_0 ;
  wire \bk_lm_wdata[2]_i_1_n_0 ;
  wire \bk_lm_wdata[30]_i_1_n_0 ;
  wire \bk_lm_wdata[31]_i_1_n_0 ;
  wire \bk_lm_wdata[3]_i_1_n_0 ;
  wire \bk_lm_wdata[4]_i_1_n_0 ;
  wire \bk_lm_wdata[5]_i_1_n_0 ;
  wire \bk_lm_wdata[6]_i_1_n_0 ;
  wire \bk_lm_wdata[7]_i_1_n_0 ;
  wire \bk_lm_wdata[8]_i_1_n_0 ;
  wire \bk_lm_wdata[9]_i_1_n_0 ;
  wire [31:0]\bk_lm_wdata_reg[31]_0 ;
  wire bk_lm_wstart_i_1_n_0;
  wire bk_lm_wstart_i_2_n_0;
  wire bk_lm_wstart_i_4_n_0;
  wire \bk_lm_wstrb[0]_i_1_n_0 ;
  wire \bk_lm_wstrb[1]_i_1_n_0 ;
  wire \bk_lm_wstrb[2]_i_1_n_0 ;
  wire \bk_lm_wstrb[3]_i_1_n_0 ;
  wire [3:0]\bk_lm_wstrb_reg[3]_0 ;
  wire [14:0]bk_ls_addr;
  wire \bk_ls_rdata[0]_i_1_n_0 ;
  wire \bk_ls_rdata[10]_i_1_n_0 ;
  wire \bk_ls_rdata[11]_i_1_n_0 ;
  wire \bk_ls_rdata[12]_i_1_n_0 ;
  wire \bk_ls_rdata[13]_i_1_n_0 ;
  wire \bk_ls_rdata[14]_i_1_n_0 ;
  wire \bk_ls_rdata[15]_i_1_n_0 ;
  wire \bk_ls_rdata[16]_i_1_n_0 ;
  wire \bk_ls_rdata[17]_i_1_n_0 ;
  wire \bk_ls_rdata[18]_i_1_n_0 ;
  wire \bk_ls_rdata[19]_i_1_n_0 ;
  wire \bk_ls_rdata[1]_i_1_n_0 ;
  wire \bk_ls_rdata[20]_i_1_n_0 ;
  wire \bk_ls_rdata[21]_i_1_n_0 ;
  wire \bk_ls_rdata[22]_i_1_n_0 ;
  wire \bk_ls_rdata[23]_i_1_n_0 ;
  wire \bk_ls_rdata[24]_i_1_n_0 ;
  wire \bk_ls_rdata[25]_i_1_n_0 ;
  wire \bk_ls_rdata[26]_i_1_n_0 ;
  wire \bk_ls_rdata[27]_i_1_n_0 ;
  wire \bk_ls_rdata[28]_i_1_n_0 ;
  wire \bk_ls_rdata[29]_i_1_n_0 ;
  wire \bk_ls_rdata[2]_i_1_n_0 ;
  wire \bk_ls_rdata[30]_i_1_n_0 ;
  wire \bk_ls_rdata[31]_i_1_n_0 ;
  wire \bk_ls_rdata[31]_i_2_n_0 ;
  wire \bk_ls_rdata[3]_i_1_n_0 ;
  wire \bk_ls_rdata[4]_i_1_n_0 ;
  wire \bk_ls_rdata[5]_i_1_n_0 ;
  wire \bk_ls_rdata[6]_i_1_n_0 ;
  wire \bk_ls_rdata[7]_i_1_n_0 ;
  wire \bk_ls_rdata[8]_i_1_n_0 ;
  wire \bk_ls_rdata[9]_i_1_n_0 ;
  wire [31:0]\bk_ls_rdata_reg[31]_0 ;
  wire bk_ls_valid;
  wire [14:0]bk_ls_wdata;
  wire [0:0]bk_ls_wstrb;
  wire \bk_sm_data[0]_i_1_n_0 ;
  wire \bk_sm_data[10]_i_1_n_0 ;
  wire \bk_sm_data[11]_i_1_n_0 ;
  wire \bk_sm_data[12]_i_1_n_0 ;
  wire \bk_sm_data[13]_i_1_n_0 ;
  wire \bk_sm_data[13]_i_3_n_0 ;
  wire \bk_sm_data[14]_i_1_n_0 ;
  wire \bk_sm_data[15]_i_1_n_0 ;
  wire \bk_sm_data[16]_i_1_n_0 ;
  wire \bk_sm_data[17]_i_1_n_0 ;
  wire \bk_sm_data[18]_i_1_n_0 ;
  wire \bk_sm_data[19]_i_1_n_0 ;
  wire \bk_sm_data[1]_i_1_n_0 ;
  wire \bk_sm_data[20]_i_1_n_0 ;
  wire \bk_sm_data[21]_i_1_n_0 ;
  wire \bk_sm_data[22]_i_1_n_0 ;
  wire \bk_sm_data[23]_i_1_n_0 ;
  wire \bk_sm_data[24]_i_1_n_0 ;
  wire \bk_sm_data[25]_i_1_n_0 ;
  wire \bk_sm_data[26]_i_1_n_0 ;
  wire \bk_sm_data[27]_i_1_n_0 ;
  wire \bk_sm_data[27]_i_2_n_0 ;
  wire \bk_sm_data[28]_i_1_n_0 ;
  wire \bk_sm_data[28]_i_2_n_0 ;
  wire \bk_sm_data[29]_i_1_n_0 ;
  wire \bk_sm_data[2]_i_1_n_0 ;
  wire \bk_sm_data[30]_i_1_n_0 ;
  wire \bk_sm_data[31]_i_1_n_0 ;
  wire \bk_sm_data[31]_i_2_n_0 ;
  wire \bk_sm_data[31]_i_3_n_0 ;
  wire \bk_sm_data[3]_i_1_n_0 ;
  wire \bk_sm_data[4]_i_1_n_0 ;
  wire \bk_sm_data[5]_i_1_n_0 ;
  wire \bk_sm_data[6]_i_1_n_0 ;
  wire \bk_sm_data[7]_i_1_n_0 ;
  wire \bk_sm_data[8]_i_1_n_0 ;
  wire \bk_sm_data[9]_i_1_n_0 ;
  wire \bk_sm_data_reg[14]_0 ;
  wire [13:0]\bk_sm_data_reg[27]_0 ;
  wire \bk_sm_data_reg[29]_0 ;
  wire \bk_sm_data_reg[30]_0 ;
  wire [31:0]\bk_sm_data_reg[31]_0 ;
  wire [30:0]\bk_sm_data_reg[31]_1 ;
  wire \bk_sm_data_reg[31]_2 ;
  wire bk_sm_ready;
  wire \bk_sm_user[0]_i_1_n_0 ;
  wire \bk_sm_user[1]_i_1_n_0 ;
  wire [1:0]\bk_sm_user_reg[1]_0 ;
  wire \bk_sm_user_reg[1]_1 ;
  wire bk_sm_valid;
  wire bk_sm_valid_reg_i_1_n_0;
  wire bk_ss_ready;
  wire bk_ss_valid;
  wire \cache_rdata[31]_i_2_n_0 ;
  wire \cache_rdata_reg[31] ;
  wire \cache_rdata_reg[31]_0 ;
  wire cache_wdone_reg;
  wire \data_return[0]_i_1_n_0 ;
  wire \data_return[0]_i_2_n_0 ;
  wire \data_return[0]_i_3_n_0 ;
  wire \data_return[0]_i_4_n_0 ;
  wire \data_return[0]_i_5_n_0 ;
  wire \data_return[10]_i_1_n_0 ;
  wire \data_return[10]_i_2_n_0 ;
  wire \data_return[10]_i_3_n_0 ;
  wire \data_return[10]_i_4_n_0 ;
  wire \data_return[11]_i_1_n_0 ;
  wire \data_return[11]_i_2_n_0 ;
  wire \data_return[11]_i_3_n_0 ;
  wire \data_return[11]_i_4_n_0 ;
  wire \data_return[12]_i_1_n_0 ;
  wire \data_return[12]_i_2_n_0 ;
  wire \data_return[12]_i_3_n_0 ;
  wire \data_return[12]_i_4_n_0 ;
  wire \data_return[13]_i_1_n_0 ;
  wire \data_return[13]_i_2_n_0 ;
  wire \data_return[13]_i_3_n_0 ;
  wire \data_return[13]_i_4_n_0 ;
  wire \data_return[14]_i_1_n_0 ;
  wire \data_return[14]_i_2_n_0 ;
  wire \data_return[14]_i_3_n_0 ;
  wire \data_return[14]_i_4_n_0 ;
  wire \data_return[15]_i_1_n_0 ;
  wire \data_return[15]_i_2_n_0 ;
  wire \data_return[15]_i_3_n_0 ;
  wire \data_return[15]_i_4_n_0 ;
  wire \data_return[16]_i_1_n_0 ;
  wire \data_return[16]_i_2_n_0 ;
  wire \data_return[16]_i_3_n_0 ;
  wire \data_return[16]_i_4_n_0 ;
  wire \data_return[17]_i_1_n_0 ;
  wire \data_return[17]_i_2_n_0 ;
  wire \data_return[17]_i_3_n_0 ;
  wire \data_return[17]_i_4_n_0 ;
  wire \data_return[18]_i_1_n_0 ;
  wire \data_return[18]_i_2_n_0 ;
  wire \data_return[18]_i_3_n_0 ;
  wire \data_return[18]_i_4_n_0 ;
  wire \data_return[19]_i_1_n_0 ;
  wire \data_return[19]_i_2_n_0 ;
  wire \data_return[19]_i_3_n_0 ;
  wire \data_return[19]_i_4_n_0 ;
  wire \data_return[1]_i_1_n_0 ;
  wire \data_return[1]_i_2_n_0 ;
  wire \data_return[1]_i_3_n_0 ;
  wire \data_return[1]_i_4_n_0 ;
  wire \data_return[20]_i_1_n_0 ;
  wire \data_return[20]_i_2_n_0 ;
  wire \data_return[20]_i_3_n_0 ;
  wire \data_return[20]_i_4_n_0 ;
  wire \data_return[21]_i_1_n_0 ;
  wire \data_return[21]_i_2_n_0 ;
  wire \data_return[21]_i_3_n_0 ;
  wire \data_return[21]_i_4_n_0 ;
  wire \data_return[22]_i_1_n_0 ;
  wire \data_return[22]_i_2_n_0 ;
  wire \data_return[22]_i_3_n_0 ;
  wire \data_return[22]_i_4_n_0 ;
  wire \data_return[23]_i_1_n_0 ;
  wire \data_return[23]_i_2_n_0 ;
  wire \data_return[23]_i_3_n_0 ;
  wire \data_return[23]_i_4_n_0 ;
  wire \data_return[24]_i_1_n_0 ;
  wire \data_return[24]_i_3_n_0 ;
  wire \data_return[24]_i_4_n_0 ;
  wire \data_return[25]_i_1_n_0 ;
  wire \data_return[25]_i_2_n_0 ;
  wire \data_return[25]_i_3_n_0 ;
  wire \data_return[25]_i_4_n_0 ;
  wire \data_return[26]_i_1_n_0 ;
  wire \data_return[26]_i_2_n_0 ;
  wire \data_return[26]_i_3_n_0 ;
  wire \data_return[26]_i_4_n_0 ;
  wire \data_return[27]_i_1_n_0 ;
  wire \data_return[27]_i_2_n_0 ;
  wire \data_return[27]_i_3_n_0 ;
  wire \data_return[27]_i_4_n_0 ;
  wire \data_return[28]_i_1_n_0 ;
  wire \data_return[28]_i_2_n_0 ;
  wire \data_return[28]_i_3_n_0 ;
  wire \data_return[28]_i_4_n_0 ;
  wire \data_return[29]_i_1_n_0 ;
  wire \data_return[29]_i_2_n_0 ;
  wire \data_return[29]_i_3_n_0 ;
  wire \data_return[29]_i_4_n_0 ;
  wire \data_return[2]_i_1_n_0 ;
  wire \data_return[2]_i_2_n_0 ;
  wire \data_return[2]_i_3_n_0 ;
  wire \data_return[2]_i_4_n_0 ;
  wire \data_return[30]_i_1_n_0 ;
  wire \data_return[30]_i_2_n_0 ;
  wire \data_return[30]_i_3_n_0 ;
  wire \data_return[30]_i_4_n_0 ;
  wire \data_return[31]_i_1_n_0 ;
  wire \data_return[31]_i_2_n_0 ;
  wire \data_return[31]_i_3_n_0 ;
  wire \data_return[31]_i_4_n_0 ;
  wire \data_return[31]_i_5_n_0 ;
  wire \data_return[31]_i_6_n_0 ;
  wire \data_return[3]_i_1_n_0 ;
  wire \data_return[3]_i_2_n_0 ;
  wire \data_return[3]_i_3_n_0 ;
  wire \data_return[3]_i_4_n_0 ;
  wire \data_return[4]_i_1_n_0 ;
  wire \data_return[4]_i_2_n_0 ;
  wire \data_return[4]_i_3_n_0 ;
  wire \data_return[4]_i_4_n_0 ;
  wire \data_return[5]_i_1_n_0 ;
  wire \data_return[5]_i_2_n_0 ;
  wire \data_return[5]_i_3_n_0 ;
  wire \data_return[5]_i_4_n_0 ;
  wire \data_return[6]_i_1_n_0 ;
  wire \data_return[6]_i_2_n_0 ;
  wire \data_return[6]_i_3_n_0 ;
  wire \data_return[6]_i_4_n_0 ;
  wire \data_return[7]_i_1_n_0 ;
  wire \data_return[7]_i_2_n_0 ;
  wire \data_return[7]_i_3_n_0 ;
  wire \data_return[7]_i_4_n_0 ;
  wire \data_return[8]_i_1_n_0 ;
  wire \data_return[8]_i_2_n_0 ;
  wire \data_return[8]_i_3_n_0 ;
  wire \data_return[8]_i_4_n_0 ;
  wire \data_return[9]_i_1_n_0 ;
  wire \data_return[9]_i_2_n_0 ;
  wire \data_return[9]_i_3_n_0 ;
  wire \data_return[9]_i_4_n_0 ;
  wire [31:0]data_return__0;
  wire \data_return_reg[0]_0 ;
  wire \data_return_reg[24]_0 ;
  wire \data_return_reg[24]_1 ;
  wire \data_return_reg[24]_i_2_n_0 ;
  wire \data_ss_reg[0]_i_1_n_0 ;
  wire \data_ss_reg[10]_i_1_n_0 ;
  wire \data_ss_reg[11]_i_1_n_0 ;
  wire \data_ss_reg[12]_i_1_n_0 ;
  wire \data_ss_reg[13]_i_1_n_0 ;
  wire \data_ss_reg[14]_i_1_n_0 ;
  wire \data_ss_reg[15]_i_1_n_0 ;
  wire \data_ss_reg[16]_i_1_n_0 ;
  wire \data_ss_reg[17]_i_1_n_0 ;
  wire \data_ss_reg[18]_i_1_n_0 ;
  wire \data_ss_reg[19]_i_1_n_0 ;
  wire \data_ss_reg[1]_i_1_n_0 ;
  wire \data_ss_reg[20]_i_1_n_0 ;
  wire \data_ss_reg[21]_i_1_n_0 ;
  wire \data_ss_reg[22]_i_1_n_0 ;
  wire \data_ss_reg[23]_i_1_n_0 ;
  wire \data_ss_reg[24]_i_1_n_0 ;
  wire \data_ss_reg[25]_i_1_n_0 ;
  wire \data_ss_reg[26]_i_1_n_0 ;
  wire \data_ss_reg[27]_i_1_n_0 ;
  wire \data_ss_reg[28]_i_1_n_0 ;
  wire \data_ss_reg[29]_i_1_n_0 ;
  wire \data_ss_reg[2]_i_1_n_0 ;
  wire \data_ss_reg[30]_i_1_n_0 ;
  wire \data_ss_reg[31]_i_1_n_0 ;
  wire \data_ss_reg[31]_i_2_n_0 ;
  wire \data_ss_reg[3]_i_1_n_0 ;
  wire \data_ss_reg[4]_i_1_n_0 ;
  wire \data_ss_reg[5]_i_1_n_0 ;
  wire \data_ss_reg[6]_i_1_n_0 ;
  wire \data_ss_reg[7]_i_1_n_0 ;
  wire \data_ss_reg[8]_i_1_n_0 ;
  wire \data_ss_reg[9]_i_1_n_0 ;
  wire do_nothing;
  wire do_nothing1;
  wire do_nothing_reg_i_1_n_0;
  wire [0:0]\first_ss_tdata_reg[0]_0 ;
  wire [2:0]\first_ss_tdata_reg[31]_0 ;
  wire [31:0]\first_ss_tdata_reg[31]_1 ;
  wire [31:0]\first_ss_tdata_reg[31]_2 ;
  wire \first_ss_tdata_reg_n_0_[0] ;
  wire \first_ss_tdata_reg_n_0_[12] ;
  wire \first_ss_tdata_reg_n_0_[13] ;
  wire \first_ss_tdata_reg_n_0_[14] ;
  wire \first_ss_tdata_reg_n_0_[15] ;
  wire \first_ss_tdata_reg_n_0_[16] ;
  wire \first_ss_tdata_reg_n_0_[17] ;
  wire \first_ss_tdata_reg_n_0_[18] ;
  wire \first_ss_tdata_reg_n_0_[19] ;
  wire \first_ss_tdata_reg_n_0_[1] ;
  wire \first_ss_tdata_reg_n_0_[20] ;
  wire \first_ss_tdata_reg_n_0_[21] ;
  wire \first_ss_tdata_reg_n_0_[22] ;
  wire \first_ss_tdata_reg_n_0_[23] ;
  wire \first_ss_tdata_reg_n_0_[24] ;
  wire \first_ss_tdata_reg_n_0_[25] ;
  wire \first_ss_tdata_reg_n_0_[26] ;
  wire \first_ss_tdata_reg_n_0_[27] ;
  wire \first_ss_tdata_reg_n_0_[28] ;
  wire \first_ss_tdata_reg_n_0_[29] ;
  wire \first_ss_tdata_reg_n_0_[30] ;
  wire \first_ss_tdata_reg_n_0_[31] ;
  wire \first_ss_tuser_reg[0]_0 ;
  wire \first_ss_tuser_reg[0]_1 ;
  wire [1:0]\first_ss_tuser_reg[1]_0 ;
  wire \first_ss_tuser_reg_n_0_[0] ;
  wire \first_ss_tuser_reg_n_0_[1] ;
  wire get_secnd_data_ss;
  wire get_secnd_data_ss__0;
  wire get_secnd_data_ss_reg_i_1_n_0;
  wire have_sent_sm_i_1_n_0;
  wire have_sent_sm_i_2_n_0;
  wire have_sent_sm_i_3_n_0;
  wire have_sent_sm_i_4_n_0;
  wire have_sent_sm_i_5_n_0;
  wire have_sent_sm_i_6_n_0;
  wire have_sent_sm_i_7_n_0;
  wire have_sent_sm_i_8_n_0;
  wire have_sent_sm_i_9_n_0;
  wire have_sent_sm_reg_0;
  wire have_sent_sm_reg_1;
  wire last_trans;
  wire last_trans_i_1_n_0;
  wire lm_rd_bk_sent_i_1_n_0;
  wire lm_rd_bk_sent_i_2_n_0;
  wire lm_rd_bk_sent_i_3_n_0;
  wire lm_rd_bk_sent_reg_n_0;
  wire [1:0]lm_rd_cnt;
  wire \lm_rd_cnt[0]_i_1_n_0 ;
  wire \lm_rd_cnt[1]_i_1_n_0 ;
  wire ls_rd_data_bk_i_1_n_0;
  wire ls_rd_data_bk_i_2_n_0;
  wire ls_rd_data_bk_i_3_n_0;
  wire ls_rd_data_bk_i_4_n_0;
  wire ls_rd_data_bk_i_5_n_0;
  wire ls_rd_data_bk_reg_n_0;
  wire ls_wr_data_done;
  wire ls_wr_data_done_i_1_n_0;
  wire ls_wr_data_done_i_3_n_0;
  wire ls_wr_data_done_i_4_n_0;
  wire [9:0]mb_index;
  wire \mb_index_reg[0]_i_1_n_0 ;
  wire \mb_index_reg[1]_i_1_n_0 ;
  wire \mb_index_reg[2]_i_1_n_0 ;
  wire \mb_index_reg[3]_i_1_n_0 ;
  wire \mb_index_reg[4]_i_1_n_0 ;
  wire \mb_index_reg[5]_i_1_n_0 ;
  wire \mb_index_reg[6]_i_1_n_0 ;
  wire \mb_index_reg[7]_i_1_n_0 ;
  wire \mb_index_reg[8]_i_1_n_0 ;
  wire \mb_index_reg[9]_i_1_n_0 ;
  wire \mb_index_reg[9]_i_2_n_0 ;
  wire mb_irq;
  wire \mb_regs[0][15]_i_1_n_0 ;
  wire \mb_regs[0][23]_i_1_n_0 ;
  wire \mb_regs[0][31]_i_1_n_0 ;
  wire \mb_regs[0][31]_i_2_n_0 ;
  wire \mb_regs[0][7]_i_1_n_0 ;
  wire \mb_regs[1][15]_i_1_n_0 ;
  wire \mb_regs[1][23]_i_1_n_0 ;
  wire \mb_regs[1][31]_i_1_n_0 ;
  wire \mb_regs[1][7]_i_1_n_0 ;
  wire \mb_regs[2][15]_i_1_n_0 ;
  wire \mb_regs[2][23]_i_1_n_0 ;
  wire \mb_regs[2][31]_i_1_n_0 ;
  wire \mb_regs[2][31]_i_2_n_0 ;
  wire \mb_regs[2][31]_i_3_n_0 ;
  wire \mb_regs[2][7]_i_1_n_0 ;
  wire \mb_regs[3][15]_i_1_n_0 ;
  wire \mb_regs[3][23]_i_1_n_0 ;
  wire \mb_regs[3][31]_i_1_n_0 ;
  wire \mb_regs[3][31]_i_2_n_0 ;
  wire \mb_regs[3][31]_i_3_n_0 ;
  wire \mb_regs[3][31]_i_4_n_0 ;
  wire \mb_regs[3][31]_i_5_n_0 ;
  wire \mb_regs[3][7]_i_1_n_0 ;
  wire \mb_regs[4][15]_i_1_n_0 ;
  wire \mb_regs[4][23]_i_1_n_0 ;
  wire \mb_regs[4][31]_i_1_n_0 ;
  wire \mb_regs[4][31]_i_2_n_0 ;
  wire \mb_regs[4][31]_i_3_n_0 ;
  wire \mb_regs[4][7]_i_1_n_0 ;
  wire \mb_regs[5][15]_i_1_n_0 ;
  wire \mb_regs[5][23]_i_1_n_0 ;
  wire \mb_regs[5][31]_i_1_n_0 ;
  wire \mb_regs[5][31]_i_2_n_0 ;
  wire \mb_regs[5][31]_i_3_n_0 ;
  wire \mb_regs[5][31]_i_4_n_0 ;
  wire \mb_regs[5][7]_i_1_n_0 ;
  wire \mb_regs[6][15]_i_1_n_0 ;
  wire \mb_regs[6][15]_i_2_n_0 ;
  wire \mb_regs[6][23]_i_1_n_0 ;
  wire \mb_regs[6][23]_i_2_n_0 ;
  wire \mb_regs[6][31]_i_1_n_0 ;
  wire \mb_regs[6][31]_i_2_n_0 ;
  wire \mb_regs[6][31]_i_3_n_0 ;
  wire \mb_regs[6][7]_i_1_n_0 ;
  wire \mb_regs[6][7]_i_2_n_0 ;
  wire \mb_regs[7][15]_i_1_n_0 ;
  wire \mb_regs[7][23]_i_1_n_0 ;
  wire \mb_regs[7][31]_i_1_n_0 ;
  wire \mb_regs[7][31]_i_4_n_0 ;
  wire \mb_regs[7][7]_i_1_n_0 ;
  wire [31:0]\mb_regs_reg[1][31]_0 ;
  wire [3:0]\mb_regs_reg[2][31]_0 ;
  wire \mb_regs_reg[7][16]_0 ;
  wire \mb_regs_reg[7][31]_0 ;
  wire \mb_regs_reg[7][8]_0 ;
  wire \mb_regs_reg_n_0_[0][0] ;
  wire \mb_regs_reg_n_0_[0][10] ;
  wire \mb_regs_reg_n_0_[0][11] ;
  wire \mb_regs_reg_n_0_[0][12] ;
  wire \mb_regs_reg_n_0_[0][13] ;
  wire \mb_regs_reg_n_0_[0][14] ;
  wire \mb_regs_reg_n_0_[0][15] ;
  wire \mb_regs_reg_n_0_[0][16] ;
  wire \mb_regs_reg_n_0_[0][17] ;
  wire \mb_regs_reg_n_0_[0][18] ;
  wire \mb_regs_reg_n_0_[0][19] ;
  wire \mb_regs_reg_n_0_[0][1] ;
  wire \mb_regs_reg_n_0_[0][20] ;
  wire \mb_regs_reg_n_0_[0][21] ;
  wire \mb_regs_reg_n_0_[0][22] ;
  wire \mb_regs_reg_n_0_[0][23] ;
  wire \mb_regs_reg_n_0_[0][24] ;
  wire \mb_regs_reg_n_0_[0][25] ;
  wire \mb_regs_reg_n_0_[0][26] ;
  wire \mb_regs_reg_n_0_[0][27] ;
  wire \mb_regs_reg_n_0_[0][28] ;
  wire \mb_regs_reg_n_0_[0][29] ;
  wire \mb_regs_reg_n_0_[0][2] ;
  wire \mb_regs_reg_n_0_[0][30] ;
  wire \mb_regs_reg_n_0_[0][31] ;
  wire \mb_regs_reg_n_0_[0][3] ;
  wire \mb_regs_reg_n_0_[0][4] ;
  wire \mb_regs_reg_n_0_[0][5] ;
  wire \mb_regs_reg_n_0_[0][6] ;
  wire \mb_regs_reg_n_0_[0][7] ;
  wire \mb_regs_reg_n_0_[0][8] ;
  wire \mb_regs_reg_n_0_[0][9] ;
  wire \mb_regs_reg_n_0_[1][0] ;
  wire \mb_regs_reg_n_0_[1][10] ;
  wire \mb_regs_reg_n_0_[1][11] ;
  wire \mb_regs_reg_n_0_[1][12] ;
  wire \mb_regs_reg_n_0_[1][13] ;
  wire \mb_regs_reg_n_0_[1][14] ;
  wire \mb_regs_reg_n_0_[1][15] ;
  wire \mb_regs_reg_n_0_[1][16] ;
  wire \mb_regs_reg_n_0_[1][17] ;
  wire \mb_regs_reg_n_0_[1][18] ;
  wire \mb_regs_reg_n_0_[1][19] ;
  wire \mb_regs_reg_n_0_[1][1] ;
  wire \mb_regs_reg_n_0_[1][20] ;
  wire \mb_regs_reg_n_0_[1][21] ;
  wire \mb_regs_reg_n_0_[1][22] ;
  wire \mb_regs_reg_n_0_[1][23] ;
  wire \mb_regs_reg_n_0_[1][24] ;
  wire \mb_regs_reg_n_0_[1][25] ;
  wire \mb_regs_reg_n_0_[1][26] ;
  wire \mb_regs_reg_n_0_[1][27] ;
  wire \mb_regs_reg_n_0_[1][28] ;
  wire \mb_regs_reg_n_0_[1][29] ;
  wire \mb_regs_reg_n_0_[1][2] ;
  wire \mb_regs_reg_n_0_[1][30] ;
  wire \mb_regs_reg_n_0_[1][31] ;
  wire \mb_regs_reg_n_0_[1][3] ;
  wire \mb_regs_reg_n_0_[1][4] ;
  wire \mb_regs_reg_n_0_[1][5] ;
  wire \mb_regs_reg_n_0_[1][6] ;
  wire \mb_regs_reg_n_0_[1][7] ;
  wire \mb_regs_reg_n_0_[1][8] ;
  wire \mb_regs_reg_n_0_[1][9] ;
  wire \mb_regs_reg_n_0_[2][0] ;
  wire \mb_regs_reg_n_0_[2][10] ;
  wire \mb_regs_reg_n_0_[2][11] ;
  wire \mb_regs_reg_n_0_[2][12] ;
  wire \mb_regs_reg_n_0_[2][13] ;
  wire \mb_regs_reg_n_0_[2][14] ;
  wire \mb_regs_reg_n_0_[2][15] ;
  wire \mb_regs_reg_n_0_[2][16] ;
  wire \mb_regs_reg_n_0_[2][17] ;
  wire \mb_regs_reg_n_0_[2][18] ;
  wire \mb_regs_reg_n_0_[2][19] ;
  wire \mb_regs_reg_n_0_[2][1] ;
  wire \mb_regs_reg_n_0_[2][20] ;
  wire \mb_regs_reg_n_0_[2][21] ;
  wire \mb_regs_reg_n_0_[2][22] ;
  wire \mb_regs_reg_n_0_[2][23] ;
  wire \mb_regs_reg_n_0_[2][24] ;
  wire \mb_regs_reg_n_0_[2][25] ;
  wire \mb_regs_reg_n_0_[2][26] ;
  wire \mb_regs_reg_n_0_[2][27] ;
  wire \mb_regs_reg_n_0_[2][28] ;
  wire \mb_regs_reg_n_0_[2][29] ;
  wire \mb_regs_reg_n_0_[2][2] ;
  wire \mb_regs_reg_n_0_[2][30] ;
  wire \mb_regs_reg_n_0_[2][31] ;
  wire \mb_regs_reg_n_0_[2][3] ;
  wire \mb_regs_reg_n_0_[2][4] ;
  wire \mb_regs_reg_n_0_[2][5] ;
  wire \mb_regs_reg_n_0_[2][6] ;
  wire \mb_regs_reg_n_0_[2][7] ;
  wire \mb_regs_reg_n_0_[2][8] ;
  wire \mb_regs_reg_n_0_[2][9] ;
  wire \mb_regs_reg_n_0_[3][0] ;
  wire \mb_regs_reg_n_0_[3][10] ;
  wire \mb_regs_reg_n_0_[3][11] ;
  wire \mb_regs_reg_n_0_[3][12] ;
  wire \mb_regs_reg_n_0_[3][13] ;
  wire \mb_regs_reg_n_0_[3][14] ;
  wire \mb_regs_reg_n_0_[3][15] ;
  wire \mb_regs_reg_n_0_[3][16] ;
  wire \mb_regs_reg_n_0_[3][17] ;
  wire \mb_regs_reg_n_0_[3][18] ;
  wire \mb_regs_reg_n_0_[3][19] ;
  wire \mb_regs_reg_n_0_[3][1] ;
  wire \mb_regs_reg_n_0_[3][20] ;
  wire \mb_regs_reg_n_0_[3][21] ;
  wire \mb_regs_reg_n_0_[3][22] ;
  wire \mb_regs_reg_n_0_[3][23] ;
  wire \mb_regs_reg_n_0_[3][24] ;
  wire \mb_regs_reg_n_0_[3][25] ;
  wire \mb_regs_reg_n_0_[3][26] ;
  wire \mb_regs_reg_n_0_[3][27] ;
  wire \mb_regs_reg_n_0_[3][28] ;
  wire \mb_regs_reg_n_0_[3][29] ;
  wire \mb_regs_reg_n_0_[3][2] ;
  wire \mb_regs_reg_n_0_[3][30] ;
  wire \mb_regs_reg_n_0_[3][31] ;
  wire \mb_regs_reg_n_0_[3][3] ;
  wire \mb_regs_reg_n_0_[3][4] ;
  wire \mb_regs_reg_n_0_[3][5] ;
  wire \mb_regs_reg_n_0_[3][6] ;
  wire \mb_regs_reg_n_0_[3][7] ;
  wire \mb_regs_reg_n_0_[3][8] ;
  wire \mb_regs_reg_n_0_[3][9] ;
  wire \mb_regs_reg_n_0_[4][0] ;
  wire \mb_regs_reg_n_0_[4][10] ;
  wire \mb_regs_reg_n_0_[4][11] ;
  wire \mb_regs_reg_n_0_[4][12] ;
  wire \mb_regs_reg_n_0_[4][13] ;
  wire \mb_regs_reg_n_0_[4][14] ;
  wire \mb_regs_reg_n_0_[4][15] ;
  wire \mb_regs_reg_n_0_[4][16] ;
  wire \mb_regs_reg_n_0_[4][17] ;
  wire \mb_regs_reg_n_0_[4][18] ;
  wire \mb_regs_reg_n_0_[4][19] ;
  wire \mb_regs_reg_n_0_[4][1] ;
  wire \mb_regs_reg_n_0_[4][20] ;
  wire \mb_regs_reg_n_0_[4][21] ;
  wire \mb_regs_reg_n_0_[4][22] ;
  wire \mb_regs_reg_n_0_[4][23] ;
  wire \mb_regs_reg_n_0_[4][24] ;
  wire \mb_regs_reg_n_0_[4][25] ;
  wire \mb_regs_reg_n_0_[4][26] ;
  wire \mb_regs_reg_n_0_[4][27] ;
  wire \mb_regs_reg_n_0_[4][28] ;
  wire \mb_regs_reg_n_0_[4][29] ;
  wire \mb_regs_reg_n_0_[4][2] ;
  wire \mb_regs_reg_n_0_[4][30] ;
  wire \mb_regs_reg_n_0_[4][31] ;
  wire \mb_regs_reg_n_0_[4][3] ;
  wire \mb_regs_reg_n_0_[4][4] ;
  wire \mb_regs_reg_n_0_[4][5] ;
  wire \mb_regs_reg_n_0_[4][6] ;
  wire \mb_regs_reg_n_0_[4][7] ;
  wire \mb_regs_reg_n_0_[4][8] ;
  wire \mb_regs_reg_n_0_[4][9] ;
  wire \mb_regs_reg_n_0_[5][0] ;
  wire \mb_regs_reg_n_0_[5][10] ;
  wire \mb_regs_reg_n_0_[5][11] ;
  wire \mb_regs_reg_n_0_[5][12] ;
  wire \mb_regs_reg_n_0_[5][13] ;
  wire \mb_regs_reg_n_0_[5][14] ;
  wire \mb_regs_reg_n_0_[5][15] ;
  wire \mb_regs_reg_n_0_[5][16] ;
  wire \mb_regs_reg_n_0_[5][17] ;
  wire \mb_regs_reg_n_0_[5][18] ;
  wire \mb_regs_reg_n_0_[5][19] ;
  wire \mb_regs_reg_n_0_[5][1] ;
  wire \mb_regs_reg_n_0_[5][20] ;
  wire \mb_regs_reg_n_0_[5][21] ;
  wire \mb_regs_reg_n_0_[5][22] ;
  wire \mb_regs_reg_n_0_[5][23] ;
  wire \mb_regs_reg_n_0_[5][24] ;
  wire \mb_regs_reg_n_0_[5][25] ;
  wire \mb_regs_reg_n_0_[5][26] ;
  wire \mb_regs_reg_n_0_[5][27] ;
  wire \mb_regs_reg_n_0_[5][28] ;
  wire \mb_regs_reg_n_0_[5][29] ;
  wire \mb_regs_reg_n_0_[5][2] ;
  wire \mb_regs_reg_n_0_[5][30] ;
  wire \mb_regs_reg_n_0_[5][31] ;
  wire \mb_regs_reg_n_0_[5][3] ;
  wire \mb_regs_reg_n_0_[5][4] ;
  wire \mb_regs_reg_n_0_[5][5] ;
  wire \mb_regs_reg_n_0_[5][6] ;
  wire \mb_regs_reg_n_0_[5][7] ;
  wire \mb_regs_reg_n_0_[5][8] ;
  wire \mb_regs_reg_n_0_[5][9] ;
  wire \mb_regs_reg_n_0_[6][0] ;
  wire \mb_regs_reg_n_0_[6][10] ;
  wire \mb_regs_reg_n_0_[6][11] ;
  wire \mb_regs_reg_n_0_[6][12] ;
  wire \mb_regs_reg_n_0_[6][13] ;
  wire \mb_regs_reg_n_0_[6][14] ;
  wire \mb_regs_reg_n_0_[6][15] ;
  wire \mb_regs_reg_n_0_[6][16] ;
  wire \mb_regs_reg_n_0_[6][17] ;
  wire \mb_regs_reg_n_0_[6][18] ;
  wire \mb_regs_reg_n_0_[6][19] ;
  wire \mb_regs_reg_n_0_[6][1] ;
  wire \mb_regs_reg_n_0_[6][20] ;
  wire \mb_regs_reg_n_0_[6][21] ;
  wire \mb_regs_reg_n_0_[6][22] ;
  wire \mb_regs_reg_n_0_[6][23] ;
  wire \mb_regs_reg_n_0_[6][24] ;
  wire \mb_regs_reg_n_0_[6][25] ;
  wire \mb_regs_reg_n_0_[6][26] ;
  wire \mb_regs_reg_n_0_[6][27] ;
  wire \mb_regs_reg_n_0_[6][28] ;
  wire \mb_regs_reg_n_0_[6][29] ;
  wire \mb_regs_reg_n_0_[6][2] ;
  wire \mb_regs_reg_n_0_[6][30] ;
  wire \mb_regs_reg_n_0_[6][31] ;
  wire \mb_regs_reg_n_0_[6][3] ;
  wire \mb_regs_reg_n_0_[6][4] ;
  wire \mb_regs_reg_n_0_[6][5] ;
  wire \mb_regs_reg_n_0_[6][6] ;
  wire \mb_regs_reg_n_0_[6][7] ;
  wire \mb_regs_reg_n_0_[6][8] ;
  wire \mb_regs_reg_n_0_[6][9] ;
  wire \mb_regs_reg_n_0_[7][0] ;
  wire \mb_regs_reg_n_0_[7][10] ;
  wire \mb_regs_reg_n_0_[7][11] ;
  wire \mb_regs_reg_n_0_[7][12] ;
  wire \mb_regs_reg_n_0_[7][13] ;
  wire \mb_regs_reg_n_0_[7][14] ;
  wire \mb_regs_reg_n_0_[7][15] ;
  wire \mb_regs_reg_n_0_[7][16] ;
  wire \mb_regs_reg_n_0_[7][17] ;
  wire \mb_regs_reg_n_0_[7][18] ;
  wire \mb_regs_reg_n_0_[7][19] ;
  wire \mb_regs_reg_n_0_[7][1] ;
  wire \mb_regs_reg_n_0_[7][20] ;
  wire \mb_regs_reg_n_0_[7][21] ;
  wire \mb_regs_reg_n_0_[7][22] ;
  wire \mb_regs_reg_n_0_[7][23] ;
  wire \mb_regs_reg_n_0_[7][24] ;
  wire \mb_regs_reg_n_0_[7][25] ;
  wire \mb_regs_reg_n_0_[7][26] ;
  wire \mb_regs_reg_n_0_[7][27] ;
  wire \mb_regs_reg_n_0_[7][28] ;
  wire \mb_regs_reg_n_0_[7][29] ;
  wire \mb_regs_reg_n_0_[7][2] ;
  wire \mb_regs_reg_n_0_[7][30] ;
  wire \mb_regs_reg_n_0_[7][31] ;
  wire \mb_regs_reg_n_0_[7][3] ;
  wire \mb_regs_reg_n_0_[7][4] ;
  wire \mb_regs_reg_n_0_[7][5] ;
  wire \mb_regs_reg_n_0_[7][6] ;
  wire \mb_regs_reg_n_0_[7][7] ;
  wire \mb_regs_reg_n_0_[7][8] ;
  wire \mb_regs_reg_n_0_[7][9] ;
  wire next_ss;
  wire next_ss_i_1_n_0;
  wire next_ss_reg_0;
  wire [0:0]next_ss_reg_1;
  wire next_ss_reg_2;
  wire [9:0]p_0_in;
  wire rd_aa;
  wire rd_mb;
  wire rd_ss_complete;
  wire rd_ss_complete__0;
  wire rd_unsupp;
  wire [2:0]secnd_data_cnt;
  wire \secnd_data_cnt[1]_i_1_n_0 ;
  wire \secnd_data_cnt[3]_i_1_n_0 ;
  wire \secnd_data_cnt[4]_i_1_n_0 ;
  wire \secnd_data_cnt[5]_i_1_n_0 ;
  wire \secnd_data_cnt[5]_i_2_n_0 ;
  wire \secnd_data_cnt[6]_i_1_n_0 ;
  wire \secnd_data_cnt[6]_i_2_n_0 ;
  wire \secnd_data_cnt_reg_n_0_[0] ;
  wire \secnd_data_cnt_reg_n_0_[1] ;
  wire \secnd_data_cnt_reg_n_0_[2] ;
  wire \secnd_data_cnt_reg_n_0_[3] ;
  wire \secnd_data_cnt_reg_n_0_[4] ;
  wire \secnd_data_cnt_reg_n_0_[5] ;
  wire \secnd_data_cnt_reg_n_0_[6] ;
  wire secnd_data_done;
  wire [31:0]secnd_data_ss;
  wire secnd_data_ss__0;
  wire secnd_data_ss_valid;
  wire secnd_data_ss_valid_reg_i_1_n_0;
  wire send_bk_done_i_1_n_0;
  wire send_bk_done_i_2_n_0;
  wire send_bk_done_i_3_n_0;
  wire send_bk_done_i_4_n_0;
  wire send_bk_done_reg_n_0;
  wire set_bk_ss_ready;
  wire set_bk_ss_ready__0;
  wire \sm_data_cnt[0]_i_1_n_0 ;
  wire \sm_data_cnt[1]_i_1_n_0 ;
  wire \sm_data_cnt[2]_i_1_n_0 ;
  wire \sm_data_cnt[3]_i_1_n_0 ;
  wire \sm_data_cnt[3]_i_2_n_0 ;
  wire \sm_data_cnt[3]_i_3_n_0 ;
  wire \sm_data_cnt_reg[1]_0 ;
  wire \sm_data_cnt_reg_n_0_[0] ;
  wire \sm_data_cnt_reg_n_0_[1] ;
  wire \sm_data_cnt_reg_n_0_[2] ;
  wire \sm_data_cnt_reg_n_0_[3] ;
  wire sm_send_data_i_1_n_0;
  wire sm_send_data_reg_n_0;
  wire [2:0]sm_state;
  wire ss_wr_data_done;
  wire ss_wr_data_done_i_1_n_0;
  wire ss_wr_data_done_i_2_n_0;
  wire ss_wr_data_done_i_3_n_0;
  wire ss_wr_data_done_reg_0;
  wire ss_wr_data_done_reg_1;
  wire ss_wr_data_done_reg_n_0;
  wire sync_trig_int;
  wire sync_trig_int_i_1_n_0;
  wire sync_trig_int_reg_n_0;
  wire sync_trig_lm_rd;
  wire sync_trig_lm_rd_reg_n_0;
  wire sync_trig_sm_rd;
  wire sync_trig_sm_rd_reg_0;
  wire sync_trig_sm_rd_reg_n_0;
  wire sync_trig_sm_wr;
  wire sync_trig_sm_wr0;
  wire sync_trig_sm_wr_reg_0;
  wire sync_trig_sm_wr_reg_1;
  wire sync_trig_sm_wr_reg_n_0;
  wire trig_int;
  wire trig_int_reg_i_3_n_0;
  wire trig_lm_rd;
  wire trig_lm_rd_reg_i_1_n_0;
  wire trig_lm_wr;
  wire trig_lm_wr_reg_i_2_n_0;
  wire trig_lm_wr_reg_i_3_n_0;
  wire trig_lm_wr_reg_i_4_n_0;
  wire trig_lm_wr_reg_i_5_n_0;
  wire trig_sm_rd;
  wire trig_sm_wr;
  wire trig_sm_wr0;
  wire trig_sm_wr143_out;
  wire wait_rd_data_back;
  wire wait_rd_data_back17_out;
  wire wait_rd_data_back__0;
  wire wait_rd_data_back_reg_0;
  wire wait_rd_data_back_reg_i_3_n_0;
  wire wait_rd_data_back_reg_i_5_n_0;
  wire wr_aa;
  wire wr_mb;
  wire wr_mb0;
  wire wr_mb050_out;
  wire wr_mb__0;
  wire wr_mb_reg_i_1_n_0;
  wire [0:0]wstrb_ss;
  wire \wstrb_ss_reg[3]_i_1_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_axi_wr_state[1]_i_2 
       (.I0(axi_reset_n),
        .O(axi_reset_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFFFF0070)) 
    \FSM_onehot_sm_state[0]_i_1 
       (.I0(\FSM_onehot_sm_state_reg_n_0_[1] ),
        .I1(bk_sm_ready),
        .I2(sm_state[0]),
        .I3(sm_send_data_reg_n_0),
        .I4(sm_state[2]),
        .O(\FSM_onehot_sm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hF0F0F2A2)) 
    \FSM_onehot_sm_state[1]_i_1 
       (.I0(\FSM_onehot_sm_state_reg_n_0_[1] ),
        .I1(bk_sm_ready),
        .I2(sm_state[0]),
        .I3(sm_send_data_reg_n_0),
        .I4(sm_state[2]),
        .O(\FSM_onehot_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    \FSM_onehot_sm_state[2]_i_1 
       (.I0(\FSM_onehot_sm_state_reg_n_0_[1] ),
        .I1(bk_sm_ready),
        .I2(sm_state[0]),
        .I3(sm_send_data_reg_n_0),
        .I4(sm_state[2]),
        .O(\FSM_onehot_sm_state[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "SM_WAIT_SEND_DATA:001,SM_SEND_BK_DATA:010,SM_SEND_DATA_DONE:100," *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_sm_state_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(\FSM_onehot_sm_state[0]_i_1_n_0 ),
        .PRE(axi_reset_n_0),
        .Q(sm_state[0]));
  (* FSM_ENCODED_STATES = "SM_WAIT_SEND_DATA:001,SM_SEND_BK_DATA:010,SM_SEND_DATA_DONE:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_sm_state_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\FSM_onehot_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sm_state_reg_n_0_[1] ));
  (* FSM_ENCODED_STATES = "SM_WAIT_SEND_DATA:001,SM_SEND_BK_DATA:010,SM_SEND_DATA_DONE:100," *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_sm_state_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\FSM_onehot_sm_state[2]_i_1_n_0 ),
        .Q(sm_state[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0808F808)) 
    \FSM_sequential_axi_state[0]_i_1 
       (.I0(axi_state[1]),
        .I1(\FSM_sequential_axi_state[0]_i_2_n_0 ),
        .I2(Q),
        .I3(axi_state[0]),
        .I4(send_bk_done_reg_n_0),
        .I5(\first_ss_tdata_reg[0]_0 ),
        .O(axi_next_state__0[0]));
  LUT5 #(
    .INIT(32'h4445FFFF)) 
    \FSM_sequential_axi_state[0]_i_2 
       (.I0(\FSM_sequential_axi_state[2]_i_5_n_0 ),
        .I1(\FSM_sequential_axi_state[0]_i_3_n_0 ),
        .I2(ls_wr_data_done),
        .I3(ss_wr_data_done_reg_n_0),
        .I4(\FSM_sequential_axi_state[0]_i_4_n_0 ),
        .O(\FSM_sequential_axi_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \FSM_sequential_axi_state[0]_i_3 
       (.I0(axi_state[0]),
        .I1(ls_rd_data_bk_reg_n_0),
        .I2(sync_trig_sm_wr_reg_n_0),
        .O(\FSM_sequential_axi_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \FSM_sequential_axi_state[0]_i_4 
       (.I0(axi_state[0]),
        .I1(rd_ss_complete),
        .I2(ss_wr_data_done),
        .I3(rd_mb),
        .I4(rd_unsupp),
        .I5(rd_aa),
        .O(\FSM_sequential_axi_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAEEEAAAAAAAA)) 
    \FSM_sequential_axi_state[1]_i_1 
       (.I0(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I1(Q),
        .I2(send_bk_done_reg_n_0),
        .I3(axi_state[0]),
        .I4(axi_interrupt_done),
        .I5(axi_state[1]),
        .O(axi_next_state__0[1]));
  LUT6 #(
    .INIT(64'h0E0E06020E0E0606)) 
    \FSM_sequential_axi_state[1]_i_2 
       (.I0(axi_state[0]),
        .I1(axi_state[1]),
        .I2(Q),
        .I3(\FSM_sequential_axi_state[1]_i_3_n_0 ),
        .I4(\FSM_sequential_axi_state[1]_i_4_n_0 ),
        .I5(\FSM_sequential_axi_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_axi_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_axi_state[1]_i_3 
       (.I0(do_nothing),
        .I1(trig_sm_rd),
        .I2(trig_sm_wr),
        .I3(trig_lm_rd),
        .I4(trig_lm_wr),
        .O(\FSM_sequential_axi_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \FSM_sequential_axi_state[1]_i_4 
       (.I0(Q),
        .I1(ss_wr_data_done_reg_n_0),
        .I2(ls_wr_data_done),
        .I3(axi_state[0]),
        .I4(ls_rd_data_bk_reg_n_0),
        .I5(sync_trig_sm_wr_reg_n_0),
        .O(\FSM_sequential_axi_state[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hABFBAAAA)) 
    \FSM_sequential_axi_state[2]_i_1 
       (.I0(\FSM_sequential_axi_state[2]_i_2_n_0 ),
        .I1(axi_interrupt_done),
        .I2(axi_state[0]),
        .I3(send_bk_done_reg_n_0),
        .I4(Q),
        .O(axi_next_state__0[2]));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \FSM_sequential_axi_state[2]_i_2 
       (.I0(\FSM_sequential_axi_state[2]_i_3_n_0 ),
        .I1(axi_state[0]),
        .I2(axi_state[1]),
        .I3(Q),
        .I4(\FSM_sequential_axi_state[2]_i_4_n_0 ),
        .I5(\FSM_sequential_axi_state[2]_i_5_n_0 ),
        .O(\FSM_sequential_axi_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_axi_state[2]_i_3 
       (.I0(rd_aa),
        .I1(rd_unsupp),
        .I2(rd_mb),
        .I3(wr_aa),
        .I4(wr_mb),
        .I5(rd_ss_complete),
        .O(\FSM_sequential_axi_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h00070000)) 
    \FSM_sequential_axi_state[2]_i_4 
       (.I0(sync_trig_int_reg_n_0),
        .I1(ss_wr_data_done_reg_n_0),
        .I2(sync_trig_sm_wr_reg_n_0),
        .I3(ls_rd_data_bk_reg_n_0),
        .I4(axi_state[0]),
        .O(\FSM_sequential_axi_state[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_axi_state[2]_i_5 
       (.I0(axi_state[0]),
        .I1(trig_sm_rd),
        .I2(trig_sm_wr),
        .I3(trig_lm_rd),
        .I4(trig_lm_wr),
        .O(\FSM_sequential_axi_state[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "AXI_DECIDE_DEST:010,AXI_FETCH_DATA:001,AXI_MOVE_DATA:011,AXI_SEND_BKEND:101,AXI_TRIG_INT:100,AXI_WAIT_DATA:000" *) 
  FDCE \FSM_sequential_axi_state_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(axi_next_state__0[0]),
        .Q(axi_state[0]));
  (* FSM_ENCODED_STATES = "AXI_DECIDE_DEST:010,AXI_FETCH_DATA:001,AXI_MOVE_DATA:011,AXI_SEND_BKEND:101,AXI_TRIG_INT:100,AXI_WAIT_DATA:000" *) 
  FDCE \FSM_sequential_axi_state_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(axi_next_state__0[1]),
        .Q(axi_state[1]));
  (* FSM_ENCODED_STATES = "AXI_DECIDE_DEST:010,AXI_FETCH_DATA:001,AXI_MOVE_DATA:011,AXI_SEND_BKEND:101,AXI_TRIG_INT:100,AXI_WAIT_DATA:000" *) 
  FDCE \FSM_sequential_axi_state_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(axi_next_state__0[2]),
        .Q(Q));
  LUT6 #(
    .INIT(64'h00008F80F0F08F80)) 
    \FSM_sequential_ss_secnd_state[0]_i_1 
       (.I0(bk_ss_valid),
        .I1(\FSM_sequential_ss_secnd_state[0]_i_2_n_0 ),
        .I2(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .I3(get_secnd_data_ss),
        .I4(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .I5(secnd_data_done),
        .O(\FSM_sequential_ss_secnd_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \FSM_sequential_ss_secnd_state[0]_i_2 
       (.I0(\FSM_sequential_ss_secnd_state[0]_i_3_n_0 ),
        .I1(\secnd_data_cnt_reg_n_0_[6] ),
        .I2(\secnd_data_cnt_reg_n_0_[3] ),
        .I3(\secnd_data_cnt_reg_n_0_[5] ),
        .I4(\secnd_data_cnt_reg_n_0_[4] ),
        .O(\FSM_sequential_ss_secnd_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \FSM_sequential_ss_secnd_state[0]_i_3 
       (.I0(\secnd_data_cnt_reg_n_0_[2] ),
        .I1(\secnd_data_cnt_reg_n_0_[1] ),
        .I2(\secnd_data_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_ss_secnd_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h6E)) 
    \FSM_sequential_ss_secnd_state[1]_i_1 
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .I1(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .I2(secnd_data_done),
        .O(\FSM_sequential_ss_secnd_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "SS_WAIT_GET_SECND:00,SS_SEND_BKRDY:01,SS_WAIT_BKVLD:10,SS_SECND_DATA:11," *) 
  FDCE \FSM_sequential_ss_secnd_state_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\FSM_sequential_ss_secnd_state[0]_i_1_n_0 ),
        .Q(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "SS_WAIT_GET_SECND:00,SS_SEND_BKRDY:01,SS_WAIT_BKVLD:10,SS_SECND_DATA:11," *) 
  FDCE \FSM_sequential_ss_secnd_state_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\FSM_sequential_ss_secnd_state[1]_i_1_n_0 ),
        .Q(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \aa_index_reg[0] 
       (.CLR(wr_mb__0),
        .D(bk_ls_addr[2]),
        .G(\aa_regs_reg[0][0]_0 ),
        .GE(1'b1),
        .Q(aa_index[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \aa_index_reg[1] 
       (.CLR(wr_mb__0),
        .D(bk_ls_addr[3]),
        .G(\aa_regs_reg[0][0]_0 ),
        .GE(1'b1),
        .Q(aa_index[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \aa_index_reg[2] 
       (.CLR(wr_mb__0),
        .D(bk_ls_addr[4]),
        .G(\aa_regs_reg[0][0]_0 ),
        .GE(1'b1),
        .Q(aa_index[2]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \aa_index_reg[3] 
       (.CLR(wr_mb__0),
        .D(bk_ls_addr[5]),
        .G(\aa_regs_reg[0][0]_0 ),
        .GE(1'b1),
        .Q(aa_index[3]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \aa_index_reg[4] 
       (.CLR(wr_mb__0),
        .D(bk_ls_addr[6]),
        .G(\aa_regs_reg[0][0]_0 ),
        .GE(1'b1),
        .Q(aa_index[4]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \aa_index_reg[5] 
       (.CLR(wr_mb__0),
        .D(bk_ls_addr[7]),
        .G(\aa_regs_reg[0][0]_0 ),
        .GE(1'b1),
        .Q(aa_index[5]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \aa_index_reg[6] 
       (.CLR(wr_mb__0),
        .D(\aa_regs[0][0]_i_4_0 [0]),
        .G(\aa_regs_reg[0][0]_0 ),
        .GE(1'b1),
        .Q(aa_index[6]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \aa_index_reg[7] 
       (.CLR(wr_mb__0),
        .D(\aa_regs[0][0]_i_4_0 [1]),
        .G(\aa_regs_reg[0][0]_0 ),
        .GE(1'b1),
        .Q(aa_index[7]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \aa_index_reg[8] 
       (.CLR(wr_mb__0),
        .D(\aa_regs[0][0]_i_4_0 [2]),
        .G(\aa_regs_reg[0][0]_0 ),
        .GE(1'b1),
        .Q(aa_index[8]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \aa_index_reg[9] 
       (.CLR(wr_mb__0),
        .D(\aa_regs[0][0]_i_4_0 [3]),
        .G(\aa_regs_reg[0][0]_0 ),
        .GE(1'b1),
        .Q(aa_index[9]));
  LUT3 #(
    .INIT(8'hFB)) 
    \aa_index_reg[9]_i_3 
       (.I0(axi_state[0]),
        .I1(axi_state[1]),
        .I2(Q),
        .O(wr_mb__0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \aa_regs[0][0]_i_1 
       (.I0(bk_ls_wdata[0]),
        .I1(ss_wr_data_done_i_2_n_0),
        .I2(aa_index[0]),
        .I3(\aa_regs[0][0]_i_3_n_0 ),
        .I4(\aa_regs[0][0]_i_4_n_0 ),
        .I5(\aa_regs_reg_n_0_[0][0] ),
        .O(\aa_regs[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \aa_regs[0][0]_i_3 
       (.I0(rd_mb),
        .I1(wr_aa),
        .I2(wr_mb),
        .I3(next_ss),
        .I4(\aa_regs_reg[1][0]_0 ),
        .I5(\mb_regs_reg[2][31]_0 [0]),
        .O(\aa_regs[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \aa_regs[0][0]_i_4 
       (.I0(aa_index[9]),
        .I1(\aa_regs[0][0]_i_5_n_0 ),
        .I2(aa_index[1]),
        .I3(aa_index[2]),
        .I4(aa_index[3]),
        .I5(aa_index[4]),
        .O(\aa_regs[0][0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \aa_regs[0][0]_i_5 
       (.I0(aa_index[7]),
        .I1(aa_index[8]),
        .I2(aa_index[6]),
        .I3(aa_index[5]),
        .O(\aa_regs[0][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h87FFFFFF80FF0000)) 
    \aa_regs[1][0]_i_1 
       (.I0(\aa_regs_reg[1][0]_0 ),
        .I1(\bk_sm_data_reg[27]_0 [0]),
        .I2(\aa_regs[1][0]_i_2_n_0 ),
        .I3(ss_wr_data_done_i_2_n_0),
        .I4(\aa_regs[1][0]_i_3_n_0 ),
        .I5(\aa_regs_reg_n_0_[1][0] ),
        .O(\aa_regs[1][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \aa_regs[1][0]_i_2 
       (.I0(\aa_regs[0][0]_i_4_n_0 ),
        .I1(aa_index[0]),
        .O(\aa_regs[1][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h22232222)) 
    \aa_regs[1][0]_i_3 
       (.I0(have_sent_sm_i_5_n_0),
        .I1(axi_interrupt_done_i_2_n_0),
        .I2(\aa_regs[1][0]_i_2_n_0 ),
        .I3(\aa_regs[0][0]_i_3_n_0 ),
        .I4(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .O(\aa_regs[1][0]_i_3_n_0 ));
  FDCE \aa_regs_reg[0][0] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\aa_regs[0][0]_i_1_n_0 ),
        .Q(\aa_regs_reg_n_0_[0][0] ));
  FDCE \aa_regs_reg[1][0] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\aa_regs[1][0]_i_1_n_0 ),
        .Q(\aa_regs_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[0] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[0] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[10] 
       (.CLR(wr_mb__0),
        .D(p_0_in[8]),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[10]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[11] 
       (.CLR(wr_mb__0),
        .D(p_0_in[9]),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[11]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[12] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[12] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[12]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[13] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[13] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[13]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[14] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[14] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[14]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[15] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[15] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[15]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[16] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[16] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[16]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[17] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[17] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[17]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[18] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[18] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[18]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[19] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[19] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[19]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[1] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[1] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[20] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[20] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[20]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[21] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[21] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[21]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[22] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[22] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[22]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[23] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[23] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[23]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[24] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[24] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[24]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[25] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[25] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[25]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[26] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[26] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[26]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[27] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[27] ),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[27]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h3800)) 
    \addr_ss_reg[27]_i_1 
       (.I0(secnd_data_ss_valid),
        .I1(\first_ss_tuser_reg_n_0_[0] ),
        .I2(\first_ss_tuser_reg_n_0_[1] ),
        .I3(next_ss),
        .O(\addr_ss_reg[27]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[2] 
       (.CLR(wr_mb__0),
        .D(p_0_in[0]),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[2]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[3] 
       (.CLR(wr_mb__0),
        .D(p_0_in[1]),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[3]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[4] 
       (.CLR(wr_mb__0),
        .D(p_0_in[2]),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[4]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[5] 
       (.CLR(wr_mb__0),
        .D(p_0_in[3]),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[5]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[6] 
       (.CLR(wr_mb__0),
        .D(p_0_in[4]),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[6]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[7] 
       (.CLR(wr_mb__0),
        .D(p_0_in[5]),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[7]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[8] 
       (.CLR(wr_mb__0),
        .D(p_0_in[6]),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[8]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \addr_ss_reg[9] 
       (.CLR(wr_mb__0),
        .D(p_0_in[7]),
        .G(\addr_ss_reg[27]_i_1_n_0 ),
        .GE(1'b1),
        .Q(addr_ss[9]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hF040)) 
    axi_interrupt_done_i_1
       (.I0(axi_interrupt_done_i_2_n_0),
        .I1(have_sent_sm_i_5_n_0),
        .I2(\bk_lm_waddr[29]_i_1_n_0 ),
        .I3(axi_interrupt_done),
        .O(axi_interrupt_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    axi_interrupt_done_i_2
       (.I0(Q),
        .I1(axi_state[1]),
        .I2(axi_state[0]),
        .I3(axi_interrupt_done),
        .I4(\bk_lm_waddr[29]_i_2_n_0 ),
        .O(axi_interrupt_done_i_2_n_0));
  FDCE axi_interrupt_done_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(axi_interrupt_done_i_1_n_0),
        .Q(axi_interrupt_done));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[0]_i_1 
       (.I0(addr_ss[0]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[10]_i_1 
       (.I0(addr_ss[10]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[11]_i_1 
       (.I0(addr_ss[11]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[12]_i_1 
       (.I0(addr_ss[12]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[13]_i_1 
       (.I0(addr_ss[13]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[14]_i_1 
       (.I0(addr_ss[14]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[15]_i_1 
       (.I0(addr_ss[15]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[16]_i_1 
       (.I0(addr_ss[16]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[17]_i_1 
       (.I0(addr_ss[17]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[18]_i_1 
       (.I0(addr_ss[18]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[19]_i_1 
       (.I0(addr_ss[19]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[1]_i_1 
       (.I0(addr_ss[1]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[20]_i_1 
       (.I0(addr_ss[20]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[21]_i_1 
       (.I0(addr_ss[21]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[22]_i_1 
       (.I0(addr_ss[22]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[23]_i_1 
       (.I0(addr_ss[23]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[24]_i_1 
       (.I0(addr_ss[24]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[25]_i_1 
       (.I0(addr_ss[25]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[26]_i_1 
       (.I0(addr_ss[26]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[27]_i_1 
       (.I0(addr_ss[27]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[2]_i_1 
       (.I0(addr_ss[2]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[3]_i_1 
       (.I0(addr_ss[3]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[4]_i_1 
       (.I0(addr_ss[4]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[5]_i_1 
       (.I0(addr_ss[5]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[6]_i_1 
       (.I0(addr_ss[6]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[7]_i_1 
       (.I0(addr_ss[7]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[8]_i_1 
       (.I0(addr_ss[8]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_raddr[9]_i_1 
       (.I0(addr_ss[9]),
        .I1(lm_rd_cnt[0]),
        .O(\bk_lm_raddr[9]_i_1_n_0 ));
  FDCE \bk_lm_raddr_reg[0] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[0]_i_1_n_0 ),
        .Q(D[0]));
  FDCE \bk_lm_raddr_reg[10] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[10]_i_1_n_0 ),
        .Q(D[10]));
  FDCE \bk_lm_raddr_reg[11] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[11]_i_1_n_0 ),
        .Q(D[11]));
  FDCE \bk_lm_raddr_reg[12] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[12]_i_1_n_0 ),
        .Q(D[12]));
  FDCE \bk_lm_raddr_reg[13] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[13]_i_1_n_0 ),
        .Q(D[13]));
  FDCE \bk_lm_raddr_reg[14] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[14]_i_1_n_0 ),
        .Q(D[14]));
  FDCE \bk_lm_raddr_reg[15] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[15]_i_1_n_0 ),
        .Q(D[15]));
  FDCE \bk_lm_raddr_reg[16] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[16]_i_1_n_0 ),
        .Q(D[16]));
  FDCE \bk_lm_raddr_reg[17] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[17]_i_1_n_0 ),
        .Q(D[17]));
  FDCE \bk_lm_raddr_reg[18] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[18]_i_1_n_0 ),
        .Q(D[18]));
  FDCE \bk_lm_raddr_reg[19] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[19]_i_1_n_0 ),
        .Q(D[19]));
  FDCE \bk_lm_raddr_reg[1] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[1]_i_1_n_0 ),
        .Q(D[1]));
  FDCE \bk_lm_raddr_reg[20] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[20]_i_1_n_0 ),
        .Q(D[20]));
  FDCE \bk_lm_raddr_reg[21] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[21]_i_1_n_0 ),
        .Q(D[21]));
  FDCE \bk_lm_raddr_reg[22] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[22]_i_1_n_0 ),
        .Q(D[22]));
  FDCE \bk_lm_raddr_reg[23] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[23]_i_1_n_0 ),
        .Q(D[23]));
  FDCE \bk_lm_raddr_reg[24] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[24]_i_1_n_0 ),
        .Q(D[24]));
  FDCE \bk_lm_raddr_reg[25] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[25]_i_1_n_0 ),
        .Q(D[25]));
  FDCE \bk_lm_raddr_reg[26] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[26]_i_1_n_0 ),
        .Q(D[26]));
  FDCE \bk_lm_raddr_reg[27] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[27]_i_1_n_0 ),
        .Q(D[27]));
  FDCE \bk_lm_raddr_reg[2] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[2]_i_1_n_0 ),
        .Q(D[2]));
  FDCE \bk_lm_raddr_reg[3] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[3]_i_1_n_0 ),
        .Q(D[3]));
  FDCE \bk_lm_raddr_reg[4] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[4]_i_1_n_0 ),
        .Q(D[4]));
  FDCE \bk_lm_raddr_reg[5] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[5]_i_1_n_0 ),
        .Q(D[5]));
  FDCE \bk_lm_raddr_reg[6] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[6]_i_1_n_0 ),
        .Q(D[6]));
  FDCE \bk_lm_raddr_reg[7] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[7]_i_1_n_0 ),
        .Q(D[7]));
  FDCE \bk_lm_raddr_reg[8] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[8]_i_1_n_0 ),
        .Q(D[8]));
  FDCE \bk_lm_raddr_reg[9] 
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_raddr[9]_i_1_n_0 ),
        .Q(D[9]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    bk_lm_rstart_i_1
       (.I0(\sm_data_cnt[3]_i_3_n_0 ),
        .I1(have_sent_sm_reg_1),
        .I2(bk_lm_rstart_i_3_n_0),
        .I3(bk_lm_rstart_i_4_n_0),
        .I4(lm_rd_cnt[1]),
        .I5(lm_rd_bk_sent_reg_n_0),
        .O(bk_lm_rstart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT1 #(
    .INIT(2'h1)) 
    bk_lm_rstart_i_2
       (.I0(lm_rd_cnt[0]),
        .O(bk_lm_rstart_i_2_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    bk_lm_rstart_i_3
       (.I0(trig_lm_wr),
        .I1(trig_lm_rd),
        .I2(sync_trig_lm_rd_reg_n_0),
        .O(bk_lm_rstart_i_3_n_0));
  LUT3 #(
    .INIT(8'h45)) 
    bk_lm_rstart_i_4
       (.I0(ls_rd_data_bk_reg_n_0),
        .I1(have_sent_sm_reg_0),
        .I2(sync_trig_sm_rd_reg_n_0),
        .O(bk_lm_rstart_i_4_n_0));
  FDCE bk_lm_rstart_reg
       (.C(axi_clk),
        .CE(bk_lm_rstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(bk_lm_rstart_i_2_n_0),
        .Q(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[0]_i_1 
       (.I0(addr_ss[0]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[10]_i_1 
       (.I0(addr_ss[10]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[11]_i_1 
       (.I0(addr_ss[11]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[12]_i_1 
       (.I0(addr_ss[12]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[13]_i_1 
       (.I0(addr_ss[13]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[14]_i_1 
       (.I0(addr_ss[14]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[15]_i_1 
       (.I0(addr_ss[15]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[16]_i_1 
       (.I0(addr_ss[16]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[17]_i_1 
       (.I0(addr_ss[17]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[18]_i_1 
       (.I0(addr_ss[18]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[19]_i_1 
       (.I0(addr_ss[19]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[1]_i_1 
       (.I0(addr_ss[1]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[20]_i_1 
       (.I0(addr_ss[20]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[21]_i_1 
       (.I0(addr_ss[21]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[22]_i_1 
       (.I0(addr_ss[22]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[23]_i_1 
       (.I0(addr_ss[23]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[24]_i_1 
       (.I0(addr_ss[24]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[25]_i_1 
       (.I0(addr_ss[25]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[26]_i_1 
       (.I0(addr_ss[26]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[27]_i_1 
       (.I0(addr_ss[27]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFFFEFEFEFE)) 
    \bk_lm_waddr[29]_i_1 
       (.I0(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I1(have_sent_sm_i_5_n_0),
        .I2(\bk_lm_waddr[29]_i_2_n_0 ),
        .I3(axi_interrupt_done),
        .I4(axi_state[0]),
        .I5(\bk_lm_waddr[29]_i_3_n_0 ),
        .O(\bk_lm_waddr[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030103013)) 
    \bk_lm_waddr[29]_i_2 
       (.I0(\FSM_sequential_axi_state[2]_i_3_n_0 ),
        .I1(Q),
        .I2(axi_state[1]),
        .I3(axi_state[0]),
        .I4(\bk_lm_waddr_reg[29]_1 ),
        .I5(\bk_lm_waddr[29]_i_5_n_0 ),
        .O(\bk_lm_waddr[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bk_lm_waddr[29]_i_3 
       (.I0(Q),
        .I1(axi_state[1]),
        .O(\bk_lm_waddr[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA22A0)) 
    \bk_lm_waddr[29]_i_5 
       (.I0(axi_state[0]),
        .I1(sync_trig_int_reg_n_0),
        .I2(ls_wr_data_done),
        .I3(ss_wr_data_done_reg_n_0),
        .I4(sync_trig_sm_wr_reg_n_0),
        .I5(ls_rd_data_bk_reg_n_0),
        .O(\bk_lm_waddr[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[2]_i_1 
       (.I0(addr_ss[2]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[3]_i_1 
       (.I0(addr_ss[3]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[4]_i_1 
       (.I0(addr_ss[4]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[5]_i_1 
       (.I0(addr_ss[5]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[6]_i_1 
       (.I0(addr_ss[6]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[7]_i_1 
       (.I0(addr_ss[7]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[8]_i_1 
       (.I0(addr_ss[8]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_waddr[9]_i_1 
       (.I0(addr_ss[9]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_waddr[9]_i_1_n_0 ));
  FDCE \bk_lm_waddr_reg[0] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[0]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [0]));
  FDCE \bk_lm_waddr_reg[10] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[10]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [10]));
  FDCE \bk_lm_waddr_reg[11] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[11]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [11]));
  FDCE \bk_lm_waddr_reg[12] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[12]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [12]));
  FDCE \bk_lm_waddr_reg[13] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[13]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [13]));
  FDCE \bk_lm_waddr_reg[14] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[14]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [14]));
  FDCE \bk_lm_waddr_reg[15] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[15]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [15]));
  FDCE \bk_lm_waddr_reg[16] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[16]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [16]));
  FDCE \bk_lm_waddr_reg[17] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[17]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [17]));
  FDCE \bk_lm_waddr_reg[18] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[18]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [18]));
  FDCE \bk_lm_waddr_reg[19] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[19]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [19]));
  FDCE \bk_lm_waddr_reg[1] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[1]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [1]));
  FDCE \bk_lm_waddr_reg[20] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[20]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [20]));
  FDCE \bk_lm_waddr_reg[21] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[21]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [21]));
  FDCE \bk_lm_waddr_reg[22] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[22]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [22]));
  FDCE \bk_lm_waddr_reg[23] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[23]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [23]));
  FDCE \bk_lm_waddr_reg[24] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[24]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [24]));
  FDCE \bk_lm_waddr_reg[25] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[25]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [25]));
  FDCE \bk_lm_waddr_reg[26] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[26]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [26]));
  FDCE \bk_lm_waddr_reg[27] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[27]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [27]));
  FDCE \bk_lm_waddr_reg[29] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[29]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [28]));
  FDCE \bk_lm_waddr_reg[2] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[2]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [2]));
  FDCE \bk_lm_waddr_reg[3] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[3]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [3]));
  FDCE \bk_lm_waddr_reg[4] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[4]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [4]));
  FDCE \bk_lm_waddr_reg[5] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[5]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [5]));
  FDCE \bk_lm_waddr_reg[6] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[6]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [6]));
  FDCE \bk_lm_waddr_reg[7] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[7]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [7]));
  FDCE \bk_lm_waddr_reg[8] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[8]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [8]));
  FDCE \bk_lm_waddr_reg[9] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_waddr[9]_i_1_n_0 ),
        .Q(\bk_lm_waddr_reg[29]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[0]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [0]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[10]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [10]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[11]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [11]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[12]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [12]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[13]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [13]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[14]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [14]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[15]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [15]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[16]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [16]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[17]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [17]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[18]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [18]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[19]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [19]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[1]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [1]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[20]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [20]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[21]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [21]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[22]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [22]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[23]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [23]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[24]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [24]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[25]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [25]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[26]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [26]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[27]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [27]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[28]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [28]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[29]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [29]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[2]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [2]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[30]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [30]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[31]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [31]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[3]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [3]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[4]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [4]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[5]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [5]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[6]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [6]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[7]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [7]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[8]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [8]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wdata[9]_i_1 
       (.I0(\first_ss_tdata_reg[31]_1 [9]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wdata[9]_i_1_n_0 ));
  FDCE \bk_lm_wdata_reg[0] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[0]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [0]));
  FDCE \bk_lm_wdata_reg[10] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[10]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [10]));
  FDCE \bk_lm_wdata_reg[11] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[11]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [11]));
  FDCE \bk_lm_wdata_reg[12] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[12]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [12]));
  FDCE \bk_lm_wdata_reg[13] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[13]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [13]));
  FDCE \bk_lm_wdata_reg[14] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[14]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [14]));
  FDCE \bk_lm_wdata_reg[15] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[15]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [15]));
  FDCE \bk_lm_wdata_reg[16] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[16]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [16]));
  FDCE \bk_lm_wdata_reg[17] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[17]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [17]));
  FDCE \bk_lm_wdata_reg[18] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[18]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [18]));
  FDCE \bk_lm_wdata_reg[19] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[19]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [19]));
  FDCE \bk_lm_wdata_reg[1] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[1]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [1]));
  FDCE \bk_lm_wdata_reg[20] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[20]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [20]));
  FDCE \bk_lm_wdata_reg[21] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[21]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [21]));
  FDCE \bk_lm_wdata_reg[22] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[22]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [22]));
  FDCE \bk_lm_wdata_reg[23] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[23]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [23]));
  FDCE \bk_lm_wdata_reg[24] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[24]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [24]));
  FDCE \bk_lm_wdata_reg[25] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[25]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [25]));
  FDCE \bk_lm_wdata_reg[26] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[26]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [26]));
  FDCE \bk_lm_wdata_reg[27] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[27]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [27]));
  FDCE \bk_lm_wdata_reg[28] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[28]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [28]));
  FDCE \bk_lm_wdata_reg[29] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[29]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [29]));
  FDCE \bk_lm_wdata_reg[2] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[2]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [2]));
  FDCE \bk_lm_wdata_reg[30] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[30]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [30]));
  FDCE \bk_lm_wdata_reg[31] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[31]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [31]));
  FDCE \bk_lm_wdata_reg[3] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[3]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [3]));
  FDCE \bk_lm_wdata_reg[4] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[4]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [4]));
  FDCE \bk_lm_wdata_reg[5] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[5]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [5]));
  FDCE \bk_lm_wdata_reg[6] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[6]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [6]));
  FDCE \bk_lm_wdata_reg[7] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[7]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [7]));
  FDCE \bk_lm_wdata_reg[8] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[8]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [8]));
  FDCE \bk_lm_wdata_reg[9] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wdata[9]_i_1_n_0 ),
        .Q(\bk_lm_wdata_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h00000020AAAAAAAA)) 
    bk_lm_wstart_i_1
       (.I0(have_sent_sm_i_3_n_0),
        .I1(have_sent_sm_reg_1),
        .I2(trig_lm_wr),
        .I3(bk_lm_wstart_i_4_n_0),
        .I4(ls_rd_data_bk_reg_n_0),
        .I5(have_sent_sm_i_5_n_0),
        .O(bk_lm_wstart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    bk_lm_wstart_i_2
       (.I0(trig_lm_wr),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(bk_lm_wstart_i_2_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    bk_lm_wstart_i_3
       (.I0(have_sent_sm_reg_0),
        .I1(trig_sm_wr),
        .I2(sync_trig_sm_wr_reg_n_0),
        .O(have_sent_sm_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bk_lm_wstart_i_4
       (.I0(sync_trig_sm_rd_reg_n_0),
        .I1(have_sent_sm_reg_0),
        .O(bk_lm_wstart_i_4_n_0));
  FDCE bk_lm_wstart_reg
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(bk_lm_wstart_i_2_n_0),
        .Q(E));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wstrb[0]_i_1 
       (.I0(wstrb_ss),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wstrb[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wstrb[1]_i_1 
       (.I0(\first_ss_tdata_reg[31]_0 [0]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wstrb[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wstrb[2]_i_1 
       (.I0(\first_ss_tdata_reg[31]_0 [1]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wstrb[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_lm_wstrb[3]_i_1 
       (.I0(\first_ss_tdata_reg[31]_0 [2]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_lm_wstrb[3]_i_1_n_0 ));
  FDCE \bk_lm_wstrb_reg[0] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wstrb[0]_i_1_n_0 ),
        .Q(\bk_lm_wstrb_reg[3]_0 [0]));
  FDCE \bk_lm_wstrb_reg[1] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wstrb[1]_i_1_n_0 ),
        .Q(\bk_lm_wstrb_reg[3]_0 [1]));
  FDCE \bk_lm_wstrb_reg[2] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wstrb[2]_i_1_n_0 ),
        .Q(\bk_lm_wstrb_reg[3]_0 [2]));
  FDCE \bk_lm_wstrb_reg[3] 
       (.C(axi_clk),
        .CE(bk_lm_wstart_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(\bk_lm_wstrb[3]_i_1_n_0 ),
        .Q(\bk_lm_wstrb_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[0]_i_1 
       (.I0(data_return__0[0]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[10]_i_1 
       (.I0(data_return__0[10]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[11]_i_1 
       (.I0(data_return__0[11]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[12]_i_1 
       (.I0(data_return__0[12]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[13]_i_1 
       (.I0(data_return__0[13]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[14]_i_1 
       (.I0(data_return__0[14]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[15]_i_1 
       (.I0(data_return__0[15]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[16]_i_1 
       (.I0(data_return__0[16]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[17]_i_1 
       (.I0(data_return__0[17]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[18]_i_1 
       (.I0(data_return__0[18]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[19]_i_1 
       (.I0(data_return__0[19]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[1]_i_1 
       (.I0(data_return__0[1]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[20]_i_1 
       (.I0(data_return__0[20]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[21]_i_1 
       (.I0(data_return__0[21]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[22]_i_1 
       (.I0(data_return__0[22]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[23]_i_1 
       (.I0(data_return__0[23]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[24]_i_1 
       (.I0(data_return__0[24]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[25]_i_1 
       (.I0(data_return__0[25]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[26]_i_1 
       (.I0(data_return__0[26]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[27]_i_1 
       (.I0(data_return__0[27]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[28]_i_1 
       (.I0(data_return__0[28]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[29]_i_1 
       (.I0(data_return__0[29]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[2]_i_1 
       (.I0(data_return__0[2]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[30]_i_1 
       (.I0(data_return__0[30]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \bk_ls_rdata[31]_i_1 
       (.I0(have_sent_sm_i_3_n_0),
        .I1(ls_rd_data_bk_reg_n_0),
        .I2(have_sent_sm_reg_0),
        .I3(sync_trig_sm_rd_reg_n_0),
        .I4(have_sent_sm_i_5_n_0),
        .O(\bk_ls_rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[31]_i_2 
       (.I0(data_return__0[31]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[3]_i_1 
       (.I0(data_return__0[3]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[4]_i_1 
       (.I0(data_return__0[4]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[5]_i_1 
       (.I0(data_return__0[5]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[6]_i_1 
       (.I0(data_return__0[6]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[7]_i_1 
       (.I0(data_return__0[7]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[8]_i_1 
       (.I0(data_return__0[8]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bk_ls_rdata[9]_i_1 
       (.I0(data_return__0[9]),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_ls_rdata[9]_i_1_n_0 ));
  FDCE \bk_ls_rdata_reg[0] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[0]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [0]));
  FDCE \bk_ls_rdata_reg[10] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[10]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [10]));
  FDCE \bk_ls_rdata_reg[11] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[11]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [11]));
  FDCE \bk_ls_rdata_reg[12] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[12]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [12]));
  FDCE \bk_ls_rdata_reg[13] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[13]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [13]));
  FDCE \bk_ls_rdata_reg[14] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[14]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [14]));
  FDCE \bk_ls_rdata_reg[15] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[15]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [15]));
  FDCE \bk_ls_rdata_reg[16] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[16]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [16]));
  FDCE \bk_ls_rdata_reg[17] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[17]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [17]));
  FDCE \bk_ls_rdata_reg[18] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[18]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [18]));
  FDCE \bk_ls_rdata_reg[19] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[19]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [19]));
  FDCE \bk_ls_rdata_reg[1] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[1]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [1]));
  FDCE \bk_ls_rdata_reg[20] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[20]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [20]));
  FDCE \bk_ls_rdata_reg[21] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[21]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [21]));
  FDCE \bk_ls_rdata_reg[22] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[22]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [22]));
  FDCE \bk_ls_rdata_reg[23] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[23]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [23]));
  FDCE \bk_ls_rdata_reg[24] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[24]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [24]));
  FDCE \bk_ls_rdata_reg[25] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[25]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [25]));
  FDCE \bk_ls_rdata_reg[26] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[26]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [26]));
  FDCE \bk_ls_rdata_reg[27] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[27]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [27]));
  FDCE \bk_ls_rdata_reg[28] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[28]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [28]));
  FDCE \bk_ls_rdata_reg[29] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[29]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [29]));
  FDCE \bk_ls_rdata_reg[2] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[2]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [2]));
  FDCE \bk_ls_rdata_reg[30] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[30]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [30]));
  FDCE \bk_ls_rdata_reg[31] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[31]_i_2_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [31]));
  FDCE \bk_ls_rdata_reg[3] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[3]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [3]));
  FDCE \bk_ls_rdata_reg[4] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[4]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [4]));
  FDCE \bk_ls_rdata_reg[5] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[5]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [5]));
  FDCE \bk_ls_rdata_reg[6] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[6]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [6]));
  FDCE \bk_ls_rdata_reg[7] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[7]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [7]));
  FDCE \bk_ls_rdata_reg[8] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[8]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [8]));
  FDCE \bk_ls_rdata_reg[9] 
       (.C(axi_clk),
        .CE(\bk_ls_rdata[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_ls_rdata[9]_i_1_n_0 ),
        .Q(\bk_ls_rdata_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \bk_sm_data[0]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[0]),
        .I3(\bk_sm_data_reg[31]_1 [0]),
        .I4(have_sent_sm_reg_1),
        .I5(bk_ls_wdata[0]),
        .O(\bk_sm_data[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA280A2A2A2808080)) 
    \bk_sm_data[10]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[10]),
        .I3(bk_ls_wdata[10]),
        .I4(have_sent_sm_reg_1),
        .I5(\bk_sm_data_reg[31]_1 [10]),
        .O(\bk_sm_data[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \bk_sm_data[11]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[11]),
        .I3(\bk_sm_data_reg[31]_1 [11]),
        .I4(have_sent_sm_reg_1),
        .I5(bk_ls_wdata[11]),
        .O(\bk_sm_data[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \bk_sm_data[12]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[12]),
        .I3(\bk_sm_data_reg[31]_1 [12]),
        .I4(have_sent_sm_reg_1),
        .I5(bk_ls_wdata[12]),
        .O(\bk_sm_data[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A8000008A80)) 
    \bk_sm_data[13]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(bk_ls_wdata[13]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data_reg[31]_1 [13]),
        .I4(\bk_sm_data[13]_i_3_n_0 ),
        .I5(bk_ls_addr[13]),
        .O(\bk_sm_data[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \bk_sm_data[13]_i_3 
       (.I0(bk_lm_wstart_i_4_n_0),
        .I1(have_sent_sm_reg_1),
        .I2(\sm_data_cnt_reg_n_0_[3] ),
        .I3(\sm_data_cnt_reg_n_0_[2] ),
        .I4(\sm_data_cnt_reg_n_0_[1] ),
        .I5(\sm_data_cnt_reg_n_0_[0] ),
        .O(\bk_sm_data[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hBA8A0000)) 
    \bk_sm_data[14]_i_1 
       (.I0(\bk_sm_data_reg[14]_0 ),
        .I1(have_sent_sm_reg_0),
        .I2(sync_trig_sm_rd_reg_n_0),
        .I3(bk_ls_addr[14]),
        .I4(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\bk_sm_data[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[15]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [14]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [1]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[16]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [15]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [2]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[17]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [16]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [3]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[18]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [17]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [4]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[19]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [18]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [5]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \bk_sm_data[1]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[1]),
        .I3(\bk_sm_data_reg[31]_1 [1]),
        .I4(have_sent_sm_reg_1),
        .I5(bk_ls_wdata[1]),
        .O(\bk_sm_data[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[20]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [19]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [6]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[21]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [20]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [7]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[22]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [21]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [8]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[23]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [22]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [9]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[24]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [23]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [10]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[25]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [24]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [11]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[26]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [25]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [12]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AA080808080808)) 
    \bk_sm_data[27]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [26]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data[27]_i_2_n_0 ),
        .I4(\bk_sm_data_reg[27]_0 [13]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\bk_sm_data[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \bk_sm_data[27]_i_2 
       (.I0(\sm_data_cnt_reg_n_0_[3] ),
        .I1(\sm_data_cnt_reg_n_0_[2] ),
        .I2(\sm_data_cnt_reg_n_0_[0] ),
        .I3(\sm_data_cnt_reg_n_0_[1] ),
        .I4(have_sent_sm_reg_1),
        .O(\bk_sm_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA808A8A8A8080808)) 
    \bk_sm_data[28]_i_1 
       (.I0(\bk_sm_data[28]_i_2_n_0 ),
        .I1(\bk_sm_data_reg[31]_1 [27]),
        .I2(have_sent_sm_reg_1),
        .I3(bk_ls_wstrb),
        .I4(\sm_data_cnt_reg[1]_0 ),
        .I5(bk_ls_wdata[14]),
        .O(\bk_sm_data[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \bk_sm_data[28]_i_2 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(have_sent_sm_reg_0),
        .I2(sync_trig_sm_rd_reg_n_0),
        .O(\bk_sm_data[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bk_sm_data[28]_i_3 
       (.I0(\sm_data_cnt_reg_n_0_[1] ),
        .I1(\sm_data_cnt_reg_n_0_[0] ),
        .I2(\sm_data_cnt_reg_n_0_[2] ),
        .I3(\sm_data_cnt_reg_n_0_[3] ),
        .O(\sm_data_cnt_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \bk_sm_data[29]_i_1 
       (.I0(sync_trig_sm_rd_reg_n_0),
        .I1(have_sent_sm_reg_0),
        .I2(\bk_lm_waddr[29]_i_1_n_0 ),
        .I3(\bk_sm_data_reg[29]_0 ),
        .I4(have_sent_sm_reg_1),
        .I5(\bk_sm_data_reg[31]_1 [28]),
        .O(\bk_sm_data[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \bk_sm_data[2]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[2]),
        .I3(\bk_sm_data_reg[31]_1 [2]),
        .I4(have_sent_sm_reg_1),
        .I5(bk_ls_wdata[2]),
        .O(\bk_sm_data[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \bk_sm_data[30]_i_1 
       (.I0(sync_trig_sm_rd_reg_n_0),
        .I1(have_sent_sm_reg_0),
        .I2(\bk_lm_waddr[29]_i_1_n_0 ),
        .I3(\bk_sm_data_reg[30]_0 ),
        .I4(have_sent_sm_reg_1),
        .I5(\bk_sm_data_reg[31]_1 [29]),
        .O(\bk_sm_data[30]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \bk_sm_data[31]_i_1 
       (.I0(have_sent_sm_i_3_n_0),
        .I1(\bk_sm_data[31]_i_3_n_0 ),
        .I2(have_sent_sm_i_5_n_0),
        .O(\bk_sm_data[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    \bk_sm_data[31]_i_2 
       (.I0(sync_trig_sm_rd_reg_n_0),
        .I1(have_sent_sm_reg_0),
        .I2(\bk_lm_waddr[29]_i_1_n_0 ),
        .I3(\bk_sm_data_reg[31]_2 ),
        .I4(have_sent_sm_reg_1),
        .I5(\bk_sm_data_reg[31]_1 [30]),
        .O(\bk_sm_data[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F3555500F300F3)) 
    \bk_sm_data[31]_i_3 
       (.I0(wait_rd_data_back),
        .I1(have_sent_sm_i_7_n_0),
        .I2(have_sent_sm_i_6_n_0),
        .I3(ls_rd_data_bk_reg_n_0),
        .I4(have_sent_sm_reg_0),
        .I5(sync_trig_sm_rd_reg_n_0),
        .O(\bk_sm_data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \bk_sm_data[3]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[3]),
        .I3(\bk_sm_data_reg[31]_1 [3]),
        .I4(have_sent_sm_reg_1),
        .I5(bk_ls_wdata[3]),
        .O(\bk_sm_data[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \bk_sm_data[4]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[4]),
        .I3(\bk_sm_data_reg[31]_1 [4]),
        .I4(have_sent_sm_reg_1),
        .I5(bk_ls_wdata[4]),
        .O(\bk_sm_data[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \bk_sm_data[5]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[5]),
        .I3(\bk_sm_data_reg[31]_1 [5]),
        .I4(have_sent_sm_reg_1),
        .I5(bk_ls_wdata[5]),
        .O(\bk_sm_data[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \bk_sm_data[6]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[6]),
        .I3(\bk_sm_data_reg[31]_1 [6]),
        .I4(have_sent_sm_reg_1),
        .I5(bk_ls_wdata[6]),
        .O(\bk_sm_data[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2808080A280)) 
    \bk_sm_data[7]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_data[13]_i_3_n_0 ),
        .I2(bk_ls_addr[7]),
        .I3(\bk_sm_data_reg[31]_1 [7]),
        .I4(have_sent_sm_reg_1),
        .I5(bk_ls_wdata[7]),
        .O(\bk_sm_data[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A8000008A80)) 
    \bk_sm_data[8]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(bk_ls_wdata[8]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data_reg[31]_1 [8]),
        .I4(\bk_sm_data[13]_i_3_n_0 ),
        .I5(bk_ls_addr[8]),
        .O(\bk_sm_data[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A8000008A80)) 
    \bk_sm_data[9]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(bk_ls_wdata[9]),
        .I2(have_sent_sm_reg_1),
        .I3(\bk_sm_data_reg[31]_1 [9]),
        .I4(\bk_sm_data[13]_i_3_n_0 ),
        .I5(bk_ls_addr[9]),
        .O(\bk_sm_data[9]_i_1_n_0 ));
  FDCE \bk_sm_data_reg[0] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[0]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [0]));
  FDCE \bk_sm_data_reg[10] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[10]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [10]));
  FDCE \bk_sm_data_reg[11] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[11]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [11]));
  FDCE \bk_sm_data_reg[12] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[12]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [12]));
  FDCE \bk_sm_data_reg[13] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[13]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [13]));
  FDCE \bk_sm_data_reg[14] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[14]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [14]));
  FDCE \bk_sm_data_reg[15] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[15]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [15]));
  FDCE \bk_sm_data_reg[16] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[16]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [16]));
  FDCE \bk_sm_data_reg[17] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[17]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [17]));
  FDCE \bk_sm_data_reg[18] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[18]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [18]));
  FDCE \bk_sm_data_reg[19] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[19]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [19]));
  FDCE \bk_sm_data_reg[1] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[1]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [1]));
  FDCE \bk_sm_data_reg[20] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[20]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [20]));
  FDCE \bk_sm_data_reg[21] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[21]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [21]));
  FDCE \bk_sm_data_reg[22] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[22]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [22]));
  FDCE \bk_sm_data_reg[23] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[23]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [23]));
  FDCE \bk_sm_data_reg[24] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[24]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [24]));
  FDCE \bk_sm_data_reg[25] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[25]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [25]));
  FDCE \bk_sm_data_reg[26] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[26]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [26]));
  FDCE \bk_sm_data_reg[27] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[27]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [27]));
  FDCE \bk_sm_data_reg[28] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[28]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [28]));
  FDCE \bk_sm_data_reg[29] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[29]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [29]));
  FDCE \bk_sm_data_reg[2] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[2]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [2]));
  FDCE \bk_sm_data_reg[30] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[30]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [30]));
  FDCE \bk_sm_data_reg[31] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[31]_i_2_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [31]));
  FDCE \bk_sm_data_reg[3] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[3]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [3]));
  FDCE \bk_sm_data_reg[4] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[4]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [4]));
  FDCE \bk_sm_data_reg[5] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[5]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [5]));
  FDCE \bk_sm_data_reg[6] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[6]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [6]));
  FDCE \bk_sm_data_reg[7] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[7]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [7]));
  FDCE \bk_sm_data_reg[8] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[8]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [8]));
  FDCE \bk_sm_data_reg[9] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_data[9]_i_1_n_0 ),
        .Q(\bk_sm_data_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hC4C4C4C404040400)) 
    \bk_sm_user[0]_i_1 
       (.I0(sync_trig_sm_rd_reg_n_0),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .I2(have_sent_sm_reg_0),
        .I3(trig_sm_wr),
        .I4(sync_trig_sm_wr_reg_n_0),
        .I5(\bk_sm_user_reg[1]_1 ),
        .O(\bk_sm_user[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00080008AAAA0008)) 
    \bk_sm_user[1]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\bk_sm_user_reg[1]_1 ),
        .I2(trig_sm_wr),
        .I3(sync_trig_sm_wr_reg_n_0),
        .I4(sync_trig_sm_rd_reg_n_0),
        .I5(have_sent_sm_reg_0),
        .O(\bk_sm_user[1]_i_1_n_0 ));
  FDCE \bk_sm_user_reg[0] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_user[0]_i_1_n_0 ),
        .Q(\bk_sm_user_reg[1]_0 [0]));
  FDCE \bk_sm_user_reg[1] 
       (.C(axi_clk),
        .CE(\bk_sm_data[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\bk_sm_user[1]_i_1_n_0 ),
        .Q(\bk_sm_user_reg[1]_0 [1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    bk_sm_valid_reg
       (.CLR(1'b0),
        .D(\FSM_onehot_sm_state_reg_n_0_[1] ),
        .G(bk_sm_valid_reg_i_1_n_0),
        .GE(1'b1),
        .Q(bk_sm_valid));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    bk_sm_valid_reg_i_1
       (.I0(\FSM_onehot_sm_state_reg_n_0_[1] ),
        .I1(sm_state[2]),
        .I2(sm_state[0]),
        .O(bk_sm_valid_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0301000000000000)) 
    \cache_rdata[31]_i_1 
       (.I0(next_ss),
        .I1(wait_rd_data_back_reg_i_3_n_0),
        .I2(\bk_lm_waddr[29]_i_1_n_0 ),
        .I3(rd_ss_complete__0),
        .I4(\cache_rdata[31]_i_2_n_0 ),
        .I5(\cache_rdata_reg[31]_0 ),
        .O(next_ss_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \cache_rdata[31]_i_2 
       (.I0(sync_trig_sm_rd_reg_n_0),
        .I1(next_ss),
        .I2(\cache_rdata_reg[31]_0 ),
        .I3(\cache_rdata_reg[31] ),
        .O(\cache_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0301000000000000)) 
    cache_wdone_i_2
       (.I0(next_ss),
        .I1(wait_rd_data_back_reg_i_3_n_0),
        .I2(\bk_lm_waddr[29]_i_1_n_0 ),
        .I3(rd_ss_complete__0),
        .I4(\cache_rdata[31]_i_2_n_0 ),
        .I5(cache_wdone_reg),
        .O(next_ss_reg_2));
  LUT6 #(
    .INIT(64'hA8A8A8A80000A800)) 
    \data_return[0]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(rd_mb),
        .I2(\data_return[0]_i_2_n_0 ),
        .I3(\data_return[0]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[0]_i_4_n_0 ),
        .O(\data_return[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB8FFB8FFB800)) 
    \data_return[0]_i_2 
       (.I0(\aa_regs_reg_n_0_[1][0] ),
        .I1(aa_index[0]),
        .I2(\aa_regs_reg_n_0_[0][0] ),
        .I3(rd_aa),
        .I4(rd_unsupp),
        .I5(\first_ss_tdata_reg[31]_1 [0]),
        .O(\data_return[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[0]_i_3 
       (.I0(\mb_regs_reg_n_0_[3][0] ),
        .I1(\mb_regs_reg_n_0_[2][0] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][0] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][0] ),
        .O(\data_return[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA8080000)) 
    \data_return[0]_i_4 
       (.I0(mb_index[1]),
        .I1(\mb_regs_reg_n_0_[6][0] ),
        .I2(mb_index[0]),
        .I3(\mb_regs_reg_n_0_[7][0] ),
        .I4(mb_index[2]),
        .I5(\data_return[0]_i_5_n_0 ),
        .O(\data_return[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h40444000FFFFFFFF)) 
    \data_return[0]_i_5 
       (.I0(mb_index[1]),
        .I1(mb_index[2]),
        .I2(\mb_regs_reg_n_0_[5][0] ),
        .I3(mb_index[0]),
        .I4(\mb_regs_reg_n_0_[4][0] ),
        .I5(rd_mb),
        .O(\data_return[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[10]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[10]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[10]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[10]_i_4_n_0 ),
        .O(\data_return[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[10]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [10]),
        .I2(rd_unsupp),
        .O(\data_return[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[10]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][10] ),
        .I1(\mb_regs_reg_n_0_[6][10] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][10] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][10] ),
        .O(\data_return[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[10]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][10] ),
        .I1(\mb_regs_reg_n_0_[2][10] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][10] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][10] ),
        .O(\data_return[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[11]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[11]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[11]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[11]_i_4_n_0 ),
        .O(\data_return[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[11]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [11]),
        .I2(rd_unsupp),
        .O(\data_return[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[11]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][11] ),
        .I1(\mb_regs_reg_n_0_[6][11] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][11] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][11] ),
        .O(\data_return[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[11]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][11] ),
        .I1(\mb_regs_reg_n_0_[2][11] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][11] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][11] ),
        .O(\data_return[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[12]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[12]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[12]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[12]_i_4_n_0 ),
        .O(\data_return[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[12]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [12]),
        .I2(rd_unsupp),
        .O(\data_return[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[12]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][12] ),
        .I1(\mb_regs_reg_n_0_[6][12] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][12] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][12] ),
        .O(\data_return[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[12]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][12] ),
        .I1(\mb_regs_reg_n_0_[2][12] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][12] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][12] ),
        .O(\data_return[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[13]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[13]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[13]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[13]_i_4_n_0 ),
        .O(\data_return[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[13]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [13]),
        .I2(rd_unsupp),
        .O(\data_return[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[13]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][13] ),
        .I1(\mb_regs_reg_n_0_[6][13] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][13] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][13] ),
        .O(\data_return[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[13]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][13] ),
        .I1(\mb_regs_reg_n_0_[2][13] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][13] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][13] ),
        .O(\data_return[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[14]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[14]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[14]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[14]_i_4_n_0 ),
        .O(\data_return[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[14]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [14]),
        .I2(rd_unsupp),
        .O(\data_return[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[14]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][14] ),
        .I1(\mb_regs_reg_n_0_[6][14] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][14] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][14] ),
        .O(\data_return[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[14]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][14] ),
        .I1(\mb_regs_reg_n_0_[2][14] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][14] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][14] ),
        .O(\data_return[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[15]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[15]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[15]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[15]_i_4_n_0 ),
        .O(\data_return[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[15]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [15]),
        .I2(rd_unsupp),
        .O(\data_return[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[15]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][15] ),
        .I1(\mb_regs_reg_n_0_[6][15] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][15] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][15] ),
        .O(\data_return[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[15]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][15] ),
        .I1(\mb_regs_reg_n_0_[2][15] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][15] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][15] ),
        .O(\data_return[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[16]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[16]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[16]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[16]_i_4_n_0 ),
        .O(\data_return[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[16]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [16]),
        .I2(rd_unsupp),
        .O(\data_return[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[16]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][16] ),
        .I1(\mb_regs_reg_n_0_[6][16] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][16] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][16] ),
        .O(\data_return[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[16]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][16] ),
        .I1(\mb_regs_reg_n_0_[2][16] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][16] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][16] ),
        .O(\data_return[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[17]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[17]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[17]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[17]_i_4_n_0 ),
        .O(\data_return[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[17]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [17]),
        .I2(rd_unsupp),
        .O(\data_return[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[17]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][17] ),
        .I1(\mb_regs_reg_n_0_[6][17] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][17] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][17] ),
        .O(\data_return[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[17]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][17] ),
        .I1(\mb_regs_reg_n_0_[2][17] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][17] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][17] ),
        .O(\data_return[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[18]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[18]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[18]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[18]_i_4_n_0 ),
        .O(\data_return[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[18]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [18]),
        .I2(rd_unsupp),
        .O(\data_return[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[18]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][18] ),
        .I1(\mb_regs_reg_n_0_[6][18] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][18] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][18] ),
        .O(\data_return[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[18]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][18] ),
        .I1(\mb_regs_reg_n_0_[2][18] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][18] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][18] ),
        .O(\data_return[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[19]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[19]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[19]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[19]_i_4_n_0 ),
        .O(\data_return[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[19]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [19]),
        .I2(rd_unsupp),
        .O(\data_return[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[19]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][19] ),
        .I1(\mb_regs_reg_n_0_[6][19] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][19] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][19] ),
        .O(\data_return[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[19]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][19] ),
        .I1(\mb_regs_reg_n_0_[2][19] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][19] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][19] ),
        .O(\data_return[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[1]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[1]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[1]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[1]_i_4_n_0 ),
        .O(\data_return[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[1]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [1]),
        .I2(rd_unsupp),
        .O(\data_return[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[1]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][1] ),
        .I1(\mb_regs_reg_n_0_[6][1] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][1] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][1] ),
        .O(\data_return[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[1]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][1] ),
        .I1(\mb_regs_reg_n_0_[2][1] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][1] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][1] ),
        .O(\data_return[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[20]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[20]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[20]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[20]_i_4_n_0 ),
        .O(\data_return[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[20]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [20]),
        .I2(rd_unsupp),
        .O(\data_return[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[20]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][20] ),
        .I1(\mb_regs_reg_n_0_[6][20] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][20] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][20] ),
        .O(\data_return[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[20]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][20] ),
        .I1(\mb_regs_reg_n_0_[2][20] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][20] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][20] ),
        .O(\data_return[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[21]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[21]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[21]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[21]_i_4_n_0 ),
        .O(\data_return[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[21]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [21]),
        .I2(rd_unsupp),
        .O(\data_return[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[21]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][21] ),
        .I1(\mb_regs_reg_n_0_[6][21] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][21] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][21] ),
        .O(\data_return[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[21]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][21] ),
        .I1(\mb_regs_reg_n_0_[2][21] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][21] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][21] ),
        .O(\data_return[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[22]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[22]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[22]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[22]_i_4_n_0 ),
        .O(\data_return[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[22]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [22]),
        .I2(rd_unsupp),
        .O(\data_return[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[22]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][22] ),
        .I1(\mb_regs_reg_n_0_[6][22] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][22] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][22] ),
        .O(\data_return[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[22]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][22] ),
        .I1(\mb_regs_reg_n_0_[2][22] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][22] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][22] ),
        .O(\data_return[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[23]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[23]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[23]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[23]_i_4_n_0 ),
        .O(\data_return[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[23]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [23]),
        .I2(rd_unsupp),
        .O(\data_return[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[23]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][23] ),
        .I1(\mb_regs_reg_n_0_[6][23] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][23] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][23] ),
        .O(\data_return[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[23]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][23] ),
        .I1(\mb_regs_reg_n_0_[2][23] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][23] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][23] ),
        .O(\data_return[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000A8AAAA00A8)) 
    \data_return[24]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(rd_unsupp),
        .I2(\first_ss_tdata_reg[31]_1 [24]),
        .I3(rd_aa),
        .I4(rd_mb),
        .I5(\data_return_reg[24]_i_2_n_0 ),
        .O(\data_return[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \data_return[24]_i_3 
       (.I0(\mb_regs_reg_n_0_[1][24] ),
        .I1(\mb_regs_reg_n_0_[0][24] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[3][24] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[2][24] ),
        .O(\data_return[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \data_return[24]_i_4 
       (.I0(\mb_regs_reg_n_0_[5][24] ),
        .I1(\mb_regs_reg_n_0_[4][24] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[7][24] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[6][24] ),
        .O(\data_return[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[25]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[25]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[25]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[25]_i_4_n_0 ),
        .O(\data_return[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[25]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [25]),
        .I2(rd_unsupp),
        .O(\data_return[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[25]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][25] ),
        .I1(\mb_regs_reg_n_0_[6][25] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][25] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][25] ),
        .O(\data_return[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[25]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][25] ),
        .I1(\mb_regs_reg_n_0_[2][25] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][25] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][25] ),
        .O(\data_return[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[26]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[26]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[26]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[26]_i_4_n_0 ),
        .O(\data_return[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[26]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [26]),
        .I2(rd_unsupp),
        .O(\data_return[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[26]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][26] ),
        .I1(\mb_regs_reg_n_0_[6][26] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][26] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][26] ),
        .O(\data_return[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[26]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][26] ),
        .I1(\mb_regs_reg_n_0_[2][26] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][26] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][26] ),
        .O(\data_return[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[27]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[27]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[27]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[27]_i_4_n_0 ),
        .O(\data_return[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[27]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [27]),
        .I2(rd_unsupp),
        .O(\data_return[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[27]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][27] ),
        .I1(\mb_regs_reg_n_0_[6][27] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][27] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][27] ),
        .O(\data_return[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[27]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][27] ),
        .I1(\mb_regs_reg_n_0_[2][27] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][27] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][27] ),
        .O(\data_return[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[28]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[28]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[28]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[28]_i_4_n_0 ),
        .O(\data_return[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[28]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [28]),
        .I2(rd_unsupp),
        .O(\data_return[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[28]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][28] ),
        .I1(\mb_regs_reg_n_0_[6][28] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][28] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][28] ),
        .O(\data_return[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[28]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][28] ),
        .I1(\mb_regs_reg_n_0_[2][28] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][28] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][28] ),
        .O(\data_return[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[29]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[29]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[29]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[29]_i_4_n_0 ),
        .O(\data_return[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[29]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [29]),
        .I2(rd_unsupp),
        .O(\data_return[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[29]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][29] ),
        .I1(\mb_regs_reg_n_0_[6][29] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][29] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][29] ),
        .O(\data_return[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[29]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][29] ),
        .I1(\mb_regs_reg_n_0_[2][29] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][29] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][29] ),
        .O(\data_return[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[2]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[2]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[2]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[2]_i_4_n_0 ),
        .O(\data_return[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[2]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [2]),
        .I2(rd_unsupp),
        .O(\data_return[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[2]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][2] ),
        .I1(\mb_regs_reg_n_0_[6][2] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][2] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][2] ),
        .O(\data_return[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[2]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][2] ),
        .I1(\mb_regs_reg_n_0_[2][2] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][2] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][2] ),
        .O(\data_return[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[30]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[30]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[30]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[30]_i_4_n_0 ),
        .O(\data_return[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[30]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [30]),
        .I2(rd_unsupp),
        .O(\data_return[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[30]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][30] ),
        .I1(\mb_regs_reg_n_0_[6][30] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][30] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][30] ),
        .O(\data_return[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[30]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][30] ),
        .I1(\mb_regs_reg_n_0_[2][30] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][30] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][30] ),
        .O(\data_return[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF020000FFFFFFFF)) 
    \data_return[31]_i_1 
       (.I0(rd_mb),
        .I1(wr_mb),
        .I2(next_ss),
        .I3(\data_return[31]_i_3_n_0 ),
        .I4(ss_wr_data_done_i_2_n_0),
        .I5(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\data_return[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[31]_i_2 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[31]_i_4_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[31]_i_5_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[31]_i_6_n_0 ),
        .O(\data_return[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000E0F0C)) 
    \data_return[31]_i_3 
       (.I0(rd_ss_complete),
        .I1(rd_unsupp),
        .I2(rd_mb),
        .I3(rd_aa),
        .I4(next_ss),
        .I5(ss_wr_data_done),
        .O(\data_return[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[31]_i_4 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [31]),
        .I2(rd_unsupp),
        .O(\data_return[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[31]_i_5 
       (.I0(\mb_regs_reg_n_0_[7][31] ),
        .I1(\mb_regs_reg_n_0_[6][31] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][31] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][31] ),
        .O(\data_return[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[31]_i_6 
       (.I0(\mb_regs_reg_n_0_[3][31] ),
        .I1(\mb_regs_reg_n_0_[2][31] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][31] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][31] ),
        .O(\data_return[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[3]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[3]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[3]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[3]_i_4_n_0 ),
        .O(\data_return[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[3]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [3]),
        .I2(rd_unsupp),
        .O(\data_return[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[3]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][3] ),
        .I1(\mb_regs_reg_n_0_[6][3] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][3] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][3] ),
        .O(\data_return[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[3]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][3] ),
        .I1(\mb_regs_reg_n_0_[2][3] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][3] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][3] ),
        .O(\data_return[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[4]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[4]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[4]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[4]_i_4_n_0 ),
        .O(\data_return[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[4]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [4]),
        .I2(rd_unsupp),
        .O(\data_return[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[4]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][4] ),
        .I1(\mb_regs_reg_n_0_[6][4] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][4] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][4] ),
        .O(\data_return[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[4]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][4] ),
        .I1(\mb_regs_reg_n_0_[2][4] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][4] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][4] ),
        .O(\data_return[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[5]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[5]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[5]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[5]_i_4_n_0 ),
        .O(\data_return[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[5]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [5]),
        .I2(rd_unsupp),
        .O(\data_return[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[5]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][5] ),
        .I1(\mb_regs_reg_n_0_[6][5] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][5] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][5] ),
        .O(\data_return[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[5]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][5] ),
        .I1(\mb_regs_reg_n_0_[2][5] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][5] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][5] ),
        .O(\data_return[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[6]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[6]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[6]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[6]_i_4_n_0 ),
        .O(\data_return[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[6]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [6]),
        .I2(rd_unsupp),
        .O(\data_return[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[6]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][6] ),
        .I1(\mb_regs_reg_n_0_[6][6] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][6] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][6] ),
        .O(\data_return[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[6]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][6] ),
        .I1(\mb_regs_reg_n_0_[2][6] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][6] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][6] ),
        .O(\data_return[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[7]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[7]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[7]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[7]_i_4_n_0 ),
        .O(\data_return[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[7]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [7]),
        .I2(rd_unsupp),
        .O(\data_return[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[7]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][7] ),
        .I1(\mb_regs_reg_n_0_[6][7] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][7] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][7] ),
        .O(\data_return[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[7]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][7] ),
        .I1(\mb_regs_reg_n_0_[2][7] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][7] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][7] ),
        .O(\data_return[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[8]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[8]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[8]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[8]_i_4_n_0 ),
        .O(\data_return[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[8]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [8]),
        .I2(rd_unsupp),
        .O(\data_return[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[8]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][8] ),
        .I1(\mb_regs_reg_n_0_[6][8] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][8] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][8] ),
        .O(\data_return[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[8]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][8] ),
        .I1(\mb_regs_reg_n_0_[2][8] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][8] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][8] ),
        .O(\data_return[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA202A2A2A2020202)) 
    \data_return[9]_i_1 
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(\data_return[9]_i_2_n_0 ),
        .I2(rd_mb),
        .I3(\data_return[9]_i_3_n_0 ),
        .I4(mb_index[2]),
        .I5(\data_return[9]_i_4_n_0 ),
        .O(\data_return[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \data_return[9]_i_2 
       (.I0(rd_aa),
        .I1(\first_ss_tdata_reg[31]_1 [9]),
        .I2(rd_unsupp),
        .O(\data_return[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[9]_i_3 
       (.I0(\mb_regs_reg_n_0_[7][9] ),
        .I1(\mb_regs_reg_n_0_[6][9] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[5][9] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[4][9] ),
        .O(\data_return[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \data_return[9]_i_4 
       (.I0(\mb_regs_reg_n_0_[3][9] ),
        .I1(\mb_regs_reg_n_0_[2][9] ),
        .I2(mb_index[1]),
        .I3(\mb_regs_reg_n_0_[1][9] ),
        .I4(mb_index[0]),
        .I5(\mb_regs_reg_n_0_[0][9] ),
        .O(\data_return[9]_i_4_n_0 ));
  FDCE \data_return_reg[0] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[0]_i_1_n_0 ),
        .Q(data_return__0[0]));
  FDCE \data_return_reg[10] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[10]_i_1_n_0 ),
        .Q(data_return__0[10]));
  FDCE \data_return_reg[11] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[11]_i_1_n_0 ),
        .Q(data_return__0[11]));
  FDCE \data_return_reg[12] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[12]_i_1_n_0 ),
        .Q(data_return__0[12]));
  FDCE \data_return_reg[13] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[13]_i_1_n_0 ),
        .Q(data_return__0[13]));
  FDCE \data_return_reg[14] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[14]_i_1_n_0 ),
        .Q(data_return__0[14]));
  FDCE \data_return_reg[15] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[15]_i_1_n_0 ),
        .Q(data_return__0[15]));
  FDCE \data_return_reg[16] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[16]_i_1_n_0 ),
        .Q(data_return__0[16]));
  FDCE \data_return_reg[17] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[17]_i_1_n_0 ),
        .Q(data_return__0[17]));
  FDCE \data_return_reg[18] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[18]_i_1_n_0 ),
        .Q(data_return__0[18]));
  FDCE \data_return_reg[19] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[19]_i_1_n_0 ),
        .Q(data_return__0[19]));
  FDCE \data_return_reg[1] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[1]_i_1_n_0 ),
        .Q(data_return__0[1]));
  FDCE \data_return_reg[20] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[20]_i_1_n_0 ),
        .Q(data_return__0[20]));
  FDCE \data_return_reg[21] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[21]_i_1_n_0 ),
        .Q(data_return__0[21]));
  FDCE \data_return_reg[22] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[22]_i_1_n_0 ),
        .Q(data_return__0[22]));
  FDCE \data_return_reg[23] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[23]_i_1_n_0 ),
        .Q(data_return__0[23]));
  FDCE \data_return_reg[24] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[24]_i_1_n_0 ),
        .Q(data_return__0[24]));
  MUXF7 \data_return_reg[24]_i_2 
       (.I0(\data_return[24]_i_3_n_0 ),
        .I1(\data_return[24]_i_4_n_0 ),
        .O(\data_return_reg[24]_i_2_n_0 ),
        .S(mb_index[2]));
  FDCE \data_return_reg[25] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[25]_i_1_n_0 ),
        .Q(data_return__0[25]));
  FDCE \data_return_reg[26] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[26]_i_1_n_0 ),
        .Q(data_return__0[26]));
  FDCE \data_return_reg[27] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[27]_i_1_n_0 ),
        .Q(data_return__0[27]));
  FDCE \data_return_reg[28] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[28]_i_1_n_0 ),
        .Q(data_return__0[28]));
  FDCE \data_return_reg[29] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[29]_i_1_n_0 ),
        .Q(data_return__0[29]));
  FDCE \data_return_reg[2] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[2]_i_1_n_0 ),
        .Q(data_return__0[2]));
  FDCE \data_return_reg[30] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[30]_i_1_n_0 ),
        .Q(data_return__0[30]));
  FDCE \data_return_reg[31] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[31]_i_2_n_0 ),
        .Q(data_return__0[31]));
  FDCE \data_return_reg[3] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[3]_i_1_n_0 ),
        .Q(data_return__0[3]));
  FDCE \data_return_reg[4] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[4]_i_1_n_0 ),
        .Q(data_return__0[4]));
  FDCE \data_return_reg[5] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[5]_i_1_n_0 ),
        .Q(data_return__0[5]));
  FDCE \data_return_reg[6] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[6]_i_1_n_0 ),
        .Q(data_return__0[6]));
  FDCE \data_return_reg[7] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[7]_i_1_n_0 ),
        .Q(data_return__0[7]));
  FDCE \data_return_reg[8] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[8]_i_1_n_0 ),
        .Q(data_return__0[8]));
  FDCE \data_return_reg[9] 
       (.C(axi_clk),
        .CE(\data_return[31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\data_return[9]_i_1_n_0 ),
        .Q(data_return__0[9]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[0] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[0]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[0]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[0] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[0]),
        .O(\data_ss_reg[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[10] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[10]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[10]_i_1 
       (.I0(p_0_in[8]),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[10]),
        .O(\data_ss_reg[10]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[11] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[11]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[11]_i_1 
       (.I0(p_0_in[9]),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[11]),
        .O(\data_ss_reg[11]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[12] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[12]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[12]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[12] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[12]),
        .O(\data_ss_reg[12]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[13] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[13]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[13]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[13] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[13]),
        .O(\data_ss_reg[13]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[14] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[14]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[14]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[14] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[14]),
        .O(\data_ss_reg[14]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[15] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[15]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[15]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[15] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[15]),
        .O(\data_ss_reg[15]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[16] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[16]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[16]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[16] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[16]),
        .O(\data_ss_reg[16]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[17] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[17]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[17]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[17] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[17]),
        .O(\data_ss_reg[17]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[18] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[18]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[18]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[18] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[18]),
        .O(\data_ss_reg[18]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[19] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[19]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[19]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[19] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[19]),
        .O(\data_ss_reg[19]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[1] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[1]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[1]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[1] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[1]),
        .O(\data_ss_reg[1]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[20] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[20]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[20]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[20] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[20]),
        .O(\data_ss_reg[20]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[21] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[21]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[21]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[21] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[21]),
        .O(\data_ss_reg[21]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[22] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[22]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[22]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[22] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[22]),
        .O(\data_ss_reg[22]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[23] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[23]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[23]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[23] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[23]),
        .O(\data_ss_reg[23]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[24] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[24]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[24]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[24] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[24]),
        .O(\data_ss_reg[24]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[25] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[25]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[25]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[25] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[25]),
        .O(\data_ss_reg[25]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[26] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[26]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[26]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[26] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[26]),
        .O(\data_ss_reg[26]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[27] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[27]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[27]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[27] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[27]),
        .O(\data_ss_reg[27]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[28] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[28]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[28]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[28] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[28]),
        .O(\data_ss_reg[28]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[29] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[29]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[29]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[29] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[29]),
        .O(\data_ss_reg[29]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[2] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[2]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[2]_i_1 
       (.I0(p_0_in[0]),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[2]),
        .O(\data_ss_reg[2]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[30] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[30]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[30]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[30] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[30]),
        .O(\data_ss_reg[30]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[31] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[31]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[31]_i_1 
       (.I0(\first_ss_tdata_reg_n_0_[31] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[31]),
        .O(\data_ss_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \data_ss_reg[31]_i_2 
       (.I0(\first_ss_tuser_reg_n_0_[0] ),
        .I1(next_ss),
        .I2(\first_ss_tuser_reg_n_0_[1] ),
        .I3(secnd_data_ss_valid),
        .O(\data_ss_reg[31]_i_2_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[3] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[3]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[3]_i_1 
       (.I0(p_0_in[1]),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[3]),
        .O(\data_ss_reg[3]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[4] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[4]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[4]_i_1 
       (.I0(p_0_in[2]),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[4]),
        .O(\data_ss_reg[4]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[5] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[5]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[5]_i_1 
       (.I0(p_0_in[3]),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[5]),
        .O(\data_ss_reg[5]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[6] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[6]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[6]_i_1 
       (.I0(p_0_in[4]),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[6]),
        .O(\data_ss_reg[6]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[7] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[7]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[7]_i_1 
       (.I0(p_0_in[5]),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[7]),
        .O(\data_ss_reg[7]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[8] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[8]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[8]_i_1 
       (.I0(p_0_in[6]),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[8]),
        .O(\data_ss_reg[8]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \data_ss_reg[9] 
       (.CLR(wr_mb__0),
        .D(\data_ss_reg[9]_i_1_n_0 ),
        .G(\data_ss_reg[31]_i_2_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_ss_reg[9]_i_1 
       (.I0(p_0_in[7]),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss[9]),
        .O(\data_ss_reg[9]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    do_nothing_reg
       (.CLR(wr_mb__0),
        .D(do_nothing_reg_i_1_n_0),
        .G(\FSM_sequential_axi_state[1]_i_3_0 ),
        .GE(1'b1),
        .Q(do_nothing));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    do_nothing_reg_i_1
       (.I0(next_ss),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss_valid),
        .O(do_nothing_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h08)) 
    do_nothing_reg_i_4
       (.I0(next_ss),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(\first_ss_tuser_reg_n_0_[0] ),
        .O(next_ss_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    do_nothing_reg_i_5
       (.I0(\first_ss_tuser_reg_n_0_[0] ),
        .I1(\first_ss_tuser_reg_n_0_[1] ),
        .I2(secnd_data_ss_valid),
        .I3(next_ss),
        .I4(wr_mb0),
        .O(\first_ss_tuser_reg[0]_1 ));
  FDCE \first_ss_tdata_reg[0] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [0]),
        .Q(\first_ss_tdata_reg_n_0_[0] ));
  FDCE \first_ss_tdata_reg[10] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [10]),
        .Q(p_0_in[8]));
  FDCE \first_ss_tdata_reg[11] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [11]),
        .Q(p_0_in[9]));
  FDCE \first_ss_tdata_reg[12] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [12]),
        .Q(\first_ss_tdata_reg_n_0_[12] ));
  FDCE \first_ss_tdata_reg[13] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [13]),
        .Q(\first_ss_tdata_reg_n_0_[13] ));
  FDCE \first_ss_tdata_reg[14] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [14]),
        .Q(\first_ss_tdata_reg_n_0_[14] ));
  FDCE \first_ss_tdata_reg[15] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [15]),
        .Q(\first_ss_tdata_reg_n_0_[15] ));
  FDCE \first_ss_tdata_reg[16] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [16]),
        .Q(\first_ss_tdata_reg_n_0_[16] ));
  FDCE \first_ss_tdata_reg[17] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [17]),
        .Q(\first_ss_tdata_reg_n_0_[17] ));
  FDCE \first_ss_tdata_reg[18] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [18]),
        .Q(\first_ss_tdata_reg_n_0_[18] ));
  FDCE \first_ss_tdata_reg[19] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [19]),
        .Q(\first_ss_tdata_reg_n_0_[19] ));
  FDCE \first_ss_tdata_reg[1] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [1]),
        .Q(\first_ss_tdata_reg_n_0_[1] ));
  FDCE \first_ss_tdata_reg[20] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [20]),
        .Q(\first_ss_tdata_reg_n_0_[20] ));
  FDCE \first_ss_tdata_reg[21] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [21]),
        .Q(\first_ss_tdata_reg_n_0_[21] ));
  FDCE \first_ss_tdata_reg[22] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [22]),
        .Q(\first_ss_tdata_reg_n_0_[22] ));
  FDCE \first_ss_tdata_reg[23] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [23]),
        .Q(\first_ss_tdata_reg_n_0_[23] ));
  FDCE \first_ss_tdata_reg[24] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [24]),
        .Q(\first_ss_tdata_reg_n_0_[24] ));
  FDCE \first_ss_tdata_reg[25] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [25]),
        .Q(\first_ss_tdata_reg_n_0_[25] ));
  FDCE \first_ss_tdata_reg[26] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [26]),
        .Q(\first_ss_tdata_reg_n_0_[26] ));
  FDCE \first_ss_tdata_reg[27] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [27]),
        .Q(\first_ss_tdata_reg_n_0_[27] ));
  FDCE \first_ss_tdata_reg[28] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [28]),
        .Q(\first_ss_tdata_reg_n_0_[28] ));
  FDCE \first_ss_tdata_reg[29] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [29]),
        .Q(\first_ss_tdata_reg_n_0_[29] ));
  FDCE \first_ss_tdata_reg[2] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [2]),
        .Q(p_0_in[0]));
  FDCE \first_ss_tdata_reg[30] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [30]),
        .Q(\first_ss_tdata_reg_n_0_[30] ));
  FDCE \first_ss_tdata_reg[31] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [31]),
        .Q(\first_ss_tdata_reg_n_0_[31] ));
  FDCE \first_ss_tdata_reg[3] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [3]),
        .Q(p_0_in[1]));
  FDCE \first_ss_tdata_reg[4] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [4]),
        .Q(p_0_in[2]));
  FDCE \first_ss_tdata_reg[5] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [5]),
        .Q(p_0_in[3]));
  FDCE \first_ss_tdata_reg[6] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [6]),
        .Q(p_0_in[4]));
  FDCE \first_ss_tdata_reg[7] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [7]),
        .Q(p_0_in[5]));
  FDCE \first_ss_tdata_reg[8] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [8]),
        .Q(p_0_in[6]));
  FDCE \first_ss_tdata_reg[9] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tdata_reg[31]_2 [9]),
        .Q(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \first_ss_tuser[1]_i_2 
       (.I0(axi_state[0]),
        .I1(axi_state[1]),
        .O(\FSM_sequential_axi_state_reg[0]_0 ));
  FDCE \first_ss_tuser_reg[0] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tuser_reg[1]_0 [0]),
        .Q(\first_ss_tuser_reg_n_0_[0] ));
  FDCE \first_ss_tuser_reg[1] 
       (.C(axi_clk),
        .CE(\first_ss_tdata_reg[0]_0 ),
        .CLR(axi_reset_n_0),
        .D(\first_ss_tuser_reg[1]_0 [1]),
        .Q(\first_ss_tuser_reg_n_0_[1] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    get_secnd_data_ss_reg
       (.CLR(wr_mb__0),
        .D(get_secnd_data_ss_reg_i_1_n_0),
        .G(get_secnd_data_ss__0),
        .GE(1'b1),
        .Q(get_secnd_data_ss));
  LUT1 #(
    .INIT(2'h1)) 
    get_secnd_data_ss_reg_i_1
       (.I0(secnd_data_ss_valid),
        .O(get_secnd_data_ss_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h08)) 
    get_secnd_data_ss_reg_i_2
       (.I0(\first_ss_tuser_reg_n_0_[0] ),
        .I1(next_ss),
        .I2(\first_ss_tuser_reg_n_0_[1] ),
        .O(get_secnd_data_ss__0));
  LUT6 #(
    .INIT(64'h2FFF2F2F20002020)) 
    have_sent_sm_i_1
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(have_sent_sm_i_2_n_0),
        .I2(have_sent_sm_i_3_n_0),
        .I3(have_sent_sm_i_4_n_0),
        .I4(have_sent_sm_i_5_n_0),
        .I5(have_sent_sm_reg_0),
        .O(have_sent_sm_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h0F000F01)) 
    have_sent_sm_i_2
       (.I0(trig_sm_wr),
        .I1(sync_trig_sm_wr_reg_n_0),
        .I2(\bk_sm_user_reg[1]_1 ),
        .I3(have_sent_sm_reg_0),
        .I4(sync_trig_sm_rd_reg_n_0),
        .O(have_sent_sm_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    have_sent_sm_i_3
       (.I0(axi_interrupt_done_i_2_n_0),
        .I1(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .O(have_sent_sm_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000FF00BABAFFBA)) 
    have_sent_sm_i_4
       (.I0(have_sent_sm_i_6_n_0),
        .I1(have_sent_sm_i_7_n_0),
        .I2(\sm_data_cnt_reg_n_0_[0] ),
        .I3(sync_trig_sm_rd_reg_n_0),
        .I4(have_sent_sm_reg_0),
        .I5(ls_rd_data_bk_reg_n_0),
        .O(have_sent_sm_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01010100)) 
    have_sent_sm_i_5
       (.I0(\FSM_sequential_axi_state[2]_i_5_n_0 ),
        .I1(\FSM_sequential_axi_state[2]_i_4_n_0 ),
        .I2(have_sent_sm_i_8_n_0),
        .I3(axi_state[0]),
        .I4(\FSM_sequential_axi_state[2]_i_3_n_0 ),
        .I5(have_sent_sm_i_9_n_0),
        .O(have_sent_sm_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    have_sent_sm_i_6
       (.I0(sync_trig_lm_rd_reg_n_0),
        .I1(trig_lm_rd),
        .I2(trig_lm_wr),
        .I3(sync_trig_sm_wr_reg_n_0),
        .I4(trig_sm_wr),
        .I5(\bk_sm_user_reg[1]_1 ),
        .O(have_sent_sm_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    have_sent_sm_i_7
       (.I0(sync_trig_sm_wr_reg_n_0),
        .I1(trig_sm_wr),
        .I2(have_sent_sm_reg_0),
        .I3(\sm_data_cnt_reg_n_0_[3] ),
        .I4(\sm_data_cnt_reg_n_0_[2] ),
        .I5(\sm_data_cnt_reg_n_0_[1] ),
        .O(have_sent_sm_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'hB)) 
    have_sent_sm_i_8
       (.I0(Q),
        .I1(axi_state[1]),
        .O(have_sent_sm_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h04000444)) 
    have_sent_sm_i_9
       (.I0(axi_state[1]),
        .I1(Q),
        .I2(send_bk_done_reg_n_0),
        .I3(axi_state[0]),
        .I4(axi_interrupt_done),
        .O(have_sent_sm_i_9_n_0));
  FDCE have_sent_sm_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(have_sent_sm_i_1_n_0),
        .Q(have_sent_sm_reg_0));
  LUT6 #(
    .INIT(64'hAAAAFFFEAAAAAAAA)) 
    i__i_1
       (.I0(set_bk_ss_ready),
        .I1(Q),
        .I2(axi_state[0]),
        .I3(axi_state[1]),
        .I4(\bk_lm_waddr[29]_i_1_n_0 ),
        .I5(next_ss),
        .O(bk_ss_ready));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    last_trans_i_1
       (.I0(next_ss),
        .I1(sync_trig_sm_wr0),
        .I2(last_trans),
        .O(last_trans_i_1_n_0));
  FDPE last_trans_reg
       (.C(axi_clk),
        .CE(1'b1),
        .D(last_trans_i_1_n_0),
        .PRE(axi_reset_n_0),
        .Q(last_trans));
  LUT6 #(
    .INIT(64'hFFFFA8FF0000A800)) 
    lm_rd_bk_sent_i_1
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(trig_lm_rd),
        .I2(sync_trig_lm_rd_reg_n_0),
        .I3(have_sent_sm_i_3_n_0),
        .I4(lm_rd_bk_sent_i_2_n_0),
        .I5(lm_rd_bk_sent_reg_n_0),
        .O(lm_rd_bk_sent_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    lm_rd_bk_sent_i_2
       (.I0(have_sent_sm_i_5_n_0),
        .I1(lm_rd_bk_sent_i_3_n_0),
        .I2(lm_rd_cnt[0]),
        .O(lm_rd_bk_sent_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    lm_rd_bk_sent_i_3
       (.I0(lm_rd_bk_sent_reg_n_0),
        .I1(lm_rd_cnt[1]),
        .I2(ls_rd_data_bk_reg_n_0),
        .I3(bk_lm_wstart_i_4_n_0),
        .I4(bk_lm_rstart_i_3_n_0),
        .I5(have_sent_sm_reg_1),
        .O(lm_rd_bk_sent_i_3_n_0));
  FDCE lm_rd_bk_sent_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(lm_rd_bk_sent_i_1_n_0),
        .Q(lm_rd_bk_sent_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \lm_rd_cnt[0]_i_1 
       (.I0(lm_rd_cnt[0]),
        .I1(\sm_data_cnt[3]_i_3_n_0 ),
        .I2(next_ss),
        .I3(\first_ss_tuser_reg_n_0_[1] ),
        .I4(\first_ss_tuser_reg_n_0_[0] ),
        .O(\lm_rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000060000000)) 
    \lm_rd_cnt[1]_i_1 
       (.I0(lm_rd_cnt[1]),
        .I1(lm_rd_cnt[0]),
        .I2(\sm_data_cnt[3]_i_3_n_0 ),
        .I3(next_ss),
        .I4(\first_ss_tuser_reg_n_0_[1] ),
        .I5(\first_ss_tuser_reg_n_0_[0] ),
        .O(\lm_rd_cnt[1]_i_1_n_0 ));
  FDCE \lm_rd_cnt_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\lm_rd_cnt[0]_i_1_n_0 ),
        .Q(lm_rd_cnt[0]));
  FDCE \lm_rd_cnt_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\lm_rd_cnt[1]_i_1_n_0 ),
        .Q(lm_rd_cnt[1]));
  LUT6 #(
    .INIT(64'hFFFFCC4C00000040)) 
    ls_rd_data_bk_i_1
       (.I0(ls_rd_data_bk_i_2_n_0),
        .I1(\bk_lm_waddr[29]_i_1_n_0 ),
        .I2(ss_wr_data_done_i_2_n_0),
        .I3(ls_rd_data_bk_i_3_n_0),
        .I4(ls_rd_data_bk_i_4_n_0),
        .I5(ls_rd_data_bk_reg_n_0),
        .O(ls_rd_data_bk_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ls_rd_data_bk_i_2
       (.I0(next_ss),
        .I1(rd_aa),
        .I2(rd_unsupp),
        .I3(rd_mb),
        .O(ls_rd_data_bk_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFAFEEEFAFAFFFF)) 
    ls_rd_data_bk_i_3
       (.I0(wr_mb),
        .I1(wr_aa),
        .I2(next_ss),
        .I3(rd_aa),
        .I4(rd_mb),
        .I5(ls_rd_data_bk_i_5_n_0),
        .O(ls_rd_data_bk_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    ls_rd_data_bk_i_4
       (.I0(rd_unsupp),
        .I1(next_ss),
        .I2(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I3(axi_interrupt_done_i_2_n_0),
        .O(ls_rd_data_bk_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    ls_rd_data_bk_i_5
       (.I0(rd_unsupp),
        .I1(rd_aa),
        .I2(rd_ss_complete),
        .I3(next_ss),
        .O(ls_rd_data_bk_i_5_n_0));
  FDCE ls_rd_data_bk_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(ls_rd_data_bk_i_1_n_0),
        .Q(ls_rd_data_bk_reg_n_0));
  LUT6 #(
    .INIT(64'hFFEF000000200000)) 
    ls_wr_data_done_i_1
       (.I0(ss_wr_data_done),
        .I1(ls_wr_data_done_i_3_n_0),
        .I2(ss_wr_data_done_i_2_n_0),
        .I3(ls_wr_data_done_i_4_n_0),
        .I4(\bk_lm_waddr[29]_i_1_n_0 ),
        .I5(ls_wr_data_done),
        .O(ls_wr_data_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ls_wr_data_done_i_2
       (.I0(wr_aa),
        .I1(wr_mb),
        .O(ss_wr_data_done));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ls_wr_data_done_i_3
       (.I0(next_ss),
        .I1(have_sent_sm_i_5_n_0),
        .O(ls_wr_data_done_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h45)) 
    ls_wr_data_done_i_4
       (.I0(wr_mb),
        .I1(rd_mb),
        .I2(wr_aa),
        .O(ls_wr_data_done_i_4_n_0));
  FDCE ls_wr_data_done_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(ls_wr_data_done_i_1_n_0),
        .Q(ls_wr_data_done));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mb_index_reg[0] 
       (.CLR(wr_mb__0),
        .D(\mb_index_reg[0]_i_1_n_0 ),
        .G(\mb_index_reg[9]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mb_index[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mb_index_reg[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(next_ss),
        .I2(bk_ls_addr[2]),
        .O(\mb_index_reg[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mb_index_reg[1] 
       (.CLR(wr_mb__0),
        .D(\mb_index_reg[1]_i_1_n_0 ),
        .G(\mb_index_reg[9]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mb_index[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mb_index_reg[1]_i_1 
       (.I0(p_0_in[1]),
        .I1(next_ss),
        .I2(bk_ls_addr[3]),
        .O(\mb_index_reg[1]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mb_index_reg[2] 
       (.CLR(wr_mb__0),
        .D(\mb_index_reg[2]_i_1_n_0 ),
        .G(\mb_index_reg[9]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mb_index[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mb_index_reg[2]_i_1 
       (.I0(p_0_in[2]),
        .I1(next_ss),
        .I2(bk_ls_addr[4]),
        .O(\mb_index_reg[2]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mb_index_reg[3] 
       (.CLR(wr_mb__0),
        .D(\mb_index_reg[3]_i_1_n_0 ),
        .G(\mb_index_reg[9]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mb_index[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mb_index_reg[3]_i_1 
       (.I0(p_0_in[3]),
        .I1(next_ss),
        .I2(bk_ls_addr[5]),
        .O(\mb_index_reg[3]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mb_index_reg[4] 
       (.CLR(wr_mb__0),
        .D(\mb_index_reg[4]_i_1_n_0 ),
        .G(\mb_index_reg[9]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mb_index[4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mb_index_reg[4]_i_1 
       (.I0(p_0_in[4]),
        .I1(next_ss),
        .I2(bk_ls_addr[6]),
        .O(\mb_index_reg[4]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mb_index_reg[5] 
       (.CLR(wr_mb__0),
        .D(\mb_index_reg[5]_i_1_n_0 ),
        .G(\mb_index_reg[9]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mb_index[5]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mb_index_reg[5]_i_1 
       (.I0(p_0_in[5]),
        .I1(next_ss),
        .I2(bk_ls_addr[7]),
        .O(\mb_index_reg[5]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mb_index_reg[6] 
       (.CLR(wr_mb__0),
        .D(\mb_index_reg[6]_i_1_n_0 ),
        .G(\mb_index_reg[9]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mb_index[6]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mb_index_reg[6]_i_1 
       (.I0(p_0_in[6]),
        .I1(next_ss),
        .I2(bk_ls_addr[8]),
        .O(\mb_index_reg[6]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mb_index_reg[7] 
       (.CLR(wr_mb__0),
        .D(\mb_index_reg[7]_i_1_n_0 ),
        .G(\mb_index_reg[9]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mb_index[7]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mb_index_reg[7]_i_1 
       (.I0(p_0_in[7]),
        .I1(next_ss),
        .I2(bk_ls_addr[9]),
        .O(\mb_index_reg[7]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mb_index_reg[8] 
       (.CLR(wr_mb__0),
        .D(\mb_index_reg[8]_i_1_n_0 ),
        .G(\mb_index_reg[9]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mb_index[8]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mb_index_reg[8]_i_1 
       (.I0(p_0_in[8]),
        .I1(next_ss),
        .I2(bk_ls_addr[10]),
        .O(\mb_index_reg[8]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \mb_index_reg[9] 
       (.CLR(wr_mb__0),
        .D(\mb_index_reg[9]_i_1_n_0 ),
        .G(\mb_index_reg[9]_i_2_n_0 ),
        .GE(1'b1),
        .Q(mb_index[9]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mb_index_reg[9]_i_1 
       (.I0(p_0_in[9]),
        .I1(next_ss),
        .I2(bk_ls_addr[11]),
        .O(\mb_index_reg[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \mb_index_reg[9]_i_2 
       (.I0(next_ss),
        .I1(wr_mb050_out),
        .I2(\first_ss_tuser_reg[0]_0 ),
        .O(\mb_index_reg[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    mb_irq_INST_0
       (.I0(\aa_regs_reg_n_0_[1][0] ),
        .I1(\aa_regs_reg_n_0_[0][0] ),
        .O(mb_irq));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[0][15]_i_1 
       (.I0(\mb_regs[6][15]_i_2_n_0 ),
        .I1(mb_index[2]),
        .I2(\mb_regs[4][31]_i_2_n_0 ),
        .I3(mb_index[7]),
        .I4(\mb_regs[0][31]_i_2_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[0][23]_i_1 
       (.I0(\mb_regs[6][23]_i_2_n_0 ),
        .I1(mb_index[2]),
        .I2(\mb_regs[4][31]_i_2_n_0 ),
        .I3(mb_index[7]),
        .I4(\mb_regs[0][31]_i_2_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[0][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[0][31]_i_1 
       (.I0(\mb_regs[6][31]_i_2_n_0 ),
        .I1(mb_index[2]),
        .I2(\mb_regs[4][31]_i_2_n_0 ),
        .I3(mb_index[7]),
        .I4(\mb_regs[0][31]_i_2_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[0][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mb_regs[0][31]_i_2 
       (.I0(\mb_regs[3][31]_i_5_n_0 ),
        .I1(mb_index[1]),
        .I2(mb_index[5]),
        .I3(mb_index[4]),
        .I4(mb_index[0]),
        .O(\mb_regs[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[0][7]_i_1 
       (.I0(\mb_regs[6][7]_i_2_n_0 ),
        .I1(mb_index[2]),
        .I2(\mb_regs[4][31]_i_2_n_0 ),
        .I3(mb_index[7]),
        .I4(\mb_regs[0][31]_i_2_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mb_regs[1][15]_i_1 
       (.I0(\mb_regs[2][31]_i_2_n_0 ),
        .I1(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I2(axi_interrupt_done_i_2_n_0),
        .I3(mb_index[1]),
        .I4(mb_index[0]),
        .I5(\mb_regs[6][15]_i_2_n_0 ),
        .O(\mb_regs[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mb_regs[1][23]_i_1 
       (.I0(\mb_regs[2][31]_i_2_n_0 ),
        .I1(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I2(axi_interrupt_done_i_2_n_0),
        .I3(mb_index[1]),
        .I4(mb_index[0]),
        .I5(\mb_regs[6][23]_i_2_n_0 ),
        .O(\mb_regs[1][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mb_regs[1][31]_i_1 
       (.I0(\mb_regs[2][31]_i_2_n_0 ),
        .I1(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I2(axi_interrupt_done_i_2_n_0),
        .I3(mb_index[1]),
        .I4(mb_index[0]),
        .I5(\mb_regs[6][31]_i_2_n_0 ),
        .O(\mb_regs[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \mb_regs[1][7]_i_1 
       (.I0(\mb_regs[2][31]_i_2_n_0 ),
        .I1(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I2(axi_interrupt_done_i_2_n_0),
        .I3(mb_index[1]),
        .I4(mb_index[0]),
        .I5(\mb_regs[6][7]_i_2_n_0 ),
        .O(\mb_regs[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mb_regs[2][15]_i_1 
       (.I0(mb_index[1]),
        .I1(mb_index[0]),
        .I2(\mb_regs[2][31]_i_2_n_0 ),
        .I3(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I4(axi_interrupt_done_i_2_n_0),
        .I5(\mb_regs[6][15]_i_2_n_0 ),
        .O(\mb_regs[2][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mb_regs[2][23]_i_1 
       (.I0(mb_index[1]),
        .I1(mb_index[0]),
        .I2(\mb_regs[2][31]_i_2_n_0 ),
        .I3(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I4(axi_interrupt_done_i_2_n_0),
        .I5(\mb_regs[6][23]_i_2_n_0 ),
        .O(\mb_regs[2][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mb_regs[2][31]_i_1 
       (.I0(mb_index[1]),
        .I1(mb_index[0]),
        .I2(\mb_regs[2][31]_i_2_n_0 ),
        .I3(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I4(axi_interrupt_done_i_2_n_0),
        .I5(\mb_regs[6][31]_i_2_n_0 ),
        .O(\mb_regs[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mb_regs[2][31]_i_2 
       (.I0(mb_index[4]),
        .I1(mb_index[5]),
        .I2(mb_index[3]),
        .I3(\mb_regs[2][31]_i_3_n_0 ),
        .I4(mb_index[7]),
        .I5(mb_index[6]),
        .O(\mb_regs[2][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mb_regs[2][31]_i_3 
       (.I0(mb_index[2]),
        .I1(mb_index[9]),
        .I2(mb_index[8]),
        .O(\mb_regs[2][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \mb_regs[2][7]_i_1 
       (.I0(mb_index[1]),
        .I1(mb_index[0]),
        .I2(\mb_regs[2][31]_i_2_n_0 ),
        .I3(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I4(axi_interrupt_done_i_2_n_0),
        .I5(\mb_regs[6][7]_i_2_n_0 ),
        .O(\mb_regs[2][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[3][15]_i_1 
       (.I0(\mb_regs[6][15]_i_2_n_0 ),
        .I1(\mb_regs[3][31]_i_2_n_0 ),
        .I2(\mb_regs[3][31]_i_3_n_0 ),
        .I3(\mb_regs[3][31]_i_4_n_0 ),
        .I4(\mb_regs[3][31]_i_5_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[3][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[3][23]_i_1 
       (.I0(\mb_regs[6][23]_i_2_n_0 ),
        .I1(\mb_regs[3][31]_i_2_n_0 ),
        .I2(\mb_regs[3][31]_i_3_n_0 ),
        .I3(\mb_regs[3][31]_i_4_n_0 ),
        .I4(\mb_regs[3][31]_i_5_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[3][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[3][31]_i_1 
       (.I0(\mb_regs[6][31]_i_2_n_0 ),
        .I1(\mb_regs[3][31]_i_2_n_0 ),
        .I2(\mb_regs[3][31]_i_3_n_0 ),
        .I3(\mb_regs[3][31]_i_4_n_0 ),
        .I4(\mb_regs[3][31]_i_5_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[3][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mb_regs[3][31]_i_2 
       (.I0(mb_index[7]),
        .I1(mb_index[8]),
        .I2(mb_index[9]),
        .I3(mb_index[2]),
        .O(\mb_regs[3][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mb_regs[3][31]_i_3 
       (.I0(mb_index[1]),
        .I1(mb_index[0]),
        .O(\mb_regs[3][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mb_regs[3][31]_i_4 
       (.I0(mb_index[4]),
        .I1(mb_index[5]),
        .O(\mb_regs[3][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    \mb_regs[3][31]_i_5 
       (.I0(mb_index[3]),
        .I1(mb_index[4]),
        .I2(mb_index[5]),
        .I3(mb_index[6]),
        .I4(mb_index[7]),
        .I5(mb_index[8]),
        .O(\mb_regs[3][31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[3][7]_i_1 
       (.I0(\mb_regs[6][7]_i_2_n_0 ),
        .I1(\mb_regs[3][31]_i_2_n_0 ),
        .I2(\mb_regs[3][31]_i_3_n_0 ),
        .I3(\mb_regs[3][31]_i_4_n_0 ),
        .I4(\mb_regs[3][31]_i_5_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[3][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[4][15]_i_1 
       (.I0(\mb_regs[6][15]_i_2_n_0 ),
        .I1(\mb_regs[5][31]_i_3_n_0 ),
        .I2(mb_index[0]),
        .I3(\mb_regs[4][31]_i_2_n_0 ),
        .I4(\mb_regs[4][31]_i_3_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[4][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[4][23]_i_1 
       (.I0(\mb_regs[6][23]_i_2_n_0 ),
        .I1(\mb_regs[5][31]_i_3_n_0 ),
        .I2(mb_index[0]),
        .I3(\mb_regs[4][31]_i_2_n_0 ),
        .I4(\mb_regs[4][31]_i_3_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[4][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[4][31]_i_1 
       (.I0(\mb_regs[6][31]_i_2_n_0 ),
        .I1(\mb_regs[5][31]_i_3_n_0 ),
        .I2(mb_index[0]),
        .I3(\mb_regs[4][31]_i_2_n_0 ),
        .I4(\mb_regs[4][31]_i_3_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[4][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mb_regs[4][31]_i_2 
       (.I0(mb_index[8]),
        .I1(mb_index[9]),
        .O(\mb_regs[4][31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mb_regs[4][31]_i_3 
       (.I0(mb_index[3]),
        .I1(mb_index[5]),
        .I2(mb_index[4]),
        .O(\mb_regs[4][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \mb_regs[4][7]_i_1 
       (.I0(\mb_regs[6][7]_i_2_n_0 ),
        .I1(\mb_regs[5][31]_i_3_n_0 ),
        .I2(mb_index[0]),
        .I3(\mb_regs[4][31]_i_2_n_0 ),
        .I4(\mb_regs[4][31]_i_3_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[4][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \mb_regs[5][15]_i_1 
       (.I0(\mb_regs[6][15]_i_2_n_0 ),
        .I1(mb_index[0]),
        .I2(\mb_regs[5][31]_i_2_n_0 ),
        .I3(\mb_regs[5][31]_i_3_n_0 ),
        .I4(\mb_regs[5][31]_i_4_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[5][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \mb_regs[5][23]_i_1 
       (.I0(\mb_regs[6][23]_i_2_n_0 ),
        .I1(mb_index[0]),
        .I2(\mb_regs[5][31]_i_2_n_0 ),
        .I3(\mb_regs[5][31]_i_3_n_0 ),
        .I4(\mb_regs[5][31]_i_4_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[5][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \mb_regs[5][31]_i_1 
       (.I0(\mb_regs[6][31]_i_2_n_0 ),
        .I1(mb_index[0]),
        .I2(\mb_regs[5][31]_i_2_n_0 ),
        .I3(\mb_regs[5][31]_i_3_n_0 ),
        .I4(\mb_regs[5][31]_i_4_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[5][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mb_regs[5][31]_i_2 
       (.I0(mb_index[9]),
        .I1(mb_index[8]),
        .I2(mb_index[5]),
        .I3(mb_index[4]),
        .O(\mb_regs[5][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \mb_regs[5][31]_i_3 
       (.I0(mb_index[6]),
        .I1(mb_index[7]),
        .I2(mb_index[2]),
        .I3(mb_index[1]),
        .O(\mb_regs[5][31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \mb_regs[5][31]_i_4 
       (.I0(mb_index[5]),
        .I1(mb_index[4]),
        .I2(mb_index[3]),
        .O(\mb_regs[5][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \mb_regs[5][7]_i_1 
       (.I0(\mb_regs[6][7]_i_2_n_0 ),
        .I1(mb_index[0]),
        .I2(\mb_regs[5][31]_i_2_n_0 ),
        .I3(\mb_regs[5][31]_i_3_n_0 ),
        .I4(\mb_regs[5][31]_i_4_n_0 ),
        .I5(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[5][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h15000000)) 
    \mb_regs[6][15]_i_1 
       (.I0(\mb_regs[6][31]_i_3_n_0 ),
        .I1(mb_index[0]),
        .I2(mb_index[1]),
        .I3(ss_wr_data_done_i_2_n_0),
        .I4(\mb_regs[6][15]_i_2_n_0 ),
        .O(\mb_regs[6][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4500400040004000)) 
    \mb_regs[6][15]_i_2 
       (.I0(have_sent_sm_i_5_n_0),
        .I1(\first_ss_tdata_reg[31]_0 [0]),
        .I2(next_ss),
        .I3(wr_mb),
        .I4(\mb_regs_reg[2][31]_0 [1]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\mb_regs[6][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h15000000)) 
    \mb_regs[6][23]_i_1 
       (.I0(\mb_regs[6][31]_i_3_n_0 ),
        .I1(mb_index[0]),
        .I2(mb_index[1]),
        .I3(ss_wr_data_done_i_2_n_0),
        .I4(\mb_regs[6][23]_i_2_n_0 ),
        .O(\mb_regs[6][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4500400040004000)) 
    \mb_regs[6][23]_i_2 
       (.I0(have_sent_sm_i_5_n_0),
        .I1(\first_ss_tdata_reg[31]_0 [1]),
        .I2(next_ss),
        .I3(wr_mb),
        .I4(\mb_regs_reg[2][31]_0 [2]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\mb_regs[6][23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02220000)) 
    \mb_regs[6][31]_i_1 
       (.I0(\mb_regs[6][31]_i_2_n_0 ),
        .I1(\mb_regs[6][31]_i_3_n_0 ),
        .I2(mb_index[0]),
        .I3(mb_index[1]),
        .I4(ss_wr_data_done_i_2_n_0),
        .O(\mb_regs[6][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4500400040004000)) 
    \mb_regs[6][31]_i_2 
       (.I0(have_sent_sm_i_5_n_0),
        .I1(\first_ss_tdata_reg[31]_0 [2]),
        .I2(next_ss),
        .I3(wr_mb),
        .I4(\mb_regs_reg[2][31]_0 [3]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\mb_regs[6][31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \mb_regs[6][31]_i_3 
       (.I0(\mb_regs[3][31]_i_5_n_0 ),
        .I1(mb_index[2]),
        .I2(mb_index[7]),
        .I3(mb_index[1]),
        .I4(\mb_regs[5][31]_i_2_n_0 ),
        .O(\mb_regs[6][31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h15000000)) 
    \mb_regs[6][7]_i_1 
       (.I0(\mb_regs[6][31]_i_3_n_0 ),
        .I1(mb_index[0]),
        .I2(mb_index[1]),
        .I3(ss_wr_data_done_i_2_n_0),
        .I4(\mb_regs[6][7]_i_2_n_0 ),
        .O(\mb_regs[6][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4500400040004000)) 
    \mb_regs[6][7]_i_2 
       (.I0(have_sent_sm_i_5_n_0),
        .I1(wstrb_ss),
        .I2(next_ss),
        .I3(wr_mb),
        .I4(\mb_regs_reg[2][31]_0 [0]),
        .I5(\aa_regs_reg[1][0]_0 ),
        .O(\mb_regs[6][7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \mb_regs[7][15]_i_1 
       (.I0(ss_wr_data_done_i_2_n_0),
        .I1(\mb_regs_reg[7][8]_0 ),
        .I2(\mb_regs[7][31]_i_4_n_0 ),
        .O(\mb_regs[7][15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \mb_regs[7][23]_i_1 
       (.I0(ss_wr_data_done_i_2_n_0),
        .I1(\mb_regs_reg[7][16]_0 ),
        .I2(\mb_regs[7][31]_i_4_n_0 ),
        .O(\mb_regs[7][23]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \mb_regs[7][31]_i_1 
       (.I0(ss_wr_data_done_i_2_n_0),
        .I1(\mb_regs_reg[7][31]_0 ),
        .I2(\mb_regs[7][31]_i_4_n_0 ),
        .O(\mb_regs[7][31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mb_regs[7][31]_i_4 
       (.I0(have_sent_sm_i_5_n_0),
        .I1(\mb_regs[6][31]_i_3_n_0 ),
        .I2(mb_index[1]),
        .I3(mb_index[0]),
        .O(\mb_regs[7][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A0800080)) 
    \mb_regs[7][7]_i_1 
       (.I0(ss_wr_data_done_i_2_n_0),
        .I1(bk_ls_wstrb),
        .I2(wr_mb),
        .I3(next_ss),
        .I4(wstrb_ss),
        .I5(\mb_regs[7][31]_i_4_n_0 ),
        .O(\mb_regs[7][7]_i_1_n_0 ));
  FDCE \mb_regs_reg[0][0] 
       (.C(axi_clk),
        .CE(\mb_regs[0][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [0]),
        .Q(\mb_regs_reg_n_0_[0][0] ));
  FDCE \mb_regs_reg[0][10] 
       (.C(axi_clk),
        .CE(\mb_regs[0][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [10]),
        .Q(\mb_regs_reg_n_0_[0][10] ));
  FDCE \mb_regs_reg[0][11] 
       (.C(axi_clk),
        .CE(\mb_regs[0][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [11]),
        .Q(\mb_regs_reg_n_0_[0][11] ));
  FDCE \mb_regs_reg[0][12] 
       (.C(axi_clk),
        .CE(\mb_regs[0][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [12]),
        .Q(\mb_regs_reg_n_0_[0][12] ));
  FDCE \mb_regs_reg[0][13] 
       (.C(axi_clk),
        .CE(\mb_regs[0][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [13]),
        .Q(\mb_regs_reg_n_0_[0][13] ));
  FDCE \mb_regs_reg[0][14] 
       (.C(axi_clk),
        .CE(\mb_regs[0][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [14]),
        .Q(\mb_regs_reg_n_0_[0][14] ));
  FDCE \mb_regs_reg[0][15] 
       (.C(axi_clk),
        .CE(\mb_regs[0][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [15]),
        .Q(\mb_regs_reg_n_0_[0][15] ));
  FDCE \mb_regs_reg[0][16] 
       (.C(axi_clk),
        .CE(\mb_regs[0][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [16]),
        .Q(\mb_regs_reg_n_0_[0][16] ));
  FDCE \mb_regs_reg[0][17] 
       (.C(axi_clk),
        .CE(\mb_regs[0][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [17]),
        .Q(\mb_regs_reg_n_0_[0][17] ));
  FDCE \mb_regs_reg[0][18] 
       (.C(axi_clk),
        .CE(\mb_regs[0][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [18]),
        .Q(\mb_regs_reg_n_0_[0][18] ));
  FDCE \mb_regs_reg[0][19] 
       (.C(axi_clk),
        .CE(\mb_regs[0][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [19]),
        .Q(\mb_regs_reg_n_0_[0][19] ));
  FDCE \mb_regs_reg[0][1] 
       (.C(axi_clk),
        .CE(\mb_regs[0][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [1]),
        .Q(\mb_regs_reg_n_0_[0][1] ));
  FDCE \mb_regs_reg[0][20] 
       (.C(axi_clk),
        .CE(\mb_regs[0][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [20]),
        .Q(\mb_regs_reg_n_0_[0][20] ));
  FDCE \mb_regs_reg[0][21] 
       (.C(axi_clk),
        .CE(\mb_regs[0][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [21]),
        .Q(\mb_regs_reg_n_0_[0][21] ));
  FDCE \mb_regs_reg[0][22] 
       (.C(axi_clk),
        .CE(\mb_regs[0][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [22]),
        .Q(\mb_regs_reg_n_0_[0][22] ));
  FDCE \mb_regs_reg[0][23] 
       (.C(axi_clk),
        .CE(\mb_regs[0][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [23]),
        .Q(\mb_regs_reg_n_0_[0][23] ));
  FDCE \mb_regs_reg[0][24] 
       (.C(axi_clk),
        .CE(\mb_regs[0][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [24]),
        .Q(\mb_regs_reg_n_0_[0][24] ));
  FDCE \mb_regs_reg[0][25] 
       (.C(axi_clk),
        .CE(\mb_regs[0][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [25]),
        .Q(\mb_regs_reg_n_0_[0][25] ));
  FDCE \mb_regs_reg[0][26] 
       (.C(axi_clk),
        .CE(\mb_regs[0][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [26]),
        .Q(\mb_regs_reg_n_0_[0][26] ));
  FDCE \mb_regs_reg[0][27] 
       (.C(axi_clk),
        .CE(\mb_regs[0][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [27]),
        .Q(\mb_regs_reg_n_0_[0][27] ));
  FDCE \mb_regs_reg[0][28] 
       (.C(axi_clk),
        .CE(\mb_regs[0][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [28]),
        .Q(\mb_regs_reg_n_0_[0][28] ));
  FDCE \mb_regs_reg[0][29] 
       (.C(axi_clk),
        .CE(\mb_regs[0][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [29]),
        .Q(\mb_regs_reg_n_0_[0][29] ));
  FDCE \mb_regs_reg[0][2] 
       (.C(axi_clk),
        .CE(\mb_regs[0][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [2]),
        .Q(\mb_regs_reg_n_0_[0][2] ));
  FDCE \mb_regs_reg[0][30] 
       (.C(axi_clk),
        .CE(\mb_regs[0][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [30]),
        .Q(\mb_regs_reg_n_0_[0][30] ));
  FDCE \mb_regs_reg[0][31] 
       (.C(axi_clk),
        .CE(\mb_regs[0][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [31]),
        .Q(\mb_regs_reg_n_0_[0][31] ));
  FDCE \mb_regs_reg[0][3] 
       (.C(axi_clk),
        .CE(\mb_regs[0][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [3]),
        .Q(\mb_regs_reg_n_0_[0][3] ));
  FDCE \mb_regs_reg[0][4] 
       (.C(axi_clk),
        .CE(\mb_regs[0][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [4]),
        .Q(\mb_regs_reg_n_0_[0][4] ));
  FDCE \mb_regs_reg[0][5] 
       (.C(axi_clk),
        .CE(\mb_regs[0][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [5]),
        .Q(\mb_regs_reg_n_0_[0][5] ));
  FDCE \mb_regs_reg[0][6] 
       (.C(axi_clk),
        .CE(\mb_regs[0][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [6]),
        .Q(\mb_regs_reg_n_0_[0][6] ));
  FDCE \mb_regs_reg[0][7] 
       (.C(axi_clk),
        .CE(\mb_regs[0][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [7]),
        .Q(\mb_regs_reg_n_0_[0][7] ));
  FDCE \mb_regs_reg[0][8] 
       (.C(axi_clk),
        .CE(\mb_regs[0][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [8]),
        .Q(\mb_regs_reg_n_0_[0][8] ));
  FDCE \mb_regs_reg[0][9] 
       (.C(axi_clk),
        .CE(\mb_regs[0][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [9]),
        .Q(\mb_regs_reg_n_0_[0][9] ));
  FDCE \mb_regs_reg[1][0] 
       (.C(axi_clk),
        .CE(\mb_regs[1][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [0]),
        .Q(\mb_regs_reg_n_0_[1][0] ));
  FDCE \mb_regs_reg[1][10] 
       (.C(axi_clk),
        .CE(\mb_regs[1][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [10]),
        .Q(\mb_regs_reg_n_0_[1][10] ));
  FDCE \mb_regs_reg[1][11] 
       (.C(axi_clk),
        .CE(\mb_regs[1][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [11]),
        .Q(\mb_regs_reg_n_0_[1][11] ));
  FDCE \mb_regs_reg[1][12] 
       (.C(axi_clk),
        .CE(\mb_regs[1][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [12]),
        .Q(\mb_regs_reg_n_0_[1][12] ));
  FDCE \mb_regs_reg[1][13] 
       (.C(axi_clk),
        .CE(\mb_regs[1][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [13]),
        .Q(\mb_regs_reg_n_0_[1][13] ));
  FDCE \mb_regs_reg[1][14] 
       (.C(axi_clk),
        .CE(\mb_regs[1][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [14]),
        .Q(\mb_regs_reg_n_0_[1][14] ));
  FDCE \mb_regs_reg[1][15] 
       (.C(axi_clk),
        .CE(\mb_regs[1][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [15]),
        .Q(\mb_regs_reg_n_0_[1][15] ));
  FDCE \mb_regs_reg[1][16] 
       (.C(axi_clk),
        .CE(\mb_regs[1][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [16]),
        .Q(\mb_regs_reg_n_0_[1][16] ));
  FDCE \mb_regs_reg[1][17] 
       (.C(axi_clk),
        .CE(\mb_regs[1][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [17]),
        .Q(\mb_regs_reg_n_0_[1][17] ));
  FDCE \mb_regs_reg[1][18] 
       (.C(axi_clk),
        .CE(\mb_regs[1][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [18]),
        .Q(\mb_regs_reg_n_0_[1][18] ));
  FDCE \mb_regs_reg[1][19] 
       (.C(axi_clk),
        .CE(\mb_regs[1][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [19]),
        .Q(\mb_regs_reg_n_0_[1][19] ));
  FDCE \mb_regs_reg[1][1] 
       (.C(axi_clk),
        .CE(\mb_regs[1][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [1]),
        .Q(\mb_regs_reg_n_0_[1][1] ));
  FDCE \mb_regs_reg[1][20] 
       (.C(axi_clk),
        .CE(\mb_regs[1][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [20]),
        .Q(\mb_regs_reg_n_0_[1][20] ));
  FDCE \mb_regs_reg[1][21] 
       (.C(axi_clk),
        .CE(\mb_regs[1][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [21]),
        .Q(\mb_regs_reg_n_0_[1][21] ));
  FDCE \mb_regs_reg[1][22] 
       (.C(axi_clk),
        .CE(\mb_regs[1][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [22]),
        .Q(\mb_regs_reg_n_0_[1][22] ));
  FDCE \mb_regs_reg[1][23] 
       (.C(axi_clk),
        .CE(\mb_regs[1][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [23]),
        .Q(\mb_regs_reg_n_0_[1][23] ));
  FDCE \mb_regs_reg[1][24] 
       (.C(axi_clk),
        .CE(\mb_regs[1][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [24]),
        .Q(\mb_regs_reg_n_0_[1][24] ));
  FDCE \mb_regs_reg[1][25] 
       (.C(axi_clk),
        .CE(\mb_regs[1][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [25]),
        .Q(\mb_regs_reg_n_0_[1][25] ));
  FDCE \mb_regs_reg[1][26] 
       (.C(axi_clk),
        .CE(\mb_regs[1][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [26]),
        .Q(\mb_regs_reg_n_0_[1][26] ));
  FDCE \mb_regs_reg[1][27] 
       (.C(axi_clk),
        .CE(\mb_regs[1][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [27]),
        .Q(\mb_regs_reg_n_0_[1][27] ));
  FDCE \mb_regs_reg[1][28] 
       (.C(axi_clk),
        .CE(\mb_regs[1][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [28]),
        .Q(\mb_regs_reg_n_0_[1][28] ));
  FDCE \mb_regs_reg[1][29] 
       (.C(axi_clk),
        .CE(\mb_regs[1][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [29]),
        .Q(\mb_regs_reg_n_0_[1][29] ));
  FDCE \mb_regs_reg[1][2] 
       (.C(axi_clk),
        .CE(\mb_regs[1][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [2]),
        .Q(\mb_regs_reg_n_0_[1][2] ));
  FDCE \mb_regs_reg[1][30] 
       (.C(axi_clk),
        .CE(\mb_regs[1][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [30]),
        .Q(\mb_regs_reg_n_0_[1][30] ));
  FDCE \mb_regs_reg[1][31] 
       (.C(axi_clk),
        .CE(\mb_regs[1][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [31]),
        .Q(\mb_regs_reg_n_0_[1][31] ));
  FDCE \mb_regs_reg[1][3] 
       (.C(axi_clk),
        .CE(\mb_regs[1][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [3]),
        .Q(\mb_regs_reg_n_0_[1][3] ));
  FDCE \mb_regs_reg[1][4] 
       (.C(axi_clk),
        .CE(\mb_regs[1][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [4]),
        .Q(\mb_regs_reg_n_0_[1][4] ));
  FDCE \mb_regs_reg[1][5] 
       (.C(axi_clk),
        .CE(\mb_regs[1][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [5]),
        .Q(\mb_regs_reg_n_0_[1][5] ));
  FDCE \mb_regs_reg[1][6] 
       (.C(axi_clk),
        .CE(\mb_regs[1][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [6]),
        .Q(\mb_regs_reg_n_0_[1][6] ));
  FDCE \mb_regs_reg[1][7] 
       (.C(axi_clk),
        .CE(\mb_regs[1][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [7]),
        .Q(\mb_regs_reg_n_0_[1][7] ));
  FDCE \mb_regs_reg[1][8] 
       (.C(axi_clk),
        .CE(\mb_regs[1][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [8]),
        .Q(\mb_regs_reg_n_0_[1][8] ));
  FDCE \mb_regs_reg[1][9] 
       (.C(axi_clk),
        .CE(\mb_regs[1][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [9]),
        .Q(\mb_regs_reg_n_0_[1][9] ));
  FDCE \mb_regs_reg[2][0] 
       (.C(axi_clk),
        .CE(\mb_regs[2][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [0]),
        .Q(\mb_regs_reg_n_0_[2][0] ));
  FDCE \mb_regs_reg[2][10] 
       (.C(axi_clk),
        .CE(\mb_regs[2][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [10]),
        .Q(\mb_regs_reg_n_0_[2][10] ));
  FDCE \mb_regs_reg[2][11] 
       (.C(axi_clk),
        .CE(\mb_regs[2][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [11]),
        .Q(\mb_regs_reg_n_0_[2][11] ));
  FDCE \mb_regs_reg[2][12] 
       (.C(axi_clk),
        .CE(\mb_regs[2][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [12]),
        .Q(\mb_regs_reg_n_0_[2][12] ));
  FDCE \mb_regs_reg[2][13] 
       (.C(axi_clk),
        .CE(\mb_regs[2][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [13]),
        .Q(\mb_regs_reg_n_0_[2][13] ));
  FDCE \mb_regs_reg[2][14] 
       (.C(axi_clk),
        .CE(\mb_regs[2][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [14]),
        .Q(\mb_regs_reg_n_0_[2][14] ));
  FDCE \mb_regs_reg[2][15] 
       (.C(axi_clk),
        .CE(\mb_regs[2][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [15]),
        .Q(\mb_regs_reg_n_0_[2][15] ));
  FDCE \mb_regs_reg[2][16] 
       (.C(axi_clk),
        .CE(\mb_regs[2][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [16]),
        .Q(\mb_regs_reg_n_0_[2][16] ));
  FDCE \mb_regs_reg[2][17] 
       (.C(axi_clk),
        .CE(\mb_regs[2][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [17]),
        .Q(\mb_regs_reg_n_0_[2][17] ));
  FDCE \mb_regs_reg[2][18] 
       (.C(axi_clk),
        .CE(\mb_regs[2][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [18]),
        .Q(\mb_regs_reg_n_0_[2][18] ));
  FDCE \mb_regs_reg[2][19] 
       (.C(axi_clk),
        .CE(\mb_regs[2][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [19]),
        .Q(\mb_regs_reg_n_0_[2][19] ));
  FDCE \mb_regs_reg[2][1] 
       (.C(axi_clk),
        .CE(\mb_regs[2][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [1]),
        .Q(\mb_regs_reg_n_0_[2][1] ));
  FDCE \mb_regs_reg[2][20] 
       (.C(axi_clk),
        .CE(\mb_regs[2][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [20]),
        .Q(\mb_regs_reg_n_0_[2][20] ));
  FDCE \mb_regs_reg[2][21] 
       (.C(axi_clk),
        .CE(\mb_regs[2][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [21]),
        .Q(\mb_regs_reg_n_0_[2][21] ));
  FDCE \mb_regs_reg[2][22] 
       (.C(axi_clk),
        .CE(\mb_regs[2][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [22]),
        .Q(\mb_regs_reg_n_0_[2][22] ));
  FDCE \mb_regs_reg[2][23] 
       (.C(axi_clk),
        .CE(\mb_regs[2][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [23]),
        .Q(\mb_regs_reg_n_0_[2][23] ));
  FDCE \mb_regs_reg[2][24] 
       (.C(axi_clk),
        .CE(\mb_regs[2][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [24]),
        .Q(\mb_regs_reg_n_0_[2][24] ));
  FDCE \mb_regs_reg[2][25] 
       (.C(axi_clk),
        .CE(\mb_regs[2][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [25]),
        .Q(\mb_regs_reg_n_0_[2][25] ));
  FDCE \mb_regs_reg[2][26] 
       (.C(axi_clk),
        .CE(\mb_regs[2][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [26]),
        .Q(\mb_regs_reg_n_0_[2][26] ));
  FDCE \mb_regs_reg[2][27] 
       (.C(axi_clk),
        .CE(\mb_regs[2][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [27]),
        .Q(\mb_regs_reg_n_0_[2][27] ));
  FDCE \mb_regs_reg[2][28] 
       (.C(axi_clk),
        .CE(\mb_regs[2][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [28]),
        .Q(\mb_regs_reg_n_0_[2][28] ));
  FDCE \mb_regs_reg[2][29] 
       (.C(axi_clk),
        .CE(\mb_regs[2][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [29]),
        .Q(\mb_regs_reg_n_0_[2][29] ));
  FDCE \mb_regs_reg[2][2] 
       (.C(axi_clk),
        .CE(\mb_regs[2][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [2]),
        .Q(\mb_regs_reg_n_0_[2][2] ));
  FDCE \mb_regs_reg[2][30] 
       (.C(axi_clk),
        .CE(\mb_regs[2][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [30]),
        .Q(\mb_regs_reg_n_0_[2][30] ));
  FDCE \mb_regs_reg[2][31] 
       (.C(axi_clk),
        .CE(\mb_regs[2][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [31]),
        .Q(\mb_regs_reg_n_0_[2][31] ));
  FDCE \mb_regs_reg[2][3] 
       (.C(axi_clk),
        .CE(\mb_regs[2][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [3]),
        .Q(\mb_regs_reg_n_0_[2][3] ));
  FDCE \mb_regs_reg[2][4] 
       (.C(axi_clk),
        .CE(\mb_regs[2][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [4]),
        .Q(\mb_regs_reg_n_0_[2][4] ));
  FDCE \mb_regs_reg[2][5] 
       (.C(axi_clk),
        .CE(\mb_regs[2][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [5]),
        .Q(\mb_regs_reg_n_0_[2][5] ));
  FDCE \mb_regs_reg[2][6] 
       (.C(axi_clk),
        .CE(\mb_regs[2][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [6]),
        .Q(\mb_regs_reg_n_0_[2][6] ));
  FDCE \mb_regs_reg[2][7] 
       (.C(axi_clk),
        .CE(\mb_regs[2][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [7]),
        .Q(\mb_regs_reg_n_0_[2][7] ));
  FDCE \mb_regs_reg[2][8] 
       (.C(axi_clk),
        .CE(\mb_regs[2][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [8]),
        .Q(\mb_regs_reg_n_0_[2][8] ));
  FDCE \mb_regs_reg[2][9] 
       (.C(axi_clk),
        .CE(\mb_regs[2][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [9]),
        .Q(\mb_regs_reg_n_0_[2][9] ));
  FDCE \mb_regs_reg[3][0] 
       (.C(axi_clk),
        .CE(\mb_regs[3][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [0]),
        .Q(\mb_regs_reg_n_0_[3][0] ));
  FDCE \mb_regs_reg[3][10] 
       (.C(axi_clk),
        .CE(\mb_regs[3][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [10]),
        .Q(\mb_regs_reg_n_0_[3][10] ));
  FDCE \mb_regs_reg[3][11] 
       (.C(axi_clk),
        .CE(\mb_regs[3][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [11]),
        .Q(\mb_regs_reg_n_0_[3][11] ));
  FDCE \mb_regs_reg[3][12] 
       (.C(axi_clk),
        .CE(\mb_regs[3][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [12]),
        .Q(\mb_regs_reg_n_0_[3][12] ));
  FDCE \mb_regs_reg[3][13] 
       (.C(axi_clk),
        .CE(\mb_regs[3][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [13]),
        .Q(\mb_regs_reg_n_0_[3][13] ));
  FDCE \mb_regs_reg[3][14] 
       (.C(axi_clk),
        .CE(\mb_regs[3][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [14]),
        .Q(\mb_regs_reg_n_0_[3][14] ));
  FDCE \mb_regs_reg[3][15] 
       (.C(axi_clk),
        .CE(\mb_regs[3][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [15]),
        .Q(\mb_regs_reg_n_0_[3][15] ));
  FDCE \mb_regs_reg[3][16] 
       (.C(axi_clk),
        .CE(\mb_regs[3][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [16]),
        .Q(\mb_regs_reg_n_0_[3][16] ));
  FDCE \mb_regs_reg[3][17] 
       (.C(axi_clk),
        .CE(\mb_regs[3][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [17]),
        .Q(\mb_regs_reg_n_0_[3][17] ));
  FDCE \mb_regs_reg[3][18] 
       (.C(axi_clk),
        .CE(\mb_regs[3][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [18]),
        .Q(\mb_regs_reg_n_0_[3][18] ));
  FDCE \mb_regs_reg[3][19] 
       (.C(axi_clk),
        .CE(\mb_regs[3][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [19]),
        .Q(\mb_regs_reg_n_0_[3][19] ));
  FDCE \mb_regs_reg[3][1] 
       (.C(axi_clk),
        .CE(\mb_regs[3][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [1]),
        .Q(\mb_regs_reg_n_0_[3][1] ));
  FDCE \mb_regs_reg[3][20] 
       (.C(axi_clk),
        .CE(\mb_regs[3][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [20]),
        .Q(\mb_regs_reg_n_0_[3][20] ));
  FDCE \mb_regs_reg[3][21] 
       (.C(axi_clk),
        .CE(\mb_regs[3][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [21]),
        .Q(\mb_regs_reg_n_0_[3][21] ));
  FDCE \mb_regs_reg[3][22] 
       (.C(axi_clk),
        .CE(\mb_regs[3][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [22]),
        .Q(\mb_regs_reg_n_0_[3][22] ));
  FDCE \mb_regs_reg[3][23] 
       (.C(axi_clk),
        .CE(\mb_regs[3][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [23]),
        .Q(\mb_regs_reg_n_0_[3][23] ));
  FDCE \mb_regs_reg[3][24] 
       (.C(axi_clk),
        .CE(\mb_regs[3][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [24]),
        .Q(\mb_regs_reg_n_0_[3][24] ));
  FDCE \mb_regs_reg[3][25] 
       (.C(axi_clk),
        .CE(\mb_regs[3][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [25]),
        .Q(\mb_regs_reg_n_0_[3][25] ));
  FDCE \mb_regs_reg[3][26] 
       (.C(axi_clk),
        .CE(\mb_regs[3][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [26]),
        .Q(\mb_regs_reg_n_0_[3][26] ));
  FDCE \mb_regs_reg[3][27] 
       (.C(axi_clk),
        .CE(\mb_regs[3][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [27]),
        .Q(\mb_regs_reg_n_0_[3][27] ));
  FDCE \mb_regs_reg[3][28] 
       (.C(axi_clk),
        .CE(\mb_regs[3][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [28]),
        .Q(\mb_regs_reg_n_0_[3][28] ));
  FDCE \mb_regs_reg[3][29] 
       (.C(axi_clk),
        .CE(\mb_regs[3][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [29]),
        .Q(\mb_regs_reg_n_0_[3][29] ));
  FDCE \mb_regs_reg[3][2] 
       (.C(axi_clk),
        .CE(\mb_regs[3][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [2]),
        .Q(\mb_regs_reg_n_0_[3][2] ));
  FDCE \mb_regs_reg[3][30] 
       (.C(axi_clk),
        .CE(\mb_regs[3][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [30]),
        .Q(\mb_regs_reg_n_0_[3][30] ));
  FDCE \mb_regs_reg[3][31] 
       (.C(axi_clk),
        .CE(\mb_regs[3][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [31]),
        .Q(\mb_regs_reg_n_0_[3][31] ));
  FDCE \mb_regs_reg[3][3] 
       (.C(axi_clk),
        .CE(\mb_regs[3][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [3]),
        .Q(\mb_regs_reg_n_0_[3][3] ));
  FDCE \mb_regs_reg[3][4] 
       (.C(axi_clk),
        .CE(\mb_regs[3][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [4]),
        .Q(\mb_regs_reg_n_0_[3][4] ));
  FDCE \mb_regs_reg[3][5] 
       (.C(axi_clk),
        .CE(\mb_regs[3][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [5]),
        .Q(\mb_regs_reg_n_0_[3][5] ));
  FDCE \mb_regs_reg[3][6] 
       (.C(axi_clk),
        .CE(\mb_regs[3][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [6]),
        .Q(\mb_regs_reg_n_0_[3][6] ));
  FDCE \mb_regs_reg[3][7] 
       (.C(axi_clk),
        .CE(\mb_regs[3][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [7]),
        .Q(\mb_regs_reg_n_0_[3][7] ));
  FDCE \mb_regs_reg[3][8] 
       (.C(axi_clk),
        .CE(\mb_regs[3][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [8]),
        .Q(\mb_regs_reg_n_0_[3][8] ));
  FDCE \mb_regs_reg[3][9] 
       (.C(axi_clk),
        .CE(\mb_regs[3][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [9]),
        .Q(\mb_regs_reg_n_0_[3][9] ));
  FDCE \mb_regs_reg[4][0] 
       (.C(axi_clk),
        .CE(\mb_regs[4][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [0]),
        .Q(\mb_regs_reg_n_0_[4][0] ));
  FDCE \mb_regs_reg[4][10] 
       (.C(axi_clk),
        .CE(\mb_regs[4][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [10]),
        .Q(\mb_regs_reg_n_0_[4][10] ));
  FDCE \mb_regs_reg[4][11] 
       (.C(axi_clk),
        .CE(\mb_regs[4][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [11]),
        .Q(\mb_regs_reg_n_0_[4][11] ));
  FDCE \mb_regs_reg[4][12] 
       (.C(axi_clk),
        .CE(\mb_regs[4][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [12]),
        .Q(\mb_regs_reg_n_0_[4][12] ));
  FDCE \mb_regs_reg[4][13] 
       (.C(axi_clk),
        .CE(\mb_regs[4][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [13]),
        .Q(\mb_regs_reg_n_0_[4][13] ));
  FDCE \mb_regs_reg[4][14] 
       (.C(axi_clk),
        .CE(\mb_regs[4][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [14]),
        .Q(\mb_regs_reg_n_0_[4][14] ));
  FDCE \mb_regs_reg[4][15] 
       (.C(axi_clk),
        .CE(\mb_regs[4][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [15]),
        .Q(\mb_regs_reg_n_0_[4][15] ));
  FDCE \mb_regs_reg[4][16] 
       (.C(axi_clk),
        .CE(\mb_regs[4][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [16]),
        .Q(\mb_regs_reg_n_0_[4][16] ));
  FDCE \mb_regs_reg[4][17] 
       (.C(axi_clk),
        .CE(\mb_regs[4][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [17]),
        .Q(\mb_regs_reg_n_0_[4][17] ));
  FDCE \mb_regs_reg[4][18] 
       (.C(axi_clk),
        .CE(\mb_regs[4][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [18]),
        .Q(\mb_regs_reg_n_0_[4][18] ));
  FDCE \mb_regs_reg[4][19] 
       (.C(axi_clk),
        .CE(\mb_regs[4][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [19]),
        .Q(\mb_regs_reg_n_0_[4][19] ));
  FDCE \mb_regs_reg[4][1] 
       (.C(axi_clk),
        .CE(\mb_regs[4][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [1]),
        .Q(\mb_regs_reg_n_0_[4][1] ));
  FDCE \mb_regs_reg[4][20] 
       (.C(axi_clk),
        .CE(\mb_regs[4][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [20]),
        .Q(\mb_regs_reg_n_0_[4][20] ));
  FDCE \mb_regs_reg[4][21] 
       (.C(axi_clk),
        .CE(\mb_regs[4][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [21]),
        .Q(\mb_regs_reg_n_0_[4][21] ));
  FDCE \mb_regs_reg[4][22] 
       (.C(axi_clk),
        .CE(\mb_regs[4][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [22]),
        .Q(\mb_regs_reg_n_0_[4][22] ));
  FDCE \mb_regs_reg[4][23] 
       (.C(axi_clk),
        .CE(\mb_regs[4][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [23]),
        .Q(\mb_regs_reg_n_0_[4][23] ));
  FDCE \mb_regs_reg[4][24] 
       (.C(axi_clk),
        .CE(\mb_regs[4][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [24]),
        .Q(\mb_regs_reg_n_0_[4][24] ));
  FDCE \mb_regs_reg[4][25] 
       (.C(axi_clk),
        .CE(\mb_regs[4][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [25]),
        .Q(\mb_regs_reg_n_0_[4][25] ));
  FDCE \mb_regs_reg[4][26] 
       (.C(axi_clk),
        .CE(\mb_regs[4][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [26]),
        .Q(\mb_regs_reg_n_0_[4][26] ));
  FDCE \mb_regs_reg[4][27] 
       (.C(axi_clk),
        .CE(\mb_regs[4][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [27]),
        .Q(\mb_regs_reg_n_0_[4][27] ));
  FDCE \mb_regs_reg[4][28] 
       (.C(axi_clk),
        .CE(\mb_regs[4][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [28]),
        .Q(\mb_regs_reg_n_0_[4][28] ));
  FDCE \mb_regs_reg[4][29] 
       (.C(axi_clk),
        .CE(\mb_regs[4][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [29]),
        .Q(\mb_regs_reg_n_0_[4][29] ));
  FDCE \mb_regs_reg[4][2] 
       (.C(axi_clk),
        .CE(\mb_regs[4][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [2]),
        .Q(\mb_regs_reg_n_0_[4][2] ));
  FDCE \mb_regs_reg[4][30] 
       (.C(axi_clk),
        .CE(\mb_regs[4][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [30]),
        .Q(\mb_regs_reg_n_0_[4][30] ));
  FDCE \mb_regs_reg[4][31] 
       (.C(axi_clk),
        .CE(\mb_regs[4][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [31]),
        .Q(\mb_regs_reg_n_0_[4][31] ));
  FDCE \mb_regs_reg[4][3] 
       (.C(axi_clk),
        .CE(\mb_regs[4][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [3]),
        .Q(\mb_regs_reg_n_0_[4][3] ));
  FDCE \mb_regs_reg[4][4] 
       (.C(axi_clk),
        .CE(\mb_regs[4][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [4]),
        .Q(\mb_regs_reg_n_0_[4][4] ));
  FDCE \mb_regs_reg[4][5] 
       (.C(axi_clk),
        .CE(\mb_regs[4][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [5]),
        .Q(\mb_regs_reg_n_0_[4][5] ));
  FDCE \mb_regs_reg[4][6] 
       (.C(axi_clk),
        .CE(\mb_regs[4][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [6]),
        .Q(\mb_regs_reg_n_0_[4][6] ));
  FDCE \mb_regs_reg[4][7] 
       (.C(axi_clk),
        .CE(\mb_regs[4][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [7]),
        .Q(\mb_regs_reg_n_0_[4][7] ));
  FDCE \mb_regs_reg[4][8] 
       (.C(axi_clk),
        .CE(\mb_regs[4][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [8]),
        .Q(\mb_regs_reg_n_0_[4][8] ));
  FDCE \mb_regs_reg[4][9] 
       (.C(axi_clk),
        .CE(\mb_regs[4][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [9]),
        .Q(\mb_regs_reg_n_0_[4][9] ));
  FDCE \mb_regs_reg[5][0] 
       (.C(axi_clk),
        .CE(\mb_regs[5][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [0]),
        .Q(\mb_regs_reg_n_0_[5][0] ));
  FDCE \mb_regs_reg[5][10] 
       (.C(axi_clk),
        .CE(\mb_regs[5][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [10]),
        .Q(\mb_regs_reg_n_0_[5][10] ));
  FDCE \mb_regs_reg[5][11] 
       (.C(axi_clk),
        .CE(\mb_regs[5][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [11]),
        .Q(\mb_regs_reg_n_0_[5][11] ));
  FDCE \mb_regs_reg[5][12] 
       (.C(axi_clk),
        .CE(\mb_regs[5][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [12]),
        .Q(\mb_regs_reg_n_0_[5][12] ));
  FDCE \mb_regs_reg[5][13] 
       (.C(axi_clk),
        .CE(\mb_regs[5][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [13]),
        .Q(\mb_regs_reg_n_0_[5][13] ));
  FDCE \mb_regs_reg[5][14] 
       (.C(axi_clk),
        .CE(\mb_regs[5][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [14]),
        .Q(\mb_regs_reg_n_0_[5][14] ));
  FDCE \mb_regs_reg[5][15] 
       (.C(axi_clk),
        .CE(\mb_regs[5][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [15]),
        .Q(\mb_regs_reg_n_0_[5][15] ));
  FDCE \mb_regs_reg[5][16] 
       (.C(axi_clk),
        .CE(\mb_regs[5][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [16]),
        .Q(\mb_regs_reg_n_0_[5][16] ));
  FDCE \mb_regs_reg[5][17] 
       (.C(axi_clk),
        .CE(\mb_regs[5][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [17]),
        .Q(\mb_regs_reg_n_0_[5][17] ));
  FDCE \mb_regs_reg[5][18] 
       (.C(axi_clk),
        .CE(\mb_regs[5][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [18]),
        .Q(\mb_regs_reg_n_0_[5][18] ));
  FDCE \mb_regs_reg[5][19] 
       (.C(axi_clk),
        .CE(\mb_regs[5][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [19]),
        .Q(\mb_regs_reg_n_0_[5][19] ));
  FDCE \mb_regs_reg[5][1] 
       (.C(axi_clk),
        .CE(\mb_regs[5][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [1]),
        .Q(\mb_regs_reg_n_0_[5][1] ));
  FDCE \mb_regs_reg[5][20] 
       (.C(axi_clk),
        .CE(\mb_regs[5][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [20]),
        .Q(\mb_regs_reg_n_0_[5][20] ));
  FDCE \mb_regs_reg[5][21] 
       (.C(axi_clk),
        .CE(\mb_regs[5][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [21]),
        .Q(\mb_regs_reg_n_0_[5][21] ));
  FDCE \mb_regs_reg[5][22] 
       (.C(axi_clk),
        .CE(\mb_regs[5][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [22]),
        .Q(\mb_regs_reg_n_0_[5][22] ));
  FDCE \mb_regs_reg[5][23] 
       (.C(axi_clk),
        .CE(\mb_regs[5][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [23]),
        .Q(\mb_regs_reg_n_0_[5][23] ));
  FDCE \mb_regs_reg[5][24] 
       (.C(axi_clk),
        .CE(\mb_regs[5][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [24]),
        .Q(\mb_regs_reg_n_0_[5][24] ));
  FDCE \mb_regs_reg[5][25] 
       (.C(axi_clk),
        .CE(\mb_regs[5][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [25]),
        .Q(\mb_regs_reg_n_0_[5][25] ));
  FDCE \mb_regs_reg[5][26] 
       (.C(axi_clk),
        .CE(\mb_regs[5][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [26]),
        .Q(\mb_regs_reg_n_0_[5][26] ));
  FDCE \mb_regs_reg[5][27] 
       (.C(axi_clk),
        .CE(\mb_regs[5][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [27]),
        .Q(\mb_regs_reg_n_0_[5][27] ));
  FDCE \mb_regs_reg[5][28] 
       (.C(axi_clk),
        .CE(\mb_regs[5][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [28]),
        .Q(\mb_regs_reg_n_0_[5][28] ));
  FDCE \mb_regs_reg[5][29] 
       (.C(axi_clk),
        .CE(\mb_regs[5][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [29]),
        .Q(\mb_regs_reg_n_0_[5][29] ));
  FDCE \mb_regs_reg[5][2] 
       (.C(axi_clk),
        .CE(\mb_regs[5][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [2]),
        .Q(\mb_regs_reg_n_0_[5][2] ));
  FDCE \mb_regs_reg[5][30] 
       (.C(axi_clk),
        .CE(\mb_regs[5][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [30]),
        .Q(\mb_regs_reg_n_0_[5][30] ));
  FDCE \mb_regs_reg[5][31] 
       (.C(axi_clk),
        .CE(\mb_regs[5][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [31]),
        .Q(\mb_regs_reg_n_0_[5][31] ));
  FDCE \mb_regs_reg[5][3] 
       (.C(axi_clk),
        .CE(\mb_regs[5][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [3]),
        .Q(\mb_regs_reg_n_0_[5][3] ));
  FDCE \mb_regs_reg[5][4] 
       (.C(axi_clk),
        .CE(\mb_regs[5][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [4]),
        .Q(\mb_regs_reg_n_0_[5][4] ));
  FDCE \mb_regs_reg[5][5] 
       (.C(axi_clk),
        .CE(\mb_regs[5][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [5]),
        .Q(\mb_regs_reg_n_0_[5][5] ));
  FDCE \mb_regs_reg[5][6] 
       (.C(axi_clk),
        .CE(\mb_regs[5][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [6]),
        .Q(\mb_regs_reg_n_0_[5][6] ));
  FDCE \mb_regs_reg[5][7] 
       (.C(axi_clk),
        .CE(\mb_regs[5][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [7]),
        .Q(\mb_regs_reg_n_0_[5][7] ));
  FDCE \mb_regs_reg[5][8] 
       (.C(axi_clk),
        .CE(\mb_regs[5][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [8]),
        .Q(\mb_regs_reg_n_0_[5][8] ));
  FDCE \mb_regs_reg[5][9] 
       (.C(axi_clk),
        .CE(\mb_regs[5][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [9]),
        .Q(\mb_regs_reg_n_0_[5][9] ));
  FDCE \mb_regs_reg[6][0] 
       (.C(axi_clk),
        .CE(\mb_regs[6][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [0]),
        .Q(\mb_regs_reg_n_0_[6][0] ));
  FDCE \mb_regs_reg[6][10] 
       (.C(axi_clk),
        .CE(\mb_regs[6][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [10]),
        .Q(\mb_regs_reg_n_0_[6][10] ));
  FDCE \mb_regs_reg[6][11] 
       (.C(axi_clk),
        .CE(\mb_regs[6][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [11]),
        .Q(\mb_regs_reg_n_0_[6][11] ));
  FDCE \mb_regs_reg[6][12] 
       (.C(axi_clk),
        .CE(\mb_regs[6][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [12]),
        .Q(\mb_regs_reg_n_0_[6][12] ));
  FDCE \mb_regs_reg[6][13] 
       (.C(axi_clk),
        .CE(\mb_regs[6][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [13]),
        .Q(\mb_regs_reg_n_0_[6][13] ));
  FDCE \mb_regs_reg[6][14] 
       (.C(axi_clk),
        .CE(\mb_regs[6][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [14]),
        .Q(\mb_regs_reg_n_0_[6][14] ));
  FDCE \mb_regs_reg[6][15] 
       (.C(axi_clk),
        .CE(\mb_regs[6][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [15]),
        .Q(\mb_regs_reg_n_0_[6][15] ));
  FDCE \mb_regs_reg[6][16] 
       (.C(axi_clk),
        .CE(\mb_regs[6][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [16]),
        .Q(\mb_regs_reg_n_0_[6][16] ));
  FDCE \mb_regs_reg[6][17] 
       (.C(axi_clk),
        .CE(\mb_regs[6][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [17]),
        .Q(\mb_regs_reg_n_0_[6][17] ));
  FDCE \mb_regs_reg[6][18] 
       (.C(axi_clk),
        .CE(\mb_regs[6][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [18]),
        .Q(\mb_regs_reg_n_0_[6][18] ));
  FDCE \mb_regs_reg[6][19] 
       (.C(axi_clk),
        .CE(\mb_regs[6][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [19]),
        .Q(\mb_regs_reg_n_0_[6][19] ));
  FDCE \mb_regs_reg[6][1] 
       (.C(axi_clk),
        .CE(\mb_regs[6][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [1]),
        .Q(\mb_regs_reg_n_0_[6][1] ));
  FDCE \mb_regs_reg[6][20] 
       (.C(axi_clk),
        .CE(\mb_regs[6][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [20]),
        .Q(\mb_regs_reg_n_0_[6][20] ));
  FDCE \mb_regs_reg[6][21] 
       (.C(axi_clk),
        .CE(\mb_regs[6][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [21]),
        .Q(\mb_regs_reg_n_0_[6][21] ));
  FDCE \mb_regs_reg[6][22] 
       (.C(axi_clk),
        .CE(\mb_regs[6][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [22]),
        .Q(\mb_regs_reg_n_0_[6][22] ));
  FDCE \mb_regs_reg[6][23] 
       (.C(axi_clk),
        .CE(\mb_regs[6][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [23]),
        .Q(\mb_regs_reg_n_0_[6][23] ));
  FDCE \mb_regs_reg[6][24] 
       (.C(axi_clk),
        .CE(\mb_regs[6][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [24]),
        .Q(\mb_regs_reg_n_0_[6][24] ));
  FDCE \mb_regs_reg[6][25] 
       (.C(axi_clk),
        .CE(\mb_regs[6][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [25]),
        .Q(\mb_regs_reg_n_0_[6][25] ));
  FDCE \mb_regs_reg[6][26] 
       (.C(axi_clk),
        .CE(\mb_regs[6][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [26]),
        .Q(\mb_regs_reg_n_0_[6][26] ));
  FDCE \mb_regs_reg[6][27] 
       (.C(axi_clk),
        .CE(\mb_regs[6][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [27]),
        .Q(\mb_regs_reg_n_0_[6][27] ));
  FDCE \mb_regs_reg[6][28] 
       (.C(axi_clk),
        .CE(\mb_regs[6][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [28]),
        .Q(\mb_regs_reg_n_0_[6][28] ));
  FDCE \mb_regs_reg[6][29] 
       (.C(axi_clk),
        .CE(\mb_regs[6][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [29]),
        .Q(\mb_regs_reg_n_0_[6][29] ));
  FDCE \mb_regs_reg[6][2] 
       (.C(axi_clk),
        .CE(\mb_regs[6][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [2]),
        .Q(\mb_regs_reg_n_0_[6][2] ));
  FDCE \mb_regs_reg[6][30] 
       (.C(axi_clk),
        .CE(\mb_regs[6][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [30]),
        .Q(\mb_regs_reg_n_0_[6][30] ));
  FDCE \mb_regs_reg[6][31] 
       (.C(axi_clk),
        .CE(\mb_regs[6][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [31]),
        .Q(\mb_regs_reg_n_0_[6][31] ));
  FDCE \mb_regs_reg[6][3] 
       (.C(axi_clk),
        .CE(\mb_regs[6][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [3]),
        .Q(\mb_regs_reg_n_0_[6][3] ));
  FDCE \mb_regs_reg[6][4] 
       (.C(axi_clk),
        .CE(\mb_regs[6][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [4]),
        .Q(\mb_regs_reg_n_0_[6][4] ));
  FDCE \mb_regs_reg[6][5] 
       (.C(axi_clk),
        .CE(\mb_regs[6][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [5]),
        .Q(\mb_regs_reg_n_0_[6][5] ));
  FDCE \mb_regs_reg[6][6] 
       (.C(axi_clk),
        .CE(\mb_regs[6][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [6]),
        .Q(\mb_regs_reg_n_0_[6][6] ));
  FDCE \mb_regs_reg[6][7] 
       (.C(axi_clk),
        .CE(\mb_regs[6][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [7]),
        .Q(\mb_regs_reg_n_0_[6][7] ));
  FDCE \mb_regs_reg[6][8] 
       (.C(axi_clk),
        .CE(\mb_regs[6][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [8]),
        .Q(\mb_regs_reg_n_0_[6][8] ));
  FDCE \mb_regs_reg[6][9] 
       (.C(axi_clk),
        .CE(\mb_regs[6][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [9]),
        .Q(\mb_regs_reg_n_0_[6][9] ));
  FDCE \mb_regs_reg[7][0] 
       (.C(axi_clk),
        .CE(\mb_regs[7][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [0]),
        .Q(\mb_regs_reg_n_0_[7][0] ));
  FDCE \mb_regs_reg[7][10] 
       (.C(axi_clk),
        .CE(\mb_regs[7][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [10]),
        .Q(\mb_regs_reg_n_0_[7][10] ));
  FDCE \mb_regs_reg[7][11] 
       (.C(axi_clk),
        .CE(\mb_regs[7][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [11]),
        .Q(\mb_regs_reg_n_0_[7][11] ));
  FDCE \mb_regs_reg[7][12] 
       (.C(axi_clk),
        .CE(\mb_regs[7][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [12]),
        .Q(\mb_regs_reg_n_0_[7][12] ));
  FDCE \mb_regs_reg[7][13] 
       (.C(axi_clk),
        .CE(\mb_regs[7][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [13]),
        .Q(\mb_regs_reg_n_0_[7][13] ));
  FDCE \mb_regs_reg[7][14] 
       (.C(axi_clk),
        .CE(\mb_regs[7][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [14]),
        .Q(\mb_regs_reg_n_0_[7][14] ));
  FDCE \mb_regs_reg[7][15] 
       (.C(axi_clk),
        .CE(\mb_regs[7][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [15]),
        .Q(\mb_regs_reg_n_0_[7][15] ));
  FDCE \mb_regs_reg[7][16] 
       (.C(axi_clk),
        .CE(\mb_regs[7][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [16]),
        .Q(\mb_regs_reg_n_0_[7][16] ));
  FDCE \mb_regs_reg[7][17] 
       (.C(axi_clk),
        .CE(\mb_regs[7][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [17]),
        .Q(\mb_regs_reg_n_0_[7][17] ));
  FDCE \mb_regs_reg[7][18] 
       (.C(axi_clk),
        .CE(\mb_regs[7][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [18]),
        .Q(\mb_regs_reg_n_0_[7][18] ));
  FDCE \mb_regs_reg[7][19] 
       (.C(axi_clk),
        .CE(\mb_regs[7][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [19]),
        .Q(\mb_regs_reg_n_0_[7][19] ));
  FDCE \mb_regs_reg[7][1] 
       (.C(axi_clk),
        .CE(\mb_regs[7][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [1]),
        .Q(\mb_regs_reg_n_0_[7][1] ));
  FDCE \mb_regs_reg[7][20] 
       (.C(axi_clk),
        .CE(\mb_regs[7][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [20]),
        .Q(\mb_regs_reg_n_0_[7][20] ));
  FDCE \mb_regs_reg[7][21] 
       (.C(axi_clk),
        .CE(\mb_regs[7][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [21]),
        .Q(\mb_regs_reg_n_0_[7][21] ));
  FDCE \mb_regs_reg[7][22] 
       (.C(axi_clk),
        .CE(\mb_regs[7][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [22]),
        .Q(\mb_regs_reg_n_0_[7][22] ));
  FDCE \mb_regs_reg[7][23] 
       (.C(axi_clk),
        .CE(\mb_regs[7][23]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [23]),
        .Q(\mb_regs_reg_n_0_[7][23] ));
  FDCE \mb_regs_reg[7][24] 
       (.C(axi_clk),
        .CE(\mb_regs[7][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [24]),
        .Q(\mb_regs_reg_n_0_[7][24] ));
  FDCE \mb_regs_reg[7][25] 
       (.C(axi_clk),
        .CE(\mb_regs[7][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [25]),
        .Q(\mb_regs_reg_n_0_[7][25] ));
  FDCE \mb_regs_reg[7][26] 
       (.C(axi_clk),
        .CE(\mb_regs[7][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [26]),
        .Q(\mb_regs_reg_n_0_[7][26] ));
  FDCE \mb_regs_reg[7][27] 
       (.C(axi_clk),
        .CE(\mb_regs[7][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [27]),
        .Q(\mb_regs_reg_n_0_[7][27] ));
  FDCE \mb_regs_reg[7][28] 
       (.C(axi_clk),
        .CE(\mb_regs[7][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [28]),
        .Q(\mb_regs_reg_n_0_[7][28] ));
  FDCE \mb_regs_reg[7][29] 
       (.C(axi_clk),
        .CE(\mb_regs[7][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [29]),
        .Q(\mb_regs_reg_n_0_[7][29] ));
  FDCE \mb_regs_reg[7][2] 
       (.C(axi_clk),
        .CE(\mb_regs[7][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [2]),
        .Q(\mb_regs_reg_n_0_[7][2] ));
  FDCE \mb_regs_reg[7][30] 
       (.C(axi_clk),
        .CE(\mb_regs[7][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [30]),
        .Q(\mb_regs_reg_n_0_[7][30] ));
  FDCE \mb_regs_reg[7][31] 
       (.C(axi_clk),
        .CE(\mb_regs[7][31]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [31]),
        .Q(\mb_regs_reg_n_0_[7][31] ));
  FDCE \mb_regs_reg[7][3] 
       (.C(axi_clk),
        .CE(\mb_regs[7][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [3]),
        .Q(\mb_regs_reg_n_0_[7][3] ));
  FDCE \mb_regs_reg[7][4] 
       (.C(axi_clk),
        .CE(\mb_regs[7][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [4]),
        .Q(\mb_regs_reg_n_0_[7][4] ));
  FDCE \mb_regs_reg[7][5] 
       (.C(axi_clk),
        .CE(\mb_regs[7][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [5]),
        .Q(\mb_regs_reg_n_0_[7][5] ));
  FDCE \mb_regs_reg[7][6] 
       (.C(axi_clk),
        .CE(\mb_regs[7][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [6]),
        .Q(\mb_regs_reg_n_0_[7][6] ));
  FDCE \mb_regs_reg[7][7] 
       (.C(axi_clk),
        .CE(\mb_regs[7][7]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [7]),
        .Q(\mb_regs_reg_n_0_[7][7] ));
  FDCE \mb_regs_reg[7][8] 
       (.C(axi_clk),
        .CE(\mb_regs[7][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [8]),
        .Q(\mb_regs_reg_n_0_[7][8] ));
  FDCE \mb_regs_reg[7][9] 
       (.C(axi_clk),
        .CE(\mb_regs[7][15]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\mb_regs_reg[1][31]_0 [9]),
        .Q(\mb_regs_reg_n_0_[7][9] ));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    next_ss_i_1
       (.I0(bk_ss_valid),
        .I1(last_trans),
        .I2(bk_ls_valid),
        .I3(\first_ss_tdata_reg[0]_0 ),
        .I4(next_ss),
        .O(next_ss_i_1_n_0));
  FDCE next_ss_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(next_ss_i_1_n_0),
        .Q(next_ss));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    rd_aa_reg
       (.CLR(wr_mb__0),
        .D(trig_sm_wr143_out),
        .G(\data_return_reg[24]_0 ),
        .GE(1'b1),
        .Q(rd_aa));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    rd_mb_reg
       (.CLR(wr_mb__0),
        .D(wr_mb050_out),
        .G(\data_return_reg[0]_0 ),
        .GE(1'b1),
        .Q(rd_mb));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    rd_ss_complete_reg
       (.CLR(wr_mb__0),
        .D(1'b1),
        .G(rd_ss_complete__0),
        .GE(1'b1),
        .Q(rd_ss_complete));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h80)) 
    rd_ss_complete_reg_i_1
       (.I0(\first_ss_tuser_reg_n_0_[1] ),
        .I1(\first_ss_tuser_reg_n_0_[0] ),
        .I2(next_ss),
        .O(rd_ss_complete__0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    rd_unsupp_reg
       (.CLR(wr_mb__0),
        .D(1'b1),
        .G(\data_return_reg[24]_1 ),
        .GE(1'b1),
        .Q(rd_unsupp));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \secnd_data_cnt[0]_i_1 
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .I2(\secnd_data_cnt_reg_n_0_[0] ),
        .O(secnd_data_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h1400)) 
    \secnd_data_cnt[1]_i_1 
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .I1(\secnd_data_cnt_reg_n_0_[0] ),
        .I2(\secnd_data_cnt_reg_n_0_[1] ),
        .I3(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .O(\secnd_data_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h02202020)) 
    \secnd_data_cnt[2]_i_1 
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .I1(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .I2(\secnd_data_cnt_reg_n_0_[2] ),
        .I3(\secnd_data_cnt_reg_n_0_[0] ),
        .I4(\secnd_data_cnt_reg_n_0_[1] ),
        .O(secnd_data_cnt[2]));
  LUT6 #(
    .INIT(64'h0440404040404040)) 
    \secnd_data_cnt[3]_i_1 
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .I2(\secnd_data_cnt_reg_n_0_[3] ),
        .I3(\secnd_data_cnt_reg_n_0_[2] ),
        .I4(\secnd_data_cnt_reg_n_0_[0] ),
        .I5(\secnd_data_cnt_reg_n_0_[1] ),
        .O(\secnd_data_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h04404040)) 
    \secnd_data_cnt[4]_i_1 
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .I2(\secnd_data_cnt_reg_n_0_[4] ),
        .I3(\secnd_data_cnt_reg_n_0_[3] ),
        .I4(\secnd_data_cnt[5]_i_2_n_0 ),
        .O(\secnd_data_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1444444400000000)) 
    \secnd_data_cnt[5]_i_1 
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .I1(\secnd_data_cnt_reg_n_0_[5] ),
        .I2(\secnd_data_cnt_reg_n_0_[4] ),
        .I3(\secnd_data_cnt[5]_i_2_n_0 ),
        .I4(\secnd_data_cnt_reg_n_0_[3] ),
        .I5(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .O(\secnd_data_cnt[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \secnd_data_cnt[5]_i_2 
       (.I0(\secnd_data_cnt_reg_n_0_[1] ),
        .I1(\secnd_data_cnt_reg_n_0_[0] ),
        .I2(\secnd_data_cnt_reg_n_0_[2] ),
        .O(\secnd_data_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h04404040)) 
    \secnd_data_cnt[6]_i_1 
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .I2(\secnd_data_cnt_reg_n_0_[6] ),
        .I3(\secnd_data_cnt[6]_i_2_n_0 ),
        .I4(\secnd_data_cnt_reg_n_0_[5] ),
        .O(\secnd_data_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \secnd_data_cnt[6]_i_2 
       (.I0(\secnd_data_cnt_reg_n_0_[3] ),
        .I1(\secnd_data_cnt_reg_n_0_[1] ),
        .I2(\secnd_data_cnt_reg_n_0_[0] ),
        .I3(\secnd_data_cnt_reg_n_0_[2] ),
        .I4(\secnd_data_cnt_reg_n_0_[4] ),
        .O(\secnd_data_cnt[6]_i_2_n_0 ));
  FDCE \secnd_data_cnt_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(secnd_data_cnt[0]),
        .Q(\secnd_data_cnt_reg_n_0_[0] ));
  FDCE \secnd_data_cnt_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\secnd_data_cnt[1]_i_1_n_0 ),
        .Q(\secnd_data_cnt_reg_n_0_[1] ));
  FDCE \secnd_data_cnt_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(secnd_data_cnt[2]),
        .Q(\secnd_data_cnt_reg_n_0_[2] ));
  FDCE \secnd_data_cnt_reg[3] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\secnd_data_cnt[3]_i_1_n_0 ),
        .Q(\secnd_data_cnt_reg_n_0_[3] ));
  FDCE \secnd_data_cnt_reg[4] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\secnd_data_cnt[4]_i_1_n_0 ),
        .Q(\secnd_data_cnt_reg_n_0_[4] ));
  FDCE \secnd_data_cnt_reg[5] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\secnd_data_cnt[5]_i_1_n_0 ),
        .Q(\secnd_data_cnt_reg_n_0_[5] ));
  FDCE \secnd_data_cnt_reg[6] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(\secnd_data_cnt[6]_i_1_n_0 ),
        .Q(\secnd_data_cnt_reg_n_0_[6] ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    secnd_data_done_reg
       (.CLR(wr_mb__0),
        .D(secnd_data_ss_valid),
        .G(get_secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_done));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[0] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [0]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[10] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [10]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[11] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [11]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[12] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [12]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[13] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [13]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[14] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [14]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[14]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[15] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [15]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[15]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[16] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [16]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[16]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[17] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [17]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[17]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[18] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [18]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[18]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[19] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [19]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[19]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[1] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [1]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[20] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [20]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[20]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[21] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [21]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[21]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[22] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [22]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[22]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[23] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [23]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[23]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[24] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [24]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[24]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[25] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [25]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[25]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[26] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [26]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[26]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[27] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [27]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[27]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[28] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [28]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[28]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[29] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [29]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[29]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[2] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [2]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[30] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [30]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[30]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[31] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [31]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \secnd_data_ss_reg[31]_i_1 
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .I1(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .O(secnd_data_ss__0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[3] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [3]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[4] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [4]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[5] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [5]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[6] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [6]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[7] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [7]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[8] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [8]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \secnd_data_ss_reg[9] 
       (.CLR(1'b0),
        .D(\first_ss_tdata_reg[31]_2 [9]),
        .G(secnd_data_ss__0),
        .GE(1'b1),
        .Q(secnd_data_ss[9]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    secnd_data_ss_valid_reg
       (.CLR(1'b0),
        .D(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .G(secnd_data_ss_valid_reg_i_1_n_0),
        .GE(1'b1),
        .Q(secnd_data_ss_valid));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h9)) 
    secnd_data_ss_valid_reg_i_1
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .I1(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .O(secnd_data_ss_valid_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h2FFF2F2F20002020)) 
    send_bk_done_i_1
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(send_bk_done_i_2_n_0),
        .I2(have_sent_sm_i_3_n_0),
        .I3(send_bk_done_i_3_n_0),
        .I4(have_sent_sm_i_5_n_0),
        .I5(send_bk_done_reg_n_0),
        .O(send_bk_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h000001AB030301AB)) 
    send_bk_done_i_2
       (.I0(sync_trig_sm_rd_reg_n_0),
        .I1(ls_rd_data_bk_reg_n_0),
        .I2(trig_lm_wr),
        .I3(wait_rd_data_back),
        .I4(have_sent_sm_reg_0),
        .I5(bk_sm_ready),
        .O(send_bk_done_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFDDD8FFF0DDD8)) 
    send_bk_done_i_3
       (.I0(sync_trig_sm_rd_reg_n_0),
        .I1(wait_rd_data_back),
        .I2(send_bk_done_i_4_n_0),
        .I3(ls_rd_data_bk_reg_n_0),
        .I4(have_sent_sm_reg_0),
        .I5(bk_sm_ready),
        .O(send_bk_done_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hAA02)) 
    send_bk_done_i_4
       (.I0(trig_lm_wr),
        .I1(sync_trig_sm_wr_reg_n_0),
        .I2(trig_sm_wr),
        .I3(have_sent_sm_reg_0),
        .O(send_bk_done_i_4_n_0));
  FDCE send_bk_done_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(send_bk_done_i_1_n_0),
        .Q(send_bk_done_reg_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    set_bk_ss_ready_reg
       (.CLR(1'b0),
        .D(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .G(set_bk_ss_ready__0),
        .GE(1'b1),
        .Q(set_bk_ss_ready));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h7)) 
    set_bk_ss_ready_reg_i_1
       (.I0(\FSM_sequential_ss_secnd_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_ss_secnd_state_reg_n_0_[1] ),
        .O(set_bk_ss_ready__0));
  LUT3 #(
    .INIT(8'h08)) 
    \sm_data_cnt[0]_i_1 
       (.I0(\sm_data_cnt[3]_i_3_n_0 ),
        .I1(bk_sm_ready),
        .I2(\sm_data_cnt_reg_n_0_[0] ),
        .O(\sm_data_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \sm_data_cnt[1]_i_1 
       (.I0(\sm_data_cnt[3]_i_3_n_0 ),
        .I1(bk_sm_ready),
        .I2(\sm_data_cnt_reg_n_0_[1] ),
        .I3(\sm_data_cnt_reg_n_0_[0] ),
        .O(\sm_data_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h08888000)) 
    \sm_data_cnt[2]_i_1 
       (.I0(\sm_data_cnt[3]_i_3_n_0 ),
        .I1(bk_sm_ready),
        .I2(\sm_data_cnt_reg_n_0_[0] ),
        .I3(\sm_data_cnt_reg_n_0_[1] ),
        .I4(\sm_data_cnt_reg_n_0_[2] ),
        .O(\sm_data_cnt[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \sm_data_cnt[3]_i_1 
       (.I0(\sm_data_cnt[3]_i_3_n_0 ),
        .I1(bk_sm_ready),
        .I2(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(\sm_data_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0888888880000000)) 
    \sm_data_cnt[3]_i_2 
       (.I0(\sm_data_cnt[3]_i_3_n_0 ),
        .I1(bk_sm_ready),
        .I2(\sm_data_cnt_reg_n_0_[2] ),
        .I3(\sm_data_cnt_reg_n_0_[1] ),
        .I4(\sm_data_cnt_reg_n_0_[0] ),
        .I5(\sm_data_cnt_reg_n_0_[3] ),
        .O(\sm_data_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sm_data_cnt[3]_i_3 
       (.I0(have_sent_sm_i_5_n_0),
        .I1(axi_interrupt_done_i_2_n_0),
        .O(\sm_data_cnt[3]_i_3_n_0 ));
  FDCE \sm_data_cnt_reg[0] 
       (.C(axi_clk),
        .CE(\sm_data_cnt[3]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\sm_data_cnt[0]_i_1_n_0 ),
        .Q(\sm_data_cnt_reg_n_0_[0] ));
  FDCE \sm_data_cnt_reg[1] 
       (.C(axi_clk),
        .CE(\sm_data_cnt[3]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\sm_data_cnt[1]_i_1_n_0 ),
        .Q(\sm_data_cnt_reg_n_0_[1] ));
  FDCE \sm_data_cnt_reg[2] 
       (.C(axi_clk),
        .CE(\sm_data_cnt[3]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\sm_data_cnt[2]_i_1_n_0 ),
        .Q(\sm_data_cnt_reg_n_0_[2] ));
  FDCE \sm_data_cnt_reg[3] 
       (.C(axi_clk),
        .CE(\sm_data_cnt[3]_i_1_n_0 ),
        .CLR(axi_reset_n_0),
        .D(\sm_data_cnt[3]_i_2_n_0 ),
        .Q(\sm_data_cnt_reg_n_0_[3] ));
  LUT5 #(
    .INIT(32'h777F4440)) 
    sm_send_data_i_1
       (.I0(have_sent_sm_i_2_n_0),
        .I1(\sm_data_cnt[3]_i_3_n_0 ),
        .I2(\bk_sm_data[31]_i_3_n_0 ),
        .I3(have_sent_sm_reg_0),
        .I4(sm_send_data_reg_n_0),
        .O(sm_send_data_i_1_n_0));
  FDCE sm_send_data_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(sm_send_data_i_1_n_0),
        .Q(sm_send_data_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BA00)) 
    ss_wr_data_done_i_1
       (.I0(wr_mb),
        .I1(rd_mb),
        .I2(wr_aa),
        .I3(ss_wr_data_done_i_2_n_0),
        .I4(ss_wr_data_done_i_3_n_0),
        .I5(ss_wr_data_done_reg_n_0),
        .O(ss_wr_data_done_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ss_wr_data_done_i_2
       (.I0(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I1(axi_interrupt_done_i_2_n_0),
        .O(ss_wr_data_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ss_wr_data_done_i_3
       (.I0(have_sent_sm_i_5_n_0),
        .I1(next_ss),
        .O(ss_wr_data_done_i_3_n_0));
  FDCE ss_wr_data_done_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(axi_reset_n_0),
        .D(ss_wr_data_done_i_1_n_0),
        .Q(ss_wr_data_done_reg_n_0));
  LUT4 #(
    .INIT(16'hFF01)) 
    sync_trig_int_i_1
       (.I0(Q),
        .I1(axi_state[0]),
        .I2(axi_state[1]),
        .I3(sync_trig_sm_wr0),
        .O(sync_trig_int_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    sync_trig_int_i_2
       (.I0(trig_int),
        .I1(Q),
        .I2(axi_state[0]),
        .I3(axi_state[1]),
        .O(sync_trig_int));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00040404)) 
    sync_trig_int_i_3
       (.I0(Q),
        .I1(axi_state[1]),
        .I2(axi_state[0]),
        .I3(\FSM_sequential_axi_state[1]_i_2_n_0 ),
        .I4(axi_interrupt_done_i_2_n_0),
        .O(sync_trig_sm_wr0));
  FDCE sync_trig_int_reg
       (.C(axi_clk),
        .CE(sync_trig_int_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(sync_trig_int),
        .Q(sync_trig_int_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    sync_trig_lm_rd_i_1
       (.I0(trig_lm_rd),
        .I1(Q),
        .I2(axi_state[0]),
        .I3(axi_state[1]),
        .O(sync_trig_lm_rd));
  FDCE sync_trig_lm_rd_reg
       (.C(axi_clk),
        .CE(sync_trig_int_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(sync_trig_lm_rd),
        .Q(sync_trig_lm_rd_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    sync_trig_sm_rd_i_1
       (.I0(trig_sm_rd),
        .I1(Q),
        .I2(axi_state[0]),
        .I3(axi_state[1]),
        .O(sync_trig_sm_rd));
  FDCE sync_trig_sm_rd_reg
       (.C(axi_clk),
        .CE(sync_trig_int_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(sync_trig_sm_rd),
        .Q(sync_trig_sm_rd_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    sync_trig_sm_wr_i_1
       (.I0(trig_sm_wr),
        .I1(Q),
        .I2(axi_state[0]),
        .I3(axi_state[1]),
        .O(sync_trig_sm_wr));
  FDCE sync_trig_sm_wr_reg
       (.C(axi_clk),
        .CE(sync_trig_int_i_1_n_0),
        .CLR(axi_reset_n_0),
        .D(sync_trig_sm_wr),
        .Q(sync_trig_sm_wr_reg_n_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    trig_int_reg
       (.CLR(wr_mb__0),
        .D(wr_mb0),
        .G(\first_ss_tuser_reg[0]_0 ),
        .GE(1'b1),
        .Q(trig_int));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    trig_int_reg_i_1
       (.I0(trig_lm_wr_reg_i_3_n_0),
        .I1(trig_int_reg_i_3_n_0),
        .I2(\first_ss_tdata_reg_n_0_[13] ),
        .I3(p_0_in[5]),
        .I4(p_0_in[6]),
        .I5(\first_ss_tdata_reg_n_0_[14] ),
        .O(wr_mb0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    trig_int_reg_i_2
       (.I0(wr_mb0),
        .I1(\first_ss_tuser_reg_n_0_[0] ),
        .I2(\first_ss_tuser_reg_n_0_[1] ),
        .I3(secnd_data_ss_valid),
        .I4(next_ss),
        .O(\first_ss_tuser_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    trig_int_reg_i_3
       (.I0(p_0_in[7]),
        .I1(p_0_in[9]),
        .I2(p_0_in[4]),
        .I3(p_0_in[3]),
        .I4(\first_ss_tdata_reg_n_0_[12] ),
        .I5(p_0_in[8]),
        .O(trig_int_reg_i_3_n_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    trig_lm_rd_reg
       (.CLR(wr_mb__0),
        .D(do_nothing1),
        .G(trig_lm_rd_reg_i_1_n_0),
        .GE(1'b1),
        .Q(trig_lm_rd));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    trig_lm_rd_reg_i_1
       (.I0(do_nothing1),
        .I1(\first_ss_tuser_reg_n_0_[0] ),
        .I2(\first_ss_tuser_reg_n_0_[1] ),
        .I3(next_ss),
        .O(trig_lm_rd_reg_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    trig_lm_wr_reg
       (.CLR(wr_mb__0),
        .D(do_nothing1),
        .G(trig_lm_wr_reg_i_2_n_0),
        .GE(1'b1),
        .Q(trig_lm_wr));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    trig_lm_wr_reg_i_1
       (.I0(trig_lm_wr_reg_i_3_n_0),
        .I1(\first_ss_tdata_reg_n_0_[14] ),
        .I2(\first_ss_tdata_reg_n_0_[13] ),
        .O(do_nothing1));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    trig_lm_wr_reg_i_2
       (.I0(do_nothing1),
        .I1(wr_mb0),
        .I2(next_ss),
        .I3(secnd_data_ss_valid),
        .I4(\first_ss_tuser_reg_n_0_[1] ),
        .I5(\first_ss_tuser_reg_n_0_[0] ),
        .O(trig_lm_wr_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    trig_lm_wr_reg_i_3
       (.I0(trig_lm_wr_reg_i_4_n_0),
        .I1(\first_ss_tdata_reg_n_0_[26] ),
        .I2(\first_ss_tdata_reg_n_0_[27] ),
        .I3(\first_ss_tdata_reg_n_0_[24] ),
        .I4(\first_ss_tdata_reg_n_0_[25] ),
        .I5(trig_lm_wr_reg_i_5_n_0),
        .O(trig_lm_wr_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    trig_lm_wr_reg_i_4
       (.I0(\first_ss_tdata_reg_n_0_[22] ),
        .I1(\first_ss_tdata_reg_n_0_[23] ),
        .I2(\first_ss_tdata_reg_n_0_[20] ),
        .I3(\first_ss_tdata_reg_n_0_[21] ),
        .O(trig_lm_wr_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    trig_lm_wr_reg_i_5
       (.I0(\first_ss_tdata_reg_n_0_[15] ),
        .I1(\first_ss_tdata_reg_n_0_[17] ),
        .I2(\first_ss_tdata_reg_n_0_[16] ),
        .I3(\first_ss_tdata_reg_n_0_[19] ),
        .I4(\first_ss_tdata_reg_n_0_[18] ),
        .O(trig_lm_wr_reg_i_5_n_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    trig_sm_rd_reg
       (.CLR(wr_mb__0),
        .D(trig_sm_wr0),
        .G(sync_trig_sm_rd_reg_0),
        .GE(1'b1),
        .Q(trig_sm_rd));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    trig_sm_wr_reg
       (.CLR(wr_mb__0),
        .D(sync_trig_sm_wr_reg_0),
        .G(sync_trig_sm_wr_reg_1),
        .GE(1'b1),
        .Q(trig_sm_wr));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    wait_rd_data_back_reg
       (.CLR(1'b0),
        .D(wait_rd_data_back__0),
        .G(wait_rd_data_back17_out),
        .GE(1'b1),
        .Q(wait_rd_data_back));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    wait_rd_data_back_reg_i_1
       (.I0(\bk_lm_waddr[29]_i_1_n_0 ),
        .I1(wait_rd_data_back_reg_i_3_n_0),
        .I2(\cache_rdata_reg[31] ),
        .I3(\cache_rdata_reg[31]_0 ),
        .I4(next_ss),
        .I5(sync_trig_sm_rd_reg_n_0),
        .O(wait_rd_data_back__0));
  LUT6 #(
    .INIT(64'h0F08080808080808)) 
    wait_rd_data_back_reg_i_2
       (.I0(sync_trig_sm_rd_reg_n_0),
        .I1(wait_rd_data_back_reg_0),
        .I2(wait_rd_data_back_reg_i_5_n_0),
        .I3(\first_ss_tuser_reg_n_0_[1] ),
        .I4(\first_ss_tuser_reg_n_0_[0] ),
        .I5(next_ss),
        .O(wait_rd_data_back17_out));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h01)) 
    wait_rd_data_back_reg_i_3
       (.I0(axi_state[1]),
        .I1(axi_state[0]),
        .I2(Q),
        .O(wait_rd_data_back_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    wait_rd_data_back_reg_i_5
       (.I0(Q),
        .I1(axi_state[0]),
        .I2(axi_state[1]),
        .I3(\bk_lm_waddr[29]_i_1_n_0 ),
        .O(wait_rd_data_back_reg_i_5_n_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    wr_aa_reg
       (.CLR(wr_mb__0),
        .D(trig_sm_wr143_out),
        .G(ss_wr_data_done_reg_0),
        .GE(1'b1),
        .Q(wr_aa));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    wr_mb_reg
       (.CLR(wr_mb__0),
        .D(wr_mb_reg_i_1_n_0),
        .G(ss_wr_data_done_reg_1),
        .GE(1'b1),
        .Q(wr_mb));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    wr_mb_reg_i_1
       (.I0(wr_mb0),
        .I1(next_ss),
        .I2(wr_mb050_out),
        .O(wr_mb_reg_i_1_n_0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \wstrb_ss_reg[0] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[28] ),
        .G(\wstrb_ss_reg[3]_i_1_n_0 ),
        .GE(1'b1),
        .Q(wstrb_ss));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \wstrb_ss_reg[1] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[29] ),
        .G(\wstrb_ss_reg[3]_i_1_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_0 [0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \wstrb_ss_reg[2] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[30] ),
        .G(\wstrb_ss_reg[3]_i_1_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_0 [1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \wstrb_ss_reg[3] 
       (.CLR(wr_mb__0),
        .D(\first_ss_tdata_reg_n_0_[31] ),
        .G(\wstrb_ss_reg[3]_i_1_n_0 ),
        .GE(1'b1),
        .Q(\first_ss_tdata_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \wstrb_ss_reg[3]_i_1 
       (.I0(next_ss),
        .I1(secnd_data_ss_valid),
        .I2(\first_ss_tuser_reg_n_0_[1] ),
        .I3(\first_ss_tuser_reg_n_0_[0] ),
        .O(\wstrb_ss_reg[3]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "axilite_master" *) 
module design_1_ps_axil_0_0_axilite_master
   (cache_rstart_reg_0,
    Q,
    m_arvalid,
    m_rready,
    \bk_rdata_reg[31]_0 ,
    m_wstrb,
    m_wdata,
    m_awaddr,
    m_araddr,
    axi_clk,
    \cache_raddr_reg[29]_0 ,
    m_rvalid,
    m_arready,
    \bk_sm_user_reg[1] ,
    m_wready,
    E,
    D,
    \cache_strb_reg[3]_0 ,
    \cache_wdata_reg[31]_0 ,
    \cache_waddr_reg[29]_0 ,
    m_rdata,
    m_awready);
  output cache_rstart_reg_0;
  output [1:0]Q;
  output m_arvalid;
  output m_rready;
  output [31:0]\bk_rdata_reg[31]_0 ;
  output [3:0]m_wstrb;
  output [31:0]m_wdata;
  output [28:0]m_awaddr;
  output [28:0]m_araddr;
  input axi_clk;
  input \cache_raddr_reg[29]_0 ;
  input m_rvalid;
  input m_arready;
  input \bk_sm_user_reg[1] ;
  input m_wready;
  input [0:0]E;
  input [28:0]D;
  input [3:0]\cache_strb_reg[3]_0 ;
  input [31:0]\cache_wdata_reg[31]_0 ;
  input [28:0]\cache_waddr_reg[29]_0 ;
  input [31:0]m_rdata;
  input m_awready;

  wire [28:0]D;
  wire [0:0]E;
  wire \FSM_onehot_axi_wr_state_reg_n_0_[0] ;
  wire [1:0]Q;
  wire axi_clk;
  wire [1:0]axi_rd_next_state__0;
  wire [1:0]axi_rd_state_reg;
  wire [2:0]axi_wr_next_state__0;
  wire \bk_rdata[31]_i_1_n_0 ;
  wire [31:0]\bk_rdata_reg[31]_0 ;
  wire \bk_sm_user_reg[1] ;
  wire [29:0]cache_raddr;
  wire \cache_raddr_reg[29]_0 ;
  wire cache_rstart;
  wire cache_rstart_i_1_n_0;
  wire cache_rstart_reg_0;
  wire [3:0]cache_strb;
  wire [3:0]\cache_strb_reg[3]_0 ;
  wire [29:0]cache_waddr;
  wire [28:0]\cache_waddr_reg[29]_0 ;
  wire [31:0]cache_wdata;
  wire [31:0]\cache_wdata_reg[31]_0 ;
  wire cache_wstart_i_1_n_0;
  wire cache_wstart_reg_n_0;
  wire [28:0]m_araddr;
  wire m_arready;
  wire m_arvalid;
  wire [28:0]m_awaddr;
  wire m_awready;
  wire [31:0]m_rdata;
  wire m_rready;
  wire m_rvalid;
  wire [31:0]m_wdata;
  wire m_wready;
  wire [3:0]m_wstrb;

  LUT6 #(
    .INIT(64'hFFFFFF002F002F00)) 
    \FSM_onehot_axi_wr_state[0]_i_1 
       (.I0(Q[0]),
        .I1(m_awready),
        .I2(cache_wstart_reg_n_0),
        .I3(\FSM_onehot_axi_wr_state_reg_n_0_[0] ),
        .I4(m_wready),
        .I5(Q[1]),
        .O(axi_wr_next_state__0[0]));
  LUT6 #(
    .INIT(64'hCFCCFFFF88888888)) 
    \FSM_onehot_axi_wr_state[1]_i_1 
       (.I0(cache_wstart_reg_n_0),
        .I1(\FSM_onehot_axi_wr_state_reg_n_0_[0] ),
        .I2(m_wready),
        .I3(Q[1]),
        .I4(m_awready),
        .I5(Q[0]),
        .O(axi_wr_next_state__0[1]));
  LUT6 #(
    .INIT(64'hFF44F000FFFFF000)) 
    \FSM_onehot_axi_wr_state[2]_i_1 
       (.I0(cache_wstart_reg_n_0),
        .I1(\FSM_onehot_axi_wr_state_reg_n_0_[0] ),
        .I2(m_awready),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(m_wready),
        .O(axi_wr_next_state__0[2]));
  (* FSM_ENCODED_STATES = "WR_WRITE_ADDR:010,WR_WRITE_DATA:100,WR_WAIT_ADDR:001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_axi_wr_state_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(axi_wr_next_state__0[0]),
        .PRE(\cache_raddr_reg[29]_0 ),
        .Q(\FSM_onehot_axi_wr_state_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "WR_WRITE_ADDR:010,WR_WRITE_DATA:100,WR_WAIT_ADDR:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axi_wr_state_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(axi_wr_next_state__0[1]),
        .Q(Q[0]));
  (* FSM_ENCODED_STATES = "WR_WRITE_ADDR:010,WR_WRITE_DATA:100,WR_WAIT_ADDR:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axi_wr_state_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(axi_wr_next_state__0[2]),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h30773044)) 
    \FSM_sequential_axi_rd_state[0]_i_1 
       (.I0(m_arready),
        .I1(axi_rd_state_reg[0]),
        .I2(m_rvalid),
        .I3(axi_rd_state_reg[1]),
        .I4(cache_rstart),
        .O(axi_rd_next_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h33883388)) 
    \FSM_sequential_axi_rd_state[1]_i_1 
       (.I0(m_arready),
        .I1(axi_rd_state_reg[0]),
        .I2(m_rvalid),
        .I3(axi_rd_state_reg[1]),
        .I4(cache_rstart),
        .O(axi_rd_next_state__0[1]));
  (* FSM_ENCODED_STATES = "RD_WAIT_ADDR:00,RD_READ_ADDR:01,RD_DRIVE_RDY:10,RD_READ_DATA:11" *) 
  FDCE \FSM_sequential_axi_rd_state_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(axi_rd_next_state__0[0]),
        .Q(axi_rd_state_reg[0]));
  (* FSM_ENCODED_STATES = "RD_WAIT_ADDR:00,RD_READ_ADDR:01,RD_DRIVE_RDY:10,RD_READ_DATA:11" *) 
  FDCE \FSM_sequential_axi_rd_state_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(axi_rd_next_state__0[1]),
        .Q(axi_rd_state_reg[1]));
  LUT5 #(
    .INIT(32'h30003000)) 
    \bk_rdata[31]_i_1 
       (.I0(m_arready),
        .I1(axi_rd_state_reg[0]),
        .I2(m_rvalid),
        .I3(axi_rd_state_reg[1]),
        .I4(cache_rstart),
        .O(\bk_rdata[31]_i_1_n_0 ));
  FDCE \bk_rdata_reg[0] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[0]),
        .Q(\bk_rdata_reg[31]_0 [0]));
  FDCE \bk_rdata_reg[10] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[10]),
        .Q(\bk_rdata_reg[31]_0 [10]));
  FDCE \bk_rdata_reg[11] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[11]),
        .Q(\bk_rdata_reg[31]_0 [11]));
  FDCE \bk_rdata_reg[12] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[12]),
        .Q(\bk_rdata_reg[31]_0 [12]));
  FDCE \bk_rdata_reg[13] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[13]),
        .Q(\bk_rdata_reg[31]_0 [13]));
  FDCE \bk_rdata_reg[14] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[14]),
        .Q(\bk_rdata_reg[31]_0 [14]));
  FDCE \bk_rdata_reg[15] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[15]),
        .Q(\bk_rdata_reg[31]_0 [15]));
  FDCE \bk_rdata_reg[16] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[16]),
        .Q(\bk_rdata_reg[31]_0 [16]));
  FDCE \bk_rdata_reg[17] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[17]),
        .Q(\bk_rdata_reg[31]_0 [17]));
  FDCE \bk_rdata_reg[18] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[18]),
        .Q(\bk_rdata_reg[31]_0 [18]));
  FDCE \bk_rdata_reg[19] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[19]),
        .Q(\bk_rdata_reg[31]_0 [19]));
  FDCE \bk_rdata_reg[1] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[1]),
        .Q(\bk_rdata_reg[31]_0 [1]));
  FDCE \bk_rdata_reg[20] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[20]),
        .Q(\bk_rdata_reg[31]_0 [20]));
  FDCE \bk_rdata_reg[21] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[21]),
        .Q(\bk_rdata_reg[31]_0 [21]));
  FDCE \bk_rdata_reg[22] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[22]),
        .Q(\bk_rdata_reg[31]_0 [22]));
  FDCE \bk_rdata_reg[23] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[23]),
        .Q(\bk_rdata_reg[31]_0 [23]));
  FDCE \bk_rdata_reg[24] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[24]),
        .Q(\bk_rdata_reg[31]_0 [24]));
  FDCE \bk_rdata_reg[25] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[25]),
        .Q(\bk_rdata_reg[31]_0 [25]));
  FDCE \bk_rdata_reg[26] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[26]),
        .Q(\bk_rdata_reg[31]_0 [26]));
  FDCE \bk_rdata_reg[27] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[27]),
        .Q(\bk_rdata_reg[31]_0 [27]));
  FDCE \bk_rdata_reg[28] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[28]),
        .Q(\bk_rdata_reg[31]_0 [28]));
  FDCE \bk_rdata_reg[29] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[29]),
        .Q(\bk_rdata_reg[31]_0 [29]));
  FDCE \bk_rdata_reg[2] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[2]),
        .Q(\bk_rdata_reg[31]_0 [2]));
  FDCE \bk_rdata_reg[30] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[30]),
        .Q(\bk_rdata_reg[31]_0 [30]));
  FDCE \bk_rdata_reg[31] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[31]),
        .Q(\bk_rdata_reg[31]_0 [31]));
  FDCE \bk_rdata_reg[3] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[3]),
        .Q(\bk_rdata_reg[31]_0 [3]));
  FDCE \bk_rdata_reg[4] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[4]),
        .Q(\bk_rdata_reg[31]_0 [4]));
  FDCE \bk_rdata_reg[5] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[5]),
        .Q(\bk_rdata_reg[31]_0 [5]));
  FDCE \bk_rdata_reg[6] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[6]),
        .Q(\bk_rdata_reg[31]_0 [6]));
  FDCE \bk_rdata_reg[7] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[7]),
        .Q(\bk_rdata_reg[31]_0 [7]));
  FDCE \bk_rdata_reg[8] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[8]),
        .Q(\bk_rdata_reg[31]_0 [8]));
  FDCE \bk_rdata_reg[9] 
       (.C(axi_clk),
        .CE(\bk_rdata[31]_i_1_n_0 ),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(m_rdata[9]),
        .Q(\bk_rdata_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'h00000000CC00CC00)) 
    \bk_sm_user[1]_i_2 
       (.I0(cache_rstart),
        .I1(axi_rd_state_reg[1]),
        .I2(m_rvalid),
        .I3(axi_rd_state_reg[0]),
        .I4(m_arready),
        .I5(\bk_sm_user_reg[1] ),
        .O(cache_rstart_reg_0));
  FDCE \cache_raddr_reg[0] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[0]),
        .Q(cache_raddr[0]));
  FDCE \cache_raddr_reg[10] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[10]),
        .Q(cache_raddr[10]));
  FDCE \cache_raddr_reg[11] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[11]),
        .Q(cache_raddr[11]));
  FDCE \cache_raddr_reg[12] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[12]),
        .Q(cache_raddr[12]));
  FDCE \cache_raddr_reg[13] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[13]),
        .Q(cache_raddr[13]));
  FDCE \cache_raddr_reg[14] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[14]),
        .Q(cache_raddr[14]));
  FDCE \cache_raddr_reg[15] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[15]),
        .Q(cache_raddr[15]));
  FDCE \cache_raddr_reg[16] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[16]),
        .Q(cache_raddr[16]));
  FDCE \cache_raddr_reg[17] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[17]),
        .Q(cache_raddr[17]));
  FDCE \cache_raddr_reg[18] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[18]),
        .Q(cache_raddr[18]));
  FDCE \cache_raddr_reg[19] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[19]),
        .Q(cache_raddr[19]));
  FDCE \cache_raddr_reg[1] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[1]),
        .Q(cache_raddr[1]));
  FDCE \cache_raddr_reg[20] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[20]),
        .Q(cache_raddr[20]));
  FDCE \cache_raddr_reg[21] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[21]),
        .Q(cache_raddr[21]));
  FDCE \cache_raddr_reg[22] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[22]),
        .Q(cache_raddr[22]));
  FDCE \cache_raddr_reg[23] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[23]),
        .Q(cache_raddr[23]));
  FDCE \cache_raddr_reg[24] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[24]),
        .Q(cache_raddr[24]));
  FDCE \cache_raddr_reg[25] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[25]),
        .Q(cache_raddr[25]));
  FDCE \cache_raddr_reg[26] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[26]),
        .Q(cache_raddr[26]));
  FDCE \cache_raddr_reg[27] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[27]),
        .Q(cache_raddr[27]));
  FDCE \cache_raddr_reg[29] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[28]),
        .Q(cache_raddr[29]));
  FDCE \cache_raddr_reg[2] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[2]),
        .Q(cache_raddr[2]));
  FDCE \cache_raddr_reg[3] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[3]),
        .Q(cache_raddr[3]));
  FDCE \cache_raddr_reg[4] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[4]),
        .Q(cache_raddr[4]));
  FDCE \cache_raddr_reg[5] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[5]),
        .Q(cache_raddr[5]));
  FDCE \cache_raddr_reg[6] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[6]),
        .Q(cache_raddr[6]));
  FDCE \cache_raddr_reg[7] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[7]),
        .Q(cache_raddr[7]));
  FDCE \cache_raddr_reg[8] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[8]),
        .Q(cache_raddr[8]));
  FDCE \cache_raddr_reg[9] 
       (.C(axi_clk),
        .CE(D[28]),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(D[9]),
        .Q(cache_raddr[9]));
  LUT6 #(
    .INIT(64'hF0FFFFFFA0AAAAAA)) 
    cache_rstart_i_1
       (.I0(D[28]),
        .I1(m_arready),
        .I2(axi_rd_state_reg[0]),
        .I3(m_rvalid),
        .I4(axi_rd_state_reg[1]),
        .I5(cache_rstart),
        .O(cache_rstart_i_1_n_0));
  FDCE cache_rstart_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(cache_rstart_i_1_n_0),
        .Q(cache_rstart));
  FDCE \cache_strb_reg[0] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_strb_reg[3]_0 [0]),
        .Q(cache_strb[0]));
  FDCE \cache_strb_reg[1] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_strb_reg[3]_0 [1]),
        .Q(cache_strb[1]));
  FDCE \cache_strb_reg[2] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_strb_reg[3]_0 [2]),
        .Q(cache_strb[2]));
  FDCE \cache_strb_reg[3] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_strb_reg[3]_0 [3]),
        .Q(cache_strb[3]));
  FDCE \cache_waddr_reg[0] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [0]),
        .Q(cache_waddr[0]));
  FDCE \cache_waddr_reg[10] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [10]),
        .Q(cache_waddr[10]));
  FDCE \cache_waddr_reg[11] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [11]),
        .Q(cache_waddr[11]));
  FDCE \cache_waddr_reg[12] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [12]),
        .Q(cache_waddr[12]));
  FDCE \cache_waddr_reg[13] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [13]),
        .Q(cache_waddr[13]));
  FDCE \cache_waddr_reg[14] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [14]),
        .Q(cache_waddr[14]));
  FDCE \cache_waddr_reg[15] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [15]),
        .Q(cache_waddr[15]));
  FDCE \cache_waddr_reg[16] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [16]),
        .Q(cache_waddr[16]));
  FDCE \cache_waddr_reg[17] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [17]),
        .Q(cache_waddr[17]));
  FDCE \cache_waddr_reg[18] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [18]),
        .Q(cache_waddr[18]));
  FDCE \cache_waddr_reg[19] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [19]),
        .Q(cache_waddr[19]));
  FDCE \cache_waddr_reg[1] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [1]),
        .Q(cache_waddr[1]));
  FDCE \cache_waddr_reg[20] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [20]),
        .Q(cache_waddr[20]));
  FDCE \cache_waddr_reg[21] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [21]),
        .Q(cache_waddr[21]));
  FDCE \cache_waddr_reg[22] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [22]),
        .Q(cache_waddr[22]));
  FDCE \cache_waddr_reg[23] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [23]),
        .Q(cache_waddr[23]));
  FDCE \cache_waddr_reg[24] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [24]),
        .Q(cache_waddr[24]));
  FDCE \cache_waddr_reg[25] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [25]),
        .Q(cache_waddr[25]));
  FDCE \cache_waddr_reg[26] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [26]),
        .Q(cache_waddr[26]));
  FDCE \cache_waddr_reg[27] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [27]),
        .Q(cache_waddr[27]));
  FDCE \cache_waddr_reg[29] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [28]),
        .Q(cache_waddr[29]));
  FDCE \cache_waddr_reg[2] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [2]),
        .Q(cache_waddr[2]));
  FDCE \cache_waddr_reg[3] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [3]),
        .Q(cache_waddr[3]));
  FDCE \cache_waddr_reg[4] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [4]),
        .Q(cache_waddr[4]));
  FDCE \cache_waddr_reg[5] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [5]),
        .Q(cache_waddr[5]));
  FDCE \cache_waddr_reg[6] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [6]),
        .Q(cache_waddr[6]));
  FDCE \cache_waddr_reg[7] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [7]),
        .Q(cache_waddr[7]));
  FDCE \cache_waddr_reg[8] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [8]),
        .Q(cache_waddr[8]));
  FDCE \cache_waddr_reg[9] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_waddr_reg[29]_0 [9]),
        .Q(cache_waddr[9]));
  FDCE \cache_wdata_reg[0] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [0]),
        .Q(cache_wdata[0]));
  FDCE \cache_wdata_reg[10] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [10]),
        .Q(cache_wdata[10]));
  FDCE \cache_wdata_reg[11] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [11]),
        .Q(cache_wdata[11]));
  FDCE \cache_wdata_reg[12] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [12]),
        .Q(cache_wdata[12]));
  FDCE \cache_wdata_reg[13] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [13]),
        .Q(cache_wdata[13]));
  FDCE \cache_wdata_reg[14] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [14]),
        .Q(cache_wdata[14]));
  FDCE \cache_wdata_reg[15] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [15]),
        .Q(cache_wdata[15]));
  FDCE \cache_wdata_reg[16] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [16]),
        .Q(cache_wdata[16]));
  FDCE \cache_wdata_reg[17] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [17]),
        .Q(cache_wdata[17]));
  FDCE \cache_wdata_reg[18] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [18]),
        .Q(cache_wdata[18]));
  FDCE \cache_wdata_reg[19] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [19]),
        .Q(cache_wdata[19]));
  FDCE \cache_wdata_reg[1] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [1]),
        .Q(cache_wdata[1]));
  FDCE \cache_wdata_reg[20] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [20]),
        .Q(cache_wdata[20]));
  FDCE \cache_wdata_reg[21] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [21]),
        .Q(cache_wdata[21]));
  FDCE \cache_wdata_reg[22] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [22]),
        .Q(cache_wdata[22]));
  FDCE \cache_wdata_reg[23] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [23]),
        .Q(cache_wdata[23]));
  FDCE \cache_wdata_reg[24] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [24]),
        .Q(cache_wdata[24]));
  FDCE \cache_wdata_reg[25] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [25]),
        .Q(cache_wdata[25]));
  FDCE \cache_wdata_reg[26] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [26]),
        .Q(cache_wdata[26]));
  FDCE \cache_wdata_reg[27] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [27]),
        .Q(cache_wdata[27]));
  FDCE \cache_wdata_reg[28] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [28]),
        .Q(cache_wdata[28]));
  FDCE \cache_wdata_reg[29] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [29]),
        .Q(cache_wdata[29]));
  FDCE \cache_wdata_reg[2] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [2]),
        .Q(cache_wdata[2]));
  FDCE \cache_wdata_reg[30] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [30]),
        .Q(cache_wdata[30]));
  FDCE \cache_wdata_reg[31] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [31]),
        .Q(cache_wdata[31]));
  FDCE \cache_wdata_reg[3] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [3]),
        .Q(cache_wdata[3]));
  FDCE \cache_wdata_reg[4] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [4]),
        .Q(cache_wdata[4]));
  FDCE \cache_wdata_reg[5] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [5]),
        .Q(cache_wdata[5]));
  FDCE \cache_wdata_reg[6] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [6]),
        .Q(cache_wdata[6]));
  FDCE \cache_wdata_reg[7] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [7]),
        .Q(cache_wdata[7]));
  FDCE \cache_wdata_reg[8] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [8]),
        .Q(cache_wdata[8]));
  FDCE \cache_wdata_reg[9] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(\cache_wdata_reg[31]_0 [9]),
        .Q(cache_wdata[9]));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBF0000)) 
    cache_wstart_i_1
       (.I0(\FSM_onehot_axi_wr_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .I2(m_wready),
        .I3(Q[0]),
        .I4(E),
        .I5(cache_wstart_reg_n_0),
        .O(cache_wstart_i_1_n_0));
  FDCE cache_wstart_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_raddr_reg[29]_0 ),
        .D(cache_wstart_i_1_n_0),
        .Q(cache_wstart_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[0]_INST_0 
       (.I0(cache_raddr[0]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[10]_INST_0 
       (.I0(cache_raddr[10]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[10]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[11]_INST_0 
       (.I0(cache_raddr[11]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[12]_INST_0 
       (.I0(cache_raddr[12]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[12]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[13]_INST_0 
       (.I0(cache_raddr[13]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[13]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[14]_INST_0 
       (.I0(cache_raddr[14]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[14]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[15]_INST_0 
       (.I0(cache_raddr[15]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[15]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[16]_INST_0 
       (.I0(cache_raddr[16]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[16]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[17]_INST_0 
       (.I0(cache_raddr[17]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[17]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[18]_INST_0 
       (.I0(cache_raddr[18]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[18]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[19]_INST_0 
       (.I0(cache_raddr[19]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[19]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[1]_INST_0 
       (.I0(cache_raddr[1]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[20]_INST_0 
       (.I0(cache_raddr[20]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[20]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[21]_INST_0 
       (.I0(cache_raddr[21]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[21]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[22]_INST_0 
       (.I0(cache_raddr[22]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[22]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[23]_INST_0 
       (.I0(cache_raddr[23]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[23]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[24]_INST_0 
       (.I0(cache_raddr[24]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[24]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[25]_INST_0 
       (.I0(cache_raddr[25]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[25]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[26]_INST_0 
       (.I0(cache_raddr[26]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[26]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[27]_INST_0 
       (.I0(cache_raddr[27]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[27]));
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[28]_INST_0 
       (.I0(cache_raddr[29]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[28]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[2]_INST_0 
       (.I0(cache_raddr[2]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[3]_INST_0 
       (.I0(cache_raddr[3]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[4]_INST_0 
       (.I0(cache_raddr[4]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[5]_INST_0 
       (.I0(cache_raddr[5]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[6]_INST_0 
       (.I0(cache_raddr[6]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[7]_INST_0 
       (.I0(cache_raddr[7]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[8]_INST_0 
       (.I0(cache_raddr[8]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_araddr[9]_INST_0 
       (.I0(cache_raddr[9]),
        .I1(axi_rd_state_reg[0]),
        .I2(axi_rd_state_reg[1]),
        .O(m_araddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_arvalid_INST_0
       (.I0(axi_rd_state_reg[0]),
        .I1(axi_rd_state_reg[1]),
        .O(m_arvalid));
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[0]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[0]),
        .O(m_awaddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[10]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[10]),
        .O(m_awaddr[10]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[11]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[11]),
        .O(m_awaddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[12]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[12]),
        .O(m_awaddr[12]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[13]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[13]),
        .O(m_awaddr[13]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[14]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[14]),
        .O(m_awaddr[14]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[15]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[15]),
        .O(m_awaddr[15]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[16]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[16]),
        .O(m_awaddr[16]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[17]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[17]),
        .O(m_awaddr[17]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[18]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[18]),
        .O(m_awaddr[18]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[19]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[19]),
        .O(m_awaddr[19]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[1]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[1]),
        .O(m_awaddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[20]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[20]),
        .O(m_awaddr[20]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[21]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[21]),
        .O(m_awaddr[21]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[22]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[22]),
        .O(m_awaddr[22]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[23]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[23]),
        .O(m_awaddr[23]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[24]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[24]),
        .O(m_awaddr[24]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[25]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[25]),
        .O(m_awaddr[25]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[26]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[26]),
        .O(m_awaddr[26]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[27]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[27]),
        .O(m_awaddr[27]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[28]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[29]),
        .O(m_awaddr[28]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[2]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[2]),
        .O(m_awaddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[3]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[3]),
        .O(m_awaddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[4]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[4]),
        .O(m_awaddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[5]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[5]),
        .O(m_awaddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[6]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[6]),
        .O(m_awaddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[7]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[7]),
        .O(m_awaddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[8]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[8]),
        .O(m_awaddr[8]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_awaddr[9]_INST_0 
       (.I0(Q[0]),
        .I1(cache_waddr[9]),
        .O(m_awaddr[9]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_rready_INST_0
       (.I0(axi_rd_state_reg[1]),
        .I1(axi_rd_state_reg[0]),
        .O(m_rready));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[0]_INST_0 
       (.I0(cache_wdata[0]),
        .I1(Q[1]),
        .O(m_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[10]_INST_0 
       (.I0(cache_wdata[10]),
        .I1(Q[1]),
        .O(m_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[11]_INST_0 
       (.I0(cache_wdata[11]),
        .I1(Q[1]),
        .O(m_wdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[12]_INST_0 
       (.I0(cache_wdata[12]),
        .I1(Q[1]),
        .O(m_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[13]_INST_0 
       (.I0(cache_wdata[13]),
        .I1(Q[1]),
        .O(m_wdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[14]_INST_0 
       (.I0(cache_wdata[14]),
        .I1(Q[1]),
        .O(m_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[15]_INST_0 
       (.I0(cache_wdata[15]),
        .I1(Q[1]),
        .O(m_wdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[16]_INST_0 
       (.I0(cache_wdata[16]),
        .I1(Q[1]),
        .O(m_wdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[17]_INST_0 
       (.I0(cache_wdata[17]),
        .I1(Q[1]),
        .O(m_wdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[18]_INST_0 
       (.I0(cache_wdata[18]),
        .I1(Q[1]),
        .O(m_wdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[19]_INST_0 
       (.I0(cache_wdata[19]),
        .I1(Q[1]),
        .O(m_wdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[1]_INST_0 
       (.I0(cache_wdata[1]),
        .I1(Q[1]),
        .O(m_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[20]_INST_0 
       (.I0(cache_wdata[20]),
        .I1(Q[1]),
        .O(m_wdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[21]_INST_0 
       (.I0(cache_wdata[21]),
        .I1(Q[1]),
        .O(m_wdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[22]_INST_0 
       (.I0(cache_wdata[22]),
        .I1(Q[1]),
        .O(m_wdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[23]_INST_0 
       (.I0(cache_wdata[23]),
        .I1(Q[1]),
        .O(m_wdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[24]_INST_0 
       (.I0(cache_wdata[24]),
        .I1(Q[1]),
        .O(m_wdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[25]_INST_0 
       (.I0(cache_wdata[25]),
        .I1(Q[1]),
        .O(m_wdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[26]_INST_0 
       (.I0(cache_wdata[26]),
        .I1(Q[1]),
        .O(m_wdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[27]_INST_0 
       (.I0(cache_wdata[27]),
        .I1(Q[1]),
        .O(m_wdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[28]_INST_0 
       (.I0(cache_wdata[28]),
        .I1(Q[1]),
        .O(m_wdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[29]_INST_0 
       (.I0(cache_wdata[29]),
        .I1(Q[1]),
        .O(m_wdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[2]_INST_0 
       (.I0(cache_wdata[2]),
        .I1(Q[1]),
        .O(m_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[30]_INST_0 
       (.I0(cache_wdata[30]),
        .I1(Q[1]),
        .O(m_wdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[31]_INST_0 
       (.I0(cache_wdata[31]),
        .I1(Q[1]),
        .O(m_wdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[3]_INST_0 
       (.I0(cache_wdata[3]),
        .I1(Q[1]),
        .O(m_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[4]_INST_0 
       (.I0(cache_wdata[4]),
        .I1(Q[1]),
        .O(m_wdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[5]_INST_0 
       (.I0(cache_wdata[5]),
        .I1(Q[1]),
        .O(m_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[6]_INST_0 
       (.I0(cache_wdata[6]),
        .I1(Q[1]),
        .O(m_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[7]_INST_0 
       (.I0(cache_wdata[7]),
        .I1(Q[1]),
        .O(m_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[8]_INST_0 
       (.I0(cache_wdata[8]),
        .I1(Q[1]),
        .O(m_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wdata[9]_INST_0 
       (.I0(cache_wdata[9]),
        .I1(Q[1]),
        .O(m_wdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wstrb[0]_INST_0 
       (.I0(cache_strb[0]),
        .I1(Q[1]),
        .O(m_wstrb[0]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wstrb[1]_INST_0 
       (.I0(cache_strb[1]),
        .I1(Q[1]),
        .O(m_wstrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wstrb[2]_INST_0 
       (.I0(cache_strb[2]),
        .I1(Q[1]),
        .O(m_wstrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_wstrb[3]_INST_0 
       (.I0(cache_strb[3]),
        .I1(Q[1]),
        .O(m_wstrb[3]));
endmodule

(* ORIG_REF_NAME = "axilite_slave" *) 
module design_1_ps_axil_0_0_axilite_slave
   (cache_rstart_reg_0,
    cache_rdone_reg_0,
    cache_wstart_reg_0,
    bk_valid_reg,
    cache_rstart_reg_1,
    wr_mb050_out,
    next_ss_reg,
    trig_sm_rd_reg_i_3_0,
    trig_sm_wr143_out,
    cache_rdone_reg_1,
    cache_rstart_reg_2,
    next_ss_reg_0,
    bk_ls_addr,
    trig_sm_wr0,
    cache_rdone_reg_2,
    \cache_wdata_reg[14]_0 ,
    cache_wstart_reg_1,
    \cache_strb_reg[1]_0 ,
    Q,
    \cache_strb_reg[2]_0 ,
    \cache_strb_reg[3]_0 ,
    cache_wdone_reg_0,
    cache_wdone_reg_1,
    cache_wdone_reg_2,
    next_ss_reg_1,
    \cache_wdata_reg[27]_0 ,
    cache_rdone_reg_3,
    s_awready,
    s_rvalid,
    bk_ls_wdata,
    bk_ls_wstrb,
    bk_ls_valid,
    \FSM_onehot_axi_rd_state_reg[1]_0 ,
    s_rdata,
    \FSM_sequential_axi_state_reg[2] ,
    cache_rdone_reg_4,
    next_ss_reg_2,
    next_ss_reg_3,
    \FSM_sequential_axi_wr_state_reg[1]_0 ,
    next_ss_reg_4,
    axi_clk,
    \cache_strb_reg[3]_1 ,
    bk_ss_valid,
    wr_mb_reg,
    next_ss,
    do_nothing_reg,
    do_nothing_reg_0,
    do_nothing1,
    \bk_sm_data_reg[14] ,
    \bk_sm_data_reg[14]_0 ,
    \bk_sm_data_reg[14]_1 ,
    wr_mb,
    \mb_regs_reg[7][31] ,
    \mb_regs_reg[1][31] ,
    s_arvalid,
    cc_aa_enable,
    s_rready,
    s_awvalid,
    s_wvalid,
    E,
    cache_wdone_reg_3,
    \first_ss_tdata_reg[0] ,
    \first_ss_tdata_reg[0]_0 ,
    D,
    s_awaddr,
    s_araddr,
    s_wdata,
    s_wstrb);
  output cache_rstart_reg_0;
  output cache_rdone_reg_0;
  output cache_wstart_reg_0;
  output bk_valid_reg;
  output cache_rstart_reg_1;
  output wr_mb050_out;
  output next_ss_reg;
  output trig_sm_rd_reg_i_3_0;
  output trig_sm_wr143_out;
  output cache_rdone_reg_1;
  output cache_rstart_reg_2;
  output [0:0]next_ss_reg_0;
  output [14:0]bk_ls_addr;
  output trig_sm_wr0;
  output cache_rdone_reg_2;
  output \cache_wdata_reg[14]_0 ;
  output cache_wstart_reg_1;
  output \cache_strb_reg[1]_0 ;
  output [3:0]Q;
  output \cache_strb_reg[2]_0 ;
  output \cache_strb_reg[3]_0 ;
  output cache_wdone_reg_0;
  output cache_wdone_reg_1;
  output cache_wdone_reg_2;
  output [31:0]next_ss_reg_1;
  output [13:0]\cache_wdata_reg[27]_0 ;
  output [3:0]cache_rdone_reg_3;
  output s_awready;
  output s_rvalid;
  output [14:0]bk_ls_wdata;
  output [0:0]bk_ls_wstrb;
  output bk_ls_valid;
  output [0:0]\FSM_onehot_axi_rd_state_reg[1]_0 ;
  output [31:0]s_rdata;
  output [0:0]\FSM_sequential_axi_state_reg[2] ;
  output cache_rdone_reg_4;
  output next_ss_reg_2;
  output next_ss_reg_3;
  output [0:0]\FSM_sequential_axi_wr_state_reg[1]_0 ;
  output next_ss_reg_4;
  input axi_clk;
  input \cache_strb_reg[3]_1 ;
  input bk_ss_valid;
  input wr_mb_reg;
  input next_ss;
  input do_nothing_reg;
  input do_nothing_reg_0;
  input do_nothing1;
  input \bk_sm_data_reg[14] ;
  input \bk_sm_data_reg[14]_0 ;
  input [0:0]\bk_sm_data_reg[14]_1 ;
  input wr_mb;
  input [2:0]\mb_regs_reg[7][31] ;
  input [31:0]\mb_regs_reg[1][31] ;
  input s_arvalid;
  input cc_aa_enable;
  input s_rready;
  input s_awvalid;
  input s_wvalid;
  input [0:0]E;
  input cache_wdone_reg_3;
  input [0:0]\first_ss_tdata_reg[0] ;
  input \first_ss_tdata_reg[0]_0 ;
  input [31:0]D;
  input [14:0]s_awaddr;
  input [14:0]s_araddr;
  input [31:0]s_wdata;
  input [3:0]s_wstrb;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_onehot_axi_rd_state[1]_i_2_n_0 ;
  wire [0:0]\FSM_onehot_axi_rd_state_reg[1]_0 ;
  wire [0:0]\FSM_sequential_axi_state_reg[2] ;
  wire [0:0]\FSM_sequential_axi_wr_state_reg[1]_0 ;
  wire [3:0]Q;
  wire axi_clk;
  wire [2:0]axi_rd_next_state__0;
  wire [0:0]axi_rd_state;
  wire [1:1]axi_rd_state_reg;
  wire [1:0]axi_wr_next_state__0;
  wire [1:0]axi_wr_state_reg;
  wire [14:0]bk_ls_addr;
  wire bk_ls_valid;
  wire [14:0]bk_ls_wdata;
  wire [0:0]bk_ls_wstrb;
  wire \bk_sm_data_reg[14] ;
  wire \bk_sm_data_reg[14]_0 ;
  wire [0:0]\bk_sm_data_reg[14]_1 ;
  wire bk_ss_valid;
  wire bk_valid_reg;
  wire \cache_raddr_reg_n_0_[0] ;
  wire \cache_raddr_reg_n_0_[10] ;
  wire \cache_raddr_reg_n_0_[11] ;
  wire \cache_raddr_reg_n_0_[12] ;
  wire \cache_raddr_reg_n_0_[13] ;
  wire \cache_raddr_reg_n_0_[14] ;
  wire \cache_raddr_reg_n_0_[1] ;
  wire \cache_raddr_reg_n_0_[2] ;
  wire \cache_raddr_reg_n_0_[3] ;
  wire \cache_raddr_reg_n_0_[4] ;
  wire \cache_raddr_reg_n_0_[5] ;
  wire \cache_raddr_reg_n_0_[6] ;
  wire \cache_raddr_reg_n_0_[7] ;
  wire \cache_raddr_reg_n_0_[8] ;
  wire \cache_raddr_reg_n_0_[9] ;
  wire [31:0]cache_rdata;
  wire cache_rdone_i_1_n_0;
  wire cache_rdone_reg_0;
  wire cache_rdone_reg_1;
  wire cache_rdone_reg_2;
  wire [3:0]cache_rdone_reg_3;
  wire cache_rdone_reg_4;
  wire cache_rstart_i_1__0_n_0;
  wire cache_rstart_reg_0;
  wire cache_rstart_reg_1;
  wire cache_rstart_reg_2;
  wire \cache_strb_reg[1]_0 ;
  wire \cache_strb_reg[2]_0 ;
  wire \cache_strb_reg[3]_0 ;
  wire \cache_strb_reg[3]_1 ;
  wire \cache_waddr_reg_n_0_[0] ;
  wire \cache_waddr_reg_n_0_[10] ;
  wire \cache_waddr_reg_n_0_[11] ;
  wire \cache_waddr_reg_n_0_[12] ;
  wire \cache_waddr_reg_n_0_[13] ;
  wire \cache_waddr_reg_n_0_[14] ;
  wire \cache_waddr_reg_n_0_[1] ;
  wire \cache_waddr_reg_n_0_[2] ;
  wire \cache_waddr_reg_n_0_[3] ;
  wire \cache_waddr_reg_n_0_[4] ;
  wire \cache_waddr_reg_n_0_[5] ;
  wire \cache_waddr_reg_n_0_[6] ;
  wire \cache_waddr_reg_n_0_[7] ;
  wire \cache_waddr_reg_n_0_[8] ;
  wire \cache_waddr_reg_n_0_[9] ;
  wire \cache_wdata_reg[14]_0 ;
  wire [13:0]\cache_wdata_reg[27]_0 ;
  wire \cache_wdata_reg_n_0_[10] ;
  wire \cache_wdata_reg_n_0_[11] ;
  wire \cache_wdata_reg_n_0_[12] ;
  wire \cache_wdata_reg_n_0_[13] ;
  wire \cache_wdata_reg_n_0_[14] ;
  wire \cache_wdata_reg_n_0_[1] ;
  wire \cache_wdata_reg_n_0_[28] ;
  wire \cache_wdata_reg_n_0_[29] ;
  wire \cache_wdata_reg_n_0_[2] ;
  wire \cache_wdata_reg_n_0_[30] ;
  wire \cache_wdata_reg_n_0_[31] ;
  wire \cache_wdata_reg_n_0_[3] ;
  wire \cache_wdata_reg_n_0_[4] ;
  wire \cache_wdata_reg_n_0_[5] ;
  wire \cache_wdata_reg_n_0_[6] ;
  wire \cache_wdata_reg_n_0_[7] ;
  wire \cache_wdata_reg_n_0_[8] ;
  wire \cache_wdata_reg_n_0_[9] ;
  wire cache_wdone_i_1_n_0;
  wire cache_wdone_reg_0;
  wire cache_wdone_reg_1;
  wire cache_wdone_reg_2;
  wire cache_wdone_reg_3;
  wire cache_wdone_reg_n_0;
  wire cache_wstart_i_1__0_n_0;
  wire cache_wstart_reg_0;
  wire cache_wstart_reg_1;
  wire cc_aa_enable;
  wire do_nothing1;
  wire do_nothing_reg;
  wire do_nothing_reg_0;
  wire do_nothing_reg_i_3_n_0;
  wire [0:0]\first_ss_tdata_reg[0] ;
  wire \first_ss_tdata_reg[0]_0 ;
  wire [31:0]\mb_regs_reg[1][31] ;
  wire [2:0]\mb_regs_reg[7][31] ;
  wire next_ss;
  wire next_ss_reg;
  wire [0:0]next_ss_reg_0;
  wire [31:0]next_ss_reg_1;
  wire next_ss_reg_2;
  wire next_ss_reg_3;
  wire next_ss_reg_4;
  wire r_grant;
  wire r_grant9_out;
  wire r_req_i_1_n_0;
  wire r_req_reg_n_0;
  wire rd_mb_reg_i_3_n_0;
  wire [14:0]s_araddr;
  wire s_arvalid;
  wire [14:0]s_awaddr;
  wire s_awready;
  wire s_awvalid;
  wire [31:0]s_rdata;
  wire s_rready;
  wire s_rvalid;
  wire [31:0]s_wdata;
  wire [3:0]s_wstrb;
  wire s_wvalid;
  wire trig_sm_rd_reg_i_3_0;
  wire trig_sm_rd_reg_i_3_n_0;
  wire trig_sm_wr0;
  wire trig_sm_wr143_out;
  wire w_grant;
  wire w_grant_i_1_n_0;
  wire w_req_i_1_n_0;
  wire w_req_reg_n_0;
  wire wr_aa_reg_i_3_n_0;
  wire wr_mb;
  wire wr_mb050_out;
  wire wr_mb_reg;

  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \/i_ 
       (.I0(r_req_reg_n_0),
        .I1(w_req_reg_n_0),
        .O(r_grant9_out));
  LUT6 #(
    .INIT(64'hFFF0F0F070707070)) 
    \FSM_onehot_axi_rd_state[0]_i_1 
       (.I0(s_arvalid),
        .I1(cc_aa_enable),
        .I2(axi_rd_state),
        .I3(s_rready),
        .I4(cache_rdone_reg_0),
        .I5(axi_rd_state_reg),
        .O(axi_rd_next_state__0[0]));
  LUT5 #(
    .INIT(32'hFCCC88CC)) 
    \FSM_onehot_axi_rd_state[1]_i_1 
       (.I0(\FSM_onehot_axi_rd_state[1]_i_2_n_0 ),
        .I1(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .I2(cc_aa_enable),
        .I3(s_arvalid),
        .I4(axi_rd_state),
        .O(axi_rd_next_state__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \FSM_onehot_axi_rd_state[1]_i_2 
       (.I0(cache_rdone_reg_0),
        .I1(s_rready),
        .I2(axi_rd_state_reg),
        .O(\FSM_onehot_axi_rd_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFC8FFDDBF88AA88)) 
    \FSM_onehot_axi_rd_state[2]_i_1 
       (.I0(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .I1(s_arvalid),
        .I2(cc_aa_enable),
        .I3(axi_rd_state_reg),
        .I4(axi_rd_state),
        .I5(\FSM_onehot_axi_rd_state[1]_i_2_n_0 ),
        .O(axi_rd_next_state__0[2]));
  (* FSM_ENCODED_STATES = "RD_READ_ADDR:010,RD_READ_DATA:100,RD_WAIT_ADDR:001" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_axi_rd_state_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .D(axi_rd_next_state__0[0]),
        .PRE(\cache_strb_reg[3]_1 ),
        .Q(axi_rd_state));
  (* FSM_ENCODED_STATES = "RD_READ_ADDR:010,RD_READ_DATA:100,RD_WAIT_ADDR:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axi_rd_state_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(axi_rd_next_state__0[1]),
        .Q(\FSM_onehot_axi_rd_state_reg[1]_0 ));
  (* FSM_ENCODED_STATES = "RD_READ_ADDR:010,RD_READ_DATA:100,RD_WAIT_ADDR:001" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axi_rd_state_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(axi_rd_next_state__0[2]),
        .Q(axi_rd_state_reg));
  LUT6 #(
    .INIT(64'h30AF30A03FA03FA0)) 
    \FSM_sequential_axi_wr_state[0]_i_1 
       (.I0(s_wvalid),
        .I1(cache_wdone_reg_n_0),
        .I2(axi_wr_state_reg[1]),
        .I3(axi_wr_state_reg[0]),
        .I4(cc_aa_enable),
        .I5(s_awvalid),
        .O(axi_wr_next_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h74CC)) 
    \FSM_sequential_axi_wr_state[1]_i_1 
       (.I0(cache_wdone_reg_n_0),
        .I1(axi_wr_state_reg[1]),
        .I2(s_awvalid),
        .I3(axi_wr_state_reg[0]),
        .O(axi_wr_next_state__0[1]));
  (* FSM_ENCODED_STATES = "WR_WRITE_ADDR:01,WR_WRITE_DATA:10,WR_WRITE_WAIT_BK:11,WR_WAIT_ADDR:00" *) 
  FDCE \FSM_sequential_axi_wr_state_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(axi_wr_next_state__0[0]),
        .Q(axi_wr_state_reg[0]));
  (* FSM_ENCODED_STATES = "WR_WRITE_ADDR:01,WR_WRITE_DATA:10,WR_WRITE_WAIT_BK:11,WR_WAIT_ADDR:00" *) 
  FDCE \FSM_sequential_axi_wr_state_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(axi_wr_next_state__0[1]),
        .Q(axi_wr_state_reg[1]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \aa_index_reg[0]_i_1 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[2] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[2] ),
        .O(bk_ls_addr[2]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \aa_index_reg[1]_i_1 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[3] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[3] ),
        .O(bk_ls_addr[3]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \aa_index_reg[2]_i_1 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[4] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[4] ),
        .O(bk_ls_addr[4]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \aa_index_reg[3]_i_1 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[5] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[5] ),
        .O(bk_ls_addr[5]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \aa_index_reg[4]_i_1 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[6] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[6] ),
        .O(bk_ls_addr[6]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \aa_index_reg[5]_i_1 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[7] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[7] ),
        .O(bk_ls_addr[7]));
  LUT6 #(
    .INIT(64'hF7F7F7F700F7FFF7)) 
    \aa_index_reg[6]_i_1 
       (.I0(\cache_waddr_reg_n_0_[8] ),
        .I1(cache_wstart_reg_0),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_rstart_reg_0),
        .I4(\cache_raddr_reg_n_0_[8] ),
        .I5(cache_rdone_reg_0),
        .O(cache_rdone_reg_3[0]));
  LUT6 #(
    .INIT(64'h8888F808777707F7)) 
    \aa_index_reg[7]_i_1 
       (.I0(\cache_waddr_reg_n_0_[9] ),
        .I1(cache_wstart_reg_1),
        .I2(cache_rstart_reg_0),
        .I3(\cache_raddr_reg_n_0_[9] ),
        .I4(cache_rdone_reg_0),
        .I5(bk_ls_addr[8]),
        .O(cache_rdone_reg_3[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \aa_index_reg[7]_i_2 
       (.I0(cache_wstart_reg_0),
        .I1(cache_wdone_reg_n_0),
        .O(cache_wstart_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \aa_index_reg[8]_i_1 
       (.I0(bk_ls_addr[10]),
        .I1(bk_ls_addr[8]),
        .I2(bk_ls_addr[9]),
        .O(cache_rdone_reg_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \aa_index_reg[9]_i_1 
       (.I0(bk_ls_addr[11]),
        .I1(bk_ls_addr[10]),
        .I2(bk_ls_addr[9]),
        .I3(bk_ls_addr[8]),
        .O(cache_rdone_reg_3[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \aa_index_reg[9]_i_2 
       (.I0(trig_sm_wr143_out),
        .I1(wr_mb050_out),
        .I2(next_ss),
        .O(next_ss_reg_0));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \aa_index_reg[9]_i_4 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[11] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[11] ),
        .O(bk_ls_addr[11]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \aa_index_reg[9]_i_5 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[10] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[10] ),
        .O(bk_ls_addr[10]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \aa_index_reg[9]_i_6 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[9] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[9] ),
        .O(bk_ls_addr[9]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \aa_index_reg[9]_i_7 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[8] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[8] ),
        .O(bk_ls_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \aa_regs[0][0]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg[27]_0 [0]),
        .O(bk_ls_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h55051101)) 
    \bk_lm_waddr[29]_i_4 
       (.I0(bk_ss_valid),
        .I1(cache_rstart_reg_0),
        .I2(cache_wstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_rdone_reg_0),
        .O(bk_valid_reg));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \bk_sm_data[0]_i_2 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[0] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[0] ),
        .O(bk_ls_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[10]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[10] ),
        .O(bk_ls_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[11]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[11] ),
        .O(bk_ls_wdata[11]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \bk_sm_data[12]_i_2 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[12] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[12] ),
        .O(bk_ls_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[12]_i_3 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[12] ),
        .O(bk_ls_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[13]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[13] ),
        .O(bk_ls_wdata[13]));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \bk_sm_data[14]_i_2 
       (.I0(bk_ls_addr[14]),
        .I1(\bk_sm_data_reg[14] ),
        .I2(cache_wstart_reg_1),
        .I3(\cache_wdata_reg_n_0_[14] ),
        .I4(\bk_sm_data_reg[14]_0 ),
        .I5(\bk_sm_data_reg[14]_1 ),
        .O(\cache_wdata_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \bk_sm_data[14]_i_3 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[14] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[14] ),
        .O(bk_ls_addr[14]));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    \bk_sm_data[1]_i_2 
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[1] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[1] ),
        .O(bk_ls_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[1]_i_3 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[1] ),
        .O(bk_ls_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[28]_i_4 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[28] ),
        .O(bk_ls_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h0B000800)) 
    \bk_sm_data[29]_i_2 
       (.I0(Q[1]),
        .I1(\bk_sm_data_reg[14] ),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[29] ),
        .O(\cache_strb_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[2]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[2] ),
        .O(bk_ls_wdata[2]));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \bk_sm_data[30]_i_2 
       (.I0(Q[2]),
        .I1(\bk_sm_data_reg[14] ),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[30] ),
        .O(\cache_strb_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \bk_sm_data[31]_i_4 
       (.I0(Q[3]),
        .I1(\bk_sm_data_reg[14] ),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[31] ),
        .O(\cache_strb_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[3]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[3] ),
        .O(bk_ls_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[4]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[4] ),
        .O(bk_ls_wdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[5]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[5] ),
        .O(bk_ls_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[6]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[6] ),
        .O(bk_ls_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[7]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[7] ),
        .O(bk_ls_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[8]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[8] ),
        .O(bk_ls_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \bk_sm_data[9]_i_2 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(\cache_wdata_reg_n_0_[9] ),
        .O(bk_ls_wdata[9]));
  FDCE \cache_raddr_reg[0] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[0]),
        .Q(\cache_raddr_reg_n_0_[0] ));
  FDCE \cache_raddr_reg[10] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[10]),
        .Q(\cache_raddr_reg_n_0_[10] ));
  FDCE \cache_raddr_reg[11] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[11]),
        .Q(\cache_raddr_reg_n_0_[11] ));
  FDCE \cache_raddr_reg[12] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[12]),
        .Q(\cache_raddr_reg_n_0_[12] ));
  FDCE \cache_raddr_reg[13] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[13]),
        .Q(\cache_raddr_reg_n_0_[13] ));
  FDCE \cache_raddr_reg[14] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[14]),
        .Q(\cache_raddr_reg_n_0_[14] ));
  FDCE \cache_raddr_reg[1] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[1]),
        .Q(\cache_raddr_reg_n_0_[1] ));
  FDCE \cache_raddr_reg[2] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[2]),
        .Q(\cache_raddr_reg_n_0_[2] ));
  FDCE \cache_raddr_reg[3] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[3]),
        .Q(\cache_raddr_reg_n_0_[3] ));
  FDCE \cache_raddr_reg[4] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[4]),
        .Q(\cache_raddr_reg_n_0_[4] ));
  FDCE \cache_raddr_reg[5] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[5]),
        .Q(\cache_raddr_reg_n_0_[5] ));
  FDCE \cache_raddr_reg[6] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[6]),
        .Q(\cache_raddr_reg_n_0_[6] ));
  FDCE \cache_raddr_reg[7] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[7]),
        .Q(\cache_raddr_reg_n_0_[7] ));
  FDCE \cache_raddr_reg[8] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[8]),
        .Q(\cache_raddr_reg_n_0_[8] ));
  FDCE \cache_raddr_reg[9] 
       (.C(axi_clk),
        .CE(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_araddr[9]),
        .Q(\cache_raddr_reg_n_0_[9] ));
  FDCE \cache_rdata_reg[0] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[0]),
        .Q(cache_rdata[0]));
  FDCE \cache_rdata_reg[10] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[10]),
        .Q(cache_rdata[10]));
  FDCE \cache_rdata_reg[11] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[11]),
        .Q(cache_rdata[11]));
  FDCE \cache_rdata_reg[12] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[12]),
        .Q(cache_rdata[12]));
  FDCE \cache_rdata_reg[13] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[13]),
        .Q(cache_rdata[13]));
  FDCE \cache_rdata_reg[14] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[14]),
        .Q(cache_rdata[14]));
  FDCE \cache_rdata_reg[15] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[15]),
        .Q(cache_rdata[15]));
  FDCE \cache_rdata_reg[16] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[16]),
        .Q(cache_rdata[16]));
  FDCE \cache_rdata_reg[17] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[17]),
        .Q(cache_rdata[17]));
  FDCE \cache_rdata_reg[18] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[18]),
        .Q(cache_rdata[18]));
  FDCE \cache_rdata_reg[19] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[19]),
        .Q(cache_rdata[19]));
  FDCE \cache_rdata_reg[1] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[1]),
        .Q(cache_rdata[1]));
  FDCE \cache_rdata_reg[20] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[20]),
        .Q(cache_rdata[20]));
  FDCE \cache_rdata_reg[21] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[21]),
        .Q(cache_rdata[21]));
  FDCE \cache_rdata_reg[22] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[22]),
        .Q(cache_rdata[22]));
  FDCE \cache_rdata_reg[23] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[23]),
        .Q(cache_rdata[23]));
  FDCE \cache_rdata_reg[24] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[24]),
        .Q(cache_rdata[24]));
  FDCE \cache_rdata_reg[25] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[25]),
        .Q(cache_rdata[25]));
  FDCE \cache_rdata_reg[26] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[26]),
        .Q(cache_rdata[26]));
  FDCE \cache_rdata_reg[27] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[27]),
        .Q(cache_rdata[27]));
  FDCE \cache_rdata_reg[28] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[28]),
        .Q(cache_rdata[28]));
  FDCE \cache_rdata_reg[29] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[29]),
        .Q(cache_rdata[29]));
  FDCE \cache_rdata_reg[2] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[2]),
        .Q(cache_rdata[2]));
  FDCE \cache_rdata_reg[30] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[30]),
        .Q(cache_rdata[30]));
  FDCE \cache_rdata_reg[31] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[31]),
        .Q(cache_rdata[31]));
  FDCE \cache_rdata_reg[3] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[3]),
        .Q(cache_rdata[3]));
  FDCE \cache_rdata_reg[4] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[4]),
        .Q(cache_rdata[4]));
  FDCE \cache_rdata_reg[5] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[5]),
        .Q(cache_rdata[5]));
  FDCE \cache_rdata_reg[6] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[6]),
        .Q(cache_rdata[6]));
  FDCE \cache_rdata_reg[7] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[7]),
        .Q(cache_rdata[7]));
  FDCE \cache_rdata_reg[8] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[8]),
        .Q(cache_rdata[8]));
  FDCE \cache_rdata_reg[9] 
       (.C(axi_clk),
        .CE(E),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(D[9]),
        .Q(cache_rdata[9]));
  LUT6 #(
    .INIT(64'hEFFFFFFFEF00FF00)) 
    cache_rdone_i_1
       (.I0(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .I1(axi_rd_state),
        .I2(s_rready),
        .I3(cache_rdone_reg_0),
        .I4(axi_rd_state_reg),
        .I5(E),
        .O(cache_rdone_i_1_n_0));
  FDCE cache_rdone_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(cache_rdone_i_1_n_0),
        .Q(cache_rdone_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h4544CCCC)) 
    cache_rstart_i_1__0
       (.I0(cache_rdone_reg_0),
        .I1(cache_rstart_reg_0),
        .I2(cache_wstart_reg_0),
        .I3(r_grant),
        .I4(axi_rd_state_reg),
        .O(cache_rstart_i_1__0_n_0));
  FDCE cache_rstart_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(cache_rstart_i_1__0_n_0),
        .Q(cache_rstart_reg_0));
  FDCE \cache_strb_reg[0] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wstrb[0]),
        .Q(Q[0]));
  FDCE \cache_strb_reg[1] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wstrb[1]),
        .Q(Q[1]));
  FDCE \cache_strb_reg[2] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wstrb[2]),
        .Q(Q[2]));
  FDCE \cache_strb_reg[3] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wstrb[3]),
        .Q(Q[3]));
  FDCE \cache_waddr_reg[0] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[0]),
        .Q(\cache_waddr_reg_n_0_[0] ));
  FDCE \cache_waddr_reg[10] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[10]),
        .Q(\cache_waddr_reg_n_0_[10] ));
  FDCE \cache_waddr_reg[11] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[11]),
        .Q(\cache_waddr_reg_n_0_[11] ));
  FDCE \cache_waddr_reg[12] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[12]),
        .Q(\cache_waddr_reg_n_0_[12] ));
  FDCE \cache_waddr_reg[13] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[13]),
        .Q(\cache_waddr_reg_n_0_[13] ));
  FDCE \cache_waddr_reg[14] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[14]),
        .Q(\cache_waddr_reg_n_0_[14] ));
  FDCE \cache_waddr_reg[1] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[1]),
        .Q(\cache_waddr_reg_n_0_[1] ));
  FDCE \cache_waddr_reg[2] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[2]),
        .Q(\cache_waddr_reg_n_0_[2] ));
  FDCE \cache_waddr_reg[3] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[3]),
        .Q(\cache_waddr_reg_n_0_[3] ));
  FDCE \cache_waddr_reg[4] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[4]),
        .Q(\cache_waddr_reg_n_0_[4] ));
  FDCE \cache_waddr_reg[5] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[5]),
        .Q(\cache_waddr_reg_n_0_[5] ));
  FDCE \cache_waddr_reg[6] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[6]),
        .Q(\cache_waddr_reg_n_0_[6] ));
  FDCE \cache_waddr_reg[7] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[7]),
        .Q(\cache_waddr_reg_n_0_[7] ));
  FDCE \cache_waddr_reg[8] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[8]),
        .Q(\cache_waddr_reg_n_0_[8] ));
  FDCE \cache_waddr_reg[9] 
       (.C(axi_clk),
        .CE(s_awready),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_awaddr[9]),
        .Q(\cache_waddr_reg_n_0_[9] ));
  FDCE \cache_wdata_reg[0] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[0]),
        .Q(\cache_wdata_reg[27]_0 [0]));
  FDCE \cache_wdata_reg[10] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[10]),
        .Q(\cache_wdata_reg_n_0_[10] ));
  FDCE \cache_wdata_reg[11] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[11]),
        .Q(\cache_wdata_reg_n_0_[11] ));
  FDCE \cache_wdata_reg[12] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[12]),
        .Q(\cache_wdata_reg_n_0_[12] ));
  FDCE \cache_wdata_reg[13] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[13]),
        .Q(\cache_wdata_reg_n_0_[13] ));
  FDCE \cache_wdata_reg[14] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[14]),
        .Q(\cache_wdata_reg_n_0_[14] ));
  FDCE \cache_wdata_reg[15] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[15]),
        .Q(\cache_wdata_reg[27]_0 [1]));
  FDCE \cache_wdata_reg[16] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[16]),
        .Q(\cache_wdata_reg[27]_0 [2]));
  FDCE \cache_wdata_reg[17] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[17]),
        .Q(\cache_wdata_reg[27]_0 [3]));
  FDCE \cache_wdata_reg[18] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[18]),
        .Q(\cache_wdata_reg[27]_0 [4]));
  FDCE \cache_wdata_reg[19] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[19]),
        .Q(\cache_wdata_reg[27]_0 [5]));
  FDCE \cache_wdata_reg[1] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[1]),
        .Q(\cache_wdata_reg_n_0_[1] ));
  FDCE \cache_wdata_reg[20] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[20]),
        .Q(\cache_wdata_reg[27]_0 [6]));
  FDCE \cache_wdata_reg[21] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[21]),
        .Q(\cache_wdata_reg[27]_0 [7]));
  FDCE \cache_wdata_reg[22] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[22]),
        .Q(\cache_wdata_reg[27]_0 [8]));
  FDCE \cache_wdata_reg[23] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[23]),
        .Q(\cache_wdata_reg[27]_0 [9]));
  FDCE \cache_wdata_reg[24] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[24]),
        .Q(\cache_wdata_reg[27]_0 [10]));
  FDCE \cache_wdata_reg[25] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[25]),
        .Q(\cache_wdata_reg[27]_0 [11]));
  FDCE \cache_wdata_reg[26] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[26]),
        .Q(\cache_wdata_reg[27]_0 [12]));
  FDCE \cache_wdata_reg[27] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[27]),
        .Q(\cache_wdata_reg[27]_0 [13]));
  FDCE \cache_wdata_reg[28] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[28]),
        .Q(\cache_wdata_reg_n_0_[28] ));
  FDCE \cache_wdata_reg[29] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[29]),
        .Q(\cache_wdata_reg_n_0_[29] ));
  FDCE \cache_wdata_reg[2] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[2]),
        .Q(\cache_wdata_reg_n_0_[2] ));
  FDCE \cache_wdata_reg[30] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[30]),
        .Q(\cache_wdata_reg_n_0_[30] ));
  FDCE \cache_wdata_reg[31] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[31]),
        .Q(\cache_wdata_reg_n_0_[31] ));
  FDCE \cache_wdata_reg[3] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[3]),
        .Q(\cache_wdata_reg_n_0_[3] ));
  FDCE \cache_wdata_reg[4] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[4]),
        .Q(\cache_wdata_reg_n_0_[4] ));
  FDCE \cache_wdata_reg[5] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[5]),
        .Q(\cache_wdata_reg_n_0_[5] ));
  FDCE \cache_wdata_reg[6] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[6]),
        .Q(\cache_wdata_reg_n_0_[6] ));
  FDCE \cache_wdata_reg[7] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[7]),
        .Q(\cache_wdata_reg_n_0_[7] ));
  FDCE \cache_wdata_reg[8] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[8]),
        .Q(\cache_wdata_reg_n_0_[8] ));
  FDCE \cache_wdata_reg[9] 
       (.C(axi_clk),
        .CE(\FSM_sequential_axi_wr_state_reg[1]_0 ),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(s_wdata[9]),
        .Q(\cache_wdata_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h7F2A)) 
    cache_wdone_i_1
       (.I0(cache_wdone_reg_n_0),
        .I1(axi_wr_state_reg[0]),
        .I2(axi_wr_state_reg[1]),
        .I3(cache_wdone_reg_3),
        .O(cache_wdone_i_1_n_0));
  FDCE cache_wdone_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(cache_wdone_i_1_n_0),
        .Q(cache_wdone_reg_n_0));
  LUT6 #(
    .INIT(64'h5050F2F0F0F0F0F0)) 
    cache_wstart_i_1__0
       (.I0(axi_wr_state_reg[0]),
        .I1(cache_rstart_reg_0),
        .I2(cache_wstart_reg_0),
        .I3(w_grant),
        .I4(cache_wdone_reg_n_0),
        .I5(axi_wr_state_reg[1]),
        .O(cache_wstart_i_1__0_n_0));
  FDCE cache_wstart_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(cache_wstart_i_1__0_n_0),
        .Q(cache_wstart_reg_0));
  LUT6 #(
    .INIT(64'h01010101FFFFFF01)) 
    do_nothing_reg_i_2
       (.I0(do_nothing_reg_i_3_n_0),
        .I1(trig_sm_rd_reg_i_3_0),
        .I2(trig_sm_wr143_out),
        .I3(do_nothing_reg),
        .I4(do_nothing_reg_0),
        .I5(do_nothing1),
        .O(next_ss_reg));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    do_nothing_reg_i_3
       (.I0(next_ss),
        .I1(cache_rdone_reg_0),
        .I2(cache_rstart_reg_0),
        .O(do_nothing_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h4444404044444440)) 
    \first_ss_tuser[1]_i_1 
       (.I0(\first_ss_tdata_reg[0] ),
        .I1(\first_ss_tdata_reg[0]_0 ),
        .I2(bk_ss_valid),
        .I3(cache_rstart_reg_0),
        .I4(cache_wstart_reg_1),
        .I5(cache_rdone_reg_0),
        .O(\FSM_sequential_axi_state_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][0]_i_1 
       (.I0(\mb_regs_reg[1][31] [0]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [0]),
        .O(next_ss_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][10]_i_1 
       (.I0(\mb_regs_reg[1][31] [10]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[10] ),
        .O(next_ss_reg_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][11]_i_1 
       (.I0(\mb_regs_reg[1][31] [11]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[11] ),
        .O(next_ss_reg_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][12]_i_1 
       (.I0(\mb_regs_reg[1][31] [12]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[12] ),
        .O(next_ss_reg_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][13]_i_1 
       (.I0(\mb_regs_reg[1][31] [13]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[13] ),
        .O(next_ss_reg_1[13]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][14]_i_1 
       (.I0(\mb_regs_reg[1][31] [14]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[14] ),
        .O(next_ss_reg_1[14]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][15]_i_2 
       (.I0(\mb_regs_reg[1][31] [15]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [1]),
        .O(next_ss_reg_1[15]));
  LUT6 #(
    .INIT(64'h00FFBFFFFFFFBFFF)) 
    \mb_regs[7][15]_i_3 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(Q[1]),
        .I3(wr_mb),
        .I4(next_ss),
        .I5(\mb_regs_reg[7][31] [0]),
        .O(cache_wdone_reg_2));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][16]_i_1 
       (.I0(\mb_regs_reg[1][31] [16]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [2]),
        .O(next_ss_reg_1[16]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][17]_i_1 
       (.I0(\mb_regs_reg[1][31] [17]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [3]),
        .O(next_ss_reg_1[17]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][18]_i_1 
       (.I0(\mb_regs_reg[1][31] [18]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [4]),
        .O(next_ss_reg_1[18]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][19]_i_1 
       (.I0(\mb_regs_reg[1][31] [19]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [5]),
        .O(next_ss_reg_1[19]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][1]_i_1 
       (.I0(\mb_regs_reg[1][31] [1]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[1] ),
        .O(next_ss_reg_1[1]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][20]_i_1 
       (.I0(\mb_regs_reg[1][31] [20]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [6]),
        .O(next_ss_reg_1[20]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][21]_i_1 
       (.I0(\mb_regs_reg[1][31] [21]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [7]),
        .O(next_ss_reg_1[21]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][22]_i_1 
       (.I0(\mb_regs_reg[1][31] [22]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [8]),
        .O(next_ss_reg_1[22]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][23]_i_2 
       (.I0(\mb_regs_reg[1][31] [23]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [9]),
        .O(next_ss_reg_1[23]));
  LUT6 #(
    .INIT(64'h00FFBFFFFFFFBFFF)) 
    \mb_regs[7][23]_i_3 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(Q[2]),
        .I3(wr_mb),
        .I4(next_ss),
        .I5(\mb_regs_reg[7][31] [1]),
        .O(cache_wdone_reg_1));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][24]_i_1 
       (.I0(\mb_regs_reg[1][31] [24]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [10]),
        .O(next_ss_reg_1[24]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][25]_i_1 
       (.I0(\mb_regs_reg[1][31] [25]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [11]),
        .O(next_ss_reg_1[25]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][26]_i_1 
       (.I0(\mb_regs_reg[1][31] [26]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [12]),
        .O(next_ss_reg_1[26]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][27]_i_1 
       (.I0(\mb_regs_reg[1][31] [27]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg[27]_0 [13]),
        .O(next_ss_reg_1[27]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][28]_i_1 
       (.I0(\mb_regs_reg[1][31] [28]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[28] ),
        .O(next_ss_reg_1[28]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][29]_i_1 
       (.I0(\mb_regs_reg[1][31] [29]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[29] ),
        .O(next_ss_reg_1[29]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][2]_i_1 
       (.I0(\mb_regs_reg[1][31] [2]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[2] ),
        .O(next_ss_reg_1[2]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][30]_i_1 
       (.I0(\mb_regs_reg[1][31] [30]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[30] ),
        .O(next_ss_reg_1[30]));
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][31]_i_2 
       (.I0(\mb_regs_reg[1][31] [31]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[31] ),
        .O(next_ss_reg_1[31]));
  LUT6 #(
    .INIT(64'h00FFBFFFFFFFBFFF)) 
    \mb_regs[7][31]_i_3 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(Q[3]),
        .I3(wr_mb),
        .I4(next_ss),
        .I5(\mb_regs_reg[7][31] [2]),
        .O(cache_wdone_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][3]_i_1 
       (.I0(\mb_regs_reg[1][31] [3]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[3] ),
        .O(next_ss_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][4]_i_1 
       (.I0(\mb_regs_reg[1][31] [4]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[4] ),
        .O(next_ss_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][5]_i_1 
       (.I0(\mb_regs_reg[1][31] [5]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[5] ),
        .O(next_ss_reg_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][6]_i_1 
       (.I0(\mb_regs_reg[1][31] [6]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[6] ),
        .O(next_ss_reg_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][7]_i_2 
       (.I0(\mb_regs_reg[1][31] [7]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[7] ),
        .O(next_ss_reg_1[7]));
  LUT3 #(
    .INIT(8'h40)) 
    \mb_regs[7][7]_i_3 
       (.I0(cache_wdone_reg_n_0),
        .I1(cache_wstart_reg_0),
        .I2(Q[0]),
        .O(bk_ls_wstrb));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][8]_i_1 
       (.I0(\mb_regs_reg[1][31] [8]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[8] ),
        .O(next_ss_reg_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h8B888888)) 
    \mb_regs[7][9]_i_1 
       (.I0(\mb_regs_reg[1][31] [9]),
        .I1(next_ss),
        .I2(cache_wdone_reg_n_0),
        .I3(cache_wstart_reg_0),
        .I4(\cache_wdata_reg_n_0_[9] ),
        .O(next_ss_reg_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    next_ss_i_2
       (.I0(cache_rdone_reg_0),
        .I1(cache_wdone_reg_n_0),
        .I2(cache_wstart_reg_0),
        .I3(cache_rstart_reg_0),
        .O(bk_ls_valid));
  FDCE r_grant_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(r_grant9_out),
        .Q(r_grant));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    r_req_i_1
       (.I0(axi_rd_state_reg),
        .I1(cache_rstart_reg_0),
        .I2(cache_wstart_reg_0),
        .I3(r_grant),
        .I4(\FSM_onehot_axi_rd_state_reg[1]_0 ),
        .I5(r_req_reg_n_0),
        .O(r_req_i_1_n_0));
  FDCE r_req_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(r_req_i_1_n_0),
        .Q(r_req_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    rd_aa_reg_i_1
       (.I0(trig_sm_wr143_out),
        .I1(cache_rdone_reg_0),
        .I2(cache_rstart_reg_0),
        .I3(next_ss),
        .I4(wr_mb050_out),
        .O(cache_rdone_reg_1));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    rd_mb_reg_i_1
       (.I0(rd_mb_reg_i_3_n_0),
        .I1(bk_ls_addr[5]),
        .I2(bk_ls_addr[8]),
        .I3(bk_ls_addr[13]),
        .I4(bk_ls_addr[7]),
        .I5(bk_ls_addr[6]),
        .O(wr_mb050_out));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    rd_mb_reg_i_2
       (.I0(wr_mb050_out),
        .I1(next_ss),
        .I2(cache_rstart_reg_0),
        .I3(cache_rdone_reg_0),
        .O(next_ss_reg_2));
  LUT5 #(
    .INIT(32'h00000001)) 
    rd_mb_reg_i_3
       (.I0(bk_ls_addr[11]),
        .I1(bk_ls_addr[14]),
        .I2(bk_ls_addr[10]),
        .I3(bk_ls_addr[9]),
        .I4(bk_ls_addr[12]),
        .O(rd_mb_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h40EF404040404040)) 
    rd_mb_reg_i_4
       (.I0(cache_rdone_reg_0),
        .I1(\cache_raddr_reg_n_0_[13] ),
        .I2(cache_rstart_reg_0),
        .I3(cache_wdone_reg_n_0),
        .I4(cache_wstart_reg_0),
        .I5(\cache_waddr_reg_n_0_[13] ),
        .O(bk_ls_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    rd_unsupp_reg_i_1
       (.I0(trig_sm_wr143_out),
        .I1(trig_sm_rd_reg_i_3_0),
        .I2(next_ss),
        .I3(cache_rstart_reg_0),
        .I4(cache_rdone_reg_0),
        .O(next_ss_reg_3));
  LUT2 #(
    .INIT(4'h2)) 
    s_awready_INST_0
       (.I0(axi_wr_state_reg[0]),
        .I1(axi_wr_state_reg[1]),
        .O(s_awready));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[0]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[0]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[10]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[10]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[11]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[11]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[12]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[12]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[13]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[13]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[14]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[14]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[15]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[15]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[16]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[16]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[17]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[17]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[18]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[18]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[19]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[19]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[1]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[1]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[20]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[20]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[21]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[21]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[22]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[22]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[23]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[23]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[24]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[24]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[25]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[25]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[26]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[26]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[27]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[27]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[28]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[28]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[29]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[29]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[2]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[2]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[30]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[30]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[31]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[31]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[3]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[3]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[4]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[4]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[5]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[5]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[6]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[6]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[7]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[7]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[8]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[8]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \s_rdata[9]_INST_0 
       (.I0(cache_rdone_reg_0),
        .I1(cache_rdata[9]),
        .I2(axi_rd_state_reg),
        .O(s_rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    s_rvalid_INST_0
       (.I0(cache_rdone_reg_0),
        .I1(axi_rd_state_reg),
        .O(s_rvalid));
  LUT2 #(
    .INIT(4'h2)) 
    s_wready_INST_0
       (.I0(axi_wr_state_reg[1]),
        .I1(axi_wr_state_reg[0]),
        .O(\FSM_sequential_axi_wr_state_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    trig_sm_rd_reg_i_1
       (.I0(trig_sm_rd_reg_i_3_n_0),
        .O(trig_sm_wr0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    trig_sm_rd_reg_i_2
       (.I0(trig_sm_rd_reg_i_3_n_0),
        .I1(cache_rdone_reg_0),
        .I2(cache_rstart_reg_0),
        .I3(next_ss),
        .I4(wr_mb050_out),
        .O(cache_rdone_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    trig_sm_rd_reg_i_3
       (.I0(bk_ls_addr[13]),
        .I1(bk_ls_addr[14]),
        .I2(bk_ls_addr[12]),
        .O(trig_sm_rd_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'hB)) 
    trig_sm_wr_reg_i_1
       (.I0(wr_mb050_out),
        .I1(trig_sm_rd_reg_i_3_n_0),
        .O(trig_sm_rd_reg_i_3_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    trig_sm_wr_reg_i_2
       (.I0(trig_sm_rd_reg_i_3_0),
        .I1(cache_rstart_reg_0),
        .I2(cache_rdone_reg_0),
        .I3(next_ss),
        .O(cache_rstart_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'hC)) 
    w_grant_i_1
       (.I0(r_req_reg_n_0),
        .I1(w_req_reg_n_0),
        .O(w_grant_i_1_n_0));
  FDCE w_grant_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(w_grant_i_1_n_0),
        .Q(w_grant));
  LUT6 #(
    .INIT(64'hFDFFFFFF55550000)) 
    w_req_i_1
       (.I0(axi_wr_state_reg[0]),
        .I1(cache_rstart_reg_0),
        .I2(cache_wstart_reg_0),
        .I3(w_grant),
        .I4(axi_wr_state_reg[1]),
        .I5(w_req_reg_n_0),
        .O(w_req_i_1_n_0));
  FDCE w_req_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(\cache_strb_reg[3]_1 ),
        .D(w_req_i_1_n_0),
        .Q(w_req_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h04)) 
    wait_rd_data_back_reg_i_4
       (.I0(cache_rdone_reg_0),
        .I1(cache_rstart_reg_0),
        .I2(next_ss),
        .O(cache_rdone_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    wr_aa_reg_i_1
       (.I0(rd_mb_reg_i_3_n_0),
        .I1(wr_aa_reg_i_3_n_0),
        .I2(bk_ls_addr[8]),
        .I3(bk_ls_addr[5]),
        .I4(bk_ls_addr[4]),
        .I5(bk_ls_addr[3]),
        .O(trig_sm_wr143_out));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h02000202)) 
    wr_aa_reg_i_2
       (.I0(trig_sm_wr143_out),
        .I1(wr_mb050_out),
        .I2(next_ss),
        .I3(cache_rdone_reg_0),
        .I4(cache_rstart_reg_0),
        .O(next_ss_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'hFFF1)) 
    wr_aa_reg_i_3
       (.I0(bk_ls_addr[14]),
        .I1(bk_ls_addr[13]),
        .I2(bk_ls_addr[6]),
        .I3(bk_ls_addr[7]),
        .O(wr_aa_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hAAAAFBAA)) 
    wr_mb_reg_i_2
       (.I0(wr_mb_reg),
        .I1(cache_rstart_reg_0),
        .I2(cache_rdone_reg_0),
        .I3(wr_mb050_out),
        .I4(next_ss),
        .O(cache_rstart_reg_1));
endmodule

(* ORIG_REF_NAME = "axis_master" *) 
module design_1_ps_axil_0_0_axis_master
   (bk_sm_ready,
    aa_as_tvalid,
    aa_as_tdata,
    aa_as_tuser,
    axis_clk,
    \axis_tdata_reg[31]_0 ,
    as_aa_tready,
    bk_sm_valid,
    D,
    \axis_tuser_reg[1]_0 );
  output bk_sm_ready;
  output aa_as_tvalid;
  output [31:0]aa_as_tdata;
  output [1:0]aa_as_tuser;
  input axis_clk;
  input \axis_tdata_reg[31]_0 ;
  input as_aa_tready;
  input bk_sm_valid;
  input [31:0]D;
  input [1:0]\axis_tuser_reg[1]_0 ;

  wire [31:0]D;
  wire [31:0]aa_as_tdata;
  wire [1:0]aa_as_tuser;
  wire aa_as_tvalid;
  wire as_aa_tready;
  wire axis_clk;
  wire [1:0]axis_next_state;
  wire [0:0]axis_next_state__0;
  wire [0:0]axis_state;
  wire [1:0]axis_state_reg;
  wire \axis_tdata[31]_i_1_n_0 ;
  wire \axis_tdata_reg[31]_0 ;
  wire [1:0]\axis_tuser_reg[1]_0 ;
  wire axis_tvalid_i_1_n_0;
  wire bk_ready_reg_i_1_n_0;
  wire bk_sm_ready;
  wire bk_sm_valid;

  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hC8F8)) 
    \FSM_onehot_axis_state[1]_i_1 
       (.I0(bk_sm_valid),
        .I1(axis_state),
        .I2(axis_state_reg[0]),
        .I3(as_aa_tready),
        .O(axis_next_state[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFFF04400)) 
    \FSM_onehot_axis_state[2]_i_1 
       (.I0(bk_sm_valid),
        .I1(axis_state),
        .I2(as_aa_tready),
        .I3(axis_state_reg[1]),
        .I4(axis_state_reg[0]),
        .O(axis_next_state[1]));
  (* FSM_ENCODED_STATES = "AXIS_WAIT_BACKEND:001,AXIS_SEND_DATA:010,AXIS_SEND_BK_RDY:100" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_axis_state_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .D(axis_next_state__0),
        .PRE(\axis_tdata_reg[31]_0 ),
        .Q(axis_state));
  (* FSM_ENCODED_STATES = "AXIS_WAIT_BACKEND:001,AXIS_SEND_DATA:010,AXIS_SEND_BK_RDY:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axis_state_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(axis_next_state[0]),
        .Q(axis_state_reg[0]));
  (* FSM_ENCODED_STATES = "AXIS_WAIT_BACKEND:001,AXIS_SEND_DATA:010,AXIS_SEND_BK_RDY:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axis_state_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(axis_next_state[1]),
        .Q(axis_state_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    \__0/i_ 
       (.I0(axis_state_reg[1]),
        .I1(bk_sm_valid),
        .I2(axis_state),
        .I3(axis_state_reg[0]),
        .I4(as_aa_tready),
        .O(axis_next_state__0));
  LUT5 #(
    .INIT(32'h57020202)) 
    \axis_tdata[31]_i_1 
       (.I0(axis_state_reg[0]),
        .I1(axis_state_reg[1]),
        .I2(as_aa_tready),
        .I3(axis_state),
        .I4(bk_sm_valid),
        .O(\axis_tdata[31]_i_1_n_0 ));
  FDCE \axis_tdata_reg[0] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[0]),
        .Q(aa_as_tdata[0]));
  FDCE \axis_tdata_reg[10] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[10]),
        .Q(aa_as_tdata[10]));
  FDCE \axis_tdata_reg[11] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[11]),
        .Q(aa_as_tdata[11]));
  FDCE \axis_tdata_reg[12] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[12]),
        .Q(aa_as_tdata[12]));
  FDCE \axis_tdata_reg[13] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[13]),
        .Q(aa_as_tdata[13]));
  FDCE \axis_tdata_reg[14] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[14]),
        .Q(aa_as_tdata[14]));
  FDCE \axis_tdata_reg[15] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[15]),
        .Q(aa_as_tdata[15]));
  FDCE \axis_tdata_reg[16] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[16]),
        .Q(aa_as_tdata[16]));
  FDCE \axis_tdata_reg[17] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[17]),
        .Q(aa_as_tdata[17]));
  FDCE \axis_tdata_reg[18] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[18]),
        .Q(aa_as_tdata[18]));
  FDCE \axis_tdata_reg[19] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[19]),
        .Q(aa_as_tdata[19]));
  FDCE \axis_tdata_reg[1] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[1]),
        .Q(aa_as_tdata[1]));
  FDCE \axis_tdata_reg[20] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[20]),
        .Q(aa_as_tdata[20]));
  FDCE \axis_tdata_reg[21] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[21]),
        .Q(aa_as_tdata[21]));
  FDCE \axis_tdata_reg[22] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[22]),
        .Q(aa_as_tdata[22]));
  FDCE \axis_tdata_reg[23] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[23]),
        .Q(aa_as_tdata[23]));
  FDCE \axis_tdata_reg[24] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[24]),
        .Q(aa_as_tdata[24]));
  FDCE \axis_tdata_reg[25] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[25]),
        .Q(aa_as_tdata[25]));
  FDCE \axis_tdata_reg[26] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[26]),
        .Q(aa_as_tdata[26]));
  FDCE \axis_tdata_reg[27] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[27]),
        .Q(aa_as_tdata[27]));
  FDCE \axis_tdata_reg[28] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[28]),
        .Q(aa_as_tdata[28]));
  FDCE \axis_tdata_reg[29] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[29]),
        .Q(aa_as_tdata[29]));
  FDCE \axis_tdata_reg[2] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[2]),
        .Q(aa_as_tdata[2]));
  FDCE \axis_tdata_reg[30] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[30]),
        .Q(aa_as_tdata[30]));
  FDCE \axis_tdata_reg[31] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[31]),
        .Q(aa_as_tdata[31]));
  FDCE \axis_tdata_reg[3] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[3]),
        .Q(aa_as_tdata[3]));
  FDCE \axis_tdata_reg[4] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[4]),
        .Q(aa_as_tdata[4]));
  FDCE \axis_tdata_reg[5] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[5]),
        .Q(aa_as_tdata[5]));
  FDCE \axis_tdata_reg[6] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[6]),
        .Q(aa_as_tdata[6]));
  FDCE \axis_tdata_reg[7] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[7]),
        .Q(aa_as_tdata[7]));
  FDCE \axis_tdata_reg[8] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[8]),
        .Q(aa_as_tdata[8]));
  FDCE \axis_tdata_reg[9] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(D[9]),
        .Q(aa_as_tdata[9]));
  FDCE \axis_tuser_reg[0] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(\axis_tuser_reg[1]_0 [0]),
        .Q(aa_as_tuser[0]));
  FDCE \axis_tuser_reg[1] 
       (.C(axis_clk),
        .CE(\axis_tdata[31]_i_1_n_0 ),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(\axis_tuser_reg[1]_0 [1]),
        .Q(aa_as_tuser[1]));
  LUT6 #(
    .INIT(64'hFF5FBB5F57020202)) 
    axis_tvalid_i_1
       (.I0(axis_state_reg[0]),
        .I1(axis_state_reg[1]),
        .I2(as_aa_tready),
        .I3(axis_state),
        .I4(bk_sm_valid),
        .I5(aa_as_tvalid),
        .O(axis_tvalid_i_1_n_0));
  FDCE axis_tvalid_reg
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\axis_tdata_reg[31]_0 ),
        .D(axis_tvalid_i_1_n_0),
        .Q(aa_as_tvalid));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    bk_ready_reg
       (.CLR(1'b0),
        .D(axis_state_reg[1]),
        .G(bk_ready_reg_i_1_n_0),
        .GE(1'b1),
        .Q(bk_sm_ready));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hE)) 
    bk_ready_reg_i_1
       (.I0(axis_state),
        .I1(axis_state_reg[1]),
        .O(bk_ready_reg_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axis_slave" *) 
module design_1_ps_axil_0_0_axis_slave
   (aa_as_tready,
    bk_ss_valid,
    axis_rst_n_0,
    Q,
    \bk_user_reg[1]_0 ,
    axis_clk,
    bk_ss_ready,
    as_aa_tvalid,
    axis_rst_n,
    as_aa_tdata,
    as_aa_tuser);
  output aa_as_tready;
  output bk_ss_valid;
  output axis_rst_n_0;
  output [31:0]Q;
  output [1:0]\bk_user_reg[1]_0 ;
  input axis_clk;
  input bk_ss_ready;
  input as_aa_tvalid;
  input axis_rst_n;
  input [31:0]as_aa_tdata;
  input [1:0]as_aa_tuser;

  wire [31:0]Q;
  wire aa_as_tready;
  wire [31:0]as_aa_tdata;
  wire [1:0]as_aa_tuser;
  wire as_aa_tvalid;
  wire axis_clk;
  wire [1:0]axis_next_state;
  wire [0:0]axis_next_state__0;
  wire axis_rst_n;
  wire axis_rst_n_0;
  wire [0:0]axis_state;
  wire [1:0]axis_state_reg;
  wire axis_tready_reg_i_1_n_0;
  wire \bk_data[31]_i_1_n_0 ;
  wire bk_ss_ready;
  wire bk_ss_valid;
  wire [1:0]\bk_user_reg[1]_0 ;
  wire bk_valid_i_1_n_0;

  LUT5 #(
    .INIT(32'hF040FF40)) 
    \FSM_onehot_axis_state[1]_i_1__0 
       (.I0(bk_ss_valid),
        .I1(as_aa_tvalid),
        .I2(axis_state),
        .I3(axis_state_reg[0]),
        .I4(bk_ss_ready),
        .O(axis_next_state[0]));
  LUT6 #(
    .INIT(64'hFFFFFF00B0B00000)) 
    \FSM_onehot_axis_state[2]_i_1__0 
       (.I0(bk_ss_valid),
        .I1(as_aa_tvalid),
        .I2(axis_state),
        .I3(bk_ss_ready),
        .I4(axis_state_reg[1]),
        .I5(axis_state_reg[0]),
        .O(axis_next_state[1]));
  (* FSM_ENCODED_STATES = "AXIS_WAIT_FRONTEND:001,AXIS_WAIT_BACKEND:010,AXIS_SEND_TREADY:100" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_axis_state_reg[0] 
       (.C(axis_clk),
        .CE(1'b1),
        .D(axis_next_state__0),
        .PRE(axis_rst_n_0),
        .Q(axis_state));
  (* FSM_ENCODED_STATES = "AXIS_WAIT_FRONTEND:001,AXIS_WAIT_BACKEND:010,AXIS_SEND_TREADY:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axis_state_reg[1] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(axis_next_state[0]),
        .Q(axis_state_reg[0]));
  (* FSM_ENCODED_STATES = "AXIS_WAIT_FRONTEND:001,AXIS_WAIT_BACKEND:010,AXIS_SEND_TREADY:100" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_axis_state_reg[2] 
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(axis_next_state[1]),
        .Q(axis_state_reg[1]));
  LUT6 #(
    .INIT(64'hFBAAFBAAFFAAFBAA)) 
    \__2/i_ 
       (.I0(axis_state_reg[1]),
        .I1(as_aa_tvalid),
        .I2(bk_ss_valid),
        .I3(axis_state),
        .I4(axis_state_reg[0]),
        .I5(bk_ss_ready),
        .O(axis_next_state__0));
  LUT1 #(
    .INIT(2'h1)) 
    \axis_tdata[31]_i_2 
       (.I0(axis_rst_n),
        .O(axis_rst_n_0));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    axis_tready_reg
       (.CLR(1'b0),
        .D(axis_state_reg[1]),
        .G(axis_tready_reg_i_1_n_0),
        .GE(1'b1),
        .Q(aa_as_tready));
  LUT2 #(
    .INIT(4'hE)) 
    axis_tready_reg_i_1
       (.I0(axis_state),
        .I1(axis_state_reg[1]),
        .O(axis_tready_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0202020257020202)) 
    \bk_data[31]_i_1 
       (.I0(axis_state_reg[0]),
        .I1(axis_state_reg[1]),
        .I2(bk_ss_ready),
        .I3(axis_state),
        .I4(as_aa_tvalid),
        .I5(bk_ss_valid),
        .O(\bk_data[31]_i_1_n_0 ));
  FDCE \bk_data_reg[0] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[0]),
        .Q(Q[0]));
  FDCE \bk_data_reg[10] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[10]),
        .Q(Q[10]));
  FDCE \bk_data_reg[11] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[11]),
        .Q(Q[11]));
  FDCE \bk_data_reg[12] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[12]),
        .Q(Q[12]));
  FDCE \bk_data_reg[13] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[13]),
        .Q(Q[13]));
  FDCE \bk_data_reg[14] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[14]),
        .Q(Q[14]));
  FDCE \bk_data_reg[15] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[15]),
        .Q(Q[15]));
  FDCE \bk_data_reg[16] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[16]),
        .Q(Q[16]));
  FDCE \bk_data_reg[17] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[17]),
        .Q(Q[17]));
  FDCE \bk_data_reg[18] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[18]),
        .Q(Q[18]));
  FDCE \bk_data_reg[19] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[19]),
        .Q(Q[19]));
  FDCE \bk_data_reg[1] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[1]),
        .Q(Q[1]));
  FDCE \bk_data_reg[20] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[20]),
        .Q(Q[20]));
  FDCE \bk_data_reg[21] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[21]),
        .Q(Q[21]));
  FDCE \bk_data_reg[22] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[22]),
        .Q(Q[22]));
  FDCE \bk_data_reg[23] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[23]),
        .Q(Q[23]));
  FDCE \bk_data_reg[24] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[24]),
        .Q(Q[24]));
  FDCE \bk_data_reg[25] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[25]),
        .Q(Q[25]));
  FDCE \bk_data_reg[26] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[26]),
        .Q(Q[26]));
  FDCE \bk_data_reg[27] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[27]),
        .Q(Q[27]));
  FDCE \bk_data_reg[28] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[28]),
        .Q(Q[28]));
  FDCE \bk_data_reg[29] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[29]),
        .Q(Q[29]));
  FDCE \bk_data_reg[2] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[2]),
        .Q(Q[2]));
  FDCE \bk_data_reg[30] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[30]),
        .Q(Q[30]));
  FDCE \bk_data_reg[31] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[31]),
        .Q(Q[31]));
  FDCE \bk_data_reg[3] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[3]),
        .Q(Q[3]));
  FDCE \bk_data_reg[4] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[4]),
        .Q(Q[4]));
  FDCE \bk_data_reg[5] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[5]),
        .Q(Q[5]));
  FDCE \bk_data_reg[6] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[6]),
        .Q(Q[6]));
  FDCE \bk_data_reg[7] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[7]),
        .Q(Q[7]));
  FDCE \bk_data_reg[8] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[8]),
        .Q(Q[8]));
  FDCE \bk_data_reg[9] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tdata[9]),
        .Q(Q[9]));
  FDCE \bk_user_reg[0] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tuser[0]),
        .Q(\bk_user_reg[1]_0 [0]));
  FDCE \bk_user_reg[1] 
       (.C(axis_clk),
        .CE(\bk_data[31]_i_1_n_0 ),
        .CLR(axis_rst_n_0),
        .D(as_aa_tuser[1]),
        .Q(\bk_user_reg[1]_0 [1]));
  LUT6 #(
    .INIT(64'hBB5FBB5F57020202)) 
    bk_valid_i_1
       (.I0(axis_state_reg[0]),
        .I1(axis_state_reg[1]),
        .I2(bk_ss_ready),
        .I3(axis_state),
        .I4(as_aa_tvalid),
        .I5(bk_ss_valid),
        .O(bk_valid_i_1_n_0));
  FDCE bk_valid_reg
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(bk_valid_i_1_n_0),
        .Q(bk_ss_valid));
endmodule

(* ORIG_REF_NAME = "fsic_coreclk_phase_cnt" *) 
module design_1_ps_axil_0_0_fsic_coreclk_phase_cnt
   (E,
    txen_ctl_reg,
    axis_clk,
    \clk_seq_reg[0]_0 ,
    is_ioclk,
    axi_rdata2,
    rx_received_data,
    txen);
  output [0:0]E;
  output txen_ctl_reg;
  input axis_clk;
  input \clk_seq_reg[0]_0 ;
  input is_ioclk;
  input [0:0]axi_rdata2;
  input rx_received_data;
  input txen;

  wire [0:0]E;
  wire [0:0]axi_rdata2;
  wire axis_clk;
  wire [3:0]clk_seq;
  wire \clk_seq_reg[0]_0 ;
  wire core_clk_toggle;
  wire core_clk_toggle_i_1_n_0;
  wire is_ioclk;
  wire [1:0]phase_cnt;
  wire \phase_cnt[0]_i_1_n_0 ;
  wire \phase_cnt[1]_i_1_n_0 ;
  wire pre_core_clk_toggle;
  wire rx_received_data;
  wire sync_core_clk_toggle;
  wire txen;
  wire txen_ctl_reg;

  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \as_is_tdata_buf[31]_i_1 
       (.I0(phase_cnt[0]),
        .I1(phase_cnt[1]),
        .O(E));
  FDCE \clk_seq_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\clk_seq_reg[0]_0 ),
        .D(sync_core_clk_toggle),
        .Q(clk_seq[0]));
  FDCE \clk_seq_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\clk_seq_reg[0]_0 ),
        .D(clk_seq[0]),
        .Q(clk_seq[1]));
  FDCE \clk_seq_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\clk_seq_reg[0]_0 ),
        .D(clk_seq[1]),
        .Q(clk_seq[2]));
  FDCE \clk_seq_reg[3] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\clk_seq_reg[0]_0 ),
        .D(clk_seq[2]),
        .Q(clk_seq[3]));
  LUT1 #(
    .INIT(2'h1)) 
    core_clk_toggle_i_1
       (.I0(core_clk_toggle),
        .O(core_clk_toggle_i_1_n_0));
  FDCE core_clk_toggle_reg
       (.C(axis_clk),
        .CE(1'b1),
        .CLR(\clk_seq_reg[0]_0 ),
        .D(core_clk_toggle_i_1_n_0),
        .Q(core_clk_toggle));
  LUT5 #(
    .INIT(32'h0000EFF7)) 
    \phase_cnt[0]_i_1 
       (.I0(clk_seq[1]),
        .I1(clk_seq[0]),
        .I2(clk_seq[3]),
        .I3(clk_seq[2]),
        .I4(phase_cnt[0]),
        .O(\phase_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000EFF7EFF70000)) 
    \phase_cnt[1]_i_1 
       (.I0(clk_seq[2]),
        .I1(clk_seq[3]),
        .I2(clk_seq[0]),
        .I3(clk_seq[1]),
        .I4(phase_cnt[0]),
        .I5(phase_cnt[1]),
        .O(\phase_cnt[1]_i_1_n_0 ));
  FDCE \phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\clk_seq_reg[0]_0 ),
        .D(\phase_cnt[0]_i_1_n_0 ),
        .Q(phase_cnt[0]));
  FDCE \phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\clk_seq_reg[0]_0 ),
        .D(\phase_cnt[1]_i_1_n_0 ),
        .Q(phase_cnt[1]));
  FDCE pre_core_clk_toggle_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\clk_seq_reg[0]_0 ),
        .D(core_clk_toggle),
        .Q(pre_core_clk_toggle));
  FDCE sync_core_clk_toggle_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\clk_seq_reg[0]_0 ),
        .D(pre_core_clk_toggle),
        .Q(sync_core_clk_toggle));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    txen_i_1
       (.I0(axi_rdata2),
        .I1(rx_received_data),
        .I2(phase_cnt[0]),
        .I3(phase_cnt[1]),
        .I4(txen),
        .O(txen_ctl_reg));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx
   (axis_rst_n_0,
    rx_received_data,
    D,
    Q,
    is_ioclk,
    \is_as_tready_out_reg[1] ,
    axis_rst_n,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output axis_rst_n_0;
  output rx_received_data;
  output [1:0]D;
  output [2:0]Q;
  input is_ioclk;
  input [0:0]\is_as_tready_out_reg[1] ;
  input axis_rst_n;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire [1:0]D;
  wire [2:0]Q;
  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire axis_rst_n;
  wire axis_rst_n_0;
  wire [1:0]caravel_mprj_in;
  wire [0:0]\is_as_tready_out_reg[1] ;
  wire is_ioclk;
  wire [0:0]p_0_in;
  wire p_0_in_0;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__11_n_0 ;
  wire \r_ptr[1]_i_1__11_n_0 ;
  wire \r_ptr[2]_i_1__11_n_0 ;
  wire rx_received_data;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__11_n_0 ;
  wire \rx_shift_reg[3]_i_2__11_n_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1_n_0;
  wire rx_sync_fifo0__0;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__11_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__11_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \is_as_tready_out[0]_i_1 
       (.I0(p_0_in),
        .I1(rx_received_data),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \is_as_tready_out[1]_i_1 
       (.I0(rx_received_data),
        .I1(\is_as_tready_out_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__11 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__11 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__11 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__11_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(axis_rst_n_0),
        .D(\r_ptr[0]_i_1__11_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(axis_rst_n_0),
        .D(\r_ptr[1]_i_1__11_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(axis_rst_n_0),
        .D(\r_ptr[2]_i_1__11_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(axis_rst_n_0),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(axis_rst_n_0),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__11 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__11_n_0 ),
        .O(\rx_shift_reg[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__11 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__11_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(axis_rst_n_0),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(axis_rst_n_0),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(axis_rst_n_0),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(axis_rst_n_0),
        .D(\rx_shift_reg[3]_i_1__11_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in_0));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(rx_start_i_1_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in_0),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(axis_rst_n_0),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(p_0_in));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(axis_rst_n_0),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(Q[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(axis_rst_n_0),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(Q[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(axis_rst_n_0),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(Q[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    rx_sync_fifo_valid_reg
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(axis_rst_n_0),
        .D(rx_sync_fifo0__0),
        .Q(rx_received_data));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__11 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__11
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    w_ptr_pre_i_2
       (.I0(axis_rst_n),
        .O(axis_rst_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(w_ptr_pre_i_1__11_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__11_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_0
   (\rx_sync_fifo_reg[3]_0 ,
    is_ioclk,
    \rx_shift_reg_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]\rx_sync_fifo_reg[3]_0 ;
  input is_ioclk;
  input \rx_shift_reg_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire [1:0]caravel_mprj_in;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__9_n_0 ;
  wire \r_ptr[1]_i_1__9_n_0 ;
  wire \r_ptr[2]_i_1__9_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__9_n_0 ;
  wire \rx_shift_reg[3]_i_2__9_n_0 ;
  wire \rx_shift_reg_reg[0]_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__11_n_0;
  wire rx_sync_fifo0__0;
  wire [3:0]\rx_sync_fifo_reg[3]_0 ;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__9_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__9_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__9 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__9 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__9 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__9_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__9_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__9_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__9_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_shift_reg_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_shift_reg_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__9 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__9_n_0 ),
        .O(\rx_shift_reg[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__9 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__9_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__9_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__11
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__11_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(rx_start_i_1__11_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(\rx_sync_fifo_reg[3]_0 [0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_sync_fifo_reg[3]_0 [1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_sync_fifo_reg[3]_0 [2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_sync_fifo_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__9 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__9
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__9_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(w_ptr_pre_i_1__9_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__9_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_1
   (\rx_sync_fifo_reg[3]_0 ,
    is_ioclk,
    \rx_shift_reg_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]\rx_sync_fifo_reg[3]_0 ;
  input is_ioclk;
  input \rx_shift_reg_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire [1:0]caravel_mprj_in;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__8_n_0 ;
  wire \r_ptr[1]_i_1__8_n_0 ;
  wire \r_ptr[2]_i_1__8_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__8_n_0 ;
  wire \rx_shift_reg[3]_i_2__8_n_0 ;
  wire \rx_shift_reg_reg[0]_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__10_n_0;
  wire rx_sync_fifo0__0;
  wire [3:0]\rx_sync_fifo_reg[3]_0 ;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__8_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__8_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__8 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__8 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__8 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__8_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__8_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__8_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__8_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_shift_reg_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_shift_reg_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__8 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__8_n_0 ),
        .O(\rx_shift_reg[3]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__8 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__8_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__8_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__10
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__10_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(rx_start_i_1__10_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(\rx_sync_fifo_reg[3]_0 [0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_sync_fifo_reg[3]_0 [1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_sync_fifo_reg[3]_0 [2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_sync_fifo_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__8 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__8
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__8_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(w_ptr_pre_i_1__8_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__8_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_10
   (is_as_tdata,
    is_ioclk,
    \rx_start_delay_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]is_as_tdata;
  input is_ioclk;
  input \rx_start_delay_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire [1:0]caravel_mprj_in;
  wire [3:0]is_as_tdata;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__5_n_0 ;
  wire \r_ptr[1]_i_1__5_n_0 ;
  wire \r_ptr[2]_i_1__5_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__5_n_0 ;
  wire \rx_shift_reg[3]_i_2__5_n_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg[0]_0 ;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__1_n_0;
  wire rx_sync_fifo0__0;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__5_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__5_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__5 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__5 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__5 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__5_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__5_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__5_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__5_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__5 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__5_n_0 ),
        .O(\rx_shift_reg[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__5 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__5_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__5_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__1
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__1_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start_i_1__1_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(is_as_tdata[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(is_as_tdata[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(is_as_tdata[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(is_as_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__5 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__5
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__5_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_i_1__5_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__5_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_11
   (axis_rst_n_0,
    is_as_tdata,
    is_ioclk,
    \rx_start_delay_reg[0]_0 ,
    axis_rst_n,
    \w_ptr_reg[2]_0 ,
    caravel_mprj_in);
  output axis_rst_n_0;
  output [3:0]is_as_tdata;
  input is_ioclk;
  input \rx_start_delay_reg[0]_0 ;
  input axis_rst_n;
  input \w_ptr_reg[2]_0 ;
  input [1:0]caravel_mprj_in;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire axis_rst_n;
  wire axis_rst_n_0;
  wire [1:0]caravel_mprj_in;
  wire [3:0]is_as_tdata;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__6_n_0 ;
  wire \r_ptr[1]_i_1__6_n_0 ;
  wire \r_ptr[2]_i_1__6_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__6_n_0 ;
  wire \rx_shift_reg[3]_i_2__6_n_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg[0]_0 ;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__0_n_0;
  wire rx_sync_fifo0__0;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__6_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__6_n_0;
  wire w_ptr_pre_reg_n_0;
  wire \w_ptr_reg[2]_0 ;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__6 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__6 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__6 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__6_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__6_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__6_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__6_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__6 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__6_n_0 ),
        .O(\rx_shift_reg[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__6 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__6_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__6_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__0
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__0_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start_i_1__0_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(is_as_tdata[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(is_as_tdata[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(is_as_tdata[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(is_as_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__6 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \w_ptr[2]_i_2 
       (.I0(axis_rst_n),
        .I1(\w_ptr_reg[2]_0 ),
        .O(axis_rst_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__6
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__6_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_i_1__6_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(\w_ptr[0]_i_1__6_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(axis_rst_n_0),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_2
   (\rx_sync_fifo_reg[3]_0 ,
    is_ioclk,
    \rx_shift_reg_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]\rx_sync_fifo_reg[3]_0 ;
  input is_ioclk;
  input \rx_shift_reg_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire [1:0]caravel_mprj_in;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__7_n_0 ;
  wire \r_ptr[1]_i_1__7_n_0 ;
  wire \r_ptr[2]_i_1__7_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__7_n_0 ;
  wire \rx_shift_reg[3]_i_2__7_n_0 ;
  wire \rx_shift_reg_reg[0]_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__9_n_0;
  wire rx_sync_fifo0__0;
  wire [3:0]\rx_sync_fifo_reg[3]_0 ;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__7_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__7_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__7 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__7 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__7 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__7_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__7_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__7_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__7_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_shift_reg_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_shift_reg_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__7 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__7_n_0 ),
        .O(\rx_shift_reg[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__7 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__7_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__7_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__9
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__9_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(rx_start_i_1__9_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(\rx_sync_fifo_reg[3]_0 [0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_sync_fifo_reg[3]_0 [1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_sync_fifo_reg[3]_0 [2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_sync_fifo_reg[3]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__7 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__7
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__7_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(w_ptr_pre_i_1__7_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__7_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_3
   (is_as_tupsb,
    is_ioclk,
    \rx_shift_reg_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]is_as_tupsb;
  input is_ioclk;
  input \rx_shift_reg_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire [1:0]caravel_mprj_in;
  wire [3:0]is_as_tupsb;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__10_n_0 ;
  wire \r_ptr[1]_i_1__10_n_0 ;
  wire \r_ptr[2]_i_1__10_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__10_n_0 ;
  wire \rx_shift_reg[3]_i_2__10_n_0 ;
  wire \rx_shift_reg_reg[0]_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__8_n_0;
  wire rx_sync_fifo0__0;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__10_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__10_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__10 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__10 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__10 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__10_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__10_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__10_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__10_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_shift_reg_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_shift_reg_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__10 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__10_n_0 ),
        .O(\rx_shift_reg[3]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__10 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__10_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__10_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__8
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__8_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(rx_start_i_1__8_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(is_as_tupsb[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(is_as_tupsb[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(is_as_tupsb[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(is_as_tupsb[3]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__10 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__10
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__10_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(w_ptr_pre_i_1__10_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__10_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_shift_reg_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_4
   (is_as_tdata,
    is_ioclk,
    \rx_sync_fifo_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]is_as_tdata;
  input is_ioclk;
  input \rx_sync_fifo_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire [4:0]RxFifo;
  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire [1:0]caravel_mprj_in;
  wire [3:0]is_as_tdata;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1_n_0 ;
  wire \r_ptr[1]_i_1_n_0 ;
  wire \r_ptr[2]_i_1_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire [3:0]rx_shift_reg;
  wire rx_shift_reg0;
  wire \rx_shift_reg[3]_i_2_n_0 ;
  wire rx_start;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__7_n_0;
  wire rx_sync_fifo0__0;
  wire \rx_sync_fifo_reg[0]_0 ;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_graycode_bit0;
  wire w_ptr_pre;
  wire w_ptr_sync;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(RxFifo[0]),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(RxFifo[1]),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(RxFifo[2]),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(RxFifo[3]),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(RxFifo[4]),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(RxFifo[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(RxFifo[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(RxFifo[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(RxFifo[3]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(RxFifo[4]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(\r_ptr[0]_i_1_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(\r_ptr[1]_i_1_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(\r_ptr[2]_i_1_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_sync_fifo_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_sync_fifo_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1 
       (.I0(RxFifo[4]),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2_n_0 ),
        .O(rx_shift_reg0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2 
       (.I0(RxFifo[3]),
        .I1(RxFifo[2]),
        .I2(r_ptr[1]),
        .I3(RxFifo[1]),
        .I4(r_ptr[0]),
        .I5(RxFifo[0]),
        .O(\rx_shift_reg[3]_i_2_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(rx_shift_reg[1]),
        .Q(rx_shift_reg[0]));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(rx_shift_reg[2]),
        .Q(rx_shift_reg[1]));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(rx_shift_reg[3]),
        .Q(rx_shift_reg[2]));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(rx_shift_reg0),
        .Q(rx_shift_reg[3]));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__7
       (.I0(w_ptr_sync),
        .I1(rx_start),
        .O(rx_start_i_1__7_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(rx_start_i_1__7_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(rx_shift_reg[0]),
        .Q(is_as_tdata[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(rx_shift_reg[1]),
        .Q(is_as_tdata[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(rx_shift_reg[2]),
        .Q(is_as_tdata[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(rx_shift_reg[3]),
        .Q(is_as_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_graycode_bit0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(w_ptr_graycode_bit0),
        .Q(w_ptr_pre));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_sync_fifo_reg[0]_0 ),
        .D(w_ptr_pre),
        .Q(w_ptr_sync));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_5
   (is_as_tdata,
    is_ioclk,
    \rx_start_delay_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]is_as_tdata;
  input is_ioclk;
  input \rx_start_delay_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire [1:0]caravel_mprj_in;
  wire [3:0]is_as_tdata;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__0_n_0 ;
  wire \r_ptr[1]_i_1__0_n_0 ;
  wire \r_ptr[2]_i_1__0_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__0_n_0 ;
  wire \rx_shift_reg[3]_i_2__0_n_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg[0]_0 ;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__6_n_0;
  wire rx_sync_fifo0__0;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__0_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__0_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__0 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__0 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__0 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__0_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__0_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__0_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__0_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__0 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__0_n_0 ),
        .O(\rx_shift_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__0 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__0_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__0_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__6
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__6_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start_i_1__6_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(is_as_tdata[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(is_as_tdata[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(is_as_tdata[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(is_as_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__0 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__0
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__0_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_i_1__0_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__0_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_6
   (is_as_tdata,
    is_ioclk,
    \rx_start_delay_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]is_as_tdata;
  input is_ioclk;
  input \rx_start_delay_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire [1:0]caravel_mprj_in;
  wire [3:0]is_as_tdata;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__1_n_0 ;
  wire \r_ptr[1]_i_1__1_n_0 ;
  wire \r_ptr[2]_i_1__1_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__1_n_0 ;
  wire \rx_shift_reg[3]_i_2__1_n_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg[0]_0 ;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__5_n_0;
  wire rx_sync_fifo0__0;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__1_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__1_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__1 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__1 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__1 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__1_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__1_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__1_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__1_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__1 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__1_n_0 ),
        .O(\rx_shift_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__1 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__1_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__1_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__5
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__5_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start_i_1__5_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(is_as_tdata[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(is_as_tdata[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(is_as_tdata[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(is_as_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__1 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__1
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__1_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_i_1__1_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__1_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_7
   (is_as_tdata,
    is_ioclk,
    \rx_start_delay_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]is_as_tdata;
  input is_ioclk;
  input \rx_start_delay_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire [1:0]caravel_mprj_in;
  wire [3:0]is_as_tdata;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__2_n_0 ;
  wire \r_ptr[1]_i_1__2_n_0 ;
  wire \r_ptr[2]_i_1__2_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__2_n_0 ;
  wire \rx_shift_reg[3]_i_2__2_n_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg[0]_0 ;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__4_n_0;
  wire rx_sync_fifo0__0;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__2_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__2_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__2 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__2 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__2 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__2_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__2_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__2_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__2_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__2 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__2_n_0 ),
        .O(\rx_shift_reg[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__2 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__2_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__2_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__4
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__4_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start_i_1__4_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(is_as_tdata[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(is_as_tdata[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(is_as_tdata[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(is_as_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__2 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__2
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__2_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_i_1__2_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__2_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_8
   (is_as_tdata,
    is_ioclk,
    \rx_start_delay_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]is_as_tdata;
  input is_ioclk;
  input \rx_start_delay_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire [1:0]caravel_mprj_in;
  wire [3:0]is_as_tdata;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__3_n_0 ;
  wire \r_ptr[1]_i_1__3_n_0 ;
  wire \r_ptr[2]_i_1__3_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__3_n_0 ;
  wire \rx_shift_reg[3]_i_2__3_n_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg[0]_0 ;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__3_n_0;
  wire rx_sync_fifo0__0;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__3_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__3_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__3 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__3 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__3 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__3_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__3_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__3_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__3_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__3 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__3_n_0 ),
        .O(\rx_shift_reg[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__3 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__3_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__3_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__3
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__3_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start_i_1__3_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(is_as_tdata[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(is_as_tdata[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(is_as_tdata[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(is_as_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__3 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__3
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__3_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_i_1__3_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__3_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "fsic_io_serdes_rx" *) 
module design_1_ps_axil_0_0_fsic_io_serdes_rx_9
   (is_as_tdata,
    is_ioclk,
    \rx_start_delay_reg[0]_0 ,
    caravel_mprj_in,
    \RxFifo_reg[4]_0 );
  output [3:0]is_as_tdata;
  input is_ioclk;
  input \rx_start_delay_reg[0]_0 ;
  input [1:0]caravel_mprj_in;
  input \RxFifo_reg[4]_0 ;

  wire \RxFifo[0]_i_1_n_0 ;
  wire \RxFifo[1]_i_1_n_0 ;
  wire \RxFifo[2]_i_1_n_0 ;
  wire \RxFifo[3]_i_1_n_0 ;
  wire \RxFifo[4]_i_1_n_0 ;
  wire \RxFifo_reg[4]_0 ;
  wire \RxFifo_reg_n_0_[0] ;
  wire \RxFifo_reg_n_0_[1] ;
  wire \RxFifo_reg_n_0_[2] ;
  wire \RxFifo_reg_n_0_[3] ;
  wire \RxFifo_reg_n_0_[4] ;
  wire [1:0]caravel_mprj_in;
  wire [3:0]is_as_tdata;
  wire is_ioclk;
  wire p_0_in;
  wire [2:0]r_ptr;
  wire \r_ptr[0]_i_1__4_n_0 ;
  wire \r_ptr[1]_i_1__4_n_0 ;
  wire \r_ptr[2]_i_1__4_n_0 ;
  wire [1:0]rx_shift_phase_cnt;
  wire \rx_shift_phase_cnt[0]_i_1_n_0 ;
  wire \rx_shift_phase_cnt[1]_i_1_n_0 ;
  wire \rx_shift_reg[3]_i_1__4_n_0 ;
  wire \rx_shift_reg[3]_i_2__4_n_0 ;
  wire \rx_shift_reg_reg_n_0_[0] ;
  wire \rx_shift_reg_reg_n_0_[1] ;
  wire \rx_shift_reg_reg_n_0_[2] ;
  wire \rx_shift_reg_reg_n_0_[3] ;
  wire rx_start;
  wire \rx_start_delay_reg[0]_0 ;
  wire \rx_start_delay_reg_n_0_[0] ;
  wire \rx_start_delay_reg_n_0_[1] ;
  wire rx_start_i_1__2_n_0;
  wire rx_sync_fifo0__0;
  wire [2:0]w_ptr;
  wire \w_ptr[0]_i_1__4_n_0 ;
  wire \w_ptr[1]_i_1_n_0 ;
  wire \w_ptr[2]_i_1_n_0 ;
  wire w_ptr_pre_i_1__4_n_0;
  wire w_ptr_pre_reg_n_0;
  wire w_ptr_sync_reg_n_0;

  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \RxFifo[0]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[0] ),
        .O(\RxFifo[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[1]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[1] ),
        .O(\RxFifo[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \RxFifo[2]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[1]),
        .I3(w_ptr[0]),
        .I4(\RxFifo_reg_n_0_[2] ),
        .O(\RxFifo[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \RxFifo[3]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[3] ),
        .O(\RxFifo[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \RxFifo[4]_i_1 
       (.I0(caravel_mprj_in[0]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .I3(w_ptr[1]),
        .I4(\RxFifo_reg_n_0_[4] ),
        .O(\RxFifo[4]_i_1_n_0 ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[0]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[0] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[1]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[1] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[2]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[2] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[3] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[3]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[3] ));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \RxFifo_reg[4] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\RxFifo[4]_i_1_n_0 ),
        .Q(\RxFifo_reg_n_0_[4] ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \r_ptr[0]_i_1__4 
       (.I0(r_ptr[1]),
        .I1(r_ptr[2]),
        .I2(r_ptr[0]),
        .O(\r_ptr[0]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \r_ptr[1]_i_1__4 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .O(\r_ptr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \r_ptr[2]_i_1__4 
       (.I0(r_ptr[1]),
        .I1(r_ptr[0]),
        .I2(r_ptr[2]),
        .O(\r_ptr[2]_i_1__4_n_0 ));
  FDCE \r_ptr_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[0]_i_1__4_n_0 ),
        .Q(r_ptr[0]));
  FDCE \r_ptr_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[1]_i_1__4_n_0 ),
        .Q(r_ptr[1]));
  FDCE \r_ptr_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\r_ptr[2]_i_1__4_n_0 ),
        .Q(r_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rx_shift_phase_cnt[0]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .O(\rx_shift_phase_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rx_shift_phase_cnt[1]_i_1 
       (.I0(rx_shift_phase_cnt[0]),
        .I1(rx_shift_phase_cnt[1]),
        .O(\rx_shift_phase_cnt[1]_i_1_n_0 ));
  FDPE \rx_shift_phase_cnt_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[0]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[0]));
  FDPE \rx_shift_phase_cnt_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .D(\rx_shift_phase_cnt[1]_i_1_n_0 ),
        .PRE(\rx_start_delay_reg[0]_0 ),
        .Q(rx_shift_phase_cnt[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rx_shift_reg[3]_i_1__4 
       (.I0(\RxFifo_reg_n_0_[4] ),
        .I1(r_ptr[2]),
        .I2(\rx_shift_reg[3]_i_2__4_n_0 ),
        .O(\rx_shift_reg[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rx_shift_reg[3]_i_2__4 
       (.I0(\RxFifo_reg_n_0_[3] ),
        .I1(\RxFifo_reg_n_0_[2] ),
        .I2(r_ptr[1]),
        .I3(\RxFifo_reg_n_0_[1] ),
        .I4(r_ptr[0]),
        .I5(\RxFifo_reg_n_0_[0] ),
        .O(\rx_shift_reg[3]_i_2__4_n_0 ));
  FDCE \rx_shift_reg_reg[0] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(\rx_shift_reg_reg_n_0_[0] ));
  FDCE \rx_shift_reg_reg[1] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(\rx_shift_reg_reg_n_0_[1] ));
  FDCE \rx_shift_reg_reg[2] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(\rx_shift_reg_reg_n_0_[2] ));
  FDCE \rx_shift_reg_reg[3] 
       (.C(is_ioclk),
        .CE(rx_start),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg[3]_i_1__4_n_0 ),
        .Q(\rx_shift_reg_reg_n_0_[3] ));
  FDCE \rx_start_delay_reg[0] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start),
        .Q(\rx_start_delay_reg_n_0_[0] ));
  FDCE \rx_start_delay_reg[1] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[0] ),
        .Q(\rx_start_delay_reg_n_0_[1] ));
  FDCE \rx_start_delay_reg[2] 
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_start_delay_reg_n_0_[1] ),
        .Q(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    rx_start_i_1__2
       (.I0(w_ptr_sync_reg_n_0),
        .I1(rx_start),
        .O(rx_start_i_1__2_n_0));
  FDCE rx_start_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(rx_start_i_1__2_n_0),
        .Q(rx_start));
  LUT4 #(
    .INIT(16'h8000)) 
    rx_sync_fifo0
       (.I0(rx_start),
        .I1(p_0_in),
        .I2(rx_shift_phase_cnt[0]),
        .I3(rx_shift_phase_cnt[1]),
        .O(rx_sync_fifo0__0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[0] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[0] ),
        .Q(is_as_tdata[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[1] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[1] ),
        .Q(is_as_tdata[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[2] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[2] ),
        .Q(is_as_tdata[2]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \rx_sync_fifo_reg[3] 
       (.C(is_ioclk),
        .CE(rx_sync_fifo0__0),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(\rx_shift_reg_reg_n_0_[3] ),
        .Q(is_as_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \w_ptr[0]_i_1__4 
       (.I0(w_ptr[1]),
        .I1(w_ptr[2]),
        .I2(w_ptr[0]),
        .O(\w_ptr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \w_ptr[1]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(\w_ptr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \w_ptr[2]_i_1 
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .I2(w_ptr[2]),
        .O(\w_ptr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    w_ptr_pre_i_1__4
       (.I0(w_ptr[0]),
        .I1(w_ptr[1]),
        .O(w_ptr_pre_i_1__4_n_0));
  FDCE w_ptr_pre_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_i_1__4_n_0),
        .Q(w_ptr_pre_reg_n_0));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[0] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[0]_i_1__4_n_0 ),
        .Q(w_ptr[0]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[1] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[1]_i_1_n_0 ),
        .Q(w_ptr[1]));
  FDCE #(
    .IS_C_INVERTED(1'b1)) 
    \w_ptr_reg[2] 
       (.C(caravel_mprj_in[1]),
        .CE(1'b1),
        .CLR(\RxFifo_reg[4]_0 ),
        .D(\w_ptr[2]_i_1_n_0 ),
        .Q(w_ptr[2]));
  FDCE w_ptr_sync_reg
       (.C(is_ioclk),
        .CE(1'b1),
        .CLR(\rx_start_delay_reg[0]_0 ),
        .D(w_ptr_pre_reg_n_0),
        .Q(w_ptr_sync_reg_n_0));
endmodule

(* ORIG_REF_NAME = "ladmatr" *) 
module design_1_ps_axil_0_0_ladmatr
   (start_once_reg,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][0] ,
    sts_clear_c_full_n,
    start_for_streamtoparallelwithburst_U0_full_n,
    ap_sync_reg_entry_proc_U0_ap_ready,
    ap_sync_reg_getinstream_U0_ap_ready_reg_0,
    \FSM_onehot_rstate_reg[1] ,
    inStreamTop_TVALID_int_regslice,
    Q,
    inStreamTop_TREADY,
    getinstream_U0_sts_clear_c_write,
    ap_start,
    outbuf_c_full_n,
    internal_full_n_reg,
    ladma_mm_awvalid,
    ap_sync_ready,
    ladma_s_bvalid,
    \FSM_onehot_wstate_reg[2] ,
    \FSM_onehot_wstate_reg[1] ,
    ladma_s_rvalid,
    ladma_s_rdata,
    ladma_interrupt,
    getinstream_U0_sts_clear,
    \data_p1_reg[69] ,
    \dout_reg[36] ,
    ladma_mm_wvalid,
    s_ready_t_reg,
    s_ready_t_reg_0,
    getinstream_U0_ap_ready,
    start_once_reg_reg,
    axi_clk_m,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0,
    ap_sync_reg_getinstream_U0_ap_ready_reg_1,
    ladma_s_araddr,
    ladma_s_arvalid,
    axi_reset_m_n,
    ladma_mm_bvalid,
    ladma_mm_rvalid,
    as_ad_tvalid,
    ladma_mm_awready,
    ladma_s_awaddr,
    ladma_s_wdata,
    ladma_s_rready,
    ladma_s_wstrb,
    ladma_s_wvalid,
    ladma_s_bready,
    ladma_s_awvalid,
    ladma_mm_wready,
    D,
    as_ad_tlast);
  output start_once_reg;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[1][0] ;
  output sts_clear_c_full_n;
  output start_for_streamtoparallelwithburst_U0_full_n;
  output ap_sync_reg_entry_proc_U0_ap_ready;
  output ap_sync_reg_getinstream_U0_ap_ready_reg_0;
  output \FSM_onehot_rstate_reg[1] ;
  output inStreamTop_TVALID_int_regslice;
  output [0:0]Q;
  output inStreamTop_TREADY;
  output getinstream_U0_sts_clear_c_write;
  output ap_start;
  output outbuf_c_full_n;
  output internal_full_n_reg;
  output ladma_mm_awvalid;
  output ap_sync_ready;
  output ladma_s_bvalid;
  output \FSM_onehot_wstate_reg[2] ;
  output \FSM_onehot_wstate_reg[1] ;
  output ladma_s_rvalid;
  output [31:0]ladma_s_rdata;
  output ladma_interrupt;
  output getinstream_U0_sts_clear;
  output [67:0]\data_p1_reg[69] ;
  output [36:0]\dout_reg[36] ;
  output ladma_mm_wvalid;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output getinstream_U0_ap_ready;
  input start_once_reg_reg;
  input axi_clk_m;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  input ap_sync_reg_getinstream_U0_ap_ready_reg_1;
  input [6:0]ladma_s_araddr;
  input ladma_s_arvalid;
  input axi_reset_m_n;
  input ladma_mm_bvalid;
  input ladma_mm_rvalid;
  input as_ad_tvalid;
  input ladma_mm_awready;
  input [6:0]ladma_s_awaddr;
  input [31:0]ladma_s_wdata;
  input ladma_s_rready;
  input [3:0]ladma_s_wstrb;
  input ladma_s_wvalid;
  input ladma_s_bready;
  input ladma_s_awvalid;
  input ladma_mm_wready;
  input [31:0]D;
  input as_ad_tlast;

  wire [31:0]D;
  wire \FSM_onehot_rstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[2] ;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_1;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:3]ap_NS_fsm;
  wire [1:1]ap_NS_fsm_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  wire ap_sync_reg_getinstream_U0_ap_ready_reg_0;
  wire ap_sync_reg_getinstream_U0_ap_ready_reg_1;
  wire as_ad_tlast;
  wire as_ad_tvalid;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire buf_empty_n;
  wire buf_full_n;
  wire control_s_axi_U_n_123;
  wire control_s_axi_U_n_125;
  wire control_s_axi_U_n_126;
  wire control_s_axi_U_n_127;
  wire control_s_axi_U_n_128;
  wire control_s_axi_U_n_129;
  wire control_s_axi_U_n_130;
  wire control_s_axi_U_n_131;
  wire control_s_axi_U_n_132;
  wire control_s_axi_U_n_133;
  wire control_s_axi_U_n_134;
  wire control_s_axi_U_n_135;
  wire control_s_axi_U_n_136;
  wire control_s_axi_U_n_137;
  wire control_s_axi_U_n_138;
  wire control_s_axi_U_n_139;
  wire control_s_axi_U_n_140;
  wire control_s_axi_U_n_141;
  wire control_s_axi_U_n_142;
  wire control_s_axi_U_n_143;
  wire control_s_axi_U_n_144;
  wire control_s_axi_U_n_145;
  wire control_s_axi_U_n_146;
  wire control_s_axi_U_n_147;
  wire control_s_axi_U_n_148;
  wire control_s_axi_U_n_149;
  wire control_s_axi_U_n_150;
  wire control_s_axi_U_n_151;
  wire control_s_axi_U_n_152;
  wire control_s_axi_U_n_153;
  wire control_s_axi_U_n_154;
  wire control_s_axi_U_n_155;
  wire control_s_axi_U_n_156;
  wire control_s_axi_U_n_157;
  wire control_s_axi_U_n_158;
  wire control_s_axi_U_n_159;
  wire control_s_axi_U_n_160;
  wire control_s_axi_U_n_161;
  wire control_s_axi_U_n_162;
  wire control_s_axi_U_n_163;
  wire control_s_axi_U_n_164;
  wire control_s_axi_U_n_165;
  wire control_s_axi_U_n_166;
  wire control_s_axi_U_n_167;
  wire control_s_axi_U_n_168;
  wire control_s_axi_U_n_169;
  wire control_s_axi_U_n_170;
  wire control_s_axi_U_n_171;
  wire control_s_axi_U_n_172;
  wire control_s_axi_U_n_173;
  wire control_s_axi_U_n_174;
  wire control_s_axi_U_n_175;
  wire control_s_axi_U_n_176;
  wire control_s_axi_U_n_177;
  wire control_s_axi_U_n_178;
  wire control_s_axi_U_n_179;
  wire control_s_axi_U_n_180;
  wire control_s_axi_U_n_181;
  wire control_s_axi_U_n_182;
  wire control_s_axi_U_n_183;
  wire control_s_axi_U_n_184;
  wire control_s_axi_U_n_185;
  wire control_s_axi_U_n_186;
  wire control_s_axi_U_n_187;
  wire control_s_axi_U_n_188;
  wire control_s_axi_U_n_189;
  wire control_s_axi_U_n_2;
  wire count_U_n_2;
  wire [31:0]count_dout;
  wire count_empty_n;
  wire count_full_n;
  wire [67:0]\data_p1_reg[69] ;
  wire [36:0]\dout_reg[36] ;
  wire empty_n;
  wire entry_proc_U0_n_1;
  wire getinstream_U0_ap_ready;
  wire [32:0]getinstream_U0_buf_r_din;
  wire [31:0]getinstream_U0_count19_din;
  wire getinstream_U0_n_70;
  wire getinstream_U0_n_71;
  wire getinstream_U0_n_74;
  wire getinstream_U0_sts_clear;
  wire getinstream_U0_sts_clear_c_write;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_WREADY;
  wire [31:0]grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o;
  wire icmp_ln15_fu_173_p2;
  wire inStreamTop_TREADY;
  wire inStreamTop_TVALID_int_regslice;
  wire [31:0]in_len_V_reg;
  wire internal_full_n_reg;
  wire ladma_interrupt;
  wire ladma_mm_awready;
  wire ladma_mm_awvalid;
  wire ladma_mm_bvalid;
  wire ladma_mm_rvalid;
  wire ladma_mm_wready;
  wire ladma_mm_wvalid;
  wire [6:0]ladma_s_araddr;
  wire ladma_s_arvalid;
  wire [6:0]ladma_s_awaddr;
  wire ladma_s_awvalid;
  wire ladma_s_bready;
  wire ladma_s_bvalid;
  wire [31:0]ladma_s_rdata;
  wire ladma_s_rready;
  wire ladma_s_rvalid;
  wire [31:0]ladma_s_wdata;
  wire [3:0]ladma_s_wstrb;
  wire ladma_s_wvalid;
  wire mOutPtr110_out;
  wire [63:1]outbuf;
  wire [63:1]outbuf_c_dout;
  wire outbuf_c_empty_n;
  wire outbuf_c_full_n;
  wire [1:1]p_0_in;
  wire [23:0]pattern;
  wire push;
  wire [31:0]s2m_len;
  wire s2m_len_c_U_n_2;
  wire [31:0]s2m_len_c_dout;
  wire s2m_len_c_empty_n;
  wire s2m_len_c_full_n;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire shiftReg_ce;
  wire start_for_streamtoparallelwithburst_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire \store_unit/buff_wdata/mOutPtr18_out ;
  wire \store_unit/buff_wdata/pop ;
  wire \store_unit/buff_wdata/push ;
  wire streamtoparallelwithburst_U0_ap_done;
  wire streamtoparallelwithburst_U0_ap_start;
  wire [61:0]streamtoparallelwithburst_U0_m_axi_gmem0_AWADDR;
  wire [31:0]streamtoparallelwithburst_U0_m_axi_gmem0_WDATA;
  wire streamtoparallelwithburst_U0_n_10;
  wire streamtoparallelwithburst_U0_n_101;
  wire streamtoparallelwithburst_U0_n_102;
  wire streamtoparallelwithburst_U0_n_103;
  wire streamtoparallelwithburst_U0_n_104;
  wire streamtoparallelwithburst_U0_n_105;
  wire streamtoparallelwithburst_U0_n_106;
  wire streamtoparallelwithburst_U0_n_11;
  wire streamtoparallelwithburst_U0_n_110;
  wire streamtoparallelwithburst_U0_n_111;
  wire streamtoparallelwithburst_U0_n_12;
  wire streamtoparallelwithburst_U0_n_13;
  wire streamtoparallelwithburst_U0_n_14;
  wire streamtoparallelwithburst_U0_n_15;
  wire streamtoparallelwithburst_U0_n_16;
  wire streamtoparallelwithburst_U0_n_17;
  wire streamtoparallelwithburst_U0_n_18;
  wire streamtoparallelwithburst_U0_n_19;
  wire streamtoparallelwithburst_U0_n_20;
  wire streamtoparallelwithburst_U0_n_21;
  wire streamtoparallelwithburst_U0_n_22;
  wire streamtoparallelwithburst_U0_n_23;
  wire streamtoparallelwithburst_U0_n_24;
  wire streamtoparallelwithburst_U0_n_25;
  wire streamtoparallelwithburst_U0_n_26;
  wire streamtoparallelwithburst_U0_n_27;
  wire streamtoparallelwithburst_U0_n_28;
  wire streamtoparallelwithburst_U0_n_29;
  wire streamtoparallelwithburst_U0_n_30;
  wire streamtoparallelwithburst_U0_n_31;
  wire streamtoparallelwithburst_U0_n_32;
  wire streamtoparallelwithburst_U0_n_33;
  wire streamtoparallelwithburst_U0_n_34;
  wire streamtoparallelwithburst_U0_n_35;
  wire streamtoparallelwithburst_U0_n_36;
  wire streamtoparallelwithburst_U0_n_37;
  wire streamtoparallelwithburst_U0_n_38;
  wire streamtoparallelwithburst_U0_n_7;
  wire streamtoparallelwithburst_U0_n_8;
  wire streamtoparallelwithburst_U0_n_9;
  wire streamtoparallelwithburst_U0_out_memory_read;
  wire sts_clear_c_U_n_5;
  wire sts_clear_c_dout;
  wire sts_clear_c_empty_n;
  wire sts_clear_c_full_n;

  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_getinstream_U0_ap_ready_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_sync_reg_getinstream_U0_ap_ready_reg_1),
        .Q(ap_sync_reg_getinstream_U0_ap_ready_reg_0),
        .R(1'b0));
  design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A buf_U
       (.E(getinstream_U0_n_70),
        .SS(ap_rst_n_inv),
        .WEBWE(push),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .buf_empty_n(buf_empty_n),
        .buf_full_n(buf_full_n),
        .din(getinstream_U0_buf_r_din),
        .dout(streamtoparallelwithburst_U0_m_axi_gmem0_WDATA),
        .dout_vld_reg_0(streamtoparallelwithburst_U0_n_105),
        .empty_n(empty_n),
        .full_n_reg_0(getinstream_U0_n_71),
        .mem_reg(streamtoparallelwithburst_U0_n_101),
        .mem_reg_0(streamtoparallelwithburst_U0_n_103),
        .\raddr_reg_reg[2] (streamtoparallelwithburst_U0_n_102));
  design_1_ps_axil_0_0_ladmatr_control_s_axi control_s_axi_U
       (.DI({control_s_axi_U_n_130,control_s_axi_U_n_131,control_s_axi_U_n_132,control_s_axi_U_n_133}),
        .\FSM_onehot_rstate_reg[1]_0 (\FSM_onehot_rstate_reg[1] ),
        .\FSM_onehot_wstate_reg[1]_0 (\FSM_onehot_wstate_reg[1] ),
        .\FSM_onehot_wstate_reg[2]_0 (\FSM_onehot_wstate_reg[2] ),
        .Q(s2m_len),
        .S({control_s_axi_U_n_126,control_s_axi_U_n_127,control_s_axi_U_n_128,control_s_axi_U_n_129}),
        .SS(ap_rst_n_inv),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(control_s_axi_U_n_123),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_0(control_s_axi_U_n_125),
        .axi_clk_m(axi_clk_m),
        .grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o),
        .if_din(outbuf),
        .int_ap_idle_reg_0(ap_sync_reg_entry_proc_U0_ap_ready),
        .int_ap_idle_reg_1(start_once_reg),
        .int_ap_idle_reg_2(start_for_streamtoparallelwithburst_U0_full_n),
        .int_ap_idle_reg_3(ap_CS_fsm_state1),
        .int_ap_idle_reg_4(ap_sync_reg_getinstream_U0_ap_ready_reg_0),
        .int_ap_ready_reg_0(ap_sync_ready),
        .int_ap_start_reg_0(ap_start),
        .\int_isr_reg[0]_0 ({streamtoparallelwithburst_U0_ap_done,ap_CS_fsm_state1_1}),
        .\int_out_buf_sts_reg[0]_0 (control_s_axi_U_n_2),
        .\int_out_buf_sts_reg[0]_1 (streamtoparallelwithburst_U0_n_104),
        .\int_pattern_reg[23]_0 (pattern),
        .\int_s2m_len_reg[14]_0 ({control_s_axi_U_n_134,control_s_axi_U_n_135,control_s_axi_U_n_136,control_s_axi_U_n_137}),
        .\int_s2m_len_reg[14]_1 ({control_s_axi_U_n_138,control_s_axi_U_n_139,control_s_axi_U_n_140,control_s_axi_U_n_141}),
        .\int_s2m_len_reg[14]_2 ({control_s_axi_U_n_166,control_s_axi_U_n_167,control_s_axi_U_n_168,control_s_axi_U_n_169}),
        .\int_s2m_len_reg[14]_3 ({control_s_axi_U_n_170,control_s_axi_U_n_171,control_s_axi_U_n_172,control_s_axi_U_n_173}),
        .\int_s2m_len_reg[22]_0 ({control_s_axi_U_n_142,control_s_axi_U_n_143,control_s_axi_U_n_144,control_s_axi_U_n_145}),
        .\int_s2m_len_reg[22]_1 ({control_s_axi_U_n_146,control_s_axi_U_n_147,control_s_axi_U_n_148,control_s_axi_U_n_149}),
        .\int_s2m_len_reg[22]_2 ({control_s_axi_U_n_174,control_s_axi_U_n_175,control_s_axi_U_n_176,control_s_axi_U_n_177}),
        .\int_s2m_len_reg[22]_3 ({control_s_axi_U_n_178,control_s_axi_U_n_179,control_s_axi_U_n_180,control_s_axi_U_n_181}),
        .\int_s2m_len_reg[30]_0 ({control_s_axi_U_n_150,control_s_axi_U_n_151,control_s_axi_U_n_152,control_s_axi_U_n_153}),
        .\int_s2m_len_reg[30]_1 ({control_s_axi_U_n_154,control_s_axi_U_n_155,control_s_axi_U_n_156,control_s_axi_U_n_157}),
        .\int_s2m_len_reg[30]_2 ({control_s_axi_U_n_182,control_s_axi_U_n_183,control_s_axi_U_n_184,control_s_axi_U_n_185}),
        .\int_s2m_len_reg[30]_3 ({control_s_axi_U_n_186,control_s_axi_U_n_187,control_s_axi_U_n_188,control_s_axi_U_n_189}),
        .\int_s2m_len_reg[6]_0 ({control_s_axi_U_n_158,control_s_axi_U_n_159,control_s_axi_U_n_160,control_s_axi_U_n_161}),
        .\int_s2m_len_reg[6]_1 ({control_s_axi_U_n_162,control_s_axi_U_n_163,control_s_axi_U_n_164,control_s_axi_U_n_165}),
        .\int_sts_clear_reg[0]_0 (getinstream_U0_sts_clear),
        .ladma_interrupt(ladma_interrupt),
        .ladma_s_araddr(ladma_s_araddr),
        .ladma_s_arvalid(ladma_s_arvalid),
        .ladma_s_awaddr(ladma_s_awaddr),
        .ladma_s_awvalid(ladma_s_awvalid),
        .ladma_s_bready(ladma_s_bready),
        .ladma_s_bvalid(ladma_s_bvalid),
        .ladma_s_rdata(ladma_s_rdata),
        .ladma_s_rready(ladma_s_rready),
        .ladma_s_rvalid(ladma_s_rvalid),
        .ladma_s_wdata(ladma_s_wdata),
        .ladma_s_wstrb(ladma_s_wstrb),
        .ladma_s_wvalid(ladma_s_wvalid),
        .\mOutPtr_reg[2] (outbuf_c_full_n),
        .out(in_len_V_reg),
        .streamtoparallelwithburst_U0_ap_start(streamtoparallelwithburst_U0_ap_start));
  design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S count_U
       (.CO(icmp_ln15_fu_173_p2),
        .D(ap_NS_fsm),
        .E(streamtoparallelwithburst_U0_n_106),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .SS(ap_rst_n_inv),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .count_empty_n(count_empty_n),
        .count_full_n(count_full_n),
        .gmem0_AWREADY(gmem0_AWREADY),
        .internal_empty_n_reg_0(count_U_n_2),
        .internal_empty_n_reg_1(getinstream_U0_n_74),
        .mOutPtr110_out(mOutPtr110_out),
        .out(count_dout),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_reg_267_reg[31] (getinstream_U0_count19_din));
  design_1_ps_axil_0_0_ladmatr_entry_proc entry_proc_U0
       (.SS(ap_rst_n_inv),
        .axi_clk_m(axi_clk_m),
        .\mOutPtr_reg[1] (ap_sync_reg_entry_proc_U0_ap_ready),
        .\mOutPtr_reg[1]_0 (ap_start),
        .\mOutPtr_reg[1]_1 (start_for_streamtoparallelwithburst_U0_full_n),
        .start_once_reg_reg_0(start_once_reg),
        .start_once_reg_reg_1(entry_proc_U0_n_1),
        .start_once_reg_reg_2(start_once_reg_reg));
  design_1_ps_axil_0_0_ladmatr_getinstream getinstream_U0
       (.\B_V_data_1_payload_A_reg[31] (D),
        .\B_V_data_1_state_reg[0] (inStreamTop_TVALID_int_regslice),
        .\B_V_data_1_state_reg[1] (inStreamTop_TREADY),
        .D(ap_NS_fsm_0),
        .DI({control_s_axi_U_n_130,control_s_axi_U_n_131,control_s_axi_U_n_132,control_s_axi_U_n_133}),
        .E(getinstream_U0_n_70),
        .Q(getinstream_U0_count19_din),
        .S({control_s_axi_U_n_126,control_s_axi_U_n_127,control_s_axi_U_n_128,control_s_axi_U_n_129}),
        .SS(ap_rst_n_inv),
        .WEBWE(push),
        .\ap_CS_fsm_reg[0]_0 (getinstream_U0_sts_clear_c_write),
        .\ap_CS_fsm_reg[0]_1 (ap_start),
        .\ap_CS_fsm_reg[0]_2 (sts_clear_c_full_n),
        .\ap_CS_fsm_reg[2]_0 (getinstream_U0_n_74),
        .\ap_CS_fsm_reg[3]_0 ({Q,ap_CS_fsm_state1}),
        .ap_sync_ready(ap_sync_ready),
        .as_ad_tlast(as_ad_tlast),
        .as_ad_tvalid(as_ad_tvalid),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .buf_full_n(buf_full_n),
        .count_full_n(count_full_n),
        .din(getinstream_U0_buf_r_din),
        .\empty_reg_167_reg[23]_0 (pattern),
        .full_n_reg(getinstream_U0_n_71),
        .getinstream_U0_ap_ready(getinstream_U0_ap_ready),
        .getinstream_U0_sts_clear(getinstream_U0_sts_clear),
        .grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o),
        .icmp_ln1073_1_fu_237_p2_carry__0({control_s_axi_U_n_162,control_s_axi_U_n_163,control_s_axi_U_n_164,control_s_axi_U_n_165}),
        .icmp_ln1073_1_fu_237_p2_carry__0_0({control_s_axi_U_n_158,control_s_axi_U_n_159,control_s_axi_U_n_160,control_s_axi_U_n_161}),
        .icmp_ln1073_1_fu_237_p2_carry__1({control_s_axi_U_n_170,control_s_axi_U_n_171,control_s_axi_U_n_172,control_s_axi_U_n_173}),
        .icmp_ln1073_1_fu_237_p2_carry__1_0({control_s_axi_U_n_166,control_s_axi_U_n_167,control_s_axi_U_n_168,control_s_axi_U_n_169}),
        .\icmp_ln1073_1_reg_284_reg[0] ({control_s_axi_U_n_178,control_s_axi_U_n_179,control_s_axi_U_n_180,control_s_axi_U_n_181}),
        .\icmp_ln1073_1_reg_284_reg[0]_0 ({control_s_axi_U_n_174,control_s_axi_U_n_175,control_s_axi_U_n_176,control_s_axi_U_n_177}),
        .\icmp_ln1073_1_reg_284_reg[0]_1 ({control_s_axi_U_n_186,control_s_axi_U_n_187,control_s_axi_U_n_188,control_s_axi_U_n_189}),
        .\icmp_ln1073_1_reg_284_reg[0]_2 ({control_s_axi_U_n_182,control_s_axi_U_n_183,control_s_axi_U_n_184,control_s_axi_U_n_185}),
        .icmp_ln1073_fu_168_p2_carry__1({control_s_axi_U_n_138,control_s_axi_U_n_139,control_s_axi_U_n_140,control_s_axi_U_n_141}),
        .icmp_ln1073_fu_168_p2_carry__1_0({control_s_axi_U_n_134,control_s_axi_U_n_135,control_s_axi_U_n_136,control_s_axi_U_n_137}),
        .icmp_ln1073_fu_168_p2_carry__2({control_s_axi_U_n_146,control_s_axi_U_n_147,control_s_axi_U_n_148,control_s_axi_U_n_149}),
        .icmp_ln1073_fu_168_p2_carry__2_0({control_s_axi_U_n_142,control_s_axi_U_n_143,control_s_axi_U_n_144,control_s_axi_U_n_145}),
        .\in_len_V_reg[0]_0 ({control_s_axi_U_n_154,control_s_axi_U_n_155,control_s_axi_U_n_156,control_s_axi_U_n_157}),
        .\in_len_V_reg[0]_1 ({control_s_axi_U_n_150,control_s_axi_U_n_151,control_s_axi_U_n_152,control_s_axi_U_n_153}),
        .int_ap_ready_reg(ap_sync_reg_getinstream_U0_ap_ready_reg_0),
        .int_ap_ready_reg_0(internal_full_n_reg),
        .int_ap_ready_reg_1(ap_sync_reg_entry_proc_U0_ap_ready),
        .\mOutPtr_reg[7] (streamtoparallelwithburst_U0_n_102),
        .out(in_len_V_reg),
        .s2m_len_c_full_n(s2m_len_c_full_n),
        .shiftReg_ce(shiftReg_ce));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi gmem0_m_axi_U
       (.E(streamtoparallelwithburst_U0_n_111),
        .Q({ap_CS_fsm_state20,ap_CS_fsm_state4}),
        .SS(ap_rst_n_inv),
        .WEBWE(\store_unit/buff_wdata/push ),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .din(streamtoparallelwithburst_U0_m_axi_gmem0_WDATA),
        .\dout_reg[36] (\dout_reg[36] ),
        .full_n_reg(streamtoparallelwithburst_U0_n_110),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .gmem0_WREADY(gmem0_WREADY),
        .in({streamtoparallelwithburst_U0_n_7,streamtoparallelwithburst_U0_n_8,streamtoparallelwithburst_U0_n_9,streamtoparallelwithburst_U0_n_10,streamtoparallelwithburst_U0_n_11,streamtoparallelwithburst_U0_n_12,streamtoparallelwithburst_U0_n_13,streamtoparallelwithburst_U0_n_14,streamtoparallelwithburst_U0_n_15,streamtoparallelwithburst_U0_n_16,streamtoparallelwithburst_U0_n_17,streamtoparallelwithburst_U0_n_18,streamtoparallelwithburst_U0_n_19,streamtoparallelwithburst_U0_n_20,streamtoparallelwithburst_U0_n_21,streamtoparallelwithburst_U0_n_22,streamtoparallelwithburst_U0_n_23,streamtoparallelwithburst_U0_n_24,streamtoparallelwithburst_U0_n_25,streamtoparallelwithburst_U0_n_26,streamtoparallelwithburst_U0_n_27,streamtoparallelwithburst_U0_n_28,streamtoparallelwithburst_U0_n_29,streamtoparallelwithburst_U0_n_30,streamtoparallelwithburst_U0_n_31,streamtoparallelwithburst_U0_n_32,streamtoparallelwithburst_U0_n_33,streamtoparallelwithburst_U0_n_34,streamtoparallelwithburst_U0_n_35,streamtoparallelwithburst_U0_n_36,streamtoparallelwithburst_U0_n_37,streamtoparallelwithburst_U0_n_38,streamtoparallelwithburst_U0_m_axi_gmem0_AWADDR}),
        .ladma_mm_awready(ladma_mm_awready),
        .ladma_mm_awvalid(ladma_mm_awvalid),
        .ladma_mm_bvalid(ladma_mm_bvalid),
        .ladma_mm_rvalid(ladma_mm_rvalid),
        .ladma_mm_wready(ladma_mm_wready),
        .ladma_mm_wvalid(ladma_mm_wvalid),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .p_0_in(p_0_in),
        .pop(\store_unit/buff_wdata/pop ),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0));
  design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S outbuf_c_U
       (.SS(ap_rst_n_inv),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .in(outbuf),
        .internal_empty_n_reg_0(internal_full_n_reg),
        .internal_full_n_reg_0(outbuf_c_full_n),
        .\mOutPtr_reg[2]_0 (control_s_axi_U_n_123),
        .out(outbuf_c_dout),
        .\out_memory_read_reg_245_reg[1] (start_for_streamtoparallelwithburst_U0_full_n),
        .\out_memory_read_reg_245_reg[1]_0 (start_once_reg),
        .\out_memory_read_reg_245_reg[1]_1 (ap_start),
        .\out_memory_read_reg_245_reg[1]_2 (ap_sync_reg_entry_proc_U0_ap_ready),
        .outbuf_c_empty_n(outbuf_c_empty_n),
        .streamtoparallelwithburst_U0_out_memory_read(streamtoparallelwithburst_U0_out_memory_read));
  design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S s2m_len_c_U
       (.D(s2m_len_c_dout),
        .\SRL_SIG_reg[0][31] (s2m_len),
        .\SRL_SIG_reg[1][0] (ap_sync_reg_getinstream_U0_ap_ready_reg_0),
        .\SRL_SIG_reg[1][0]_0 (ap_start),
        .\SRL_SIG_reg[1][0]_1 (ap_CS_fsm_state1),
        .\SRL_SIG_reg[1][0]_2 (sts_clear_c_full_n),
        .SS(ap_rst_n_inv),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .internal_empty_n_reg_0(sts_clear_c_U_n_5),
        .internal_full_n_reg_0(s2m_len_c_U_n_2),
        .internal_full_n_reg_1(ap_NS_fsm_0),
        .\mOutPtr_reg[1]_0 (getinstream_U0_sts_clear_c_write),
        .s2m_len_c_empty_n(s2m_len_c_empty_n),
        .s2m_len_c_full_n(s2m_len_c_full_n),
        .streamtoparallelwithburst_U0_out_memory_read(streamtoparallelwithburst_U0_out_memory_read));
  design_1_ps_axil_0_0_ladmatr_start_for_streamtoparallelwithburst_U0 start_for_streamtoparallelwithburst_U0_U
       (.Q(streamtoparallelwithburst_U0_ap_done),
        .SS(ap_rst_n_inv),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .internal_empty_n_reg_0(ap_start),
        .internal_empty_n_reg_1(ap_sync_reg_entry_proc_U0_ap_ready),
        .internal_full_n_reg_0(start_for_streamtoparallelwithburst_U0_full_n),
        .internal_full_n_reg_1(internal_full_n_reg),
        .\mOutPtr_reg[0]_0 (start_once_reg),
        .\mOutPtr_reg[0]_1 (control_s_axi_U_n_125),
        .\mOutPtr_reg[1]_0 (entry_proc_U0_n_1),
        .outbuf_c_full_n(outbuf_c_full_n),
        .streamtoparallelwithburst_U0_ap_start(streamtoparallelwithburst_U0_ap_start));
  design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst streamtoparallelwithburst_U0
       (.CO(icmp_ln15_fu_173_p2),
        .D(ap_NS_fsm),
        .E(streamtoparallelwithburst_U0_n_106),
        .Q({streamtoparallelwithburst_U0_ap_done,ap_CS_fsm_state20,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state1_1}),
        .SS(ap_rst_n_inv),
        .WEBWE(\store_unit/buff_wdata/push ),
        .ap_enable_reg_pp0_iter2_reg(streamtoparallelwithburst_U0_n_103),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_m_n_0(streamtoparallelwithburst_U0_n_101),
        .buf_empty_n(buf_empty_n),
        .count_empty_n(count_empty_n),
        .dout_vld_reg(streamtoparallelwithburst_U0_n_102),
        .dout_vld_reg_0(streamtoparallelwithburst_U0_n_105),
        .\empty_32_reg_126_reg[0]_0 (streamtoparallelwithburst_U0_n_104),
        .empty_n(empty_n),
        .full_n_reg(streamtoparallelwithburst_U0_n_110),
        .full_n_reg_0(streamtoparallelwithburst_U0_n_111),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .gmem0_WREADY(gmem0_WREADY),
        .in({streamtoparallelwithburst_U0_n_7,streamtoparallelwithburst_U0_n_8,streamtoparallelwithburst_U0_n_9,streamtoparallelwithburst_U0_n_10,streamtoparallelwithburst_U0_n_11,streamtoparallelwithburst_U0_n_12,streamtoparallelwithburst_U0_n_13,streamtoparallelwithburst_U0_n_14,streamtoparallelwithburst_U0_n_15,streamtoparallelwithburst_U0_n_16,streamtoparallelwithburst_U0_n_17,streamtoparallelwithburst_U0_n_18,streamtoparallelwithburst_U0_n_19,streamtoparallelwithburst_U0_n_20,streamtoparallelwithburst_U0_n_21,streamtoparallelwithburst_U0_n_22,streamtoparallelwithburst_U0_n_23,streamtoparallelwithburst_U0_n_24,streamtoparallelwithburst_U0_n_25,streamtoparallelwithburst_U0_n_26,streamtoparallelwithburst_U0_n_27,streamtoparallelwithburst_U0_n_28,streamtoparallelwithburst_U0_n_29,streamtoparallelwithburst_U0_n_30,streamtoparallelwithburst_U0_n_31,streamtoparallelwithburst_U0_n_32,streamtoparallelwithburst_U0_n_33,streamtoparallelwithburst_U0_n_34,streamtoparallelwithburst_U0_n_35,streamtoparallelwithburst_U0_n_36,streamtoparallelwithburst_U0_n_37,streamtoparallelwithburst_U0_n_38,streamtoparallelwithburst_U0_m_axi_gmem0_AWADDR}),
        .\in_s2m_len_read_reg_250_reg[31]_0 (s2m_len_c_dout),
        .\int_out_buf_sts_reg[0] (control_s_axi_U_n_2),
        .mOutPtr110_out(mOutPtr110_out),
        .mOutPtr18_out(\store_unit/buff_wdata/mOutPtr18_out ),
        .\mOutPtr_reg[3] (count_U_n_2),
        .\mOutPtr_reg[3]_0 (getinstream_U0_n_74),
        .\out_memory_read_reg_245_reg[63]_0 (outbuf_c_dout),
        .outbuf_c_empty_n(outbuf_c_empty_n),
        .p_0_in(p_0_in),
        .pop(\store_unit/buff_wdata/pop ),
        .s2m_len_c_empty_n(s2m_len_c_empty_n),
        .streamtoparallelwithburst_U0_ap_start(streamtoparallelwithburst_U0_ap_start),
        .streamtoparallelwithburst_U0_out_memory_read(streamtoparallelwithburst_U0_out_memory_read),
        .sts_clear_c_dout(sts_clear_c_dout),
        .sts_clear_c_empty_n(sts_clear_c_empty_n),
        .\tmp_reg_267_reg[31]_0 (count_dout));
  design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S sts_clear_c_U
       (.\SRL_SIG_reg[0][0] (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0]_0 ),
        .SS(ap_rst_n_inv),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .internal_empty_n_reg_0(s2m_len_c_U_n_2),
        .internal_empty_n_reg_1(ap_sync_reg_getinstream_U0_ap_ready_reg_0),
        .internal_empty_n_reg_2(ap_start),
        .internal_empty_n_reg_3(ap_CS_fsm_state1),
        .internal_full_n_reg_0(sts_clear_c_full_n),
        .internal_full_n_reg_1(sts_clear_c_U_n_5),
        .\mOutPtr_reg[1]_0 (getinstream_U0_sts_clear_c_write),
        .s2m_len_c_full_n(s2m_len_c_full_n),
        .streamtoparallelwithburst_U0_out_memory_read(streamtoparallelwithburst_U0_out_memory_read),
        .sts_clear_c_dout(sts_clear_c_dout),
        .sts_clear_c_empty_n(sts_clear_c_empty_n));
endmodule

(* ORIG_REF_NAME = "ladmatr_control_s_axi" *) 
module design_1_ps_axil_0_0_ladmatr_control_s_axi
   (ladma_interrupt,
    \int_sts_clear_reg[0]_0 ,
    \int_out_buf_sts_reg[0]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    if_din,
    Q,
    \int_pattern_reg[23]_0 ,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    int_ap_start_reg_0,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0,
    S,
    DI,
    \int_s2m_len_reg[14]_0 ,
    \int_s2m_len_reg[14]_1 ,
    \int_s2m_len_reg[22]_0 ,
    \int_s2m_len_reg[22]_1 ,
    \int_s2m_len_reg[30]_0 ,
    \int_s2m_len_reg[30]_1 ,
    \int_s2m_len_reg[6]_0 ,
    \int_s2m_len_reg[6]_1 ,
    \int_s2m_len_reg[14]_2 ,
    \int_s2m_len_reg[14]_3 ,
    \int_s2m_len_reg[22]_2 ,
    \int_s2m_len_reg[22]_3 ,
    \int_s2m_len_reg[30]_2 ,
    \int_s2m_len_reg[30]_3 ,
    ladma_s_bvalid,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    ladma_s_rvalid,
    ladma_s_rdata,
    SS,
    axi_clk_m,
    \int_out_buf_sts_reg[0]_1 ,
    ladma_s_araddr,
    ladma_s_arvalid,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    \mOutPtr_reg[2] ,
    streamtoparallelwithburst_U0_ap_start,
    \int_isr_reg[0]_0 ,
    int_ap_idle_reg_3,
    int_ap_idle_reg_4,
    ladma_s_wdata,
    int_ap_ready_reg_0,
    ladma_s_wstrb,
    out,
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o,
    ladma_s_awaddr,
    ladma_s_rready,
    ladma_s_wvalid,
    ladma_s_bready,
    ladma_s_awvalid);
  output ladma_interrupt;
  output \int_sts_clear_reg[0]_0 ;
  output \int_out_buf_sts_reg[0]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [62:0]if_din;
  output [31:0]Q;
  output [23:0]\int_pattern_reg[23]_0 ;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output int_ap_start_reg_0;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\int_s2m_len_reg[14]_0 ;
  output [3:0]\int_s2m_len_reg[14]_1 ;
  output [3:0]\int_s2m_len_reg[22]_0 ;
  output [3:0]\int_s2m_len_reg[22]_1 ;
  output [3:0]\int_s2m_len_reg[30]_0 ;
  output [3:0]\int_s2m_len_reg[30]_1 ;
  output [3:0]\int_s2m_len_reg[6]_0 ;
  output [3:0]\int_s2m_len_reg[6]_1 ;
  output [3:0]\int_s2m_len_reg[14]_2 ;
  output [3:0]\int_s2m_len_reg[14]_3 ;
  output [3:0]\int_s2m_len_reg[22]_2 ;
  output [3:0]\int_s2m_len_reg[22]_3 ;
  output [3:0]\int_s2m_len_reg[30]_2 ;
  output [3:0]\int_s2m_len_reg[30]_3 ;
  output ladma_s_bvalid;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output ladma_s_rvalid;
  output [31:0]ladma_s_rdata;
  input [0:0]SS;
  input axi_clk_m;
  input \int_out_buf_sts_reg[0]_1 ;
  input [6:0]ladma_s_araddr;
  input ladma_s_arvalid;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input int_ap_idle_reg_2;
  input \mOutPtr_reg[2] ;
  input streamtoparallelwithburst_U0_ap_start;
  input [1:0]\int_isr_reg[0]_0 ;
  input [0:0]int_ap_idle_reg_3;
  input int_ap_idle_reg_4;
  input [31:0]ladma_s_wdata;
  input int_ap_ready_reg_0;
  input [3:0]ladma_s_wstrb;
  input [31:0]out;
  input [31:0]grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o;
  input [6:0]ladma_s_awaddr;
  input ladma_s_rready;
  input ladma_s_wvalid;
  input ladma_s_bready;
  input ladma_s_awvalid;

  wire [3:0]DI;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire ap_idle;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire axi_clk_m;
  wire [1:0]data3;
  wire [31:0]grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o;
  wire [62:0]if_din;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_idle_reg_2;
  wire [0:0]int_ap_idle_reg_3;
  wire int_ap_idle_reg_4;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_ready_reg_0;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_4_n_0;
  wire int_ap_start_reg_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_interrupt0;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_2_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire [1:0]\int_isr_reg[0]_0 ;
  wire int_out_buf_sts_ap_vld__0;
  wire int_out_buf_sts_ap_vld_i_1_n_0;
  wire int_out_buf_sts_ap_vld_i_2_n_0;
  wire \int_out_buf_sts_reg[0]_0 ;
  wire \int_out_buf_sts_reg[0]_1 ;
  wire \int_outbuf[31]_i_1_n_0 ;
  wire \int_outbuf[63]_i_1_n_0 ;
  wire [31:0]int_outbuf_reg0;
  wire [31:0]int_outbuf_reg01_out;
  wire \int_outbuf_reg_n_0_[0] ;
  wire [31:0]int_pattern0;
  wire \int_pattern[31]_i_1_n_0 ;
  wire [23:0]\int_pattern_reg[23]_0 ;
  wire \int_pattern_reg_n_0_[24] ;
  wire \int_pattern_reg_n_0_[25] ;
  wire \int_pattern_reg_n_0_[26] ;
  wire \int_pattern_reg_n_0_[27] ;
  wire \int_pattern_reg_n_0_[28] ;
  wire \int_pattern_reg_n_0_[29] ;
  wire \int_pattern_reg_n_0_[30] ;
  wire \int_pattern_reg_n_0_[31] ;
  wire [31:0]int_s2m_len0;
  wire \int_s2m_len[31]_i_1_n_0 ;
  wire \int_s2m_len[31]_i_3_n_0 ;
  wire [3:0]\int_s2m_len_reg[14]_0 ;
  wire [3:0]\int_s2m_len_reg[14]_1 ;
  wire [3:0]\int_s2m_len_reg[14]_2 ;
  wire [3:0]\int_s2m_len_reg[14]_3 ;
  wire [3:0]\int_s2m_len_reg[22]_0 ;
  wire [3:0]\int_s2m_len_reg[22]_1 ;
  wire [3:0]\int_s2m_len_reg[22]_2 ;
  wire [3:0]\int_s2m_len_reg[22]_3 ;
  wire [3:0]\int_s2m_len_reg[30]_0 ;
  wire [3:0]\int_s2m_len_reg[30]_1 ;
  wire [3:0]\int_s2m_len_reg[30]_2 ;
  wire [3:0]\int_s2m_len_reg[30]_3 ;
  wire [3:0]\int_s2m_len_reg[6]_0 ;
  wire [3:0]\int_s2m_len_reg[6]_1 ;
  wire \int_sts_clear[0]_i_1_n_0 ;
  wire \int_sts_clear[0]_i_2_n_0 ;
  wire \int_sts_clear_reg[0]_0 ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire ladma_interrupt;
  wire [6:0]ladma_s_araddr;
  wire ladma_s_arvalid;
  wire [6:0]ladma_s_awaddr;
  wire ladma_s_awvalid;
  wire ladma_s_bready;
  wire ladma_s_bvalid;
  wire [31:0]ladma_s_rdata;
  wire ladma_s_rready;
  wire ladma_s_rvalid;
  wire [31:0]ladma_s_wdata;
  wire [3:0]ladma_s_wstrb;
  wire ladma_s_wvalid;
  wire \mOutPtr_reg[2] ;
  wire [31:0]out;
  wire [9:0]p_0_in;
  wire p_0_in13_in;
  wire [7:2]p_7_in;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata[9]_i_5_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire streamtoparallelwithburst_U0_ap_start;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(ladma_s_rready),
        .I1(ladma_s_rvalid),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(ladma_s_arvalid),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(ladma_s_arvalid),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(ladma_s_rvalid),
        .I3(ladma_s_rready),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(ladma_s_rvalid),
        .R(SS));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ladma_s_bready),
        .I1(ladma_s_awvalid),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(ladma_s_bvalid),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(ladma_s_awvalid),
        .I2(ladma_s_wvalid),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(ladma_s_wvalid),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(ladma_s_bready),
        .I3(ladma_s_bvalid),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(ladma_s_bvalid),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    auto_restart_status_i_1
       (.I0(ap_idle),
        .I1(p_7_in[7]),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(SS));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__0_i_1
       (.I0(Q[14]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[14]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[15]),
        .I3(Q[15]),
        .O(\int_s2m_len_reg[14]_3 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__0_i_2
       (.I0(Q[12]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[12]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[13]),
        .I3(Q[13]),
        .O(\int_s2m_len_reg[14]_3 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__0_i_3
       (.I0(Q[10]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[10]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[11]),
        .I3(Q[11]),
        .O(\int_s2m_len_reg[14]_3 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__0_i_4
       (.I0(Q[8]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[8]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[9]),
        .I3(Q[9]),
        .O(\int_s2m_len_reg[14]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__0_i_5
       (.I0(Q[14]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[14]),
        .I2(Q[15]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[15]),
        .O(\int_s2m_len_reg[14]_2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__0_i_6
       (.I0(Q[12]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[12]),
        .I2(Q[13]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[13]),
        .O(\int_s2m_len_reg[14]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__0_i_7
       (.I0(Q[10]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[10]),
        .I2(Q[11]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[11]),
        .O(\int_s2m_len_reg[14]_2 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[8]),
        .I2(Q[9]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[9]),
        .O(\int_s2m_len_reg[14]_2 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__1_i_1
       (.I0(Q[22]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[22]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[23]),
        .I3(Q[23]),
        .O(\int_s2m_len_reg[22]_3 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__1_i_2
       (.I0(Q[20]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[20]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[21]),
        .I3(Q[21]),
        .O(\int_s2m_len_reg[22]_3 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__1_i_3
       (.I0(Q[18]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[18]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[19]),
        .I3(Q[19]),
        .O(\int_s2m_len_reg[22]_3 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__1_i_4
       (.I0(Q[16]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[16]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[17]),
        .I3(Q[17]),
        .O(\int_s2m_len_reg[22]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__1_i_5
       (.I0(Q[22]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[22]),
        .I2(Q[23]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[23]),
        .O(\int_s2m_len_reg[22]_2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__1_i_6
       (.I0(Q[20]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[20]),
        .I2(Q[21]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[21]),
        .O(\int_s2m_len_reg[22]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__1_i_7
       (.I0(Q[18]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[18]),
        .I2(Q[19]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[19]),
        .O(\int_s2m_len_reg[22]_2 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__1_i_8
       (.I0(Q[16]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[16]),
        .I2(Q[17]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[17]),
        .O(\int_s2m_len_reg[22]_2 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__2_i_1
       (.I0(Q[30]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[30]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[31]),
        .I3(Q[31]),
        .O(\int_s2m_len_reg[30]_3 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__2_i_2
       (.I0(Q[28]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[28]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[29]),
        .I3(Q[29]),
        .O(\int_s2m_len_reg[30]_3 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__2_i_3
       (.I0(Q[26]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[26]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[27]),
        .I3(Q[27]),
        .O(\int_s2m_len_reg[30]_3 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry__2_i_4
       (.I0(Q[24]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[24]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[25]),
        .I3(Q[25]),
        .O(\int_s2m_len_reg[30]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__2_i_5
       (.I0(Q[30]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[30]),
        .I2(Q[31]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[31]),
        .O(\int_s2m_len_reg[30]_2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__2_i_6
       (.I0(Q[28]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[28]),
        .I2(Q[29]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[29]),
        .O(\int_s2m_len_reg[30]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__2_i_7
       (.I0(Q[26]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[26]),
        .I2(Q[27]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[27]),
        .O(\int_s2m_len_reg[30]_2 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry__2_i_8
       (.I0(Q[24]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[24]),
        .I2(Q[25]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[25]),
        .O(\int_s2m_len_reg[30]_2 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry_i_1
       (.I0(Q[6]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[6]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[7]),
        .I3(Q[7]),
        .O(\int_s2m_len_reg[6]_1 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry_i_2
       (.I0(Q[4]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[4]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[5]),
        .I3(Q[5]),
        .O(\int_s2m_len_reg[6]_1 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry_i_3
       (.I0(Q[2]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[2]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[3]),
        .I3(Q[3]),
        .O(\int_s2m_len_reg[6]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_1_fu_237_p2_carry_i_4
       (.I0(Q[0]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[0]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[1]),
        .I3(Q[1]),
        .O(\int_s2m_len_reg[6]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry_i_5
       (.I0(Q[6]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[6]),
        .I2(Q[7]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[7]),
        .O(\int_s2m_len_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry_i_6
       (.I0(Q[4]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[4]),
        .I2(Q[5]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[5]),
        .O(\int_s2m_len_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry_i_7
       (.I0(Q[2]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[2]),
        .I2(Q[3]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[3]),
        .O(\int_s2m_len_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_1_fu_237_p2_carry_i_8
       (.I0(Q[0]),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[0]),
        .I2(Q[1]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[1]),
        .O(\int_s2m_len_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__0_i_1
       (.I0(Q[14]),
        .I1(out[14]),
        .I2(out[15]),
        .I3(Q[15]),
        .O(\int_s2m_len_reg[14]_1 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__0_i_2
       (.I0(Q[12]),
        .I1(out[12]),
        .I2(out[13]),
        .I3(Q[13]),
        .O(\int_s2m_len_reg[14]_1 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__0_i_3
       (.I0(Q[10]),
        .I1(out[10]),
        .I2(out[11]),
        .I3(Q[11]),
        .O(\int_s2m_len_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__0_i_4
       (.I0(Q[8]),
        .I1(out[8]),
        .I2(out[9]),
        .I3(Q[9]),
        .O(\int_s2m_len_reg[14]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__0_i_5
       (.I0(Q[14]),
        .I1(out[14]),
        .I2(Q[15]),
        .I3(out[15]),
        .O(\int_s2m_len_reg[14]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__0_i_6
       (.I0(Q[12]),
        .I1(out[12]),
        .I2(Q[13]),
        .I3(out[13]),
        .O(\int_s2m_len_reg[14]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__0_i_7
       (.I0(Q[10]),
        .I1(out[10]),
        .I2(Q[11]),
        .I3(out[11]),
        .O(\int_s2m_len_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(out[8]),
        .I2(Q[9]),
        .I3(out[9]),
        .O(\int_s2m_len_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__1_i_1
       (.I0(Q[22]),
        .I1(out[22]),
        .I2(out[23]),
        .I3(Q[23]),
        .O(\int_s2m_len_reg[22]_1 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__1_i_2
       (.I0(Q[20]),
        .I1(out[20]),
        .I2(out[21]),
        .I3(Q[21]),
        .O(\int_s2m_len_reg[22]_1 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__1_i_3
       (.I0(Q[18]),
        .I1(out[18]),
        .I2(out[19]),
        .I3(Q[19]),
        .O(\int_s2m_len_reg[22]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__1_i_4
       (.I0(Q[16]),
        .I1(out[16]),
        .I2(out[17]),
        .I3(Q[17]),
        .O(\int_s2m_len_reg[22]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__1_i_5
       (.I0(Q[22]),
        .I1(out[22]),
        .I2(Q[23]),
        .I3(out[23]),
        .O(\int_s2m_len_reg[22]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__1_i_6
       (.I0(Q[20]),
        .I1(out[20]),
        .I2(Q[21]),
        .I3(out[21]),
        .O(\int_s2m_len_reg[22]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__1_i_7
       (.I0(Q[18]),
        .I1(out[18]),
        .I2(Q[19]),
        .I3(out[19]),
        .O(\int_s2m_len_reg[22]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__1_i_8
       (.I0(Q[16]),
        .I1(out[16]),
        .I2(Q[17]),
        .I3(out[17]),
        .O(\int_s2m_len_reg[22]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__2_i_1
       (.I0(Q[30]),
        .I1(out[30]),
        .I2(out[31]),
        .I3(Q[31]),
        .O(\int_s2m_len_reg[30]_1 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__2_i_2
       (.I0(Q[28]),
        .I1(out[28]),
        .I2(out[29]),
        .I3(Q[29]),
        .O(\int_s2m_len_reg[30]_1 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__2_i_3
       (.I0(Q[26]),
        .I1(out[26]),
        .I2(out[27]),
        .I3(Q[27]),
        .O(\int_s2m_len_reg[30]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry__2_i_4
       (.I0(Q[24]),
        .I1(out[24]),
        .I2(out[25]),
        .I3(Q[25]),
        .O(\int_s2m_len_reg[30]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__2_i_5
       (.I0(Q[30]),
        .I1(out[30]),
        .I2(Q[31]),
        .I3(out[31]),
        .O(\int_s2m_len_reg[30]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__2_i_6
       (.I0(Q[28]),
        .I1(out[28]),
        .I2(Q[29]),
        .I3(out[29]),
        .O(\int_s2m_len_reg[30]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__2_i_7
       (.I0(Q[26]),
        .I1(out[26]),
        .I2(Q[27]),
        .I3(out[27]),
        .O(\int_s2m_len_reg[30]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry__2_i_8
       (.I0(Q[24]),
        .I1(out[24]),
        .I2(Q[25]),
        .I3(out[25]),
        .O(\int_s2m_len_reg[30]_0 [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry_i_1
       (.I0(Q[6]),
        .I1(out[6]),
        .I2(out[7]),
        .I3(Q[7]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry_i_2
       (.I0(Q[4]),
        .I1(out[4]),
        .I2(out[5]),
        .I3(Q[5]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry_i_3
       (.I0(Q[2]),
        .I1(out[2]),
        .I2(out[3]),
        .I3(Q[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1073_fu_168_p2_carry_i_4
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(Q[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry_i_5
       (.I0(Q[6]),
        .I1(out[6]),
        .I2(Q[7]),
        .I3(out[7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry_i_6
       (.I0(Q[4]),
        .I1(out[4]),
        .I2(Q[5]),
        .I3(out[5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry_i_7
       (.I0(Q[2]),
        .I1(out[2]),
        .I2(Q[3]),
        .I3(out[3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_168_p2_carry_i_8
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(Q[1]),
        .I3(out[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0400000004000400)) 
    int_ap_idle_i_1
       (.I0(streamtoparallelwithburst_U0_ap_start),
        .I1(\int_isr_reg[0]_0 [0]),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready_reg_0),
        .I3(int_ap_idle_reg_3),
        .I4(int_ap_idle_reg_4),
        .I5(int_ap_start_reg_0),
        .O(ap_idle));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_reg_0),
        .I1(int_ap_start_reg_0),
        .I2(int_ap_idle_reg_1),
        .I3(int_ap_idle_reg_2),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg_0));
  FDRE int_ap_idle_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_7_in[2]),
        .R(SS));
  LUT6 #(
    .INIT(64'hEFFFEFEF00FF0000)) 
    int_ap_ready_i_1
       (.I0(ladma_s_araddr[3]),
        .I1(ladma_s_araddr[2]),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(p_7_in[7]),
        .I4(int_ap_ready_reg_0),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(SS));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_7_in[7]),
        .I1(int_ap_ready_reg_0),
        .I2(int_ap_start1),
        .I3(ladma_s_wdata[0]),
        .I4(int_ap_start_reg_0),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(int_ap_start_i_4_n_0),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(ladma_s_wstrb[0]),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_ap_start1));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    int_ap_start_i_4
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(ladma_s_wvalid),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_ap_start_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(int_ap_start_reg_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(ladma_s_wdata[7]),
        .I1(int_ap_start1),
        .I2(p_7_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_7_in[7]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFB08)) 
    int_gie_i_1
       (.I0(ladma_s_wdata[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(int_gie_i_2_n_0),
        .I3(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(ladma_s_wstrb[0]),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(int_ap_start_i_4_n_0),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(ladma_s_wdata[0]),
        .I1(int_ier),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(ladma_s_wdata[1]),
        .I1(int_ier),
        .I2(p_0_in13_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(ladma_s_wstrb[0]),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(int_ap_start_i_4_n_0),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_ier));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in13_in),
        .R(SS));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(data3[0]),
        .I2(data3[1]),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(ladma_interrupt),
        .R(SS));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \int_isr[0]_i_1 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(\int_isr_reg[0]_0 [1]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(\int_isr[0]_i_2_n_0 ),
        .I5(data3[0]),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_isr[0]_i_2 
       (.I0(ladma_s_araddr[5]),
        .I1(ladma_s_arvalid),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(\rdata[9]_i_4_n_0 ),
        .I4(ladma_s_araddr[4]),
        .O(\int_isr[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFF000000)) 
    \int_isr[1]_i_1 
       (.I0(ladma_s_araddr[3]),
        .I1(ladma_s_araddr[2]),
        .I2(\int_isr[0]_i_2_n_0 ),
        .I3(p_0_in13_in),
        .I4(int_ap_ready_reg_0),
        .I5(data3[1]),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(data3[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(data3[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    int_out_buf_sts_ap_vld_i_1
       (.I0(\int_isr_reg[0]_0 [1]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(int_out_buf_sts_ap_vld_i_2_n_0),
        .I5(int_out_buf_sts_ap_vld__0),
        .O(int_out_buf_sts_ap_vld_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    int_out_buf_sts_ap_vld_i_2
       (.I0(ladma_s_araddr[1]),
        .I1(ladma_s_araddr[0]),
        .I2(ladma_s_araddr[6]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(ladma_s_arvalid),
        .I5(ladma_s_araddr[5]),
        .O(int_out_buf_sts_ap_vld_i_2_n_0));
  FDRE int_out_buf_sts_ap_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(int_out_buf_sts_ap_vld_i_1_n_0),
        .Q(int_out_buf_sts_ap_vld__0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_buf_sts_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\int_out_buf_sts_reg[0]_1 ),
        .Q(\int_out_buf_sts_reg[0]_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[0]_i_1 
       (.I0(ladma_s_wdata[0]),
        .I1(ladma_s_wstrb[0]),
        .I2(\int_outbuf_reg_n_0_[0] ),
        .O(int_outbuf_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[10]_i_1 
       (.I0(ladma_s_wdata[10]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[9]),
        .O(int_outbuf_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[11]_i_1 
       (.I0(ladma_s_wdata[11]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[10]),
        .O(int_outbuf_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[12]_i_1 
       (.I0(ladma_s_wdata[12]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[11]),
        .O(int_outbuf_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[13]_i_1 
       (.I0(ladma_s_wdata[13]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[12]),
        .O(int_outbuf_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[14]_i_1 
       (.I0(ladma_s_wdata[14]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[13]),
        .O(int_outbuf_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[15]_i_1 
       (.I0(ladma_s_wdata[15]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[14]),
        .O(int_outbuf_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[16]_i_1 
       (.I0(ladma_s_wdata[16]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[15]),
        .O(int_outbuf_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[17]_i_1 
       (.I0(ladma_s_wdata[17]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[16]),
        .O(int_outbuf_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[18]_i_1 
       (.I0(ladma_s_wdata[18]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[17]),
        .O(int_outbuf_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[19]_i_1 
       (.I0(ladma_s_wdata[19]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[18]),
        .O(int_outbuf_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[1]_i_1 
       (.I0(ladma_s_wdata[1]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[0]),
        .O(int_outbuf_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[20]_i_1 
       (.I0(ladma_s_wdata[20]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[19]),
        .O(int_outbuf_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[21]_i_1 
       (.I0(ladma_s_wdata[21]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[20]),
        .O(int_outbuf_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[22]_i_1 
       (.I0(ladma_s_wdata[22]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[21]),
        .O(int_outbuf_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[23]_i_1 
       (.I0(ladma_s_wdata[23]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[22]),
        .O(int_outbuf_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[24]_i_1 
       (.I0(ladma_s_wdata[24]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[23]),
        .O(int_outbuf_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[25]_i_1 
       (.I0(ladma_s_wdata[25]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[24]),
        .O(int_outbuf_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[26]_i_1 
       (.I0(ladma_s_wdata[26]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[25]),
        .O(int_outbuf_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[27]_i_1 
       (.I0(ladma_s_wdata[27]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[26]),
        .O(int_outbuf_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[28]_i_1 
       (.I0(ladma_s_wdata[28]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[27]),
        .O(int_outbuf_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[29]_i_1 
       (.I0(ladma_s_wdata[29]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[28]),
        .O(int_outbuf_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[2]_i_1 
       (.I0(ladma_s_wdata[2]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[1]),
        .O(int_outbuf_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[30]_i_1 
       (.I0(ladma_s_wdata[30]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[29]),
        .O(int_outbuf_reg01_out[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_outbuf[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_s2m_len[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_outbuf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[31]_i_2 
       (.I0(ladma_s_wdata[31]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[30]),
        .O(int_outbuf_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[32]_i_1 
       (.I0(ladma_s_wdata[0]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[31]),
        .O(int_outbuf_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[33]_i_1 
       (.I0(ladma_s_wdata[1]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[32]),
        .O(int_outbuf_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[34]_i_1 
       (.I0(ladma_s_wdata[2]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[33]),
        .O(int_outbuf_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[35]_i_1 
       (.I0(ladma_s_wdata[3]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[34]),
        .O(int_outbuf_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[36]_i_1 
       (.I0(ladma_s_wdata[4]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[35]),
        .O(int_outbuf_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[37]_i_1 
       (.I0(ladma_s_wdata[5]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[36]),
        .O(int_outbuf_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[38]_i_1 
       (.I0(ladma_s_wdata[6]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[37]),
        .O(int_outbuf_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[39]_i_1 
       (.I0(ladma_s_wdata[7]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[38]),
        .O(int_outbuf_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[3]_i_1 
       (.I0(ladma_s_wdata[3]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[2]),
        .O(int_outbuf_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[40]_i_1 
       (.I0(ladma_s_wdata[8]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[39]),
        .O(int_outbuf_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[41]_i_1 
       (.I0(ladma_s_wdata[9]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[40]),
        .O(int_outbuf_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[42]_i_1 
       (.I0(ladma_s_wdata[10]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[41]),
        .O(int_outbuf_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[43]_i_1 
       (.I0(ladma_s_wdata[11]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[42]),
        .O(int_outbuf_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[44]_i_1 
       (.I0(ladma_s_wdata[12]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[43]),
        .O(int_outbuf_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[45]_i_1 
       (.I0(ladma_s_wdata[13]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[44]),
        .O(int_outbuf_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[46]_i_1 
       (.I0(ladma_s_wdata[14]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[45]),
        .O(int_outbuf_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[47]_i_1 
       (.I0(ladma_s_wdata[15]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[46]),
        .O(int_outbuf_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[48]_i_1 
       (.I0(ladma_s_wdata[16]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[47]),
        .O(int_outbuf_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[49]_i_1 
       (.I0(ladma_s_wdata[17]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[48]),
        .O(int_outbuf_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[4]_i_1 
       (.I0(ladma_s_wdata[4]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[3]),
        .O(int_outbuf_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[50]_i_1 
       (.I0(ladma_s_wdata[18]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[49]),
        .O(int_outbuf_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[51]_i_1 
       (.I0(ladma_s_wdata[19]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[50]),
        .O(int_outbuf_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[52]_i_1 
       (.I0(ladma_s_wdata[20]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[51]),
        .O(int_outbuf_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[53]_i_1 
       (.I0(ladma_s_wdata[21]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[52]),
        .O(int_outbuf_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[54]_i_1 
       (.I0(ladma_s_wdata[22]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[53]),
        .O(int_outbuf_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[55]_i_1 
       (.I0(ladma_s_wdata[23]),
        .I1(ladma_s_wstrb[2]),
        .I2(if_din[54]),
        .O(int_outbuf_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[56]_i_1 
       (.I0(ladma_s_wdata[24]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[55]),
        .O(int_outbuf_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[57]_i_1 
       (.I0(ladma_s_wdata[25]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[56]),
        .O(int_outbuf_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[58]_i_1 
       (.I0(ladma_s_wdata[26]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[57]),
        .O(int_outbuf_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[59]_i_1 
       (.I0(ladma_s_wdata[27]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[58]),
        .O(int_outbuf_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[5]_i_1 
       (.I0(ladma_s_wdata[5]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[4]),
        .O(int_outbuf_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[60]_i_1 
       (.I0(ladma_s_wdata[28]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[59]),
        .O(int_outbuf_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[61]_i_1 
       (.I0(ladma_s_wdata[29]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[60]),
        .O(int_outbuf_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[62]_i_1 
       (.I0(ladma_s_wdata[30]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[61]),
        .O(int_outbuf_reg0[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_outbuf[63]_i_1 
       (.I0(\int_s2m_len[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_outbuf[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[63]_i_2 
       (.I0(ladma_s_wdata[31]),
        .I1(ladma_s_wstrb[3]),
        .I2(if_din[62]),
        .O(int_outbuf_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[6]_i_1 
       (.I0(ladma_s_wdata[6]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[5]),
        .O(int_outbuf_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[7]_i_1 
       (.I0(ladma_s_wdata[7]),
        .I1(ladma_s_wstrb[0]),
        .I2(if_din[6]),
        .O(int_outbuf_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[8]_i_1 
       (.I0(ladma_s_wdata[8]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[7]),
        .O(int_outbuf_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_outbuf[9]_i_1 
       (.I0(ladma_s_wdata[9]),
        .I1(ladma_s_wstrb[1]),
        .I2(if_din[8]),
        .O(int_outbuf_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[0] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[0]),
        .Q(\int_outbuf_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[10] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[10]),
        .Q(if_din[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[11] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[11]),
        .Q(if_din[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[12] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[12]),
        .Q(if_din[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[13] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[13]),
        .Q(if_din[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[14] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[14]),
        .Q(if_din[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[15] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[15]),
        .Q(if_din[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[16] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[16]),
        .Q(if_din[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[17] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[17]),
        .Q(if_din[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[18] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[18]),
        .Q(if_din[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[19] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[19]),
        .Q(if_din[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[1] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[1]),
        .Q(if_din[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[20] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[20]),
        .Q(if_din[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[21] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[21]),
        .Q(if_din[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[22] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[22]),
        .Q(if_din[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[23] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[23]),
        .Q(if_din[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[24] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[24]),
        .Q(if_din[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[25] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[25]),
        .Q(if_din[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[26] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[26]),
        .Q(if_din[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[27] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[27]),
        .Q(if_din[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[28] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[28]),
        .Q(if_din[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[29] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[29]),
        .Q(if_din[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[2] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[2]),
        .Q(if_din[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[30] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[30]),
        .Q(if_din[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[31] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[31]),
        .Q(if_din[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[32] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[0]),
        .Q(if_din[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[33] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[1]),
        .Q(if_din[32]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[34] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[2]),
        .Q(if_din[33]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[35] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[3]),
        .Q(if_din[34]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[36] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[4]),
        .Q(if_din[35]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[37] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[5]),
        .Q(if_din[36]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[38] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[6]),
        .Q(if_din[37]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[39] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[7]),
        .Q(if_din[38]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[3] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[3]),
        .Q(if_din[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[40] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[8]),
        .Q(if_din[39]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[41] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[9]),
        .Q(if_din[40]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[42] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[10]),
        .Q(if_din[41]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[43] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[11]),
        .Q(if_din[42]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[44] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[12]),
        .Q(if_din[43]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[45] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[13]),
        .Q(if_din[44]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[46] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[14]),
        .Q(if_din[45]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[47] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[15]),
        .Q(if_din[46]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[48] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[16]),
        .Q(if_din[47]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[49] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[17]),
        .Q(if_din[48]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[4] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[4]),
        .Q(if_din[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[50] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[18]),
        .Q(if_din[49]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[51] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[19]),
        .Q(if_din[50]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[52] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[20]),
        .Q(if_din[51]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[53] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[21]),
        .Q(if_din[52]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[54] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[22]),
        .Q(if_din[53]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[55] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[23]),
        .Q(if_din[54]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[56] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[24]),
        .Q(if_din[55]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[57] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[25]),
        .Q(if_din[56]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[58] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[26]),
        .Q(if_din[57]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[59] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[27]),
        .Q(if_din[58]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[5] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[5]),
        .Q(if_din[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[60] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[28]),
        .Q(if_din[59]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[61] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[29]),
        .Q(if_din[60]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[62] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[30]),
        .Q(if_din[61]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[63] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[63]_i_1_n_0 ),
        .D(int_outbuf_reg0[31]),
        .Q(if_din[62]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[6] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[6]),
        .Q(if_din[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[7] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[7]),
        .Q(if_din[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[8] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[8]),
        .Q(if_din[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_outbuf_reg[9] 
       (.C(axi_clk_m),
        .CE(\int_outbuf[31]_i_1_n_0 ),
        .D(int_outbuf_reg01_out[9]),
        .Q(if_din[8]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[0]_i_1 
       (.I0(ladma_s_wdata[0]),
        .I1(ladma_s_wstrb[0]),
        .I2(\int_pattern_reg[23]_0 [0]),
        .O(int_pattern0[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[10]_i_1 
       (.I0(ladma_s_wdata[10]),
        .I1(ladma_s_wstrb[1]),
        .I2(\int_pattern_reg[23]_0 [10]),
        .O(int_pattern0[10]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[11]_i_1 
       (.I0(ladma_s_wdata[11]),
        .I1(ladma_s_wstrb[1]),
        .I2(\int_pattern_reg[23]_0 [11]),
        .O(int_pattern0[11]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[12]_i_1 
       (.I0(ladma_s_wdata[12]),
        .I1(ladma_s_wstrb[1]),
        .I2(\int_pattern_reg[23]_0 [12]),
        .O(int_pattern0[12]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[13]_i_1 
       (.I0(ladma_s_wdata[13]),
        .I1(ladma_s_wstrb[1]),
        .I2(\int_pattern_reg[23]_0 [13]),
        .O(int_pattern0[13]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[14]_i_1 
       (.I0(ladma_s_wdata[14]),
        .I1(ladma_s_wstrb[1]),
        .I2(\int_pattern_reg[23]_0 [14]),
        .O(int_pattern0[14]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[15]_i_1 
       (.I0(ladma_s_wdata[15]),
        .I1(ladma_s_wstrb[1]),
        .I2(\int_pattern_reg[23]_0 [15]),
        .O(int_pattern0[15]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[16]_i_1 
       (.I0(ladma_s_wdata[16]),
        .I1(ladma_s_wstrb[2]),
        .I2(\int_pattern_reg[23]_0 [16]),
        .O(int_pattern0[16]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[17]_i_1 
       (.I0(ladma_s_wdata[17]),
        .I1(ladma_s_wstrb[2]),
        .I2(\int_pattern_reg[23]_0 [17]),
        .O(int_pattern0[17]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[18]_i_1 
       (.I0(ladma_s_wdata[18]),
        .I1(ladma_s_wstrb[2]),
        .I2(\int_pattern_reg[23]_0 [18]),
        .O(int_pattern0[18]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[19]_i_1 
       (.I0(ladma_s_wdata[19]),
        .I1(ladma_s_wstrb[2]),
        .I2(\int_pattern_reg[23]_0 [19]),
        .O(int_pattern0[19]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[1]_i_1 
       (.I0(ladma_s_wdata[1]),
        .I1(ladma_s_wstrb[0]),
        .I2(\int_pattern_reg[23]_0 [1]),
        .O(int_pattern0[1]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[20]_i_1 
       (.I0(ladma_s_wdata[20]),
        .I1(ladma_s_wstrb[2]),
        .I2(\int_pattern_reg[23]_0 [20]),
        .O(int_pattern0[20]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[21]_i_1 
       (.I0(ladma_s_wdata[21]),
        .I1(ladma_s_wstrb[2]),
        .I2(\int_pattern_reg[23]_0 [21]),
        .O(int_pattern0[21]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[22]_i_1 
       (.I0(ladma_s_wdata[22]),
        .I1(ladma_s_wstrb[2]),
        .I2(\int_pattern_reg[23]_0 [22]),
        .O(int_pattern0[22]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[23]_i_1 
       (.I0(ladma_s_wdata[23]),
        .I1(ladma_s_wstrb[2]),
        .I2(\int_pattern_reg[23]_0 [23]),
        .O(int_pattern0[23]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[24]_i_1 
       (.I0(ladma_s_wdata[24]),
        .I1(ladma_s_wstrb[3]),
        .I2(\int_pattern_reg_n_0_[24] ),
        .O(int_pattern0[24]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[25]_i_1 
       (.I0(ladma_s_wdata[25]),
        .I1(ladma_s_wstrb[3]),
        .I2(\int_pattern_reg_n_0_[25] ),
        .O(int_pattern0[25]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[26]_i_1 
       (.I0(ladma_s_wdata[26]),
        .I1(ladma_s_wstrb[3]),
        .I2(\int_pattern_reg_n_0_[26] ),
        .O(int_pattern0[26]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[27]_i_1 
       (.I0(ladma_s_wdata[27]),
        .I1(ladma_s_wstrb[3]),
        .I2(\int_pattern_reg_n_0_[27] ),
        .O(int_pattern0[27]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[28]_i_1 
       (.I0(ladma_s_wdata[28]),
        .I1(ladma_s_wstrb[3]),
        .I2(\int_pattern_reg_n_0_[28] ),
        .O(int_pattern0[28]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[29]_i_1 
       (.I0(ladma_s_wdata[29]),
        .I1(ladma_s_wstrb[3]),
        .I2(\int_pattern_reg_n_0_[29] ),
        .O(int_pattern0[29]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[2]_i_1 
       (.I0(ladma_s_wdata[2]),
        .I1(ladma_s_wstrb[0]),
        .I2(\int_pattern_reg[23]_0 [2]),
        .O(int_pattern0[2]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[30]_i_1 
       (.I0(ladma_s_wdata[30]),
        .I1(ladma_s_wstrb[3]),
        .I2(\int_pattern_reg_n_0_[30] ),
        .O(int_pattern0[30]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_pattern[31]_i_1 
       (.I0(\int_s2m_len[31]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_pattern[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[31]_i_2 
       (.I0(ladma_s_wdata[31]),
        .I1(ladma_s_wstrb[3]),
        .I2(\int_pattern_reg_n_0_[31] ),
        .O(int_pattern0[31]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[3]_i_1 
       (.I0(ladma_s_wdata[3]),
        .I1(ladma_s_wstrb[0]),
        .I2(\int_pattern_reg[23]_0 [3]),
        .O(int_pattern0[3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[4]_i_1 
       (.I0(ladma_s_wdata[4]),
        .I1(ladma_s_wstrb[0]),
        .I2(\int_pattern_reg[23]_0 [4]),
        .O(int_pattern0[4]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[5]_i_1 
       (.I0(ladma_s_wdata[5]),
        .I1(ladma_s_wstrb[0]),
        .I2(\int_pattern_reg[23]_0 [5]),
        .O(int_pattern0[5]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[6]_i_1 
       (.I0(ladma_s_wdata[6]),
        .I1(ladma_s_wstrb[0]),
        .I2(\int_pattern_reg[23]_0 [6]),
        .O(int_pattern0[6]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[7]_i_1 
       (.I0(ladma_s_wdata[7]),
        .I1(ladma_s_wstrb[0]),
        .I2(\int_pattern_reg[23]_0 [7]),
        .O(int_pattern0[7]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[8]_i_1 
       (.I0(ladma_s_wdata[8]),
        .I1(ladma_s_wstrb[1]),
        .I2(\int_pattern_reg[23]_0 [8]),
        .O(int_pattern0[8]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_pattern[9]_i_1 
       (.I0(ladma_s_wdata[9]),
        .I1(ladma_s_wstrb[1]),
        .I2(\int_pattern_reg[23]_0 [9]),
        .O(int_pattern0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[0] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[0]),
        .Q(\int_pattern_reg[23]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[10] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[10]),
        .Q(\int_pattern_reg[23]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[11] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[11]),
        .Q(\int_pattern_reg[23]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[12] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[12]),
        .Q(\int_pattern_reg[23]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[13] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[13]),
        .Q(\int_pattern_reg[23]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[14] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[14]),
        .Q(\int_pattern_reg[23]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[15] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[15]),
        .Q(\int_pattern_reg[23]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[16] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[16]),
        .Q(\int_pattern_reg[23]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[17] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[17]),
        .Q(\int_pattern_reg[23]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[18] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[18]),
        .Q(\int_pattern_reg[23]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[19] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[19]),
        .Q(\int_pattern_reg[23]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[1] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[1]),
        .Q(\int_pattern_reg[23]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[20] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[20]),
        .Q(\int_pattern_reg[23]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[21] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[21]),
        .Q(\int_pattern_reg[23]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[22] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[22]),
        .Q(\int_pattern_reg[23]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[23] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[23]),
        .Q(\int_pattern_reg[23]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[24] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[24]),
        .Q(\int_pattern_reg_n_0_[24] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[25] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[25]),
        .Q(\int_pattern_reg_n_0_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[26] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[26]),
        .Q(\int_pattern_reg_n_0_[26] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[27] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[27]),
        .Q(\int_pattern_reg_n_0_[27] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[28] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[28]),
        .Q(\int_pattern_reg_n_0_[28] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[29] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[29]),
        .Q(\int_pattern_reg_n_0_[29] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[2] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[2]),
        .Q(\int_pattern_reg[23]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[30] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[30]),
        .Q(\int_pattern_reg_n_0_[30] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[31] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[31]),
        .Q(\int_pattern_reg_n_0_[31] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[3] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[3]),
        .Q(\int_pattern_reg[23]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[4] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[4]),
        .Q(\int_pattern_reg[23]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[5] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[5]),
        .Q(\int_pattern_reg[23]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[6] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[6]),
        .Q(\int_pattern_reg[23]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[7] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[7]),
        .Q(\int_pattern_reg[23]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[8] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[8]),
        .Q(\int_pattern_reg[23]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_pattern_reg[9] 
       (.C(axi_clk_m),
        .CE(\int_pattern[31]_i_1_n_0 ),
        .D(int_pattern0[9]),
        .Q(\int_pattern_reg[23]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[0]_i_1 
       (.I0(ladma_s_wdata[0]),
        .I1(ladma_s_wstrb[0]),
        .I2(Q[0]),
        .O(int_s2m_len0[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[10]_i_1 
       (.I0(ladma_s_wdata[10]),
        .I1(ladma_s_wstrb[1]),
        .I2(Q[10]),
        .O(int_s2m_len0[10]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[11]_i_1 
       (.I0(ladma_s_wdata[11]),
        .I1(ladma_s_wstrb[1]),
        .I2(Q[11]),
        .O(int_s2m_len0[11]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[12]_i_1 
       (.I0(ladma_s_wdata[12]),
        .I1(ladma_s_wstrb[1]),
        .I2(Q[12]),
        .O(int_s2m_len0[12]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[13]_i_1 
       (.I0(ladma_s_wdata[13]),
        .I1(ladma_s_wstrb[1]),
        .I2(Q[13]),
        .O(int_s2m_len0[13]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[14]_i_1 
       (.I0(ladma_s_wdata[14]),
        .I1(ladma_s_wstrb[1]),
        .I2(Q[14]),
        .O(int_s2m_len0[14]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[15]_i_1 
       (.I0(ladma_s_wdata[15]),
        .I1(ladma_s_wstrb[1]),
        .I2(Q[15]),
        .O(int_s2m_len0[15]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[16]_i_1 
       (.I0(ladma_s_wdata[16]),
        .I1(ladma_s_wstrb[2]),
        .I2(Q[16]),
        .O(int_s2m_len0[16]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[17]_i_1 
       (.I0(ladma_s_wdata[17]),
        .I1(ladma_s_wstrb[2]),
        .I2(Q[17]),
        .O(int_s2m_len0[17]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[18]_i_1 
       (.I0(ladma_s_wdata[18]),
        .I1(ladma_s_wstrb[2]),
        .I2(Q[18]),
        .O(int_s2m_len0[18]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[19]_i_1 
       (.I0(ladma_s_wdata[19]),
        .I1(ladma_s_wstrb[2]),
        .I2(Q[19]),
        .O(int_s2m_len0[19]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[1]_i_1 
       (.I0(ladma_s_wdata[1]),
        .I1(ladma_s_wstrb[0]),
        .I2(Q[1]),
        .O(int_s2m_len0[1]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[20]_i_1 
       (.I0(ladma_s_wdata[20]),
        .I1(ladma_s_wstrb[2]),
        .I2(Q[20]),
        .O(int_s2m_len0[20]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[21]_i_1 
       (.I0(ladma_s_wdata[21]),
        .I1(ladma_s_wstrb[2]),
        .I2(Q[21]),
        .O(int_s2m_len0[21]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[22]_i_1 
       (.I0(ladma_s_wdata[22]),
        .I1(ladma_s_wstrb[2]),
        .I2(Q[22]),
        .O(int_s2m_len0[22]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[23]_i_1 
       (.I0(ladma_s_wdata[23]),
        .I1(ladma_s_wstrb[2]),
        .I2(Q[23]),
        .O(int_s2m_len0[23]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[24]_i_1 
       (.I0(ladma_s_wdata[24]),
        .I1(ladma_s_wstrb[3]),
        .I2(Q[24]),
        .O(int_s2m_len0[24]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[25]_i_1 
       (.I0(ladma_s_wdata[25]),
        .I1(ladma_s_wstrb[3]),
        .I2(Q[25]),
        .O(int_s2m_len0[25]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[26]_i_1 
       (.I0(ladma_s_wdata[26]),
        .I1(ladma_s_wstrb[3]),
        .I2(Q[26]),
        .O(int_s2m_len0[26]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[27]_i_1 
       (.I0(ladma_s_wdata[27]),
        .I1(ladma_s_wstrb[3]),
        .I2(Q[27]),
        .O(int_s2m_len0[27]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[28]_i_1 
       (.I0(ladma_s_wdata[28]),
        .I1(ladma_s_wstrb[3]),
        .I2(Q[28]),
        .O(int_s2m_len0[28]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[29]_i_1 
       (.I0(ladma_s_wdata[29]),
        .I1(ladma_s_wstrb[3]),
        .I2(Q[29]),
        .O(int_s2m_len0[29]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[2]_i_1 
       (.I0(ladma_s_wdata[2]),
        .I1(ladma_s_wstrb[0]),
        .I2(Q[2]),
        .O(int_s2m_len0[2]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[30]_i_1 
       (.I0(ladma_s_wdata[30]),
        .I1(ladma_s_wstrb[3]),
        .I2(Q[30]),
        .O(int_s2m_len0[30]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_s2m_len[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_s2m_len[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_s2m_len[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[31]_i_2 
       (.I0(ladma_s_wdata[31]),
        .I1(ladma_s_wstrb[3]),
        .I2(Q[31]),
        .O(int_s2m_len0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \int_s2m_len[31]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(ladma_s_wvalid),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_s2m_len[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[3]_i_1 
       (.I0(ladma_s_wdata[3]),
        .I1(ladma_s_wstrb[0]),
        .I2(Q[3]),
        .O(int_s2m_len0[3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[4]_i_1 
       (.I0(ladma_s_wdata[4]),
        .I1(ladma_s_wstrb[0]),
        .I2(Q[4]),
        .O(int_s2m_len0[4]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[5]_i_1 
       (.I0(ladma_s_wdata[5]),
        .I1(ladma_s_wstrb[0]),
        .I2(Q[5]),
        .O(int_s2m_len0[5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[6]_i_1 
       (.I0(ladma_s_wdata[6]),
        .I1(ladma_s_wstrb[0]),
        .I2(Q[6]),
        .O(int_s2m_len0[6]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[7]_i_1 
       (.I0(ladma_s_wdata[7]),
        .I1(ladma_s_wstrb[0]),
        .I2(Q[7]),
        .O(int_s2m_len0[7]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[8]_i_1 
       (.I0(ladma_s_wdata[8]),
        .I1(ladma_s_wstrb[1]),
        .I2(Q[8]),
        .O(int_s2m_len0[8]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_s2m_len[9]_i_1 
       (.I0(ladma_s_wdata[9]),
        .I1(ladma_s_wstrb[1]),
        .I2(Q[9]),
        .O(int_s2m_len0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[0] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[10] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[11] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[12] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[13] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[14] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[14]),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[15] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[15]),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[16] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[16]),
        .Q(Q[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[17] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[17]),
        .Q(Q[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[18] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[18]),
        .Q(Q[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[19] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[19]),
        .Q(Q[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[1] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[20] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[20]),
        .Q(Q[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[21] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[21]),
        .Q(Q[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[22] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[22]),
        .Q(Q[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[23] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[23]),
        .Q(Q[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[24] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[24]),
        .Q(Q[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[25] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[25]),
        .Q(Q[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[26] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[26]),
        .Q(Q[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[27] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[27]),
        .Q(Q[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[28] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[28]),
        .Q(Q[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[29] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[29]),
        .Q(Q[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[2] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[30] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[30]),
        .Q(Q[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[31] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[31]),
        .Q(Q[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[3] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[4] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[5] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[6] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[7] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[8] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_s2m_len_reg[9] 
       (.C(axi_clk_m),
        .CE(\int_s2m_len[31]_i_1_n_0 ),
        .D(int_s2m_len0[9]),
        .Q(Q[9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \int_sts_clear[0]_i_1 
       (.I0(ladma_s_wdata[0]),
        .I1(ladma_s_wstrb[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_sts_clear[0]_i_2_n_0 ),
        .I5(\int_sts_clear_reg[0]_0 ),
        .O(\int_sts_clear[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_sts_clear[0]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_s2m_len[31]_i_3_n_0 ),
        .O(\int_sts_clear[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_sts_clear_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\int_sts_clear[0]_i_1_n_0 ),
        .Q(\int_sts_clear_reg[0]_0 ),
        .R(SS));
  LUT6 #(
    .INIT(64'h5DFD5D5D0CFC0C0C)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_i_2_n_0),
        .I1(\int_isr_reg[0]_0 [1]),
        .I2(auto_restart_status_reg_n_0),
        .I3(p_7_in[2]),
        .I4(ap_idle),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_task_ap_done_i_2
       (.I0(ladma_s_araddr[4]),
        .I1(\rdata[9]_i_4_n_0 ),
        .I2(int_task_ap_done_i_3_n_0),
        .I3(ladma_s_araddr[5]),
        .I4(ladma_s_araddr[2]),
        .I5(ladma_s_araddr[3]),
        .O(int_task_ap_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h7)) 
    int_task_ap_done_i_3
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(ladma_s_arvalid),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'hBBBFFFFF)) 
    \mOutPtr[2]_i_2 
       (.I0(int_ap_idle_reg_0),
        .I1(int_ap_start_reg_0),
        .I2(int_ap_idle_reg_1),
        .I3(int_ap_idle_reg_2),
        .I4(\mOutPtr_reg[2] ),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(ladma_s_araddr[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(ladma_s_araddr[1]),
        .I4(ladma_s_araddr[0]),
        .I5(ladma_s_araddr[6]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h8830FFFF88300000)) 
    \rdata[0]_i_3 
       (.I0(if_din[31]),
        .I1(ladma_s_araddr[4]),
        .I2(data3[0]),
        .I3(ladma_s_araddr[5]),
        .I4(ladma_s_araddr[3]),
        .I5(\rdata[0]_i_6_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(\int_pattern_reg[23]_0 [0]),
        .I1(\int_out_buf_sts_reg[0]_0 ),
        .I2(ladma_s_araddr[4]),
        .I3(\int_sts_clear_reg[0]_0 ),
        .I4(ladma_s_araddr[5]),
        .I5(int_ap_start_reg_0),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[0]_i_5 
       (.I0(\int_outbuf_reg_n_0_[0] ),
        .I1(ladma_s_araddr[4]),
        .I2(Q[0]),
        .I3(ladma_s_araddr[5]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[0]_i_6 
       (.I0(int_gie_reg_n_0),
        .I1(ladma_s_araddr[4]),
        .I2(int_out_buf_sts_ap_vld__0),
        .I3(ladma_s_araddr[5]),
        .O(\rdata[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[41]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[10]_i_2 
       (.I0(\int_pattern_reg[23]_0 [10]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[10]),
        .I4(if_din[9]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[42]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[11]_i_2 
       (.I0(\int_pattern_reg[23]_0 [11]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[11]),
        .I4(if_din[10]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[43]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[12]_i_2 
       (.I0(\int_pattern_reg[23]_0 [12]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[12]),
        .I4(if_din[11]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[44]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[13]_i_2 
       (.I0(\int_pattern_reg[23]_0 [13]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[13]),
        .I4(if_din[12]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[45]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[14]_i_2 
       (.I0(\int_pattern_reg[23]_0 [14]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[14]),
        .I4(if_din[13]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[46]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[15]_i_2 
       (.I0(\int_pattern_reg[23]_0 [15]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[15]),
        .I4(if_din[14]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[47]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[16]_i_2 
       (.I0(\int_pattern_reg[23]_0 [16]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[16]),
        .I4(if_din[15]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[48]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[17]_i_2 
       (.I0(\int_pattern_reg[23]_0 [17]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[17]),
        .I4(if_din[16]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[49]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[18]_i_2 
       (.I0(\int_pattern_reg[23]_0 [18]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[18]),
        .I4(if_din[17]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[50]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[19]_i_2 
       (.I0(\int_pattern_reg[23]_0 [19]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[19]),
        .I4(if_din[18]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(ladma_s_araddr[2]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(ladma_s_araddr[1]),
        .I4(ladma_s_araddr[0]),
        .I5(ladma_s_araddr[6]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hB888B88888BB8888)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(ladma_s_araddr[3]),
        .I2(\int_pattern_reg[23]_0 [1]),
        .I3(ladma_s_araddr[4]),
        .I4(int_task_ap_done__0),
        .I5(ladma_s_araddr[5]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hA0080008)) 
    \rdata[1]_i_3 
       (.I0(ladma_s_araddr[3]),
        .I1(data3[1]),
        .I2(ladma_s_araddr[5]),
        .I3(ladma_s_araddr[4]),
        .I4(if_din[32]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \rdata[1]_i_4 
       (.I0(if_din[0]),
        .I1(ladma_s_araddr[4]),
        .I2(Q[1]),
        .I3(ladma_s_araddr[5]),
        .I4(p_0_in13_in),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[51]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[20]_i_2 
       (.I0(\int_pattern_reg[23]_0 [20]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[20]),
        .I4(if_din[19]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[52]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[21]_i_2 
       (.I0(\int_pattern_reg[23]_0 [21]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[21]),
        .I4(if_din[20]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[53]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[22]_i_2 
       (.I0(\int_pattern_reg[23]_0 [22]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[22]),
        .I4(if_din[21]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[54]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[23]_i_2 
       (.I0(\int_pattern_reg[23]_0 [23]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[23]),
        .I4(if_din[22]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[55]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[24]_i_2 
       (.I0(\int_pattern_reg_n_0_[24] ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[24]),
        .I4(if_din[23]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[56]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[25]_i_2 
       (.I0(\int_pattern_reg_n_0_[25] ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[25]),
        .I4(if_din[24]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[57]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[26]_i_2 
       (.I0(\int_pattern_reg_n_0_[26] ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[26]),
        .I4(if_din[25]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[58]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[27]_i_2 
       (.I0(\int_pattern_reg_n_0_[27] ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[27]),
        .I4(if_din[26]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[59]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[28]_i_2 
       (.I0(\int_pattern_reg_n_0_[28] ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[28]),
        .I4(if_din[27]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[60]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[29]_i_2 
       (.I0(\int_pattern_reg_n_0_[29] ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[29]),
        .I4(if_din[28]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000EFE0E0E)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(\rdata[2]_i_3_n_0 ),
        .I2(ladma_s_araddr[2]),
        .I3(\rdata[7]_i_4_n_0 ),
        .I4(if_din[33]),
        .I5(\rdata[9]_i_4_n_0 ),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h50040004)) 
    \rdata[2]_i_2 
       (.I0(ladma_s_araddr[3]),
        .I1(p_7_in[2]),
        .I2(ladma_s_araddr[5]),
        .I3(ladma_s_araddr[4]),
        .I4(\int_pattern_reg[23]_0 [2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \rdata[2]_i_3 
       (.I0(ladma_s_araddr[5]),
        .I1(if_din[1]),
        .I2(ladma_s_araddr[4]),
        .I3(Q[2]),
        .I4(ladma_s_araddr[3]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[61]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[30]_i_2 
       (.I0(\int_pattern_reg_n_0_[30] ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[30]),
        .I4(if_din[29]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFD000000000000)) 
    \rdata[31]_i_1 
       (.I0(ladma_s_araddr[5]),
        .I1(ladma_s_araddr[6]),
        .I2(ladma_s_araddr[0]),
        .I3(ladma_s_araddr[1]),
        .I4(ladma_s_arvalid),
        .I5(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(ladma_s_arvalid),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[62]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[31]_i_4 
       (.I0(\int_pattern_reg_n_0_[31] ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[31]),
        .I4(if_din[30]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000EFE0E0E)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(\rdata[3]_i_3_n_0 ),
        .I2(ladma_s_araddr[2]),
        .I3(\rdata[7]_i_4_n_0 ),
        .I4(if_din[34]),
        .I5(\rdata[9]_i_4_n_0 ),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h50040004)) 
    \rdata[3]_i_2 
       (.I0(ladma_s_araddr[3]),
        .I1(int_ap_ready__0),
        .I2(ladma_s_araddr[5]),
        .I3(ladma_s_araddr[4]),
        .I4(\int_pattern_reg[23]_0 [3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \rdata[3]_i_3 
       (.I0(ladma_s_araddr[5]),
        .I1(if_din[2]),
        .I2(ladma_s_araddr[4]),
        .I3(Q[3]),
        .I4(ladma_s_araddr[3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[35]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[4]_i_2 
       (.I0(\int_pattern_reg[23]_0 [4]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[4]),
        .I4(if_din[3]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[36]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[5]_i_2 
       (.I0(\int_pattern_reg[23]_0 [5]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[5]),
        .I4(if_din[4]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[37]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[6]_i_2 
       (.I0(\int_pattern_reg[23]_0 [6]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[6]),
        .I4(if_din[5]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000EFE0E0E)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(\rdata[7]_i_3_n_0 ),
        .I2(ladma_s_araddr[2]),
        .I3(\rdata[7]_i_4_n_0 ),
        .I4(if_din[38]),
        .I5(\rdata[9]_i_4_n_0 ),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h50040004)) 
    \rdata[7]_i_2 
       (.I0(ladma_s_araddr[3]),
        .I1(p_7_in[7]),
        .I2(ladma_s_araddr[5]),
        .I3(ladma_s_araddr[4]),
        .I4(\int_pattern_reg[23]_0 [7]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT5 #(
    .INIT(32'h8A800000)) 
    \rdata[7]_i_3 
       (.I0(ladma_s_araddr[5]),
        .I1(if_din[6]),
        .I2(ladma_s_araddr[4]),
        .I3(Q[7]),
        .I4(ladma_s_araddr[3]),
        .O(\rdata[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \rdata[7]_i_4 
       (.I0(ladma_s_araddr[4]),
        .I1(ladma_s_araddr[3]),
        .I2(ladma_s_araddr[5]),
        .O(\rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(ladma_s_araddr[2]),
        .I4(if_din[39]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F8C83808)) 
    \rdata[8]_i_2 
       (.I0(\int_pattern_reg[23]_0 [8]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[3]),
        .I3(Q[8]),
        .I4(if_din[7]),
        .I5(ladma_s_araddr[2]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00001F1100001111)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(ladma_s_araddr[2]),
        .I2(\rdata[9]_i_3_n_0 ),
        .I3(if_din[40]),
        .I4(\rdata[9]_i_4_n_0 ),
        .I5(ladma_s_araddr[5]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \rdata[9]_i_2 
       (.I0(ladma_s_araddr[5]),
        .I1(Q[9]),
        .I2(ladma_s_araddr[4]),
        .I3(if_din[8]),
        .I4(ladma_s_araddr[3]),
        .I5(\rdata[9]_i_5_n_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \rdata[9]_i_3 
       (.I0(ladma_s_araddr[4]),
        .I1(ladma_s_araddr[3]),
        .I2(ladma_s_araddr[2]),
        .O(\rdata[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[9]_i_4 
       (.I0(ladma_s_araddr[6]),
        .I1(ladma_s_araddr[0]),
        .I2(ladma_s_araddr[1]),
        .O(\rdata[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7C7F)) 
    \rdata[9]_i_5 
       (.I0(\int_pattern_reg[23]_0 [9]),
        .I1(ladma_s_araddr[4]),
        .I2(ladma_s_araddr[5]),
        .I3(ladma_interrupt),
        .O(\rdata[9]_i_5_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(p_0_in[0]),
        .Q(ladma_s_rdata[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(ladma_s_araddr[3]));
  FDRE \rdata_reg[10] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(ladma_s_rdata[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(ladma_s_rdata[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(ladma_s_rdata[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(ladma_s_rdata[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(ladma_s_rdata[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(ladma_s_rdata[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(ladma_s_rdata[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(ladma_s_rdata[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(ladma_s_rdata[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(ladma_s_rdata[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(p_0_in[1]),
        .Q(ladma_s_rdata[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(ladma_s_rdata[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(ladma_s_rdata[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(ladma_s_rdata[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(ladma_s_rdata[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(ladma_s_rdata[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(ladma_s_rdata[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(ladma_s_rdata[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(ladma_s_rdata[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(ladma_s_rdata[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(ladma_s_rdata[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(p_0_in[2]),
        .Q(ladma_s_rdata[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(ladma_s_rdata[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(ladma_s_rdata[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(p_0_in[3]),
        .Q(ladma_s_rdata[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(ladma_s_rdata[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(ladma_s_rdata[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(ladma_s_rdata[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(p_0_in[7]),
        .Q(ladma_s_rdata[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(ladma_s_rdata[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(axi_clk_m),
        .CE(ar_hs),
        .D(p_0_in[9]),
        .Q(ladma_s_rdata[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(ladma_s_awvalid),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(axi_clk_m),
        .CE(waddr),
        .D(ladma_s_awaddr[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(axi_clk_m),
        .CE(waddr),
        .D(ladma_s_awaddr[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(axi_clk_m),
        .CE(waddr),
        .D(ladma_s_awaddr[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(axi_clk_m),
        .CE(waddr),
        .D(ladma_s_awaddr[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(axi_clk_m),
        .CE(waddr),
        .D(ladma_s_awaddr[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(axi_clk_m),
        .CE(waddr),
        .D(ladma_s_awaddr[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(axi_clk_m),
        .CE(waddr),
        .D(ladma_s_awaddr[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ladmatr_entry_proc" *) 
module design_1_ps_axil_0_0_ladmatr_entry_proc
   (start_once_reg_reg_0,
    start_once_reg_reg_1,
    SS,
    start_once_reg_reg_2,
    axi_clk_m,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 );
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  input [0:0]SS;
  input start_once_reg_reg_2;
  input axi_clk_m;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;

  wire [0:0]SS;
  wire axi_clk_m;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire start_once_reg_reg_2;

  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(start_once_reg_reg_0),
        .I1(\mOutPtr_reg[1] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .O(start_once_reg_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(start_once_reg_reg_2),
        .Q(start_once_reg_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "ladmatr_fifo_w1_d2_S" *) 
module design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S
   (\SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][0] ,
    sts_clear_c_empty_n,
    internal_full_n_reg_0,
    sts_clear_c_dout,
    internal_full_n_reg_1,
    \SRL_SIG_reg[0][0]_0 ,
    axi_clk_m,
    \SRL_SIG_reg[1][0]_0 ,
    streamtoparallelwithburst_U0_out_memory_read,
    \mOutPtr_reg[1]_0 ,
    axi_reset_m_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    internal_empty_n_reg_3,
    s2m_len_c_full_n,
    SS);
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[1][0] ;
  output sts_clear_c_empty_n;
  output internal_full_n_reg_0;
  output sts_clear_c_dout;
  output internal_full_n_reg_1;
  input \SRL_SIG_reg[0][0]_0 ;
  input axi_clk_m;
  input \SRL_SIG_reg[1][0]_0 ;
  input streamtoparallelwithburst_U0_out_memory_read;
  input \mOutPtr_reg[1]_0 ;
  input axi_reset_m_n;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input internal_empty_n_reg_2;
  input [0:0]internal_empty_n_reg_3;
  input s2m_len_c_full_n;
  input [0:0]SS;

  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]SS;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire [0:0]internal_empty_n_reg_3;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_2__1_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire s2m_len_c_full_n;
  wire streamtoparallelwithburst_U0_out_memory_read;
  wire sts_clear_c_dout;
  wire sts_clear_c_empty_n;

  design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S_shiftReg U_ladmatr_fifo_w1_d2_S_ram
       (.\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][0]_1 (\SRL_SIG_reg[0][0]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .axi_clk_m(axi_clk_m),
        .sts_clear_c_dout(sts_clear_c_dout),
        .\sts_clear_read_reg_255_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\sts_clear_read_reg_255_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(axi_reset_m_n),
        .I1(internal_empty_n_reg_0),
        .I2(sts_clear_c_empty_n),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__2_n_0));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    internal_empty_n_i_2__1
       (.I0(internal_full_n_reg_0),
        .I1(internal_empty_n_reg_1),
        .I2(internal_empty_n_reg_2),
        .I3(internal_empty_n_reg_3),
        .I4(s2m_len_c_full_n),
        .O(internal_full_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(sts_clear_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__1_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(internal_full_n_reg_0),
        .I4(axi_reset_m_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__1
       (.I0(sts_clear_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(internal_full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3__0
       (.I0(streamtoparallelwithburst_U0_out_memory_read),
        .I1(sts_clear_c_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(internal_full_n_reg_0),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(internal_full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(sts_clear_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(internal_full_n_reg_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(internal_full_n_reg_0),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(sts_clear_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "ladmatr_fifo_w1_d2_S_shiftReg" *) 
module design_1_ps_axil_0_0_ladmatr_fifo_w1_d2_S_shiftReg
   (\SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    sts_clear_c_dout,
    \SRL_SIG_reg[0][0]_1 ,
    axi_clk_m,
    \SRL_SIG_reg[1][0]_1 ,
    \sts_clear_read_reg_255_reg[0] ,
    \sts_clear_read_reg_255_reg[0]_0 );
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output sts_clear_c_dout;
  input \SRL_SIG_reg[0][0]_1 ;
  input axi_clk_m;
  input \SRL_SIG_reg[1][0]_1 ;
  input \sts_clear_read_reg_255_reg[0] ;
  input \sts_clear_read_reg_255_reg[0]_0 ;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire axi_clk_m;
  wire sts_clear_c_dout;
  wire \sts_clear_read_reg_255_reg[0] ;
  wire \sts_clear_read_reg_255_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][0]_1 ),
        .Q(\SRL_SIG_reg[0][0]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\SRL_SIG_reg[1][0]_1 ),
        .Q(\SRL_SIG_reg[1][0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sts_clear_read_reg_255[0]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\sts_clear_read_reg_255_reg[0] ),
        .I2(\sts_clear_read_reg_255_reg[0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_0 ),
        .O(sts_clear_c_dout));
endmodule

(* ORIG_REF_NAME = "ladmatr_fifo_w32_d2_S" *) 
module design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S
   (s2m_len_c_empty_n,
    s2m_len_c_full_n,
    internal_full_n_reg_0,
    D,
    internal_full_n_reg_1,
    axi_clk_m,
    streamtoparallelwithburst_U0_out_memory_read,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][0]_2 ,
    axi_reset_m_n,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][31] );
  output s2m_len_c_empty_n;
  output s2m_len_c_full_n;
  output internal_full_n_reg_0;
  output [31:0]D;
  output [0:0]internal_full_n_reg_1;
  input axi_clk_m;
  input streamtoparallelwithburst_U0_out_memory_read;
  input \mOutPtr_reg[1]_0 ;
  input \SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[1][0]_2 ;
  input axi_reset_m_n;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire [0:0]SS;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_i_2__2_n_0;
  wire internal_full_n_reg_0;
  wire [0:0]internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire s2m_len_c_empty_n;
  wire s2m_len_c_full_n;
  wire streamtoparallelwithburst_U0_out_memory_read;

  design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S_shiftReg U_ladmatr_fifo_w32_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (s2m_len_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_1 ),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_3 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_4 (\SRL_SIG_reg[1][0]_2 ),
        .axi_clk_m(axi_clk_m),
        .\in_s2m_len_read_reg_250_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\in_s2m_len_read_reg_250_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(s2m_len_c_full_n),
        .I1(\SRL_SIG_reg[1][0]_2 ),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .I4(\SRL_SIG_reg[1][0]_1 ),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__1
       (.I0(axi_reset_m_n),
        .I1(internal_empty_n_reg_0),
        .I2(s2m_len_c_empty_n),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    internal_empty_n_i_2__2
       (.I0(s2m_len_c_full_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\SRL_SIG_reg[1][0]_0 ),
        .I3(\SRL_SIG_reg[1][0]_1 ),
        .I4(\SRL_SIG_reg[1][0]_2 ),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(s2m_len_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_i_2__2_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(s2m_len_c_full_n),
        .I4(axi_reset_m_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h7000)) 
    internal_full_n_i_2__2
       (.I0(s2m_len_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(s2m_len_c_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h0888)) 
    internal_full_n_i_3
       (.I0(streamtoparallelwithburst_U0_out_memory_read),
        .I1(s2m_len_c_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(s2m_len_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(s2m_len_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__11 
       (.I0(s2m_len_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(s2m_len_c_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(s2m_len_c_full_n),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(s2m_len_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "ladmatr_fifo_w32_d2_S_shiftReg" *) 
module design_1_ps_axil_0_0_ladmatr_fifo_w32_d2_S_shiftReg
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][0]_2 ,
    \SRL_SIG_reg[1][0]_3 ,
    \SRL_SIG_reg[1][0]_4 ,
    \in_s2m_len_read_reg_250_reg[0] ,
    \in_s2m_len_read_reg_250_reg[0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    axi_clk_m);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[1][0]_2 ;
  input \SRL_SIG_reg[1][0]_3 ;
  input \SRL_SIG_reg[1][0]_4 ;
  input \in_s2m_len_read_reg_250_reg[0] ;
  input \in_s2m_len_read_reg_250_reg[0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input axi_clk_m;

  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg[1][0]_3 ;
  wire \SRL_SIG_reg[1][0]_4 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire axi_clk_m;
  wire \in_s2m_len_read_reg_250_reg[0] ;
  wire \in_s2m_len_read_reg_250_reg[0]_0 ;
  wire shiftReg_ce;

  LUT5 #(
    .INIT(32'h00800000)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(\SRL_SIG_reg[1][0]_2 ),
        .I3(\SRL_SIG_reg[1][0]_3 ),
        .I4(\SRL_SIG_reg[1][0]_4 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(axi_clk_m),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \in_s2m_len_read_reg_250[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\in_s2m_len_read_reg_250_reg[0] ),
        .I3(\in_s2m_len_read_reg_250_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "ladmatr_fifo_w32_d8_S" *) 
module design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S
   (count_empty_n,
    count_full_n,
    internal_empty_n_reg_0,
    out,
    D,
    CO,
    axi_clk_m,
    Q,
    internal_empty_n_reg_1,
    mOutPtr110_out,
    axi_reset_m_n,
    gmem0_AWREADY,
    shiftReg_ce,
    \tmp_reg_267_reg[31] ,
    SS,
    E);
  output count_empty_n;
  output count_full_n;
  output internal_empty_n_reg_0;
  output [31:0]out;
  output [0:0]D;
  output [0:0]CO;
  input axi_clk_m;
  input [1:0]Q;
  input internal_empty_n_reg_1;
  input mOutPtr110_out;
  input axi_reset_m_n;
  input gmem0_AWREADY;
  input shiftReg_ce;
  input [31:0]\tmp_reg_267_reg[31] ;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire count_empty_n;
  wire count_full_n;
  wire gmem0_AWREADY;
  wire internal_empty_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [31:0]out;
  wire [3:2]p_1_out;
  wire shiftReg_ce;
  wire [31:0]\tmp_reg_267_reg[31] ;

  design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S_shiftReg U_ladmatr_fifo_w32_d8_S_ram
       (.CO(CO),
        .D(D),
        .Q(mOutPtr_reg),
        .\ap_CS_fsm_reg[3] (count_empty_n),
        .\ap_CS_fsm_reg[3]_0 (Q),
        .axi_clk_m(axi_clk_m),
        .gmem0_AWREADY(gmem0_AWREADY),
        .out(out),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_reg_267_reg[31] (\tmp_reg_267_reg[31] ));
  LUT5 #(
    .INIT(32'h00E0A0E0)) 
    internal_empty_n_i_1__0
       (.I0(count_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(axi_reset_m_n),
        .I3(mOutPtr110_out),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(count_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__0
       (.I0(internal_empty_n_reg_0),
        .I1(internal_full_n),
        .I2(count_full_n),
        .I3(axi_reset_m_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(count_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__10 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(p_1_out[3]));
  LUT3 #(
    .INIT(8'h07)) 
    \mOutPtr[3]_i_4 
       (.I0(count_empty_n),
        .I1(Q[0]),
        .I2(internal_empty_n_reg_1),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(E),
        .D(p_1_out[2]),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(E),
        .D(p_1_out[3]),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "ladmatr_fifo_w32_d8_S_shiftReg" *) 
module design_1_ps_axil_0_0_ladmatr_fifo_w32_d8_S_shiftReg
   (out,
    D,
    CO,
    Q,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    gmem0_AWREADY,
    shiftReg_ce,
    \tmp_reg_267_reg[31] ,
    axi_clk_m);
  output [31:0]out;
  output [0:0]D;
  output [0:0]CO;
  input [3:0]Q;
  input \ap_CS_fsm_reg[3] ;
  input [1:0]\ap_CS_fsm_reg[3]_0 ;
  input gmem0_AWREADY;
  input shiftReg_ce;
  input [31:0]\tmp_reg_267_reg[31] ;
  input axi_clk_m;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire axi_clk_m;
  wire gmem0_AWREADY;
  wire \icmp_ln15_reg_275[0]_i_10_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_12_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_13_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_14_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_15_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_16_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_17_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_18_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_19_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_21_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_22_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_23_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_24_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_25_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_26_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_27_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_28_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_29_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_30_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_31_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_32_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_33_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_34_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_35_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_36_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_3_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_4_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_5_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_6_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_7_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_8_n_0 ;
  wire \icmp_ln15_reg_275[0]_i_9_n_0 ;
  wire \icmp_ln15_reg_275_reg[0]_i_11_n_0 ;
  wire \icmp_ln15_reg_275_reg[0]_i_11_n_1 ;
  wire \icmp_ln15_reg_275_reg[0]_i_11_n_2 ;
  wire \icmp_ln15_reg_275_reg[0]_i_11_n_3 ;
  wire \icmp_ln15_reg_275_reg[0]_i_1_n_1 ;
  wire \icmp_ln15_reg_275_reg[0]_i_1_n_2 ;
  wire \icmp_ln15_reg_275_reg[0]_i_1_n_3 ;
  wire \icmp_ln15_reg_275_reg[0]_i_20_n_0 ;
  wire \icmp_ln15_reg_275_reg[0]_i_20_n_1 ;
  wire \icmp_ln15_reg_275_reg[0]_i_20_n_2 ;
  wire \icmp_ln15_reg_275_reg[0]_i_20_n_3 ;
  wire \icmp_ln15_reg_275_reg[0]_i_2_n_0 ;
  wire \icmp_ln15_reg_275_reg[0]_i_2_n_1 ;
  wire \icmp_ln15_reg_275_reg[0]_i_2_n_2 ;
  wire \icmp_ln15_reg_275_reg[0]_i_2_n_3 ;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [31:0]\tmp_reg_267_reg[31] ;
  wire [3:0]\NLW_icmp_ln15_reg_275_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln15_reg_275_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln15_reg_275_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln15_reg_275_reg[0]_i_20_O_UNCONNECTED ;

  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][16]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][16]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][17]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][17]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][18]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][18]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][19]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][19]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][20]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][20]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][21]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][21]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][22]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][22]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][23]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][24]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][24]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][25]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][25]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][26]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][26]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][27]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][27]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][28]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][28]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][29]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][29]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][30]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][30]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][31]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][31]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "\inst/LA_DMA/count_U/U_ladmatr_fifo_w32_d8_S_ram/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(\tmp_reg_267_reg[31] [9]),
        .Q(out[9]));
  LUT5 #(
    .INIT(32'h80808F80)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(\ap_CS_fsm_reg[3]_0 [0]),
        .I3(\ap_CS_fsm_reg[3]_0 [1]),
        .I4(gmem0_AWREADY),
        .O(D));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_10 
       (.I0(out[24]),
        .I1(out[25]),
        .O(\icmp_ln15_reg_275[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_12 
       (.I0(out[22]),
        .I1(out[23]),
        .O(\icmp_ln15_reg_275[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_13 
       (.I0(out[20]),
        .I1(out[21]),
        .O(\icmp_ln15_reg_275[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_14 
       (.I0(out[18]),
        .I1(out[19]),
        .O(\icmp_ln15_reg_275[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_15 
       (.I0(out[16]),
        .I1(out[17]),
        .O(\icmp_ln15_reg_275[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_16 
       (.I0(out[22]),
        .I1(out[23]),
        .O(\icmp_ln15_reg_275[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_17 
       (.I0(out[20]),
        .I1(out[21]),
        .O(\icmp_ln15_reg_275[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_18 
       (.I0(out[18]),
        .I1(out[19]),
        .O(\icmp_ln15_reg_275[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_19 
       (.I0(out[16]),
        .I1(out[17]),
        .O(\icmp_ln15_reg_275[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_21 
       (.I0(out[14]),
        .I1(out[15]),
        .O(\icmp_ln15_reg_275[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_22 
       (.I0(out[12]),
        .I1(out[13]),
        .O(\icmp_ln15_reg_275[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_23 
       (.I0(out[10]),
        .I1(out[11]),
        .O(\icmp_ln15_reg_275[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_24 
       (.I0(out[8]),
        .I1(out[9]),
        .O(\icmp_ln15_reg_275[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_25 
       (.I0(out[14]),
        .I1(out[15]),
        .O(\icmp_ln15_reg_275[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_26 
       (.I0(out[12]),
        .I1(out[13]),
        .O(\icmp_ln15_reg_275[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_27 
       (.I0(out[10]),
        .I1(out[11]),
        .O(\icmp_ln15_reg_275[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_28 
       (.I0(out[8]),
        .I1(out[9]),
        .O(\icmp_ln15_reg_275[0]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_29 
       (.I0(out[6]),
        .I1(out[7]),
        .O(\icmp_ln15_reg_275[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln15_reg_275[0]_i_3 
       (.I0(out[30]),
        .I1(out[31]),
        .O(\icmp_ln15_reg_275[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_30 
       (.I0(out[4]),
        .I1(out[5]),
        .O(\icmp_ln15_reg_275[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_31 
       (.I0(out[2]),
        .I1(out[3]),
        .O(\icmp_ln15_reg_275[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_32 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\icmp_ln15_reg_275[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_33 
       (.I0(out[6]),
        .I1(out[7]),
        .O(\icmp_ln15_reg_275[0]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_34 
       (.I0(out[4]),
        .I1(out[5]),
        .O(\icmp_ln15_reg_275[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_35 
       (.I0(out[2]),
        .I1(out[3]),
        .O(\icmp_ln15_reg_275[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_36 
       (.I0(out[0]),
        .I1(out[1]),
        .O(\icmp_ln15_reg_275[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_4 
       (.I0(out[28]),
        .I1(out[29]),
        .O(\icmp_ln15_reg_275[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_5 
       (.I0(out[26]),
        .I1(out[27]),
        .O(\icmp_ln15_reg_275[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln15_reg_275[0]_i_6 
       (.I0(out[24]),
        .I1(out[25]),
        .O(\icmp_ln15_reg_275[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_7 
       (.I0(out[30]),
        .I1(out[31]),
        .O(\icmp_ln15_reg_275[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_8 
       (.I0(out[28]),
        .I1(out[29]),
        .O(\icmp_ln15_reg_275[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln15_reg_275[0]_i_9 
       (.I0(out[26]),
        .I1(out[27]),
        .O(\icmp_ln15_reg_275[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln15_reg_275_reg[0]_i_1 
       (.CI(\icmp_ln15_reg_275_reg[0]_i_2_n_0 ),
        .CO({CO,\icmp_ln15_reg_275_reg[0]_i_1_n_1 ,\icmp_ln15_reg_275_reg[0]_i_1_n_2 ,\icmp_ln15_reg_275_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln15_reg_275[0]_i_3_n_0 ,\icmp_ln15_reg_275[0]_i_4_n_0 ,\icmp_ln15_reg_275[0]_i_5_n_0 ,\icmp_ln15_reg_275[0]_i_6_n_0 }),
        .O(\NLW_icmp_ln15_reg_275_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\icmp_ln15_reg_275[0]_i_7_n_0 ,\icmp_ln15_reg_275[0]_i_8_n_0 ,\icmp_ln15_reg_275[0]_i_9_n_0 ,\icmp_ln15_reg_275[0]_i_10_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln15_reg_275_reg[0]_i_11 
       (.CI(\icmp_ln15_reg_275_reg[0]_i_20_n_0 ),
        .CO({\icmp_ln15_reg_275_reg[0]_i_11_n_0 ,\icmp_ln15_reg_275_reg[0]_i_11_n_1 ,\icmp_ln15_reg_275_reg[0]_i_11_n_2 ,\icmp_ln15_reg_275_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln15_reg_275[0]_i_21_n_0 ,\icmp_ln15_reg_275[0]_i_22_n_0 ,\icmp_ln15_reg_275[0]_i_23_n_0 ,\icmp_ln15_reg_275[0]_i_24_n_0 }),
        .O(\NLW_icmp_ln15_reg_275_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\icmp_ln15_reg_275[0]_i_25_n_0 ,\icmp_ln15_reg_275[0]_i_26_n_0 ,\icmp_ln15_reg_275[0]_i_27_n_0 ,\icmp_ln15_reg_275[0]_i_28_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln15_reg_275_reg[0]_i_2 
       (.CI(\icmp_ln15_reg_275_reg[0]_i_11_n_0 ),
        .CO({\icmp_ln15_reg_275_reg[0]_i_2_n_0 ,\icmp_ln15_reg_275_reg[0]_i_2_n_1 ,\icmp_ln15_reg_275_reg[0]_i_2_n_2 ,\icmp_ln15_reg_275_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln15_reg_275[0]_i_12_n_0 ,\icmp_ln15_reg_275[0]_i_13_n_0 ,\icmp_ln15_reg_275[0]_i_14_n_0 ,\icmp_ln15_reg_275[0]_i_15_n_0 }),
        .O(\NLW_icmp_ln15_reg_275_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\icmp_ln15_reg_275[0]_i_16_n_0 ,\icmp_ln15_reg_275[0]_i_17_n_0 ,\icmp_ln15_reg_275[0]_i_18_n_0 ,\icmp_ln15_reg_275[0]_i_19_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln15_reg_275_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\icmp_ln15_reg_275_reg[0]_i_20_n_0 ,\icmp_ln15_reg_275_reg[0]_i_20_n_1 ,\icmp_ln15_reg_275_reg[0]_i_20_n_2 ,\icmp_ln15_reg_275_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln15_reg_275[0]_i_29_n_0 ,\icmp_ln15_reg_275[0]_i_30_n_0 ,\icmp_ln15_reg_275[0]_i_31_n_0 ,\icmp_ln15_reg_275[0]_i_32_n_0 }),
        .O(\NLW_icmp_ln15_reg_275_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\icmp_ln15_reg_275[0]_i_33_n_0 ,\icmp_ln15_reg_275[0]_i_34_n_0 ,\icmp_ln15_reg_275[0]_i_35_n_0 ,\icmp_ln15_reg_275[0]_i_36_n_0 }));
endmodule

(* ORIG_REF_NAME = "ladmatr_fifo_w33_d128_A" *) 
module design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A
   (buf_empty_n,
    buf_full_n,
    empty_n,
    dout,
    SS,
    dout_vld_reg_0,
    axi_clk_m,
    full_n_reg_0,
    \raddr_reg_reg[2] ,
    axi_reset_m_n,
    WEBWE,
    E,
    mem_reg,
    mem_reg_0,
    din);
  output buf_empty_n;
  output buf_full_n;
  output empty_n;
  output [31:0]dout;
  input [0:0]SS;
  input dout_vld_reg_0;
  input axi_clk_m;
  input full_n_reg_0;
  input \raddr_reg_reg[2] ;
  input axi_reset_m_n;
  input [0:0]WEBWE;
  input [0:0]E;
  input mem_reg;
  input mem_reg_0;
  input [32:0]din;

  wire [0:0]E;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire buf_empty_n;
  wire buf_full_n;
  wire [32:0]din;
  wire [31:0]dout;
  wire dout_vld_reg_0;
  wire empty_n;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__8_n_0;
  wire full_n_i_1__8_n_0;
  wire full_n_i_3__3_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[4]_i_2__5_n_0 ;
  wire \mOutPtr[4]_i_3__5_n_0 ;
  wire \mOutPtr[4]_i_4__1_n_0 ;
  wire \mOutPtr[4]_i_5_n_0 ;
  wire \mOutPtr[4]_i_6_n_0 ;
  wire \mOutPtr[7]_i_3_n_0 ;
  wire \mOutPtr[7]_i_4_n_0 ;
  wire \mOutPtr[7]_i_5_n_0 ;
  wire [7:0]mOutPtr_reg;
  wire \mOutPtr_reg[4]_i_1_n_0 ;
  wire \mOutPtr_reg[4]_i_1_n_1 ;
  wire \mOutPtr_reg[4]_i_1_n_2 ;
  wire \mOutPtr_reg[4]_i_1_n_3 ;
  wire \mOutPtr_reg[4]_i_1_n_4 ;
  wire \mOutPtr_reg[4]_i_1_n_5 ;
  wire \mOutPtr_reg[4]_i_1_n_6 ;
  wire \mOutPtr_reg[4]_i_1_n_7 ;
  wire \mOutPtr_reg[7]_i_2_n_2 ;
  wire \mOutPtr_reg[7]_i_2_n_3 ;
  wire \mOutPtr_reg[7]_i_2_n_5 ;
  wire \mOutPtr_reg[7]_i_2_n_6 ;
  wire \mOutPtr_reg[7]_i_2_n_7 ;
  wire mem_reg;
  wire mem_reg_0;
  wire p_1_in;
  wire [6:0]raddr;
  wire \raddr_reg_reg[2] ;
  wire [6:0]rnext;
  wire [6:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[2]_i_2_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire [3:2]\NLW_mOutPtr_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_mOutPtr_reg[7]_i_2_O_UNCONNECTED ;

  design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A_ram U_ladmatr_fifo_w33_d128_A_ram
       (.D(rnext),
        .Q(raddr),
        .SS(SS),
        .WEBWE(WEBWE),
        .axi_clk_m(axi_clk_m),
        .din(din),
        .dout(dout),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(waddr),
        .\raddr_reg_reg[2]_0 (\raddr_reg_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(buf_empty_n),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFEFFF00FFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__8_n_0),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(full_n_reg_0),
        .I4(\raddr_reg_reg[2] ),
        .I5(empty_n),
        .O(empty_n_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    empty_n_i_2__8
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .I2(mOutPtr_reg[4]),
        .I3(mOutPtr_reg[5]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n),
        .R(SS));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__8
       (.I0(axi_reset_m_n),
        .I1(p_1_in),
        .I2(buf_full_n),
        .I3(\raddr_reg_reg[2] ),
        .I4(full_n_reg_0),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    full_n_i_2__8
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(full_n_i_3__3_n_0),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hBFFFFFFFFFFFFFFF)) 
    full_n_i_3__3
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(mOutPtr_reg[4]),
        .I3(mOutPtr_reg[5]),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(buf_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[4]_i_2__5 
       (.I0(mOutPtr_reg[1]),
        .O(\mOutPtr[4]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_3__5 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[4]),
        .O(\mOutPtr[4]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_4__1 
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[4]_i_5 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h65)) 
    \mOutPtr[4]_i_6 
       (.I0(mOutPtr_reg[1]),
        .I1(full_n_reg_0),
        .I2(\raddr_reg_reg[2] ),
        .O(\mOutPtr[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[7]_i_3 
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[7]_i_4 
       (.I0(mOutPtr_reg[5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[7]_i_5 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[5]),
        .O(\mOutPtr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1_n_7 ),
        .Q(mOutPtr_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1_n_6 ),
        .Q(mOutPtr_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\mOutPtr_reg[4]_i_1_n_4 ),
        .Q(mOutPtr_reg[4]),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\mOutPtr_reg[4]_i_1_n_0 ,\mOutPtr_reg[4]_i_1_n_1 ,\mOutPtr_reg[4]_i_1_n_2 ,\mOutPtr_reg[4]_i_1_n_3 }),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],\mOutPtr[4]_i_2__5_n_0 }),
        .O({\mOutPtr_reg[4]_i_1_n_4 ,\mOutPtr_reg[4]_i_1_n_5 ,\mOutPtr_reg[4]_i_1_n_6 ,\mOutPtr_reg[4]_i_1_n_7 }),
        .S({\mOutPtr[4]_i_3__5_n_0 ,\mOutPtr[4]_i_4__1_n_0 ,\mOutPtr[4]_i_5_n_0 ,\mOutPtr[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\mOutPtr_reg[7]_i_2_n_7 ),
        .Q(mOutPtr_reg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\mOutPtr_reg[7]_i_2_n_6 ),
        .Q(mOutPtr_reg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\mOutPtr_reg[7]_i_2_n_5 ),
        .Q(mOutPtr_reg[7]),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \mOutPtr_reg[7]_i_2 
       (.CI(\mOutPtr_reg[4]_i_1_n_0 ),
        .CO({\NLW_mOutPtr_reg[7]_i_2_CO_UNCONNECTED [3:2],\mOutPtr_reg[7]_i_2_n_2 ,\mOutPtr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({\NLW_mOutPtr_reg[7]_i_2_O_UNCONNECTED [3],\mOutPtr_reg[7]_i_2_n_5 ,\mOutPtr_reg[7]_i_2_n_6 ,\mOutPtr_reg[7]_i_2_n_7 }),
        .S({1'b0,\mOutPtr[7]_i_3_n_0 ,\mOutPtr[7]_i_4_n_0 ,\mOutPtr[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SS));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \waddr[0]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(waddr[0]),
        .I2(waddr[4]),
        .I3(waddr[3]),
        .I4(waddr[6]),
        .I5(waddr[5]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h0FB0)) 
    \waddr[1]_i_1 
       (.I0(\waddr[2]_i_2_n_0 ),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h4FA0)) 
    \waddr[2]_i_1 
       (.I0(waddr[0]),
        .I1(\waddr[2]_i_2_n_0 ),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \waddr[2]_i_2 
       (.I0(waddr[4]),
        .I1(waddr[3]),
        .I2(waddr[6]),
        .I3(waddr[5]),
        .O(\waddr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \waddr[3]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[5]),
        .I2(waddr[4]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[0]),
        .I5(waddr[3]),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \waddr[4]_i_1 
       (.I0(\waddr[6]_i_2_n_0 ),
        .I1(waddr[6]),
        .I2(waddr[5]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[4]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \waddr[5]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[4]),
        .I5(waddr[3]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[4]),
        .I2(\waddr[6]_i_2_n_0 ),
        .I3(waddr[5]),
        .I4(waddr[0]),
        .I5(waddr[6]),
        .O(\waddr[6]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[2]),
        .O(\waddr[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "ladmatr_fifo_w33_d128_A_ram" *) 
module design_1_ps_axil_0_0_ladmatr_fifo_w33_d128_A_ram
   (D,
    dout,
    Q,
    \raddr_reg_reg[2]_0 ,
    axi_clk_m,
    mem_reg_0,
    mem_reg_1,
    SS,
    mem_reg_2,
    din,
    WEBWE);
  output [6:0]D;
  output [31:0]dout;
  input [6:0]Q;
  input \raddr_reg_reg[2]_0 ;
  input axi_clk_m;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SS;
  input [6:0]mem_reg_2;
  input [32:0]din;
  input [0:0]WEBWE;

  wire [6:0]D;
  wire [6:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire axi_clk_m;
  wire [32:0]din;
  wire [31:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [6:0]mem_reg_2;
  wire mem_reg_n_33;
  wire [6:0]raddr_reg;
  wire \raddr_reg[2]_i_2_n_0 ;
  wire \raddr_reg[6]_i_2_n_0 ;
  wire \raddr_reg_reg[2]_0 ;
  wire [1:1]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4191" *) 
  (* RTL_RAM_NAME = "inst/LA_DMA/buf_U/U_ladmatr_fifo_w33_d128_A_ram/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "384" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "32" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,mem_reg_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(axi_clk_m),
        .CLKBWRCLK(axi_clk_m),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b1,din[32]}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({NLW_mem_reg_DOPADOP_UNCONNECTED[1],mem_reg_n_33}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SS),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hFF0000BF)) 
    \raddr_reg[0]_i_1__0 
       (.I0(\raddr_reg[2]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\raddr_reg_reg[2]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'hF0F00FB0)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\raddr_reg[2]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\raddr_reg_reg[2]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hCCCC3C8C)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\raddr_reg[2]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\raddr_reg_reg[2]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[2]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\raddr_reg[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF0000FF7F00)) 
    \raddr_reg[3]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\raddr_reg[6]_i_2_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hF0F0F0F00FF070F0)) 
    \raddr_reg[4]_i_1__0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\raddr_reg[6]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hCCCCCCCC34CCCCCC)) 
    \raddr_reg[5]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\raddr_reg[6]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hCCCC2CCCCCCCCCCC)) 
    \raddr_reg[6]_i_1 
       (.I0(Q[0]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(\raddr_reg[6]_i_2_n_0 ),
        .I5(Q[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \raddr_reg[6]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\raddr_reg_reg[2]_0 ),
        .O(\raddr_reg[6]_i_2_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(D[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(D[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(D[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(D[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(D[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(D[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE \raddr_reg_reg[6] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(D[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ladmatr_fifo_w64_d3_S" *) 
module design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S
   (out,
    outbuf_c_empty_n,
    internal_full_n_reg_0,
    in,
    axi_clk_m,
    \mOutPtr_reg[2]_0 ,
    streamtoparallelwithburst_U0_out_memory_read,
    internal_empty_n_reg_0,
    SS,
    axi_reset_m_n,
    \out_memory_read_reg_245_reg[1] ,
    \out_memory_read_reg_245_reg[1]_0 ,
    \out_memory_read_reg_245_reg[1]_1 ,
    \out_memory_read_reg_245_reg[1]_2 );
  output [62:0]out;
  output outbuf_c_empty_n;
  output internal_full_n_reg_0;
  input [62:0]in;
  input axi_clk_m;
  input \mOutPtr_reg[2]_0 ;
  input streamtoparallelwithburst_U0_out_memory_read;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input axi_reset_m_n;
  input \out_memory_read_reg_245_reg[1] ;
  input \out_memory_read_reg_245_reg[1]_0 ;
  input \out_memory_read_reg_245_reg[1]_1 ;
  input \out_memory_read_reg_245_reg[1]_2 ;

  wire [0:0]SS;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire [62:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [62:0]out;
  wire \out_memory_read_reg_245_reg[1] ;
  wire \out_memory_read_reg_245_reg[1]_0 ;
  wire \out_memory_read_reg_245_reg[1]_1 ;
  wire \out_memory_read_reg_245_reg[1]_2 ;
  wire outbuf_c_empty_n;
  wire streamtoparallelwithburst_U0_out_memory_read;

  design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S_shiftReg U_ladmatr_fifo_w64_d3_S_ram
       (.axi_clk_m(axi_clk_m),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .\out_memory_read_reg_245_reg[1] (internal_full_n_reg_0),
        .\out_memory_read_reg_245_reg[1]_0 (\out_memory_read_reg_245_reg[1] ),
        .\out_memory_read_reg_245_reg[1]_1 (\out_memory_read_reg_245_reg[1]_0 ),
        .\out_memory_read_reg_245_reg[1]_2 (\out_memory_read_reg_245_reg[1]_1 ),
        .\out_memory_read_reg_245_reg[1]_3 (\out_memory_read_reg_245_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1
       (.I0(axi_reset_m_n),
        .I1(internal_full_n_reg_0),
        .I2(internal_empty_n_reg_0),
        .I3(outbuf_c_empty_n),
        .I4(streamtoparallelwithburst_U0_out_memory_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h01)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(outbuf_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1
       (.I0(internal_full_n),
        .I1(axi_reset_m_n),
        .I2(streamtoparallelwithburst_U0_out_memory_read),
        .I3(outbuf_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(internal_full_n_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__8 
       (.I0(outbuf_c_empty_n),
        .I1(streamtoparallelwithburst_U0_out_memory_read),
        .I2(internal_full_n_reg_0),
        .I3(internal_empty_n_reg_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(internal_empty_n_reg_0),
        .I2(internal_full_n_reg_0),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(outbuf_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(streamtoparallelwithburst_U0_out_memory_read),
        .I4(outbuf_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "ladmatr_fifo_w64_d3_S_shiftReg" *) 
module design_1_ps_axil_0_0_ladmatr_fifo_w64_d3_S_shiftReg
   (out,
    \out_memory_read_reg_245_reg[1] ,
    \out_memory_read_reg_245_reg[1]_0 ,
    \out_memory_read_reg_245_reg[1]_1 ,
    \out_memory_read_reg_245_reg[1]_2 ,
    \out_memory_read_reg_245_reg[1]_3 ,
    mOutPtr,
    in,
    axi_clk_m);
  output [62:0]out;
  input \out_memory_read_reg_245_reg[1] ;
  input \out_memory_read_reg_245_reg[1]_0 ;
  input \out_memory_read_reg_245_reg[1]_1 ;
  input \out_memory_read_reg_245_reg[1]_2 ;
  input \out_memory_read_reg_245_reg[1]_3 ;
  input [2:0]mOutPtr;
  input [62:0]in;
  input axi_clk_m;

  wire axi_clk_m;
  wire [62:0]in;
  wire [2:0]mOutPtr;
  wire [62:0]out;
  wire \out_memory_read_reg_245_reg[1] ;
  wire \out_memory_read_reg_245_reg[1]_0 ;
  wire \out_memory_read_reg_245_reg[1]_1 ;
  wire \out_memory_read_reg_245_reg[1]_2 ;
  wire \out_memory_read_reg_245_reg[1]_3 ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][10]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][11]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][12]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][13]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][14]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][15]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][16]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][17]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][18]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][19]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][1]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \SRL_SIG_reg[2][1]_srl3_i_1 
       (.I0(\out_memory_read_reg_245_reg[1] ),
        .I1(\out_memory_read_reg_245_reg[1]_0 ),
        .I2(\out_memory_read_reg_245_reg[1]_1 ),
        .I3(\out_memory_read_reg_245_reg[1]_2 ),
        .I4(\out_memory_read_reg_245_reg[1]_3 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][1]_srl3_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][1]_srl3_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][20]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][21]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][22]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][23]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][24]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][25]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][26]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][27]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][28]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][29]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][2]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][30]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][31]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][32]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][33]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][34]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][35]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][36]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][37]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][38]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][39]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][3]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][40]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][41]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][42]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][43]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][44]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][45]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][46]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][47]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][48]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][49]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][4]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][50]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][51]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][52]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][53]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][54]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][55]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][56]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][57]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][58]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][59]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][5]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][60]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][61]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][62]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][63]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][63]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][6]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][7]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][8]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "\inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/SRL_SIG_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][9]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(axi_clk_m),
        .D(in[8]),
        .Q(out[8]));
endmodule

(* ORIG_REF_NAME = "ladmatr_flow_control_loop_pipe_sequential_init" *) 
module design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init
   (S,
    SR,
    ap_block_pp0_stage0_11001__0,
    \i_fu_62_reg[9] ,
    ap_sig_allocacmp_i_1,
    \i_fu_62_reg[21] ,
    D,
    ap_loop_init_int_reg_0,
    SS,
    axi_clk_m,
    Q,
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
    \i_fu_62_reg[30] ,
    CO,
    \ap_CS_fsm_reg[6] ,
    ap_loop_exit_ready_pp0_iter1_reg,
    axi_reset_m_n,
    ap_done_cache_reg_0,
    ap_enable_reg_pp0_iter1,
    buf_empty_n,
    gmem0_WREADY,
    ap_enable_reg_pp0_iter2);
  output [2:0]S;
  output [0:0]SR;
  output ap_block_pp0_stage0_11001__0;
  output [3:0]\i_fu_62_reg[9] ;
  output [30:0]ap_sig_allocacmp_i_1;
  output [3:0]\i_fu_62_reg[21] ;
  output [1:0]D;
  output [0:0]ap_loop_init_int_reg_0;
  input [0:0]SS;
  input axi_clk_m;
  input [30:0]Q;
  input grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg;
  input [30:0]\i_fu_62_reg[30] ;
  input [0:0]CO;
  input [1:0]\ap_CS_fsm_reg[6] ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input axi_reset_m_n;
  input ap_done_cache_reg_0;
  input ap_enable_reg_pp0_iter1;
  input buf_empty_n;
  input gmem0_WREADY;
  input ap_enable_reg_pp0_iter2;

  wire [0:0]CO;
  wire [1:0]D;
  wire [30:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [1:0]\ap_CS_fsm_reg[6] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_0;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [30:0]ap_sig_allocacmp_i_1;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire buf_empty_n;
  wire gmem0_WREADY;
  wire grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg;
  wire [3:0]\i_fu_62_reg[21] ;
  wire [30:0]\i_fu_62_reg[30] ;
  wire [3:0]\i_fu_62_reg[9] ;
  wire icmp_ln15_fu_104_p2_carry__0_i_5_n_0;
  wire icmp_ln15_fu_104_p2_carry__0_i_6_n_0;
  wire icmp_ln15_fu_104_p2_carry__0_i_7_n_0;
  wire icmp_ln15_fu_104_p2_carry__0_i_8_n_0;
  wire icmp_ln15_fu_104_p2_carry__1_i_4_n_0;
  wire icmp_ln15_fu_104_p2_carry__1_i_5_n_0;
  wire icmp_ln15_fu_104_p2_carry_i_5_n_0;
  wire icmp_ln15_fu_104_p2_carry_i_6_n_0;
  wire icmp_ln15_fu_104_p2_carry_i_7_n_0;
  wire icmp_ln15_fu_104_p2_carry_i_8_n_0;

  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__0_i_1
       (.I0(\i_fu_62_reg[30] [8]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__0_i_2
       (.I0(\i_fu_62_reg[30] [7]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__0_i_3
       (.I0(\i_fu_62_reg[30] [6]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__0_i_4
       (.I0(\i_fu_62_reg[30] [5]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__1_i_1
       (.I0(\i_fu_62_reg[30] [12]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__1_i_2
       (.I0(\i_fu_62_reg[30] [11]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__1_i_3
       (.I0(\i_fu_62_reg[30] [10]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__1_i_4
       (.I0(\i_fu_62_reg[30] [9]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__2_i_1
       (.I0(\i_fu_62_reg[30] [16]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__2_i_2
       (.I0(\i_fu_62_reg[30] [15]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__2_i_3
       (.I0(\i_fu_62_reg[30] [14]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__2_i_4
       (.I0(\i_fu_62_reg[30] [13]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__3_i_1
       (.I0(\i_fu_62_reg[30] [20]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__3_i_2
       (.I0(\i_fu_62_reg[30] [19]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__3_i_3
       (.I0(\i_fu_62_reg[30] [18]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__3_i_4
       (.I0(\i_fu_62_reg[30] [17]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__4_i_1
       (.I0(\i_fu_62_reg[30] [24]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__4_i_2
       (.I0(\i_fu_62_reg[30] [23]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__4_i_3
       (.I0(\i_fu_62_reg[30] [22]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__4_i_4
       (.I0(\i_fu_62_reg[30] [21]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__5_i_1
       (.I0(\i_fu_62_reg[30] [28]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__5_i_2
       (.I0(\i_fu_62_reg[30] [27]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__5_i_3
       (.I0(\i_fu_62_reg[30] [26]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__5_i_4
       (.I0(\i_fu_62_reg[30] [25]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[25]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__6_i_1
       (.I0(\i_fu_62_reg[30] [30]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry__6_i_2
       (.I0(\i_fu_62_reg[30] [29]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry_i_1
       (.I0(\i_fu_62_reg[30] [0]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry_i_2
       (.I0(\i_fu_62_reg[30] [4]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry_i_3
       (.I0(\i_fu_62_reg[30] [3]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry_i_4
       (.I0(\i_fu_62_reg[30] [2]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln15_fu_110_p2_carry_i_5
       (.I0(\i_fu_62_reg[30] [1]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_i_1[1]));
  LUT6 #(
    .INIT(64'hEEAEEEAEAAAAEEAE)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(\ap_CS_fsm_reg[6] [0]),
        .I1(\ap_CS_fsm_reg[6] [1]),
        .I2(ap_done_cache),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'h4F440000)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[6] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__0
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_0),
        .Q(ap_done_cache),
        .R(SS));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1__0
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(axi_reset_m_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_62[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_62_reg[30] [0]),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \i_fu_62[30]_i_1 
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln15_fu_104_p2_carry__0_i_1
       (.I0(\i_fu_62_reg[30] [21]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[21]),
        .I4(icmp_ln15_fu_104_p2_carry__0_i_5_n_0),
        .O(\i_fu_62_reg[21] [3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln15_fu_104_p2_carry__0_i_2
       (.I0(\i_fu_62_reg[30] [18]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[18]),
        .I4(icmp_ln15_fu_104_p2_carry__0_i_6_n_0),
        .O(\i_fu_62_reg[21] [2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln15_fu_104_p2_carry__0_i_3
       (.I0(\i_fu_62_reg[30] [15]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[15]),
        .I4(icmp_ln15_fu_104_p2_carry__0_i_7_n_0),
        .O(\i_fu_62_reg[21] [1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln15_fu_104_p2_carry__0_i_4
       (.I0(\i_fu_62_reg[30] [12]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[12]),
        .I4(icmp_ln15_fu_104_p2_carry__0_i_8_n_0),
        .O(\i_fu_62_reg[21] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln15_fu_104_p2_carry__0_i_5
       (.I0(\i_fu_62_reg[30] [22]),
        .I1(Q[22]),
        .I2(\i_fu_62_reg[30] [23]),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[23]),
        .O(icmp_ln15_fu_104_p2_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln15_fu_104_p2_carry__0_i_6
       (.I0(\i_fu_62_reg[30] [19]),
        .I1(Q[19]),
        .I2(\i_fu_62_reg[30] [20]),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[20]),
        .O(icmp_ln15_fu_104_p2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln15_fu_104_p2_carry__0_i_7
       (.I0(\i_fu_62_reg[30] [16]),
        .I1(Q[16]),
        .I2(\i_fu_62_reg[30] [17]),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[17]),
        .O(icmp_ln15_fu_104_p2_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln15_fu_104_p2_carry__0_i_8
       (.I0(\i_fu_62_reg[30] [13]),
        .I1(Q[13]),
        .I2(\i_fu_62_reg[30] [14]),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[14]),
        .O(icmp_ln15_fu_104_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h6A55)) 
    icmp_ln15_fu_104_p2_carry__1_i_1
       (.I0(Q[30]),
        .I1(ap_loop_init_int),
        .I2(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I3(\i_fu_62_reg[30] [30]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln15_fu_104_p2_carry__1_i_2
       (.I0(\i_fu_62_reg[30] [27]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[27]),
        .I4(icmp_ln15_fu_104_p2_carry__1_i_4_n_0),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln15_fu_104_p2_carry__1_i_3
       (.I0(\i_fu_62_reg[30] [24]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[24]),
        .I4(icmp_ln15_fu_104_p2_carry__1_i_5_n_0),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln15_fu_104_p2_carry__1_i_4
       (.I0(\i_fu_62_reg[30] [28]),
        .I1(Q[28]),
        .I2(\i_fu_62_reg[30] [29]),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[29]),
        .O(icmp_ln15_fu_104_p2_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln15_fu_104_p2_carry__1_i_5
       (.I0(\i_fu_62_reg[30] [25]),
        .I1(Q[25]),
        .I2(\i_fu_62_reg[30] [26]),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[26]),
        .O(icmp_ln15_fu_104_p2_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln15_fu_104_p2_carry_i_1
       (.I0(\i_fu_62_reg[30] [9]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[9]),
        .I4(icmp_ln15_fu_104_p2_carry_i_5_n_0),
        .O(\i_fu_62_reg[9] [3]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln15_fu_104_p2_carry_i_2
       (.I0(\i_fu_62_reg[30] [6]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[6]),
        .I4(icmp_ln15_fu_104_p2_carry_i_6_n_0),
        .O(\i_fu_62_reg[9] [2]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln15_fu_104_p2_carry_i_3
       (.I0(\i_fu_62_reg[30] [3]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[3]),
        .I4(icmp_ln15_fu_104_p2_carry_i_7_n_0),
        .O(\i_fu_62_reg[9] [1]));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    icmp_ln15_fu_104_p2_carry_i_4
       (.I0(\i_fu_62_reg[30] [0]),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(icmp_ln15_fu_104_p2_carry_i_8_n_0),
        .O(\i_fu_62_reg[9] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln15_fu_104_p2_carry_i_5
       (.I0(\i_fu_62_reg[30] [10]),
        .I1(Q[10]),
        .I2(\i_fu_62_reg[30] [11]),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[11]),
        .O(icmp_ln15_fu_104_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln15_fu_104_p2_carry_i_6
       (.I0(\i_fu_62_reg[30] [7]),
        .I1(Q[7]),
        .I2(\i_fu_62_reg[30] [8]),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[8]),
        .O(icmp_ln15_fu_104_p2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln15_fu_104_p2_carry_i_7
       (.I0(\i_fu_62_reg[30] [4]),
        .I1(Q[4]),
        .I2(\i_fu_62_reg[30] [5]),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[5]),
        .O(icmp_ln15_fu_104_p2_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln15_fu_104_p2_carry_i_8
       (.I0(\i_fu_62_reg[30] [1]),
        .I1(Q[1]),
        .I2(\i_fu_62_reg[30] [2]),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(Q[2]),
        .O(icmp_ln15_fu_104_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    mem_reg_i_5
       (.I0(ap_done_cache_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(buf_empty_n),
        .I3(gmem0_WREADY),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_block_pp0_stage0_11001__0));
endmodule

(* ORIG_REF_NAME = "ladmatr_flow_control_loop_pipe_sequential_init" *) 
module design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init_14
   (grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg,
    \B_V_data_1_state_reg[0] ,
    D,
    ap_block_pp0_stage0_11001111_out,
    \count_fu_66_reg[31] ,
    SS,
    axi_clk_m,
    count_fu_66,
    icmp_ln1073_1_reg_284,
    ap_enable_reg_pp0_iter1,
    icmp_ln56_reg_280,
    Q,
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
    axi_reset_m_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    matched_load_reg_272,
    and_ln47_1_reg_276,
    buf_full_n,
    count_full_n,
    count_fu_661__0,
    ap_sig_allocacmp_in_len_V_load_12);
  output grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg;
  output \B_V_data_1_state_reg[0] ;
  output [1:0]D;
  output ap_block_pp0_stage0_11001111_out;
  output [31:0]\count_fu_66_reg[31] ;
  input [0:0]SS;
  input axi_clk_m;
  input [31:0]count_fu_66;
  input icmp_ln1073_1_reg_284;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln56_reg_280;
  input [31:0]Q;
  input grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg;
  input axi_reset_m_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[3]_0 ;
  input \ap_CS_fsm_reg[3]_1 ;
  input matched_load_reg_272;
  input and_ln47_1_reg_276;
  input buf_full_n;
  input count_full_n;
  input count_fu_661__0;
  input ap_sig_allocacmp_in_len_V_load_12;

  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [31:0]Q;
  wire [0:0]SS;
  wire and_ln47_1_reg_276;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_block_pp0_stage0_11001111_out;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_sig_allocacmp_in_len_V_load_12;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire buf_full_n;
  wire \count_4_reg_110[11]_i_2_n_0 ;
  wire \count_4_reg_110[11]_i_3_n_0 ;
  wire \count_4_reg_110[11]_i_4_n_0 ;
  wire \count_4_reg_110[11]_i_5_n_0 ;
  wire \count_4_reg_110[15]_i_2_n_0 ;
  wire \count_4_reg_110[15]_i_3_n_0 ;
  wire \count_4_reg_110[15]_i_4_n_0 ;
  wire \count_4_reg_110[15]_i_5_n_0 ;
  wire \count_4_reg_110[19]_i_2_n_0 ;
  wire \count_4_reg_110[19]_i_3_n_0 ;
  wire \count_4_reg_110[19]_i_4_n_0 ;
  wire \count_4_reg_110[19]_i_5_n_0 ;
  wire \count_4_reg_110[23]_i_2_n_0 ;
  wire \count_4_reg_110[23]_i_3_n_0 ;
  wire \count_4_reg_110[23]_i_4_n_0 ;
  wire \count_4_reg_110[23]_i_5_n_0 ;
  wire \count_4_reg_110[27]_i_2_n_0 ;
  wire \count_4_reg_110[27]_i_3_n_0 ;
  wire \count_4_reg_110[27]_i_4_n_0 ;
  wire \count_4_reg_110[27]_i_5_n_0 ;
  wire \count_4_reg_110[31]_i_3_n_0 ;
  wire \count_4_reg_110[31]_i_4_n_0 ;
  wire \count_4_reg_110[31]_i_5_n_0 ;
  wire \count_4_reg_110[31]_i_6_n_0 ;
  wire \count_4_reg_110[3]_i_2_n_0 ;
  wire \count_4_reg_110[3]_i_3_n_0 ;
  wire \count_4_reg_110[3]_i_4_n_0 ;
  wire \count_4_reg_110[3]_i_5_n_0 ;
  wire \count_4_reg_110[3]_i_6_n_0 ;
  wire \count_4_reg_110[7]_i_2_n_0 ;
  wire \count_4_reg_110[7]_i_3_n_0 ;
  wire \count_4_reg_110[7]_i_4_n_0 ;
  wire \count_4_reg_110[7]_i_5_n_0 ;
  wire \count_4_reg_110_reg[11]_i_1_n_0 ;
  wire \count_4_reg_110_reg[11]_i_1_n_1 ;
  wire \count_4_reg_110_reg[11]_i_1_n_2 ;
  wire \count_4_reg_110_reg[11]_i_1_n_3 ;
  wire \count_4_reg_110_reg[15]_i_1_n_0 ;
  wire \count_4_reg_110_reg[15]_i_1_n_1 ;
  wire \count_4_reg_110_reg[15]_i_1_n_2 ;
  wire \count_4_reg_110_reg[15]_i_1_n_3 ;
  wire \count_4_reg_110_reg[19]_i_1_n_0 ;
  wire \count_4_reg_110_reg[19]_i_1_n_1 ;
  wire \count_4_reg_110_reg[19]_i_1_n_2 ;
  wire \count_4_reg_110_reg[19]_i_1_n_3 ;
  wire \count_4_reg_110_reg[23]_i_1_n_0 ;
  wire \count_4_reg_110_reg[23]_i_1_n_1 ;
  wire \count_4_reg_110_reg[23]_i_1_n_2 ;
  wire \count_4_reg_110_reg[23]_i_1_n_3 ;
  wire \count_4_reg_110_reg[27]_i_1_n_0 ;
  wire \count_4_reg_110_reg[27]_i_1_n_1 ;
  wire \count_4_reg_110_reg[27]_i_1_n_2 ;
  wire \count_4_reg_110_reg[27]_i_1_n_3 ;
  wire \count_4_reg_110_reg[31]_i_2_n_1 ;
  wire \count_4_reg_110_reg[31]_i_2_n_2 ;
  wire \count_4_reg_110_reg[31]_i_2_n_3 ;
  wire \count_4_reg_110_reg[3]_i_1_n_0 ;
  wire \count_4_reg_110_reg[3]_i_1_n_1 ;
  wire \count_4_reg_110_reg[3]_i_1_n_2 ;
  wire \count_4_reg_110_reg[3]_i_1_n_3 ;
  wire \count_4_reg_110_reg[7]_i_1_n_0 ;
  wire \count_4_reg_110_reg[7]_i_1_n_1 ;
  wire \count_4_reg_110_reg[7]_i_1_n_2 ;
  wire \count_4_reg_110_reg[7]_i_1_n_3 ;
  wire [31:0]count_fu_66;
  wire count_fu_661__0;
  wire [31:0]\count_fu_66_reg[31] ;
  wire count_full_n;
  wire grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg;
  wire grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg;
  wire icmp_ln1073_1_reg_284;
  wire icmp_ln56_reg_280;
  wire matched_load_reg_272;
  wire [3:3]\NLW_count_4_reg_110_reg[31]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFBFBAAFBAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(ap_done_cache),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\B_V_data_1_state_reg[0] ),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF200F200FFFFF200)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I2(\ap_CS_fsm_reg[3]_0 ),
        .I3(\ap_CS_fsm_reg[3] [1]),
        .I4(\ap_CS_fsm_reg[3] [2]),
        .I5(\ap_CS_fsm_reg[3]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1
       (.I0(\B_V_data_1_state_reg[0] ),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1
       (.I0(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(axi_reset_m_n),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\B_V_data_1_state_reg[0] ),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[11]_i_2 
       (.I0(count_fu_66[11]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[11]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[11]_i_3 
       (.I0(count_fu_66[10]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[10]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[11]_i_4 
       (.I0(count_fu_66[9]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[9]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[11]_i_5 
       (.I0(count_fu_66[8]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[8]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[15]_i_2 
       (.I0(count_fu_66[15]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[15]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[15]_i_3 
       (.I0(count_fu_66[14]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[14]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[15]_i_4 
       (.I0(count_fu_66[13]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[13]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[15]_i_5 
       (.I0(count_fu_66[12]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[12]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[19]_i_2 
       (.I0(count_fu_66[19]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[19]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[19]_i_3 
       (.I0(count_fu_66[18]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[18]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[19]_i_4 
       (.I0(count_fu_66[17]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[17]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[19]_i_5 
       (.I0(count_fu_66[16]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[16]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[23]_i_2 
       (.I0(count_fu_66[23]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[23]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[23]_i_3 
       (.I0(count_fu_66[22]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[22]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[23]_i_4 
       (.I0(count_fu_66[21]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[21]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[23]_i_5 
       (.I0(count_fu_66[20]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[20]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[27]_i_2 
       (.I0(count_fu_66[27]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[27]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[27]_i_3 
       (.I0(count_fu_66[26]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[26]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[27]_i_4 
       (.I0(count_fu_66[25]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[25]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[27]_i_5 
       (.I0(count_fu_66[24]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[24]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[31]_i_3 
       (.I0(count_fu_66[31]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[31]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[31]_i_4 
       (.I0(count_fu_66[30]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[30]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[31]_i_5 
       (.I0(count_fu_66[29]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[29]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[31]_i_6 
       (.I0(count_fu_66[28]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[28]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \count_4_reg_110[31]_i_7 
       (.I0(ap_loop_init_int),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[3]_i_2 
       (.I0(count_fu_66[0]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[0]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[3]_i_3 
       (.I0(count_fu_66[3]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[3]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[3]_i_4 
       (.I0(count_fu_66[2]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[2]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[3]_i_5 
       (.I0(count_fu_66[1]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[1]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFBFF04550400)) 
    \count_4_reg_110[3]_i_6 
       (.I0(ap_loop_init),
        .I1(Q[0]),
        .I2(icmp_ln56_reg_280),
        .I3(count_fu_661__0),
        .I4(count_fu_66[0]),
        .I5(ap_sig_allocacmp_in_len_V_load_12),
        .O(\count_4_reg_110[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[7]_i_2 
       (.I0(count_fu_66[7]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[7]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[7]_i_3 
       (.I0(count_fu_66[6]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[6]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[7]_i_4 
       (.I0(count_fu_66[5]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[5]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000002AEA2A2A)) 
    \count_4_reg_110[7]_i_5 
       (.I0(count_fu_66[4]),
        .I1(icmp_ln1073_1_reg_284),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(Q[4]),
        .I5(ap_loop_init),
        .O(\count_4_reg_110[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_110_reg[11]_i_1 
       (.CI(\count_4_reg_110_reg[7]_i_1_n_0 ),
        .CO({\count_4_reg_110_reg[11]_i_1_n_0 ,\count_4_reg_110_reg[11]_i_1_n_1 ,\count_4_reg_110_reg[11]_i_1_n_2 ,\count_4_reg_110_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_fu_66_reg[31] [11:8]),
        .S({\count_4_reg_110[11]_i_2_n_0 ,\count_4_reg_110[11]_i_3_n_0 ,\count_4_reg_110[11]_i_4_n_0 ,\count_4_reg_110[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_110_reg[15]_i_1 
       (.CI(\count_4_reg_110_reg[11]_i_1_n_0 ),
        .CO({\count_4_reg_110_reg[15]_i_1_n_0 ,\count_4_reg_110_reg[15]_i_1_n_1 ,\count_4_reg_110_reg[15]_i_1_n_2 ,\count_4_reg_110_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_fu_66_reg[31] [15:12]),
        .S({\count_4_reg_110[15]_i_2_n_0 ,\count_4_reg_110[15]_i_3_n_0 ,\count_4_reg_110[15]_i_4_n_0 ,\count_4_reg_110[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_110_reg[19]_i_1 
       (.CI(\count_4_reg_110_reg[15]_i_1_n_0 ),
        .CO({\count_4_reg_110_reg[19]_i_1_n_0 ,\count_4_reg_110_reg[19]_i_1_n_1 ,\count_4_reg_110_reg[19]_i_1_n_2 ,\count_4_reg_110_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_fu_66_reg[31] [19:16]),
        .S({\count_4_reg_110[19]_i_2_n_0 ,\count_4_reg_110[19]_i_3_n_0 ,\count_4_reg_110[19]_i_4_n_0 ,\count_4_reg_110[19]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_110_reg[23]_i_1 
       (.CI(\count_4_reg_110_reg[19]_i_1_n_0 ),
        .CO({\count_4_reg_110_reg[23]_i_1_n_0 ,\count_4_reg_110_reg[23]_i_1_n_1 ,\count_4_reg_110_reg[23]_i_1_n_2 ,\count_4_reg_110_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_fu_66_reg[31] [23:20]),
        .S({\count_4_reg_110[23]_i_2_n_0 ,\count_4_reg_110[23]_i_3_n_0 ,\count_4_reg_110[23]_i_4_n_0 ,\count_4_reg_110[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_110_reg[27]_i_1 
       (.CI(\count_4_reg_110_reg[23]_i_1_n_0 ),
        .CO({\count_4_reg_110_reg[27]_i_1_n_0 ,\count_4_reg_110_reg[27]_i_1_n_1 ,\count_4_reg_110_reg[27]_i_1_n_2 ,\count_4_reg_110_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_fu_66_reg[31] [27:24]),
        .S({\count_4_reg_110[27]_i_2_n_0 ,\count_4_reg_110[27]_i_3_n_0 ,\count_4_reg_110[27]_i_4_n_0 ,\count_4_reg_110[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_110_reg[31]_i_2 
       (.CI(\count_4_reg_110_reg[27]_i_1_n_0 ),
        .CO({\NLW_count_4_reg_110_reg[31]_i_2_CO_UNCONNECTED [3],\count_4_reg_110_reg[31]_i_2_n_1 ,\count_4_reg_110_reg[31]_i_2_n_2 ,\count_4_reg_110_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_fu_66_reg[31] [31:28]),
        .S({\count_4_reg_110[31]_i_3_n_0 ,\count_4_reg_110[31]_i_4_n_0 ,\count_4_reg_110[31]_i_5_n_0 ,\count_4_reg_110[31]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_110_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_4_reg_110_reg[3]_i_1_n_0 ,\count_4_reg_110_reg[3]_i_1_n_1 ,\count_4_reg_110_reg[3]_i_1_n_2 ,\count_4_reg_110_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count_4_reg_110[3]_i_2_n_0 }),
        .O(\count_fu_66_reg[31] [3:0]),
        .S({\count_4_reg_110[3]_i_3_n_0 ,\count_4_reg_110[3]_i_4_n_0 ,\count_4_reg_110[3]_i_5_n_0 ,\count_4_reg_110[3]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \count_4_reg_110_reg[7]_i_1 
       (.CI(\count_4_reg_110_reg[3]_i_1_n_0 ),
        .CO({\count_4_reg_110_reg[7]_i_1_n_0 ,\count_4_reg_110_reg[7]_i_1_n_1 ,\count_4_reg_110_reg[7]_i_1_n_2 ,\count_4_reg_110_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\count_fu_66_reg[31] [7:4]),
        .S({\count_4_reg_110[7]_i_2_n_0 ,\count_4_reg_110[7]_i_3_n_0 ,\count_4_reg_110[7]_i_4_n_0 ,\count_4_reg_110[7]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \count_fu_66[31]_i_1 
       (.I0(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\B_V_data_1_state_reg[0] ),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'hBA)) 
    \matched_load_reg_272[0]_i_2 
       (.I0(ap_block_pp0_stage0_11001111_out),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .O(\B_V_data_1_state_reg[0] ));
  LUT6 #(
    .INIT(64'h00A800A8AAAA00A8)) 
    \matched_load_reg_272[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(matched_load_reg_272),
        .I2(and_ln47_1_reg_276),
        .I3(buf_full_n),
        .I4(icmp_ln56_reg_280),
        .I5(count_full_n),
        .O(ap_block_pp0_stage0_11001111_out));
endmodule

(* ORIG_REF_NAME = "ladmatr_getinstream" *) 
module design_1_ps_axil_0_0_ladmatr_getinstream
   (din,
    \B_V_data_1_state_reg[1] ,
    \B_V_data_1_state_reg[0] ,
    Q,
    \ap_CS_fsm_reg[3]_0 ,
    ap_sync_ready,
    E,
    full_n_reg,
    WEBWE,
    shiftReg_ce,
    \ap_CS_fsm_reg[2]_0 ,
    getinstream_U0_ap_ready,
    \ap_CS_fsm_reg[0]_0 ,
    out,
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o,
    axi_clk_m,
    SS,
    DI,
    S,
    icmp_ln1073_fu_168_p2_carry__1,
    icmp_ln1073_fu_168_p2_carry__1_0,
    icmp_ln1073_fu_168_p2_carry__2,
    icmp_ln1073_fu_168_p2_carry__2_0,
    \in_len_V_reg[0]_0 ,
    \in_len_V_reg[0]_1 ,
    icmp_ln1073_1_fu_237_p2_carry__0,
    icmp_ln1073_1_fu_237_p2_carry__0_0,
    icmp_ln1073_1_fu_237_p2_carry__1,
    icmp_ln1073_1_fu_237_p2_carry__1_0,
    \icmp_ln1073_1_reg_284_reg[0] ,
    \icmp_ln1073_1_reg_284_reg[0]_0 ,
    \icmp_ln1073_1_reg_284_reg[0]_1 ,
    \icmp_ln1073_1_reg_284_reg[0]_2 ,
    as_ad_tvalid,
    int_ap_ready_reg,
    int_ap_ready_reg_0,
    int_ap_ready_reg_1,
    \mOutPtr_reg[7] ,
    buf_full_n,
    count_full_n,
    axi_reset_m_n,
    D,
    getinstream_U0_sts_clear,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[0]_2 ,
    s2m_len_c_full_n,
    as_ad_tlast,
    \empty_reg_167_reg[23]_0 ,
    \B_V_data_1_payload_A_reg[31] );
  output [32:0]din;
  output \B_V_data_1_state_reg[1] ;
  output \B_V_data_1_state_reg[0] ;
  output [31:0]Q;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output ap_sync_ready;
  output [0:0]E;
  output full_n_reg;
  output [0:0]WEBWE;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[2]_0 ;
  output getinstream_U0_ap_ready;
  output \ap_CS_fsm_reg[0]_0 ;
  output [31:0]out;
  output [31:0]grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o;
  input axi_clk_m;
  input [0:0]SS;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]icmp_ln1073_fu_168_p2_carry__1;
  input [3:0]icmp_ln1073_fu_168_p2_carry__1_0;
  input [3:0]icmp_ln1073_fu_168_p2_carry__2;
  input [3:0]icmp_ln1073_fu_168_p2_carry__2_0;
  input [3:0]\in_len_V_reg[0]_0 ;
  input [3:0]\in_len_V_reg[0]_1 ;
  input [3:0]icmp_ln1073_1_fu_237_p2_carry__0;
  input [3:0]icmp_ln1073_1_fu_237_p2_carry__0_0;
  input [3:0]icmp_ln1073_1_fu_237_p2_carry__1;
  input [3:0]icmp_ln1073_1_fu_237_p2_carry__1_0;
  input [3:0]\icmp_ln1073_1_reg_284_reg[0] ;
  input [3:0]\icmp_ln1073_1_reg_284_reg[0]_0 ;
  input [3:0]\icmp_ln1073_1_reg_284_reg[0]_1 ;
  input [3:0]\icmp_ln1073_1_reg_284_reg[0]_2 ;
  input as_ad_tvalid;
  input int_ap_ready_reg;
  input int_ap_ready_reg_0;
  input int_ap_ready_reg_1;
  input \mOutPtr_reg[7] ;
  input buf_full_n;
  input count_full_n;
  input axi_reset_m_n;
  input [0:0]D;
  input getinstream_U0_sts_clear;
  input \ap_CS_fsm_reg[0]_1 ;
  input \ap_CS_fsm_reg[0]_2 ;
  input s2m_len_c_full_n;
  input as_ad_tlast;
  input [23:0]\empty_reg_167_reg[23]_0 ;
  input [31:0]\B_V_data_1_payload_A_reg[31] ;

  wire [31:0]\B_V_data_1_payload_A_reg[31] ;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire and_ln47_1_fu_186_p2;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_2 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_sig_allocacmp_in_len_V_load_12;
  wire ap_sync_ready;
  wire as_ad_tlast;
  wire as_ad_tvalid;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire buf_full_n;
  wire count_full_n;
  wire [32:0]din;
  wire [23:0]empty_reg_167;
  wire [23:0]\empty_reg_167_reg[23]_0 ;
  wire full_n_reg;
  wire getinstream_U0_ap_ready;
  wire getinstream_U0_sts_clear;
  wire grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg;
  wire [31:0]grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o;
  wire grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_68;
  wire grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_77;
  wire icmp_ln1065_fu_174_p2;
  wire [3:0]icmp_ln1073_1_fu_237_p2_carry__0;
  wire [3:0]icmp_ln1073_1_fu_237_p2_carry__0_0;
  wire [3:0]icmp_ln1073_1_fu_237_p2_carry__1;
  wire [3:0]icmp_ln1073_1_fu_237_p2_carry__1_0;
  wire [3:0]\icmp_ln1073_1_reg_284_reg[0] ;
  wire [3:0]\icmp_ln1073_1_reg_284_reg[0]_0 ;
  wire [3:0]\icmp_ln1073_1_reg_284_reg[0]_1 ;
  wire [3:0]\icmp_ln1073_1_reg_284_reg[0]_2 ;
  wire icmp_ln1073_fu_168_p2;
  wire [3:0]icmp_ln1073_fu_168_p2_carry__1;
  wire [3:0]icmp_ln1073_fu_168_p2_carry__1_0;
  wire [3:0]icmp_ln1073_fu_168_p2_carry__2;
  wire [3:0]icmp_ln1073_fu_168_p2_carry__2_0;
  wire inStreamTop_TLAST_int_regslice;
  wire inStreamTop_TREADY_int_regslice;
  wire in_len_V0;
  wire in_len_V00_out;
  wire [3:0]\in_len_V_reg[0]_0 ;
  wire [3:0]\in_len_V_reg[0]_1 ;
  wire int_ap_ready_reg;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire \mOutPtr_reg[7] ;
  wire matched;
  wire [31:0]out;
  wire regslice_both_inStreamTop_V_data_V_U_n_10;
  wire regslice_both_inStreamTop_V_data_V_U_n_11;
  wire regslice_both_inStreamTop_V_data_V_U_n_12;
  wire regslice_both_inStreamTop_V_data_V_U_n_13;
  wire regslice_both_inStreamTop_V_data_V_U_n_14;
  wire regslice_both_inStreamTop_V_data_V_U_n_15;
  wire regslice_both_inStreamTop_V_data_V_U_n_16;
  wire regslice_both_inStreamTop_V_data_V_U_n_17;
  wire regslice_both_inStreamTop_V_data_V_U_n_18;
  wire regslice_both_inStreamTop_V_data_V_U_n_19;
  wire regslice_both_inStreamTop_V_data_V_U_n_20;
  wire regslice_both_inStreamTop_V_data_V_U_n_21;
  wire regslice_both_inStreamTop_V_data_V_U_n_22;
  wire regslice_both_inStreamTop_V_data_V_U_n_23;
  wire regslice_both_inStreamTop_V_data_V_U_n_24;
  wire regslice_both_inStreamTop_V_data_V_U_n_25;
  wire regslice_both_inStreamTop_V_data_V_U_n_26;
  wire regslice_both_inStreamTop_V_data_V_U_n_27;
  wire regslice_both_inStreamTop_V_data_V_U_n_28;
  wire regslice_both_inStreamTop_V_data_V_U_n_29;
  wire regslice_both_inStreamTop_V_data_V_U_n_3;
  wire regslice_both_inStreamTop_V_data_V_U_n_30;
  wire regslice_both_inStreamTop_V_data_V_U_n_31;
  wire regslice_both_inStreamTop_V_data_V_U_n_32;
  wire regslice_both_inStreamTop_V_data_V_U_n_33;
  wire regslice_both_inStreamTop_V_data_V_U_n_34;
  wire regslice_both_inStreamTop_V_data_V_U_n_35;
  wire regslice_both_inStreamTop_V_data_V_U_n_36;
  wire regslice_both_inStreamTop_V_data_V_U_n_37;
  wire regslice_both_inStreamTop_V_data_V_U_n_38;
  wire regslice_both_inStreamTop_V_data_V_U_n_39;
  wire regslice_both_inStreamTop_V_data_V_U_n_40;
  wire regslice_both_inStreamTop_V_data_V_U_n_41;
  wire regslice_both_inStreamTop_V_data_V_U_n_42;
  wire regslice_both_inStreamTop_V_data_V_U_n_43;
  wire regslice_both_inStreamTop_V_data_V_U_n_44;
  wire regslice_both_inStreamTop_V_data_V_U_n_45;
  wire regslice_both_inStreamTop_V_data_V_U_n_46;
  wire regslice_both_inStreamTop_V_data_V_U_n_47;
  wire regslice_both_inStreamTop_V_data_V_U_n_48;
  wire regslice_both_inStreamTop_V_data_V_U_n_49;
  wire regslice_both_inStreamTop_V_data_V_U_n_50;
  wire regslice_both_inStreamTop_V_data_V_U_n_51;
  wire regslice_both_inStreamTop_V_data_V_U_n_52;
  wire regslice_both_inStreamTop_V_data_V_U_n_53;
  wire regslice_both_inStreamTop_V_data_V_U_n_54;
  wire regslice_both_inStreamTop_V_data_V_U_n_55;
  wire regslice_both_inStreamTop_V_data_V_U_n_56;
  wire regslice_both_inStreamTop_V_data_V_U_n_57;
  wire regslice_both_inStreamTop_V_data_V_U_n_58;
  wire regslice_both_inStreamTop_V_data_V_U_n_59;
  wire regslice_both_inStreamTop_V_data_V_U_n_60;
  wire regslice_both_inStreamTop_V_data_V_U_n_61;
  wire regslice_both_inStreamTop_V_data_V_U_n_62;
  wire regslice_both_inStreamTop_V_data_V_U_n_63;
  wire regslice_both_inStreamTop_V_data_V_U_n_64;
  wire regslice_both_inStreamTop_V_data_V_U_n_65;
  wire regslice_both_inStreamTop_V_data_V_U_n_66;
  wire regslice_both_inStreamTop_V_data_V_U_n_67;
  wire regslice_both_inStreamTop_V_data_V_U_n_68;
  wire regslice_both_inStreamTop_V_data_V_U_n_69;
  wire regslice_both_inStreamTop_V_data_V_U_n_70;
  wire regslice_both_inStreamTop_V_data_V_U_n_71;
  wire regslice_both_inStreamTop_V_data_V_U_n_72;
  wire regslice_both_inStreamTop_V_data_V_U_n_73;
  wire regslice_both_inStreamTop_V_data_V_U_n_74;
  wire regslice_both_inStreamTop_V_data_V_U_n_75;
  wire regslice_both_inStreamTop_V_data_V_U_n_76;
  wire regslice_both_inStreamTop_V_data_V_U_n_77;
  wire regslice_both_inStreamTop_V_data_V_U_n_78;
  wire regslice_both_inStreamTop_V_data_V_U_n_79;
  wire regslice_both_inStreamTop_V_data_V_U_n_80;
  wire regslice_both_inStreamTop_V_data_V_U_n_81;
  wire regslice_both_inStreamTop_V_data_V_U_n_82;
  wire s2m_len_c_full_n;
  wire shiftReg_ce;

  LUT5 #(
    .INIT(32'h08000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(\ap_CS_fsm_reg[0]_1 ),
        .I2(int_ap_ready_reg),
        .I3(\ap_CS_fsm_reg[0]_2 ),
        .I4(s2m_len_c_full_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[3]_0 [0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[3]_0 [1]),
        .R(SS));
  FDRE \empty_reg_167_reg[0] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [0]),
        .Q(empty_reg_167[0]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[10] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [10]),
        .Q(empty_reg_167[10]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[11] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [11]),
        .Q(empty_reg_167[11]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[12] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [12]),
        .Q(empty_reg_167[12]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[13] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [13]),
        .Q(empty_reg_167[13]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[14] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [14]),
        .Q(empty_reg_167[14]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[15] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [15]),
        .Q(empty_reg_167[15]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[16] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [16]),
        .Q(empty_reg_167[16]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[17] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [17]),
        .Q(empty_reg_167[17]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[18] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [18]),
        .Q(empty_reg_167[18]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[19] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [19]),
        .Q(empty_reg_167[19]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[1] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [1]),
        .Q(empty_reg_167[1]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[20] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [20]),
        .Q(empty_reg_167[20]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[21] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [21]),
        .Q(empty_reg_167[21]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[22] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [22]),
        .Q(empty_reg_167[22]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[23] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [23]),
        .Q(empty_reg_167[23]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[2] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [2]),
        .Q(empty_reg_167[2]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[3] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [3]),
        .Q(empty_reg_167[3]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[4] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [4]),
        .Q(empty_reg_167[4]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[5] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [5]),
        .Q(empty_reg_167[5]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[6] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [6]),
        .Q(empty_reg_167[6]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[7] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [7]),
        .Q(empty_reg_167[7]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[8] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [8]),
        .Q(empty_reg_167[8]),
        .R(1'b0));
  FDRE \empty_reg_167_reg[9] 
       (.C(axi_clk_m),
        .CE(\ap_CS_fsm_reg[3]_0 [0]),
        .D(\empty_reg_167_reg[23]_0 [9]),
        .Q(empty_reg_167[9]),
        .R(1'b0));
  design_1_ps_axil_0_0_ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1 grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118
       (.CO(icmp_ln1073_fu_168_p2),
        .D(ap_NS_fsm[3:2]),
        .DI(DI),
        .E(E),
        .Q(Q),
        .S(S),
        .SS(SS),
        .WEBWE(WEBWE),
        .and_ln47_1_fu_186_p2(and_ln47_1_fu_186_p2),
        .\ap_CS_fsm_reg[1] (grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_77),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] ({\ap_CS_fsm_reg[3]_0 [1],ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .\ap_CS_fsm_reg[3]_0 (\B_V_data_1_state_reg[0] ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_sig_allocacmp_in_len_V_load_12(ap_sig_allocacmp_in_len_V_load_12),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .buf_full_n(buf_full_n),
        .count_full_n(count_full_n),
        .din(din),
        .\empty_reg_167_reg[21] (icmp_ln1065_fu_174_p2),
        .full_n_reg(full_n_reg),
        .grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_68),
        .icmp_ln1065_fu_174_p2_carry__0_0({regslice_both_inStreamTop_V_data_V_U_n_10,regslice_both_inStreamTop_V_data_V_U_n_11,regslice_both_inStreamTop_V_data_V_U_n_12,regslice_both_inStreamTop_V_data_V_U_n_13}),
        .icmp_ln1073_1_fu_237_p2_carry__0_0(icmp_ln1073_1_fu_237_p2_carry__0),
        .icmp_ln1073_1_fu_237_p2_carry__0_1(icmp_ln1073_1_fu_237_p2_carry__0_0),
        .icmp_ln1073_1_fu_237_p2_carry__1_0(icmp_ln1073_1_fu_237_p2_carry__1),
        .icmp_ln1073_1_fu_237_p2_carry__1_1(icmp_ln1073_1_fu_237_p2_carry__1_0),
        .\icmp_ln1073_1_reg_284_reg[0]_0 (\icmp_ln1073_1_reg_284_reg[0] ),
        .\icmp_ln1073_1_reg_284_reg[0]_1 (\icmp_ln1073_1_reg_284_reg[0]_0 ),
        .\icmp_ln1073_1_reg_284_reg[0]_2 (\icmp_ln1073_1_reg_284_reg[0]_1 ),
        .\icmp_ln1073_1_reg_284_reg[0]_3 (\icmp_ln1073_1_reg_284_reg[0]_2 ),
        .icmp_ln1073_fu_168_p2_carry__1_0(icmp_ln1073_fu_168_p2_carry__1),
        .icmp_ln1073_fu_168_p2_carry__1_1(icmp_ln1073_fu_168_p2_carry__1_0),
        .icmp_ln1073_fu_168_p2_carry__2_0(icmp_ln1073_fu_168_p2_carry__2),
        .icmp_ln1073_fu_168_p2_carry__2_1(icmp_ln1073_fu_168_p2_carry__2_0),
        .inStreamTop_TLAST_int_regslice(inStreamTop_TLAST_int_regslice),
        .in_len_V00_out(in_len_V00_out),
        .\in_len_V_reg[0] (\in_len_V_reg[0]_0 ),
        .\in_len_V_reg[0]_0 (\in_len_V_reg[0]_1 ),
        .\in_len_V_reg[0]_1 ({regslice_both_inStreamTop_V_data_V_U_n_46,regslice_both_inStreamTop_V_data_V_U_n_47,regslice_both_inStreamTop_V_data_V_U_n_48,regslice_both_inStreamTop_V_data_V_U_n_49}),
        .\mOutPtr[3]_i_4 (regslice_both_inStreamTop_V_data_V_U_n_50),
        .\mOutPtr_reg[7] (\mOutPtr_reg[7] ),
        .matched(matched),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_data_V_reg_262_reg[31]_0 ({regslice_both_inStreamTop_V_data_V_U_n_14,regslice_both_inStreamTop_V_data_V_U_n_15,regslice_both_inStreamTop_V_data_V_U_n_16,regslice_both_inStreamTop_V_data_V_U_n_17,regslice_both_inStreamTop_V_data_V_U_n_18,regslice_both_inStreamTop_V_data_V_U_n_19,regslice_both_inStreamTop_V_data_V_U_n_20,regslice_both_inStreamTop_V_data_V_U_n_21,regslice_both_inStreamTop_V_data_V_U_n_22,regslice_both_inStreamTop_V_data_V_U_n_23,regslice_both_inStreamTop_V_data_V_U_n_24,regslice_both_inStreamTop_V_data_V_U_n_25,regslice_both_inStreamTop_V_data_V_U_n_26,regslice_both_inStreamTop_V_data_V_U_n_27,regslice_both_inStreamTop_V_data_V_U_n_28,regslice_both_inStreamTop_V_data_V_U_n_29,regslice_both_inStreamTop_V_data_V_U_n_30,regslice_both_inStreamTop_V_data_V_U_n_31,regslice_both_inStreamTop_V_data_V_U_n_32,regslice_both_inStreamTop_V_data_V_U_n_33,regslice_both_inStreamTop_V_data_V_U_n_34,regslice_both_inStreamTop_V_data_V_U_n_35,regslice_both_inStreamTop_V_data_V_U_n_36,regslice_both_inStreamTop_V_data_V_U_n_37,regslice_both_inStreamTop_V_data_V_U_n_38,regslice_both_inStreamTop_V_data_V_U_n_39,regslice_both_inStreamTop_V_data_V_U_n_40,regslice_both_inStreamTop_V_data_V_U_n_41,regslice_both_inStreamTop_V_data_V_U_n_42,regslice_both_inStreamTop_V_data_V_U_n_43,regslice_both_inStreamTop_V_data_V_U_n_44,regslice_both_inStreamTop_V_data_V_U_n_45}));
  FDRE #(
    .INIT(1'b0)) 
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_77),
        .Q(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[0] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_54),
        .Q(out[0]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[10] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_60),
        .Q(out[10]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[11] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_59),
        .Q(out[11]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[12] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_66),
        .Q(out[12]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[13] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_65),
        .Q(out[13]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[14] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_64),
        .Q(out[14]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[15] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_63),
        .Q(out[15]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[16] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_70),
        .Q(out[16]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[17] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_69),
        .Q(out[17]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[18] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_68),
        .Q(out[18]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[19] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_67),
        .Q(out[19]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[1] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_53),
        .Q(out[1]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[20] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_74),
        .Q(out[20]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[21] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_73),
        .Q(out[21]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[22] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_72),
        .Q(out[22]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[23] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_71),
        .Q(out[23]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[24] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_78),
        .Q(out[24]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[25] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_77),
        .Q(out[25]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[26] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_76),
        .Q(out[26]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[27] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_75),
        .Q(out[27]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[28] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_82),
        .Q(out[28]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[29] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_81),
        .Q(out[29]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[2] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_52),
        .Q(out[2]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[30] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_80),
        .Q(out[30]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[31] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_79),
        .Q(out[31]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[3] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_51),
        .Q(out[3]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[4] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_58),
        .Q(out[4]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[5] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_57),
        .Q(out[5]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[6] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_56),
        .Q(out[6]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[7] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_55),
        .Q(out[7]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[8] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_62),
        .Q(out[8]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \in_len_V_reg[9] 
       (.C(axi_clk_m),
        .CE(in_len_V00_out),
        .D(regslice_both_inStreamTop_V_data_V_U_n_61),
        .Q(out[9]),
        .R(in_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \matched_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(regslice_both_inStreamTop_V_data_V_U_n_3),
        .Q(matched),
        .R(1'b0));
  design_1_ps_axil_0_0_ladmatr_regslice_both regslice_both_inStreamTop_V_data_V_U
       (.\B_V_data_1_payload_A_reg[31]_0 (\B_V_data_1_payload_A_reg[31] ),
        .\B_V_data_1_payload_B_reg[31]_0 ({regslice_both_inStreamTop_V_data_V_U_n_14,regslice_both_inStreamTop_V_data_V_U_n_15,regslice_both_inStreamTop_V_data_V_U_n_16,regslice_both_inStreamTop_V_data_V_U_n_17,regslice_both_inStreamTop_V_data_V_U_n_18,regslice_both_inStreamTop_V_data_V_U_n_19,regslice_both_inStreamTop_V_data_V_U_n_20,regslice_both_inStreamTop_V_data_V_U_n_21,regslice_both_inStreamTop_V_data_V_U_n_22,regslice_both_inStreamTop_V_data_V_U_n_23,regslice_both_inStreamTop_V_data_V_U_n_24,regslice_both_inStreamTop_V_data_V_U_n_25,regslice_both_inStreamTop_V_data_V_U_n_26,regslice_both_inStreamTop_V_data_V_U_n_27,regslice_both_inStreamTop_V_data_V_U_n_28,regslice_both_inStreamTop_V_data_V_U_n_29,regslice_both_inStreamTop_V_data_V_U_n_30,regslice_both_inStreamTop_V_data_V_U_n_31,regslice_both_inStreamTop_V_data_V_U_n_32,regslice_both_inStreamTop_V_data_V_U_n_33,regslice_both_inStreamTop_V_data_V_U_n_34,regslice_both_inStreamTop_V_data_V_U_n_35,regslice_both_inStreamTop_V_data_V_U_n_36,regslice_both_inStreamTop_V_data_V_U_n_37,regslice_both_inStreamTop_V_data_V_U_n_38,regslice_both_inStreamTop_V_data_V_U_n_39,regslice_both_inStreamTop_V_data_V_U_n_40,regslice_both_inStreamTop_V_data_V_U_n_41,regslice_both_inStreamTop_V_data_V_U_n_42,regslice_both_inStreamTop_V_data_V_U_n_43,regslice_both_inStreamTop_V_data_V_U_n_44,regslice_both_inStreamTop_V_data_V_U_n_45}),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .\B_V_data_1_state_reg[1]_1 (grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_68),
        .CO(icmp_ln1073_fu_168_p2),
        .D(ap_NS_fsm[0]),
        .DI(out[0]),
        .O({regslice_both_inStreamTop_V_data_V_U_n_51,regslice_both_inStreamTop_V_data_V_U_n_52,regslice_both_inStreamTop_V_data_V_U_n_53,regslice_both_inStreamTop_V_data_V_U_n_54}),
        .Q({\ap_CS_fsm_reg[3]_0 [1],ap_CS_fsm_state3,\ap_CS_fsm_reg[3]_0 [0]}),
        .SS(SS),
        .and_ln47_1_fu_186_p2(and_ln47_1_fu_186_p2),
        .\and_ln47_1_reg_276_reg[0] (icmp_ln1065_fu_174_p2),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_sig_allocacmp_in_len_V_load_12(ap_sig_allocacmp_in_len_V_load_12),
        .ap_sync_ready(ap_sync_ready),
        .as_ad_tvalid(as_ad_tvalid),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .\empty_reg_167_reg[21] ({regslice_both_inStreamTop_V_data_V_U_n_46,regslice_both_inStreamTop_V_data_V_U_n_47,regslice_both_inStreamTop_V_data_V_U_n_48,regslice_both_inStreamTop_V_data_V_U_n_49}),
        .\empty_reg_167_reg[9] ({regslice_both_inStreamTop_V_data_V_U_n_10,regslice_both_inStreamTop_V_data_V_U_n_11,regslice_both_inStreamTop_V_data_V_U_n_12,regslice_both_inStreamTop_V_data_V_U_n_13}),
        .getinstream_U0_ap_ready(getinstream_U0_ap_ready),
        .getinstream_U0_sts_clear(getinstream_U0_sts_clear),
        .grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg(regslice_both_inStreamTop_V_data_V_U_n_50),
        .grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o),
        .icmp_ln1065_fu_174_p2_carry__0(empty_reg_167),
        .inStreamTop_TREADY_int_regslice(inStreamTop_TREADY_int_regslice),
        .in_len_V0(in_len_V0),
        .\in_len_V_reg[11] ({regslice_both_inStreamTop_V_data_V_U_n_59,regslice_both_inStreamTop_V_data_V_U_n_60,regslice_both_inStreamTop_V_data_V_U_n_61,regslice_both_inStreamTop_V_data_V_U_n_62}),
        .\in_len_V_reg[15] ({regslice_both_inStreamTop_V_data_V_U_n_63,regslice_both_inStreamTop_V_data_V_U_n_64,regslice_both_inStreamTop_V_data_V_U_n_65,regslice_both_inStreamTop_V_data_V_U_n_66}),
        .\in_len_V_reg[19] ({regslice_both_inStreamTop_V_data_V_U_n_67,regslice_both_inStreamTop_V_data_V_U_n_68,regslice_both_inStreamTop_V_data_V_U_n_69,regslice_both_inStreamTop_V_data_V_U_n_70}),
        .\in_len_V_reg[23] ({regslice_both_inStreamTop_V_data_V_U_n_71,regslice_both_inStreamTop_V_data_V_U_n_72,regslice_both_inStreamTop_V_data_V_U_n_73,regslice_both_inStreamTop_V_data_V_U_n_74}),
        .\in_len_V_reg[27] ({regslice_both_inStreamTop_V_data_V_U_n_75,regslice_both_inStreamTop_V_data_V_U_n_76,regslice_both_inStreamTop_V_data_V_U_n_77,regslice_both_inStreamTop_V_data_V_U_n_78}),
        .\in_len_V_reg[31] ({regslice_both_inStreamTop_V_data_V_U_n_79,regslice_both_inStreamTop_V_data_V_U_n_80,regslice_both_inStreamTop_V_data_V_U_n_81,regslice_both_inStreamTop_V_data_V_U_n_82}),
        .\in_len_V_reg[7] ({regslice_both_inStreamTop_V_data_V_U_n_55,regslice_both_inStreamTop_V_data_V_U_n_56,regslice_both_inStreamTop_V_data_V_U_n_57,regslice_both_inStreamTop_V_data_V_U_n_58}),
        .int_ap_ready_reg(int_ap_ready_reg),
        .int_ap_ready_reg_0(int_ap_ready_reg_0),
        .int_ap_ready_reg_1(int_ap_ready_reg_1),
        .matched(matched),
        .\matched_reg[0] (regslice_both_inStreamTop_V_data_V_U_n_3),
        .out(out[31:1]));
  design_1_ps_axil_0_0_ladmatr_regslice_both__parameterized2 regslice_both_inStreamTop_V_last_V_U
       (.B_V_data_1_sel_rd_reg_0(\B_V_data_1_state_reg[0] ),
        .B_V_data_1_sel_rd_reg_1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_n_68),
        .Q({\ap_CS_fsm_reg[3]_0 [1],ap_CS_fsm_state3}),
        .SS(SS),
        .as_ad_tlast(as_ad_tlast),
        .as_ad_tvalid(as_ad_tvalid),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .inStreamTop_TLAST_int_regslice(inStreamTop_TLAST_int_regslice),
        .inStreamTop_TREADY_int_regslice(inStreamTop_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1" *) 
module design_1_ps_axil_0_0_ladmatr_getinstream_Pipeline_VITIS_LOOP_44_1
   (din,
    CO,
    \empty_reg_167_reg[21] ,
    Q,
    ap_block_pp0_stage0_11001__0,
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg,
    E,
    full_n_reg,
    WEBWE,
    shiftReg_ce,
    \ap_CS_fsm_reg[2] ,
    in_len_V00_out,
    D,
    \ap_CS_fsm_reg[1] ,
    matched,
    axi_clk_m,
    and_ln47_1_fu_186_p2,
    inStreamTop_TLAST_int_regslice,
    DI,
    S,
    icmp_ln1073_fu_168_p2_carry__1_0,
    icmp_ln1073_fu_168_p2_carry__1_1,
    icmp_ln1073_fu_168_p2_carry__2_0,
    icmp_ln1073_fu_168_p2_carry__2_1,
    \in_len_V_reg[0] ,
    \in_len_V_reg[0]_0 ,
    icmp_ln1065_fu_174_p2_carry__0_0,
    \in_len_V_reg[0]_1 ,
    icmp_ln1073_1_fu_237_p2_carry__0_0,
    icmp_ln1073_1_fu_237_p2_carry__0_1,
    icmp_ln1073_1_fu_237_p2_carry__1_0,
    icmp_ln1073_1_fu_237_p2_carry__1_1,
    \icmp_ln1073_1_reg_284_reg[0]_0 ,
    \icmp_ln1073_1_reg_284_reg[0]_1 ,
    \icmp_ln1073_1_reg_284_reg[0]_2 ,
    \icmp_ln1073_1_reg_284_reg[0]_3 ,
    SS,
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
    \mOutPtr_reg[7] ,
    \ap_CS_fsm_reg[3] ,
    buf_full_n,
    count_full_n,
    \mOutPtr[3]_i_4 ,
    axi_reset_m_n,
    \ap_CS_fsm_reg[3]_0 ,
    ap_sig_allocacmp_in_len_V_load_12,
    \tmp_data_V_reg_262_reg[31]_0 );
  output [32:0]din;
  output [0:0]CO;
  output [0:0]\empty_reg_167_reg[21] ;
  output [31:0]Q;
  output ap_block_pp0_stage0_11001__0;
  output grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg;
  output [0:0]E;
  output full_n_reg;
  output [0:0]WEBWE;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[2] ;
  output in_len_V00_out;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  input matched;
  input axi_clk_m;
  input and_ln47_1_fu_186_p2;
  input inStreamTop_TLAST_int_regslice;
  input [3:0]DI;
  input [3:0]S;
  input [3:0]icmp_ln1073_fu_168_p2_carry__1_0;
  input [3:0]icmp_ln1073_fu_168_p2_carry__1_1;
  input [3:0]icmp_ln1073_fu_168_p2_carry__2_0;
  input [3:0]icmp_ln1073_fu_168_p2_carry__2_1;
  input [3:0]\in_len_V_reg[0] ;
  input [3:0]\in_len_V_reg[0]_0 ;
  input [3:0]icmp_ln1065_fu_174_p2_carry__0_0;
  input [3:0]\in_len_V_reg[0]_1 ;
  input [3:0]icmp_ln1073_1_fu_237_p2_carry__0_0;
  input [3:0]icmp_ln1073_1_fu_237_p2_carry__0_1;
  input [3:0]icmp_ln1073_1_fu_237_p2_carry__1_0;
  input [3:0]icmp_ln1073_1_fu_237_p2_carry__1_1;
  input [3:0]\icmp_ln1073_1_reg_284_reg[0]_0 ;
  input [3:0]\icmp_ln1073_1_reg_284_reg[0]_1 ;
  input [3:0]\icmp_ln1073_1_reg_284_reg[0]_2 ;
  input [3:0]\icmp_ln1073_1_reg_284_reg[0]_3 ;
  input [0:0]SS;
  input grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg;
  input \mOutPtr_reg[7] ;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input buf_full_n;
  input count_full_n;
  input \mOutPtr[3]_i_4 ;
  input axi_reset_m_n;
  input \ap_CS_fsm_reg[3]_0 ;
  input ap_sig_allocacmp_in_len_V_load_12;
  input [31:0]\tmp_data_V_reg_262_reg[31]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [31:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire and_ln47_1_fu_186_p2;
  wire and_ln47_1_reg_276;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_block_pp0_stage0_11001111_out;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0;
  wire [31:0]ap_sig_allocacmp_count_1;
  wire ap_sig_allocacmp_in_len_V_load_12;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire buf_full_n;
  wire [31:0]count_fu_66;
  wire count_fu_661__0;
  wire count_full_n;
  wire [32:0]din;
  wire [0:0]\empty_reg_167_reg[21] ;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire full_n_reg;
  wire grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg;
  wire grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg;
  wire [3:0]icmp_ln1065_fu_174_p2_carry__0_0;
  wire icmp_ln1065_fu_174_p2_carry__0_n_1;
  wire icmp_ln1065_fu_174_p2_carry__0_n_2;
  wire icmp_ln1065_fu_174_p2_carry__0_n_3;
  wire icmp_ln1065_fu_174_p2_carry_n_0;
  wire icmp_ln1065_fu_174_p2_carry_n_1;
  wire icmp_ln1065_fu_174_p2_carry_n_2;
  wire icmp_ln1065_fu_174_p2_carry_n_3;
  wire icmp_ln1073_1_fu_237_p2;
  wire [3:0]icmp_ln1073_1_fu_237_p2_carry__0_0;
  wire [3:0]icmp_ln1073_1_fu_237_p2_carry__0_1;
  wire icmp_ln1073_1_fu_237_p2_carry__0_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry__0_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry__0_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry__0_n_3;
  wire [3:0]icmp_ln1073_1_fu_237_p2_carry__1_0;
  wire [3:0]icmp_ln1073_1_fu_237_p2_carry__1_1;
  wire icmp_ln1073_1_fu_237_p2_carry__1_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry__1_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry__1_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry__1_n_3;
  wire icmp_ln1073_1_fu_237_p2_carry__2_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry__2_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry__2_n_3;
  wire icmp_ln1073_1_fu_237_p2_carry_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry_n_3;
  wire icmp_ln1073_1_reg_284;
  wire [3:0]\icmp_ln1073_1_reg_284_reg[0]_0 ;
  wire [3:0]\icmp_ln1073_1_reg_284_reg[0]_1 ;
  wire [3:0]\icmp_ln1073_1_reg_284_reg[0]_2 ;
  wire [3:0]\icmp_ln1073_1_reg_284_reg[0]_3 ;
  wire icmp_ln1073_fu_168_p2_carry__0_n_0;
  wire icmp_ln1073_fu_168_p2_carry__0_n_1;
  wire icmp_ln1073_fu_168_p2_carry__0_n_2;
  wire icmp_ln1073_fu_168_p2_carry__0_n_3;
  wire [3:0]icmp_ln1073_fu_168_p2_carry__1_0;
  wire [3:0]icmp_ln1073_fu_168_p2_carry__1_1;
  wire icmp_ln1073_fu_168_p2_carry__1_n_0;
  wire icmp_ln1073_fu_168_p2_carry__1_n_1;
  wire icmp_ln1073_fu_168_p2_carry__1_n_2;
  wire icmp_ln1073_fu_168_p2_carry__1_n_3;
  wire [3:0]icmp_ln1073_fu_168_p2_carry__2_0;
  wire [3:0]icmp_ln1073_fu_168_p2_carry__2_1;
  wire icmp_ln1073_fu_168_p2_carry__2_n_1;
  wire icmp_ln1073_fu_168_p2_carry__2_n_2;
  wire icmp_ln1073_fu_168_p2_carry__2_n_3;
  wire icmp_ln1073_fu_168_p2_carry_n_0;
  wire icmp_ln1073_fu_168_p2_carry_n_1;
  wire icmp_ln1073_fu_168_p2_carry_n_2;
  wire icmp_ln1073_fu_168_p2_carry_n_3;
  wire icmp_ln56_fu_227_p2;
  wire icmp_ln56_fu_227_p2_carry__0_i_1_n_0;
  wire icmp_ln56_fu_227_p2_carry__0_i_2_n_0;
  wire icmp_ln56_fu_227_p2_carry__0_i_3_n_0;
  wire icmp_ln56_fu_227_p2_carry__0_i_4_n_0;
  wire icmp_ln56_fu_227_p2_carry__0_i_5_n_0;
  wire icmp_ln56_fu_227_p2_carry__0_i_6_n_0;
  wire icmp_ln56_fu_227_p2_carry__0_i_7_n_0;
  wire icmp_ln56_fu_227_p2_carry__0_i_8_n_0;
  wire icmp_ln56_fu_227_p2_carry__0_n_0;
  wire icmp_ln56_fu_227_p2_carry__0_n_1;
  wire icmp_ln56_fu_227_p2_carry__0_n_2;
  wire icmp_ln56_fu_227_p2_carry__0_n_3;
  wire icmp_ln56_fu_227_p2_carry__1_i_1_n_0;
  wire icmp_ln56_fu_227_p2_carry__1_i_2_n_0;
  wire icmp_ln56_fu_227_p2_carry__1_i_3_n_0;
  wire icmp_ln56_fu_227_p2_carry__1_i_4_n_0;
  wire icmp_ln56_fu_227_p2_carry__1_i_5_n_0;
  wire icmp_ln56_fu_227_p2_carry__1_i_6_n_0;
  wire icmp_ln56_fu_227_p2_carry__1_i_7_n_0;
  wire icmp_ln56_fu_227_p2_carry__1_i_8_n_0;
  wire icmp_ln56_fu_227_p2_carry__1_n_0;
  wire icmp_ln56_fu_227_p2_carry__1_n_1;
  wire icmp_ln56_fu_227_p2_carry__1_n_2;
  wire icmp_ln56_fu_227_p2_carry__1_n_3;
  wire icmp_ln56_fu_227_p2_carry__2_i_1_n_0;
  wire icmp_ln56_fu_227_p2_carry__2_i_2_n_0;
  wire icmp_ln56_fu_227_p2_carry__2_i_3_n_0;
  wire icmp_ln56_fu_227_p2_carry__2_i_4_n_0;
  wire icmp_ln56_fu_227_p2_carry__2_n_3;
  wire icmp_ln56_fu_227_p2_carry_i_1_n_0;
  wire icmp_ln56_fu_227_p2_carry_i_2_n_0;
  wire icmp_ln56_fu_227_p2_carry_i_3_n_0;
  wire icmp_ln56_fu_227_p2_carry_i_4_n_0;
  wire icmp_ln56_fu_227_p2_carry_i_5_n_0;
  wire icmp_ln56_fu_227_p2_carry_i_6_n_0;
  wire icmp_ln56_fu_227_p2_carry_i_7_n_0;
  wire icmp_ln56_fu_227_p2_carry_i_8_n_0;
  wire icmp_ln56_fu_227_p2_carry_n_0;
  wire icmp_ln56_fu_227_p2_carry_n_1;
  wire icmp_ln56_fu_227_p2_carry_n_2;
  wire icmp_ln56_fu_227_p2_carry_n_3;
  wire icmp_ln56_reg_280;
  wire inStreamTop_TLAST_int_regslice;
  wire in_len_V00_out;
  wire [3:0]\in_len_V_reg[0] ;
  wire [3:0]\in_len_V_reg[0]_0 ;
  wire [3:0]\in_len_V_reg[0]_1 ;
  wire \mOutPtr[3]_i_4 ;
  wire \mOutPtr_reg[7] ;
  wire matched;
  wire matched_load_reg_272;
  wire shiftReg_ce;
  wire [31:0]\tmp_data_V_reg_262_reg[31]_0 ;
  wire [27:0]tmp_fu_217_p4;
  wire [3:0]NLW_icmp_ln1065_fu_174_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1065_fu_174_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_1_fu_237_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_1_fu_237_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_1_fu_237_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_1_fu_237_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_168_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_168_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_168_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_168_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_fu_227_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_fu_227_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_fu_227_p2_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln56_fu_227_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln56_fu_227_p2_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG_reg[7][0]_srl8_i_1 
       (.I0(count_full_n),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln56_reg_280),
        .I4(\ap_CS_fsm_reg[3] [1]),
        .O(shiftReg_ce));
  FDRE \and_ln47_1_reg_276_reg[0] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln47_1_fu_186_p2),
        .Q(and_ln47_1_reg_276),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hAA0C)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I2(icmp_ln1073_1_fu_237_p2),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \count_4_reg_110[31]_i_1 
       (.I0(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \count_4_reg_110[3]_i_7 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln1073_1_reg_284),
        .O(count_fu_661__0));
  FDRE \count_4_reg_110_reg[0] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[10] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[6]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[11] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[7]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[12] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[8]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[13] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[9]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[14] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[10]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[15] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[11]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[16] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[12]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[17] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[13]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[18] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[14]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[19] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[15]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[1] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[20] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[16]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[21] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[17]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[22] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[18]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[23] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[19]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[24] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[20]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[25] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[21]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[26] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[22]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[27] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[23]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[28] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[24]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[29] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[25]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[2] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[30] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[26]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[31] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[27]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[3] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[4] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[0]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[5] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[1]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[6] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[2]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[7] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[3]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[8] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[4]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \count_4_reg_110_reg[9] 
       (.C(axi_clk_m),
        .CE(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .D(tmp_fu_217_p4[5]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[0]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[0]),
        .O(ap_sig_allocacmp_count_1[0]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[10]_i_1 
       (.I0(Q[10]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[10]),
        .O(ap_sig_allocacmp_count_1[10]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[11]_i_1 
       (.I0(Q[11]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[11]),
        .O(ap_sig_allocacmp_count_1[11]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[12]_i_1 
       (.I0(Q[12]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[12]),
        .O(ap_sig_allocacmp_count_1[12]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[13]_i_1 
       (.I0(Q[13]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[13]),
        .O(ap_sig_allocacmp_count_1[13]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[14]_i_1 
       (.I0(Q[14]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[14]),
        .O(ap_sig_allocacmp_count_1[14]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[15]_i_1 
       (.I0(Q[15]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[15]),
        .O(ap_sig_allocacmp_count_1[15]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[16]_i_1 
       (.I0(Q[16]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[16]),
        .O(ap_sig_allocacmp_count_1[16]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[17]_i_1 
       (.I0(Q[17]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[17]),
        .O(ap_sig_allocacmp_count_1[17]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[18]_i_1 
       (.I0(Q[18]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[18]),
        .O(ap_sig_allocacmp_count_1[18]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[19]_i_1 
       (.I0(Q[19]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[19]),
        .O(ap_sig_allocacmp_count_1[19]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[1]_i_1 
       (.I0(Q[1]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[1]),
        .O(ap_sig_allocacmp_count_1[1]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[20]_i_1 
       (.I0(Q[20]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[20]),
        .O(ap_sig_allocacmp_count_1[20]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[21]_i_1 
       (.I0(Q[21]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[21]),
        .O(ap_sig_allocacmp_count_1[21]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[22]_i_1 
       (.I0(Q[22]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[22]),
        .O(ap_sig_allocacmp_count_1[22]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[23]_i_1 
       (.I0(Q[23]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[23]),
        .O(ap_sig_allocacmp_count_1[23]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[24]_i_1 
       (.I0(Q[24]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[24]),
        .O(ap_sig_allocacmp_count_1[24]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[25]_i_1 
       (.I0(Q[25]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[25]),
        .O(ap_sig_allocacmp_count_1[25]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[26]_i_1 
       (.I0(Q[26]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[26]),
        .O(ap_sig_allocacmp_count_1[26]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[27]_i_1 
       (.I0(Q[27]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[27]),
        .O(ap_sig_allocacmp_count_1[27]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[28]_i_1 
       (.I0(Q[28]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[28]),
        .O(ap_sig_allocacmp_count_1[28]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[29]_i_1 
       (.I0(Q[29]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[29]),
        .O(ap_sig_allocacmp_count_1[29]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[2]_i_1 
       (.I0(Q[2]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[2]),
        .O(ap_sig_allocacmp_count_1[2]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[30]_i_1 
       (.I0(Q[30]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[30]),
        .O(ap_sig_allocacmp_count_1[30]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[31]_i_2 
       (.I0(Q[31]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[31]),
        .O(ap_sig_allocacmp_count_1[31]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[3]_i_1 
       (.I0(Q[3]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[3]),
        .O(ap_sig_allocacmp_count_1[3]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[4]_i_1 
       (.I0(Q[4]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[4]),
        .O(ap_sig_allocacmp_count_1[4]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[5]_i_1 
       (.I0(Q[5]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[5]),
        .O(ap_sig_allocacmp_count_1[5]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[6]_i_1 
       (.I0(Q[6]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[6]),
        .O(ap_sig_allocacmp_count_1[6]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[7]_i_1 
       (.I0(Q[7]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[7]),
        .O(ap_sig_allocacmp_count_1[7]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[8]_i_1 
       (.I0(Q[8]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[8]),
        .O(ap_sig_allocacmp_count_1[8]));
  LUT5 #(
    .INIT(32'h2FFF2000)) 
    \count_fu_66[9]_i_1 
       (.I0(Q[9]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln1073_1_reg_284),
        .I4(count_fu_66[9]),
        .O(ap_sig_allocacmp_count_1[9]));
  FDRE \count_fu_66_reg[0] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[0]),
        .Q(count_fu_66[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[10] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[10]),
        .Q(count_fu_66[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[11] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[11]),
        .Q(count_fu_66[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[12] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[12]),
        .Q(count_fu_66[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[13] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[13]),
        .Q(count_fu_66[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[14] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[14]),
        .Q(count_fu_66[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[15] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[15]),
        .Q(count_fu_66[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[16] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[16]),
        .Q(count_fu_66[16]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[17] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[17]),
        .Q(count_fu_66[17]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[18] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[18]),
        .Q(count_fu_66[18]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[19] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[19]),
        .Q(count_fu_66[19]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[1] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[1]),
        .Q(count_fu_66[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[20] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[20]),
        .Q(count_fu_66[20]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[21] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[21]),
        .Q(count_fu_66[21]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[22] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[22]),
        .Q(count_fu_66[22]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[23] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[23]),
        .Q(count_fu_66[23]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[24] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[24]),
        .Q(count_fu_66[24]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[25] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[25]),
        .Q(count_fu_66[25]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[26] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[26]),
        .Q(count_fu_66[26]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[27] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[27]),
        .Q(count_fu_66[27]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[28] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[28]),
        .Q(count_fu_66[28]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[29] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[29]),
        .Q(count_fu_66[29]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[2] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[2]),
        .Q(count_fu_66[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[30] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[30]),
        .Q(count_fu_66[30]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[31] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[31]),
        .Q(count_fu_66[31]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[3] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[3]),
        .Q(count_fu_66[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[4] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[4]),
        .Q(count_fu_66[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[5] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[5]),
        .Q(count_fu_66[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[6] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[6]),
        .Q(count_fu_66[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[7] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[7]),
        .Q(count_fu_66[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[8] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[8]),
        .Q(count_fu_66[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  FDRE \count_fu_66_reg[9] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_count_1[9]),
        .Q(count_fu_66[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_0));
  LUT6 #(
    .INIT(64'hFFFF57FFFFFFFFFF)) 
    empty_n_i_3__4
       (.I0(buf_full_n),
        .I1(matched_load_reg_272),
        .I2(and_ln47_1_reg_276),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(full_n_reg));
  design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init_14 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (ap_block_pp0_stage0_11001__0),
        .D(D),
        .Q(Q),
        .SS(SS),
        .and_ln47_1_reg_276(and_ln47_1_reg_276),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm[3]_i_2_n_0 ),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3]_0 ),
        .ap_block_pp0_stage0_11001111_out(ap_block_pp0_stage0_11001111_out),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_sig_allocacmp_in_len_V_load_12(ap_sig_allocacmp_in_len_V_load_12),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .buf_full_n(buf_full_n),
        .count_fu_66(count_fu_66),
        .count_fu_661__0(count_fu_661__0),
        .\count_fu_66_reg[31] ({tmp_fu_217_p4,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36}),
        .count_full_n(count_full_n),
        .grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_0),
        .icmp_ln1073_1_reg_284(icmp_ln1073_1_reg_284),
        .icmp_ln56_reg_280(icmp_ln56_reg_280),
        .matched_load_reg_272(matched_load_reg_272));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(icmp_ln1073_1_fu_237_p2),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  CARRY4 icmp_ln1065_fu_174_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1065_fu_174_p2_carry_n_0,icmp_ln1065_fu_174_p2_carry_n_1,icmp_ln1065_fu_174_p2_carry_n_2,icmp_ln1065_fu_174_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_174_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln1065_fu_174_p2_carry__0_0));
  CARRY4 icmp_ln1065_fu_174_p2_carry__0
       (.CI(icmp_ln1065_fu_174_p2_carry_n_0),
        .CO({\empty_reg_167_reg[21] ,icmp_ln1065_fu_174_p2_carry__0_n_1,icmp_ln1065_fu_174_p2_carry__0_n_2,icmp_ln1065_fu_174_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1065_fu_174_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(\in_len_V_reg[0]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1073_1_fu_237_p2_carry_n_0,icmp_ln1073_1_fu_237_p2_carry_n_1,icmp_ln1073_1_fu_237_p2_carry_n_2,icmp_ln1073_1_fu_237_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(icmp_ln1073_1_fu_237_p2_carry__0_0),
        .O(NLW_icmp_ln1073_1_fu_237_p2_carry_O_UNCONNECTED[3:0]),
        .S(icmp_ln1073_1_fu_237_p2_carry__0_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry__0
       (.CI(icmp_ln1073_1_fu_237_p2_carry_n_0),
        .CO({icmp_ln1073_1_fu_237_p2_carry__0_n_0,icmp_ln1073_1_fu_237_p2_carry__0_n_1,icmp_ln1073_1_fu_237_p2_carry__0_n_2,icmp_ln1073_1_fu_237_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(icmp_ln1073_1_fu_237_p2_carry__1_0),
        .O(NLW_icmp_ln1073_1_fu_237_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln1073_1_fu_237_p2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry__1
       (.CI(icmp_ln1073_1_fu_237_p2_carry__0_n_0),
        .CO({icmp_ln1073_1_fu_237_p2_carry__1_n_0,icmp_ln1073_1_fu_237_p2_carry__1_n_1,icmp_ln1073_1_fu_237_p2_carry__1_n_2,icmp_ln1073_1_fu_237_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\icmp_ln1073_1_reg_284_reg[0]_0 ),
        .O(NLW_icmp_ln1073_1_fu_237_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\icmp_ln1073_1_reg_284_reg[0]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry__2
       (.CI(icmp_ln1073_1_fu_237_p2_carry__1_n_0),
        .CO({icmp_ln1073_1_fu_237_p2,icmp_ln1073_1_fu_237_p2_carry__2_n_1,icmp_ln1073_1_fu_237_p2_carry__2_n_2,icmp_ln1073_1_fu_237_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\icmp_ln1073_1_reg_284_reg[0]_2 ),
        .O(NLW_icmp_ln1073_1_fu_237_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\icmp_ln1073_1_reg_284_reg[0]_3 ));
  FDRE \icmp_ln1073_1_reg_284_reg[0] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1073_1_fu_237_p2),
        .Q(icmp_ln1073_1_reg_284),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_168_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1073_fu_168_p2_carry_n_0,icmp_ln1073_fu_168_p2_carry_n_1,icmp_ln1073_fu_168_p2_carry_n_2,icmp_ln1073_fu_168_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_icmp_ln1073_fu_168_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_168_p2_carry__0
       (.CI(icmp_ln1073_fu_168_p2_carry_n_0),
        .CO({icmp_ln1073_fu_168_p2_carry__0_n_0,icmp_ln1073_fu_168_p2_carry__0_n_1,icmp_ln1073_fu_168_p2_carry__0_n_2,icmp_ln1073_fu_168_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(icmp_ln1073_fu_168_p2_carry__1_0),
        .O(NLW_icmp_ln1073_fu_168_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln1073_fu_168_p2_carry__1_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_168_p2_carry__1
       (.CI(icmp_ln1073_fu_168_p2_carry__0_n_0),
        .CO({icmp_ln1073_fu_168_p2_carry__1_n_0,icmp_ln1073_fu_168_p2_carry__1_n_1,icmp_ln1073_fu_168_p2_carry__1_n_2,icmp_ln1073_fu_168_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(icmp_ln1073_fu_168_p2_carry__2_0),
        .O(NLW_icmp_ln1073_fu_168_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln1073_fu_168_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_168_p2_carry__2
       (.CI(icmp_ln1073_fu_168_p2_carry__1_n_0),
        .CO({CO,icmp_ln1073_fu_168_p2_carry__2_n_1,icmp_ln1073_fu_168_p2_carry__2_n_2,icmp_ln1073_fu_168_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\in_len_V_reg[0] ),
        .O(NLW_icmp_ln1073_fu_168_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\in_len_V_reg[0]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_fu_227_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln56_fu_227_p2_carry_n_0,icmp_ln56_fu_227_p2_carry_n_1,icmp_ln56_fu_227_p2_carry_n_2,icmp_ln56_fu_227_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln56_fu_227_p2_carry_i_1_n_0,icmp_ln56_fu_227_p2_carry_i_2_n_0,icmp_ln56_fu_227_p2_carry_i_3_n_0,icmp_ln56_fu_227_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln56_fu_227_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln56_fu_227_p2_carry_i_5_n_0,icmp_ln56_fu_227_p2_carry_i_6_n_0,icmp_ln56_fu_227_p2_carry_i_7_n_0,icmp_ln56_fu_227_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_fu_227_p2_carry__0
       (.CI(icmp_ln56_fu_227_p2_carry_n_0),
        .CO({icmp_ln56_fu_227_p2_carry__0_n_0,icmp_ln56_fu_227_p2_carry__0_n_1,icmp_ln56_fu_227_p2_carry__0_n_2,icmp_ln56_fu_227_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln56_fu_227_p2_carry__0_i_1_n_0,icmp_ln56_fu_227_p2_carry__0_i_2_n_0,icmp_ln56_fu_227_p2_carry__0_i_3_n_0,icmp_ln56_fu_227_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln56_fu_227_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln56_fu_227_p2_carry__0_i_5_n_0,icmp_ln56_fu_227_p2_carry__0_i_6_n_0,icmp_ln56_fu_227_p2_carry__0_i_7_n_0,icmp_ln56_fu_227_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry__0_i_1
       (.I0(tmp_fu_217_p4[14]),
        .I1(tmp_fu_217_p4[15]),
        .O(icmp_ln56_fu_227_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry__0_i_2
       (.I0(tmp_fu_217_p4[12]),
        .I1(tmp_fu_217_p4[13]),
        .O(icmp_ln56_fu_227_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry__0_i_3
       (.I0(tmp_fu_217_p4[10]),
        .I1(tmp_fu_217_p4[11]),
        .O(icmp_ln56_fu_227_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry__0_i_4
       (.I0(tmp_fu_217_p4[8]),
        .I1(tmp_fu_217_p4[9]),
        .O(icmp_ln56_fu_227_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry__0_i_5
       (.I0(tmp_fu_217_p4[14]),
        .I1(tmp_fu_217_p4[15]),
        .O(icmp_ln56_fu_227_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry__0_i_6
       (.I0(tmp_fu_217_p4[12]),
        .I1(tmp_fu_217_p4[13]),
        .O(icmp_ln56_fu_227_p2_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry__0_i_7
       (.I0(tmp_fu_217_p4[10]),
        .I1(tmp_fu_217_p4[11]),
        .O(icmp_ln56_fu_227_p2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry__0_i_8
       (.I0(tmp_fu_217_p4[8]),
        .I1(tmp_fu_217_p4[9]),
        .O(icmp_ln56_fu_227_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_fu_227_p2_carry__1
       (.CI(icmp_ln56_fu_227_p2_carry__0_n_0),
        .CO({icmp_ln56_fu_227_p2_carry__1_n_0,icmp_ln56_fu_227_p2_carry__1_n_1,icmp_ln56_fu_227_p2_carry__1_n_2,icmp_ln56_fu_227_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln56_fu_227_p2_carry__1_i_1_n_0,icmp_ln56_fu_227_p2_carry__1_i_2_n_0,icmp_ln56_fu_227_p2_carry__1_i_3_n_0,icmp_ln56_fu_227_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln56_fu_227_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln56_fu_227_p2_carry__1_i_5_n_0,icmp_ln56_fu_227_p2_carry__1_i_6_n_0,icmp_ln56_fu_227_p2_carry__1_i_7_n_0,icmp_ln56_fu_227_p2_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry__1_i_1
       (.I0(tmp_fu_217_p4[22]),
        .I1(tmp_fu_217_p4[23]),
        .O(icmp_ln56_fu_227_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry__1_i_2
       (.I0(tmp_fu_217_p4[20]),
        .I1(tmp_fu_217_p4[21]),
        .O(icmp_ln56_fu_227_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry__1_i_3
       (.I0(tmp_fu_217_p4[18]),
        .I1(tmp_fu_217_p4[19]),
        .O(icmp_ln56_fu_227_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry__1_i_4
       (.I0(tmp_fu_217_p4[16]),
        .I1(tmp_fu_217_p4[17]),
        .O(icmp_ln56_fu_227_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry__1_i_5
       (.I0(tmp_fu_217_p4[22]),
        .I1(tmp_fu_217_p4[23]),
        .O(icmp_ln56_fu_227_p2_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry__1_i_6
       (.I0(tmp_fu_217_p4[20]),
        .I1(tmp_fu_217_p4[21]),
        .O(icmp_ln56_fu_227_p2_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry__1_i_7
       (.I0(tmp_fu_217_p4[18]),
        .I1(tmp_fu_217_p4[19]),
        .O(icmp_ln56_fu_227_p2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry__1_i_8
       (.I0(tmp_fu_217_p4[16]),
        .I1(tmp_fu_217_p4[17]),
        .O(icmp_ln56_fu_227_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln56_fu_227_p2_carry__2
       (.CI(icmp_ln56_fu_227_p2_carry__1_n_0),
        .CO({NLW_icmp_ln56_fu_227_p2_carry__2_CO_UNCONNECTED[3:2],icmp_ln56_fu_227_p2,icmp_ln56_fu_227_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln56_fu_227_p2_carry__2_i_1_n_0,icmp_ln56_fu_227_p2_carry__2_i_2_n_0}),
        .O(NLW_icmp_ln56_fu_227_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln56_fu_227_p2_carry__2_i_3_n_0,icmp_ln56_fu_227_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln56_fu_227_p2_carry__2_i_1
       (.I0(tmp_fu_217_p4[26]),
        .I1(tmp_fu_217_p4[27]),
        .O(icmp_ln56_fu_227_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry__2_i_2
       (.I0(tmp_fu_217_p4[24]),
        .I1(tmp_fu_217_p4[25]),
        .O(icmp_ln56_fu_227_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry__2_i_3
       (.I0(tmp_fu_217_p4[26]),
        .I1(tmp_fu_217_p4[27]),
        .O(icmp_ln56_fu_227_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry__2_i_4
       (.I0(tmp_fu_217_p4[24]),
        .I1(tmp_fu_217_p4[25]),
        .O(icmp_ln56_fu_227_p2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry_i_1
       (.I0(tmp_fu_217_p4[6]),
        .I1(tmp_fu_217_p4[7]),
        .O(icmp_ln56_fu_227_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry_i_2
       (.I0(tmp_fu_217_p4[4]),
        .I1(tmp_fu_217_p4[5]),
        .O(icmp_ln56_fu_227_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry_i_3
       (.I0(tmp_fu_217_p4[2]),
        .I1(tmp_fu_217_p4[3]),
        .O(icmp_ln56_fu_227_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln56_fu_227_p2_carry_i_4
       (.I0(tmp_fu_217_p4[0]),
        .I1(tmp_fu_217_p4[1]),
        .O(icmp_ln56_fu_227_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry_i_5
       (.I0(tmp_fu_217_p4[6]),
        .I1(tmp_fu_217_p4[7]),
        .O(icmp_ln56_fu_227_p2_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry_i_6
       (.I0(tmp_fu_217_p4[4]),
        .I1(tmp_fu_217_p4[5]),
        .O(icmp_ln56_fu_227_p2_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry_i_7
       (.I0(tmp_fu_217_p4[2]),
        .I1(tmp_fu_217_p4[3]),
        .O(icmp_ln56_fu_227_p2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln56_fu_227_p2_carry_i_8
       (.I0(tmp_fu_217_p4[0]),
        .I1(tmp_fu_217_p4[1]),
        .O(icmp_ln56_fu_227_p2_carry_i_8_n_0));
  FDRE \icmp_ln56_reg_280_reg[0] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln56_fu_227_p2),
        .Q(icmp_ln56_reg_280),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA800000)) 
    \in_len_V[0]_i_2 
       (.I0(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg),
        .I1(CO),
        .I2(\empty_reg_167_reg[21] ),
        .I3(matched),
        .I4(\ap_CS_fsm_reg[3] [1]),
        .O(in_len_V00_out));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \mOutPtr[3]_i_5 
       (.I0(\ap_CS_fsm_reg[3] [1]),
        .I1(icmp_ln56_reg_280),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_11001111_out),
        .I4(\mOutPtr[3]_i_4 ),
        .I5(count_full_n),
        .O(\ap_CS_fsm_reg[2] ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[7]_i_1__0 
       (.I0(full_n_reg),
        .I1(\mOutPtr_reg[7] ),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \matched_load_reg_272[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \matched_load_reg_272_reg[0] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(matched),
        .Q(matched_load_reg_272),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2020200000000000)) 
    mem_reg_i_3
       (.I0(\ap_CS_fsm_reg[3] [1]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(and_ln47_1_reg_276),
        .I4(matched_load_reg_272),
        .I5(buf_full_n),
        .O(WEBWE));
  FDRE \tmp_data_V_reg_262_reg[0] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [0]),
        .Q(din[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[10] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [10]),
        .Q(din[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[11] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [11]),
        .Q(din[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[12] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [12]),
        .Q(din[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[13] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [13]),
        .Q(din[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[14] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [14]),
        .Q(din[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[15] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [15]),
        .Q(din[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[16] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [16]),
        .Q(din[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[17] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [17]),
        .Q(din[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[18] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [18]),
        .Q(din[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[19] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [19]),
        .Q(din[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[1] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [1]),
        .Q(din[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[20] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [20]),
        .Q(din[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[21] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [21]),
        .Q(din[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[22] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [22]),
        .Q(din[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[23] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [23]),
        .Q(din[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[24] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [24]),
        .Q(din[24]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[25] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [25]),
        .Q(din[25]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[26] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [26]),
        .Q(din[26]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[27] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [27]),
        .Q(din[27]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[28] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [28]),
        .Q(din[28]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[29] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [29]),
        .Q(din[29]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[2] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [2]),
        .Q(din[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[30] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [30]),
        .Q(din[30]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[31] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [31]),
        .Q(din[31]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[3] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [3]),
        .Q(din[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[4] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [4]),
        .Q(din[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[5] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [5]),
        .Q(din[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[6] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [6]),
        .Q(din[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[7] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [7]),
        .Q(din[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[8] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [8]),
        .Q(din[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_262_reg[9] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_data_V_reg_262_reg[31]_0 [9]),
        .Q(din[9]),
        .R(1'b0));
  FDRE \tmp_last_V_reg_267_reg[0] 
       (.C(axi_clk_m),
        .CE(ap_block_pp0_stage0_subdone),
        .D(inStreamTop_TLAST_int_regslice),
        .Q(din[32]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi
   (SS,
    gmem0_AWREADY,
    gmem0_WREADY,
    gmem0_BVALID,
    s_ready_t_reg,
    s_ready_t_reg_0,
    ladma_mm_awvalid,
    pop,
    \dout_reg[36] ,
    ladma_mm_wvalid,
    \data_p1_reg[69] ,
    axi_clk_m,
    axi_reset_m_n,
    ladma_mm_bvalid,
    ladma_mm_rvalid,
    ladma_mm_awready,
    full_n_reg,
    Q,
    mOutPtr18_out,
    p_0_in,
    ladma_mm_wready,
    in,
    E,
    WEBWE,
    din);
  output [0:0]SS;
  output gmem0_AWREADY;
  output gmem0_WREADY;
  output gmem0_BVALID;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output ladma_mm_awvalid;
  output pop;
  output [36:0]\dout_reg[36] ;
  output ladma_mm_wvalid;
  output [67:0]\data_p1_reg[69] ;
  input axi_clk_m;
  input axi_reset_m_n;
  input ladma_mm_bvalid;
  input ladma_mm_rvalid;
  input ladma_mm_awready;
  input full_n_reg;
  input [1:0]Q;
  input mOutPtr18_out;
  input [0:0]p_0_in;
  input ladma_mm_wready;
  input [93:0]in;
  input [0:0]E;
  input [0:0]WEBWE;
  input [31:0]din;

  wire [63:2]AWADDR_Dummy;
  wire [31:2]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [1:0]Q;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire [0:0]SS;
  wire [31:0]WDATA_Dummy;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire bus_write_n_49;
  wire bus_write_n_5;
  wire bus_write_n_6;
  wire bus_write_n_7;
  wire [67:0]\data_p1_reg[69] ;
  wire [31:0]din;
  wire [36:0]\dout_reg[36] ;
  wire full_n_reg;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_WREADY;
  wire [93:0]in;
  wire ladma_mm_awready;
  wire ladma_mm_awvalid;
  wire ladma_mm_bvalid;
  wire ladma_mm_rvalid;
  wire ladma_mm_wready;
  wire ladma_mm_wvalid;
  wire last_resp;
  wire mOutPtr18_out;
  wire need_wrsp;
  wire [0:0]p_0_in;
  wire pop;
  wire resp_ready__1;
  wire resp_valid;
  wire \rs_wreq/load_p2 ;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire store_unit_n_9;
  wire [3:0]strb_buf;
  wire ursp_ready;
  wire wrsp_type;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_read bus_read
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SS),
        .axi_clk_m(axi_clk_m),
        .ladma_mm_rvalid(ladma_mm_rvalid),
        .s_ready_t_reg(s_ready_t_reg_0));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(\rs_wreq/load_p2 ),
        .Q(resp_valid),
        .SR(SS),
        .WVALID_Dummy(WVALID_Dummy),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_m_n_0(bus_write_n_6),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .dout({strb_buf,WDATA_Dummy}),
        .\dout_reg[36] (\dout_reg[36] ),
        .empty_n_reg(bus_write_n_5),
        .empty_n_reg_0(bus_write_n_49),
        .full_n_reg(bus_write_n_7),
        .full_n_reg_0(pop),
        .ladma_mm_awready(ladma_mm_awready),
        .ladma_mm_awvalid(ladma_mm_awvalid),
        .ladma_mm_bvalid(ladma_mm_bvalid),
        .ladma_mm_wready(ladma_mm_wready),
        .ladma_mm_wvalid(ladma_mm_wvalid),
        .last_resp(last_resp),
        .mem_reg(store_unit_n_9),
        .need_wrsp(need_wrsp),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg(s_ready_t_reg),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_load load_unit
       (.Q(RVALID_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SS),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({AWLEN_Dummy,AWADDR_Dummy}),
        .E(\rs_wreq/load_p2 ),
        .Q(Q),
        .SR(SS),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .din(din),
        .dout({strb_buf,WDATA_Dummy}),
        .dout_vld_reg(gmem0_BVALID),
        .dout_vld_reg_0(bus_write_n_49),
        .dout_vld_reg_1(resp_valid),
        .empty_n_reg(store_unit_n_9),
        .full_n_reg(gmem0_AWREADY),
        .full_n_reg_0(full_n_reg),
        .gmem0_WREADY(gmem0_WREADY),
        .in(in),
        .last_resp(last_resp),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0] (E),
        .mem_reg(bus_write_n_5),
        .mem_reg_0(bus_write_n_7),
        .mem_reg_1(bus_write_n_6),
        .need_wrsp(need_wrsp),
        .p_0_in(p_0_in),
        .\raddr_reg_reg[5] (pop),
        .resp_ready__1(resp_ready__1),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_fifo" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo
   (wreq_valid,
    full_n_reg_0,
    valid_length,
    \dout_reg[92] ,
    S,
    \dout_reg[70] ,
    \dout_reg[66] ,
    \dout_reg[78] ,
    \dout_reg[82] ,
    \dout_reg[86] ,
    \dout_reg[90] ,
    \dout_reg[93] ,
    tmp_valid_reg,
    SR,
    axi_clk_m,
    axi_reset_m_n,
    next_wreq,
    Q,
    AWREADY_Dummy,
    tmp_valid_reg_0,
    wrsp_ready,
    in);
  output wreq_valid;
  output full_n_reg_0;
  output valid_length;
  output [90:0]\dout_reg[92] ;
  output [3:0]S;
  output [3:0]\dout_reg[70] ;
  output [2:0]\dout_reg[66] ;
  output [3:0]\dout_reg[78] ;
  output [3:0]\dout_reg[82] ;
  output [3:0]\dout_reg[86] ;
  output [3:0]\dout_reg[90] ;
  output [2:0]\dout_reg[93] ;
  output tmp_valid_reg;
  input [0:0]SR;
  input axi_clk_m;
  input axi_reset_m_n;
  input next_wreq;
  input [0:0]Q;
  input AWREADY_Dummy;
  input tmp_valid_reg_0;
  input wrsp_ready;
  input [93:0]in;

  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire [2:0]\dout_reg[66] ;
  wire [3:0]\dout_reg[70] ;
  wire [3:0]\dout_reg[78] ;
  wire [3:0]\dout_reg[82] ;
  wire [3:0]\dout_reg[86] ;
  wire [3:0]\dout_reg[90] ;
  wire [90:0]\dout_reg[92] ;
  wire [2:0]\dout_reg[93] ;
  wire dout_vld_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_reg_0;
  wire [93:0]in;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire next_wreq;
  wire p_12_in;
  wire p_1_in;
  wire p_8_in;
  wire \raddr[0]_i_1_n_0 ;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[2]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[3]_i_2_n_0 ;
  wire \raddr[3]_i_3_n_0 ;
  wire [3:0]raddr_reg;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .S(S),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .\dout_reg[0]_0 (full_n_reg_0),
        .\dout_reg[66]_0 (\dout_reg[66] ),
        .\dout_reg[70]_0 (\dout_reg[70] ),
        .\dout_reg[78]_0 (\dout_reg[78] ),
        .\dout_reg[82]_0 (\dout_reg[82] ),
        .\dout_reg[86]_0 (\dout_reg[86] ),
        .\dout_reg[90]_0 (\dout_reg[90] ),
        .\dout_reg[92]_0 (\dout_reg[92] ),
        .\dout_reg[93]_0 (\dout_reg[93] ),
        .\dout_reg[95]_0 (empty_n_reg_n_0),
        .\dout_reg[95]_1 (wreq_valid),
        .\dout_reg[95]_2 (raddr_reg),
        .in(in),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .valid_length(valid_length),
        .wrsp_ready(wrsp_ready));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_vld_i_1
       (.I0(empty_n_reg_n_0),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg_0),
        .I3(wreq_valid),
        .I4(wrsp_ready),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2_n_0));
  LUT5 #(
    .INIT(32'h70007070)) 
    empty_n_i_3
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(empty_n_reg_n_0),
        .I3(next_wreq),
        .I4(wreq_valid),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1
       (.I0(axi_reset_m_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[4]_i_1 
       (.I0(wreq_valid),
        .I1(next_wreq),
        .I2(empty_n_reg_n_0),
        .I3(Q),
        .I4(full_n_reg_0),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[4]_i_3 
       (.I0(empty_n_reg_n_0),
        .I1(next_wreq),
        .I2(wreq_valid),
        .I3(full_n_reg_0),
        .I4(Q),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3_n_0 ),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \raddr[3]_i_3 
       (.I0(Q),
        .I1(full_n_reg_0),
        .I2(wreq_valid),
        .I3(next_wreq),
        .I4(empty_n_reg_n_0),
        .O(\raddr[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[0]_i_1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[2]_i_1_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1_n_0 ),
        .D(\raddr[3]_i_2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_fifo" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized0
   (WVALID_Dummy,
    gmem0_WREADY,
    empty_n_reg_0,
    dout,
    SR,
    dout_vld_reg_0,
    axi_clk_m,
    axi_reset_m_n,
    full_n_reg_0,
    \raddr_reg_reg[5] ,
    mOutPtr18_out,
    \mOutPtr_reg[0]_0 ,
    WEBWE,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output WVALID_Dummy;
  output gmem0_WREADY;
  output empty_n_reg_0;
  output [35:0]dout;
  input [0:0]SR;
  input dout_vld_reg_0;
  input axi_clk_m;
  input axi_reset_m_n;
  input full_n_reg_0;
  input \raddr_reg_reg[5] ;
  input mOutPtr18_out;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]WEBWE;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]din;

  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_reg_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire gmem0_WREADY;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[4]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2__0_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_2_n_0 ;
  wire \mOutPtr[6]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_5_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [5:0]raddr;
  wire \raddr_reg_reg[5] ;
  wire [5:0]rnext;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_mem U_fifo_mem
       (.Q({\waddr_reg_n_0_[5] ,\waddr_reg_n_0_[4] ,\waddr_reg_n_0_[3] ,\waddr_reg_n_0_[2] ,\waddr_reg_n_0_[1] ,\waddr_reg_n_0_[0] }),
        .SR(SR),
        .WEBWE(WEBWE),
        .axi_clk_m(axi_clk_m),
        .din(din),
        .dout(dout),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .mem_reg_2(mem_reg_1),
        .raddr(raddr),
        .\raddr_reg_reg[5]_0 (\raddr_reg_reg[5] ),
        .rnext(rnext));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(dout_vld_reg_0),
        .Q(WVALID_Dummy),
        .R(SR));
  LUT4 #(
    .INIT(16'hEFE0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(empty_n_reg_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr[6]_i_3__0_n_0 ),
        .O(empty_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF5F5DD)) 
    full_n_i_1__0
       (.I0(axi_reset_m_n),
        .I1(full_n_i_2__0_n_0),
        .I2(gmem0_WREADY),
        .I3(full_n_reg_0),
        .I4(\raddr_reg_reg[5] ),
        .O(full_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(full_n_i_4_n_0),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(gmem0_WREADY),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FF00FF00FE01)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr[5]_i_3_n_0 ),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[5]_i_3 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[6]_i_2 
       (.I0(\mOutPtr[6]_i_3__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[6]_i_5_n_0 ),
        .O(\mOutPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[6]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[6]_i_5 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[3]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(axi_clk_m),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[4]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(axi_clk_m),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(axi_clk_m),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[6]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \waddr[0]_i_1__0 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(\waddr_reg_n_0_[0] ),
        .O(\waddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \waddr[1]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \waddr[2]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \waddr[3]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \waddr[4]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \waddr[5]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\waddr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(\waddr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(axi_clk_m),
        .CE(WEBWE),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(\waddr_reg_n_0_[5] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_fifo" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1
   (next_wreq,
    \dout_reg[0] ,
    wrsp_ready,
    push__0,
    resp_ready__1,
    valid_length,
    axi_clk_m,
    SR,
    axi_reset_m_n,
    wreq_valid,
    \tmp_addr_reg[63] ,
    AWREADY_Dummy,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1,
    need_wrsp);
  output next_wreq;
  output \dout_reg[0] ;
  output wrsp_ready;
  output push__0;
  output resp_ready__1;
  input valid_length;
  input axi_clk_m;
  input [0:0]SR;
  input axi_reset_m_n;
  input wreq_valid;
  input \tmp_addr_reg[63] ;
  input AWREADY_Dummy;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [0:0]SR;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_12;
  wire U_fifo_srl_n_13;
  wire U_fifo_srl_n_14;
  wire U_fifo_srl_n_16;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_7;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire \dout_reg[0] ;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_2__1_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire need_wrsp;
  wire next_wreq;
  wire p_12_in;
  wire p_8_in;
  wire push__0;
  wire \raddr[0]_i_1__0_n_0 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire \tmp_addr_reg[63] ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_valid;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0 U_fifo_srl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({U_fifo_srl_n_7,U_fifo_srl_n_8,U_fifo_srl_n_9}),
        .E(U_fifo_srl_n_5),
        .Q(raddr_reg),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_m_n_0(U_fifo_srl_n_2),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(dout_vld_reg_0),
        .dout_vld_reg_1(dout_vld_reg_1),
        .empty_n_reg(U_fifo_srl_n_16),
        .full_n_reg(next_wreq),
        .full_n_reg_0(push__0),
        .full_n_reg_1(full_n_i_2__1_n_0),
        .last_resp(last_resp),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_11,U_fifo_srl_n_12,U_fifo_srl_n_13,U_fifo_srl_n_14}),
        .\mOutPtr_reg[4] ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .need_wrsp(need_wrsp),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .\raddr_reg[1] (U_fifo_srl_n_10),
        .resp_ready__1(resp_ready__1),
        .\tmp_addr_reg[63] (wrsp_ready),
        .\tmp_addr_reg[63]_0 (\tmp_addr_reg[63] ),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_valid(wrsp_valid));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(U_fifo_srl_n_16),
        .Q(wrsp_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(U_fifo_srl_n_2),
        .Q(wrsp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_5),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_14),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_13),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_12),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_5),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__0 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_10),
        .D(\raddr[0]_i_1__0_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_9),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_8),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_10),
        .D(U_fifo_srl_n_7),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_fifo" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1_12
   (last_resp,
    dout_vld_reg_0,
    fifo_resp_ready,
    axi_reset_m_n_0,
    p_14_in,
    axi_reset_m_n_1,
    E,
    next_wreq,
    \could_multi_bursts.next_loop ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    axi_clk_m,
    SR,
    axi_reset_m_n,
    CO,
    wreq_handling_reg_0,
    wreq_handling_reg_1,
    Q,
    \could_multi_bursts.last_loop__6 ,
    \dout_reg[0] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[8]_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    resp_ready__1,
    dout_vld_reg_1,
    fifo_burst_ready,
    \could_multi_bursts.loop_cnt_reg[3] ,
    AWREADY_Dummy_0,
    wrsp_type,
    ursp_ready);
  output last_resp;
  output dout_vld_reg_0;
  output fifo_resp_ready;
  output [0:0]axi_reset_m_n_0;
  output p_14_in;
  output [0:0]axi_reset_m_n_1;
  output [0:0]E;
  output next_wreq;
  output \could_multi_bursts.next_loop ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  input axi_clk_m;
  input [0:0]SR;
  input axi_reset_m_n;
  input [0:0]CO;
  input [0:0]wreq_handling_reg_0;
  input wreq_handling_reg_1;
  input [0:0]Q;
  input \could_multi_bursts.last_loop__6 ;
  input \dout_reg[0] ;
  input \sect_len_buf_reg[8] ;
  input \sect_len_buf_reg[8]_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input resp_ready__1;
  input [0:0]dout_vld_reg_1;
  input fifo_burst_ready;
  input \could_multi_bursts.loop_cnt_reg[3] ;
  input AWREADY_Dummy_0;
  input wrsp_type;
  input ursp_ready;

  wire AWREADY_Dummy_0;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire [0:0]axi_reset_m_n_0;
  wire [0:0]axi_reset_m_n_1;
  wire \could_multi_bursts.last_loop__6 ;
  wire \could_multi_bursts.loop_cnt_reg[3] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \dout_reg[0] ;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__7_n_0;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__7_n_0;
  wire full_n_i_2__7_n_0;
  wire last_resp;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire next_wreq;
  wire p_12_in;
  wire p_14_in;
  wire p_8_in;
  wire \raddr[0]_i_1__4_n_0 ;
  wire \raddr[1]_i_1__2_n_0 ;
  wire \raddr[2]_i_1__2_n_0 ;
  wire \raddr[3]_i_1__2_n_0 ;
  wire \raddr[3]_i_2__2_n_0 ;
  wire \raddr[3]_i_3__2_n_0 ;
  wire [3:0]raddr_reg;
  wire resp_ready__1;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[8]_0 ;
  wire ursp_ready;
  wire wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wrsp_type;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0_13 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .Q(raddr_reg),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .\could_multi_bursts.last_loop__6 (\could_multi_bursts.last_loop__6 ),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\dout_reg[0]_1 (fifo_resp_ready),
        .\dout_reg[0]_2 (\could_multi_bursts.sect_handling_reg_0 ),
        .\dout_reg[0]_3 (\could_multi_bursts.loop_cnt_reg[3] ),
        .dout_vld_reg(empty_n_reg_n_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(dout_vld_reg_0),
        .empty_n_reg(U_fifo_srl_n_1),
        .fifo_burst_ready(fifo_burst_ready),
        .last_resp(last_resp),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.awlen_buf[5]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(fifo_resp_ready),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[3] ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(p_14_in),
        .I1(axi_reset_m_n),
        .O(axi_reset_m_n_0));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.last_loop__6 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(wreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__7_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h7000000070707070)) 
    empty_n_i_3__2
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_1),
        .I4(resp_ready__1),
        .I5(dout_vld_reg_0),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__7
       (.I0(axi_reset_m_n),
        .I1(full_n_i_2__7_n_0),
        .I2(fifo_resp_ready),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__5 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFD500D500D500)) 
    \mOutPtr[4]_i_1__3 
       (.I0(dout_vld_reg_0),
        .I1(resp_ready__1),
        .I2(dout_vld_reg_1),
        .I3(empty_n_reg_n_0),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h7F55000000000000)) 
    \mOutPtr[4]_i_3__3 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_1),
        .I2(resp_ready__1),
        .I3(dout_vld_reg_0),
        .I4(fifo_resp_ready),
        .I5(\could_multi_bursts.next_loop ),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__4 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__2 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__2 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__2 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__2_n_0 ),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__2 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__2 
       (.I0(p_12_in),
        .I1(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[0]_i_1__4_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[1]_i_1__2_n_0 ),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[2]_i_1__2_n_0 ),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1__2_n_0 ),
        .D(\raddr[3]_i_2__2_n_0 ),
        .Q(raddr_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_14_in),
        .I2(axi_reset_m_n),
        .O(axi_reset_m_n_1));
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_wreq),
        .I1(p_14_in),
        .O(E));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[8]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_1),
        .O(p_14_in));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \start_addr[63]_i_1 
       (.I0(p_14_in),
        .I1(wreq_handling_reg_0),
        .I2(wreq_handling_reg_1),
        .I3(Q),
        .O(next_wreq));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(p_14_in),
        .I2(wreq_handling_reg_0),
        .I3(Q),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_fifo" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized2
   (dout_vld_reg_0,
    ursp_ready,
    SR,
    axi_clk_m,
    axi_reset_m_n,
    push__0,
    p_0_in,
    Q);
  output dout_vld_reg_0;
  output ursp_ready;
  input [0:0]SR;
  input axi_clk_m;
  input axi_reset_m_n;
  input push__0;
  input [0:0]p_0_in;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire dout_vld_i_1__2_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__0_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire [0:0]p_0_in;
  wire p_12_in;
  wire push__0;
  wire ursp_ready;

  LUT4 #(
    .INIT(16'hBFAA)) 
    dout_vld_i_1__2
       (.I0(empty_n_reg_n_0),
        .I1(p_0_in),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(dout_vld_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_12_in),
        .I4(\mOutPtr[4]_i_1__7_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDDF5F5FF)) 
    full_n_i_1__2
       (.I0(axi_reset_m_n),
        .I1(full_n_i_2__2_n_0),
        .I2(ursp_ready),
        .I3(full_n_i_3__0_n_0),
        .I4(push__0),
        .O(full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h2AFF)) 
    full_n_i_3__0
       (.I0(dout_vld_reg_0),
        .I1(Q),
        .I2(p_0_in),
        .I3(empty_n_reg_n_0),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(ursp_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__3 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(p_12_in),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h5999AAAA)) 
    \mOutPtr[4]_i_1__7 
       (.I0(push__0),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(p_0_in),
        .I4(empty_n_reg_n_0),
        .O(\mOutPtr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \mOutPtr[4]_i_2__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT5 #(
    .INIT(32'h7F550000)) 
    \mOutPtr[4]_i_3__1 
       (.I0(empty_n_reg_n_0),
        .I1(p_0_in),
        .I2(Q),
        .I3(dout_vld_reg_0),
        .I4(push__0),
        .O(p_12_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__7_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_fifo" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized3
   (full_n_reg_0,
    SR,
    axi_clk_m,
    axi_reset_m_n,
    Q);
  output full_n_reg_0;
  input [0:0]SR;
  input axi_clk_m;
  input axi_reset_m_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire [0:0]SR;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire dout_vld_i_1__8_n_0;
  wire dout_vld_reg_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_i_3__3_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4__0_n_0;
  wire full_n_reg_0;
  wire mOutPtr18_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[5]_i_1__0_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_4_n_0 ;
  wire \mOutPtr[8]_i_6_n_0 ;
  wire \mOutPtr[8]_i_7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire \mOutPtr_reg_n_0_[7] ;
  wire \mOutPtr_reg_n_0_[8] ;

  LUT2 #(
    .INIT(4'hE)) 
    dout_vld_i_1__8
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(dout_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'hFFEAC0C0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_0),
        .I1(full_n_reg_0),
        .I2(Q),
        .I3(dout_vld_reg_n_0),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[8] ),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(empty_n_i_3__3_n_0),
        .I4(\mOutPtr[8]_i_3_n_0 ),
        .O(empty_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_3__3
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hDDFDFFFF55F555F5)) 
    full_n_i_1__3
       (.I0(axi_reset_m_n),
        .I1(full_n_i_2__3_n_0),
        .I2(empty_n_reg_n_0),
        .I3(dout_vld_reg_n_0),
        .I4(Q),
        .I5(full_n_reg_0),
        .O(full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    full_n_i_2__3
       (.I0(full_n_i_3__1_n_0),
        .I1(\mOutPtr_reg_n_0_[7] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[8] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__1
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(full_n_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_4__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(full_n_i_4__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFD000D0002FFF)) 
    \mOutPtr[1]_i_1__4 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr18_out),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \mOutPtr[5]_i_1__0 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \mOutPtr[5]_i_2 
       (.I0(mOutPtr18_out),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT5 #(
    .INIT(32'h3FC0EE11)) 
    \mOutPtr[6]_i_1 
       (.I0(\mOutPtr[8]_i_4_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_6_n_0 ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FC0FF00FF00EE11)) 
    \mOutPtr[7]_i_1 
       (.I0(\mOutPtr[8]_i_4_n_0 ),
        .I1(mOutPtr18_out),
        .I2(\mOutPtr[8]_i_6_n_0 ),
        .I3(\mOutPtr_reg_n_0_[7] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr_reg_n_0_[6] ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8788)) 
    \mOutPtr[8]_i_1 
       (.I0(full_n_reg_0),
        .I1(Q),
        .I2(dout_vld_reg_n_0),
        .I3(empty_n_reg_n_0),
        .O(\mOutPtr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFE01010EFEF101)) 
    \mOutPtr[8]_i_2 
       (.I0(\mOutPtr[8]_i_3_n_0 ),
        .I1(\mOutPtr[8]_i_4_n_0 ),
        .I2(mOutPtr18_out),
        .I3(\mOutPtr[8]_i_6_n_0 ),
        .I4(\mOutPtr_reg_n_0_[8] ),
        .I5(\mOutPtr[8]_i_7_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[8]_i_3 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[8]_i_4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \mOutPtr[8]_i_5 
       (.I0(empty_n_reg_n_0),
        .I1(dout_vld_reg_n_0),
        .I2(Q),
        .I3(full_n_reg_0),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[8]_i_6 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[8]_i_7 
       (.I0(\mOutPtr_reg_n_0_[5] ),
        .I1(\mOutPtr_reg_n_0_[6] ),
        .I2(\mOutPtr_reg_n_0_[7] ),
        .O(\mOutPtr[8]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[5]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[8] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_fifo" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized4
   (burst_valid,
    fifo_burst_ready,
    empty_n_reg_0,
    axi_reset_m_n_0,
    E,
    in,
    \could_multi_bursts.last_loop__6 ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    empty_n_reg_1,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    WVALID_Dummy_reg,
    SR,
    axi_clk_m,
    mem_reg,
    WVALID_Dummy,
    \len_cnt_reg[7] ,
    WREADY_Dummy,
    axi_reset_m_n,
    \could_multi_bursts.next_loop ,
    Q,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[8]_0 ,
    \mOutPtr_reg[4]_0 ,
    fifo_resp_ready,
    \mOutPtr_reg[4]_1 ,
    AWREADY_Dummy_0,
    WLAST_Dummy_reg);
  output burst_valid;
  output fifo_burst_ready;
  output empty_n_reg_0;
  output [0:0]axi_reset_m_n_0;
  output [0:0]E;
  output [5:0]in;
  output \could_multi_bursts.last_loop__6 ;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output empty_n_reg_1;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output WVALID_Dummy_reg;
  input [0:0]SR;
  input axi_clk_m;
  input mem_reg;
  input WVALID_Dummy;
  input \len_cnt_reg[7] ;
  input WREADY_Dummy;
  input axi_reset_m_n;
  input \could_multi_bursts.next_loop ;
  input [7:0]Q;
  input [9:0]\sect_len_buf_reg[8] ;
  input [3:0]\sect_len_buf_reg[8]_0 ;
  input \mOutPtr_reg[4]_0 ;
  input fifo_resp_ready;
  input \mOutPtr_reg[4]_1 ;
  input AWREADY_Dummy_0;
  input WLAST_Dummy_reg;

  wire AWREADY_Dummy_0;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire U_fifo_srl_n_1;
  wire U_fifo_srl_n_10;
  wire U_fifo_srl_n_11;
  wire U_fifo_srl_n_2;
  wire U_fifo_srl_n_21;
  wire U_fifo_srl_n_23;
  wire U_fifo_srl_n_4;
  wire U_fifo_srl_n_5;
  wire U_fifo_srl_n_6;
  wire U_fifo_srl_n_8;
  wire U_fifo_srl_n_9;
  wire WLAST_Dummy_reg;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire [0:0]axi_reset_m_n_0;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.last_loop__6 ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.next_loop ;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_2__4_n_0;
  wire [5:0]in;
  wire \len_cnt_reg[7] ;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire mem_reg;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__1_n_0 ;
  wire [3:0]raddr_reg;
  wire [9:0]\sect_len_buf_reg[8] ;
  wire [3:0]\sect_len_buf_reg[8]_0 ;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized2 U_fifo_srl
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({U_fifo_srl_n_4,U_fifo_srl_n_5,U_fifo_srl_n_6}),
        .E(U_fifo_srl_n_2),
        .Q(raddr_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_m_n_0(axi_reset_m_n_0),
        .axi_reset_m_n_1(U_fifo_srl_n_1),
        .\could_multi_bursts.loop_cnt_reg[0] (\could_multi_bursts.loop_cnt_reg[0] ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\dout_reg[5]_0 (Q),
        .dout_vld_reg(E),
        .dout_vld_reg_0(empty_n_reg_n_0),
        .empty_n_reg(U_fifo_srl_n_21),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg(U_fifo_srl_n_23),
        .full_n_reg_0(full_n_i_2__4_n_0),
        .in(in),
        .\len_cnt_reg[7] (burst_valid),
        .\len_cnt_reg[7]_0 (\len_cnt_reg[7] ),
        .\mOutPtr_reg[0] ({U_fifo_srl_n_8,U_fifo_srl_n_9,U_fifo_srl_n_10,U_fifo_srl_n_11}),
        .\mOutPtr_reg[4] (fifo_burst_ready),
        .\mOutPtr_reg[4]_0 ({\mOutPtr_reg_n_0_[4] ,\mOutPtr_reg_n_0_[3] ,\mOutPtr_reg_n_0_[2] ,\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\mOutPtr_reg[4]_1 (\mOutPtr_reg[4]_0 ),
        .\mOutPtr_reg[4]_2 (\mOutPtr_reg[4]_1 ),
        .p_12_in(p_12_in),
        .p_8_in(p_8_in),
        .\sect_len_buf_reg[7] (\could_multi_bursts.last_loop__6 ),
        .\sect_len_buf_reg[8] (\sect_len_buf_reg[8] ),
        .\sect_len_buf_reg[8]_0 (\sect_len_buf_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hC000EAAA)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\mOutPtr_reg[4]_1 ),
        .I1(fifo_burst_ready),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[4]_0 ),
        .I4(AWREADY_Dummy_0),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'hAEAEEEAE)) 
    dout_vld_i_1__0
       (.I0(mem_reg),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(\len_cnt_reg[7] ),
        .I4(WREADY_Dummy),
        .O(empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(U_fifo_srl_n_21),
        .Q(burst_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__4_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(U_fifo_srl_n_1),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_23),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_23),
        .D(U_fifo_srl_n_11),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_23),
        .D(U_fifo_srl_n_10),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_23),
        .D(U_fifo_srl_n_9),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_23),
        .D(U_fifo_srl_n_8),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hA2A222A2FFFFFFFF)) 
    mem_reg_i_1
       (.I0(mem_reg),
        .I1(WVALID_Dummy),
        .I2(burst_valid),
        .I3(\len_cnt_reg[7] ),
        .I4(WREADY_Dummy),
        .I5(axi_reset_m_n),
        .O(empty_n_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__1 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_2),
        .D(\raddr[0]_i_1__1_n_0 ),
        .Q(raddr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_6),
        .Q(raddr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_5),
        .Q(raddr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(axi_clk_m),
        .CE(U_fifo_srl_n_2),
        .D(U_fifo_srl_n_4),
        .Q(raddr_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_fifo" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized5
   (req_fifo_valid,
    axi_reset_m_n_0,
    full_n_reg_0,
    Q,
    axi_clk_m,
    rs_req_ready,
    req_en__0,
    axi_reset_m_n,
    \dout_reg[2] ,
    in);
  output req_fifo_valid;
  output axi_reset_m_n_0;
  output full_n_reg_0;
  output [67:0]Q;
  input axi_clk_m;
  input rs_req_ready;
  input req_en__0;
  input axi_reset_m_n;
  input \dout_reg[2] ;
  input [67:0]in;

  wire [67:0]Q;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire axi_reset_m_n_0;
  wire \dout_reg[2] ;
  wire dout_vld_i_1__4_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__5_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_reg_0;
  wire [67:0]in;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_2__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire p_12_in;
  wire p_8_in;
  wire \raddr[0]_i_1__2_n_0 ;
  wire \raddr[1]_i_1__3_n_0 ;
  wire \raddr[2]_i_1__3_n_0 ;
  wire \raddr[3]_i_1__3_n_0 ;
  wire \raddr[3]_i_2__3_n_0 ;
  wire \raddr[3]_i_3__3_n_0 ;
  wire [3:0]raddr_reg;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized3 U_fifo_srl
       (.Q(raddr_reg),
        .SR(axi_reset_m_n_0),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .\dout_reg[2]_0 (full_n_reg_0),
        .\dout_reg[2]_1 (\dout_reg[2] ),
        .\dout_reg[69]_0 (Q),
        .\dout_reg[69]_1 (req_fifo_valid),
        .\dout_reg[69]_2 (empty_n_reg_n_0),
        .in(in),
        .req_en__0(req_en__0),
        .rs_req_ready(rs_req_ready));
  LUT4 #(
    .INIT(16'hCEEE)) 
    dout_vld_i_1__4
       (.I0(req_fifo_valid),
        .I1(empty_n_reg_n_0),
        .I2(req_en__0),
        .I3(rs_req_ready),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(req_fifo_valid),
        .R(axi_reset_m_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFEF00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__5_n_0),
        .I1(\mOutPtr_reg_n_0_[4] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(p_8_in),
        .I4(p_12_in),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    empty_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .O(empty_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(axi_reset_m_n_0));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__5
       (.I0(axi_reset_m_n),
        .I1(full_n_i_2__5_n_0),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__6 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[3] ),
        .I3(\mOutPtr_reg_n_0_[2] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[4]_i_1__4 
       (.I0(p_12_in),
        .I1(p_8_in),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__4 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .I5(\mOutPtr_reg_n_0_[3] ),
        .O(\mOutPtr[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h7F55000000000000)) 
    \mOutPtr[4]_i_3__4 
       (.I0(empty_n_reg_n_0),
        .I1(req_en__0),
        .I2(rs_req_ready),
        .I3(req_fifo_valid),
        .I4(full_n_reg_0),
        .I5(\dout_reg[2] ),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'h7000000070707070)) 
    \mOutPtr[4]_i_4__0 
       (.I0(full_n_reg_0),
        .I1(\dout_reg[2] ),
        .I2(empty_n_reg_n_0),
        .I3(req_en__0),
        .I4(rs_req_ready),
        .I5(req_fifo_valid),
        .O(p_8_in));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(axi_reset_m_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(axi_reset_m_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(axi_reset_m_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(axi_reset_m_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[4]_i_2__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(axi_reset_m_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__2 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__3 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__3 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__3 
       (.I0(raddr_reg[1]),
        .I1(raddr_reg[3]),
        .I2(\raddr[3]_i_3__3_n_0 ),
        .I3(raddr_reg[2]),
        .I4(p_8_in),
        .I5(raddr_reg[0]),
        .O(\raddr[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__3 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    \raddr[3]_i_3__3 
       (.I0(\dout_reg[2] ),
        .I1(full_n_reg_0),
        .I2(req_fifo_valid),
        .I3(rs_req_ready),
        .I4(req_en__0),
        .I5(empty_n_reg_n_0),
        .O(\raddr[3]_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[0]_i_1__2_n_0 ),
        .Q(raddr_reg[0]),
        .R(axi_reset_m_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[1]_i_1__3_n_0 ),
        .Q(raddr_reg[1]),
        .R(axi_reset_m_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[2]_i_1__3_n_0 ),
        .Q(raddr_reg[2]),
        .R(axi_reset_m_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(axi_clk_m),
        .CE(\raddr[3]_i_1__3_n_0 ),
        .D(\raddr[3]_i_2__3_n_0 ),
        .Q(raddr_reg[3]),
        .R(axi_reset_m_n_0));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_fifo" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized6
   (full_n_reg_0,
    axi_reset_m_n_0,
    full_n_reg_1,
    S,
    E,
    req_en__0,
    dout_vld_reg_0,
    full_n_reg_2,
    \dout_reg[36] ,
    ladma_mm_wvalid,
    WLAST_Dummy_reg,
    full_n_reg_3,
    \dout_reg[36]_0 ,
    axi_clk_m,
    axi_reset_m_n,
    \last_cnt_reg[0] ,
    burst_valid,
    WVALID_Dummy,
    Q,
    in,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    \raddr_reg_reg[5] ,
    ladma_mm_wready);
  output full_n_reg_0;
  output axi_reset_m_n_0;
  output full_n_reg_1;
  output [0:0]S;
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg_0;
  output full_n_reg_2;
  output [36:0]\dout_reg[36] ;
  output ladma_mm_wvalid;
  output [0:0]WLAST_Dummy_reg;
  output full_n_reg_3;
  input \dout_reg[36]_0 ;
  input axi_clk_m;
  input axi_reset_m_n;
  input \last_cnt_reg[0] ;
  input burst_valid;
  input WVALID_Dummy;
  input [6:0]Q;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input \raddr_reg_reg[5] ;
  input ladma_mm_wready;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire U_fifo_srl_n_41;
  wire [0:0]WLAST_Dummy_reg;
  wire WVALID_Dummy;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire axi_reset_m_n_0;
  wire burst_valid;
  wire [36:0]\dout_reg[36] ;
  wire \dout_reg[36]_0 ;
  wire dout_vld_i_1__5_n_0;
  wire dout_vld_reg_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__6_n_0;
  wire empty_n_reg_n_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire [36:0]in;
  wire ladma_mm_wready;
  wire ladma_mm_wvalid;
  wire \last_cnt_reg[0] ;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[4]_i_1__5_n_0 ;
  wire \mOutPtr[5]_i_1__1_n_0 ;
  wire \mOutPtr[5]_i_2__1_n_0 ;
  wire \mOutPtr[5]_i_3__0_n_0 ;
  wire \mOutPtr[6]_i_1__0_n_0 ;
  wire \mOutPtr[6]_i_2__0_n_0 ;
  wire \mOutPtr[6]_i_5__0_n_0 ;
  wire \mOutPtr[6]_i_6_n_0 ;
  wire \mOutPtr[6]_i_7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \mOutPtr_reg_n_0_[2] ;
  wire \mOutPtr_reg_n_0_[3] ;
  wire \mOutPtr_reg_n_0_[4] ;
  wire \mOutPtr_reg_n_0_[5] ;
  wire \mOutPtr_reg_n_0_[6] ;
  wire p_12_in;
  wire p_8_in_0;
  wire \raddr[0]_i_1__3_n_0 ;
  wire \raddr[1]_i_1__4_n_0 ;
  wire \raddr[2]_i_1__4_n_0 ;
  wire \raddr[3]_i_1__4_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[4]_i_2_n_0 ;
  wire \raddr[5]_i_1_n_0 ;
  wire \raddr[5]_i_2_n_0 ;
  wire \raddr[5]_i_3_n_0 ;
  wire \raddr[5]_i_4_n_0 ;
  wire [5:0]raddr_reg;
  wire \raddr_reg_reg[5] ;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized4 U_fifo_srl
       (.E(E),
        .Q(Q),
        .S(S),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .axi_clk_m(axi_clk_m),
        .\dout_reg[36]_0 (\dout_reg[36] ),
        .\dout_reg[36]_1 (empty_n_reg_n_0),
        .\dout_reg[36]_2 (raddr_reg),
        .\dout_reg[36]_3 (\dout_reg[36]_0 ),
        .dout_vld_reg(dout_vld_reg_0),
        .fifo_valid(fifo_valid),
        .flying_req_reg(flying_req_reg),
        .in(in),
        .ladma_mm_wready(ladma_mm_wready),
        .\last_cnt_reg[0] (full_n_reg_0),
        .\last_cnt_reg[0]_0 (\last_cnt_reg[0] ),
        .\last_cnt_reg[5] (U_fifo_srl_n_41),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    WVALID_Dummy_i_1
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hCEEECEEECEEEEEEE)) 
    dout_vld_i_1__5
       (.I0(fifo_valid),
        .I1(empty_n_reg_n_0),
        .I2(ladma_mm_wready),
        .I3(flying_req_reg),
        .I4(Q[0]),
        .I5(U_fifo_srl_n_41),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(fifo_valid),
        .R(\dout_reg[36]_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    empty_n_i_1
       (.I0(empty_n_i_2__6_n_0),
        .I1(p_8_in_0),
        .I2(p_12_in),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    empty_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[6] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr[6]_i_5__0_n_0 ),
        .O(empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(\dout_reg[36]_0 ));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__6
       (.I0(axi_reset_m_n),
        .I1(full_n_i_2__6_n_0),
        .I2(full_n_reg_0),
        .I3(p_12_in),
        .I4(p_8_in_0),
        .O(full_n_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(full_n_i_3__2_n_0),
        .I2(\mOutPtr_reg_n_0_[5] ),
        .I3(\mOutPtr_reg_n_0_[6] ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(full_n_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_3__2
       (.I0(\mOutPtr_reg_n_0_[3] ),
        .I1(\mOutPtr_reg_n_0_[2] ),
        .O(full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    ladma_mm_wvalid_INST_0
       (.I0(fifo_valid),
        .I1(U_fifo_srl_n_41),
        .I2(Q[0]),
        .I3(flying_req_reg),
        .O(ladma_mm_wvalid));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__7 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[3] ),
        .I4(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7F80FF00FF00FE01)) 
    \mOutPtr[4]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(p_12_in),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[4] ),
        .I4(\mOutPtr_reg_n_0_[3] ),
        .I5(\mOutPtr_reg_n_0_[2] ),
        .O(\mOutPtr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[5]_i_1__1 
       (.I0(\mOutPtr[5]_i_2__1_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[5] ),
        .I5(\mOutPtr[5]_i_3__0_n_0 ),
        .O(\mOutPtr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_2__1 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[5]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[2] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[4] ),
        .O(\mOutPtr[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[6]_i_1__0 
       (.I0(p_12_in),
        .I1(p_8_in_0),
        .O(\mOutPtr[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00013FFEC001)) 
    \mOutPtr[6]_i_2__0 
       (.I0(\mOutPtr[6]_i_5__0_n_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(p_12_in),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(\mOutPtr_reg_n_0_[6] ),
        .I5(\mOutPtr[6]_i_6_n_0 ),
        .O(\mOutPtr[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[6]_i_3 
       (.I0(\mOutPtr[6]_i_7_n_0 ),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .O(p_12_in));
  LUT3 #(
    .INIT(8'h07)) 
    \mOutPtr[6]_i_4__0 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(\mOutPtr[6]_i_7_n_0 ),
        .O(p_8_in_0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[6]_i_5__0 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \mOutPtr[6]_i_6 
       (.I0(\mOutPtr_reg_n_0_[4] ),
        .I1(\mOutPtr_reg_n_0_[3] ),
        .I2(\mOutPtr_reg_n_0_[2] ),
        .I3(\mOutPtr_reg_n_0_[5] ),
        .O(\mOutPtr[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h02AAAAAAFFFFFFFF)) 
    \mOutPtr[6]_i_7 
       (.I0(fifo_valid),
        .I1(U_fifo_srl_n_41),
        .I2(Q[0]),
        .I3(flying_req_reg),
        .I4(ladma_mm_wready),
        .I5(empty_n_reg_n_0),
        .O(\mOutPtr[6]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[2] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[3] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[4] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[5] ),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(axi_clk_m),
        .CE(\mOutPtr[6]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[6] ),
        .R(\dout_reg[36]_0 ));
  LUT5 #(
    .INIT(32'hB000FFFF)) 
    mem_reg_i_2
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .I4(axi_reset_m_n),
        .O(full_n_reg_1));
  LUT5 #(
    .INIT(32'h10555555)) 
    mem_reg_i_3__0
       (.I0(axi_reset_m_n),
        .I1(full_n_reg_0),
        .I2(\last_cnt_reg[0] ),
        .I3(burst_valid),
        .I4(WVALID_Dummy),
        .O(axi_reset_m_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \raddr[0]_i_1__3 
       (.I0(raddr_reg[0]),
        .O(\raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(empty_n_reg_n_0),
        .I3(p_12_in),
        .O(\raddr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__4 
       (.I0(raddr_reg[2]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .O(\raddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_1__4 
       (.I0(raddr_reg[3]),
        .I1(empty_n_reg_n_0),
        .I2(p_12_in),
        .I3(raddr_reg[1]),
        .I4(raddr_reg[0]),
        .I5(raddr_reg[2]),
        .O(\raddr[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAA6)) 
    \raddr[4]_i_1 
       (.I0(raddr_reg[4]),
        .I1(\raddr[4]_i_2_n_0 ),
        .I2(raddr_reg[1]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[2]),
        .I5(raddr_reg[3]),
        .O(\raddr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr[4]_i_2 
       (.I0(\last_cnt_reg[0] ),
        .I1(full_n_reg_0),
        .I2(\mOutPtr[6]_i_7_n_0 ),
        .I3(empty_n_reg_n_0),
        .O(\raddr[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCC8)) 
    \raddr[5]_i_1 
       (.I0(raddr_reg[2]),
        .I1(p_8_in_0),
        .I2(raddr_reg[4]),
        .I3(raddr_reg[0]),
        .I4(raddr_reg[3]),
        .I5(\raddr[5]_i_3_n_0 ),
        .O(\raddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \raddr[5]_i_2 
       (.I0(raddr_reg[5]),
        .I1(raddr_reg[1]),
        .I2(\raddr[5]_i_4_n_0 ),
        .I3(raddr_reg[2]),
        .I4(raddr_reg[3]),
        .I5(raddr_reg[4]),
        .O(\raddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0000FFFA0000CCC)) 
    \raddr[5]_i_3 
       (.I0(empty_n_reg_n_0),
        .I1(raddr_reg[5]),
        .I2(full_n_reg_0),
        .I3(\last_cnt_reg[0] ),
        .I4(\mOutPtr[6]_i_7_n_0 ),
        .I5(raddr_reg[1]),
        .O(\raddr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB222222222222222)) 
    \raddr[5]_i_4 
       (.I0(raddr_reg[0]),
        .I1(raddr_reg[1]),
        .I2(\last_cnt_reg[0] ),
        .I3(full_n_reg_0),
        .I4(\mOutPtr[6]_i_7_n_0 ),
        .I5(empty_n_reg_n_0),
        .O(\raddr[5]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(axi_clk_m),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[0]_i_1__3_n_0 ),
        .Q(raddr_reg[0]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(axi_clk_m),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[1]_i_1__4_n_0 ),
        .Q(raddr_reg[1]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(axi_clk_m),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[2]_i_1__4_n_0 ),
        .Q(raddr_reg[2]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(axi_clk_m),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[3]_i_1__4_n_0 ),
        .Q(raddr_reg[3]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(axi_clk_m),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr_reg[4]),
        .R(\dout_reg[36]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(axi_clk_m),
        .CE(\raddr[5]_i_1_n_0 ),
        .D(\raddr[5]_i_2_n_0 ),
        .Q(raddr_reg[5]),
        .R(\dout_reg[36]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hB0FF0000)) 
    \raddr_reg[5]_i_4 
       (.I0(full_n_reg_0),
        .I1(\last_cnt_reg[0] ),
        .I2(burst_valid),
        .I3(WVALID_Dummy),
        .I4(\raddr_reg_reg[5] ),
        .O(full_n_reg_2));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_load" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_load
   (RREADY_Dummy,
    SR,
    axi_clk_m,
    axi_reset_m_n,
    Q);
  output RREADY_Dummy;
  input [0:0]SR;
  input axi_clk_m;
  input axi_reset_m_n;
  input [0:0]Q;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire axi_clk_m;
  wire axi_reset_m_n;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized3 buff_rdata
       (.Q(Q),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .full_n_reg_0(RREADY_Dummy));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_mem" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_mem
   (rnext,
    dout,
    raddr,
    \raddr_reg_reg[5]_0 ,
    axi_clk_m,
    mem_reg_0,
    mem_reg_1,
    SR,
    mem_reg_2,
    Q,
    din,
    WEBWE);
  output [5:0]rnext;
  output [35:0]dout;
  input [5:0]raddr;
  input \raddr_reg_reg[5]_0 ;
  input axi_clk_m;
  input mem_reg_0;
  input mem_reg_1;
  input [0:0]SR;
  input mem_reg_2;
  input [5:0]Q;
  input [31:0]din;
  input [0:0]WEBWE;

  wire [5:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire axi_clk_m;
  wire [31:0]din;
  wire [35:0]dout;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire [5:0]raddr;
  wire [5:0]raddr_reg;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[5]_i_3_n_0 ;
  wire \raddr_reg_reg[5]_0 ;
  wire [5:0]rnext;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2268" *) 
  (* RTL_RAM_NAME = "inst/LA_DMA/gmem0_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "448" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(axi_clk_m),
        .CLKBWRCLK(axi_clk_m),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP(dout[33:32]),
        .DOPBDOP(dout[35:34]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(mem_reg_1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(SR),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(mem_reg_2),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \raddr_reg[0]_i_1 
       (.I0(raddr[0]),
        .I1(\raddr_reg[5]_i_2_n_0 ),
        .I2(\raddr_reg_reg[5]_0 ),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'h60AA)) 
    \raddr_reg[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(\raddr_reg_reg[5]_0 ),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT5 #(
    .INIT(32'h60C0CCCC)) 
    \raddr_reg[2]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[2]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(raddr[0]),
        .I4(\raddr_reg_reg[5]_0 ),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6AAA0000AAAAAAAA)) 
    \raddr_reg[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(\raddr_reg[5]_i_2_n_0 ),
        .I5(\raddr_reg_reg[5]_0 ),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h6A0AAA0A)) 
    \raddr_reg[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(\raddr_reg_reg[5]_0 ),
        .I3(\raddr_reg[5]_i_2_n_0 ),
        .I4(\raddr_reg[5]_i_3_n_0 ),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h60C0C0C0CCCCCCCC)) 
    \raddr_reg[5]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(\raddr_reg[5]_i_2_n_0 ),
        .I3(\raddr_reg[5]_i_3_n_0 ),
        .I4(raddr[3]),
        .I5(\raddr_reg_reg[5]_0 ),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \raddr_reg[5]_i_2 
       (.I0(raddr[4]),
        .I1(raddr[5]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \raddr_reg[5]_i_3 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr_reg[5]_i_3_n_0 ));
  FDRE \raddr_reg_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE \raddr_reg_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE \raddr_reg_reg[2] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE \raddr_reg_reg[3] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE \raddr_reg_reg[4] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE \raddr_reg_reg[5] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_read" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_read
   (s_ready_t_reg,
    Q,
    SR,
    axi_clk_m,
    RREADY_Dummy,
    ladma_mm_rvalid);
  output s_ready_t_reg;
  output [0:0]Q;
  input [0:0]SR;
  input axi_clk_m;
  input RREADY_Dummy;
  input ladma_mm_rvalid;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire axi_clk_m;
  wire ladma_mm_rvalid;
  wire s_ready_t_reg;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized2 rs_rdata
       (.Q(Q),
        .RREADY_Dummy(RREADY_Dummy),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .ladma_mm_rvalid(ladma_mm_rvalid),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_reg_slice" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    S,
    D,
    \data_p1_reg[95]_0 ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    \data_p1_reg[63]_0 ,
    SR,
    axi_clk_m,
    next_wreq,
    AWVALID_Dummy,
    last_sect_buf_reg,
    last_sect_buf_reg_0,
    sect_cnt0,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[8]_0 ,
    \data_p2_reg[95]_0 ,
    \end_addr_reg[5] ,
    \end_addr_reg[9] ,
    \end_addr_reg[13] ,
    \end_addr_reg[17] ,
    \end_addr_reg[21] ,
    \end_addr_reg[25] ,
    \end_addr_reg[29] ,
    \end_addr_reg[33] ,
    E);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output [1:0]S;
  output [51:0]D;
  output [91:0]\data_p1_reg[95]_0 ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output [61:0]\data_p1_reg[63]_0 ;
  input [0:0]SR;
  input axi_clk_m;
  input next_wreq;
  input AWVALID_Dummy;
  input [3:0]last_sect_buf_reg;
  input [4:0]last_sect_buf_reg_0;
  input [50:0]sect_cnt0;
  input [1:0]\sect_len_buf_reg[8] ;
  input [1:0]\sect_len_buf_reg[8]_0 ;
  input [91:0]\data_p2_reg[95]_0 ;
  input [3:0]\end_addr_reg[5] ;
  input [3:0]\end_addr_reg[9] ;
  input [3:0]\end_addr_reg[13] ;
  input [3:0]\end_addr_reg[17] ;
  input [3:0]\end_addr_reg[21] ;
  input [3:0]\end_addr_reg[25] ;
  input [3:0]\end_addr_reg[29] ;
  input [1:0]\end_addr_reg[33] ;
  input [0:0]E;

  wire AWVALID_Dummy;
  wire [51:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire axi_clk_m;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[78]_i_1_n_0 ;
  wire \data_p1[79]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[80]_i_1_n_0 ;
  wire \data_p1[81]_i_1_n_0 ;
  wire \data_p1[82]_i_1_n_0 ;
  wire \data_p1[83]_i_1_n_0 ;
  wire \data_p1[84]_i_1_n_0 ;
  wire \data_p1[85]_i_1_n_0 ;
  wire \data_p1[86]_i_1_n_0 ;
  wire \data_p1[87]_i_1_n_0 ;
  wire \data_p1[88]_i_1_n_0 ;
  wire \data_p1[89]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[90]_i_1_n_0 ;
  wire \data_p1[91]_i_1_n_0 ;
  wire \data_p1[92]_i_1_n_0 ;
  wire \data_p1[93]_i_1_n_0 ;
  wire \data_p1[94]_i_1_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [61:0]\data_p1_reg[63]_0 ;
  wire [91:0]\data_p1_reg[95]_0 ;
  wire [91:0]\data_p2_reg[95]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[70] ;
  wire \data_p2_reg_n_0_[71] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[78] ;
  wire \data_p2_reg_n_0_[79] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[80] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[82] ;
  wire \data_p2_reg_n_0_[83] ;
  wire \data_p2_reg_n_0_[84] ;
  wire \data_p2_reg_n_0_[85] ;
  wire \data_p2_reg_n_0_[86] ;
  wire \data_p2_reg_n_0_[87] ;
  wire \data_p2_reg_n_0_[88] ;
  wire \data_p2_reg_n_0_[89] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[90] ;
  wire \data_p2_reg_n_0_[91] ;
  wire \data_p2_reg_n_0_[92] ;
  wire \data_p2_reg_n_0_[93] ;
  wire \data_p2_reg_n_0_[94] ;
  wire \data_p2_reg_n_0_[95] ;
  wire \data_p2_reg_n_0_[9] ;
  wire [3:0]\end_addr_reg[13] ;
  wire \end_addr_reg[13]_i_1_n_0 ;
  wire \end_addr_reg[13]_i_1_n_1 ;
  wire \end_addr_reg[13]_i_1_n_2 ;
  wire \end_addr_reg[13]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[17] ;
  wire \end_addr_reg[17]_i_1_n_0 ;
  wire \end_addr_reg[17]_i_1_n_1 ;
  wire \end_addr_reg[17]_i_1_n_2 ;
  wire \end_addr_reg[17]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[21] ;
  wire \end_addr_reg[21]_i_1_n_0 ;
  wire \end_addr_reg[21]_i_1_n_1 ;
  wire \end_addr_reg[21]_i_1_n_2 ;
  wire \end_addr_reg[21]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[25] ;
  wire \end_addr_reg[25]_i_1_n_0 ;
  wire \end_addr_reg[25]_i_1_n_1 ;
  wire \end_addr_reg[25]_i_1_n_2 ;
  wire \end_addr_reg[25]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[29] ;
  wire \end_addr_reg[29]_i_1_n_0 ;
  wire \end_addr_reg[29]_i_1_n_1 ;
  wire \end_addr_reg[29]_i_1_n_2 ;
  wire \end_addr_reg[29]_i_1_n_3 ;
  wire [1:0]\end_addr_reg[33] ;
  wire \end_addr_reg[33]_i_1_n_0 ;
  wire \end_addr_reg[33]_i_1_n_1 ;
  wire \end_addr_reg[33]_i_1_n_2 ;
  wire \end_addr_reg[33]_i_1_n_3 ;
  wire \end_addr_reg[37]_i_1_n_0 ;
  wire \end_addr_reg[37]_i_1_n_1 ;
  wire \end_addr_reg[37]_i_1_n_2 ;
  wire \end_addr_reg[37]_i_1_n_3 ;
  wire \end_addr_reg[41]_i_1_n_0 ;
  wire \end_addr_reg[41]_i_1_n_1 ;
  wire \end_addr_reg[41]_i_1_n_2 ;
  wire \end_addr_reg[41]_i_1_n_3 ;
  wire \end_addr_reg[45]_i_1_n_0 ;
  wire \end_addr_reg[45]_i_1_n_1 ;
  wire \end_addr_reg[45]_i_1_n_2 ;
  wire \end_addr_reg[45]_i_1_n_3 ;
  wire \end_addr_reg[49]_i_1_n_0 ;
  wire \end_addr_reg[49]_i_1_n_1 ;
  wire \end_addr_reg[49]_i_1_n_2 ;
  wire \end_addr_reg[49]_i_1_n_3 ;
  wire \end_addr_reg[53]_i_1_n_0 ;
  wire \end_addr_reg[53]_i_1_n_1 ;
  wire \end_addr_reg[53]_i_1_n_2 ;
  wire \end_addr_reg[53]_i_1_n_3 ;
  wire \end_addr_reg[57]_i_1_n_0 ;
  wire \end_addr_reg[57]_i_1_n_1 ;
  wire \end_addr_reg[57]_i_1_n_2 ;
  wire \end_addr_reg[57]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[5] ;
  wire \end_addr_reg[5]_i_1_n_0 ;
  wire \end_addr_reg[5]_i_1_n_1 ;
  wire \end_addr_reg[5]_i_1_n_2 ;
  wire \end_addr_reg[5]_i_1_n_3 ;
  wire \end_addr_reg[61]_i_1_n_0 ;
  wire \end_addr_reg[61]_i_1_n_1 ;
  wire \end_addr_reg[61]_i_1_n_2 ;
  wire \end_addr_reg[61]_i_1_n_3 ;
  wire \end_addr_reg[63]_i_1_n_3 ;
  wire [3:0]\end_addr_reg[9] ;
  wire \end_addr_reg[9]_i_1_n_0 ;
  wire \end_addr_reg[9]_i_1_n_1 ;
  wire \end_addr_reg[9]_i_1_n_2 ;
  wire \end_addr_reg[9]_i_1_n_3 ;
  wire [3:0]last_sect_buf_reg;
  wire [4:0]last_sect_buf_reg_0;
  wire load_p1;
  wire [1:0]next__0;
  wire next_wreq;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [50:0]sect_cnt0;
  wire [1:0]\sect_len_buf_reg[8] ;
  wire [1:0]\sect_len_buf_reg[8]_0 ;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [3:1]\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(AWVALID_Dummy),
        .I3(next_wreq),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(next_wreq),
        .I2(AWVALID_Dummy),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [32]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [33]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [34]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [35]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [36]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [37]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [38]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [39]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [40]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [41]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [42]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [43]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [44]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [45]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [46]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [47]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [48]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [49]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [50]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [51]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [52]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [53]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [54]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [55]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [56]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [57]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [58]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [59]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [60]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [61]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [62]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [63]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [64]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [65]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg_n_0_[70] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [66]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg_n_0_[71] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [67]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg_n_0_[72] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [68]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg_n_0_[73] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [69]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg_n_0_[74] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [70]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg_n_0_[75] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [71]),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg_n_0_[76] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [72]),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(\data_p2_reg_n_0_[77] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [73]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[78]_i_1 
       (.I0(\data_p2_reg_n_0_[78] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [74]),
        .O(\data_p1[78]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[79]_i_1 
       (.I0(\data_p2_reg_n_0_[79] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [75]),
        .O(\data_p1[79]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[80]_i_1 
       (.I0(\data_p2_reg_n_0_[80] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [76]),
        .O(\data_p1[80]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_1 
       (.I0(\data_p2_reg_n_0_[81] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [77]),
        .O(\data_p1[81]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[82]_i_1 
       (.I0(\data_p2_reg_n_0_[82] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [78]),
        .O(\data_p1[82]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[83]_i_1 
       (.I0(\data_p2_reg_n_0_[83] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [79]),
        .O(\data_p1[83]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[84]_i_1 
       (.I0(\data_p2_reg_n_0_[84] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [80]),
        .O(\data_p1[84]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[85]_i_1 
       (.I0(\data_p2_reg_n_0_[85] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [81]),
        .O(\data_p1[85]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[86]_i_1 
       (.I0(\data_p2_reg_n_0_[86] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [82]),
        .O(\data_p1[86]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[87]_i_1 
       (.I0(\data_p2_reg_n_0_[87] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [83]),
        .O(\data_p1[87]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[88]_i_1 
       (.I0(\data_p2_reg_n_0_[88] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [84]),
        .O(\data_p1[88]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[89]_i_1 
       (.I0(\data_p2_reg_n_0_[89] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [85]),
        .O(\data_p1[89]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[90]_i_1 
       (.I0(\data_p2_reg_n_0_[90] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [86]),
        .O(\data_p1[90]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[91]_i_1 
       (.I0(\data_p2_reg_n_0_[91] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [87]),
        .O(\data_p1[91]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[92]_i_1 
       (.I0(\data_p2_reg_n_0_[92] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [88]),
        .O(\data_p1[92]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[93]_i_1 
       (.I0(\data_p2_reg_n_0_[93] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [89]),
        .O(\data_p1[93]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[94]_i_1 
       (.I0(\data_p2_reg_n_0_[94] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [90]),
        .O(\data_p1[94]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h22B0)) 
    \data_p1[95]_i_1 
       (.I0(next_wreq),
        .I1(state__0[1]),
        .I2(AWVALID_Dummy),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg_n_0_[95] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [91]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(\data_p2_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(\data_p2_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [74]),
        .Q(\data_p2_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [75]),
        .Q(\data_p2_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [76]),
        .Q(\data_p2_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [77]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [78]),
        .Q(\data_p2_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [79]),
        .Q(\data_p2_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [80]),
        .Q(\data_p2_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [81]),
        .Q(\data_p2_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [82]),
        .Q(\data_p2_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [83]),
        .Q(\data_p2_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [84]),
        .Q(\data_p2_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [85]),
        .Q(\data_p2_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [86]),
        .Q(\data_p2_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [87]),
        .Q(\data_p2_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [88]),
        .Q(\data_p2_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [89]),
        .Q(\data_p2_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [90]),
        .Q(\data_p2_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [91]),
        .Q(\data_p2_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(axi_clk_m),
        .CE(E),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[13]_i_1 
       (.CI(\end_addr_reg[9]_i_1_n_0 ),
        .CO({\end_addr_reg[13]_i_1_n_0 ,\end_addr_reg[13]_i_1_n_1 ,\end_addr_reg[13]_i_1_n_2 ,\end_addr_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [11:8]),
        .O(\data_p1_reg[63]_0 [11:8]),
        .S(\end_addr_reg[13] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[17]_i_1 
       (.CI(\end_addr_reg[13]_i_1_n_0 ),
        .CO({\end_addr_reg[17]_i_1_n_0 ,\end_addr_reg[17]_i_1_n_1 ,\end_addr_reg[17]_i_1_n_2 ,\end_addr_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [15:12]),
        .O(\data_p1_reg[63]_0 [15:12]),
        .S(\end_addr_reg[17] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[21]_i_1 
       (.CI(\end_addr_reg[17]_i_1_n_0 ),
        .CO({\end_addr_reg[21]_i_1_n_0 ,\end_addr_reg[21]_i_1_n_1 ,\end_addr_reg[21]_i_1_n_2 ,\end_addr_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [19:16]),
        .O(\data_p1_reg[63]_0 [19:16]),
        .S(\end_addr_reg[21] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[25]_i_1 
       (.CI(\end_addr_reg[21]_i_1_n_0 ),
        .CO({\end_addr_reg[25]_i_1_n_0 ,\end_addr_reg[25]_i_1_n_1 ,\end_addr_reg[25]_i_1_n_2 ,\end_addr_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [23:20]),
        .O(\data_p1_reg[63]_0 [23:20]),
        .S(\end_addr_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[29]_i_1 
       (.CI(\end_addr_reg[25]_i_1_n_0 ),
        .CO({\end_addr_reg[29]_i_1_n_0 ,\end_addr_reg[29]_i_1_n_1 ,\end_addr_reg[29]_i_1_n_2 ,\end_addr_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [27:24]),
        .O(\data_p1_reg[63]_0 [27:24]),
        .S(\end_addr_reg[29] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[33]_i_1 
       (.CI(\end_addr_reg[29]_i_1_n_0 ),
        .CO({\end_addr_reg[33]_i_1_n_0 ,\end_addr_reg[33]_i_1_n_1 ,\end_addr_reg[33]_i_1_n_2 ,\end_addr_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_p1_reg[95]_0 [29:28]}),
        .O(\data_p1_reg[63]_0 [31:28]),
        .S({\data_p1_reg[95]_0 [31:30],\end_addr_reg[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[37]_i_1 
       (.CI(\end_addr_reg[33]_i_1_n_0 ),
        .CO({\end_addr_reg[37]_i_1_n_0 ,\end_addr_reg[37]_i_1_n_1 ,\end_addr_reg[37]_i_1_n_2 ,\end_addr_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [35:32]),
        .S(\data_p1_reg[95]_0 [35:32]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[41]_i_1 
       (.CI(\end_addr_reg[37]_i_1_n_0 ),
        .CO({\end_addr_reg[41]_i_1_n_0 ,\end_addr_reg[41]_i_1_n_1 ,\end_addr_reg[41]_i_1_n_2 ,\end_addr_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [39:36]),
        .S(\data_p1_reg[95]_0 [39:36]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[45]_i_1 
       (.CI(\end_addr_reg[41]_i_1_n_0 ),
        .CO({\end_addr_reg[45]_i_1_n_0 ,\end_addr_reg[45]_i_1_n_1 ,\end_addr_reg[45]_i_1_n_2 ,\end_addr_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [43:40]),
        .S(\data_p1_reg[95]_0 [43:40]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[49]_i_1 
       (.CI(\end_addr_reg[45]_i_1_n_0 ),
        .CO({\end_addr_reg[49]_i_1_n_0 ,\end_addr_reg[49]_i_1_n_1 ,\end_addr_reg[49]_i_1_n_2 ,\end_addr_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [47:44]),
        .S(\data_p1_reg[95]_0 [47:44]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[53]_i_1 
       (.CI(\end_addr_reg[49]_i_1_n_0 ),
        .CO({\end_addr_reg[53]_i_1_n_0 ,\end_addr_reg[53]_i_1_n_1 ,\end_addr_reg[53]_i_1_n_2 ,\end_addr_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [51:48]),
        .S(\data_p1_reg[95]_0 [51:48]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[57]_i_1 
       (.CI(\end_addr_reg[53]_i_1_n_0 ),
        .CO({\end_addr_reg[57]_i_1_n_0 ,\end_addr_reg[57]_i_1_n_1 ,\end_addr_reg[57]_i_1_n_2 ,\end_addr_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [55:52]),
        .S(\data_p1_reg[95]_0 [55:52]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_reg[5]_i_1_n_0 ,\end_addr_reg[5]_i_1_n_1 ,\end_addr_reg[5]_i_1_n_2 ,\end_addr_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [3:0]),
        .O(\data_p1_reg[63]_0 [3:0]),
        .S(\end_addr_reg[5] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[61]_i_1 
       (.CI(\end_addr_reg[57]_i_1_n_0 ),
        .CO({\end_addr_reg[61]_i_1_n_0 ,\end_addr_reg[61]_i_1_n_1 ,\end_addr_reg[61]_i_1_n_2 ,\end_addr_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[63]_0 [59:56]),
        .S(\data_p1_reg[95]_0 [59:56]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[63]_i_1 
       (.CI(\end_addr_reg[61]_i_1_n_0 ),
        .CO({\NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_reg[63]_i_1_O_UNCONNECTED [3:2],\data_p1_reg[63]_0 [61:60]}),
        .S({1'b0,1'b0,\data_p1_reg[95]_0 [61:60]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_reg[9]_i_1 
       (.CI(\end_addr_reg[5]_i_1_n_0 ),
        .CO({\end_addr_reg[9]_i_1_n_0 ,\end_addr_reg[9]_i_1_n_1 ,\end_addr_reg[9]_i_1_n_2 ,\end_addr_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\data_p1_reg[95]_0 [7:4]),
        .O(\data_p1_reg[63]_0 [7:4]),
        .S(\end_addr_reg[9] ));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_buf_reg[3]),
        .I1(last_sect_buf_reg_0[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_buf_reg[0]),
        .I1(last_sect_buf_reg_0[1]),
        .I2(last_sect_buf_reg[1]),
        .I3(last_sect_buf_reg_0[2]),
        .I4(last_sect_buf_reg_0[3]),
        .I5(last_sect_buf_reg[2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hF4F4D5F5)) 
    s_ready_t_i_1
       (.I0(state__0[1]),
        .I1(next_wreq),
        .I2(s_ready_t_reg_0),
        .I3(AWVALID_Dummy),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\data_p1_reg[95]_0 [10]),
        .I1(next_wreq),
        .I2(last_sect_buf_reg_0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\data_p1_reg[95]_0 [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\data_p1_reg[95]_0 [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\data_p1_reg[95]_0 [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\data_p1_reg[95]_0 [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\data_p1_reg[95]_0 [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\data_p1_reg[95]_0 [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\data_p1_reg[95]_0 [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\data_p1_reg[95]_0 [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\data_p1_reg[95]_0 [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\data_p1_reg[95]_0 [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\data_p1_reg[95]_0 [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\data_p1_reg[95]_0 [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\data_p1_reg[95]_0 [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\data_p1_reg[95]_0 [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\data_p1_reg[95]_0 [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\data_p1_reg[95]_0 [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\data_p1_reg[95]_0 [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\data_p1_reg[95]_0 [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\data_p1_reg[95]_0 [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\data_p1_reg[95]_0 [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\data_p1_reg[95]_0 [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\data_p1_reg[95]_0 [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\data_p1_reg[95]_0 [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\data_p1_reg[95]_0 [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\data_p1_reg[95]_0 [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\data_p1_reg[95]_0 [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\data_p1_reg[95]_0 [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\data_p1_reg[95]_0 [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\data_p1_reg[95]_0 [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\data_p1_reg[95]_0 [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\data_p1_reg[95]_0 [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\data_p1_reg[95]_0 [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\data_p1_reg[95]_0 [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\data_p1_reg[95]_0 [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\data_p1_reg[95]_0 [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\data_p1_reg[95]_0 [52]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\data_p1_reg[95]_0 [53]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\data_p1_reg[95]_0 [54]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\data_p1_reg[95]_0 [55]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\data_p1_reg[95]_0 [56]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\data_p1_reg[95]_0 [57]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\data_p1_reg[95]_0 [58]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\data_p1_reg[95]_0 [59]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\data_p1_reg[95]_0 [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\data_p1_reg[95]_0 [60]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\data_p1_reg[95]_0 [61]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\data_p1_reg[95]_0 [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\data_p1_reg[95]_0 [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\data_p1_reg[95]_0 [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\data_p1_reg[95]_0 [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\data_p1_reg[95]_0 [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \sect_len_buf[9]_i_3 
       (.I0(\sect_len_buf_reg[8] [1]),
        .I1(\sect_len_buf_reg[8]_0 [1]),
        .I2(\sect_len_buf_reg[8] [0]),
        .I3(\sect_len_buf_reg[8]_0 [0]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  LUT5 #(
    .INIT(32'hCFFF8080)) 
    \state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(AWVALID_Dummy),
        .I2(state),
        .I3(next_wreq),
        .I4(Q),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1 
       (.I0(next_wreq),
        .I1(Q),
        .I2(state),
        .I3(AWVALID_Dummy),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_reg_slice" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized0
   (rs_req_ready,
    ladma_mm_awvalid,
    \data_p1_reg[69]_0 ,
    SR,
    axi_clk_m,
    req_en__0,
    req_fifo_valid,
    ladma_mm_awready,
    D,
    E);
  output rs_req_ready;
  output ladma_mm_awvalid;
  output [67:0]\data_p1_reg[69]_0 ;
  input [0:0]SR;
  input axi_clk_m;
  input req_en__0;
  input req_fifo_valid;
  input ladma_mm_awready;
  input [67:0]D;
  input [0:0]E;

  wire [67:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire axi_clk_m;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1__0_n_0 ;
  wire \data_p1[67]_i_1__0_n_0 ;
  wire \data_p1[68]_i_1__0_n_0 ;
  wire \data_p1[69]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [67:0]\data_p1_reg[69]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[68] ;
  wire \data_p2_reg_n_0_[69] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire ladma_mm_awready;
  wire ladma_mm_awvalid;
  wire load_p1;
  wire [1:0]next__0;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__2_n_0;
  wire [1:1]state;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h000F0080)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[1]),
        .I3(ladma_mm_awready),
        .I4(state__0[0]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00880077FF800080)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(state__0[0]),
        .I4(ladma_mm_awready),
        .I5(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg_n_0_[33] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg_n_0_[34] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg_n_0_[35] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg_n_0_[36] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg_n_0_[37] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg_n_0_[38] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg_n_0_[39] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg_n_0_[40] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg_n_0_[41] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg_n_0_[42] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg_n_0_[43] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg_n_0_[44] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg_n_0_[45] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg_n_0_[46] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg_n_0_[47] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg_n_0_[48] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg_n_0_[49] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg_n_0_[50] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg_n_0_[51] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg_n_0_[52] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg_n_0_[53] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg_n_0_[54] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg_n_0_[55] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg_n_0_[56] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg_n_0_[57] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg_n_0_[58] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg_n_0_[59] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg_n_0_[60] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg_n_0_[61] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg_n_0_[62] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0080F088)) 
    \data_p1[63]_i_1__0 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(ladma_mm_awready),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(\data_p2_reg_n_0_[63] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg_n_0_[64] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg_n_0_[65] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p2_reg_n_0_[66] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(\data_p1[66]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p2_reg_n_0_[67] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(\data_p1[67]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[68]_i_1__0 
       (.I0(\data_p2_reg_n_0_[68] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[66]),
        .O(\data_p1[68]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[69]_i_1__0 
       (.I0(\data_p2_reg_n_0_[69] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[67]),
        .O(\data_p1[69]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[69]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[69]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[69]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(axi_clk_m),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[69]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[66]),
        .Q(\data_p2_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[67]),
        .Q(\data_p2_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(axi_clk_m),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF7FF00FF000F)) 
    s_ready_t_i_1__2
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(ladma_mm_awready),
        .I5(rs_req_ready),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(rs_req_ready),
        .R(SR));
  LUT6 #(
    .INIT(64'h8F8FFFFF88000000)) 
    \state[0]_i_2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(ladma_mm_awready),
        .I3(rs_req_ready),
        .I4(state),
        .I5(ladma_mm_awvalid),
        .O(\state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    \state[1]_i_1__2 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(ladma_mm_awvalid),
        .I4(ladma_mm_awready),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\state[0]_i_2_n_0 ),
        .Q(ladma_mm_awvalid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_reg_slice" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    Q,
    SR,
    axi_clk_m,
    resp_ready__1,
    ladma_mm_bvalid);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input axi_clk_m;
  input resp_ready__1;
  input ladma_mm_bvalid;

  wire [0:0]Q;
  wire [0:0]SR;
  wire axi_clk_m;
  wire ladma_mm_bvalid;
  wire [1:0]next__0;
  wire resp_ready__1;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(ladma_mm_bvalid),
        .I3(resp_ready__1),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(resp_ready__1),
        .I2(ladma_mm_bvalid),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hFF44DF55)) 
    s_ready_t_i_1__0
       (.I0(state__0[1]),
        .I1(resp_ready__1),
        .I2(ladma_mm_bvalid),
        .I3(s_ready_t_reg_0),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8080)) 
    \state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(ladma_mm_bvalid),
        .I2(state),
        .I3(resp_ready__1),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__0 
       (.I0(resp_ready__1),
        .I1(Q),
        .I2(state),
        .I3(ladma_mm_bvalid),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_reg_slice" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized2
   (s_ready_t_reg_0,
    Q,
    SR,
    axi_clk_m,
    RREADY_Dummy,
    ladma_mm_rvalid);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input axi_clk_m;
  input RREADY_Dummy;
  input ladma_mm_rvalid;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire [0:0]SR;
  wire axi_clk_m;
  wire ladma_mm_rvalid;
  wire [1:0]next__0;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0062)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(ladma_mm_rvalid),
        .I3(RREADY_Dummy),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(RREADY_Dummy),
        .I2(ladma_mm_rvalid),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hFF44DF55)) 
    s_ready_t_i_1__1
       (.I0(state__0[1]),
        .I1(RREADY_Dummy),
        .I2(ladma_mm_rvalid),
        .I3(s_ready_t_reg_0),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFA30F0F0)) 
    \state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(RREADY_Dummy),
        .I2(Q),
        .I3(ladma_mm_rvalid),
        .I4(state),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBBFB)) 
    \state[1]_i_1__1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(state),
        .I3(ladma_mm_rvalid),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_srl" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl
   (valid_length,
    \dout_reg[92]_0 ,
    S,
    \dout_reg[70]_0 ,
    \dout_reg[66]_0 ,
    \dout_reg[78]_0 ,
    \dout_reg[82]_0 ,
    \dout_reg[86]_0 ,
    \dout_reg[90]_0 ,
    \dout_reg[93]_0 ,
    tmp_valid_reg,
    \dout_reg[95]_0 ,
    AWREADY_Dummy,
    tmp_valid_reg_0,
    wrsp_ready,
    \dout_reg[95]_1 ,
    \dout_reg[0]_0 ,
    Q,
    in,
    \dout_reg[95]_2 ,
    axi_clk_m,
    SR);
  output valid_length;
  output [90:0]\dout_reg[92]_0 ;
  output [3:0]S;
  output [3:0]\dout_reg[70]_0 ;
  output [2:0]\dout_reg[66]_0 ;
  output [3:0]\dout_reg[78]_0 ;
  output [3:0]\dout_reg[82]_0 ;
  output [3:0]\dout_reg[86]_0 ;
  output [3:0]\dout_reg[90]_0 ;
  output [2:0]\dout_reg[93]_0 ;
  output tmp_valid_reg;
  input \dout_reg[95]_0 ;
  input AWREADY_Dummy;
  input tmp_valid_reg_0;
  input wrsp_ready;
  input \dout_reg[95]_1 ;
  input \dout_reg[0]_0 ;
  input [0:0]Q;
  input [93:0]in;
  input [3:0]\dout_reg[95]_2 ;
  input axi_clk_m;
  input [0:0]SR;

  wire AWREADY_Dummy;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire axi_clk_m;
  wire \dout_reg[0]_0 ;
  wire [2:0]\dout_reg[66]_0 ;
  wire [3:0]\dout_reg[70]_0 ;
  wire [3:0]\dout_reg[78]_0 ;
  wire [3:0]\dout_reg[82]_0 ;
  wire [3:0]\dout_reg[86]_0 ;
  wire [3:0]\dout_reg[90]_0 ;
  wire [90:0]\dout_reg[92]_0 ;
  wire [2:0]\dout_reg[93]_0 ;
  wire \dout_reg[95]_0 ;
  wire \dout_reg[95]_1 ;
  wire [3:0]\dout_reg[95]_2 ;
  wire [93:0]in;
  wire \mem_reg[13][0]_srl14_n_0 ;
  wire \mem_reg[13][10]_srl14_n_0 ;
  wire \mem_reg[13][11]_srl14_n_0 ;
  wire \mem_reg[13][12]_srl14_n_0 ;
  wire \mem_reg[13][13]_srl14_n_0 ;
  wire \mem_reg[13][14]_srl14_n_0 ;
  wire \mem_reg[13][15]_srl14_n_0 ;
  wire \mem_reg[13][16]_srl14_n_0 ;
  wire \mem_reg[13][17]_srl14_n_0 ;
  wire \mem_reg[13][18]_srl14_n_0 ;
  wire \mem_reg[13][19]_srl14_n_0 ;
  wire \mem_reg[13][1]_srl14_n_0 ;
  wire \mem_reg[13][20]_srl14_n_0 ;
  wire \mem_reg[13][21]_srl14_n_0 ;
  wire \mem_reg[13][22]_srl14_n_0 ;
  wire \mem_reg[13][23]_srl14_n_0 ;
  wire \mem_reg[13][24]_srl14_n_0 ;
  wire \mem_reg[13][25]_srl14_n_0 ;
  wire \mem_reg[13][26]_srl14_n_0 ;
  wire \mem_reg[13][27]_srl14_n_0 ;
  wire \mem_reg[13][28]_srl14_n_0 ;
  wire \mem_reg[13][29]_srl14_n_0 ;
  wire \mem_reg[13][2]_srl14_n_0 ;
  wire \mem_reg[13][30]_srl14_n_0 ;
  wire \mem_reg[13][31]_srl14_n_0 ;
  wire \mem_reg[13][32]_srl14_n_0 ;
  wire \mem_reg[13][33]_srl14_n_0 ;
  wire \mem_reg[13][34]_srl14_n_0 ;
  wire \mem_reg[13][35]_srl14_n_0 ;
  wire \mem_reg[13][36]_srl14_n_0 ;
  wire \mem_reg[13][37]_srl14_n_0 ;
  wire \mem_reg[13][38]_srl14_n_0 ;
  wire \mem_reg[13][39]_srl14_n_0 ;
  wire \mem_reg[13][3]_srl14_n_0 ;
  wire \mem_reg[13][40]_srl14_n_0 ;
  wire \mem_reg[13][41]_srl14_n_0 ;
  wire \mem_reg[13][42]_srl14_n_0 ;
  wire \mem_reg[13][43]_srl14_n_0 ;
  wire \mem_reg[13][44]_srl14_n_0 ;
  wire \mem_reg[13][45]_srl14_n_0 ;
  wire \mem_reg[13][46]_srl14_n_0 ;
  wire \mem_reg[13][47]_srl14_n_0 ;
  wire \mem_reg[13][48]_srl14_n_0 ;
  wire \mem_reg[13][49]_srl14_n_0 ;
  wire \mem_reg[13][4]_srl14_n_0 ;
  wire \mem_reg[13][50]_srl14_n_0 ;
  wire \mem_reg[13][51]_srl14_n_0 ;
  wire \mem_reg[13][52]_srl14_n_0 ;
  wire \mem_reg[13][53]_srl14_n_0 ;
  wire \mem_reg[13][54]_srl14_n_0 ;
  wire \mem_reg[13][55]_srl14_n_0 ;
  wire \mem_reg[13][56]_srl14_n_0 ;
  wire \mem_reg[13][57]_srl14_n_0 ;
  wire \mem_reg[13][58]_srl14_n_0 ;
  wire \mem_reg[13][59]_srl14_n_0 ;
  wire \mem_reg[13][5]_srl14_n_0 ;
  wire \mem_reg[13][60]_srl14_n_0 ;
  wire \mem_reg[13][61]_srl14_n_0 ;
  wire \mem_reg[13][64]_srl14_n_0 ;
  wire \mem_reg[13][65]_srl14_n_0 ;
  wire \mem_reg[13][66]_srl14_n_0 ;
  wire \mem_reg[13][67]_srl14_n_0 ;
  wire \mem_reg[13][68]_srl14_n_0 ;
  wire \mem_reg[13][69]_srl14_n_0 ;
  wire \mem_reg[13][6]_srl14_n_0 ;
  wire \mem_reg[13][70]_srl14_n_0 ;
  wire \mem_reg[13][71]_srl14_n_0 ;
  wire \mem_reg[13][72]_srl14_n_0 ;
  wire \mem_reg[13][73]_srl14_n_0 ;
  wire \mem_reg[13][74]_srl14_n_0 ;
  wire \mem_reg[13][75]_srl14_n_0 ;
  wire \mem_reg[13][76]_srl14_n_0 ;
  wire \mem_reg[13][77]_srl14_n_0 ;
  wire \mem_reg[13][78]_srl14_n_0 ;
  wire \mem_reg[13][79]_srl14_n_0 ;
  wire \mem_reg[13][7]_srl14_n_0 ;
  wire \mem_reg[13][80]_srl14_n_0 ;
  wire \mem_reg[13][81]_srl14_n_0 ;
  wire \mem_reg[13][82]_srl14_n_0 ;
  wire \mem_reg[13][83]_srl14_n_0 ;
  wire \mem_reg[13][84]_srl14_n_0 ;
  wire \mem_reg[13][85]_srl14_n_0 ;
  wire \mem_reg[13][86]_srl14_n_0 ;
  wire \mem_reg[13][87]_srl14_n_0 ;
  wire \mem_reg[13][88]_srl14_n_0 ;
  wire \mem_reg[13][89]_srl14_n_0 ;
  wire \mem_reg[13][8]_srl14_n_0 ;
  wire \mem_reg[13][90]_srl14_n_0 ;
  wire \mem_reg[13][91]_srl14_n_0 ;
  wire \mem_reg[13][92]_srl14_n_0 ;
  wire \mem_reg[13][93]_srl14_n_0 ;
  wire \mem_reg[13][94]_srl14_n_0 ;
  wire \mem_reg[13][95]_srl14_n_0 ;
  wire \mem_reg[13][9]_srl14_n_0 ;
  wire \mem_reg[14][0]_srl15_i_10_n_0 ;
  wire \mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \mem_reg[14][0]_srl15_i_5_n_0 ;
  wire \mem_reg[14][0]_srl15_i_6_n_0 ;
  wire \mem_reg[14][0]_srl15_i_7_n_0 ;
  wire \mem_reg[14][0]_srl15_i_8_n_0 ;
  wire \mem_reg[14][0]_srl15_i_9_n_0 ;
  wire pop;
  wire push;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire valid_length;
  wire valid_length03_in;
  wire [31:29]wreq_len;
  wire wrsp_ready;

  LUT5 #(
    .INIT(32'h8A00AAAA)) 
    \dout[95]_i_1 
       (.I0(\dout_reg[95]_0 ),
        .I1(AWREADY_Dummy),
        .I2(tmp_valid_reg_0),
        .I3(wrsp_ready),
        .I4(\dout_reg[95]_1 ),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][0]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [0]),
        .R(SR));
  FDRE \dout_reg[10] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][10]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [10]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][11]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [11]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][12]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [12]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][13]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [13]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][14]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [14]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][15]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [15]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][16]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [16]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][17]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [17]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][18]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [18]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][19]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [19]),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][1]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [1]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][20]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [20]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][21]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [21]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][22]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [22]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][23]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [23]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][24]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [24]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][25]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [25]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][26]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [26]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][27]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [27]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][28]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [28]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][29]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [29]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][2]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [2]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][30]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [30]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][31]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [31]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][32]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [32]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][33]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [33]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][34]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [34]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][35]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [35]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][36]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [36]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][37]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [37]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][38]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [38]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][39]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [39]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][3]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [3]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][40]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [40]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][41]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [41]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][42]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [42]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][43]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [43]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][44]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [44]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][45]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [45]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][46]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [46]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][47]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [47]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][48]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [48]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][49]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [49]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][4]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [4]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][50]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [50]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][51]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [51]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][52]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [52]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][53]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [53]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][54]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [54]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][55]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [55]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][56]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [56]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][57]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [57]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][58]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [58]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][59]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [59]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][5]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [5]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][60]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [60]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][61]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][64]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][65]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][66]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][67]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [65]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][68]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [66]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][69]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [67]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][6]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [6]),
        .R(SR));
  FDRE \dout_reg[70] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][70]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [68]),
        .R(SR));
  FDRE \dout_reg[71] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][71]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [69]),
        .R(SR));
  FDRE \dout_reg[72] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][72]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [70]),
        .R(SR));
  FDRE \dout_reg[73] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][73]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [71]),
        .R(SR));
  FDRE \dout_reg[74] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][74]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [72]),
        .R(SR));
  FDRE \dout_reg[75] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][75]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [73]),
        .R(SR));
  FDRE \dout_reg[76] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][76]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [74]),
        .R(SR));
  FDRE \dout_reg[77] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][77]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [75]),
        .R(SR));
  FDRE \dout_reg[78] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][78]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [76]),
        .R(SR));
  FDRE \dout_reg[79] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][79]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [77]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][7]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [7]),
        .R(SR));
  FDRE \dout_reg[80] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][80]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [78]),
        .R(SR));
  FDRE \dout_reg[81] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][81]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [79]),
        .R(SR));
  FDRE \dout_reg[82] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][82]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [80]),
        .R(SR));
  FDRE \dout_reg[83] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][83]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [81]),
        .R(SR));
  FDRE \dout_reg[84] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][84]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [82]),
        .R(SR));
  FDRE \dout_reg[85] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][85]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [83]),
        .R(SR));
  FDRE \dout_reg[86] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][86]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [84]),
        .R(SR));
  FDRE \dout_reg[87] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][87]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [85]),
        .R(SR));
  FDRE \dout_reg[88] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][88]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [86]),
        .R(SR));
  FDRE \dout_reg[89] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][89]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [87]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][8]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [8]),
        .R(SR));
  FDRE \dout_reg[90] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][90]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [88]),
        .R(SR));
  FDRE \dout_reg[91] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][91]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [89]),
        .R(SR));
  FDRE \dout_reg[92] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][92]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [90]),
        .R(SR));
  FDRE \dout_reg[93] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][93]_srl14_n_0 ),
        .Q(wreq_len[29]),
        .R(SR));
  FDRE \dout_reg[94] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][94]_srl14_n_0 ),
        .Q(wreq_len[30]),
        .R(SR));
  FDRE \dout_reg[95] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][95]_srl14_n_0 ),
        .Q(wreq_len[31]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[13][9]_srl14_n_0 ),
        .Q(\dout_reg[92]_0 [9]),
        .R(SR));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][0]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][0]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[0]),
        .Q(\mem_reg[13][0]_srl14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[13][0]_srl14_i_1 
       (.I0(\dout_reg[0]_0 ),
        .I1(Q),
        .O(push));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][10]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][10]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[10]),
        .Q(\mem_reg[13][10]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][11]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][11]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[11]),
        .Q(\mem_reg[13][11]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][12]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][12]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[12]),
        .Q(\mem_reg[13][12]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][13]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][13]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[13]),
        .Q(\mem_reg[13][13]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][14]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][14]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[14]),
        .Q(\mem_reg[13][14]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][15]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][15]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[15]),
        .Q(\mem_reg[13][15]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][16]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][16]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[16]),
        .Q(\mem_reg[13][16]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][17]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][17]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[17]),
        .Q(\mem_reg[13][17]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][18]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][18]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[18]),
        .Q(\mem_reg[13][18]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][19]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][19]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[19]),
        .Q(\mem_reg[13][19]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][1]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][1]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[1]),
        .Q(\mem_reg[13][1]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][20]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][20]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[20]),
        .Q(\mem_reg[13][20]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][21]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][21]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[21]),
        .Q(\mem_reg[13][21]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][22]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][22]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[22]),
        .Q(\mem_reg[13][22]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][23]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][23]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[23]),
        .Q(\mem_reg[13][23]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][24]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][24]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[24]),
        .Q(\mem_reg[13][24]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][25]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][25]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[25]),
        .Q(\mem_reg[13][25]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][26]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][26]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[26]),
        .Q(\mem_reg[13][26]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][27]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][27]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[27]),
        .Q(\mem_reg[13][27]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][28]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][28]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[28]),
        .Q(\mem_reg[13][28]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][29]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][29]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[29]),
        .Q(\mem_reg[13][29]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][2]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][2]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[2]),
        .Q(\mem_reg[13][2]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][30]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][30]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[30]),
        .Q(\mem_reg[13][30]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][31]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][31]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[31]),
        .Q(\mem_reg[13][31]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][32]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][32]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[32]),
        .Q(\mem_reg[13][32]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][33]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][33]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[33]),
        .Q(\mem_reg[13][33]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][34]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][34]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[34]),
        .Q(\mem_reg[13][34]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][35]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][35]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[35]),
        .Q(\mem_reg[13][35]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][36]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][36]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[36]),
        .Q(\mem_reg[13][36]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][37]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][37]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[37]),
        .Q(\mem_reg[13][37]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][38]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][38]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[38]),
        .Q(\mem_reg[13][38]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][39]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][39]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[39]),
        .Q(\mem_reg[13][39]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][3]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][3]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[3]),
        .Q(\mem_reg[13][3]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][40]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][40]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[40]),
        .Q(\mem_reg[13][40]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][41]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][41]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[41]),
        .Q(\mem_reg[13][41]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][42]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][42]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[42]),
        .Q(\mem_reg[13][42]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][43]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][43]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[43]),
        .Q(\mem_reg[13][43]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][44]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][44]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[44]),
        .Q(\mem_reg[13][44]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][45]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][45]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[45]),
        .Q(\mem_reg[13][45]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][46]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][46]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[46]),
        .Q(\mem_reg[13][46]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][47]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][47]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[47]),
        .Q(\mem_reg[13][47]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][48]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][48]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[48]),
        .Q(\mem_reg[13][48]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][49]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][49]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[49]),
        .Q(\mem_reg[13][49]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][4]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][4]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[4]),
        .Q(\mem_reg[13][4]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][50]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][50]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[50]),
        .Q(\mem_reg[13][50]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][51]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][51]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[51]),
        .Q(\mem_reg[13][51]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][52]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][52]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[52]),
        .Q(\mem_reg[13][52]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][53]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][53]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[53]),
        .Q(\mem_reg[13][53]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][54]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][54]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[54]),
        .Q(\mem_reg[13][54]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][55]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][55]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[55]),
        .Q(\mem_reg[13][55]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][56]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][56]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[56]),
        .Q(\mem_reg[13][56]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][57]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][57]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[57]),
        .Q(\mem_reg[13][57]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][58]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][58]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[58]),
        .Q(\mem_reg[13][58]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][59]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][59]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[59]),
        .Q(\mem_reg[13][59]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][5]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][5]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[5]),
        .Q(\mem_reg[13][5]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][60]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][60]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[60]),
        .Q(\mem_reg[13][60]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][61]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][61]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[61]),
        .Q(\mem_reg[13][61]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][64]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][64]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[62]),
        .Q(\mem_reg[13][64]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][65]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][65]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[63]),
        .Q(\mem_reg[13][65]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][66]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][66]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[64]),
        .Q(\mem_reg[13][66]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][67]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][67]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[65]),
        .Q(\mem_reg[13][67]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][68]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][68]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[66]),
        .Q(\mem_reg[13][68]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][69]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][69]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[67]),
        .Q(\mem_reg[13][69]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][6]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][6]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[6]),
        .Q(\mem_reg[13][6]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][70]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][70]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[68]),
        .Q(\mem_reg[13][70]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][71]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][71]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[69]),
        .Q(\mem_reg[13][71]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][72]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][72]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[70]),
        .Q(\mem_reg[13][72]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][73]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][73]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[71]),
        .Q(\mem_reg[13][73]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][74]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][74]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[72]),
        .Q(\mem_reg[13][74]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][75]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][75]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[73]),
        .Q(\mem_reg[13][75]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][76]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][76]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[74]),
        .Q(\mem_reg[13][76]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][77]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][77]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[75]),
        .Q(\mem_reg[13][77]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][78]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][78]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[76]),
        .Q(\mem_reg[13][78]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][79]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][79]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[77]),
        .Q(\mem_reg[13][79]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][7]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][7]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[7]),
        .Q(\mem_reg[13][7]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][80]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][80]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[78]),
        .Q(\mem_reg[13][80]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][81]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][81]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[79]),
        .Q(\mem_reg[13][81]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][82]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][82]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[80]),
        .Q(\mem_reg[13][82]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][83]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][83]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[81]),
        .Q(\mem_reg[13][83]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][84]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][84]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[82]),
        .Q(\mem_reg[13][84]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][85]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][85]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[83]),
        .Q(\mem_reg[13][85]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][86]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][86]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[84]),
        .Q(\mem_reg[13][86]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][87]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][87]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[85]),
        .Q(\mem_reg[13][87]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][88]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][88]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[86]),
        .Q(\mem_reg[13][88]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][89]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][89]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[87]),
        .Q(\mem_reg[13][89]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][8]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][8]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[8]),
        .Q(\mem_reg[13][8]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][90]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][90]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[88]),
        .Q(\mem_reg[13][90]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][91]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][91]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[89]),
        .Q(\mem_reg[13][91]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][92]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][92]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[90]),
        .Q(\mem_reg[13][92]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][93]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][93]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[91]),
        .Q(\mem_reg[13][93]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][94]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][94]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[92]),
        .Q(\mem_reg[13][94]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][95]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][95]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[93]),
        .Q(\mem_reg[13][95]_srl14_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[13][9]_srl14 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[13][9]_srl14 
       (.A0(\dout_reg[95]_2 [0]),
        .A1(\dout_reg[95]_2 [1]),
        .A2(\dout_reg[95]_2 [2]),
        .A3(\dout_reg[95]_2 [3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[9]),
        .Q(\mem_reg[13][9]_srl14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_10 
       (.I0(\dout_reg[92]_0 [82]),
        .I1(\dout_reg[92]_0 [83]),
        .I2(\dout_reg[92]_0 [84]),
        .I3(\dout_reg[92]_0 [85]),
        .O(\mem_reg[14][0]_srl15_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][0]_srl15_i_2 
       (.I0(valid_length03_in),
        .I1(wreq_len[31]),
        .O(valid_length));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_3 
       (.I0(\mem_reg[14][0]_srl15_i_4_n_0 ),
        .I1(\mem_reg[14][0]_srl15_i_5_n_0 ),
        .I2(\dout_reg[92]_0 [68]),
        .I3(\dout_reg[92]_0 [69]),
        .I4(\dout_reg[92]_0 [70]),
        .I5(\dout_reg[92]_0 [71]),
        .O(valid_length03_in));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_4 
       (.I0(\mem_reg[14][0]_srl15_i_6_n_0 ),
        .I1(\dout_reg[92]_0 [67]),
        .I2(\dout_reg[92]_0 [66]),
        .I3(\dout_reg[92]_0 [65]),
        .I4(\dout_reg[92]_0 [64]),
        .O(\mem_reg[14][0]_srl15_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_5 
       (.I0(\dout_reg[92]_0 [76]),
        .I1(\dout_reg[92]_0 [77]),
        .I2(\mem_reg[14][0]_srl15_i_7_n_0 ),
        .I3(\mem_reg[14][0]_srl15_i_8_n_0 ),
        .I4(\mem_reg[14][0]_srl15_i_9_n_0 ),
        .I5(\mem_reg[14][0]_srl15_i_10_n_0 ),
        .O(\mem_reg[14][0]_srl15_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mem_reg[14][0]_srl15_i_6 
       (.I0(\dout_reg[92]_0 [75]),
        .I1(\dout_reg[92]_0 [74]),
        .I2(\dout_reg[92]_0 [73]),
        .I3(\dout_reg[92]_0 [72]),
        .I4(\dout_reg[92]_0 [62]),
        .I5(\dout_reg[92]_0 [63]),
        .O(\mem_reg[14][0]_srl15_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_7 
       (.I0(\dout_reg[92]_0 [86]),
        .I1(\dout_reg[92]_0 [87]),
        .I2(\dout_reg[92]_0 [88]),
        .I3(\dout_reg[92]_0 [89]),
        .O(\mem_reg[14][0]_srl15_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_8 
       (.I0(\dout_reg[92]_0 [90]),
        .I1(wreq_len[29]),
        .I2(wreq_len[31]),
        .I3(wreq_len[30]),
        .O(\mem_reg[14][0]_srl15_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mem_reg[14][0]_srl15_i_9 
       (.I0(\dout_reg[92]_0 [78]),
        .I1(\dout_reg[92]_0 [79]),
        .I2(\dout_reg[92]_0 [80]),
        .I3(\dout_reg[92]_0 [81]),
        .O(\mem_reg[14][0]_srl15_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_1
       (.I0(\dout_reg[92]_0 [68]),
        .O(\dout_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_2
       (.I0(\dout_reg[92]_0 [67]),
        .O(\dout_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_3
       (.I0(\dout_reg[92]_0 [66]),
        .O(\dout_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__0_i_4
       (.I0(\dout_reg[92]_0 [65]),
        .O(\dout_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_1
       (.I0(\dout_reg[92]_0 [72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_2
       (.I0(\dout_reg[92]_0 [71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_3
       (.I0(\dout_reg[92]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__1_i_4
       (.I0(\dout_reg[92]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_1
       (.I0(\dout_reg[92]_0 [76]),
        .O(\dout_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_2
       (.I0(\dout_reg[92]_0 [75]),
        .O(\dout_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_3
       (.I0(\dout_reg[92]_0 [74]),
        .O(\dout_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__2_i_4
       (.I0(\dout_reg[92]_0 [73]),
        .O(\dout_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_1
       (.I0(\dout_reg[92]_0 [80]),
        .O(\dout_reg[82]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_2
       (.I0(\dout_reg[92]_0 [79]),
        .O(\dout_reg[82]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_3
       (.I0(\dout_reg[92]_0 [78]),
        .O(\dout_reg[82]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__3_i_4
       (.I0(\dout_reg[92]_0 [77]),
        .O(\dout_reg[82]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_1
       (.I0(\dout_reg[92]_0 [84]),
        .O(\dout_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_2
       (.I0(\dout_reg[92]_0 [83]),
        .O(\dout_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_3
       (.I0(\dout_reg[92]_0 [82]),
        .O(\dout_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__4_i_4
       (.I0(\dout_reg[92]_0 [81]),
        .O(\dout_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_1
       (.I0(\dout_reg[92]_0 [88]),
        .O(\dout_reg[90]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_2
       (.I0(\dout_reg[92]_0 [87]),
        .O(\dout_reg[90]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_3
       (.I0(\dout_reg[92]_0 [86]),
        .O(\dout_reg[90]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__5_i_4
       (.I0(\dout_reg[92]_0 [85]),
        .O(\dout_reg[90]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_1
       (.I0(wreq_len[29]),
        .O(\dout_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_2
       (.I0(\dout_reg[92]_0 [90]),
        .O(\dout_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry__6_i_3
       (.I0(\dout_reg[92]_0 [89]),
        .O(\dout_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_1
       (.I0(\dout_reg[92]_0 [64]),
        .O(\dout_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_2
       (.I0(\dout_reg[92]_0 [63]),
        .O(\dout_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_len0_carry_i_3
       (.I0(\dout_reg[92]_0 [62]),
        .O(\dout_reg[66]_0 [0]));
  LUT6 #(
    .INIT(64'h0000A000CCCCECCC)) 
    tmp_valid_i_1
       (.I0(valid_length03_in),
        .I1(tmp_valid_reg_0),
        .I2(\dout_reg[95]_1 ),
        .I3(wrsp_ready),
        .I4(wreq_len[31]),
        .I5(AWREADY_Dummy),
        .O(tmp_valid_reg));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_srl" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0
   (full_n_reg,
    \dout_reg[0]_0 ,
    axi_reset_m_n_0,
    p_12_in,
    p_8_in,
    E,
    full_n_reg_0,
    D,
    \raddr_reg[1] ,
    \mOutPtr_reg[0] ,
    resp_ready__1,
    empty_n_reg,
    valid_length,
    Q,
    axi_clk_m,
    SR,
    axi_reset_m_n,
    full_n_reg_1,
    \tmp_addr_reg[63] ,
    wrsp_valid,
    dout_vld_reg,
    \mOutPtr_reg[4] ,
    wreq_valid,
    \tmp_addr_reg[63]_0 ,
    AWREADY_Dummy,
    last_resp,
    dout_vld_reg_0,
    dout_vld_reg_1,
    need_wrsp);
  output full_n_reg;
  output \dout_reg[0]_0 ;
  output axi_reset_m_n_0;
  output p_12_in;
  output p_8_in;
  output [0:0]E;
  output full_n_reg_0;
  output [2:0]D;
  output [0:0]\raddr_reg[1] ;
  output [3:0]\mOutPtr_reg[0] ;
  output resp_ready__1;
  output empty_n_reg;
  input valid_length;
  input [3:0]Q;
  input axi_clk_m;
  input [0:0]SR;
  input axi_reset_m_n;
  input full_n_reg_1;
  input \tmp_addr_reg[63] ;
  input wrsp_valid;
  input dout_vld_reg;
  input [4:0]\mOutPtr_reg[4] ;
  input wreq_valid;
  input \tmp_addr_reg[63]_0 ;
  input AWREADY_Dummy;
  input last_resp;
  input [0:0]dout_vld_reg_0;
  input dout_vld_reg_1;
  input need_wrsp;

  wire AWREADY_Dummy;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire axi_reset_m_n_0;
  wire \dout_reg[0]_0 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire last_resp;
  wire [3:0]\mOutPtr_reg[0] ;
  wire [4:0]\mOutPtr_reg[4] ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire need_wrsp;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire \raddr[3]_i_3__0_n_0 ;
  wire [0:0]\raddr_reg[1] ;
  wire resp_ready__1;
  wire \tmp_addr_reg[63] ;
  wire \tmp_addr_reg[63]_0 ;
  wire valid_length;
  wire wreq_valid;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'h80AA0000AAAAAAAA)) 
    \dout[0]_i_1 
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(dout_vld_reg_1),
        .I5(wrsp_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFAAAAAAFFFFAAAA)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg),
        .I1(last_resp),
        .I2(dout_vld_reg_0),
        .I3(\dout_reg[0]_0 ),
        .I4(wrsp_valid),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h70007070)) 
    empty_n_i_3__0
       (.I0(\tmp_addr_reg[63] ),
        .I1(full_n_reg),
        .I2(dout_vld_reg),
        .I3(full_n_reg_0),
        .I4(wrsp_valid),
        .O(p_8_in));
  LUT5 #(
    .INIT(32'hDDFFDDF5)) 
    full_n_i_1__1
       (.I0(axi_reset_m_n),
        .I1(full_n_reg_1),
        .I2(\tmp_addr_reg[63] ),
        .I3(p_12_in),
        .I4(p_8_in),
        .O(axi_reset_m_n_0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [2]),
        .I3(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [3]),
        .I3(\mOutPtr_reg[4] [2]),
        .I4(\mOutPtr_reg[4] [1]),
        .O(\mOutPtr_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \mOutPtr[4]_i_1__0 
       (.I0(wrsp_valid),
        .I1(full_n_reg_0),
        .I2(dout_vld_reg),
        .I3(full_n_reg),
        .I4(\tmp_addr_reg[63] ),
        .O(E));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__0 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4] [0]),
        .I2(\mOutPtr_reg[4] [4]),
        .I3(\mOutPtr_reg[4] [1]),
        .I4(\mOutPtr_reg[4] [2]),
        .I5(\mOutPtr_reg[4] [3]),
        .O(\mOutPtr_reg[0] [3]));
  LUT5 #(
    .INIT(32'h88080808)) 
    \mOutPtr[4]_i_3__2 
       (.I0(dout_vld_reg_1),
        .I1(wrsp_valid),
        .I2(\dout_reg[0]_0 ),
        .I3(dout_vld_reg_0),
        .I4(last_resp),
        .O(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \mOutPtr[4]_i_4 
       (.I0(dout_vld_reg),
        .I1(full_n_reg_0),
        .I2(wrsp_valid),
        .I3(\tmp_addr_reg[63] ),
        .I4(full_n_reg),
        .O(p_12_in));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(full_n_reg),
        .CLK(axi_clk_m),
        .D(valid_length),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\tmp_addr_reg[63] ),
        .I1(wreq_valid),
        .I2(\tmp_addr_reg[63]_0 ),
        .I3(AWREADY_Dummy),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout_vld_reg),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__0 
       (.I0(Q[2]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF0F0FFFEF0F0F)) 
    \raddr[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3__0_n_0 ),
        .I3(Q[2]),
        .I4(p_8_in),
        .I5(Q[0]),
        .O(\raddr_reg[1] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__0 
       (.I0(Q[3]),
        .I1(dout_vld_reg),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \raddr[3]_i_3__0 
       (.I0(p_12_in),
        .I1(dout_vld_reg),
        .O(\raddr[3]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    s_ready_t_i_2
       (.I0(\dout_reg[0]_0 ),
        .I1(dout_vld_reg_1),
        .I2(last_resp),
        .I3(need_wrsp),
        .O(resp_ready__1));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_srl" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized0_13
   (last_resp,
    empty_n_reg,
    Q,
    axi_clk_m,
    SR,
    \could_multi_bursts.last_loop__6 ,
    \dout_reg[0]_0 ,
    \dout_reg[0]_1 ,
    \dout_reg[0]_2 ,
    fifo_burst_ready,
    \dout_reg[0]_3 ,
    AWREADY_Dummy_0,
    dout_vld_reg,
    dout_vld_reg_0,
    wrsp_type,
    ursp_ready,
    dout_vld_reg_1);
  output last_resp;
  output empty_n_reg;
  input [3:0]Q;
  input axi_clk_m;
  input [0:0]SR;
  input \could_multi_bursts.last_loop__6 ;
  input \dout_reg[0]_0 ;
  input \dout_reg[0]_1 ;
  input \dout_reg[0]_2 ;
  input fifo_burst_ready;
  input \dout_reg[0]_3 ;
  input AWREADY_Dummy_0;
  input dout_vld_reg;
  input [0:0]dout_vld_reg_0;
  input wrsp_type;
  input ursp_ready;
  input dout_vld_reg_1;

  wire AWREADY_Dummy_0;
  wire [3:0]Q;
  wire [0:0]SR;
  wire aw2b_info;
  wire axi_clk_m;
  wire \could_multi_bursts.last_loop__6 ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_burst_ready;
  wire last_resp;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire pop;
  wire push;
  wire ursp_ready;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \dout[0]_i_1__0 
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(wrsp_type),
        .I3(ursp_ready),
        .I4(last_resp),
        .I5(dout_vld_reg_1),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(last_resp),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    dout_vld_i_1__6
       (.I0(dout_vld_reg),
        .I1(dout_vld_reg_0),
        .I2(wrsp_type),
        .I3(ursp_ready),
        .I4(last_resp),
        .I5(dout_vld_reg_1),
        .O(empty_n_reg));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(aw2b_info),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1__1 
       (.I0(\dout_reg[0]_1 ),
        .I1(\dout_reg[0]_2 ),
        .I2(fifo_burst_ready),
        .I3(\dout_reg[0]_3 ),
        .I4(AWREADY_Dummy_0),
        .O(push));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_2__1 
       (.I0(\could_multi_bursts.last_loop__6 ),
        .I1(\dout_reg[0]_0 ),
        .O(aw2b_info));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_srl" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized2
   (axi_reset_m_n_0,
    axi_reset_m_n_1,
    E,
    p_8_in,
    D,
    p_12_in,
    \mOutPtr_reg[0] ,
    dout_vld_reg,
    in,
    \sect_len_buf_reg[7] ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    empty_n_reg,
    WVALID_Dummy_reg,
    full_n_reg,
    axi_reset_m_n,
    full_n_reg_0,
    \mOutPtr_reg[4] ,
    \could_multi_bursts.next_loop ,
    Q,
    dout_vld_reg_0,
    \len_cnt_reg[7] ,
    \mOutPtr_reg[4]_0 ,
    \dout_reg[5]_0 ,
    WVALID_Dummy,
    \len_cnt_reg[7]_0 ,
    WREADY_Dummy,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[8]_0 ,
    \mOutPtr_reg[4]_1 ,
    fifo_resp_ready,
    \mOutPtr_reg[4]_2 ,
    AWREADY_Dummy_0,
    WLAST_Dummy_reg,
    axi_clk_m,
    SR);
  output [0:0]axi_reset_m_n_0;
  output axi_reset_m_n_1;
  output [0:0]E;
  output p_8_in;
  output [2:0]D;
  output p_12_in;
  output [3:0]\mOutPtr_reg[0] ;
  output [0:0]dout_vld_reg;
  output [5:0]in;
  output \sect_len_buf_reg[7] ;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output empty_n_reg;
  output WVALID_Dummy_reg;
  output [0:0]full_n_reg;
  input axi_reset_m_n;
  input full_n_reg_0;
  input \mOutPtr_reg[4] ;
  input \could_multi_bursts.next_loop ;
  input [3:0]Q;
  input dout_vld_reg_0;
  input \len_cnt_reg[7] ;
  input [4:0]\mOutPtr_reg[4]_0 ;
  input [7:0]\dout_reg[5]_0 ;
  input WVALID_Dummy;
  input \len_cnt_reg[7]_0 ;
  input WREADY_Dummy;
  input [9:0]\sect_len_buf_reg[8] ;
  input [3:0]\sect_len_buf_reg[8]_0 ;
  input \mOutPtr_reg[4]_1 ;
  input fifo_resp_ready;
  input \mOutPtr_reg[4]_2 ;
  input AWREADY_Dummy_0;
  input WLAST_Dummy_reg;
  input axi_clk_m;
  input [0:0]SR;

  wire AWREADY_Dummy_0;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire [0:0]axi_reset_m_n_0;
  wire axi_reset_m_n_1;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.next_loop ;
  wire \dout[5]_i_3_n_0 ;
  wire \dout[5]_i_4_n_0 ;
  wire \dout[5]_i_5_n_0 ;
  wire [7:0]\dout_reg[5]_0 ;
  wire \dout_reg_n_0_[0] ;
  wire \dout_reg_n_0_[1] ;
  wire \dout_reg_n_0_[2] ;
  wire \dout_reg_n_0_[3] ;
  wire \dout_reg_n_0_[4] ;
  wire \dout_reg_n_0_[5] ;
  wire [0:0]dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n_reg;
  wire fifo_resp_ready;
  wire [0:0]full_n_reg;
  wire full_n_reg_0;
  wire [5:0]in;
  wire \len_cnt_reg[7] ;
  wire \len_cnt_reg[7]_0 ;
  wire [3:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[4] ;
  wire [4:0]\mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire \mOutPtr_reg[4]_2 ;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire next_burst;
  wire p_12_in;
  wire p_8_in;
  wire pop;
  wire push;
  wire \raddr[3]_i_3__1_n_0 ;
  wire \sect_len_buf_reg[7] ;
  wire [9:0]\sect_len_buf_reg[8] ;
  wire [3:0]\sect_len_buf_reg[8]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    WLAST_Dummy_i_1
       (.I0(next_burst),
        .I1(\len_cnt_reg[7]_0 ),
        .I2(WREADY_Dummy),
        .I3(WLAST_Dummy_reg),
        .O(WVALID_Dummy_reg));
  LUT3 #(
    .INIT(8'hB0)) 
    \dout[5]_i_1 
       (.I0(next_burst),
        .I1(\len_cnt_reg[7] ),
        .I2(dout_vld_reg_0),
        .O(pop));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dout[5]_i_2 
       (.I0(\dout_reg[5]_0 [6]),
        .I1(\dout_reg[5]_0 [7]),
        .I2(\dout[5]_i_3_n_0 ),
        .I3(\dout[5]_i_4_n_0 ),
        .I4(\dout[5]_i_5_n_0 ),
        .I5(dout_vld_reg),
        .O(next_burst));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_3 
       (.I0(\dout_reg[5]_0 [4]),
        .I1(\dout_reg_n_0_[4] ),
        .I2(\dout_reg[5]_0 [3]),
        .I3(\dout_reg_n_0_[3] ),
        .O(\dout[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_4 
       (.I0(\dout_reg[5]_0 [1]),
        .I1(\dout_reg_n_0_[1] ),
        .I2(\dout_reg[5]_0 [0]),
        .I3(\dout_reg_n_0_[0] ),
        .O(\dout[5]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \dout[5]_i_5 
       (.I0(\dout_reg[5]_0 [5]),
        .I1(\dout_reg_n_0_[5] ),
        .I2(\dout_reg[5]_0 [2]),
        .I3(\dout_reg_n_0_[2] ),
        .O(\dout[5]_i_5_n_0 ));
  FDRE \dout_reg[0] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \dout_reg[1] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[3] ),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[4] ),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__3
       (.I0(dout_vld_reg_0),
        .I1(\len_cnt_reg[7] ),
        .I2(next_burst),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'h70700070)) 
    empty_n_i_3__1
       (.I0(\mOutPtr_reg[4] ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(dout_vld_reg_0),
        .I3(\len_cnt_reg[7] ),
        .I4(next_burst),
        .O(p_8_in));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1__4
       (.I0(axi_reset_m_n),
        .I1(full_n_reg_0),
        .I2(\mOutPtr_reg[4] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pop),
        .O(axi_reset_m_n_1));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(axi_reset_m_n),
        .O(axi_reset_m_n_0));
  LUT4 #(
    .INIT(16'h8808)) 
    \len_cnt[7]_i_2 
       (.I0(WVALID_Dummy),
        .I1(\len_cnt_reg[7] ),
        .I2(\len_cnt_reg[7]_0 ),
        .I3(WREADY_Dummy),
        .O(dout_vld_reg));
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_0 [0]),
        .I2(\mOutPtr_reg[4]_0 [1]),
        .O(\mOutPtr_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_0 [0]),
        .I2(\mOutPtr_reg[4]_0 [2]),
        .I3(\mOutPtr_reg[4]_0 [1]),
        .O(\mOutPtr_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'h78F0F0E1)) 
    \mOutPtr[3]_i_1__2 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_0 [0]),
        .I2(\mOutPtr_reg[4]_0 [3]),
        .I3(\mOutPtr_reg[4]_0 [2]),
        .I4(\mOutPtr_reg[4]_0 [1]),
        .O(\mOutPtr_reg[0] [2]));
  LUT6 #(
    .INIT(64'h65AAAAAAAAAAAAAA)) 
    \mOutPtr[4]_i_1__6 
       (.I0(pop),
        .I1(AWREADY_Dummy_0),
        .I2(\mOutPtr_reg[4]_2 ),
        .I3(fifo_resp_ready),
        .I4(\mOutPtr_reg[4]_1 ),
        .I5(\mOutPtr_reg[4] ),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h78F0F0F0F0F0F0E1)) 
    \mOutPtr[4]_i_2__1 
       (.I0(p_12_in),
        .I1(\mOutPtr_reg[4]_0 [0]),
        .I2(\mOutPtr_reg[4]_0 [4]),
        .I3(\mOutPtr_reg[4]_0 [1]),
        .I4(\mOutPtr_reg[4]_0 [2]),
        .I5(\mOutPtr_reg[4]_0 [3]),
        .O(\mOutPtr_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(dout_vld_reg_0),
        .I3(\len_cnt_reg[7] ),
        .I4(next_burst),
        .O(p_12_in));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[0]),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \mem_reg[14][0]_srl15_i_1__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(\mOutPtr_reg[4]_1 ),
        .I2(fifo_resp_ready),
        .I3(\mOutPtr_reg[4]_2 ),
        .I4(AWREADY_Dummy_0),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][0]_srl15_i_2__0 
       (.I0(\sect_len_buf_reg[8] [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  LUT5 #(
    .INIT(32'h90090000)) 
    \mem_reg[14][0]_srl15_i_3__0 
       (.I0(\sect_len_buf_reg[8] [7]),
        .I1(\sect_len_buf_reg[8]_0 [1]),
        .I2(\sect_len_buf_reg[8] [8]),
        .I3(\sect_len_buf_reg[8]_0 [2]),
        .I4(\could_multi_bursts.loop_cnt_reg[0] ),
        .O(\sect_len_buf_reg[7] ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[1]),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[2]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][2]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[3]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[4]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][4]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] [4]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[4]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[5]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[14][5]_srl15_i_1 
       (.I0(\sect_len_buf_reg[8] [5]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \raddr[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout_vld_reg_0),
        .I3(p_12_in),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'h6AAAAA95)) 
    \raddr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(dout_vld_reg_0),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF0FFF0FFF0FEF0F)) 
    \raddr[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(\raddr[3]_i_3__1_n_0 ),
        .I3(p_8_in),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \raddr[3]_i_2__1 
       (.I0(Q[3]),
        .I1(dout_vld_reg_0),
        .I2(p_12_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \raddr[3]_i_3__1 
       (.I0(next_burst),
        .I1(\len_cnt_reg[7] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\mOutPtr_reg[4] ),
        .I4(dout_vld_reg_0),
        .O(\raddr[3]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sect_len_buf[9]_i_4 
       (.I0(\sect_len_buf_reg[8]_0 [0]),
        .I1(\sect_len_buf_reg[8] [6]),
        .I2(\sect_len_buf_reg[8]_0 [3]),
        .I3(\sect_len_buf_reg[8] [9]),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_srl" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized3
   (SR,
    \dout_reg[69]_0 ,
    \dout_reg[69]_1 ,
    rs_req_ready,
    req_en__0,
    \dout_reg[69]_2 ,
    axi_reset_m_n,
    \dout_reg[2]_0 ,
    \dout_reg[2]_1 ,
    in,
    Q,
    axi_clk_m);
  output [0:0]SR;
  output [67:0]\dout_reg[69]_0 ;
  input \dout_reg[69]_1 ;
  input rs_req_ready;
  input req_en__0;
  input \dout_reg[69]_2 ;
  input axi_reset_m_n;
  input \dout_reg[2]_0 ;
  input \dout_reg[2]_1 ;
  input [67:0]in;
  input [3:0]Q;
  input axi_clk_m;

  wire [3:0]Q;
  wire [0:0]SR;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire \dout_reg[2]_0 ;
  wire \dout_reg[2]_1 ;
  wire [67:0]\dout_reg[69]_0 ;
  wire \dout_reg[69]_1 ;
  wire \dout_reg[69]_2 ;
  wire [67:0]in;
  wire \mem_reg[14][10]_srl15_n_0 ;
  wire \mem_reg[14][11]_srl15_n_0 ;
  wire \mem_reg[14][12]_srl15_n_0 ;
  wire \mem_reg[14][13]_srl15_n_0 ;
  wire \mem_reg[14][14]_srl15_n_0 ;
  wire \mem_reg[14][15]_srl15_n_0 ;
  wire \mem_reg[14][16]_srl15_n_0 ;
  wire \mem_reg[14][17]_srl15_n_0 ;
  wire \mem_reg[14][18]_srl15_n_0 ;
  wire \mem_reg[14][19]_srl15_n_0 ;
  wire \mem_reg[14][20]_srl15_n_0 ;
  wire \mem_reg[14][21]_srl15_n_0 ;
  wire \mem_reg[14][22]_srl15_n_0 ;
  wire \mem_reg[14][23]_srl15_n_0 ;
  wire \mem_reg[14][24]_srl15_n_0 ;
  wire \mem_reg[14][25]_srl15_n_0 ;
  wire \mem_reg[14][26]_srl15_n_0 ;
  wire \mem_reg[14][27]_srl15_n_0 ;
  wire \mem_reg[14][28]_srl15_n_0 ;
  wire \mem_reg[14][29]_srl15_n_0 ;
  wire \mem_reg[14][2]_srl15_n_0 ;
  wire \mem_reg[14][30]_srl15_n_0 ;
  wire \mem_reg[14][31]_srl15_n_0 ;
  wire \mem_reg[14][32]_srl15_n_0 ;
  wire \mem_reg[14][33]_srl15_n_0 ;
  wire \mem_reg[14][34]_srl15_n_0 ;
  wire \mem_reg[14][35]_srl15_n_0 ;
  wire \mem_reg[14][36]_srl15_n_0 ;
  wire \mem_reg[14][37]_srl15_n_0 ;
  wire \mem_reg[14][38]_srl15_n_0 ;
  wire \mem_reg[14][39]_srl15_n_0 ;
  wire \mem_reg[14][3]_srl15_n_0 ;
  wire \mem_reg[14][40]_srl15_n_0 ;
  wire \mem_reg[14][41]_srl15_n_0 ;
  wire \mem_reg[14][42]_srl15_n_0 ;
  wire \mem_reg[14][43]_srl15_n_0 ;
  wire \mem_reg[14][44]_srl15_n_0 ;
  wire \mem_reg[14][45]_srl15_n_0 ;
  wire \mem_reg[14][46]_srl15_n_0 ;
  wire \mem_reg[14][47]_srl15_n_0 ;
  wire \mem_reg[14][48]_srl15_n_0 ;
  wire \mem_reg[14][49]_srl15_n_0 ;
  wire \mem_reg[14][4]_srl15_n_0 ;
  wire \mem_reg[14][50]_srl15_n_0 ;
  wire \mem_reg[14][51]_srl15_n_0 ;
  wire \mem_reg[14][52]_srl15_n_0 ;
  wire \mem_reg[14][53]_srl15_n_0 ;
  wire \mem_reg[14][54]_srl15_n_0 ;
  wire \mem_reg[14][55]_srl15_n_0 ;
  wire \mem_reg[14][56]_srl15_n_0 ;
  wire \mem_reg[14][57]_srl15_n_0 ;
  wire \mem_reg[14][58]_srl15_n_0 ;
  wire \mem_reg[14][59]_srl15_n_0 ;
  wire \mem_reg[14][5]_srl15_n_0 ;
  wire \mem_reg[14][60]_srl15_n_0 ;
  wire \mem_reg[14][61]_srl15_n_0 ;
  wire \mem_reg[14][62]_srl15_n_0 ;
  wire \mem_reg[14][63]_srl15_n_0 ;
  wire \mem_reg[14][64]_srl15_n_0 ;
  wire \mem_reg[14][65]_srl15_n_0 ;
  wire \mem_reg[14][66]_srl15_n_0 ;
  wire \mem_reg[14][67]_srl15_n_0 ;
  wire \mem_reg[14][68]_srl15_n_0 ;
  wire \mem_reg[14][69]_srl15_n_0 ;
  wire \mem_reg[14][6]_srl15_n_0 ;
  wire \mem_reg[14][7]_srl15_n_0 ;
  wire \mem_reg[14][8]_srl15_n_0 ;
  wire \mem_reg[14][9]_srl15_n_0 ;
  wire pop;
  wire push;
  wire req_en__0;
  wire rs_req_ready;

  LUT4 #(
    .INIT(16'hD500)) 
    \dout[69]_i_1 
       (.I0(\dout_reg[69]_1 ),
        .I1(rs_req_ready),
        .I2(req_en__0),
        .I3(\dout_reg[69]_2 ),
        .O(pop));
  FDRE \dout_reg[10] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][10]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [8]),
        .R(SR));
  FDRE \dout_reg[11] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][11]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [9]),
        .R(SR));
  FDRE \dout_reg[12] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][12]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [10]),
        .R(SR));
  FDRE \dout_reg[13] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][13]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [11]),
        .R(SR));
  FDRE \dout_reg[14] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][14]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [12]),
        .R(SR));
  FDRE \dout_reg[15] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][15]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [13]),
        .R(SR));
  FDRE \dout_reg[16] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][16]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [14]),
        .R(SR));
  FDRE \dout_reg[17] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][17]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [15]),
        .R(SR));
  FDRE \dout_reg[18] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][18]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [16]),
        .R(SR));
  FDRE \dout_reg[19] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][19]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [17]),
        .R(SR));
  FDRE \dout_reg[20] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][20]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [18]),
        .R(SR));
  FDRE \dout_reg[21] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][21]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [19]),
        .R(SR));
  FDRE \dout_reg[22] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][22]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [20]),
        .R(SR));
  FDRE \dout_reg[23] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][23]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [21]),
        .R(SR));
  FDRE \dout_reg[24] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][24]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [22]),
        .R(SR));
  FDRE \dout_reg[25] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][25]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [23]),
        .R(SR));
  FDRE \dout_reg[26] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][26]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [24]),
        .R(SR));
  FDRE \dout_reg[27] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][27]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [25]),
        .R(SR));
  FDRE \dout_reg[28] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][28]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [26]),
        .R(SR));
  FDRE \dout_reg[29] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][29]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [27]),
        .R(SR));
  FDRE \dout_reg[2] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][2]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [0]),
        .R(SR));
  FDRE \dout_reg[30] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][30]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [28]),
        .R(SR));
  FDRE \dout_reg[31] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][31]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [29]),
        .R(SR));
  FDRE \dout_reg[32] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][32]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [30]),
        .R(SR));
  FDRE \dout_reg[33] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][33]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [31]),
        .R(SR));
  FDRE \dout_reg[34] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][34]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [32]),
        .R(SR));
  FDRE \dout_reg[35] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][35]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [33]),
        .R(SR));
  FDRE \dout_reg[36] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][36]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [34]),
        .R(SR));
  FDRE \dout_reg[37] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][37]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [35]),
        .R(SR));
  FDRE \dout_reg[38] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][38]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [36]),
        .R(SR));
  FDRE \dout_reg[39] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][39]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [37]),
        .R(SR));
  FDRE \dout_reg[3] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][3]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [1]),
        .R(SR));
  FDRE \dout_reg[40] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][40]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [38]),
        .R(SR));
  FDRE \dout_reg[41] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][41]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [39]),
        .R(SR));
  FDRE \dout_reg[42] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][42]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [40]),
        .R(SR));
  FDRE \dout_reg[43] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][43]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [41]),
        .R(SR));
  FDRE \dout_reg[44] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][44]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [42]),
        .R(SR));
  FDRE \dout_reg[45] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][45]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [43]),
        .R(SR));
  FDRE \dout_reg[46] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][46]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [44]),
        .R(SR));
  FDRE \dout_reg[47] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][47]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [45]),
        .R(SR));
  FDRE \dout_reg[48] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][48]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [46]),
        .R(SR));
  FDRE \dout_reg[49] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][49]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [47]),
        .R(SR));
  FDRE \dout_reg[4] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][4]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [2]),
        .R(SR));
  FDRE \dout_reg[50] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][50]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [48]),
        .R(SR));
  FDRE \dout_reg[51] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][51]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [49]),
        .R(SR));
  FDRE \dout_reg[52] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][52]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [50]),
        .R(SR));
  FDRE \dout_reg[53] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][53]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [51]),
        .R(SR));
  FDRE \dout_reg[54] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][54]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [52]),
        .R(SR));
  FDRE \dout_reg[55] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][55]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [53]),
        .R(SR));
  FDRE \dout_reg[56] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][56]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [54]),
        .R(SR));
  FDRE \dout_reg[57] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][57]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [55]),
        .R(SR));
  FDRE \dout_reg[58] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][58]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [56]),
        .R(SR));
  FDRE \dout_reg[59] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][59]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [57]),
        .R(SR));
  FDRE \dout_reg[5] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][5]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [3]),
        .R(SR));
  FDRE \dout_reg[60] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][60]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [58]),
        .R(SR));
  FDRE \dout_reg[61] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][61]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [59]),
        .R(SR));
  FDRE \dout_reg[62] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][62]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [60]),
        .R(SR));
  FDRE \dout_reg[63] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][63]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [61]),
        .R(SR));
  FDRE \dout_reg[64] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][64]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [62]),
        .R(SR));
  FDRE \dout_reg[65] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][65]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [63]),
        .R(SR));
  FDRE \dout_reg[66] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][66]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [64]),
        .R(SR));
  FDRE \dout_reg[67] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][67]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [65]),
        .R(SR));
  FDRE \dout_reg[68] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][68]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [66]),
        .R(SR));
  FDRE \dout_reg[69] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][69]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [67]),
        .R(SR));
  FDRE \dout_reg[6] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][6]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [4]),
        .R(SR));
  FDRE \dout_reg[7] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][7]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [5]),
        .R(SR));
  FDRE \dout_reg[8] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][8]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [6]),
        .R(SR));
  FDRE \dout_reg[9] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[14][9]_srl15_n_0 ),
        .Q(\dout_reg[69]_0 [7]),
        .R(SR));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[8]),
        .Q(\mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[9]),
        .Q(\mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[10]),
        .Q(\mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[11]),
        .Q(\mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[12]),
        .Q(\mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[13]),
        .Q(\mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[14]),
        .Q(\mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[15]),
        .Q(\mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[16]),
        .Q(\mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[17]),
        .Q(\mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[18]),
        .Q(\mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[19]),
        .Q(\mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[20]),
        .Q(\mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[21]),
        .Q(\mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[22]),
        .Q(\mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[23]),
        .Q(\mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[24]),
        .Q(\mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[25]),
        .Q(\mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[26]),
        .Q(\mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[27]),
        .Q(\mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[0]),
        .Q(\mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][2]_srl15_i_1__0 
       (.I0(\dout_reg[2]_0 ),
        .I1(\dout_reg[2]_1 ),
        .O(push));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[28]),
        .Q(\mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[29]),
        .Q(\mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[30]),
        .Q(\mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[31]),
        .Q(\mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[32]),
        .Q(\mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[33]),
        .Q(\mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[34]),
        .Q(\mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[35]),
        .Q(\mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[36]),
        .Q(\mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[37]),
        .Q(\mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[1]),
        .Q(\mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[38]),
        .Q(\mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[39]),
        .Q(\mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[40]),
        .Q(\mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[41]),
        .Q(\mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[42]),
        .Q(\mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[43]),
        .Q(\mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[44]),
        .Q(\mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[45]),
        .Q(\mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[46]),
        .Q(\mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[47]),
        .Q(\mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[2]),
        .Q(\mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[48]),
        .Q(\mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[49]),
        .Q(\mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[50]),
        .Q(\mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[51]),
        .Q(\mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[52]),
        .Q(\mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[53]),
        .Q(\mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[54]),
        .Q(\mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[55]),
        .Q(\mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[56]),
        .Q(\mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[57]),
        .Q(\mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[3]),
        .Q(\mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[58]),
        .Q(\mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[59]),
        .Q(\mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[60]),
        .Q(\mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[61]),
        .Q(\mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[62]),
        .Q(\mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[63]),
        .Q(\mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[64]),
        .Q(\mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[65]),
        .Q(\mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][68]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][68]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[66]),
        .Q(\mem_reg[14][68]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][69]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][69]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[67]),
        .Q(\mem_reg[14][69]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[4]),
        .Q(\mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[5]),
        .Q(\mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[6]),
        .Q(\mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[7]),
        .Q(\mem_reg[14][9]_srl15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \state[0]_i_1__2 
       (.I0(axi_reset_m_n),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_srl" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_srl__parameterized4
   (S,
    E,
    req_en__0,
    dout_vld_reg,
    \dout_reg[36]_0 ,
    \last_cnt_reg[5] ,
    WLAST_Dummy_reg,
    Q,
    \last_cnt_reg[0] ,
    \last_cnt_reg[0]_0 ,
    in,
    req_fifo_valid,
    rs_req_ready,
    flying_req_reg,
    ladma_mm_wready,
    fifo_valid,
    \dout_reg[36]_1 ,
    \dout_reg[36]_2 ,
    axi_clk_m,
    \dout_reg[36]_3 );
  output [0:0]S;
  output [0:0]E;
  output req_en__0;
  output dout_vld_reg;
  output [36:0]\dout_reg[36]_0 ;
  output \last_cnt_reg[5] ;
  output [0:0]WLAST_Dummy_reg;
  input [6:0]Q;
  input \last_cnt_reg[0] ;
  input \last_cnt_reg[0]_0 ;
  input [36:0]in;
  input req_fifo_valid;
  input rs_req_ready;
  input flying_req_reg;
  input ladma_mm_wready;
  input fifo_valid;
  input \dout_reg[36]_1 ;
  input [5:0]\dout_reg[36]_2 ;
  input axi_clk_m;
  input \dout_reg[36]_3 ;

  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]S;
  wire [0:0]WLAST_Dummy_reg;
  wire axi_clk_m;
  wire [36:0]\dout_reg[36]_0 ;
  wire \dout_reg[36]_1 ;
  wire [5:0]\dout_reg[36]_2 ;
  wire \dout_reg[36]_3 ;
  wire dout_vld_reg;
  wire fifo_valid;
  wire flying_req_reg;
  wire [36:0]in;
  wire ladma_mm_wready;
  wire \last_cnt_reg[0] ;
  wire \last_cnt_reg[0]_0 ;
  wire \last_cnt_reg[5] ;
  wire \mem_reg[62][0]_mux_n_0 ;
  wire \mem_reg[62][0]_srl32__0_n_0 ;
  wire \mem_reg[62][0]_srl32_n_0 ;
  wire \mem_reg[62][0]_srl32_n_1 ;
  wire \mem_reg[62][10]_mux_n_0 ;
  wire \mem_reg[62][10]_srl32__0_n_0 ;
  wire \mem_reg[62][10]_srl32_n_0 ;
  wire \mem_reg[62][10]_srl32_n_1 ;
  wire \mem_reg[62][11]_mux_n_0 ;
  wire \mem_reg[62][11]_srl32__0_n_0 ;
  wire \mem_reg[62][11]_srl32_n_0 ;
  wire \mem_reg[62][11]_srl32_n_1 ;
  wire \mem_reg[62][12]_mux_n_0 ;
  wire \mem_reg[62][12]_srl32__0_n_0 ;
  wire \mem_reg[62][12]_srl32_n_0 ;
  wire \mem_reg[62][12]_srl32_n_1 ;
  wire \mem_reg[62][13]_mux_n_0 ;
  wire \mem_reg[62][13]_srl32__0_n_0 ;
  wire \mem_reg[62][13]_srl32_n_0 ;
  wire \mem_reg[62][13]_srl32_n_1 ;
  wire \mem_reg[62][14]_mux_n_0 ;
  wire \mem_reg[62][14]_srl32__0_n_0 ;
  wire \mem_reg[62][14]_srl32_n_0 ;
  wire \mem_reg[62][14]_srl32_n_1 ;
  wire \mem_reg[62][15]_mux_n_0 ;
  wire \mem_reg[62][15]_srl32__0_n_0 ;
  wire \mem_reg[62][15]_srl32_n_0 ;
  wire \mem_reg[62][15]_srl32_n_1 ;
  wire \mem_reg[62][16]_mux_n_0 ;
  wire \mem_reg[62][16]_srl32__0_n_0 ;
  wire \mem_reg[62][16]_srl32_n_0 ;
  wire \mem_reg[62][16]_srl32_n_1 ;
  wire \mem_reg[62][17]_mux_n_0 ;
  wire \mem_reg[62][17]_srl32__0_n_0 ;
  wire \mem_reg[62][17]_srl32_n_0 ;
  wire \mem_reg[62][17]_srl32_n_1 ;
  wire \mem_reg[62][18]_mux_n_0 ;
  wire \mem_reg[62][18]_srl32__0_n_0 ;
  wire \mem_reg[62][18]_srl32_n_0 ;
  wire \mem_reg[62][18]_srl32_n_1 ;
  wire \mem_reg[62][19]_mux_n_0 ;
  wire \mem_reg[62][19]_srl32__0_n_0 ;
  wire \mem_reg[62][19]_srl32_n_0 ;
  wire \mem_reg[62][19]_srl32_n_1 ;
  wire \mem_reg[62][1]_mux_n_0 ;
  wire \mem_reg[62][1]_srl32__0_n_0 ;
  wire \mem_reg[62][1]_srl32_n_0 ;
  wire \mem_reg[62][1]_srl32_n_1 ;
  wire \mem_reg[62][20]_mux_n_0 ;
  wire \mem_reg[62][20]_srl32__0_n_0 ;
  wire \mem_reg[62][20]_srl32_n_0 ;
  wire \mem_reg[62][20]_srl32_n_1 ;
  wire \mem_reg[62][21]_mux_n_0 ;
  wire \mem_reg[62][21]_srl32__0_n_0 ;
  wire \mem_reg[62][21]_srl32_n_0 ;
  wire \mem_reg[62][21]_srl32_n_1 ;
  wire \mem_reg[62][22]_mux_n_0 ;
  wire \mem_reg[62][22]_srl32__0_n_0 ;
  wire \mem_reg[62][22]_srl32_n_0 ;
  wire \mem_reg[62][22]_srl32_n_1 ;
  wire \mem_reg[62][23]_mux_n_0 ;
  wire \mem_reg[62][23]_srl32__0_n_0 ;
  wire \mem_reg[62][23]_srl32_n_0 ;
  wire \mem_reg[62][23]_srl32_n_1 ;
  wire \mem_reg[62][24]_mux_n_0 ;
  wire \mem_reg[62][24]_srl32__0_n_0 ;
  wire \mem_reg[62][24]_srl32_n_0 ;
  wire \mem_reg[62][24]_srl32_n_1 ;
  wire \mem_reg[62][25]_mux_n_0 ;
  wire \mem_reg[62][25]_srl32__0_n_0 ;
  wire \mem_reg[62][25]_srl32_n_0 ;
  wire \mem_reg[62][25]_srl32_n_1 ;
  wire \mem_reg[62][26]_mux_n_0 ;
  wire \mem_reg[62][26]_srl32__0_n_0 ;
  wire \mem_reg[62][26]_srl32_n_0 ;
  wire \mem_reg[62][26]_srl32_n_1 ;
  wire \mem_reg[62][27]_mux_n_0 ;
  wire \mem_reg[62][27]_srl32__0_n_0 ;
  wire \mem_reg[62][27]_srl32_n_0 ;
  wire \mem_reg[62][27]_srl32_n_1 ;
  wire \mem_reg[62][28]_mux_n_0 ;
  wire \mem_reg[62][28]_srl32__0_n_0 ;
  wire \mem_reg[62][28]_srl32_n_0 ;
  wire \mem_reg[62][28]_srl32_n_1 ;
  wire \mem_reg[62][29]_mux_n_0 ;
  wire \mem_reg[62][29]_srl32__0_n_0 ;
  wire \mem_reg[62][29]_srl32_n_0 ;
  wire \mem_reg[62][29]_srl32_n_1 ;
  wire \mem_reg[62][2]_mux_n_0 ;
  wire \mem_reg[62][2]_srl32__0_n_0 ;
  wire \mem_reg[62][2]_srl32_n_0 ;
  wire \mem_reg[62][2]_srl32_n_1 ;
  wire \mem_reg[62][30]_mux_n_0 ;
  wire \mem_reg[62][30]_srl32__0_n_0 ;
  wire \mem_reg[62][30]_srl32_n_0 ;
  wire \mem_reg[62][30]_srl32_n_1 ;
  wire \mem_reg[62][31]_mux_n_0 ;
  wire \mem_reg[62][31]_srl32__0_n_0 ;
  wire \mem_reg[62][31]_srl32_n_0 ;
  wire \mem_reg[62][31]_srl32_n_1 ;
  wire \mem_reg[62][32]_mux_n_0 ;
  wire \mem_reg[62][32]_srl32__0_n_0 ;
  wire \mem_reg[62][32]_srl32_n_0 ;
  wire \mem_reg[62][32]_srl32_n_1 ;
  wire \mem_reg[62][33]_mux_n_0 ;
  wire \mem_reg[62][33]_srl32__0_n_0 ;
  wire \mem_reg[62][33]_srl32_n_0 ;
  wire \mem_reg[62][33]_srl32_n_1 ;
  wire \mem_reg[62][34]_mux_n_0 ;
  wire \mem_reg[62][34]_srl32__0_n_0 ;
  wire \mem_reg[62][34]_srl32_n_0 ;
  wire \mem_reg[62][34]_srl32_n_1 ;
  wire \mem_reg[62][35]_mux_n_0 ;
  wire \mem_reg[62][35]_srl32__0_n_0 ;
  wire \mem_reg[62][35]_srl32_n_0 ;
  wire \mem_reg[62][35]_srl32_n_1 ;
  wire \mem_reg[62][36]_mux_n_0 ;
  wire \mem_reg[62][36]_srl32__0_n_0 ;
  wire \mem_reg[62][36]_srl32_n_0 ;
  wire \mem_reg[62][36]_srl32_n_1 ;
  wire \mem_reg[62][3]_mux_n_0 ;
  wire \mem_reg[62][3]_srl32__0_n_0 ;
  wire \mem_reg[62][3]_srl32_n_0 ;
  wire \mem_reg[62][3]_srl32_n_1 ;
  wire \mem_reg[62][4]_mux_n_0 ;
  wire \mem_reg[62][4]_srl32__0_n_0 ;
  wire \mem_reg[62][4]_srl32_n_0 ;
  wire \mem_reg[62][4]_srl32_n_1 ;
  wire \mem_reg[62][5]_mux_n_0 ;
  wire \mem_reg[62][5]_srl32__0_n_0 ;
  wire \mem_reg[62][5]_srl32_n_0 ;
  wire \mem_reg[62][5]_srl32_n_1 ;
  wire \mem_reg[62][6]_mux_n_0 ;
  wire \mem_reg[62][6]_srl32__0_n_0 ;
  wire \mem_reg[62][6]_srl32_n_0 ;
  wire \mem_reg[62][6]_srl32_n_1 ;
  wire \mem_reg[62][7]_mux_n_0 ;
  wire \mem_reg[62][7]_srl32__0_n_0 ;
  wire \mem_reg[62][7]_srl32_n_0 ;
  wire \mem_reg[62][7]_srl32_n_1 ;
  wire \mem_reg[62][8]_mux_n_0 ;
  wire \mem_reg[62][8]_srl32__0_n_0 ;
  wire \mem_reg[62][8]_srl32_n_0 ;
  wire \mem_reg[62][8]_srl32_n_1 ;
  wire \mem_reg[62][9]_mux_n_0 ;
  wire \mem_reg[62][9]_srl32__0_n_0 ;
  wire \mem_reg[62][9]_srl32_n_0 ;
  wire \mem_reg[62][9]_srl32_n_1 ;
  wire p_8_in;
  wire pop;
  wire push;
  wire req_en__0;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire \NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h80FF00FF80FF0000)) 
    \data_p1[63]_i_3 
       (.I0(ladma_mm_wready),
        .I1(\dout_reg[36]_0 [36]),
        .I2(fifo_valid),
        .I3(flying_req_reg),
        .I4(\last_cnt_reg[5] ),
        .I5(Q[0]),
        .O(req_en__0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[69]_i_1 
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(E));
  LUT6 #(
    .INIT(64'h80808000AAAAAAAA)) 
    \dout[31]_i_1 
       (.I0(\dout_reg[36]_1 ),
        .I1(ladma_mm_wready),
        .I2(flying_req_reg),
        .I3(Q[0]),
        .I4(\last_cnt_reg[5] ),
        .I5(fifo_valid),
        .O(pop));
  FDRE \dout_reg[0] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][0]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [0]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[10] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][10]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [10]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[11] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][11]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [11]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[12] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][12]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [12]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[13] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][13]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [13]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[14] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][14]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [14]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[15] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][15]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [15]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[16] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][16]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [16]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[17] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][17]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [17]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[18] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][18]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [18]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[19] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][19]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [19]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[1] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][1]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [1]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[20] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][20]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [20]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[21] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][21]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [21]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[22] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][22]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [22]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[23] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][23]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [23]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[24] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][24]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [24]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[25] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][25]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [25]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[26] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][26]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [26]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[27] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][27]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [27]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[28] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][28]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [28]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[29] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][29]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [29]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[2] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][2]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [2]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[30] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][30]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [30]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[31] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][31]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [31]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[32] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][32]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [32]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[33] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][33]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [33]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[34] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][34]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [34]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[35] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][35]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [35]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[36] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][36]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [36]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[3] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][3]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [3]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[4] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][4]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [4]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[5] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][5]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [5]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[6] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][6]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [6]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[7] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][7]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [7]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[8] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][8]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [8]),
        .R(\dout_reg[36]_3 ));
  FDRE \dout_reg[9] 
       (.C(axi_clk_m),
        .CE(pop),
        .D(\mem_reg[62][9]_mux_n_0 ),
        .Q(\dout_reg[36]_0 [9]),
        .R(\dout_reg[36]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    flying_req_i_1
       (.I0(req_en__0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(p_8_in),
        .I4(flying_req_reg),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ladma_mm_wvalid_INST_0_i_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\last_cnt_reg[5] ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \last_cnt[6]_i_1 
       (.I0(in[36]),
        .I1(\last_cnt_reg[0]_0 ),
        .I2(\last_cnt_reg[0] ),
        .I3(p_8_in),
        .O(WLAST_Dummy_reg));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \last_cnt[6]_i_2 
       (.I0(fifo_valid),
        .I1(\dout_reg[36]_0 [36]),
        .I2(ladma_mm_wready),
        .I3(flying_req_reg),
        .I4(Q[0]),
        .I5(\last_cnt_reg[5] ),
        .O(p_8_in));
  MUXF7 \mem_reg[62][0]_mux 
       (.I0(\mem_reg[62][0]_srl32_n_0 ),
        .I1(\mem_reg[62][0]_srl32__0_n_0 ),
        .O(\mem_reg[62][0]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[0]),
        .Q(\mem_reg[62][0]_srl32_n_0 ),
        .Q31(\mem_reg[62][0]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][0]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][0]_srl32_n_1 ),
        .Q(\mem_reg[62][0]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][0]_srl32__0_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[62][0]_srl32_i_1 
       (.I0(\last_cnt_reg[0] ),
        .I1(\last_cnt_reg[0]_0 ),
        .O(push));
  MUXF7 \mem_reg[62][10]_mux 
       (.I0(\mem_reg[62][10]_srl32_n_0 ),
        .I1(\mem_reg[62][10]_srl32__0_n_0 ),
        .O(\mem_reg[62][10]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][10]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[10]),
        .Q(\mem_reg[62][10]_srl32_n_0 ),
        .Q31(\mem_reg[62][10]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][10]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][10]_srl32_n_1 ),
        .Q(\mem_reg[62][10]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][10]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][11]_mux 
       (.I0(\mem_reg[62][11]_srl32_n_0 ),
        .I1(\mem_reg[62][11]_srl32__0_n_0 ),
        .O(\mem_reg[62][11]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][11]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[11]),
        .Q(\mem_reg[62][11]_srl32_n_0 ),
        .Q31(\mem_reg[62][11]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][11]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][11]_srl32_n_1 ),
        .Q(\mem_reg[62][11]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][11]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][12]_mux 
       (.I0(\mem_reg[62][12]_srl32_n_0 ),
        .I1(\mem_reg[62][12]_srl32__0_n_0 ),
        .O(\mem_reg[62][12]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][12]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[12]),
        .Q(\mem_reg[62][12]_srl32_n_0 ),
        .Q31(\mem_reg[62][12]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][12]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][12]_srl32_n_1 ),
        .Q(\mem_reg[62][12]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][12]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][13]_mux 
       (.I0(\mem_reg[62][13]_srl32_n_0 ),
        .I1(\mem_reg[62][13]_srl32__0_n_0 ),
        .O(\mem_reg[62][13]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][13]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[13]),
        .Q(\mem_reg[62][13]_srl32_n_0 ),
        .Q31(\mem_reg[62][13]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][13]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][13]_srl32_n_1 ),
        .Q(\mem_reg[62][13]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][13]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][14]_mux 
       (.I0(\mem_reg[62][14]_srl32_n_0 ),
        .I1(\mem_reg[62][14]_srl32__0_n_0 ),
        .O(\mem_reg[62][14]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][14]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[14]),
        .Q(\mem_reg[62][14]_srl32_n_0 ),
        .Q31(\mem_reg[62][14]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][14]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][14]_srl32_n_1 ),
        .Q(\mem_reg[62][14]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][14]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][15]_mux 
       (.I0(\mem_reg[62][15]_srl32_n_0 ),
        .I1(\mem_reg[62][15]_srl32__0_n_0 ),
        .O(\mem_reg[62][15]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][15]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[15]),
        .Q(\mem_reg[62][15]_srl32_n_0 ),
        .Q31(\mem_reg[62][15]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][15]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][15]_srl32_n_1 ),
        .Q(\mem_reg[62][15]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][15]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][16]_mux 
       (.I0(\mem_reg[62][16]_srl32_n_0 ),
        .I1(\mem_reg[62][16]_srl32__0_n_0 ),
        .O(\mem_reg[62][16]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][16]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[16]),
        .Q(\mem_reg[62][16]_srl32_n_0 ),
        .Q31(\mem_reg[62][16]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][16]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][16]_srl32_n_1 ),
        .Q(\mem_reg[62][16]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][16]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][17]_mux 
       (.I0(\mem_reg[62][17]_srl32_n_0 ),
        .I1(\mem_reg[62][17]_srl32__0_n_0 ),
        .O(\mem_reg[62][17]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][17]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[17]),
        .Q(\mem_reg[62][17]_srl32_n_0 ),
        .Q31(\mem_reg[62][17]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][17]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][17]_srl32_n_1 ),
        .Q(\mem_reg[62][17]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][17]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][18]_mux 
       (.I0(\mem_reg[62][18]_srl32_n_0 ),
        .I1(\mem_reg[62][18]_srl32__0_n_0 ),
        .O(\mem_reg[62][18]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][18]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[18]),
        .Q(\mem_reg[62][18]_srl32_n_0 ),
        .Q31(\mem_reg[62][18]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][18]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][18]_srl32_n_1 ),
        .Q(\mem_reg[62][18]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][18]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][19]_mux 
       (.I0(\mem_reg[62][19]_srl32_n_0 ),
        .I1(\mem_reg[62][19]_srl32__0_n_0 ),
        .O(\mem_reg[62][19]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][19]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[19]),
        .Q(\mem_reg[62][19]_srl32_n_0 ),
        .Q31(\mem_reg[62][19]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][19]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][19]_srl32_n_1 ),
        .Q(\mem_reg[62][19]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][19]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][1]_mux 
       (.I0(\mem_reg[62][1]_srl32_n_0 ),
        .I1(\mem_reg[62][1]_srl32__0_n_0 ),
        .O(\mem_reg[62][1]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[1]),
        .Q(\mem_reg[62][1]_srl32_n_0 ),
        .Q31(\mem_reg[62][1]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][1]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][1]_srl32_n_1 ),
        .Q(\mem_reg[62][1]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][1]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][20]_mux 
       (.I0(\mem_reg[62][20]_srl32_n_0 ),
        .I1(\mem_reg[62][20]_srl32__0_n_0 ),
        .O(\mem_reg[62][20]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][20]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[20]),
        .Q(\mem_reg[62][20]_srl32_n_0 ),
        .Q31(\mem_reg[62][20]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][20]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][20]_srl32_n_1 ),
        .Q(\mem_reg[62][20]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][20]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][21]_mux 
       (.I0(\mem_reg[62][21]_srl32_n_0 ),
        .I1(\mem_reg[62][21]_srl32__0_n_0 ),
        .O(\mem_reg[62][21]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][21]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[21]),
        .Q(\mem_reg[62][21]_srl32_n_0 ),
        .Q31(\mem_reg[62][21]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][21]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][21]_srl32_n_1 ),
        .Q(\mem_reg[62][21]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][21]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][22]_mux 
       (.I0(\mem_reg[62][22]_srl32_n_0 ),
        .I1(\mem_reg[62][22]_srl32__0_n_0 ),
        .O(\mem_reg[62][22]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][22]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[22]),
        .Q(\mem_reg[62][22]_srl32_n_0 ),
        .Q31(\mem_reg[62][22]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][22]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][22]_srl32_n_1 ),
        .Q(\mem_reg[62][22]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][22]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][23]_mux 
       (.I0(\mem_reg[62][23]_srl32_n_0 ),
        .I1(\mem_reg[62][23]_srl32__0_n_0 ),
        .O(\mem_reg[62][23]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][23]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[23]),
        .Q(\mem_reg[62][23]_srl32_n_0 ),
        .Q31(\mem_reg[62][23]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][23]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][23]_srl32_n_1 ),
        .Q(\mem_reg[62][23]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][23]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][24]_mux 
       (.I0(\mem_reg[62][24]_srl32_n_0 ),
        .I1(\mem_reg[62][24]_srl32__0_n_0 ),
        .O(\mem_reg[62][24]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][24]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[24]),
        .Q(\mem_reg[62][24]_srl32_n_0 ),
        .Q31(\mem_reg[62][24]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][24]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][24]_srl32_n_1 ),
        .Q(\mem_reg[62][24]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][24]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][25]_mux 
       (.I0(\mem_reg[62][25]_srl32_n_0 ),
        .I1(\mem_reg[62][25]_srl32__0_n_0 ),
        .O(\mem_reg[62][25]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][25]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[25]),
        .Q(\mem_reg[62][25]_srl32_n_0 ),
        .Q31(\mem_reg[62][25]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][25]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][25]_srl32_n_1 ),
        .Q(\mem_reg[62][25]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][25]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][26]_mux 
       (.I0(\mem_reg[62][26]_srl32_n_0 ),
        .I1(\mem_reg[62][26]_srl32__0_n_0 ),
        .O(\mem_reg[62][26]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][26]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[26]),
        .Q(\mem_reg[62][26]_srl32_n_0 ),
        .Q31(\mem_reg[62][26]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][26]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][26]_srl32_n_1 ),
        .Q(\mem_reg[62][26]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][26]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][27]_mux 
       (.I0(\mem_reg[62][27]_srl32_n_0 ),
        .I1(\mem_reg[62][27]_srl32__0_n_0 ),
        .O(\mem_reg[62][27]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][27]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[27]),
        .Q(\mem_reg[62][27]_srl32_n_0 ),
        .Q31(\mem_reg[62][27]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][27]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][27]_srl32_n_1 ),
        .Q(\mem_reg[62][27]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][27]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][28]_mux 
       (.I0(\mem_reg[62][28]_srl32_n_0 ),
        .I1(\mem_reg[62][28]_srl32__0_n_0 ),
        .O(\mem_reg[62][28]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][28]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[28]),
        .Q(\mem_reg[62][28]_srl32_n_0 ),
        .Q31(\mem_reg[62][28]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][28]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][28]_srl32_n_1 ),
        .Q(\mem_reg[62][28]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][28]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][29]_mux 
       (.I0(\mem_reg[62][29]_srl32_n_0 ),
        .I1(\mem_reg[62][29]_srl32__0_n_0 ),
        .O(\mem_reg[62][29]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][29]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[29]),
        .Q(\mem_reg[62][29]_srl32_n_0 ),
        .Q31(\mem_reg[62][29]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][29]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][29]_srl32_n_1 ),
        .Q(\mem_reg[62][29]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][29]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][2]_mux 
       (.I0(\mem_reg[62][2]_srl32_n_0 ),
        .I1(\mem_reg[62][2]_srl32__0_n_0 ),
        .O(\mem_reg[62][2]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[2]),
        .Q(\mem_reg[62][2]_srl32_n_0 ),
        .Q31(\mem_reg[62][2]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][2]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][2]_srl32_n_1 ),
        .Q(\mem_reg[62][2]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][2]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][30]_mux 
       (.I0(\mem_reg[62][30]_srl32_n_0 ),
        .I1(\mem_reg[62][30]_srl32__0_n_0 ),
        .O(\mem_reg[62][30]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][30]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[30]),
        .Q(\mem_reg[62][30]_srl32_n_0 ),
        .Q31(\mem_reg[62][30]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][30]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][30]_srl32_n_1 ),
        .Q(\mem_reg[62][30]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][30]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][31]_mux 
       (.I0(\mem_reg[62][31]_srl32_n_0 ),
        .I1(\mem_reg[62][31]_srl32__0_n_0 ),
        .O(\mem_reg[62][31]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][31]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[31]),
        .Q(\mem_reg[62][31]_srl32_n_0 ),
        .Q31(\mem_reg[62][31]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][31]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][31]_srl32_n_1 ),
        .Q(\mem_reg[62][31]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][31]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][32]_mux 
       (.I0(\mem_reg[62][32]_srl32_n_0 ),
        .I1(\mem_reg[62][32]_srl32__0_n_0 ),
        .O(\mem_reg[62][32]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][32]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[32]),
        .Q(\mem_reg[62][32]_srl32_n_0 ),
        .Q31(\mem_reg[62][32]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][32]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][32]_srl32_n_1 ),
        .Q(\mem_reg[62][32]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][32]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][33]_mux 
       (.I0(\mem_reg[62][33]_srl32_n_0 ),
        .I1(\mem_reg[62][33]_srl32__0_n_0 ),
        .O(\mem_reg[62][33]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][33]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[33]),
        .Q(\mem_reg[62][33]_srl32_n_0 ),
        .Q31(\mem_reg[62][33]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][33]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][33]_srl32_n_1 ),
        .Q(\mem_reg[62][33]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][33]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][34]_mux 
       (.I0(\mem_reg[62][34]_srl32_n_0 ),
        .I1(\mem_reg[62][34]_srl32__0_n_0 ),
        .O(\mem_reg[62][34]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][34]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[34]),
        .Q(\mem_reg[62][34]_srl32_n_0 ),
        .Q31(\mem_reg[62][34]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][34]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][34]_srl32_n_1 ),
        .Q(\mem_reg[62][34]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][34]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][35]_mux 
       (.I0(\mem_reg[62][35]_srl32_n_0 ),
        .I1(\mem_reg[62][35]_srl32__0_n_0 ),
        .O(\mem_reg[62][35]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][35]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[35]),
        .Q(\mem_reg[62][35]_srl32_n_0 ),
        .Q31(\mem_reg[62][35]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][35]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][35]_srl32_n_1 ),
        .Q(\mem_reg[62][35]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][35]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][36]_mux 
       (.I0(\mem_reg[62][36]_srl32_n_0 ),
        .I1(\mem_reg[62][36]_srl32__0_n_0 ),
        .O(\mem_reg[62][36]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][36]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[36]),
        .Q(\mem_reg[62][36]_srl32_n_0 ),
        .Q31(\mem_reg[62][36]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][36]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][36]_srl32_n_1 ),
        .Q(\mem_reg[62][36]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][36]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][3]_mux 
       (.I0(\mem_reg[62][3]_srl32_n_0 ),
        .I1(\mem_reg[62][3]_srl32__0_n_0 ),
        .O(\mem_reg[62][3]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[3]),
        .Q(\mem_reg[62][3]_srl32_n_0 ),
        .Q31(\mem_reg[62][3]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][3]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][3]_srl32_n_1 ),
        .Q(\mem_reg[62][3]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][3]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][4]_mux 
       (.I0(\mem_reg[62][4]_srl32_n_0 ),
        .I1(\mem_reg[62][4]_srl32__0_n_0 ),
        .O(\mem_reg[62][4]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[4]),
        .Q(\mem_reg[62][4]_srl32_n_0 ),
        .Q31(\mem_reg[62][4]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][4]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][4]_srl32_n_1 ),
        .Q(\mem_reg[62][4]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][4]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][5]_mux 
       (.I0(\mem_reg[62][5]_srl32_n_0 ),
        .I1(\mem_reg[62][5]_srl32__0_n_0 ),
        .O(\mem_reg[62][5]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[5]),
        .Q(\mem_reg[62][5]_srl32_n_0 ),
        .Q31(\mem_reg[62][5]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][5]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][5]_srl32_n_1 ),
        .Q(\mem_reg[62][5]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][5]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][6]_mux 
       (.I0(\mem_reg[62][6]_srl32_n_0 ),
        .I1(\mem_reg[62][6]_srl32__0_n_0 ),
        .O(\mem_reg[62][6]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[6]),
        .Q(\mem_reg[62][6]_srl32_n_0 ),
        .Q31(\mem_reg[62][6]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][6]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][6]_srl32_n_1 ),
        .Q(\mem_reg[62][6]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][6]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][7]_mux 
       (.I0(\mem_reg[62][7]_srl32_n_0 ),
        .I1(\mem_reg[62][7]_srl32__0_n_0 ),
        .O(\mem_reg[62][7]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[7]),
        .Q(\mem_reg[62][7]_srl32_n_0 ),
        .Q31(\mem_reg[62][7]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][7]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][7]_srl32_n_1 ),
        .Q(\mem_reg[62][7]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][7]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][8]_mux 
       (.I0(\mem_reg[62][8]_srl32_n_0 ),
        .I1(\mem_reg[62][8]_srl32__0_n_0 ),
        .O(\mem_reg[62][8]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[8]),
        .Q(\mem_reg[62][8]_srl32_n_0 ),
        .Q31(\mem_reg[62][8]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][8]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][8]_srl32_n_1 ),
        .Q(\mem_reg[62][8]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][8]_srl32__0_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[62][9]_mux 
       (.I0(\mem_reg[62][9]_srl32_n_0 ),
        .I1(\mem_reg[62][9]_srl32__0_n_0 ),
        .O(\mem_reg[62][9]_mux_n_0 ),
        .S(\dout_reg[36]_2 [5]));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][9]_srl32 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(in[9]),
        .Q(\mem_reg[62][9]_srl32_n_0 ),
        .Q31(\mem_reg[62][9]_srl32_n_1 ));
  (* srl_bus_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62] " *) 
  (* srl_name = "\inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[62][9]_srl32__0 
       (.A(\dout_reg[36]_2 [4:0]),
        .CE(push),
        .CLK(axi_clk_m),
        .D(\mem_reg[62][9]_srl32_n_1 ),
        .Q(\mem_reg[62][9]_srl32__0_n_0 ),
        .Q31(\NLW_mem_reg[62][9]_srl32__0_Q31_UNCONNECTED ));
  LUT5 #(
    .INIT(32'h65555555)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(p_8_in),
        .I2(\last_cnt_reg[0] ),
        .I3(\last_cnt_reg[0]_0 ),
        .I4(in[36]),
        .O(S));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_store" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_store
   (wrsp_type,
    full_n_reg,
    WVALID_Dummy,
    gmem0_WREADY,
    dout_vld_reg,
    ursp_ready,
    AWVALID_Dummy,
    E,
    resp_ready__1,
    empty_n_reg,
    D,
    dout,
    axi_clk_m,
    SR,
    dout_vld_reg_0,
    axi_reset_m_n,
    full_n_reg_0,
    \raddr_reg_reg[5] ,
    Q,
    AWREADY_Dummy,
    mOutPtr18_out,
    p_0_in,
    last_resp,
    dout_vld_reg_1,
    need_wrsp,
    in,
    \mOutPtr_reg[0] ,
    WEBWE,
    mem_reg,
    mem_reg_0,
    mem_reg_1,
    din);
  output wrsp_type;
  output full_n_reg;
  output WVALID_Dummy;
  output gmem0_WREADY;
  output dout_vld_reg;
  output ursp_ready;
  output AWVALID_Dummy;
  output [0:0]E;
  output resp_ready__1;
  output empty_n_reg;
  output [91:0]D;
  output [35:0]dout;
  input axi_clk_m;
  input [0:0]SR;
  input dout_vld_reg_0;
  input axi_reset_m_n;
  input full_n_reg_0;
  input \raddr_reg_reg[5] ;
  input [1:0]Q;
  input AWREADY_Dummy;
  input mOutPtr18_out;
  input [0:0]p_0_in;
  input last_resp;
  input [0:0]dout_vld_reg_1;
  input need_wrsp;
  input [93:0]in;
  input [0:0]\mOutPtr_reg[0] ;
  input [0:0]WEBWE;
  input mem_reg;
  input mem_reg_0;
  input mem_reg_1;
  input [31:0]din;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire WVALID_Dummy;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire [31:0]din;
  wire [35:0]dout;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n_reg;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem0_WREADY;
  wire [93:0]in;
  wire last_resp;
  wire mOutPtr18_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire mem_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire need_wrsp;
  wire next_wreq;
  wire [0:0]p_0_in;
  wire push__0;
  wire \raddr_reg_reg[5] ;
  wire resp_ready__1;
  wire [31:2]tmp_len0;
  wire tmp_len0_carry__0_n_0;
  wire tmp_len0_carry__0_n_1;
  wire tmp_len0_carry__0_n_2;
  wire tmp_len0_carry__0_n_3;
  wire tmp_len0_carry__1_n_0;
  wire tmp_len0_carry__1_n_1;
  wire tmp_len0_carry__1_n_2;
  wire tmp_len0_carry__1_n_3;
  wire tmp_len0_carry__2_n_0;
  wire tmp_len0_carry__2_n_1;
  wire tmp_len0_carry__2_n_2;
  wire tmp_len0_carry__2_n_3;
  wire tmp_len0_carry__3_n_0;
  wire tmp_len0_carry__3_n_1;
  wire tmp_len0_carry__3_n_2;
  wire tmp_len0_carry__3_n_3;
  wire tmp_len0_carry__4_n_0;
  wire tmp_len0_carry__4_n_1;
  wire tmp_len0_carry__4_n_2;
  wire tmp_len0_carry__4_n_3;
  wire tmp_len0_carry__5_n_0;
  wire tmp_len0_carry__5_n_1;
  wire tmp_len0_carry__5_n_2;
  wire tmp_len0_carry__5_n_3;
  wire tmp_len0_carry__6_n_2;
  wire tmp_len0_carry__6_n_3;
  wire tmp_len0_carry_n_0;
  wire tmp_len0_carry_n_1;
  wire tmp_len0_carry_n_2;
  wire tmp_len0_carry_n_3;
  wire ursp_ready;
  wire valid_length;
  wire [28:0]wreq_len;
  wire wreq_valid;
  wire wrsp_ready;
  wire wrsp_type;
  wire [0:0]NLW_tmp_len0_carry_O_UNCONNECTED;
  wire [3:2]NLW_tmp_len0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_len0_carry__6_O_UNCONNECTED;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized0 buff_wdata
       (.SR(SR),
        .WEBWE(WEBWE),
        .WVALID_Dummy(WVALID_Dummy),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .din(din),
        .dout(dout),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .gmem0_WREADY(gmem0_WREADY),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .mem_reg(mem_reg),
        .mem_reg_0(mem_reg_0),
        .mem_reg_1(mem_reg_1),
        .\raddr_reg_reg[5] (\raddr_reg_reg[5] ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(E));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q[0]),
        .S({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .\dout_reg[66] ({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104}),
        .\dout_reg[70] ({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}),
        .\dout_reg[78] ({fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108}),
        .\dout_reg[82] ({fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112}),
        .\dout_reg[86] ({fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116}),
        .\dout_reg[90] ({fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120}),
        .\dout_reg[92] ({wreq_len,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93}),
        .\dout_reg[93] ({fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}),
        .full_n_reg_0(full_n_reg),
        .in(in),
        .next_wreq(next_wreq),
        .tmp_valid_reg(fifo_wreq_n_124),
        .tmp_valid_reg_0(AWVALID_Dummy),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .\dout_reg[0] (wrsp_type),
        .dout_vld_reg_0(dout_vld_reg_1),
        .dout_vld_reg_1(ursp_ready),
        .last_resp(last_resp),
        .need_wrsp(need_wrsp),
        .next_wreq(next_wreq),
        .push__0(push__0),
        .resp_ready__1(resp_ready__1),
        .\tmp_addr_reg[63] (AWVALID_Dummy),
        .valid_length(valid_length),
        .wreq_valid(wreq_valid),
        .wrsp_ready(wrsp_ready));
  FDRE \tmp_addr_reg[10] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_85),
        .Q(D[8]),
        .R(SR));
  FDRE \tmp_addr_reg[11] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_84),
        .Q(D[9]),
        .R(SR));
  FDRE \tmp_addr_reg[12] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_83),
        .Q(D[10]),
        .R(SR));
  FDRE \tmp_addr_reg[13] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_82),
        .Q(D[11]),
        .R(SR));
  FDRE \tmp_addr_reg[14] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_81),
        .Q(D[12]),
        .R(SR));
  FDRE \tmp_addr_reg[15] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_80),
        .Q(D[13]),
        .R(SR));
  FDRE \tmp_addr_reg[16] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_79),
        .Q(D[14]),
        .R(SR));
  FDRE \tmp_addr_reg[17] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_78),
        .Q(D[15]),
        .R(SR));
  FDRE \tmp_addr_reg[18] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_77),
        .Q(D[16]),
        .R(SR));
  FDRE \tmp_addr_reg[19] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_76),
        .Q(D[17]),
        .R(SR));
  FDRE \tmp_addr_reg[20] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_75),
        .Q(D[18]),
        .R(SR));
  FDRE \tmp_addr_reg[21] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_74),
        .Q(D[19]),
        .R(SR));
  FDRE \tmp_addr_reg[22] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_73),
        .Q(D[20]),
        .R(SR));
  FDRE \tmp_addr_reg[23] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_72),
        .Q(D[21]),
        .R(SR));
  FDRE \tmp_addr_reg[24] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_71),
        .Q(D[22]),
        .R(SR));
  FDRE \tmp_addr_reg[25] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_70),
        .Q(D[23]),
        .R(SR));
  FDRE \tmp_addr_reg[26] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_69),
        .Q(D[24]),
        .R(SR));
  FDRE \tmp_addr_reg[27] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_68),
        .Q(D[25]),
        .R(SR));
  FDRE \tmp_addr_reg[28] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_67),
        .Q(D[26]),
        .R(SR));
  FDRE \tmp_addr_reg[29] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_66),
        .Q(D[27]),
        .R(SR));
  FDRE \tmp_addr_reg[2] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_93),
        .Q(D[0]),
        .R(SR));
  FDRE \tmp_addr_reg[30] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_65),
        .Q(D[28]),
        .R(SR));
  FDRE \tmp_addr_reg[31] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_64),
        .Q(D[29]),
        .R(SR));
  FDRE \tmp_addr_reg[32] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_63),
        .Q(D[30]),
        .R(SR));
  FDRE \tmp_addr_reg[33] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_62),
        .Q(D[31]),
        .R(SR));
  FDRE \tmp_addr_reg[34] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_61),
        .Q(D[32]),
        .R(SR));
  FDRE \tmp_addr_reg[35] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_60),
        .Q(D[33]),
        .R(SR));
  FDRE \tmp_addr_reg[36] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(D[34]),
        .R(SR));
  FDRE \tmp_addr_reg[37] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_58),
        .Q(D[35]),
        .R(SR));
  FDRE \tmp_addr_reg[38] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(D[36]),
        .R(SR));
  FDRE \tmp_addr_reg[39] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_56),
        .Q(D[37]),
        .R(SR));
  FDRE \tmp_addr_reg[3] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_92),
        .Q(D[1]),
        .R(SR));
  FDRE \tmp_addr_reg[40] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_55),
        .Q(D[38]),
        .R(SR));
  FDRE \tmp_addr_reg[41] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_54),
        .Q(D[39]),
        .R(SR));
  FDRE \tmp_addr_reg[42] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_53),
        .Q(D[40]),
        .R(SR));
  FDRE \tmp_addr_reg[43] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_52),
        .Q(D[41]),
        .R(SR));
  FDRE \tmp_addr_reg[44] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_51),
        .Q(D[42]),
        .R(SR));
  FDRE \tmp_addr_reg[45] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_50),
        .Q(D[43]),
        .R(SR));
  FDRE \tmp_addr_reg[46] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_49),
        .Q(D[44]),
        .R(SR));
  FDRE \tmp_addr_reg[47] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_48),
        .Q(D[45]),
        .R(SR));
  FDRE \tmp_addr_reg[48] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_47),
        .Q(D[46]),
        .R(SR));
  FDRE \tmp_addr_reg[49] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_46),
        .Q(D[47]),
        .R(SR));
  FDRE \tmp_addr_reg[4] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_91),
        .Q(D[2]),
        .R(SR));
  FDRE \tmp_addr_reg[50] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_45),
        .Q(D[48]),
        .R(SR));
  FDRE \tmp_addr_reg[51] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_44),
        .Q(D[49]),
        .R(SR));
  FDRE \tmp_addr_reg[52] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_43),
        .Q(D[50]),
        .R(SR));
  FDRE \tmp_addr_reg[53] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_42),
        .Q(D[51]),
        .R(SR));
  FDRE \tmp_addr_reg[54] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_41),
        .Q(D[52]),
        .R(SR));
  FDRE \tmp_addr_reg[55] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_40),
        .Q(D[53]),
        .R(SR));
  FDRE \tmp_addr_reg[56] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_39),
        .Q(D[54]),
        .R(SR));
  FDRE \tmp_addr_reg[57] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(D[55]),
        .R(SR));
  FDRE \tmp_addr_reg[58] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_37),
        .Q(D[56]),
        .R(SR));
  FDRE \tmp_addr_reg[59] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_36),
        .Q(D[57]),
        .R(SR));
  FDRE \tmp_addr_reg[5] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_90),
        .Q(D[3]),
        .R(SR));
  FDRE \tmp_addr_reg[60] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_35),
        .Q(D[58]),
        .R(SR));
  FDRE \tmp_addr_reg[61] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_34),
        .Q(D[59]),
        .R(SR));
  FDRE \tmp_addr_reg[62] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_33),
        .Q(D[60]),
        .R(SR));
  FDRE \tmp_addr_reg[63] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_32),
        .Q(D[61]),
        .R(SR));
  FDRE \tmp_addr_reg[6] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_89),
        .Q(D[4]),
        .R(SR));
  FDRE \tmp_addr_reg[7] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_88),
        .Q(D[5]),
        .R(SR));
  FDRE \tmp_addr_reg[8] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_87),
        .Q(D[6]),
        .R(SR));
  FDRE \tmp_addr_reg[9] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(fifo_wreq_n_86),
        .Q(D[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry
       (.CI(1'b0),
        .CO({tmp_len0_carry_n_0,tmp_len0_carry_n_1,tmp_len0_carry_n_2,tmp_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({wreq_len[2:0],1'b0}),
        .O({tmp_len0[4:2],NLW_tmp_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__0
       (.CI(tmp_len0_carry_n_0),
        .CO({tmp_len0_carry__0_n_0,tmp_len0_carry__0_n_1,tmp_len0_carry__0_n_2,tmp_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[6:3]),
        .O(tmp_len0[8:5]),
        .S({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__1
       (.CI(tmp_len0_carry__0_n_0),
        .CO({tmp_len0_carry__1_n_0,tmp_len0_carry__1_n_1,tmp_len0_carry__1_n_2,tmp_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[10:7]),
        .O(tmp_len0[12:9]),
        .S({fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__2
       (.CI(tmp_len0_carry__1_n_0),
        .CO({tmp_len0_carry__2_n_0,tmp_len0_carry__2_n_1,tmp_len0_carry__2_n_2,tmp_len0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[14:11]),
        .O(tmp_len0[16:13]),
        .S({fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__3
       (.CI(tmp_len0_carry__2_n_0),
        .CO({tmp_len0_carry__3_n_0,tmp_len0_carry__3_n_1,tmp_len0_carry__3_n_2,tmp_len0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[18:15]),
        .O(tmp_len0[20:17]),
        .S({fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__4
       (.CI(tmp_len0_carry__3_n_0),
        .CO({tmp_len0_carry__4_n_0,tmp_len0_carry__4_n_1,tmp_len0_carry__4_n_2,tmp_len0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[22:19]),
        .O(tmp_len0[24:21]),
        .S({fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__5
       (.CI(tmp_len0_carry__4_n_0),
        .CO({tmp_len0_carry__5_n_0,tmp_len0_carry__5_n_1,tmp_len0_carry__5_n_2,tmp_len0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(wreq_len[26:23]),
        .O(tmp_len0[28:25]),
        .S({fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_len0_carry__6
       (.CI(tmp_len0_carry__5_n_0),
        .CO({NLW_tmp_len0_carry__6_CO_UNCONNECTED[3:2],tmp_len0_carry__6_n_2,tmp_len0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wreq_len[28:27]}),
        .O({NLW_tmp_len0_carry__6_O_UNCONNECTED[3],tmp_len0[31:29]}),
        .S({1'b0,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123}));
  FDRE \tmp_len_reg[10] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[10]),
        .Q(D[70]),
        .R(SR));
  FDRE \tmp_len_reg[11] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[11]),
        .Q(D[71]),
        .R(SR));
  FDRE \tmp_len_reg[12] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[12]),
        .Q(D[72]),
        .R(SR));
  FDRE \tmp_len_reg[13] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[13]),
        .Q(D[73]),
        .R(SR));
  FDRE \tmp_len_reg[14] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[14]),
        .Q(D[74]),
        .R(SR));
  FDRE \tmp_len_reg[15] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[15]),
        .Q(D[75]),
        .R(SR));
  FDRE \tmp_len_reg[16] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[16]),
        .Q(D[76]),
        .R(SR));
  FDRE \tmp_len_reg[17] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[17]),
        .Q(D[77]),
        .R(SR));
  FDRE \tmp_len_reg[18] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[18]),
        .Q(D[78]),
        .R(SR));
  FDRE \tmp_len_reg[19] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[19]),
        .Q(D[79]),
        .R(SR));
  FDRE \tmp_len_reg[20] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[20]),
        .Q(D[80]),
        .R(SR));
  FDRE \tmp_len_reg[21] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[21]),
        .Q(D[81]),
        .R(SR));
  FDRE \tmp_len_reg[22] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[22]),
        .Q(D[82]),
        .R(SR));
  FDRE \tmp_len_reg[23] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[23]),
        .Q(D[83]),
        .R(SR));
  FDRE \tmp_len_reg[24] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[24]),
        .Q(D[84]),
        .R(SR));
  FDRE \tmp_len_reg[25] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[25]),
        .Q(D[85]),
        .R(SR));
  FDRE \tmp_len_reg[26] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[26]),
        .Q(D[86]),
        .R(SR));
  FDRE \tmp_len_reg[27] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[27]),
        .Q(D[87]),
        .R(SR));
  FDRE \tmp_len_reg[28] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[28]),
        .Q(D[88]),
        .R(SR));
  FDRE \tmp_len_reg[29] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[29]),
        .Q(D[89]),
        .R(SR));
  FDRE \tmp_len_reg[2] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[2]),
        .Q(D[62]),
        .R(SR));
  FDRE \tmp_len_reg[30] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[30]),
        .Q(D[90]),
        .R(SR));
  FDRE \tmp_len_reg[31] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[31]),
        .Q(D[91]),
        .R(SR));
  FDRE \tmp_len_reg[3] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[3]),
        .Q(D[63]),
        .R(SR));
  FDRE \tmp_len_reg[4] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[4]),
        .Q(D[64]),
        .R(SR));
  FDRE \tmp_len_reg[5] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[5]),
        .Q(D[65]),
        .R(SR));
  FDRE \tmp_len_reg[6] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[6]),
        .Q(D[66]),
        .R(SR));
  FDRE \tmp_len_reg[7] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[7]),
        .Q(D[67]),
        .R(SR));
  FDRE \tmp_len_reg[8] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[8]),
        .Q(D[68]),
        .R(SR));
  FDRE \tmp_len_reg[9] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(tmp_len0[9]),
        .Q(D[69]),
        .R(SR));
  FDRE tmp_valid_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(fifo_wreq_n_124),
        .Q(AWVALID_Dummy),
        .R(SR));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized2 user_resp
       (.Q(Q[1]),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .dout_vld_reg_0(dout_vld_reg),
        .p_0_in(p_0_in),
        .push__0(push__0),
        .ursp_ready(ursp_ready));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_throttle" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_throttle
   (SR,
    AWREADY_Dummy_0,
    WREADY_Dummy,
    axi_reset_m_n_0,
    full_n_reg,
    S,
    Q,
    \last_cnt_reg[6]_0 ,
    ladma_mm_awvalid,
    full_n_reg_0,
    \dout_reg[36] ,
    ladma_mm_wvalid,
    DI,
    full_n_reg_1,
    \data_p1_reg[69] ,
    axi_clk_m,
    axi_reset_m_n,
    \last_cnt_reg[0]_0 ,
    burst_valid,
    WVALID_Dummy,
    \last_cnt_reg[0]_1 ,
    ladma_mm_awready,
    \raddr_reg_reg[5] ,
    \dout_reg[2] ,
    ladma_mm_wready,
    in,
    dout,
    D);
  output [0:0]SR;
  output AWREADY_Dummy_0;
  output WREADY_Dummy;
  output axi_reset_m_n_0;
  output full_n_reg;
  output [3:0]S;
  output [4:0]Q;
  output [1:0]\last_cnt_reg[6]_0 ;
  output ladma_mm_awvalid;
  output full_n_reg_0;
  output [36:0]\dout_reg[36] ;
  output ladma_mm_wvalid;
  output [0:0]DI;
  output full_n_reg_1;
  output [67:0]\data_p1_reg[69] ;
  input axi_clk_m;
  input axi_reset_m_n;
  input \last_cnt_reg[0]_0 ;
  input burst_valid;
  input WVALID_Dummy;
  input \last_cnt_reg[0]_1 ;
  input ladma_mm_awready;
  input \raddr_reg_reg[5] ;
  input \dout_reg[2] ;
  input ladma_mm_wready;
  input [67:0]in;
  input [35:0]dout;
  input [5:0]D;

  wire AWREADY_Dummy_0;
  wire [5:0]D;
  wire [0:0]DI;
  wire [4:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire axi_reset_m_n_0;
  wire burst_valid;
  wire data_fifo_n_46;
  wire data_fifo_n_6;
  wire [67:0]\data_p1_reg[69] ;
  wire [35:0]dout;
  wire \dout_reg[2] ;
  wire [36:0]\dout_reg[36] ;
  wire flying_req0;
  wire flying_req_reg_n_0;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [67:0]in;
  wire ladma_mm_awready;
  wire ladma_mm_awvalid;
  wire ladma_mm_wready;
  wire ladma_mm_wvalid;
  wire \last_cnt[0]_i_1_n_0 ;
  wire [6:5]last_cnt_reg;
  wire \last_cnt_reg[0]_0 ;
  wire \last_cnt_reg[0]_1 ;
  wire [1:0]\last_cnt_reg[6]_0 ;
  wire \raddr_reg_reg[5] ;
  wire req_en__0;
  wire req_fifo_n_10;
  wire req_fifo_n_11;
  wire req_fifo_n_12;
  wire req_fifo_n_13;
  wire req_fifo_n_14;
  wire req_fifo_n_15;
  wire req_fifo_n_16;
  wire req_fifo_n_17;
  wire req_fifo_n_18;
  wire req_fifo_n_19;
  wire req_fifo_n_20;
  wire req_fifo_n_21;
  wire req_fifo_n_22;
  wire req_fifo_n_23;
  wire req_fifo_n_24;
  wire req_fifo_n_25;
  wire req_fifo_n_26;
  wire req_fifo_n_27;
  wire req_fifo_n_28;
  wire req_fifo_n_29;
  wire req_fifo_n_3;
  wire req_fifo_n_30;
  wire req_fifo_n_31;
  wire req_fifo_n_32;
  wire req_fifo_n_33;
  wire req_fifo_n_34;
  wire req_fifo_n_35;
  wire req_fifo_n_36;
  wire req_fifo_n_37;
  wire req_fifo_n_38;
  wire req_fifo_n_39;
  wire req_fifo_n_4;
  wire req_fifo_n_40;
  wire req_fifo_n_41;
  wire req_fifo_n_42;
  wire req_fifo_n_43;
  wire req_fifo_n_44;
  wire req_fifo_n_45;
  wire req_fifo_n_46;
  wire req_fifo_n_47;
  wire req_fifo_n_48;
  wire req_fifo_n_49;
  wire req_fifo_n_5;
  wire req_fifo_n_50;
  wire req_fifo_n_51;
  wire req_fifo_n_52;
  wire req_fifo_n_53;
  wire req_fifo_n_54;
  wire req_fifo_n_55;
  wire req_fifo_n_56;
  wire req_fifo_n_57;
  wire req_fifo_n_58;
  wire req_fifo_n_59;
  wire req_fifo_n_6;
  wire req_fifo_n_60;
  wire req_fifo_n_61;
  wire req_fifo_n_62;
  wire req_fifo_n_63;
  wire req_fifo_n_64;
  wire req_fifo_n_65;
  wire req_fifo_n_66;
  wire req_fifo_n_67;
  wire req_fifo_n_68;
  wire req_fifo_n_69;
  wire req_fifo_n_7;
  wire req_fifo_n_70;
  wire req_fifo_n_8;
  wire req_fifo_n_9;
  wire req_fifo_valid;
  wire rs_req_ready;

  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized6 data_fifo
       (.E(flying_req0),
        .Q({last_cnt_reg,Q}),
        .S(S[0]),
        .WLAST_Dummy_reg(data_fifo_n_46),
        .WVALID_Dummy(WVALID_Dummy),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_m_n_0(axi_reset_m_n_0),
        .burst_valid(burst_valid),
        .\dout_reg[36] (\dout_reg[36] ),
        .\dout_reg[36]_0 (SR),
        .dout_vld_reg_0(data_fifo_n_6),
        .flying_req_reg(flying_req_reg_n_0),
        .full_n_reg_0(WREADY_Dummy),
        .full_n_reg_1(full_n_reg),
        .full_n_reg_2(full_n_reg_0),
        .full_n_reg_3(full_n_reg_1),
        .in({\last_cnt_reg[0]_1 ,dout}),
        .ladma_mm_wready(ladma_mm_wready),
        .ladma_mm_wvalid(ladma_mm_wvalid),
        .\last_cnt_reg[0] (\last_cnt_reg[0]_0 ),
        .\raddr_reg_reg[5] (\raddr_reg_reg[5] ),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  FDRE flying_req_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(data_fifo_n_6),
        .Q(flying_req_reg_n_0),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(Q[0]),
        .O(\last_cnt[0]_i_1_n_0 ));
  FDRE \last_cnt_reg[0] 
       (.C(axi_clk_m),
        .CE(data_fifo_n_46),
        .D(\last_cnt[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \last_cnt_reg[1] 
       (.C(axi_clk_m),
        .CE(data_fifo_n_46),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE \last_cnt_reg[2] 
       (.C(axi_clk_m),
        .CE(data_fifo_n_46),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE \last_cnt_reg[3] 
       (.C(axi_clk_m),
        .CE(data_fifo_n_46),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE \last_cnt_reg[4] 
       (.C(axi_clk_m),
        .CE(data_fifo_n_46),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE \last_cnt_reg[5] 
       (.C(axi_clk_m),
        .CE(data_fifo_n_46),
        .D(D[4]),
        .Q(last_cnt_reg[5]),
        .R(SR));
  FDRE \last_cnt_reg[6] 
       (.C(axi_clk_m),
        .CE(data_fifo_n_46),
        .D(D[5]),
        .Q(last_cnt_reg[6]),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(last_cnt_reg[6]),
        .I1(last_cnt_reg[5]),
        .O(\last_cnt_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[4]),
        .I1(last_cnt_reg[5]),
        .O(\last_cnt_reg[6]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized5 req_fifo
       (.Q({req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70}),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_m_n_0(SR),
        .\dout_reg[2] (\dout_reg[2] ),
        .full_n_reg_0(AWREADY_Dummy_0),
        .in(in),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized0 rs_req
       (.D({req_fifo_n_3,req_fifo_n_4,req_fifo_n_5,req_fifo_n_6,req_fifo_n_7,req_fifo_n_8,req_fifo_n_9,req_fifo_n_10,req_fifo_n_11,req_fifo_n_12,req_fifo_n_13,req_fifo_n_14,req_fifo_n_15,req_fifo_n_16,req_fifo_n_17,req_fifo_n_18,req_fifo_n_19,req_fifo_n_20,req_fifo_n_21,req_fifo_n_22,req_fifo_n_23,req_fifo_n_24,req_fifo_n_25,req_fifo_n_26,req_fifo_n_27,req_fifo_n_28,req_fifo_n_29,req_fifo_n_30,req_fifo_n_31,req_fifo_n_32,req_fifo_n_33,req_fifo_n_34,req_fifo_n_35,req_fifo_n_36,req_fifo_n_37,req_fifo_n_38,req_fifo_n_39,req_fifo_n_40,req_fifo_n_41,req_fifo_n_42,req_fifo_n_43,req_fifo_n_44,req_fifo_n_45,req_fifo_n_46,req_fifo_n_47,req_fifo_n_48,req_fifo_n_49,req_fifo_n_50,req_fifo_n_51,req_fifo_n_52,req_fifo_n_53,req_fifo_n_54,req_fifo_n_55,req_fifo_n_56,req_fifo_n_57,req_fifo_n_58,req_fifo_n_59,req_fifo_n_60,req_fifo_n_61,req_fifo_n_62,req_fifo_n_63,req_fifo_n_64,req_fifo_n_65,req_fifo_n_66,req_fifo_n_67,req_fifo_n_68,req_fifo_n_69,req_fifo_n_70}),
        .E(flying_req0),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .\data_p1_reg[69]_0 (\data_p1_reg[69] ),
        .ladma_mm_awready(ladma_mm_awready),
        .ladma_mm_awvalid(ladma_mm_awvalid),
        .req_en__0(req_en__0),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

(* ORIG_REF_NAME = "ladmatr_gmem0_m_axi_write" *) 
module design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_write
   (last_resp,
    SR,
    AWREADY_Dummy,
    s_ready_t_reg,
    need_wrsp,
    empty_n_reg,
    axi_reset_m_n_0,
    full_n_reg,
    Q,
    ladma_mm_awvalid,
    full_n_reg_0,
    \dout_reg[36] ,
    ladma_mm_wvalid,
    empty_n_reg_0,
    \data_p1_reg[69] ,
    axi_clk_m,
    mem_reg,
    WVALID_Dummy,
    axi_reset_m_n,
    AWVALID_Dummy,
    resp_ready__1,
    ladma_mm_bvalid,
    ladma_mm_awready,
    ladma_mm_wready,
    wrsp_type,
    ursp_ready,
    D,
    dout,
    E);
  output last_resp;
  output [0:0]SR;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output need_wrsp;
  output empty_n_reg;
  output axi_reset_m_n_0;
  output full_n_reg;
  output [0:0]Q;
  output ladma_mm_awvalid;
  output full_n_reg_0;
  output [36:0]\dout_reg[36] ;
  output ladma_mm_wvalid;
  output empty_n_reg_0;
  output [67:0]\data_p1_reg[69] ;
  input axi_clk_m;
  input mem_reg;
  input WVALID_Dummy;
  input axi_reset_m_n;
  input AWVALID_Dummy;
  input resp_ready__1;
  input ladma_mm_bvalid;
  input ladma_mm_awready;
  input ladma_mm_wready;
  input wrsp_type;
  input ursp_ready;
  input [91:0]D;
  input [35:0]dout;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWREADY_Dummy_0;
  wire AWVALID_Dummy;
  wire [91:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg_n_0;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_n_0;
  wire [63:2]awaddr_tmp0;
  wire [5:0]awlen_tmp;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire axi_reset_m_n_0;
  wire [9:0]beat_len;
  wire burst_valid;
  wire \could_multi_bursts.AWVALID_Dummy_reg_n_0 ;
  wire [63:2]\could_multi_bursts.awaddr_buf ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_7_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [5:0]\could_multi_bursts.awlen_buf ;
  wire \could_multi_bursts.last_loop__6 ;
  wire [3:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [67:0]\data_p1_reg[69] ;
  wire [35:0]dout;
  wire [36:0]\dout_reg[36] ;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire \end_addr[13]_i_2_n_0 ;
  wire \end_addr[13]_i_3_n_0 ;
  wire \end_addr[13]_i_4_n_0 ;
  wire \end_addr[13]_i_5_n_0 ;
  wire \end_addr[17]_i_2_n_0 ;
  wire \end_addr[17]_i_3_n_0 ;
  wire \end_addr[17]_i_4_n_0 ;
  wire \end_addr[17]_i_5_n_0 ;
  wire \end_addr[21]_i_2_n_0 ;
  wire \end_addr[21]_i_3_n_0 ;
  wire \end_addr[21]_i_4_n_0 ;
  wire \end_addr[21]_i_5_n_0 ;
  wire \end_addr[25]_i_2_n_0 ;
  wire \end_addr[25]_i_3_n_0 ;
  wire \end_addr[25]_i_4_n_0 ;
  wire \end_addr[25]_i_5_n_0 ;
  wire \end_addr[29]_i_2_n_0 ;
  wire \end_addr[29]_i_3_n_0 ;
  wire \end_addr[29]_i_4_n_0 ;
  wire \end_addr[29]_i_5_n_0 ;
  wire \end_addr[33]_i_2_n_0 ;
  wire \end_addr[33]_i_3_n_0 ;
  wire \end_addr[5]_i_2_n_0 ;
  wire \end_addr[5]_i_3_n_0 ;
  wire \end_addr[5]_i_4_n_0 ;
  wire \end_addr[5]_i_5_n_0 ;
  wire \end_addr[9]_i_2_n_0 ;
  wire \end_addr[9]_i_3_n_0 ;
  wire \end_addr[9]_i_4_n_0 ;
  wire \end_addr[9]_i_5_n_0 ;
  wire \end_addr_reg_n_0_[10] ;
  wire \end_addr_reg_n_0_[11] ;
  wire \end_addr_reg_n_0_[2] ;
  wire \end_addr_reg_n_0_[3] ;
  wire \end_addr_reg_n_0_[4] ;
  wire \end_addr_reg_n_0_[5] ;
  wire \end_addr_reg_n_0_[6] ;
  wire \end_addr_reg_n_0_[7] ;
  wire \end_addr_reg_n_0_[8] ;
  wire \end_addr_reg_n_0_[9] ;
  wire fifo_burst_n_12;
  wire fifo_burst_n_14;
  wire fifo_burst_n_15;
  wire fifo_burst_n_3;
  wire fifo_burst_ready;
  wire fifo_resp_n_10;
  wire fifo_resp_n_3;
  wire fifo_resp_n_5;
  wire fifo_resp_n_6;
  wire fifo_resp_n_9;
  wire fifo_resp_ready;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire full_n_reg_0;
  wire ladma_mm_awready;
  wire ladma_mm_awvalid;
  wire ladma_mm_bvalid;
  wire ladma_mm_wready;
  wire ladma_mm_wvalid;
  wire [4:1]last_cnt_reg;
  wire [0:0]last_cnt_reg__0;
  wire last_resp;
  wire last_sect;
  wire last_sect_buf_reg_n_0;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire \len_cnt[7]_i_4_n_0 ;
  wire [7:0]len_cnt_reg;
  wire mem_reg;
  wire need_wrsp;
  wire next_wreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [3:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_14_in;
  wire p_18_in;
  wire [11:2]p_1_in;
  wire [63:2]p_1_out;
  wire resp_ready__1;
  wire rs_wreq_n_10;
  wire rs_wreq_n_100;
  wire rs_wreq_n_101;
  wire rs_wreq_n_102;
  wire rs_wreq_n_103;
  wire rs_wreq_n_104;
  wire rs_wreq_n_105;
  wire rs_wreq_n_106;
  wire rs_wreq_n_107;
  wire rs_wreq_n_108;
  wire rs_wreq_n_109;
  wire rs_wreq_n_11;
  wire rs_wreq_n_110;
  wire rs_wreq_n_111;
  wire rs_wreq_n_112;
  wire rs_wreq_n_113;
  wire rs_wreq_n_114;
  wire rs_wreq_n_115;
  wire rs_wreq_n_116;
  wire rs_wreq_n_117;
  wire rs_wreq_n_118;
  wire rs_wreq_n_119;
  wire rs_wreq_n_12;
  wire rs_wreq_n_120;
  wire rs_wreq_n_121;
  wire rs_wreq_n_122;
  wire rs_wreq_n_123;
  wire rs_wreq_n_124;
  wire rs_wreq_n_125;
  wire rs_wreq_n_126;
  wire rs_wreq_n_127;
  wire rs_wreq_n_128;
  wire rs_wreq_n_129;
  wire rs_wreq_n_13;
  wire rs_wreq_n_130;
  wire rs_wreq_n_131;
  wire rs_wreq_n_132;
  wire rs_wreq_n_133;
  wire rs_wreq_n_134;
  wire rs_wreq_n_135;
  wire rs_wreq_n_136;
  wire rs_wreq_n_137;
  wire rs_wreq_n_138;
  wire rs_wreq_n_139;
  wire rs_wreq_n_14;
  wire rs_wreq_n_140;
  wire rs_wreq_n_141;
  wire rs_wreq_n_142;
  wire rs_wreq_n_143;
  wire rs_wreq_n_144;
  wire rs_wreq_n_145;
  wire rs_wreq_n_146;
  wire rs_wreq_n_147;
  wire rs_wreq_n_148;
  wire rs_wreq_n_149;
  wire rs_wreq_n_15;
  wire rs_wreq_n_150;
  wire rs_wreq_n_151;
  wire rs_wreq_n_152;
  wire rs_wreq_n_153;
  wire rs_wreq_n_154;
  wire rs_wreq_n_155;
  wire rs_wreq_n_156;
  wire rs_wreq_n_157;
  wire rs_wreq_n_158;
  wire rs_wreq_n_159;
  wire rs_wreq_n_16;
  wire rs_wreq_n_160;
  wire rs_wreq_n_161;
  wire rs_wreq_n_162;
  wire rs_wreq_n_163;
  wire rs_wreq_n_164;
  wire rs_wreq_n_165;
  wire rs_wreq_n_166;
  wire rs_wreq_n_167;
  wire rs_wreq_n_168;
  wire rs_wreq_n_169;
  wire rs_wreq_n_17;
  wire rs_wreq_n_170;
  wire rs_wreq_n_171;
  wire rs_wreq_n_172;
  wire rs_wreq_n_173;
  wire rs_wreq_n_174;
  wire rs_wreq_n_175;
  wire rs_wreq_n_176;
  wire rs_wreq_n_177;
  wire rs_wreq_n_178;
  wire rs_wreq_n_179;
  wire rs_wreq_n_18;
  wire rs_wreq_n_180;
  wire rs_wreq_n_181;
  wire rs_wreq_n_182;
  wire rs_wreq_n_183;
  wire rs_wreq_n_184;
  wire rs_wreq_n_185;
  wire rs_wreq_n_186;
  wire rs_wreq_n_187;
  wire rs_wreq_n_188;
  wire rs_wreq_n_189;
  wire rs_wreq_n_19;
  wire rs_wreq_n_190;
  wire rs_wreq_n_191;
  wire rs_wreq_n_192;
  wire rs_wreq_n_193;
  wire rs_wreq_n_194;
  wire rs_wreq_n_195;
  wire rs_wreq_n_196;
  wire rs_wreq_n_197;
  wire rs_wreq_n_198;
  wire rs_wreq_n_199;
  wire rs_wreq_n_2;
  wire rs_wreq_n_20;
  wire rs_wreq_n_200;
  wire rs_wreq_n_201;
  wire rs_wreq_n_202;
  wire rs_wreq_n_203;
  wire rs_wreq_n_204;
  wire rs_wreq_n_205;
  wire rs_wreq_n_206;
  wire rs_wreq_n_207;
  wire rs_wreq_n_208;
  wire rs_wreq_n_209;
  wire rs_wreq_n_21;
  wire rs_wreq_n_210;
  wire rs_wreq_n_22;
  wire rs_wreq_n_23;
  wire rs_wreq_n_24;
  wire rs_wreq_n_25;
  wire rs_wreq_n_26;
  wire rs_wreq_n_27;
  wire rs_wreq_n_28;
  wire rs_wreq_n_29;
  wire rs_wreq_n_3;
  wire rs_wreq_n_30;
  wire rs_wreq_n_31;
  wire rs_wreq_n_32;
  wire rs_wreq_n_33;
  wire rs_wreq_n_34;
  wire rs_wreq_n_35;
  wire rs_wreq_n_36;
  wire rs_wreq_n_37;
  wire rs_wreq_n_38;
  wire rs_wreq_n_39;
  wire rs_wreq_n_4;
  wire rs_wreq_n_40;
  wire rs_wreq_n_41;
  wire rs_wreq_n_42;
  wire rs_wreq_n_43;
  wire rs_wreq_n_44;
  wire rs_wreq_n_45;
  wire rs_wreq_n_46;
  wire rs_wreq_n_47;
  wire rs_wreq_n_48;
  wire rs_wreq_n_49;
  wire rs_wreq_n_5;
  wire rs_wreq_n_50;
  wire rs_wreq_n_51;
  wire rs_wreq_n_52;
  wire rs_wreq_n_53;
  wire rs_wreq_n_54;
  wire rs_wreq_n_55;
  wire rs_wreq_n_56;
  wire rs_wreq_n_57;
  wire rs_wreq_n_58;
  wire rs_wreq_n_59;
  wire rs_wreq_n_6;
  wire rs_wreq_n_60;
  wire rs_wreq_n_61;
  wire rs_wreq_n_62;
  wire rs_wreq_n_63;
  wire rs_wreq_n_64;
  wire rs_wreq_n_65;
  wire rs_wreq_n_66;
  wire rs_wreq_n_67;
  wire rs_wreq_n_68;
  wire rs_wreq_n_69;
  wire rs_wreq_n_7;
  wire rs_wreq_n_70;
  wire rs_wreq_n_71;
  wire rs_wreq_n_72;
  wire rs_wreq_n_73;
  wire rs_wreq_n_74;
  wire rs_wreq_n_75;
  wire rs_wreq_n_8;
  wire rs_wreq_n_86;
  wire rs_wreq_n_87;
  wire rs_wreq_n_88;
  wire rs_wreq_n_89;
  wire rs_wreq_n_9;
  wire rs_wreq_n_90;
  wire rs_wreq_n_91;
  wire rs_wreq_n_92;
  wire rs_wreq_n_93;
  wire rs_wreq_n_94;
  wire rs_wreq_n_95;
  wire rs_wreq_n_96;
  wire rs_wreq_n_97;
  wire rs_wreq_n_98;
  wire rs_wreq_n_99;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire ursp_ready;
  wire wreq_handling_reg_n_0;
  wire wreq_throttle_n_14;
  wire wreq_throttle_n_15;
  wire wreq_throttle_n_5;
  wire wreq_throttle_n_56;
  wire wreq_throttle_n_57;
  wire wreq_throttle_n_6;
  wire wreq_throttle_n_7;
  wire wreq_throttle_n_8;
  wire wreq_valid;
  wire wrsp_type;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:1]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  FDRE WLAST_Dummy_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(fifo_burst_n_15),
        .Q(WLAST_Dummy_reg_n_0),
        .R(SR));
  FDRE WVALID_Dummy_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(wreq_throttle_n_57),
        .Q(WVALID_Dummy_reg_n_0),
        .R(SR));
  FDRE \beat_len_reg[0] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(p_1_in[2]),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(p_1_in[3]),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(p_1_in[4]),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(p_1_in[5]),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(p_1_in[6]),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(p_1_in[7]),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(p_1_in[8]),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(p_1_in[9]),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(p_1_in[10]),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(p_1_in[11]),
        .Q(beat_len[9]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(fifo_burst_n_14),
        .Q(\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[10]),
        .O(p_1_out[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[11]),
        .O(p_1_out[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[12]),
        .O(p_1_out[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[13]),
        .O(p_1_out[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[14]),
        .O(p_1_out[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[15]),
        .O(p_1_out[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[16]),
        .O(p_1_out[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[17]),
        .O(p_1_out[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[18]),
        .O(p_1_out[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[19]),
        .O(p_1_out[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[20]),
        .O(p_1_out[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[21]),
        .O(p_1_out[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[22]),
        .O(p_1_out[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[23]),
        .O(p_1_out[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[24]),
        .O(p_1_out[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[25]),
        .O(p_1_out[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[26]),
        .O(p_1_out[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[27]),
        .O(p_1_out[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[28]),
        .O(p_1_out[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[29]),
        .O(p_1_out[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[2]),
        .O(p_1_out[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[30]),
        .O(p_1_out[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[31]),
        .O(p_1_out[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[32]),
        .O(p_1_out[32]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[33]),
        .O(p_1_out[33]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[34]),
        .O(p_1_out[34]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[35]),
        .O(p_1_out[35]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[36]),
        .O(p_1_out[36]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[37]),
        .O(p_1_out[37]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[38]),
        .O(p_1_out[38]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[39]),
        .O(p_1_out[39]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[3]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[40]),
        .O(p_1_out[40]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[41]),
        .O(p_1_out[41]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[42]),
        .O(p_1_out[42]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[43]),
        .O(p_1_out[43]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[44]),
        .O(p_1_out[44]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[45]),
        .O(p_1_out[45]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[46]),
        .O(p_1_out[46]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[47]),
        .O(p_1_out[47]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[48]),
        .O(p_1_out[48]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[49]),
        .O(p_1_out[49]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[4]),
        .O(p_1_out[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [4]),
        .I1(\could_multi_bursts.awlen_buf [2]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [1]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [2]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[50]),
        .O(p_1_out[50]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[51]),
        .O(p_1_out[51]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[52]),
        .O(p_1_out[52]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[53]),
        .O(p_1_out[53]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[54]),
        .O(p_1_out[54]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[55]),
        .O(p_1_out[55]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[56]),
        .O(p_1_out[56]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[57]),
        .O(p_1_out[57]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[58]),
        .O(p_1_out[58]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[59]),
        .O(p_1_out[59]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[5]),
        .O(p_1_out[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[60]),
        .O(p_1_out[60]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[61]),
        .O(p_1_out[61]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[62]),
        .O(p_1_out[62]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[63]),
        .O(p_1_out[63]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[6]),
        .O(p_1_out[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[7]),
        .O(p_1_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[8]),
        .O(p_1_out[8]));
  LUT3 #(
    .INIT(8'h9A)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf [8]),
        .I1(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ),
        .I2(\could_multi_bursts.awlen_buf [5]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(\could_multi_bursts.awaddr_buf [7]),
        .I1(\could_multi_bursts.awlen_buf [5]),
        .I2(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(\could_multi_bursts.awaddr_buf [6]),
        .I1(\could_multi_bursts.awlen_buf [4]),
        .I2(\could_multi_bursts.awlen_buf [2]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [0]),
        .I5(\could_multi_bursts.awlen_buf [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(\could_multi_bursts.awaddr_buf [5]),
        .I1(\could_multi_bursts.awlen_buf [3]),
        .I2(\could_multi_bursts.awlen_buf [0]),
        .I3(\could_multi_bursts.awlen_buf [1]),
        .I4(\could_multi_bursts.awlen_buf [2]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \could_multi_bursts.awaddr_buf[8]_i_7 
       (.I0(\could_multi_bursts.awlen_buf [3]),
        .I1(\could_multi_bursts.awlen_buf [0]),
        .I2(\could_multi_bursts.awlen_buf [1]),
        .I3(\could_multi_bursts.awlen_buf [2]),
        .I4(\could_multi_bursts.awlen_buf [4]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(awaddr_tmp0[9]),
        .O(p_1_out[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[10]),
        .Q(\could_multi_bursts.awaddr_buf [10]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[11]),
        .Q(\could_multi_bursts.awaddr_buf [11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[12]),
        .Q(\could_multi_bursts.awaddr_buf [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\could_multi_bursts.awaddr_buf [10:9]}),
        .O(awaddr_tmp0[12:9]),
        .S(\could_multi_bursts.awaddr_buf [12:9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[13]),
        .Q(\could_multi_bursts.awaddr_buf [13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[14]),
        .Q(\could_multi_bursts.awaddr_buf [14]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[15]),
        .Q(\could_multi_bursts.awaddr_buf [15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[16]),
        .Q(\could_multi_bursts.awaddr_buf [16]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[16:13]),
        .S(\could_multi_bursts.awaddr_buf [16:13]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[17]),
        .Q(\could_multi_bursts.awaddr_buf [17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[18]),
        .Q(\could_multi_bursts.awaddr_buf [18]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[19]),
        .Q(\could_multi_bursts.awaddr_buf [19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[20]),
        .Q(\could_multi_bursts.awaddr_buf [20]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[20:17]),
        .S(\could_multi_bursts.awaddr_buf [20:17]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[21]),
        .Q(\could_multi_bursts.awaddr_buf [21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[22]),
        .Q(\could_multi_bursts.awaddr_buf [22]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[23]),
        .Q(\could_multi_bursts.awaddr_buf [23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[24]),
        .Q(\could_multi_bursts.awaddr_buf [24]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[24:21]),
        .S(\could_multi_bursts.awaddr_buf [24:21]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[25]),
        .Q(\could_multi_bursts.awaddr_buf [25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[26]),
        .Q(\could_multi_bursts.awaddr_buf [26]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[27]),
        .Q(\could_multi_bursts.awaddr_buf [27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[28]),
        .Q(\could_multi_bursts.awaddr_buf [28]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[28:25]),
        .S(\could_multi_bursts.awaddr_buf [28:25]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[29]),
        .Q(\could_multi_bursts.awaddr_buf [29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[2]),
        .Q(\could_multi_bursts.awaddr_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[30]),
        .Q(\could_multi_bursts.awaddr_buf [30]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[31]),
        .Q(\could_multi_bursts.awaddr_buf [31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[32]),
        .Q(\could_multi_bursts.awaddr_buf [32]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[32:29]),
        .S(\could_multi_bursts.awaddr_buf [32:29]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[33]),
        .Q(\could_multi_bursts.awaddr_buf [33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[34]),
        .Q(\could_multi_bursts.awaddr_buf [34]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[35]),
        .Q(\could_multi_bursts.awaddr_buf [35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[36]),
        .Q(\could_multi_bursts.awaddr_buf [36]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[36:33]),
        .S(\could_multi_bursts.awaddr_buf [36:33]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[37]),
        .Q(\could_multi_bursts.awaddr_buf [37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[38]),
        .Q(\could_multi_bursts.awaddr_buf [38]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[39]),
        .Q(\could_multi_bursts.awaddr_buf [39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[3]),
        .Q(\could_multi_bursts.awaddr_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[40]),
        .Q(\could_multi_bursts.awaddr_buf [40]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[40:37]),
        .S(\could_multi_bursts.awaddr_buf [40:37]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[41]),
        .Q(\could_multi_bursts.awaddr_buf [41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[42]),
        .Q(\could_multi_bursts.awaddr_buf [42]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[43]),
        .Q(\could_multi_bursts.awaddr_buf [43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[44]),
        .Q(\could_multi_bursts.awaddr_buf [44]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[44:41]),
        .S(\could_multi_bursts.awaddr_buf [44:41]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[45]),
        .Q(\could_multi_bursts.awaddr_buf [45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[46]),
        .Q(\could_multi_bursts.awaddr_buf [46]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[47]),
        .Q(\could_multi_bursts.awaddr_buf [47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[48]),
        .Q(\could_multi_bursts.awaddr_buf [48]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[48:45]),
        .S(\could_multi_bursts.awaddr_buf [48:45]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[49]),
        .Q(\could_multi_bursts.awaddr_buf [49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[4]),
        .Q(\could_multi_bursts.awaddr_buf [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.awaddr_buf [4:2],1'b0}),
        .O({awaddr_tmp0[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[50]),
        .Q(\could_multi_bursts.awaddr_buf [50]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[51]),
        .Q(\could_multi_bursts.awaddr_buf [51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[52]),
        .Q(\could_multi_bursts.awaddr_buf [52]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[52:49]),
        .S(\could_multi_bursts.awaddr_buf [52:49]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[53]),
        .Q(\could_multi_bursts.awaddr_buf [53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[54]),
        .Q(\could_multi_bursts.awaddr_buf [54]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[55]),
        .Q(\could_multi_bursts.awaddr_buf [55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[56]),
        .Q(\could_multi_bursts.awaddr_buf [56]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[56:53]),
        .S(\could_multi_bursts.awaddr_buf [56:53]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[57]),
        .Q(\could_multi_bursts.awaddr_buf [57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[58]),
        .Q(\could_multi_bursts.awaddr_buf [58]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[59]),
        .Q(\could_multi_bursts.awaddr_buf [59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[5]),
        .Q(\could_multi_bursts.awaddr_buf [5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[60]),
        .Q(\could_multi_bursts.awaddr_buf [60]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(awaddr_tmp0[60:57]),
        .S(\could_multi_bursts.awaddr_buf [60:57]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[61]),
        .Q(\could_multi_bursts.awaddr_buf [61]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[62]),
        .Q(\could_multi_bursts.awaddr_buf [62]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[63]),
        .Q(\could_multi_bursts.awaddr_buf [63]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED [3],awaddr_tmp0[63:61]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf [63:61]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[6]),
        .Q(\could_multi_bursts.awaddr_buf [6]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[7]),
        .Q(\could_multi_bursts.awaddr_buf [7]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[8]),
        .Q(\could_multi_bursts.awaddr_buf [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(\could_multi_bursts.awaddr_buf [8:5]),
        .O(awaddr_tmp0[8:5]),
        .S({\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_1_out[9]),
        .Q(\could_multi_bursts.awaddr_buf [9]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf [3]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[4] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[4]),
        .Q(\could_multi_bursts.awlen_buf [4]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[5] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[5]),
        .Q(\could_multi_bursts.awlen_buf [5]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in_0[3]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in_0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_resp_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in_0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_resp_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in_0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_resp_n_3));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(axi_clk_m),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in_0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_resp_n_3));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(fifo_resp_n_10),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_2 
       (.I0(rs_wreq_n_136),
        .I1(rs_wreq_n_74),
        .O(\end_addr[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_3 
       (.I0(rs_wreq_n_137),
        .I1(rs_wreq_n_75),
        .O(\end_addr[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_4 
       (.I0(rs_wreq_n_138),
        .I1(p_1_in[11]),
        .O(\end_addr[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[13]_i_5 
       (.I0(rs_wreq_n_139),
        .I1(p_1_in[10]),
        .O(\end_addr[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_2 
       (.I0(rs_wreq_n_132),
        .I1(rs_wreq_n_70),
        .O(\end_addr[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_3 
       (.I0(rs_wreq_n_133),
        .I1(rs_wreq_n_71),
        .O(\end_addr[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_4 
       (.I0(rs_wreq_n_134),
        .I1(rs_wreq_n_72),
        .O(\end_addr[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[17]_i_5 
       (.I0(rs_wreq_n_135),
        .I1(rs_wreq_n_73),
        .O(\end_addr[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_2 
       (.I0(rs_wreq_n_128),
        .I1(rs_wreq_n_66),
        .O(\end_addr[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_3 
       (.I0(rs_wreq_n_129),
        .I1(rs_wreq_n_67),
        .O(\end_addr[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_4 
       (.I0(rs_wreq_n_130),
        .I1(rs_wreq_n_68),
        .O(\end_addr[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[21]_i_5 
       (.I0(rs_wreq_n_131),
        .I1(rs_wreq_n_69),
        .O(\end_addr[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_2 
       (.I0(rs_wreq_n_124),
        .I1(rs_wreq_n_62),
        .O(\end_addr[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_3 
       (.I0(rs_wreq_n_125),
        .I1(rs_wreq_n_63),
        .O(\end_addr[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_4 
       (.I0(rs_wreq_n_126),
        .I1(rs_wreq_n_64),
        .O(\end_addr[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[25]_i_5 
       (.I0(rs_wreq_n_127),
        .I1(rs_wreq_n_65),
        .O(\end_addr[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_2 
       (.I0(rs_wreq_n_120),
        .I1(rs_wreq_n_58),
        .O(\end_addr[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_3 
       (.I0(rs_wreq_n_121),
        .I1(rs_wreq_n_59),
        .O(\end_addr[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_4 
       (.I0(rs_wreq_n_122),
        .I1(rs_wreq_n_60),
        .O(\end_addr[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[29]_i_5 
       (.I0(rs_wreq_n_123),
        .I1(rs_wreq_n_61),
        .O(\end_addr[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_2 
       (.I0(rs_wreq_n_118),
        .I1(rs_wreq_n_56),
        .O(\end_addr[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[33]_i_3 
       (.I0(rs_wreq_n_119),
        .I1(rs_wreq_n_57),
        .O(\end_addr[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_2 
       (.I0(rs_wreq_n_144),
        .I1(p_1_in[5]),
        .O(\end_addr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_3 
       (.I0(rs_wreq_n_145),
        .I1(p_1_in[4]),
        .O(\end_addr[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_4 
       (.I0(rs_wreq_n_146),
        .I1(p_1_in[3]),
        .O(\end_addr[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[5]_i_5 
       (.I0(rs_wreq_n_147),
        .I1(p_1_in[2]),
        .O(\end_addr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_2 
       (.I0(rs_wreq_n_140),
        .I1(p_1_in[9]),
        .O(\end_addr[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_3 
       (.I0(rs_wreq_n_141),
        .I1(p_1_in[8]),
        .O(\end_addr[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_4 
       (.I0(rs_wreq_n_142),
        .I1(p_1_in[7]),
        .O(\end_addr[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr[9]_i_5 
       (.I0(rs_wreq_n_143),
        .I1(p_1_in[6]),
        .O(\end_addr[9]_i_5_n_0 ));
  FDRE \end_addr_reg[10] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_202),
        .Q(\end_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_reg[11] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_201),
        .Q(\end_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_reg[12] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_200),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_reg[13] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_199),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_reg[14] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_198),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_reg[15] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_197),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_reg[16] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_196),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_reg[17] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_195),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_reg[18] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_194),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_reg[19] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_193),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_reg[20] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_192),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_reg[21] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_191),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_reg[22] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_190),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_reg[23] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_189),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_reg[24] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_188),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_reg[25] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_187),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_reg[26] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_186),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_reg[27] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_185),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_reg[28] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_184),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_reg[29] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_183),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_reg[2] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_210),
        .Q(\end_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_reg[30] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_182),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_reg[31] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_181),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_reg[32] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_180),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_reg[33] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_179),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_reg[34] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_178),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_reg[35] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_177),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_reg[36] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_176),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_reg[37] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_175),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_reg[38] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_174),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_reg[39] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_173),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_reg[3] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_209),
        .Q(\end_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_reg[40] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_172),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_reg[41] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_171),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_reg[42] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_170),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_reg[43] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_169),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_reg[44] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_168),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_reg[45] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_167),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_reg[46] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_166),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_reg[47] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_165),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_reg[48] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_164),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_reg[49] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_163),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_reg[4] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_208),
        .Q(\end_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_reg[50] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_162),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_reg[51] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_161),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_reg[52] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_160),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_reg[53] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_159),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_reg[54] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_158),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_reg[55] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_157),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_reg[56] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_156),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_reg[57] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_155),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_reg[58] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_154),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_reg[59] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_153),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_reg[5] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_207),
        .Q(\end_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_reg[60] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_152),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_reg[61] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_151),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_reg[62] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_150),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_reg[63] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_149),
        .Q(p_0_in0_in[51]),
        .R(SR));
  FDRE \end_addr_reg[6] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_206),
        .Q(\end_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_reg[7] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_205),
        .Q(\end_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_reg[8] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_204),
        .Q(\end_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_reg[9] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_203),
        .Q(\end_addr_reg_n_0_[9] ),
        .R(SR));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized4 fifo_burst
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .E(p_18_in),
        .Q(len_cnt_reg),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg_n_0),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(fifo_burst_n_15),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_m_n_0(fifo_burst_n_3),
        .burst_valid(burst_valid),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_burst_n_14),
        .\could_multi_bursts.last_loop__6 (\could_multi_bursts.last_loop__6 ),
        .\could_multi_bursts.loop_cnt_reg[0] (fifo_burst_n_12),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(awlen_tmp),
        .\len_cnt_reg[7] (WVALID_Dummy_reg_n_0),
        .\mOutPtr_reg[4]_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\mOutPtr_reg[4]_1 (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .mem_reg(mem_reg),
        .\sect_len_buf_reg[8] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\sect_len_buf_reg[8]_0 (\could_multi_bursts.loop_cnt_reg ));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_fifo__parameterized1_12 fifo_resp
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .CO(first_sect),
        .E(fifo_resp_n_6),
        .Q(wreq_valid),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_m_n_0(fifo_resp_n_3),
        .axi_reset_m_n_1(fifo_resp_n_5),
        .\could_multi_bursts.last_loop__6 (\could_multi_bursts.last_loop__6 ),
        .\could_multi_bursts.loop_cnt_reg[3] (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_10),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\dout_reg[0] (last_sect_buf_reg_n_0),
        .dout_vld_reg_0(need_wrsp),
        .dout_vld_reg_1(Q),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .last_resp(last_resp),
        .next_wreq(next_wreq),
        .p_14_in(p_14_in),
        .resp_ready__1(resp_ready__1),
        .\sect_len_buf_reg[8] (rs_wreq_n_148),
        .\sect_len_buf_reg[8]_0 (fifo_burst_n_12),
        .ursp_ready(ursp_ready),
        .wreq_handling_reg(fifo_resp_n_9),
        .wreq_handling_reg_0(last_sect),
        .wreq_handling_reg_1(wreq_handling_reg_n_0),
        .wrsp_type(wrsp_type));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[21] ),
        .I1(p_0_in[21]),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .I3(p_0_in[22]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[18] ),
        .I1(p_0_in[18]),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in[19]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(p_0_in[15]),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in[16]),
        .I4(p_0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in[13]),
        .I4(p_0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(first_sect_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[33] ),
        .I1(p_0_in[33]),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in[34]),
        .I4(p_0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[30] ),
        .I1(p_0_in[30]),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .I3(p_0_in[31]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[27] ),
        .I1(p_0_in[27]),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .I3(p_0_in[28]),
        .I4(p_0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[24] ),
        .I1(p_0_in[24]),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .I3(p_0_in[25]),
        .I4(p_0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(first_sect_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[45] ),
        .I1(p_0_in[45]),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in[46]),
        .I4(p_0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[42] ),
        .I1(p_0_in[42]),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in[43]),
        .I4(p_0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in[40]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in[37]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(first_sect_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_0_[48] ),
        .I1(p_0_in[48]),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .I3(p_0_in[49]),
        .I4(p_0_in[50]),
        .I5(\sect_cnt_reg_n_0_[50] ),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in[10]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(p_0_in[6]),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .I3(p_0_in[7]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[3] ),
        .I1(p_0_in[3]),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .I3(p_0_in[4]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[0] ),
        .I1(p_0_in[0]),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE last_sect_buf_reg
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(last_sect),
        .Q(last_sect_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[21]),
        .I1(\sect_cnt_reg_n_0_[21] ),
        .I2(p_0_in0_in[22]),
        .I3(\sect_cnt_reg_n_0_[22] ),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in0_in[23]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[18]),
        .I1(\sect_cnt_reg_n_0_[18] ),
        .I2(p_0_in0_in[19]),
        .I3(\sect_cnt_reg_n_0_[19] ),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(p_0_in0_in[15]),
        .I1(\sect_cnt_reg_n_0_[15] ),
        .I2(p_0_in0_in[16]),
        .I3(\sect_cnt_reg_n_0_[16] ),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(p_0_in0_in[12]),
        .I1(\sect_cnt_reg_n_0_[12] ),
        .I2(p_0_in0_in[13]),
        .I3(\sect_cnt_reg_n_0_[13] ),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in0_in[14]),
        .O(last_sect_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[33]),
        .I1(\sect_cnt_reg_n_0_[33] ),
        .I2(p_0_in0_in[34]),
        .I3(\sect_cnt_reg_n_0_[34] ),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in0_in[35]),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(p_0_in0_in[30]),
        .I1(\sect_cnt_reg_n_0_[30] ),
        .I2(p_0_in0_in[31]),
        .I3(\sect_cnt_reg_n_0_[31] ),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in0_in[32]),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[27]),
        .I1(\sect_cnt_reg_n_0_[27] ),
        .I2(p_0_in0_in[28]),
        .I3(\sect_cnt_reg_n_0_[28] ),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in0_in[29]),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[24]),
        .I1(\sect_cnt_reg_n_0_[24] ),
        .I2(p_0_in0_in[25]),
        .I3(\sect_cnt_reg_n_0_[25] ),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(p_0_in0_in[45]),
        .I1(\sect_cnt_reg_n_0_[45] ),
        .I2(p_0_in0_in[46]),
        .I3(\sect_cnt_reg_n_0_[46] ),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in0_in[47]),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(p_0_in0_in[42]),
        .I1(\sect_cnt_reg_n_0_[42] ),
        .I2(p_0_in0_in[43]),
        .I3(\sect_cnt_reg_n_0_[43] ),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in0_in[44]),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(p_0_in0_in[39]),
        .I1(\sect_cnt_reg_n_0_[39] ),
        .I2(p_0_in0_in[40]),
        .I3(\sect_cnt_reg_n_0_[40] ),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in0_in[41]),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(p_0_in0_in[36]),
        .I1(\sect_cnt_reg_n_0_[36] ),
        .I2(p_0_in0_in[37]),
        .I3(\sect_cnt_reg_n_0_[37] ),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in0_in[38]),
        .O(last_sect_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,rs_wreq_n_2,rs_wreq_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[9]),
        .I1(\sect_cnt_reg_n_0_[9] ),
        .I2(p_0_in0_in[10]),
        .I3(\sect_cnt_reg_n_0_[10] ),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in0_in[11]),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[6]),
        .I1(\sect_cnt_reg_n_0_[6] ),
        .I2(p_0_in0_in[7]),
        .I3(\sect_cnt_reg_n_0_[7] ),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in0_in[8]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[3]),
        .I1(\sect_cnt_reg_n_0_[3] ),
        .I2(p_0_in0_in[4]),
        .I3(\sect_cnt_reg_n_0_[4] ),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in0_in[5]),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[0]),
        .I1(\sect_cnt_reg_n_0_[0] ),
        .I2(p_0_in0_in[1]),
        .I3(\sect_cnt_reg_n_0_[1] ),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in0_in[2]),
        .O(last_sect_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[0]),
        .I2(len_cnt_reg[1]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \len_cnt[6]_i_1 
       (.I0(\len_cnt[7]_i_4_n_0 ),
        .I1(len_cnt_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[6]),
        .I1(\len_cnt[7]_i_4_n_0 ),
        .I2(len_cnt_reg[7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \len_cnt[7]_i_4 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[3]),
        .I4(len_cnt_reg[4]),
        .I5(len_cnt_reg[5]),
        .O(\len_cnt[7]_i_4_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(axi_clk_m),
        .CE(p_18_in),
        .D(p_0_in__0[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_3));
  FDRE \len_cnt_reg[1] 
       (.C(axi_clk_m),
        .CE(p_18_in),
        .D(p_0_in__0[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_3));
  FDRE \len_cnt_reg[2] 
       (.C(axi_clk_m),
        .CE(p_18_in),
        .D(p_0_in__0[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_3));
  FDRE \len_cnt_reg[3] 
       (.C(axi_clk_m),
        .CE(p_18_in),
        .D(p_0_in__0[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_3));
  FDRE \len_cnt_reg[4] 
       (.C(axi_clk_m),
        .CE(p_18_in),
        .D(p_0_in__0[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_3));
  FDRE \len_cnt_reg[5] 
       (.C(axi_clk_m),
        .CE(p_18_in),
        .D(p_0_in__0[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_3));
  FDRE \len_cnt_reg[6] 
       (.C(axi_clk_m),
        .CE(p_18_in),
        .D(p_0_in__0[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_3));
  FDRE \len_cnt_reg[7] 
       (.C(axi_clk_m),
        .CE(p_18_in),
        .D(p_0_in__0[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_3));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(last_cnt_reg__0),
        .DI({last_cnt_reg[3:1],wreq_throttle_n_56}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({wreq_throttle_n_5,wreq_throttle_n_6,wreq_throttle_n_7,wreq_throttle_n_8}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:1],p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,last_cnt_reg[4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3:2],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,1'b0,wreq_throttle_n_14,wreq_throttle_n_15}));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice__parameterized1 rs_resp
       (.Q(Q),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .ladma_mm_bvalid(ladma_mm_bvalid),
        .resp_ready__1(resp_ready__1),
        .s_ready_t_reg_0(s_ready_t_reg));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_reg_slice rs_wreq
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D({rs_wreq_n_4,rs_wreq_n_5,rs_wreq_n_6,rs_wreq_n_7,rs_wreq_n_8,rs_wreq_n_9,rs_wreq_n_10,rs_wreq_n_11,rs_wreq_n_12,rs_wreq_n_13,rs_wreq_n_14,rs_wreq_n_15,rs_wreq_n_16,rs_wreq_n_17,rs_wreq_n_18,rs_wreq_n_19,rs_wreq_n_20,rs_wreq_n_21,rs_wreq_n_22,rs_wreq_n_23,rs_wreq_n_24,rs_wreq_n_25,rs_wreq_n_26,rs_wreq_n_27,rs_wreq_n_28,rs_wreq_n_29,rs_wreq_n_30,rs_wreq_n_31,rs_wreq_n_32,rs_wreq_n_33,rs_wreq_n_34,rs_wreq_n_35,rs_wreq_n_36,rs_wreq_n_37,rs_wreq_n_38,rs_wreq_n_39,rs_wreq_n_40,rs_wreq_n_41,rs_wreq_n_42,rs_wreq_n_43,rs_wreq_n_44,rs_wreq_n_45,rs_wreq_n_46,rs_wreq_n_47,rs_wreq_n_48,rs_wreq_n_49,rs_wreq_n_50,rs_wreq_n_51,rs_wreq_n_52,rs_wreq_n_53,rs_wreq_n_54,rs_wreq_n_55}),
        .E(E),
        .Q(wreq_valid),
        .S({rs_wreq_n_2,rs_wreq_n_3}),
        .SR(SR),
        .axi_clk_m(axi_clk_m),
        .\could_multi_bursts.loop_cnt_reg[2] (rs_wreq_n_148),
        .\data_p1_reg[63]_0 ({rs_wreq_n_149,rs_wreq_n_150,rs_wreq_n_151,rs_wreq_n_152,rs_wreq_n_153,rs_wreq_n_154,rs_wreq_n_155,rs_wreq_n_156,rs_wreq_n_157,rs_wreq_n_158,rs_wreq_n_159,rs_wreq_n_160,rs_wreq_n_161,rs_wreq_n_162,rs_wreq_n_163,rs_wreq_n_164,rs_wreq_n_165,rs_wreq_n_166,rs_wreq_n_167,rs_wreq_n_168,rs_wreq_n_169,rs_wreq_n_170,rs_wreq_n_171,rs_wreq_n_172,rs_wreq_n_173,rs_wreq_n_174,rs_wreq_n_175,rs_wreq_n_176,rs_wreq_n_177,rs_wreq_n_178,rs_wreq_n_179,rs_wreq_n_180,rs_wreq_n_181,rs_wreq_n_182,rs_wreq_n_183,rs_wreq_n_184,rs_wreq_n_185,rs_wreq_n_186,rs_wreq_n_187,rs_wreq_n_188,rs_wreq_n_189,rs_wreq_n_190,rs_wreq_n_191,rs_wreq_n_192,rs_wreq_n_193,rs_wreq_n_194,rs_wreq_n_195,rs_wreq_n_196,rs_wreq_n_197,rs_wreq_n_198,rs_wreq_n_199,rs_wreq_n_200,rs_wreq_n_201,rs_wreq_n_202,rs_wreq_n_203,rs_wreq_n_204,rs_wreq_n_205,rs_wreq_n_206,rs_wreq_n_207,rs_wreq_n_208,rs_wreq_n_209,rs_wreq_n_210}),
        .\data_p1_reg[95]_0 ({rs_wreq_n_56,rs_wreq_n_57,rs_wreq_n_58,rs_wreq_n_59,rs_wreq_n_60,rs_wreq_n_61,rs_wreq_n_62,rs_wreq_n_63,rs_wreq_n_64,rs_wreq_n_65,rs_wreq_n_66,rs_wreq_n_67,rs_wreq_n_68,rs_wreq_n_69,rs_wreq_n_70,rs_wreq_n_71,rs_wreq_n_72,rs_wreq_n_73,rs_wreq_n_74,rs_wreq_n_75,p_1_in,rs_wreq_n_86,rs_wreq_n_87,rs_wreq_n_88,rs_wreq_n_89,rs_wreq_n_90,rs_wreq_n_91,rs_wreq_n_92,rs_wreq_n_93,rs_wreq_n_94,rs_wreq_n_95,rs_wreq_n_96,rs_wreq_n_97,rs_wreq_n_98,rs_wreq_n_99,rs_wreq_n_100,rs_wreq_n_101,rs_wreq_n_102,rs_wreq_n_103,rs_wreq_n_104,rs_wreq_n_105,rs_wreq_n_106,rs_wreq_n_107,rs_wreq_n_108,rs_wreq_n_109,rs_wreq_n_110,rs_wreq_n_111,rs_wreq_n_112,rs_wreq_n_113,rs_wreq_n_114,rs_wreq_n_115,rs_wreq_n_116,rs_wreq_n_117,rs_wreq_n_118,rs_wreq_n_119,rs_wreq_n_120,rs_wreq_n_121,rs_wreq_n_122,rs_wreq_n_123,rs_wreq_n_124,rs_wreq_n_125,rs_wreq_n_126,rs_wreq_n_127,rs_wreq_n_128,rs_wreq_n_129,rs_wreq_n_130,rs_wreq_n_131,rs_wreq_n_132,rs_wreq_n_133,rs_wreq_n_134,rs_wreq_n_135,rs_wreq_n_136,rs_wreq_n_137,rs_wreq_n_138,rs_wreq_n_139,rs_wreq_n_140,rs_wreq_n_141,rs_wreq_n_142,rs_wreq_n_143,rs_wreq_n_144,rs_wreq_n_145,rs_wreq_n_146,rs_wreq_n_147}),
        .\data_p2_reg[95]_0 (D),
        .\end_addr_reg[13] ({\end_addr[13]_i_2_n_0 ,\end_addr[13]_i_3_n_0 ,\end_addr[13]_i_4_n_0 ,\end_addr[13]_i_5_n_0 }),
        .\end_addr_reg[17] ({\end_addr[17]_i_2_n_0 ,\end_addr[17]_i_3_n_0 ,\end_addr[17]_i_4_n_0 ,\end_addr[17]_i_5_n_0 }),
        .\end_addr_reg[21] ({\end_addr[21]_i_2_n_0 ,\end_addr[21]_i_3_n_0 ,\end_addr[21]_i_4_n_0 ,\end_addr[21]_i_5_n_0 }),
        .\end_addr_reg[25] ({\end_addr[25]_i_2_n_0 ,\end_addr[25]_i_3_n_0 ,\end_addr[25]_i_4_n_0 ,\end_addr[25]_i_5_n_0 }),
        .\end_addr_reg[29] ({\end_addr[29]_i_2_n_0 ,\end_addr[29]_i_3_n_0 ,\end_addr[29]_i_4_n_0 ,\end_addr[29]_i_5_n_0 }),
        .\end_addr_reg[33] ({\end_addr[33]_i_2_n_0 ,\end_addr[33]_i_3_n_0 }),
        .\end_addr_reg[5] ({\end_addr[5]_i_2_n_0 ,\end_addr[5]_i_3_n_0 ,\end_addr[5]_i_4_n_0 ,\end_addr[5]_i_5_n_0 }),
        .\end_addr_reg[9] ({\end_addr[9]_i_2_n_0 ,\end_addr[9]_i_3_n_0 ,\end_addr[9]_i_4_n_0 ,\end_addr[9]_i_5_n_0 }),
        .last_sect_buf_reg(p_0_in0_in[51:48]),
        .last_sect_buf_reg_0({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .next_wreq(next_wreq),
        .s_ready_t_reg_0(AWREADY_Dummy),
        .sect_cnt0(sect_cnt0),
        .\sect_len_buf_reg[8] (\could_multi_bursts.loop_cnt_reg [2:1]),
        .\sect_len_buf_reg[8]_0 ({\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] }));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[11] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[12] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[30] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[40] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[50] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[60] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[7] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[8] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[9] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_resp_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_55),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_45),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_44),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_43),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_42),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_41),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_40),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_39),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_38),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_37),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_36),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_54),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_35),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_34),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_33),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_32),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_31),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_30),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_29),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_28),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_27),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_26),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_53),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_25),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_24),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_52),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_6),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_51),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_5),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_4),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_50),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_49),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_48),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_47),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(axi_clk_m),
        .CE(fifo_resp_n_6),
        .D(rs_wreq_n_46),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(\start_addr_reg_n_0_[2] ),
        .I2(\end_addr_reg_n_0_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(\start_addr_reg_n_0_[3] ),
        .I2(\end_addr_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(\start_addr_reg_n_0_[4] ),
        .I2(\end_addr_reg_n_0_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(\start_addr_reg_n_0_[5] ),
        .I2(\end_addr_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len[4]),
        .I1(\start_addr_reg_n_0_[6] ),
        .I2(\end_addr_reg_n_0_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len[5]),
        .I1(\start_addr_reg_n_0_[7] ),
        .I2(\end_addr_reg_n_0_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len[6]),
        .I1(\start_addr_reg_n_0_[8] ),
        .I2(\end_addr_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len[7]),
        .I1(\start_addr_reg_n_0_[9] ),
        .I2(\end_addr_reg_n_0_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len[8]),
        .I1(\start_addr_reg_n_0_[10] ),
        .I2(\end_addr_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA33F0FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len[9]),
        .I1(\start_addr_reg_n_0_[11] ),
        .I2(\end_addr_reg_n_0_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(axi_clk_m),
        .CE(p_14_in),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_139),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_138),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_137),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_136),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_135),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_134),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_133),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_132),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_131),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_130),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_129),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_128),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_127),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_126),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_125),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_124),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_123),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_122),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_121),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_120),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_147),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_119),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_118),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_117),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_116),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_115),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_114),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_113),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_112),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_111),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_110),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_146),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_109),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_108),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_107),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_106),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_105),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_104),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_103),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_102),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_101),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_100),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_145),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_99),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_98),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_97),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_96),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_95),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_94),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_93),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_92),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_91),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_90),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_144),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_89),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_88),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_87),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_86),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_143),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_142),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_141),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(axi_clk_m),
        .CE(next_wreq),
        .D(rs_wreq_n_140),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(fifo_resp_n_9),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
  design_1_ps_axil_0_0_ladmatr_gmem0_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy_0(AWREADY_Dummy_0),
        .D({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(wreq_throttle_n_56),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .S({wreq_throttle_n_5,wreq_throttle_n_6,wreq_throttle_n_7,wreq_throttle_n_8}),
        .SR(SR),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_m_n_0(axi_reset_m_n_0),
        .burst_valid(burst_valid),
        .\data_p1_reg[69] (\data_p1_reg[69] ),
        .dout(dout),
        .\dout_reg[2] (\could_multi_bursts.AWVALID_Dummy_reg_n_0 ),
        .\dout_reg[36] (\dout_reg[36] ),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(wreq_throttle_n_57),
        .in({\could_multi_bursts.awlen_buf ,\could_multi_bursts.awaddr_buf }),
        .ladma_mm_awready(ladma_mm_awready),
        .ladma_mm_awvalid(ladma_mm_awvalid),
        .ladma_mm_wready(ladma_mm_wready),
        .ladma_mm_wvalid(ladma_mm_wvalid),
        .\last_cnt_reg[0]_0 (WVALID_Dummy_reg_n_0),
        .\last_cnt_reg[0]_1 (WLAST_Dummy_reg_n_0),
        .\last_cnt_reg[6]_0 ({wreq_throttle_n_14,wreq_throttle_n_15}),
        .\raddr_reg_reg[5] (mem_reg));
endmodule

(* ORIG_REF_NAME = "ladmatr_regslice_both" *) 
module design_1_ps_axil_0_0_ladmatr_regslice_both
   (\B_V_data_1_state_reg[1]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    ap_sync_ready,
    \matched_reg[0] ,
    and_ln47_1_fu_186_p2,
    getinstream_U0_ap_ready,
    inStreamTop_TREADY_int_regslice,
    ap_sig_allocacmp_in_len_V_load_12,
    in_len_V0,
    D,
    \empty_reg_167_reg[9] ,
    \B_V_data_1_payload_B_reg[31]_0 ,
    \empty_reg_167_reg[21] ,
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg,
    O,
    \in_len_V_reg[7] ,
    \in_len_V_reg[11] ,
    \in_len_V_reg[15] ,
    \in_len_V_reg[19] ,
    \in_len_V_reg[23] ,
    \in_len_V_reg[27] ,
    \in_len_V_reg[31] ,
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o,
    SS,
    axi_clk_m,
    Q,
    \B_V_data_1_state_reg[1]_1 ,
    as_ad_tvalid,
    int_ap_ready_reg,
    int_ap_ready_reg_0,
    int_ap_ready_reg_1,
    matched,
    grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg,
    ap_block_pp0_stage0_11001__0,
    axi_reset_m_n,
    CO,
    \and_ln47_1_reg_276_reg[0] ,
    getinstream_U0_sts_clear,
    \ap_CS_fsm_reg[0] ,
    icmp_ln1065_fu_174_p2_carry__0,
    DI,
    out,
    \B_V_data_1_payload_A_reg[31]_0 );
  output \B_V_data_1_state_reg[1]_0 ;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_sync_ready;
  output \matched_reg[0] ;
  output and_ln47_1_fu_186_p2;
  output getinstream_U0_ap_ready;
  output inStreamTop_TREADY_int_regslice;
  output ap_sig_allocacmp_in_len_V_load_12;
  output in_len_V0;
  output [0:0]D;
  output [3:0]\empty_reg_167_reg[9] ;
  output [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  output [3:0]\empty_reg_167_reg[21] ;
  output grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg;
  output [3:0]O;
  output [3:0]\in_len_V_reg[7] ;
  output [3:0]\in_len_V_reg[11] ;
  output [3:0]\in_len_V_reg[15] ;
  output [3:0]\in_len_V_reg[19] ;
  output [3:0]\in_len_V_reg[23] ;
  output [3:0]\in_len_V_reg[27] ;
  output [3:0]\in_len_V_reg[31] ;
  output [31:0]grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o;
  input [0:0]SS;
  input axi_clk_m;
  input [2:0]Q;
  input \B_V_data_1_state_reg[1]_1 ;
  input as_ad_tvalid;
  input int_ap_ready_reg;
  input int_ap_ready_reg_0;
  input int_ap_ready_reg_1;
  input matched;
  input grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg;
  input ap_block_pp0_stage0_11001__0;
  input axi_reset_m_n;
  input [0:0]CO;
  input [0:0]\and_ln47_1_reg_276_reg[0] ;
  input getinstream_U0_sts_clear;
  input \ap_CS_fsm_reg[0] ;
  input [23:0]icmp_ln1065_fu_174_p2_carry__0;
  input [0:0]DI;
  input [30:0]out;
  input [31:0]\B_V_data_1_payload_A_reg[31]_0 ;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[31]_i_1_n_0 ;
  wire [31:0]\B_V_data_1_payload_A_reg[31]_0 ;
  wire \B_V_data_1_payload_A_reg_n_0_[0] ;
  wire \B_V_data_1_payload_A_reg_n_0_[10] ;
  wire \B_V_data_1_payload_A_reg_n_0_[11] ;
  wire \B_V_data_1_payload_A_reg_n_0_[12] ;
  wire \B_V_data_1_payload_A_reg_n_0_[13] ;
  wire \B_V_data_1_payload_A_reg_n_0_[14] ;
  wire \B_V_data_1_payload_A_reg_n_0_[15] ;
  wire \B_V_data_1_payload_A_reg_n_0_[16] ;
  wire \B_V_data_1_payload_A_reg_n_0_[17] ;
  wire \B_V_data_1_payload_A_reg_n_0_[18] ;
  wire \B_V_data_1_payload_A_reg_n_0_[19] ;
  wire \B_V_data_1_payload_A_reg_n_0_[1] ;
  wire \B_V_data_1_payload_A_reg_n_0_[20] ;
  wire \B_V_data_1_payload_A_reg_n_0_[21] ;
  wire \B_V_data_1_payload_A_reg_n_0_[22] ;
  wire \B_V_data_1_payload_A_reg_n_0_[23] ;
  wire \B_V_data_1_payload_A_reg_n_0_[24] ;
  wire \B_V_data_1_payload_A_reg_n_0_[25] ;
  wire \B_V_data_1_payload_A_reg_n_0_[26] ;
  wire \B_V_data_1_payload_A_reg_n_0_[27] ;
  wire \B_V_data_1_payload_A_reg_n_0_[28] ;
  wire \B_V_data_1_payload_A_reg_n_0_[29] ;
  wire \B_V_data_1_payload_A_reg_n_0_[2] ;
  wire \B_V_data_1_payload_A_reg_n_0_[30] ;
  wire \B_V_data_1_payload_A_reg_n_0_[31] ;
  wire \B_V_data_1_payload_A_reg_n_0_[3] ;
  wire \B_V_data_1_payload_A_reg_n_0_[4] ;
  wire \B_V_data_1_payload_A_reg_n_0_[5] ;
  wire \B_V_data_1_payload_A_reg_n_0_[6] ;
  wire \B_V_data_1_payload_A_reg_n_0_[7] ;
  wire \B_V_data_1_payload_A_reg_n_0_[8] ;
  wire \B_V_data_1_payload_A_reg_n_0_[9] ;
  wire [31:0]\B_V_data_1_payload_B_reg[31]_0 ;
  wire \B_V_data_1_payload_B_reg_n_0_[0] ;
  wire \B_V_data_1_payload_B_reg_n_0_[10] ;
  wire \B_V_data_1_payload_B_reg_n_0_[11] ;
  wire \B_V_data_1_payload_B_reg_n_0_[12] ;
  wire \B_V_data_1_payload_B_reg_n_0_[13] ;
  wire \B_V_data_1_payload_B_reg_n_0_[14] ;
  wire \B_V_data_1_payload_B_reg_n_0_[15] ;
  wire \B_V_data_1_payload_B_reg_n_0_[16] ;
  wire \B_V_data_1_payload_B_reg_n_0_[17] ;
  wire \B_V_data_1_payload_B_reg_n_0_[18] ;
  wire \B_V_data_1_payload_B_reg_n_0_[19] ;
  wire \B_V_data_1_payload_B_reg_n_0_[1] ;
  wire \B_V_data_1_payload_B_reg_n_0_[20] ;
  wire \B_V_data_1_payload_B_reg_n_0_[21] ;
  wire \B_V_data_1_payload_B_reg_n_0_[22] ;
  wire \B_V_data_1_payload_B_reg_n_0_[23] ;
  wire \B_V_data_1_payload_B_reg_n_0_[24] ;
  wire \B_V_data_1_payload_B_reg_n_0_[25] ;
  wire \B_V_data_1_payload_B_reg_n_0_[26] ;
  wire \B_V_data_1_payload_B_reg_n_0_[27] ;
  wire \B_V_data_1_payload_B_reg_n_0_[28] ;
  wire \B_V_data_1_payload_B_reg_n_0_[29] ;
  wire \B_V_data_1_payload_B_reg_n_0_[2] ;
  wire \B_V_data_1_payload_B_reg_n_0_[30] ;
  wire \B_V_data_1_payload_B_reg_n_0_[31] ;
  wire \B_V_data_1_payload_B_reg_n_0_[3] ;
  wire \B_V_data_1_payload_B_reg_n_0_[4] ;
  wire \B_V_data_1_payload_B_reg_n_0_[5] ;
  wire \B_V_data_1_payload_B_reg_n_0_[6] ;
  wire \B_V_data_1_payload_B_reg_n_0_[7] ;
  wire \B_V_data_1_payload_B_reg_n_0_[8] ;
  wire \B_V_data_1_payload_B_reg_n_0_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state[1]_i_1_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg[1]_1 ;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [2:0]Q;
  wire [0:0]SS;
  wire and_ln47_1_fu_186_p2;
  wire [0:0]\and_ln47_1_reg_276_reg[0] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_sig_allocacmp_in_len_V_load_12;
  wire ap_sync_ready;
  wire as_ad_tvalid;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire [3:0]\empty_reg_167_reg[21] ;
  wire [3:0]\empty_reg_167_reg[9] ;
  wire getinstream_U0_ap_ready;
  wire getinstream_U0_sts_clear;
  wire grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg;
  wire grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg;
  wire [31:0]grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o;
  wire [23:0]icmp_ln1065_fu_174_p2_carry__0;
  wire icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_3;
  wire icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_3;
  wire icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_3;
  wire icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_3;
  wire icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_3;
  wire icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_3;
  wire icmp_ln1073_1_fu_237_p2_carry_i_10_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry_i_10_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry_i_10_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry_i_10_n_3;
  wire icmp_ln1073_1_fu_237_p2_carry_i_11_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry_i_9_n_0;
  wire icmp_ln1073_1_fu_237_p2_carry_i_9_n_1;
  wire icmp_ln1073_1_fu_237_p2_carry_i_9_n_2;
  wire icmp_ln1073_1_fu_237_p2_carry_i_9_n_3;
  wire inStreamTop_TREADY_int_regslice;
  wire in_len_V0;
  wire \in_len_V[0]_i_4_n_0 ;
  wire \in_len_V_reg[0]_i_3_n_0 ;
  wire \in_len_V_reg[0]_i_3_n_1 ;
  wire \in_len_V_reg[0]_i_3_n_2 ;
  wire \in_len_V_reg[0]_i_3_n_3 ;
  wire [3:0]\in_len_V_reg[11] ;
  wire \in_len_V_reg[12]_i_1_n_0 ;
  wire \in_len_V_reg[12]_i_1_n_1 ;
  wire \in_len_V_reg[12]_i_1_n_2 ;
  wire \in_len_V_reg[12]_i_1_n_3 ;
  wire [3:0]\in_len_V_reg[15] ;
  wire \in_len_V_reg[16]_i_1_n_0 ;
  wire \in_len_V_reg[16]_i_1_n_1 ;
  wire \in_len_V_reg[16]_i_1_n_2 ;
  wire \in_len_V_reg[16]_i_1_n_3 ;
  wire [3:0]\in_len_V_reg[19] ;
  wire \in_len_V_reg[20]_i_1_n_0 ;
  wire \in_len_V_reg[20]_i_1_n_1 ;
  wire \in_len_V_reg[20]_i_1_n_2 ;
  wire \in_len_V_reg[20]_i_1_n_3 ;
  wire [3:0]\in_len_V_reg[23] ;
  wire \in_len_V_reg[24]_i_1_n_0 ;
  wire \in_len_V_reg[24]_i_1_n_1 ;
  wire \in_len_V_reg[24]_i_1_n_2 ;
  wire \in_len_V_reg[24]_i_1_n_3 ;
  wire [3:0]\in_len_V_reg[27] ;
  wire \in_len_V_reg[28]_i_1_n_1 ;
  wire \in_len_V_reg[28]_i_1_n_2 ;
  wire \in_len_V_reg[28]_i_1_n_3 ;
  wire [3:0]\in_len_V_reg[31] ;
  wire \in_len_V_reg[4]_i_1_n_0 ;
  wire \in_len_V_reg[4]_i_1_n_1 ;
  wire \in_len_V_reg[4]_i_1_n_2 ;
  wire \in_len_V_reg[4]_i_1_n_3 ;
  wire [3:0]\in_len_V_reg[7] ;
  wire \in_len_V_reg[8]_i_1_n_0 ;
  wire \in_len_V_reg[8]_i_1_n_1 ;
  wire \in_len_V_reg[8]_i_1_n_2 ;
  wire \in_len_V_reg[8]_i_1_n_3 ;
  wire int_ap_ready_reg;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire matched;
  wire \matched_reg[0] ;
  wire [30:0]out;
  wire [3:3]NLW_icmp_ln1073_1_fu_237_p2_carry__2_i_9_CO_UNCONNECTED;
  wire [3:3]\NLW_in_len_V_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(axi_clk_m),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(axi_clk_m),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h5777A888)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\B_V_data_1_state_reg[1]_1 ),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(as_ad_tvalid),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(axi_reset_m_n),
        .I1(inStreamTop_TREADY_int_regslice),
        .I2(as_ad_tvalid),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFDDDFDDDFFFFFDDD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\B_V_data_1_state_reg[1]_1 ),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(as_ad_tvalid),
        .O(\B_V_data_1_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h8888F888)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(inStreamTop_TREADY_int_regslice));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1_n_0 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \and_ln47_1_reg_276[0]_i_1 
       (.I0(\and_ln47_1_reg_276_reg[0] ),
        .I1(matched),
        .I2(CO),
        .O(and_ln47_1_fu_186_p2));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \count_4_reg_110[3]_i_8 
       (.I0(CO),
        .I1(\and_ln47_1_reg_276_reg[0] ),
        .I2(matched),
        .O(ap_sig_allocacmp_in_len_V_load_12));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_174_p2_carry__0_i_1
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [21]),
        .I1(icmp_ln1065_fu_174_p2_carry__0[21]),
        .I2(icmp_ln1065_fu_174_p2_carry__0[23]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [23]),
        .I4(icmp_ln1065_fu_174_p2_carry__0[22]),
        .I5(\B_V_data_1_payload_B_reg[31]_0 [22]),
        .O(\empty_reg_167_reg[21] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_174_p2_carry__0_i_2
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [18]),
        .I1(icmp_ln1065_fu_174_p2_carry__0[18]),
        .I2(icmp_ln1065_fu_174_p2_carry__0[20]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [20]),
        .I4(icmp_ln1065_fu_174_p2_carry__0[19]),
        .I5(\B_V_data_1_payload_B_reg[31]_0 [19]),
        .O(\empty_reg_167_reg[21] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_174_p2_carry__0_i_3
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [15]),
        .I1(icmp_ln1065_fu_174_p2_carry__0[15]),
        .I2(icmp_ln1065_fu_174_p2_carry__0[17]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [17]),
        .I4(icmp_ln1065_fu_174_p2_carry__0[16]),
        .I5(\B_V_data_1_payload_B_reg[31]_0 [16]),
        .O(\empty_reg_167_reg[21] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_174_p2_carry__0_i_4
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [12]),
        .I1(icmp_ln1065_fu_174_p2_carry__0[12]),
        .I2(icmp_ln1065_fu_174_p2_carry__0[14]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [14]),
        .I4(icmp_ln1065_fu_174_p2_carry__0[13]),
        .I5(\B_V_data_1_payload_B_reg[31]_0 [13]),
        .O(\empty_reg_167_reg[21] [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_174_p2_carry_i_1
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [9]),
        .I1(icmp_ln1065_fu_174_p2_carry__0[9]),
        .I2(icmp_ln1065_fu_174_p2_carry__0[11]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [11]),
        .I4(icmp_ln1065_fu_174_p2_carry__0[10]),
        .I5(\B_V_data_1_payload_B_reg[31]_0 [10]),
        .O(\empty_reg_167_reg[9] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_174_p2_carry_i_2
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [6]),
        .I1(icmp_ln1065_fu_174_p2_carry__0[6]),
        .I2(icmp_ln1065_fu_174_p2_carry__0[8]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [8]),
        .I4(icmp_ln1065_fu_174_p2_carry__0[7]),
        .I5(\B_V_data_1_payload_B_reg[31]_0 [7]),
        .O(\empty_reg_167_reg[9] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_174_p2_carry_i_3
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [3]),
        .I1(icmp_ln1065_fu_174_p2_carry__0[3]),
        .I2(icmp_ln1065_fu_174_p2_carry__0[5]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [5]),
        .I4(icmp_ln1065_fu_174_p2_carry__0[4]),
        .I5(\B_V_data_1_payload_B_reg[31]_0 [4]),
        .O(\empty_reg_167_reg[9] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1065_fu_174_p2_carry_i_4
       (.I0(\B_V_data_1_payload_B_reg[31]_0 [0]),
        .I1(icmp_ln1065_fu_174_p2_carry__0[0]),
        .I2(icmp_ln1065_fu_174_p2_carry__0[2]),
        .I3(\B_V_data_1_payload_B_reg[31]_0 [2]),
        .I4(icmp_ln1065_fu_174_p2_carry__0[1]),
        .I5(\B_V_data_1_payload_B_reg[31]_0 [1]),
        .O(\empty_reg_167_reg[9] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry__0_i_10
       (.CI(icmp_ln1073_1_fu_237_p2_carry_i_9_n_0),
        .CO({icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_0,icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_1,icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_2,icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[11:8]),
        .S(out[10:7]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry__0_i_9
       (.CI(icmp_ln1073_1_fu_237_p2_carry__0_i_10_n_0),
        .CO({icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_0,icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_1,icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_2,icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[15:12]),
        .S(out[14:11]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry__1_i_10
       (.CI(icmp_ln1073_1_fu_237_p2_carry__0_i_9_n_0),
        .CO({icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_0,icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_1,icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_2,icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[19:16]),
        .S(out[18:15]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry__1_i_9
       (.CI(icmp_ln1073_1_fu_237_p2_carry__1_i_10_n_0),
        .CO({icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_0,icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_1,icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_2,icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[23:20]),
        .S(out[22:19]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry__2_i_10
       (.CI(icmp_ln1073_1_fu_237_p2_carry__1_i_9_n_0),
        .CO({icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_0,icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_1,icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_2,icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[27:24]),
        .S(out[26:23]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry__2_i_9
       (.CI(icmp_ln1073_1_fu_237_p2_carry__2_i_10_n_0),
        .CO({NLW_icmp_ln1073_1_fu_237_p2_carry__2_i_9_CO_UNCONNECTED[3],icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_1,icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_2,icmp_ln1073_1_fu_237_p2_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[31:28]),
        .S(out[30:27]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry_i_10
       (.CI(1'b0),
        .CO({icmp_ln1073_1_fu_237_p2_carry_i_10_n_0,icmp_ln1073_1_fu_237_p2_carry_i_10_n_1,icmp_ln1073_1_fu_237_p2_carry_i_10_n_2,icmp_ln1073_1_fu_237_p2_carry_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[3:0]),
        .S({out[2:0],icmp_ln1073_1_fu_237_p2_carry_i_11_n_0}));
  LUT5 #(
    .INIT(32'h556AAAAA)) 
    icmp_ln1073_1_fu_237_p2_carry_i_11
       (.I0(DI),
        .I1(CO),
        .I2(\and_ln47_1_reg_276_reg[0] ),
        .I3(matched),
        .I4(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .O(icmp_ln1073_1_fu_237_p2_carry_i_11_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln1073_1_fu_237_p2_carry_i_9
       (.CI(icmp_ln1073_1_fu_237_p2_carry_i_10_n_0),
        .CO({icmp_ln1073_1_fu_237_p2_carry_i_9_n_0,icmp_ln1073_1_fu_237_p2_carry_i_9_n_1,icmp_ln1073_1_fu_237_p2_carry_i_9_n_2,icmp_ln1073_1_fu_237_p2_carry_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_in_len_V_o[7:4]),
        .S(out[6:3]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \in_len_V[0]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(getinstream_U0_sts_clear),
        .O(in_len_V0));
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \in_len_V[0]_i_4 
       (.I0(CO),
        .I1(\and_ln47_1_reg_276_reg[0] ),
        .I2(matched),
        .I3(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I4(DI),
        .O(\in_len_V[0]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \in_len_V_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\in_len_V_reg[0]_i_3_n_0 ,\in_len_V_reg[0]_i_3_n_1 ,\in_len_V_reg[0]_i_3_n_2 ,\in_len_V_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,DI}),
        .O(O),
        .S({out[2:0],\in_len_V[0]_i_4_n_0 }));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \in_len_V_reg[12]_i_1 
       (.CI(\in_len_V_reg[8]_i_1_n_0 ),
        .CO({\in_len_V_reg[12]_i_1_n_0 ,\in_len_V_reg[12]_i_1_n_1 ,\in_len_V_reg[12]_i_1_n_2 ,\in_len_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\in_len_V_reg[15] ),
        .S(out[14:11]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \in_len_V_reg[16]_i_1 
       (.CI(\in_len_V_reg[12]_i_1_n_0 ),
        .CO({\in_len_V_reg[16]_i_1_n_0 ,\in_len_V_reg[16]_i_1_n_1 ,\in_len_V_reg[16]_i_1_n_2 ,\in_len_V_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\in_len_V_reg[19] ),
        .S(out[18:15]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \in_len_V_reg[20]_i_1 
       (.CI(\in_len_V_reg[16]_i_1_n_0 ),
        .CO({\in_len_V_reg[20]_i_1_n_0 ,\in_len_V_reg[20]_i_1_n_1 ,\in_len_V_reg[20]_i_1_n_2 ,\in_len_V_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\in_len_V_reg[23] ),
        .S(out[22:19]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \in_len_V_reg[24]_i_1 
       (.CI(\in_len_V_reg[20]_i_1_n_0 ),
        .CO({\in_len_V_reg[24]_i_1_n_0 ,\in_len_V_reg[24]_i_1_n_1 ,\in_len_V_reg[24]_i_1_n_2 ,\in_len_V_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\in_len_V_reg[27] ),
        .S(out[26:23]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \in_len_V_reg[28]_i_1 
       (.CI(\in_len_V_reg[24]_i_1_n_0 ),
        .CO({\NLW_in_len_V_reg[28]_i_1_CO_UNCONNECTED [3],\in_len_V_reg[28]_i_1_n_1 ,\in_len_V_reg[28]_i_1_n_2 ,\in_len_V_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\in_len_V_reg[31] ),
        .S(out[30:27]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \in_len_V_reg[4]_i_1 
       (.CI(\in_len_V_reg[0]_i_3_n_0 ),
        .CO({\in_len_V_reg[4]_i_1_n_0 ,\in_len_V_reg[4]_i_1_n_1 ,\in_len_V_reg[4]_i_1_n_2 ,\in_len_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\in_len_V_reg[7] ),
        .S(out[6:3]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \in_len_V_reg[8]_i_1 
       (.CI(\in_len_V_reg[4]_i_1_n_0 ),
        .CO({\in_len_V_reg[8]_i_1_n_0 ,\in_len_V_reg[8]_i_1_n_1 ,\in_len_V_reg[8]_i_1_n_2 ,\in_len_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\in_len_V_reg[11] ),
        .S(out[10:7]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hEAEA00EA)) 
    int_ap_start_i_2
       (.I0(int_ap_ready_reg),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(int_ap_ready_reg_0),
        .I4(int_ap_ready_reg_1),
        .O(ap_sync_ready));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[3]_i_6 
       (.I0(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .O(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h00000000AAEAAAAA)) 
    \matched[0]_i_1 
       (.I0(matched),
        .I1(Q[1]),
        .I2(grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(and_ln47_1_fu_186_p2),
        .I5(getinstream_U0_ap_ready),
        .O(\matched_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \matched[0]_i_2 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .O(getinstream_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[24] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[25] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[26] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[27] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[28] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[29] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[30] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[31]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[31] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_262[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_0_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_0_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "ladmatr_regslice_both" *) 
module design_1_ps_axil_0_0_ladmatr_regslice_both__parameterized2
   (inStreamTop_TLAST_int_regslice,
    SS,
    axi_clk_m,
    inStreamTop_TREADY_int_regslice,
    as_ad_tvalid,
    axi_reset_m_n,
    as_ad_tlast,
    B_V_data_1_sel_rd_reg_0,
    Q,
    B_V_data_1_sel_rd_reg_1);
  output inStreamTop_TLAST_int_regslice;
  input [0:0]SS;
  input axi_clk_m;
  input inStreamTop_TREADY_int_regslice;
  input as_ad_tvalid;
  input axi_reset_m_n;
  input as_ad_tlast;
  input B_V_data_1_sel_rd_reg_0;
  input [1:0]Q;
  input B_V_data_1_sel_rd_reg_1;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_rd_reg_1;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state[1]_i_1__0_n_0 ;
  wire \B_V_data_1_state_reg_n_0_[0] ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire as_ad_tlast;
  wire as_ad_tvalid;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire inStreamTop_TLAST_int_regslice;
  wire inStreamTop_TREADY_int_regslice;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(as_ad_tlast),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(as_ad_tlast),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_0_[0] ),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_0 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0777FFFFF8880000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(B_V_data_1_sel_rd_reg_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(B_V_data_1_sel_rd_reg_1),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .I5(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(as_ad_tvalid),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(axi_reset_m_n),
        .I1(inStreamTop_TREADY_int_regslice),
        .I2(as_ad_tvalid),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(\B_V_data_1_state_reg_n_0_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(inStreamTop_TREADY_int_regslice),
        .I1(\B_V_data_1_state_reg_n_0_[0] ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(as_ad_tvalid),
        .O(\B_V_data_1_state[1]_i_1__0_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_267[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(inStreamTop_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "ladmatr_start_for_streamtoparallelwithburst_U0" *) 
module design_1_ps_axil_0_0_ladmatr_start_for_streamtoparallelwithburst_U0
   (internal_full_n_reg_0,
    streamtoparallelwithburst_U0_ap_start,
    internal_full_n_reg_1,
    axi_clk_m,
    Q,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \mOutPtr_reg[0]_0 ,
    outbuf_c_full_n,
    axi_reset_m_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[0]_1 ,
    SS);
  output internal_full_n_reg_0;
  output streamtoparallelwithburst_U0_ap_start;
  output internal_full_n_reg_1;
  input axi_clk_m;
  input [0:0]Q;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input \mOutPtr_reg[0]_0 ;
  input outbuf_c_full_n;
  input axi_reset_m_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]SS;

  wire [0:0]Q;
  wire [0:0]SS;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__3_n_0;
  wire internal_full_n_i_2__3_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire outbuf_c_full_n;
  wire streamtoparallelwithburst_U0_ap_start;

  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(axi_reset_m_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(streamtoparallelwithburst_U0_ap_start),
        .I3(Q),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(streamtoparallelwithburst_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_i_2__3_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(internal_full_n_reg_0),
        .I4(axi_reset_m_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000007000)) 
    internal_full_n_i_2__3
       (.I0(streamtoparallelwithburst_U0_ap_start),
        .I1(Q),
        .I2(internal_full_n_reg_0),
        .I3(internal_empty_n_reg_0),
        .I4(internal_empty_n_reg_1),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    internal_full_n_i_3__1
       (.I0(Q),
        .I1(streamtoparallelwithburst_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(internal_empty_n_reg_1),
        .I4(internal_empty_n_reg_0),
        .I5(internal_full_n_reg_0),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(internal_full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(streamtoparallelwithburst_U0_ap_start),
        .I1(Q),
        .I2(internal_full_n_reg_0),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(Q),
        .I3(streamtoparallelwithburst_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF1FFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(internal_empty_n_reg_0),
        .I3(internal_empty_n_reg_1),
        .I4(outbuf_c_full_n),
        .O(internal_full_n_reg_1));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "ladmatr_streamtoparallelwithburst" *) 
module design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst
   (Q,
    p_0_in,
    streamtoparallelwithburst_U0_out_memory_read,
    in,
    axi_reset_m_n_0,
    dout_vld_reg,
    ap_enable_reg_pp0_iter2_reg,
    \empty_32_reg_126_reg[0]_0 ,
    dout_vld_reg_0,
    E,
    mOutPtr110_out,
    mOutPtr18_out,
    WEBWE,
    full_n_reg,
    full_n_reg_0,
    sts_clear_c_dout,
    axi_clk_m,
    CO,
    SS,
    gmem0_AWREADY,
    axi_reset_m_n,
    gmem0_WREADY,
    buf_empty_n,
    \int_out_buf_sts_reg[0] ,
    empty_n,
    \mOutPtr_reg[3] ,
    count_empty_n,
    \mOutPtr_reg[3]_0 ,
    pop,
    D,
    gmem0_BVALID,
    s2m_len_c_empty_n,
    streamtoparallelwithburst_U0_ap_start,
    outbuf_c_empty_n,
    sts_clear_c_empty_n,
    \tmp_reg_267_reg[31]_0 ,
    \in_s2m_len_read_reg_250_reg[31]_0 ,
    \out_memory_read_reg_245_reg[63]_0 );
  output [4:0]Q;
  output [0:0]p_0_in;
  output streamtoparallelwithburst_U0_out_memory_read;
  output [93:0]in;
  output axi_reset_m_n_0;
  output dout_vld_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output \empty_32_reg_126_reg[0]_0 ;
  output dout_vld_reg_0;
  output [0:0]E;
  output mOutPtr110_out;
  output mOutPtr18_out;
  output [0:0]WEBWE;
  output full_n_reg;
  output [0:0]full_n_reg_0;
  input sts_clear_c_dout;
  input axi_clk_m;
  input [0:0]CO;
  input [0:0]SS;
  input gmem0_AWREADY;
  input axi_reset_m_n;
  input gmem0_WREADY;
  input buf_empty_n;
  input \int_out_buf_sts_reg[0] ;
  input empty_n;
  input \mOutPtr_reg[3] ;
  input count_empty_n;
  input \mOutPtr_reg[3]_0 ;
  input pop;
  input [0:0]D;
  input gmem0_BVALID;
  input s2m_len_c_empty_n;
  input streamtoparallelwithburst_U0_ap_start;
  input outbuf_c_empty_n;
  input sts_clear_c_empty_n;
  input [31:0]\tmp_reg_267_reg[31]_0 ;
  input [31:0]\in_s2m_len_read_reg_250_reg[31]_0 ;
  input [62:0]\out_memory_read_reg_245_reg[63]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire [31:0]add_ln886_fu_223_p2;
  wire \ap_CS_fsm[20]_i_10_n_0 ;
  wire \ap_CS_fsm[20]_i_11_n_0 ;
  wire \ap_CS_fsm[20]_i_13_n_0 ;
  wire \ap_CS_fsm[20]_i_14_n_0 ;
  wire \ap_CS_fsm[20]_i_15_n_0 ;
  wire \ap_CS_fsm[20]_i_16_n_0 ;
  wire \ap_CS_fsm[20]_i_17_n_0 ;
  wire \ap_CS_fsm[20]_i_18_n_0 ;
  wire \ap_CS_fsm[20]_i_19_n_0 ;
  wire \ap_CS_fsm[20]_i_20_n_0 ;
  wire \ap_CS_fsm[20]_i_22_n_0 ;
  wire \ap_CS_fsm[20]_i_23_n_0 ;
  wire \ap_CS_fsm[20]_i_24_n_0 ;
  wire \ap_CS_fsm[20]_i_25_n_0 ;
  wire \ap_CS_fsm[20]_i_26_n_0 ;
  wire \ap_CS_fsm[20]_i_27_n_0 ;
  wire \ap_CS_fsm[20]_i_28_n_0 ;
  wire \ap_CS_fsm[20]_i_29_n_0 ;
  wire \ap_CS_fsm[20]_i_30_n_0 ;
  wire \ap_CS_fsm[20]_i_31_n_0 ;
  wire \ap_CS_fsm[20]_i_32_n_0 ;
  wire \ap_CS_fsm[20]_i_33_n_0 ;
  wire \ap_CS_fsm[20]_i_34_n_0 ;
  wire \ap_CS_fsm[20]_i_35_n_0 ;
  wire \ap_CS_fsm[20]_i_36_n_0 ;
  wire \ap_CS_fsm[20]_i_37_n_0 ;
  wire \ap_CS_fsm[20]_i_4_n_0 ;
  wire \ap_CS_fsm[20]_i_5_n_0 ;
  wire \ap_CS_fsm[20]_i_6_n_0 ;
  wire \ap_CS_fsm[20]_i_7_n_0 ;
  wire \ap_CS_fsm[20]_i_8_n_0 ;
  wire \ap_CS_fsm[20]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[20]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[20]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[20]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[20]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[20]_i_21_n_0 ;
  wire \ap_CS_fsm_reg[20]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[20]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[20]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[20]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[20]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[20]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[20]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[20]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[20]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[20]_i_3_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [20:0]ap_NS_fsm;
  wire ap_enable_reg_pp0_iter2_reg;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire axi_reset_m_n_0;
  wire buf_empty_n;
  wire count_empty_n;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_32_reg_126;
  wire \empty_32_reg_126[0]_i_1_n_0 ;
  wire \empty_32_reg_126_reg[0]_0 ;
  wire empty_n;
  wire [31:0]final_s2m_len_V;
  wire final_s2m_len_V0;
  wire \final_s2m_len_V[11]_i_2_n_0 ;
  wire \final_s2m_len_V[11]_i_3_n_0 ;
  wire \final_s2m_len_V[11]_i_4_n_0 ;
  wire \final_s2m_len_V[11]_i_5_n_0 ;
  wire \final_s2m_len_V[15]_i_2_n_0 ;
  wire \final_s2m_len_V[15]_i_3_n_0 ;
  wire \final_s2m_len_V[15]_i_4_n_0 ;
  wire \final_s2m_len_V[15]_i_5_n_0 ;
  wire \final_s2m_len_V[19]_i_2_n_0 ;
  wire \final_s2m_len_V[19]_i_3_n_0 ;
  wire \final_s2m_len_V[19]_i_4_n_0 ;
  wire \final_s2m_len_V[19]_i_5_n_0 ;
  wire \final_s2m_len_V[23]_i_2_n_0 ;
  wire \final_s2m_len_V[23]_i_3_n_0 ;
  wire \final_s2m_len_V[23]_i_4_n_0 ;
  wire \final_s2m_len_V[23]_i_5_n_0 ;
  wire \final_s2m_len_V[27]_i_2_n_0 ;
  wire \final_s2m_len_V[27]_i_3_n_0 ;
  wire \final_s2m_len_V[27]_i_4_n_0 ;
  wire \final_s2m_len_V[27]_i_5_n_0 ;
  wire \final_s2m_len_V[31]_i_4_n_0 ;
  wire \final_s2m_len_V[31]_i_5_n_0 ;
  wire \final_s2m_len_V[31]_i_6_n_0 ;
  wire \final_s2m_len_V[31]_i_7_n_0 ;
  wire \final_s2m_len_V[3]_i_2_n_0 ;
  wire \final_s2m_len_V[3]_i_3_n_0 ;
  wire \final_s2m_len_V[3]_i_4_n_0 ;
  wire \final_s2m_len_V[3]_i_5_n_0 ;
  wire \final_s2m_len_V[7]_i_2_n_0 ;
  wire \final_s2m_len_V[7]_i_3_n_0 ;
  wire \final_s2m_len_V[7]_i_4_n_0 ;
  wire \final_s2m_len_V[7]_i_5_n_0 ;
  wire [31:0]final_s2m_len_V_load_reg_259;
  wire \final_s2m_len_V_reg[11]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[11]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[11]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[11]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[15]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[15]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[15]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[15]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[19]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[19]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[19]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[19]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[23]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[23]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[23]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[23]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[27]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[27]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[27]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[27]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[31]_i_3_n_1 ;
  wire \final_s2m_len_V_reg[31]_i_3_n_2 ;
  wire \final_s2m_len_V_reg[31]_i_3_n_3 ;
  wire \final_s2m_len_V_reg[3]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[3]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[3]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[3]_i_1_n_3 ;
  wire \final_s2m_len_V_reg[7]_i_1_n_0 ;
  wire \final_s2m_len_V_reg[7]_i_1_n_1 ;
  wire \final_s2m_len_V_reg[7]_i_1_n_2 ;
  wire \final_s2m_len_V_reg[7]_i_1_n_3 ;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_WREADY;
  wire grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg;
  wire grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_n_10;
  wire icmp_ln1073_fu_162_p2;
  wire \idx_fu_84[0]_i_3_n_0 ;
  wire \idx_fu_84[0]_i_4_n_0 ;
  wire \idx_fu_84[0]_i_5_n_0 ;
  wire \idx_fu_84[0]_i_6_n_0 ;
  wire \idx_fu_84[12]_i_2_n_0 ;
  wire \idx_fu_84[12]_i_3_n_0 ;
  wire \idx_fu_84[12]_i_4_n_0 ;
  wire \idx_fu_84[12]_i_5_n_0 ;
  wire \idx_fu_84[16]_i_2_n_0 ;
  wire \idx_fu_84[16]_i_3_n_0 ;
  wire \idx_fu_84[16]_i_4_n_0 ;
  wire \idx_fu_84[16]_i_5_n_0 ;
  wire \idx_fu_84[20]_i_2_n_0 ;
  wire \idx_fu_84[20]_i_3_n_0 ;
  wire \idx_fu_84[20]_i_4_n_0 ;
  wire \idx_fu_84[20]_i_5_n_0 ;
  wire \idx_fu_84[24]_i_2_n_0 ;
  wire \idx_fu_84[24]_i_3_n_0 ;
  wire \idx_fu_84[24]_i_4_n_0 ;
  wire \idx_fu_84[24]_i_5_n_0 ;
  wire \idx_fu_84[28]_i_2_n_0 ;
  wire \idx_fu_84[28]_i_3_n_0 ;
  wire \idx_fu_84[28]_i_4_n_0 ;
  wire \idx_fu_84[28]_i_5_n_0 ;
  wire \idx_fu_84[32]_i_2_n_0 ;
  wire \idx_fu_84[32]_i_3_n_0 ;
  wire \idx_fu_84[32]_i_4_n_0 ;
  wire \idx_fu_84[32]_i_5_n_0 ;
  wire \idx_fu_84[36]_i_2_n_0 ;
  wire \idx_fu_84[36]_i_3_n_0 ;
  wire \idx_fu_84[36]_i_4_n_0 ;
  wire \idx_fu_84[36]_i_5_n_0 ;
  wire \idx_fu_84[40]_i_2_n_0 ;
  wire \idx_fu_84[40]_i_3_n_0 ;
  wire \idx_fu_84[40]_i_4_n_0 ;
  wire \idx_fu_84[40]_i_5_n_0 ;
  wire \idx_fu_84[44]_i_2_n_0 ;
  wire \idx_fu_84[44]_i_3_n_0 ;
  wire \idx_fu_84[44]_i_4_n_0 ;
  wire \idx_fu_84[44]_i_5_n_0 ;
  wire \idx_fu_84[48]_i_2_n_0 ;
  wire \idx_fu_84[48]_i_3_n_0 ;
  wire \idx_fu_84[48]_i_4_n_0 ;
  wire \idx_fu_84[48]_i_5_n_0 ;
  wire \idx_fu_84[4]_i_2_n_0 ;
  wire \idx_fu_84[4]_i_3_n_0 ;
  wire \idx_fu_84[4]_i_4_n_0 ;
  wire \idx_fu_84[4]_i_5_n_0 ;
  wire \idx_fu_84[52]_i_2_n_0 ;
  wire \idx_fu_84[52]_i_3_n_0 ;
  wire \idx_fu_84[52]_i_4_n_0 ;
  wire \idx_fu_84[52]_i_5_n_0 ;
  wire \idx_fu_84[56]_i_2_n_0 ;
  wire \idx_fu_84[56]_i_3_n_0 ;
  wire \idx_fu_84[56]_i_4_n_0 ;
  wire \idx_fu_84[56]_i_5_n_0 ;
  wire \idx_fu_84[60]_i_2_n_0 ;
  wire \idx_fu_84[60]_i_3_n_0 ;
  wire \idx_fu_84[8]_i_2_n_0 ;
  wire \idx_fu_84[8]_i_3_n_0 ;
  wire \idx_fu_84[8]_i_4_n_0 ;
  wire \idx_fu_84[8]_i_5_n_0 ;
  wire [61:0]idx_fu_84_reg;
  wire \idx_fu_84_reg[0]_i_2_n_0 ;
  wire \idx_fu_84_reg[0]_i_2_n_1 ;
  wire \idx_fu_84_reg[0]_i_2_n_2 ;
  wire \idx_fu_84_reg[0]_i_2_n_3 ;
  wire \idx_fu_84_reg[0]_i_2_n_4 ;
  wire \idx_fu_84_reg[0]_i_2_n_5 ;
  wire \idx_fu_84_reg[0]_i_2_n_6 ;
  wire \idx_fu_84_reg[0]_i_2_n_7 ;
  wire \idx_fu_84_reg[12]_i_1_n_0 ;
  wire \idx_fu_84_reg[12]_i_1_n_1 ;
  wire \idx_fu_84_reg[12]_i_1_n_2 ;
  wire \idx_fu_84_reg[12]_i_1_n_3 ;
  wire \idx_fu_84_reg[12]_i_1_n_4 ;
  wire \idx_fu_84_reg[12]_i_1_n_5 ;
  wire \idx_fu_84_reg[12]_i_1_n_6 ;
  wire \idx_fu_84_reg[12]_i_1_n_7 ;
  wire \idx_fu_84_reg[16]_i_1_n_0 ;
  wire \idx_fu_84_reg[16]_i_1_n_1 ;
  wire \idx_fu_84_reg[16]_i_1_n_2 ;
  wire \idx_fu_84_reg[16]_i_1_n_3 ;
  wire \idx_fu_84_reg[16]_i_1_n_4 ;
  wire \idx_fu_84_reg[16]_i_1_n_5 ;
  wire \idx_fu_84_reg[16]_i_1_n_6 ;
  wire \idx_fu_84_reg[16]_i_1_n_7 ;
  wire \idx_fu_84_reg[20]_i_1_n_0 ;
  wire \idx_fu_84_reg[20]_i_1_n_1 ;
  wire \idx_fu_84_reg[20]_i_1_n_2 ;
  wire \idx_fu_84_reg[20]_i_1_n_3 ;
  wire \idx_fu_84_reg[20]_i_1_n_4 ;
  wire \idx_fu_84_reg[20]_i_1_n_5 ;
  wire \idx_fu_84_reg[20]_i_1_n_6 ;
  wire \idx_fu_84_reg[20]_i_1_n_7 ;
  wire \idx_fu_84_reg[24]_i_1_n_0 ;
  wire \idx_fu_84_reg[24]_i_1_n_1 ;
  wire \idx_fu_84_reg[24]_i_1_n_2 ;
  wire \idx_fu_84_reg[24]_i_1_n_3 ;
  wire \idx_fu_84_reg[24]_i_1_n_4 ;
  wire \idx_fu_84_reg[24]_i_1_n_5 ;
  wire \idx_fu_84_reg[24]_i_1_n_6 ;
  wire \idx_fu_84_reg[24]_i_1_n_7 ;
  wire \idx_fu_84_reg[28]_i_1_n_0 ;
  wire \idx_fu_84_reg[28]_i_1_n_1 ;
  wire \idx_fu_84_reg[28]_i_1_n_2 ;
  wire \idx_fu_84_reg[28]_i_1_n_3 ;
  wire \idx_fu_84_reg[28]_i_1_n_4 ;
  wire \idx_fu_84_reg[28]_i_1_n_5 ;
  wire \idx_fu_84_reg[28]_i_1_n_6 ;
  wire \idx_fu_84_reg[28]_i_1_n_7 ;
  wire \idx_fu_84_reg[32]_i_1_n_0 ;
  wire \idx_fu_84_reg[32]_i_1_n_1 ;
  wire \idx_fu_84_reg[32]_i_1_n_2 ;
  wire \idx_fu_84_reg[32]_i_1_n_3 ;
  wire \idx_fu_84_reg[32]_i_1_n_4 ;
  wire \idx_fu_84_reg[32]_i_1_n_5 ;
  wire \idx_fu_84_reg[32]_i_1_n_6 ;
  wire \idx_fu_84_reg[32]_i_1_n_7 ;
  wire \idx_fu_84_reg[36]_i_1_n_0 ;
  wire \idx_fu_84_reg[36]_i_1_n_1 ;
  wire \idx_fu_84_reg[36]_i_1_n_2 ;
  wire \idx_fu_84_reg[36]_i_1_n_3 ;
  wire \idx_fu_84_reg[36]_i_1_n_4 ;
  wire \idx_fu_84_reg[36]_i_1_n_5 ;
  wire \idx_fu_84_reg[36]_i_1_n_6 ;
  wire \idx_fu_84_reg[36]_i_1_n_7 ;
  wire \idx_fu_84_reg[40]_i_1_n_0 ;
  wire \idx_fu_84_reg[40]_i_1_n_1 ;
  wire \idx_fu_84_reg[40]_i_1_n_2 ;
  wire \idx_fu_84_reg[40]_i_1_n_3 ;
  wire \idx_fu_84_reg[40]_i_1_n_4 ;
  wire \idx_fu_84_reg[40]_i_1_n_5 ;
  wire \idx_fu_84_reg[40]_i_1_n_6 ;
  wire \idx_fu_84_reg[40]_i_1_n_7 ;
  wire \idx_fu_84_reg[44]_i_1_n_0 ;
  wire \idx_fu_84_reg[44]_i_1_n_1 ;
  wire \idx_fu_84_reg[44]_i_1_n_2 ;
  wire \idx_fu_84_reg[44]_i_1_n_3 ;
  wire \idx_fu_84_reg[44]_i_1_n_4 ;
  wire \idx_fu_84_reg[44]_i_1_n_5 ;
  wire \idx_fu_84_reg[44]_i_1_n_6 ;
  wire \idx_fu_84_reg[44]_i_1_n_7 ;
  wire \idx_fu_84_reg[48]_i_1_n_0 ;
  wire \idx_fu_84_reg[48]_i_1_n_1 ;
  wire \idx_fu_84_reg[48]_i_1_n_2 ;
  wire \idx_fu_84_reg[48]_i_1_n_3 ;
  wire \idx_fu_84_reg[48]_i_1_n_4 ;
  wire \idx_fu_84_reg[48]_i_1_n_5 ;
  wire \idx_fu_84_reg[48]_i_1_n_6 ;
  wire \idx_fu_84_reg[48]_i_1_n_7 ;
  wire \idx_fu_84_reg[4]_i_1_n_0 ;
  wire \idx_fu_84_reg[4]_i_1_n_1 ;
  wire \idx_fu_84_reg[4]_i_1_n_2 ;
  wire \idx_fu_84_reg[4]_i_1_n_3 ;
  wire \idx_fu_84_reg[4]_i_1_n_4 ;
  wire \idx_fu_84_reg[4]_i_1_n_5 ;
  wire \idx_fu_84_reg[4]_i_1_n_6 ;
  wire \idx_fu_84_reg[4]_i_1_n_7 ;
  wire \idx_fu_84_reg[52]_i_1_n_0 ;
  wire \idx_fu_84_reg[52]_i_1_n_1 ;
  wire \idx_fu_84_reg[52]_i_1_n_2 ;
  wire \idx_fu_84_reg[52]_i_1_n_3 ;
  wire \idx_fu_84_reg[52]_i_1_n_4 ;
  wire \idx_fu_84_reg[52]_i_1_n_5 ;
  wire \idx_fu_84_reg[52]_i_1_n_6 ;
  wire \idx_fu_84_reg[52]_i_1_n_7 ;
  wire \idx_fu_84_reg[56]_i_1_n_0 ;
  wire \idx_fu_84_reg[56]_i_1_n_1 ;
  wire \idx_fu_84_reg[56]_i_1_n_2 ;
  wire \idx_fu_84_reg[56]_i_1_n_3 ;
  wire \idx_fu_84_reg[56]_i_1_n_4 ;
  wire \idx_fu_84_reg[56]_i_1_n_5 ;
  wire \idx_fu_84_reg[56]_i_1_n_6 ;
  wire \idx_fu_84_reg[56]_i_1_n_7 ;
  wire \idx_fu_84_reg[60]_i_1_n_3 ;
  wire \idx_fu_84_reg[60]_i_1_n_6 ;
  wire \idx_fu_84_reg[60]_i_1_n_7 ;
  wire \idx_fu_84_reg[8]_i_1_n_0 ;
  wire \idx_fu_84_reg[8]_i_1_n_1 ;
  wire \idx_fu_84_reg[8]_i_1_n_2 ;
  wire \idx_fu_84_reg[8]_i_1_n_3 ;
  wire \idx_fu_84_reg[8]_i_1_n_4 ;
  wire \idx_fu_84_reg[8]_i_1_n_5 ;
  wire \idx_fu_84_reg[8]_i_1_n_6 ;
  wire \idx_fu_84_reg[8]_i_1_n_7 ;
  wire [93:0]in;
  wire [31:0]in_s2m_len_read_reg_250;
  wire [31:0]\in_s2m_len_read_reg_250_reg[31]_0 ;
  wire \int_out_buf_sts_reg[0] ;
  wire mOutPtr110_out;
  wire mOutPtr18_out;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[3]_0 ;
  wire [63:1]out_memory_read_reg_245;
  wire [62:0]\out_memory_read_reg_245_reg[63]_0 ;
  wire outbuf_c_empty_n;
  wire [0:0]p_0_in;
  wire [61:0]p_0_in__0;
  wire p_6_in;
  wire pop;
  wire s2m_len_c_empty_n;
  wire streamtoparallelwithburst_U0_ap_start;
  wire streamtoparallelwithburst_U0_out_memory_read;
  wire sts_clear_c_dout;
  wire sts_clear_c_empty_n;
  wire sts_clear_read_reg_255;
  wire [31:0]\tmp_reg_267_reg[31]_0 ;
  wire \tmp_reg_267_reg_n_0_[0] ;
  wire \tmp_reg_267_reg_n_0_[10] ;
  wire \tmp_reg_267_reg_n_0_[11] ;
  wire \tmp_reg_267_reg_n_0_[12] ;
  wire \tmp_reg_267_reg_n_0_[13] ;
  wire \tmp_reg_267_reg_n_0_[14] ;
  wire \tmp_reg_267_reg_n_0_[15] ;
  wire \tmp_reg_267_reg_n_0_[16] ;
  wire \tmp_reg_267_reg_n_0_[17] ;
  wire \tmp_reg_267_reg_n_0_[18] ;
  wire \tmp_reg_267_reg_n_0_[19] ;
  wire \tmp_reg_267_reg_n_0_[1] ;
  wire \tmp_reg_267_reg_n_0_[20] ;
  wire \tmp_reg_267_reg_n_0_[21] ;
  wire \tmp_reg_267_reg_n_0_[22] ;
  wire \tmp_reg_267_reg_n_0_[23] ;
  wire \tmp_reg_267_reg_n_0_[24] ;
  wire \tmp_reg_267_reg_n_0_[25] ;
  wire \tmp_reg_267_reg_n_0_[26] ;
  wire \tmp_reg_267_reg_n_0_[27] ;
  wire \tmp_reg_267_reg_n_0_[28] ;
  wire \tmp_reg_267_reg_n_0_[29] ;
  wire \tmp_reg_267_reg_n_0_[2] ;
  wire \tmp_reg_267_reg_n_0_[30] ;
  wire \tmp_reg_267_reg_n_0_[31] ;
  wire \tmp_reg_267_reg_n_0_[3] ;
  wire \tmp_reg_267_reg_n_0_[4] ;
  wire \tmp_reg_267_reg_n_0_[5] ;
  wire \tmp_reg_267_reg_n_0_[6] ;
  wire \tmp_reg_267_reg_n_0_[7] ;
  wire \tmp_reg_267_reg_n_0_[8] ;
  wire \tmp_reg_267_reg_n_0_[9] ;
  wire [30:0]trunc_ln15_reg_290;
  wire [61:0]trunc_ln_reg_279;
  wire trunc_ln_reg_2790;
  wire \trunc_ln_reg_279[10]_i_2_n_0 ;
  wire \trunc_ln_reg_279[10]_i_3_n_0 ;
  wire \trunc_ln_reg_279[10]_i_4_n_0 ;
  wire \trunc_ln_reg_279[10]_i_5_n_0 ;
  wire \trunc_ln_reg_279[14]_i_2_n_0 ;
  wire \trunc_ln_reg_279[14]_i_3_n_0 ;
  wire \trunc_ln_reg_279[14]_i_4_n_0 ;
  wire \trunc_ln_reg_279[14]_i_5_n_0 ;
  wire \trunc_ln_reg_279[18]_i_2_n_0 ;
  wire \trunc_ln_reg_279[18]_i_3_n_0 ;
  wire \trunc_ln_reg_279[18]_i_4_n_0 ;
  wire \trunc_ln_reg_279[18]_i_5_n_0 ;
  wire \trunc_ln_reg_279[22]_i_2_n_0 ;
  wire \trunc_ln_reg_279[22]_i_3_n_0 ;
  wire \trunc_ln_reg_279[22]_i_4_n_0 ;
  wire \trunc_ln_reg_279[22]_i_5_n_0 ;
  wire \trunc_ln_reg_279[26]_i_2_n_0 ;
  wire \trunc_ln_reg_279[26]_i_3_n_0 ;
  wire \trunc_ln_reg_279[26]_i_4_n_0 ;
  wire \trunc_ln_reg_279[26]_i_5_n_0 ;
  wire \trunc_ln_reg_279[2]_i_2_n_0 ;
  wire \trunc_ln_reg_279[2]_i_3_n_0 ;
  wire \trunc_ln_reg_279[2]_i_4_n_0 ;
  wire \trunc_ln_reg_279[30]_i_2_n_0 ;
  wire \trunc_ln_reg_279[30]_i_3_n_0 ;
  wire \trunc_ln_reg_279[30]_i_4_n_0 ;
  wire \trunc_ln_reg_279[30]_i_5_n_0 ;
  wire \trunc_ln_reg_279[34]_i_2_n_0 ;
  wire \trunc_ln_reg_279[34]_i_3_n_0 ;
  wire \trunc_ln_reg_279[34]_i_4_n_0 ;
  wire \trunc_ln_reg_279[34]_i_5_n_0 ;
  wire \trunc_ln_reg_279[38]_i_2_n_0 ;
  wire \trunc_ln_reg_279[38]_i_3_n_0 ;
  wire \trunc_ln_reg_279[38]_i_4_n_0 ;
  wire \trunc_ln_reg_279[38]_i_5_n_0 ;
  wire \trunc_ln_reg_279[42]_i_2_n_0 ;
  wire \trunc_ln_reg_279[42]_i_3_n_0 ;
  wire \trunc_ln_reg_279[42]_i_4_n_0 ;
  wire \trunc_ln_reg_279[42]_i_5_n_0 ;
  wire \trunc_ln_reg_279[46]_i_2_n_0 ;
  wire \trunc_ln_reg_279[46]_i_3_n_0 ;
  wire \trunc_ln_reg_279[46]_i_4_n_0 ;
  wire \trunc_ln_reg_279[46]_i_5_n_0 ;
  wire \trunc_ln_reg_279[50]_i_2_n_0 ;
  wire \trunc_ln_reg_279[50]_i_3_n_0 ;
  wire \trunc_ln_reg_279[50]_i_4_n_0 ;
  wire \trunc_ln_reg_279[50]_i_5_n_0 ;
  wire \trunc_ln_reg_279[54]_i_2_n_0 ;
  wire \trunc_ln_reg_279[54]_i_3_n_0 ;
  wire \trunc_ln_reg_279[54]_i_4_n_0 ;
  wire \trunc_ln_reg_279[54]_i_5_n_0 ;
  wire \trunc_ln_reg_279[58]_i_2_n_0 ;
  wire \trunc_ln_reg_279[58]_i_3_n_0 ;
  wire \trunc_ln_reg_279[58]_i_4_n_0 ;
  wire \trunc_ln_reg_279[58]_i_5_n_0 ;
  wire \trunc_ln_reg_279[61]_i_3_n_0 ;
  wire \trunc_ln_reg_279[61]_i_4_n_0 ;
  wire \trunc_ln_reg_279[61]_i_5_n_0 ;
  wire \trunc_ln_reg_279[6]_i_2_n_0 ;
  wire \trunc_ln_reg_279[6]_i_3_n_0 ;
  wire \trunc_ln_reg_279[6]_i_4_n_0 ;
  wire \trunc_ln_reg_279[6]_i_5_n_0 ;
  wire \trunc_ln_reg_279_reg[10]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[10]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[10]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[10]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[14]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[14]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[14]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[14]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[18]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[18]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[18]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[18]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[22]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[22]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[22]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[22]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[26]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[26]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[26]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[26]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[2]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[2]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[2]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[2]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[30]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[30]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[30]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[30]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[34]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[34]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[34]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[34]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[38]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[38]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[38]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[38]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[42]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[42]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[42]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[42]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[46]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[46]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[46]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[46]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[50]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[50]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[50]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[50]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[54]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[54]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[54]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[54]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[58]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[58]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[58]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[58]_i_1_n_3 ;
  wire \trunc_ln_reg_279_reg[61]_i_2_n_2 ;
  wire \trunc_ln_reg_279_reg[61]_i_2_n_3 ;
  wire \trunc_ln_reg_279_reg[6]_i_1_n_0 ;
  wire \trunc_ln_reg_279_reg[6]_i_1_n_1 ;
  wire \trunc_ln_reg_279_reg[6]_i_1_n_2 ;
  wire \trunc_ln_reg_279_reg[6]_i_1_n_3 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[20]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[20]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[20]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[20]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_final_s2m_len_V_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_idx_fu_84_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_idx_fu_84_reg[60]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_trunc_ln_reg_279_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln_reg_279_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln_reg_279_reg[61]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAEEEEEEEEEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(s2m_len_c_empty_n),
        .I3(streamtoparallelwithburst_U0_ap_start),
        .I4(outbuf_c_empty_n),
        .I5(sts_clear_c_empty_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAEFFAEAEAEAEAEAE)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[18] ),
        .I1(Q[3]),
        .I2(p_6_in),
        .I3(CO),
        .I4(count_empty_n),
        .I5(Q[1]),
        .O(ap_NS_fsm[19]));
  LUT5 #(
    .INIT(32'hF888F8F8)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(streamtoparallelwithburst_U0_out_memory_read),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(gmem0_BVALID),
        .I4(p_0_in),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(icmp_ln1073_fu_162_p2),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[20]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_10 
       (.I0(in_s2m_len_read_reg_250[26]),
        .I1(final_s2m_len_V[26]),
        .I2(in_s2m_len_read_reg_250[27]),
        .I3(final_s2m_len_V[27]),
        .O(\ap_CS_fsm[20]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_11 
       (.I0(in_s2m_len_read_reg_250[24]),
        .I1(final_s2m_len_V[24]),
        .I2(in_s2m_len_read_reg_250[25]),
        .I3(final_s2m_len_V[25]),
        .O(\ap_CS_fsm[20]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_13 
       (.I0(in_s2m_len_read_reg_250[22]),
        .I1(final_s2m_len_V[22]),
        .I2(final_s2m_len_V[23]),
        .I3(in_s2m_len_read_reg_250[23]),
        .O(\ap_CS_fsm[20]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_14 
       (.I0(in_s2m_len_read_reg_250[20]),
        .I1(final_s2m_len_V[20]),
        .I2(final_s2m_len_V[21]),
        .I3(in_s2m_len_read_reg_250[21]),
        .O(\ap_CS_fsm[20]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_15 
       (.I0(in_s2m_len_read_reg_250[18]),
        .I1(final_s2m_len_V[18]),
        .I2(final_s2m_len_V[19]),
        .I3(in_s2m_len_read_reg_250[19]),
        .O(\ap_CS_fsm[20]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_16 
       (.I0(in_s2m_len_read_reg_250[16]),
        .I1(final_s2m_len_V[16]),
        .I2(final_s2m_len_V[17]),
        .I3(in_s2m_len_read_reg_250[17]),
        .O(\ap_CS_fsm[20]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_17 
       (.I0(in_s2m_len_read_reg_250[22]),
        .I1(final_s2m_len_V[22]),
        .I2(in_s2m_len_read_reg_250[23]),
        .I3(final_s2m_len_V[23]),
        .O(\ap_CS_fsm[20]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_18 
       (.I0(in_s2m_len_read_reg_250[20]),
        .I1(final_s2m_len_V[20]),
        .I2(in_s2m_len_read_reg_250[21]),
        .I3(final_s2m_len_V[21]),
        .O(\ap_CS_fsm[20]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_19 
       (.I0(in_s2m_len_read_reg_250[18]),
        .I1(final_s2m_len_V[18]),
        .I2(in_s2m_len_read_reg_250[19]),
        .I3(final_s2m_len_V[19]),
        .O(\ap_CS_fsm[20]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_20 
       (.I0(in_s2m_len_read_reg_250[16]),
        .I1(final_s2m_len_V[16]),
        .I2(in_s2m_len_read_reg_250[17]),
        .I3(final_s2m_len_V[17]),
        .O(\ap_CS_fsm[20]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_22 
       (.I0(in_s2m_len_read_reg_250[14]),
        .I1(final_s2m_len_V[14]),
        .I2(final_s2m_len_V[15]),
        .I3(in_s2m_len_read_reg_250[15]),
        .O(\ap_CS_fsm[20]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_23 
       (.I0(in_s2m_len_read_reg_250[12]),
        .I1(final_s2m_len_V[12]),
        .I2(final_s2m_len_V[13]),
        .I3(in_s2m_len_read_reg_250[13]),
        .O(\ap_CS_fsm[20]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_24 
       (.I0(in_s2m_len_read_reg_250[10]),
        .I1(final_s2m_len_V[10]),
        .I2(final_s2m_len_V[11]),
        .I3(in_s2m_len_read_reg_250[11]),
        .O(\ap_CS_fsm[20]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_25 
       (.I0(in_s2m_len_read_reg_250[8]),
        .I1(final_s2m_len_V[8]),
        .I2(final_s2m_len_V[9]),
        .I3(in_s2m_len_read_reg_250[9]),
        .O(\ap_CS_fsm[20]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_26 
       (.I0(in_s2m_len_read_reg_250[14]),
        .I1(final_s2m_len_V[14]),
        .I2(in_s2m_len_read_reg_250[15]),
        .I3(final_s2m_len_V[15]),
        .O(\ap_CS_fsm[20]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_27 
       (.I0(in_s2m_len_read_reg_250[12]),
        .I1(final_s2m_len_V[12]),
        .I2(in_s2m_len_read_reg_250[13]),
        .I3(final_s2m_len_V[13]),
        .O(\ap_CS_fsm[20]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_28 
       (.I0(in_s2m_len_read_reg_250[10]),
        .I1(final_s2m_len_V[10]),
        .I2(in_s2m_len_read_reg_250[11]),
        .I3(final_s2m_len_V[11]),
        .O(\ap_CS_fsm[20]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_29 
       (.I0(in_s2m_len_read_reg_250[8]),
        .I1(final_s2m_len_V[8]),
        .I2(in_s2m_len_read_reg_250[9]),
        .I3(final_s2m_len_V[9]),
        .O(\ap_CS_fsm[20]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_30 
       (.I0(in_s2m_len_read_reg_250[6]),
        .I1(final_s2m_len_V[6]),
        .I2(final_s2m_len_V[7]),
        .I3(in_s2m_len_read_reg_250[7]),
        .O(\ap_CS_fsm[20]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_31 
       (.I0(in_s2m_len_read_reg_250[4]),
        .I1(final_s2m_len_V[4]),
        .I2(final_s2m_len_V[5]),
        .I3(in_s2m_len_read_reg_250[5]),
        .O(\ap_CS_fsm[20]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_32 
       (.I0(in_s2m_len_read_reg_250[2]),
        .I1(final_s2m_len_V[2]),
        .I2(final_s2m_len_V[3]),
        .I3(in_s2m_len_read_reg_250[3]),
        .O(\ap_CS_fsm[20]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_33 
       (.I0(in_s2m_len_read_reg_250[0]),
        .I1(final_s2m_len_V[0]),
        .I2(final_s2m_len_V[1]),
        .I3(in_s2m_len_read_reg_250[1]),
        .O(\ap_CS_fsm[20]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_34 
       (.I0(in_s2m_len_read_reg_250[6]),
        .I1(final_s2m_len_V[6]),
        .I2(in_s2m_len_read_reg_250[7]),
        .I3(final_s2m_len_V[7]),
        .O(\ap_CS_fsm[20]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_35 
       (.I0(in_s2m_len_read_reg_250[4]),
        .I1(final_s2m_len_V[4]),
        .I2(in_s2m_len_read_reg_250[5]),
        .I3(final_s2m_len_V[5]),
        .O(\ap_CS_fsm[20]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_36 
       (.I0(in_s2m_len_read_reg_250[2]),
        .I1(final_s2m_len_V[2]),
        .I2(in_s2m_len_read_reg_250[3]),
        .I3(final_s2m_len_V[3]),
        .O(\ap_CS_fsm[20]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_37 
       (.I0(in_s2m_len_read_reg_250[0]),
        .I1(final_s2m_len_V[0]),
        .I2(in_s2m_len_read_reg_250[1]),
        .I3(final_s2m_len_V[1]),
        .O(\ap_CS_fsm[20]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_4 
       (.I0(in_s2m_len_read_reg_250[30]),
        .I1(final_s2m_len_V[30]),
        .I2(final_s2m_len_V[31]),
        .I3(in_s2m_len_read_reg_250[31]),
        .O(\ap_CS_fsm[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_5 
       (.I0(in_s2m_len_read_reg_250[28]),
        .I1(final_s2m_len_V[28]),
        .I2(final_s2m_len_V[29]),
        .I3(in_s2m_len_read_reg_250[29]),
        .O(\ap_CS_fsm[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_6 
       (.I0(in_s2m_len_read_reg_250[26]),
        .I1(final_s2m_len_V[26]),
        .I2(final_s2m_len_V[27]),
        .I3(in_s2m_len_read_reg_250[27]),
        .O(\ap_CS_fsm[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[20]_i_7 
       (.I0(in_s2m_len_read_reg_250[24]),
        .I1(final_s2m_len_V[24]),
        .I2(final_s2m_len_V[25]),
        .I3(in_s2m_len_read_reg_250[25]),
        .O(\ap_CS_fsm[20]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_8 
       (.I0(in_s2m_len_read_reg_250[30]),
        .I1(final_s2m_len_V[30]),
        .I2(in_s2m_len_read_reg_250[31]),
        .I3(final_s2m_len_V[31]),
        .O(\ap_CS_fsm[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[20]_i_9 
       (.I0(in_s2m_len_read_reg_250[28]),
        .I1(final_s2m_len_V[28]),
        .I2(in_s2m_len_read_reg_250[29]),
        .I3(final_s2m_len_V[29]),
        .O(\ap_CS_fsm[20]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(icmp_ln1073_fu_162_p2),
        .I1(ap_CS_fsm_state2),
        .I2(Q[1]),
        .I3(count_empty_n),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .O(ap_NS_fsm[4]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(Q[3]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(Q[4]),
        .R(SS));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[20]_i_12 
       (.CI(\ap_CS_fsm_reg[20]_i_21_n_0 ),
        .CO({\ap_CS_fsm_reg[20]_i_12_n_0 ,\ap_CS_fsm_reg[20]_i_12_n_1 ,\ap_CS_fsm_reg[20]_i_12_n_2 ,\ap_CS_fsm_reg[20]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[20]_i_22_n_0 ,\ap_CS_fsm[20]_i_23_n_0 ,\ap_CS_fsm[20]_i_24_n_0 ,\ap_CS_fsm[20]_i_25_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[20]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[20]_i_26_n_0 ,\ap_CS_fsm[20]_i_27_n_0 ,\ap_CS_fsm[20]_i_28_n_0 ,\ap_CS_fsm[20]_i_29_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[20]_i_2 
       (.CI(\ap_CS_fsm_reg[20]_i_3_n_0 ),
        .CO({icmp_ln1073_fu_162_p2,\ap_CS_fsm_reg[20]_i_2_n_1 ,\ap_CS_fsm_reg[20]_i_2_n_2 ,\ap_CS_fsm_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[20]_i_4_n_0 ,\ap_CS_fsm[20]_i_5_n_0 ,\ap_CS_fsm[20]_i_6_n_0 ,\ap_CS_fsm[20]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[20]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[20]_i_8_n_0 ,\ap_CS_fsm[20]_i_9_n_0 ,\ap_CS_fsm[20]_i_10_n_0 ,\ap_CS_fsm[20]_i_11_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[20]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[20]_i_21_n_0 ,\ap_CS_fsm_reg[20]_i_21_n_1 ,\ap_CS_fsm_reg[20]_i_21_n_2 ,\ap_CS_fsm_reg[20]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[20]_i_30_n_0 ,\ap_CS_fsm[20]_i_31_n_0 ,\ap_CS_fsm[20]_i_32_n_0 ,\ap_CS_fsm[20]_i_33_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[20]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[20]_i_34_n_0 ,\ap_CS_fsm[20]_i_35_n_0 ,\ap_CS_fsm[20]_i_36_n_0 ,\ap_CS_fsm[20]_i_37_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[20]_i_3 
       (.CI(\ap_CS_fsm_reg[20]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[20]_i_3_n_0 ,\ap_CS_fsm_reg[20]_i_3_n_1 ,\ap_CS_fsm_reg[20]_i_3_n_2 ,\ap_CS_fsm_reg[20]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[20]_i_13_n_0 ,\ap_CS_fsm[20]_i_14_n_0 ,\ap_CS_fsm[20]_i_15_n_0 ,\ap_CS_fsm[20]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[20]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[20]_i_17_n_0 ,\ap_CS_fsm[20]_i_18_n_0 ,\ap_CS_fsm[20]_i_19_n_0 ,\ap_CS_fsm[20]_i_20_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(D),
        .Q(Q[2]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(SS));
  LUT4 #(
    .INIT(16'hAA3A)) 
    \empty_32_reg_126[0]_i_1 
       (.I0(empty_32_reg_126),
        .I1(sts_clear_read_reg_255),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln1073_fu_162_p2),
        .O(\empty_32_reg_126[0]_i_1_n_0 ));
  FDRE \empty_32_reg_126_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\empty_32_reg_126[0]_i_1_n_0 ),
        .Q(empty_32_reg_126),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[11]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[11] ),
        .I1(final_s2m_len_V_load_reg_259[11]),
        .O(\final_s2m_len_V[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[11]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[10] ),
        .I1(final_s2m_len_V_load_reg_259[10]),
        .O(\final_s2m_len_V[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[11]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[9] ),
        .I1(final_s2m_len_V_load_reg_259[9]),
        .O(\final_s2m_len_V[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[11]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[8] ),
        .I1(final_s2m_len_V_load_reg_259[8]),
        .O(\final_s2m_len_V[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[15]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[15] ),
        .I1(final_s2m_len_V_load_reg_259[15]),
        .O(\final_s2m_len_V[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[15]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[14] ),
        .I1(final_s2m_len_V_load_reg_259[14]),
        .O(\final_s2m_len_V[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[15]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[13] ),
        .I1(final_s2m_len_V_load_reg_259[13]),
        .O(\final_s2m_len_V[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[15]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[12] ),
        .I1(final_s2m_len_V_load_reg_259[12]),
        .O(\final_s2m_len_V[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[19]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[19] ),
        .I1(final_s2m_len_V_load_reg_259[19]),
        .O(\final_s2m_len_V[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[19]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[18] ),
        .I1(final_s2m_len_V_load_reg_259[18]),
        .O(\final_s2m_len_V[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[19]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[17] ),
        .I1(final_s2m_len_V_load_reg_259[17]),
        .O(\final_s2m_len_V[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[19]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[16] ),
        .I1(final_s2m_len_V_load_reg_259[16]),
        .O(\final_s2m_len_V[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[23]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[23] ),
        .I1(final_s2m_len_V_load_reg_259[23]),
        .O(\final_s2m_len_V[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[23]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[22] ),
        .I1(final_s2m_len_V_load_reg_259[22]),
        .O(\final_s2m_len_V[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[23]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[21] ),
        .I1(final_s2m_len_V_load_reg_259[21]),
        .O(\final_s2m_len_V[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[23]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[20] ),
        .I1(final_s2m_len_V_load_reg_259[20]),
        .O(\final_s2m_len_V[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[27]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[27] ),
        .I1(final_s2m_len_V_load_reg_259[27]),
        .O(\final_s2m_len_V[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[27]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[26] ),
        .I1(final_s2m_len_V_load_reg_259[26]),
        .O(\final_s2m_len_V[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[27]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[25] ),
        .I1(final_s2m_len_V_load_reg_259[25]),
        .O(\final_s2m_len_V[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[27]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[24] ),
        .I1(final_s2m_len_V_load_reg_259[24]),
        .O(\final_s2m_len_V[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \final_s2m_len_V[31]_i_1 
       (.I0(icmp_ln1073_fu_162_p2),
        .I1(ap_CS_fsm_state2),
        .I2(sts_clear_read_reg_255),
        .O(final_s2m_len_V0));
  LUT3 #(
    .INIT(8'h8A)) 
    \final_s2m_len_V[31]_i_2 
       (.I0(Q[3]),
        .I1(gmem0_BVALID),
        .I2(p_0_in),
        .O(p_6_in));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[31]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(final_s2m_len_V_load_reg_259[31]),
        .O(\final_s2m_len_V[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[31]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[30] ),
        .I1(final_s2m_len_V_load_reg_259[30]),
        .O(\final_s2m_len_V[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[31]_i_6 
       (.I0(\tmp_reg_267_reg_n_0_[29] ),
        .I1(final_s2m_len_V_load_reg_259[29]),
        .O(\final_s2m_len_V[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[31]_i_7 
       (.I0(\tmp_reg_267_reg_n_0_[28] ),
        .I1(final_s2m_len_V_load_reg_259[28]),
        .O(\final_s2m_len_V[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[3]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[3] ),
        .I1(final_s2m_len_V_load_reg_259[3]),
        .O(\final_s2m_len_V[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[3]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[2] ),
        .I1(final_s2m_len_V_load_reg_259[2]),
        .O(\final_s2m_len_V[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[3]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[1] ),
        .I1(final_s2m_len_V_load_reg_259[1]),
        .O(\final_s2m_len_V[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[3]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[0] ),
        .I1(final_s2m_len_V_load_reg_259[0]),
        .O(\final_s2m_len_V[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[7]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[7] ),
        .I1(final_s2m_len_V_load_reg_259[7]),
        .O(\final_s2m_len_V[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[7]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[6] ),
        .I1(final_s2m_len_V_load_reg_259[6]),
        .O(\final_s2m_len_V[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[7]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[5] ),
        .I1(final_s2m_len_V_load_reg_259[5]),
        .O(\final_s2m_len_V[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \final_s2m_len_V[7]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[4] ),
        .I1(final_s2m_len_V_load_reg_259[4]),
        .O(\final_s2m_len_V[7]_i_5_n_0 ));
  FDRE \final_s2m_len_V_load_reg_259_reg[0] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[0]),
        .Q(final_s2m_len_V_load_reg_259[0]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[10] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[10]),
        .Q(final_s2m_len_V_load_reg_259[10]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[11] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[11]),
        .Q(final_s2m_len_V_load_reg_259[11]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[12] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[12]),
        .Q(final_s2m_len_V_load_reg_259[12]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[13] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[13]),
        .Q(final_s2m_len_V_load_reg_259[13]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[14] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[14]),
        .Q(final_s2m_len_V_load_reg_259[14]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[15] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[15]),
        .Q(final_s2m_len_V_load_reg_259[15]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[16] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[16]),
        .Q(final_s2m_len_V_load_reg_259[16]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[17] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[17]),
        .Q(final_s2m_len_V_load_reg_259[17]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[18] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[18]),
        .Q(final_s2m_len_V_load_reg_259[18]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[19] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[19]),
        .Q(final_s2m_len_V_load_reg_259[19]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[1] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[1]),
        .Q(final_s2m_len_V_load_reg_259[1]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[20] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[20]),
        .Q(final_s2m_len_V_load_reg_259[20]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[21] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[21]),
        .Q(final_s2m_len_V_load_reg_259[21]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[22] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[22]),
        .Q(final_s2m_len_V_load_reg_259[22]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[23] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[23]),
        .Q(final_s2m_len_V_load_reg_259[23]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[24] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[24]),
        .Q(final_s2m_len_V_load_reg_259[24]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[25] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[25]),
        .Q(final_s2m_len_V_load_reg_259[25]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[26] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[26]),
        .Q(final_s2m_len_V_load_reg_259[26]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[27] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[27]),
        .Q(final_s2m_len_V_load_reg_259[27]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[28] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[28]),
        .Q(final_s2m_len_V_load_reg_259[28]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[29] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[29]),
        .Q(final_s2m_len_V_load_reg_259[29]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[2] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[2]),
        .Q(final_s2m_len_V_load_reg_259[2]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[30] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[30]),
        .Q(final_s2m_len_V_load_reg_259[30]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[31] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[31]),
        .Q(final_s2m_len_V_load_reg_259[31]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[3] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[3]),
        .Q(final_s2m_len_V_load_reg_259[3]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[4] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[4]),
        .Q(final_s2m_len_V_load_reg_259[4]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[5] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[5]),
        .Q(final_s2m_len_V_load_reg_259[5]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[6] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[6]),
        .Q(final_s2m_len_V_load_reg_259[6]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[7] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[7]),
        .Q(final_s2m_len_V_load_reg_259[7]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[8] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[8]),
        .Q(final_s2m_len_V_load_reg_259[8]),
        .R(1'b0));
  FDRE \final_s2m_len_V_load_reg_259_reg[9] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state2),
        .D(final_s2m_len_V[9]),
        .Q(final_s2m_len_V_load_reg_259[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[0] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[0]),
        .Q(final_s2m_len_V[0]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[10] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[10]),
        .Q(final_s2m_len_V[10]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[11] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[11]),
        .Q(final_s2m_len_V[11]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \final_s2m_len_V_reg[11]_i_1 
       (.CI(\final_s2m_len_V_reg[7]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[11]_i_1_n_0 ,\final_s2m_len_V_reg[11]_i_1_n_1 ,\final_s2m_len_V_reg[11]_i_1_n_2 ,\final_s2m_len_V_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[11] ,\tmp_reg_267_reg_n_0_[10] ,\tmp_reg_267_reg_n_0_[9] ,\tmp_reg_267_reg_n_0_[8] }),
        .O(add_ln886_fu_223_p2[11:8]),
        .S({\final_s2m_len_V[11]_i_2_n_0 ,\final_s2m_len_V[11]_i_3_n_0 ,\final_s2m_len_V[11]_i_4_n_0 ,\final_s2m_len_V[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[12] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[12]),
        .Q(final_s2m_len_V[12]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[13] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[13]),
        .Q(final_s2m_len_V[13]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[14] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[14]),
        .Q(final_s2m_len_V[14]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[15] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[15]),
        .Q(final_s2m_len_V[15]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \final_s2m_len_V_reg[15]_i_1 
       (.CI(\final_s2m_len_V_reg[11]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[15]_i_1_n_0 ,\final_s2m_len_V_reg[15]_i_1_n_1 ,\final_s2m_len_V_reg[15]_i_1_n_2 ,\final_s2m_len_V_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[15] ,\tmp_reg_267_reg_n_0_[14] ,\tmp_reg_267_reg_n_0_[13] ,\tmp_reg_267_reg_n_0_[12] }),
        .O(add_ln886_fu_223_p2[15:12]),
        .S({\final_s2m_len_V[15]_i_2_n_0 ,\final_s2m_len_V[15]_i_3_n_0 ,\final_s2m_len_V[15]_i_4_n_0 ,\final_s2m_len_V[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[16] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[16]),
        .Q(final_s2m_len_V[16]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[17] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[17]),
        .Q(final_s2m_len_V[17]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[18] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[18]),
        .Q(final_s2m_len_V[18]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[19] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[19]),
        .Q(final_s2m_len_V[19]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \final_s2m_len_V_reg[19]_i_1 
       (.CI(\final_s2m_len_V_reg[15]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[19]_i_1_n_0 ,\final_s2m_len_V_reg[19]_i_1_n_1 ,\final_s2m_len_V_reg[19]_i_1_n_2 ,\final_s2m_len_V_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[19] ,\tmp_reg_267_reg_n_0_[18] ,\tmp_reg_267_reg_n_0_[17] ,\tmp_reg_267_reg_n_0_[16] }),
        .O(add_ln886_fu_223_p2[19:16]),
        .S({\final_s2m_len_V[19]_i_2_n_0 ,\final_s2m_len_V[19]_i_3_n_0 ,\final_s2m_len_V[19]_i_4_n_0 ,\final_s2m_len_V[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[1] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[1]),
        .Q(final_s2m_len_V[1]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[20] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[20]),
        .Q(final_s2m_len_V[20]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[21] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[21]),
        .Q(final_s2m_len_V[21]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[22] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[22]),
        .Q(final_s2m_len_V[22]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[23] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[23]),
        .Q(final_s2m_len_V[23]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \final_s2m_len_V_reg[23]_i_1 
       (.CI(\final_s2m_len_V_reg[19]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[23]_i_1_n_0 ,\final_s2m_len_V_reg[23]_i_1_n_1 ,\final_s2m_len_V_reg[23]_i_1_n_2 ,\final_s2m_len_V_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[23] ,\tmp_reg_267_reg_n_0_[22] ,\tmp_reg_267_reg_n_0_[21] ,\tmp_reg_267_reg_n_0_[20] }),
        .O(add_ln886_fu_223_p2[23:20]),
        .S({\final_s2m_len_V[23]_i_2_n_0 ,\final_s2m_len_V[23]_i_3_n_0 ,\final_s2m_len_V[23]_i_4_n_0 ,\final_s2m_len_V[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[24] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[24]),
        .Q(final_s2m_len_V[24]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[25] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[25]),
        .Q(final_s2m_len_V[25]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[26] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[26]),
        .Q(final_s2m_len_V[26]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[27] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[27]),
        .Q(final_s2m_len_V[27]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \final_s2m_len_V_reg[27]_i_1 
       (.CI(\final_s2m_len_V_reg[23]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[27]_i_1_n_0 ,\final_s2m_len_V_reg[27]_i_1_n_1 ,\final_s2m_len_V_reg[27]_i_1_n_2 ,\final_s2m_len_V_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[27] ,\tmp_reg_267_reg_n_0_[26] ,\tmp_reg_267_reg_n_0_[25] ,\tmp_reg_267_reg_n_0_[24] }),
        .O(add_ln886_fu_223_p2[27:24]),
        .S({\final_s2m_len_V[27]_i_2_n_0 ,\final_s2m_len_V[27]_i_3_n_0 ,\final_s2m_len_V[27]_i_4_n_0 ,\final_s2m_len_V[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[28] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[28]),
        .Q(final_s2m_len_V[28]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[29] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[29]),
        .Q(final_s2m_len_V[29]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[2] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[2]),
        .Q(final_s2m_len_V[2]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[30] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[30]),
        .Q(final_s2m_len_V[30]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[31] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[31]),
        .Q(final_s2m_len_V[31]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \final_s2m_len_V_reg[31]_i_3 
       (.CI(\final_s2m_len_V_reg[27]_i_1_n_0 ),
        .CO({\NLW_final_s2m_len_V_reg[31]_i_3_CO_UNCONNECTED [3],\final_s2m_len_V_reg[31]_i_3_n_1 ,\final_s2m_len_V_reg[31]_i_3_n_2 ,\final_s2m_len_V_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_reg_267_reg_n_0_[30] ,\tmp_reg_267_reg_n_0_[29] ,\tmp_reg_267_reg_n_0_[28] }),
        .O(add_ln886_fu_223_p2[31:28]),
        .S({\final_s2m_len_V[31]_i_4_n_0 ,\final_s2m_len_V[31]_i_5_n_0 ,\final_s2m_len_V[31]_i_6_n_0 ,\final_s2m_len_V[31]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[3] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[3]),
        .Q(final_s2m_len_V[3]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \final_s2m_len_V_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\final_s2m_len_V_reg[3]_i_1_n_0 ,\final_s2m_len_V_reg[3]_i_1_n_1 ,\final_s2m_len_V_reg[3]_i_1_n_2 ,\final_s2m_len_V_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[3] ,\tmp_reg_267_reg_n_0_[2] ,\tmp_reg_267_reg_n_0_[1] ,\tmp_reg_267_reg_n_0_[0] }),
        .O(add_ln886_fu_223_p2[3:0]),
        .S({\final_s2m_len_V[3]_i_2_n_0 ,\final_s2m_len_V[3]_i_3_n_0 ,\final_s2m_len_V[3]_i_4_n_0 ,\final_s2m_len_V[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[4] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[4]),
        .Q(final_s2m_len_V[4]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[5] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[5]),
        .Q(final_s2m_len_V[5]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[6] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[6]),
        .Q(final_s2m_len_V[6]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[7] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[7]),
        .Q(final_s2m_len_V[7]),
        .R(final_s2m_len_V0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \final_s2m_len_V_reg[7]_i_1 
       (.CI(\final_s2m_len_V_reg[3]_i_1_n_0 ),
        .CO({\final_s2m_len_V_reg[7]_i_1_n_0 ,\final_s2m_len_V_reg[7]_i_1_n_1 ,\final_s2m_len_V_reg[7]_i_1_n_2 ,\final_s2m_len_V_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[7] ,\tmp_reg_267_reg_n_0_[6] ,\tmp_reg_267_reg_n_0_[5] ,\tmp_reg_267_reg_n_0_[4] }),
        .O(add_ln886_fu_223_p2[7:4]),
        .S({\final_s2m_len_V[7]_i_2_n_0 ,\final_s2m_len_V[7]_i_3_n_0 ,\final_s2m_len_V[7]_i_4_n_0 ,\final_s2m_len_V[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[8] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[8]),
        .Q(final_s2m_len_V[8]),
        .R(final_s2m_len_V0));
  FDRE #(
    .INIT(1'b0)) 
    \final_s2m_len_V_reg[9] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(add_ln886_fu_223_p2[9]),
        .Q(final_s2m_len_V[9]),
        .R(final_s2m_len_V0));
  design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2 grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140
       (.D(ap_NS_fsm[6:5]),
        .Q(trunc_ln15_reg_290),
        .SS(SS),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[4] (grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_n_10),
        .\ap_CS_fsm_reg[6] ({ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .axi_reset_m_n_0(axi_reset_m_n_0),
        .buf_empty_n(buf_empty_n),
        .dout_vld_reg(dout_vld_reg),
        .dout_vld_reg_0(dout_vld_reg_0),
        .empty_n(empty_n),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .mOutPtr18_out(mOutPtr18_out),
        .pop(pop));
  FDRE #(
    .INIT(1'b0)) 
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_n_10),
        .Q(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .R(SS));
  FDRE \icmp_ln15_reg_275_reg[0] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(CO),
        .Q(p_0_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \idx_fu_84[0]_i_1 
       (.I0(Q[0]),
        .I1(s2m_len_c_empty_n),
        .I2(streamtoparallelwithburst_U0_ap_start),
        .I3(outbuf_c_empty_n),
        .I4(sts_clear_c_empty_n),
        .O(streamtoparallelwithburst_U0_out_memory_read));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[0]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[3] ),
        .I1(idx_fu_84_reg[3]),
        .O(\idx_fu_84[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[0]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[2] ),
        .I1(idx_fu_84_reg[2]),
        .O(\idx_fu_84[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[0]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[1] ),
        .I1(idx_fu_84_reg[1]),
        .O(\idx_fu_84[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[0]_i_6 
       (.I0(\tmp_reg_267_reg_n_0_[0] ),
        .I1(idx_fu_84_reg[0]),
        .O(\idx_fu_84[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[12]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[15] ),
        .I1(idx_fu_84_reg[15]),
        .O(\idx_fu_84[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[12]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[14] ),
        .I1(idx_fu_84_reg[14]),
        .O(\idx_fu_84[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[12]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[13] ),
        .I1(idx_fu_84_reg[13]),
        .O(\idx_fu_84[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[12]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[12] ),
        .I1(idx_fu_84_reg[12]),
        .O(\idx_fu_84[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[16]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[19] ),
        .I1(idx_fu_84_reg[19]),
        .O(\idx_fu_84[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[16]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[18] ),
        .I1(idx_fu_84_reg[18]),
        .O(\idx_fu_84[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[16]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[17] ),
        .I1(idx_fu_84_reg[17]),
        .O(\idx_fu_84[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[16]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[16] ),
        .I1(idx_fu_84_reg[16]),
        .O(\idx_fu_84[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[20]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[23] ),
        .I1(idx_fu_84_reg[23]),
        .O(\idx_fu_84[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[20]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[22] ),
        .I1(idx_fu_84_reg[22]),
        .O(\idx_fu_84[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[20]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[21] ),
        .I1(idx_fu_84_reg[21]),
        .O(\idx_fu_84[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[20]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[20] ),
        .I1(idx_fu_84_reg[20]),
        .O(\idx_fu_84[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[24]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[27] ),
        .I1(idx_fu_84_reg[27]),
        .O(\idx_fu_84[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[24]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[26] ),
        .I1(idx_fu_84_reg[26]),
        .O(\idx_fu_84[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[24]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[25] ),
        .I1(idx_fu_84_reg[25]),
        .O(\idx_fu_84[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[24]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[24] ),
        .I1(idx_fu_84_reg[24]),
        .O(\idx_fu_84[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[28]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[31]),
        .O(\idx_fu_84[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[28]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[30] ),
        .I1(idx_fu_84_reg[30]),
        .O(\idx_fu_84[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[28]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[29] ),
        .I1(idx_fu_84_reg[29]),
        .O(\idx_fu_84[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[28]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[28] ),
        .I1(idx_fu_84_reg[28]),
        .O(\idx_fu_84[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[32]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[35]),
        .O(\idx_fu_84[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[32]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[34]),
        .O(\idx_fu_84[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[32]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[33]),
        .O(\idx_fu_84[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[32]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[32]),
        .O(\idx_fu_84[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[36]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[39]),
        .O(\idx_fu_84[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[36]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[38]),
        .O(\idx_fu_84[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[36]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[37]),
        .O(\idx_fu_84[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[36]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[36]),
        .O(\idx_fu_84[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[40]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[43]),
        .O(\idx_fu_84[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[40]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[42]),
        .O(\idx_fu_84[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[40]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[41]),
        .O(\idx_fu_84[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[40]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[40]),
        .O(\idx_fu_84[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[44]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[47]),
        .O(\idx_fu_84[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[44]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[46]),
        .O(\idx_fu_84[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[44]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[45]),
        .O(\idx_fu_84[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[44]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[44]),
        .O(\idx_fu_84[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[48]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[51]),
        .O(\idx_fu_84[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[48]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[50]),
        .O(\idx_fu_84[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[48]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[49]),
        .O(\idx_fu_84[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[48]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[48]),
        .O(\idx_fu_84[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[4]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[7] ),
        .I1(idx_fu_84_reg[7]),
        .O(\idx_fu_84[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[4]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[6] ),
        .I1(idx_fu_84_reg[6]),
        .O(\idx_fu_84[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[4]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[5] ),
        .I1(idx_fu_84_reg[5]),
        .O(\idx_fu_84[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[4]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[4] ),
        .I1(idx_fu_84_reg[4]),
        .O(\idx_fu_84[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[52]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[55]),
        .O(\idx_fu_84[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[52]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[54]),
        .O(\idx_fu_84[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[52]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[53]),
        .O(\idx_fu_84[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[52]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[52]),
        .O(\idx_fu_84[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[56]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[59]),
        .O(\idx_fu_84[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[56]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[58]),
        .O(\idx_fu_84[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[56]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[57]),
        .O(\idx_fu_84[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[56]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[56]),
        .O(\idx_fu_84[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[60]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[61]),
        .O(\idx_fu_84[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[60]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[31] ),
        .I1(idx_fu_84_reg[60]),
        .O(\idx_fu_84[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[8]_i_2 
       (.I0(\tmp_reg_267_reg_n_0_[11] ),
        .I1(idx_fu_84_reg[11]),
        .O(\idx_fu_84[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[8]_i_3 
       (.I0(\tmp_reg_267_reg_n_0_[10] ),
        .I1(idx_fu_84_reg[10]),
        .O(\idx_fu_84[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[8]_i_4 
       (.I0(\tmp_reg_267_reg_n_0_[9] ),
        .I1(idx_fu_84_reg[9]),
        .O(\idx_fu_84[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \idx_fu_84[8]_i_5 
       (.I0(\tmp_reg_267_reg_n_0_[8] ),
        .I1(idx_fu_84_reg[8]),
        .O(\idx_fu_84[8]_i_5_n_0 ));
  FDRE \idx_fu_84_reg[0] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[0]_i_2_n_7 ),
        .Q(idx_fu_84_reg[0]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\idx_fu_84_reg[0]_i_2_n_0 ,\idx_fu_84_reg[0]_i_2_n_1 ,\idx_fu_84_reg[0]_i_2_n_2 ,\idx_fu_84_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[3] ,\tmp_reg_267_reg_n_0_[2] ,\tmp_reg_267_reg_n_0_[1] ,\tmp_reg_267_reg_n_0_[0] }),
        .O({\idx_fu_84_reg[0]_i_2_n_4 ,\idx_fu_84_reg[0]_i_2_n_5 ,\idx_fu_84_reg[0]_i_2_n_6 ,\idx_fu_84_reg[0]_i_2_n_7 }),
        .S({\idx_fu_84[0]_i_3_n_0 ,\idx_fu_84[0]_i_4_n_0 ,\idx_fu_84[0]_i_5_n_0 ,\idx_fu_84[0]_i_6_n_0 }));
  FDRE \idx_fu_84_reg[10] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[8]_i_1_n_5 ),
        .Q(idx_fu_84_reg[10]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[11] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[8]_i_1_n_4 ),
        .Q(idx_fu_84_reg[11]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[12] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[12]_i_1_n_7 ),
        .Q(idx_fu_84_reg[12]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[12]_i_1 
       (.CI(\idx_fu_84_reg[8]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[12]_i_1_n_0 ,\idx_fu_84_reg[12]_i_1_n_1 ,\idx_fu_84_reg[12]_i_1_n_2 ,\idx_fu_84_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[15] ,\tmp_reg_267_reg_n_0_[14] ,\tmp_reg_267_reg_n_0_[13] ,\tmp_reg_267_reg_n_0_[12] }),
        .O({\idx_fu_84_reg[12]_i_1_n_4 ,\idx_fu_84_reg[12]_i_1_n_5 ,\idx_fu_84_reg[12]_i_1_n_6 ,\idx_fu_84_reg[12]_i_1_n_7 }),
        .S({\idx_fu_84[12]_i_2_n_0 ,\idx_fu_84[12]_i_3_n_0 ,\idx_fu_84[12]_i_4_n_0 ,\idx_fu_84[12]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[13] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[12]_i_1_n_6 ),
        .Q(idx_fu_84_reg[13]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[14] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[12]_i_1_n_5 ),
        .Q(idx_fu_84_reg[14]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[15] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[12]_i_1_n_4 ),
        .Q(idx_fu_84_reg[15]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[16] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[16]_i_1_n_7 ),
        .Q(idx_fu_84_reg[16]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[16]_i_1 
       (.CI(\idx_fu_84_reg[12]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[16]_i_1_n_0 ,\idx_fu_84_reg[16]_i_1_n_1 ,\idx_fu_84_reg[16]_i_1_n_2 ,\idx_fu_84_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[19] ,\tmp_reg_267_reg_n_0_[18] ,\tmp_reg_267_reg_n_0_[17] ,\tmp_reg_267_reg_n_0_[16] }),
        .O({\idx_fu_84_reg[16]_i_1_n_4 ,\idx_fu_84_reg[16]_i_1_n_5 ,\idx_fu_84_reg[16]_i_1_n_6 ,\idx_fu_84_reg[16]_i_1_n_7 }),
        .S({\idx_fu_84[16]_i_2_n_0 ,\idx_fu_84[16]_i_3_n_0 ,\idx_fu_84[16]_i_4_n_0 ,\idx_fu_84[16]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[17] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[16]_i_1_n_6 ),
        .Q(idx_fu_84_reg[17]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[18] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[16]_i_1_n_5 ),
        .Q(idx_fu_84_reg[18]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[19] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[16]_i_1_n_4 ),
        .Q(idx_fu_84_reg[19]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[1] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[0]_i_2_n_6 ),
        .Q(idx_fu_84_reg[1]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[20] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[20]_i_1_n_7 ),
        .Q(idx_fu_84_reg[20]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[20]_i_1 
       (.CI(\idx_fu_84_reg[16]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[20]_i_1_n_0 ,\idx_fu_84_reg[20]_i_1_n_1 ,\idx_fu_84_reg[20]_i_1_n_2 ,\idx_fu_84_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[23] ,\tmp_reg_267_reg_n_0_[22] ,\tmp_reg_267_reg_n_0_[21] ,\tmp_reg_267_reg_n_0_[20] }),
        .O({\idx_fu_84_reg[20]_i_1_n_4 ,\idx_fu_84_reg[20]_i_1_n_5 ,\idx_fu_84_reg[20]_i_1_n_6 ,\idx_fu_84_reg[20]_i_1_n_7 }),
        .S({\idx_fu_84[20]_i_2_n_0 ,\idx_fu_84[20]_i_3_n_0 ,\idx_fu_84[20]_i_4_n_0 ,\idx_fu_84[20]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[21] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[20]_i_1_n_6 ),
        .Q(idx_fu_84_reg[21]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[22] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[20]_i_1_n_5 ),
        .Q(idx_fu_84_reg[22]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[23] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[20]_i_1_n_4 ),
        .Q(idx_fu_84_reg[23]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[24] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[24]_i_1_n_7 ),
        .Q(idx_fu_84_reg[24]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[24]_i_1 
       (.CI(\idx_fu_84_reg[20]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[24]_i_1_n_0 ,\idx_fu_84_reg[24]_i_1_n_1 ,\idx_fu_84_reg[24]_i_1_n_2 ,\idx_fu_84_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[27] ,\tmp_reg_267_reg_n_0_[26] ,\tmp_reg_267_reg_n_0_[25] ,\tmp_reg_267_reg_n_0_[24] }),
        .O({\idx_fu_84_reg[24]_i_1_n_4 ,\idx_fu_84_reg[24]_i_1_n_5 ,\idx_fu_84_reg[24]_i_1_n_6 ,\idx_fu_84_reg[24]_i_1_n_7 }),
        .S({\idx_fu_84[24]_i_2_n_0 ,\idx_fu_84[24]_i_3_n_0 ,\idx_fu_84[24]_i_4_n_0 ,\idx_fu_84[24]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[25] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[24]_i_1_n_6 ),
        .Q(idx_fu_84_reg[25]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[26] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[24]_i_1_n_5 ),
        .Q(idx_fu_84_reg[26]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[27] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[24]_i_1_n_4 ),
        .Q(idx_fu_84_reg[27]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[28] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[28]_i_1_n_7 ),
        .Q(idx_fu_84_reg[28]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[28]_i_1 
       (.CI(\idx_fu_84_reg[24]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[28]_i_1_n_0 ,\idx_fu_84_reg[28]_i_1_n_1 ,\idx_fu_84_reg[28]_i_1_n_2 ,\idx_fu_84_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[30] ,\tmp_reg_267_reg_n_0_[29] ,\tmp_reg_267_reg_n_0_[28] }),
        .O({\idx_fu_84_reg[28]_i_1_n_4 ,\idx_fu_84_reg[28]_i_1_n_5 ,\idx_fu_84_reg[28]_i_1_n_6 ,\idx_fu_84_reg[28]_i_1_n_7 }),
        .S({\idx_fu_84[28]_i_2_n_0 ,\idx_fu_84[28]_i_3_n_0 ,\idx_fu_84[28]_i_4_n_0 ,\idx_fu_84[28]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[29] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[28]_i_1_n_6 ),
        .Q(idx_fu_84_reg[29]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[2] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[0]_i_2_n_5 ),
        .Q(idx_fu_84_reg[2]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[30] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[28]_i_1_n_5 ),
        .Q(idx_fu_84_reg[30]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[31] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[28]_i_1_n_4 ),
        .Q(idx_fu_84_reg[31]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[32] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[32]_i_1_n_7 ),
        .Q(idx_fu_84_reg[32]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[32]_i_1 
       (.CI(\idx_fu_84_reg[28]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[32]_i_1_n_0 ,\idx_fu_84_reg[32]_i_1_n_1 ,\idx_fu_84_reg[32]_i_1_n_2 ,\idx_fu_84_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] }),
        .O({\idx_fu_84_reg[32]_i_1_n_4 ,\idx_fu_84_reg[32]_i_1_n_5 ,\idx_fu_84_reg[32]_i_1_n_6 ,\idx_fu_84_reg[32]_i_1_n_7 }),
        .S({\idx_fu_84[32]_i_2_n_0 ,\idx_fu_84[32]_i_3_n_0 ,\idx_fu_84[32]_i_4_n_0 ,\idx_fu_84[32]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[33] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[32]_i_1_n_6 ),
        .Q(idx_fu_84_reg[33]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[34] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[32]_i_1_n_5 ),
        .Q(idx_fu_84_reg[34]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[35] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[32]_i_1_n_4 ),
        .Q(idx_fu_84_reg[35]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[36] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[36]_i_1_n_7 ),
        .Q(idx_fu_84_reg[36]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[36]_i_1 
       (.CI(\idx_fu_84_reg[32]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[36]_i_1_n_0 ,\idx_fu_84_reg[36]_i_1_n_1 ,\idx_fu_84_reg[36]_i_1_n_2 ,\idx_fu_84_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] }),
        .O({\idx_fu_84_reg[36]_i_1_n_4 ,\idx_fu_84_reg[36]_i_1_n_5 ,\idx_fu_84_reg[36]_i_1_n_6 ,\idx_fu_84_reg[36]_i_1_n_7 }),
        .S({\idx_fu_84[36]_i_2_n_0 ,\idx_fu_84[36]_i_3_n_0 ,\idx_fu_84[36]_i_4_n_0 ,\idx_fu_84[36]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[37] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[36]_i_1_n_6 ),
        .Q(idx_fu_84_reg[37]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[38] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[36]_i_1_n_5 ),
        .Q(idx_fu_84_reg[38]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[39] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[36]_i_1_n_4 ),
        .Q(idx_fu_84_reg[39]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[3] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[0]_i_2_n_4 ),
        .Q(idx_fu_84_reg[3]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[40] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[40]_i_1_n_7 ),
        .Q(idx_fu_84_reg[40]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[40]_i_1 
       (.CI(\idx_fu_84_reg[36]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[40]_i_1_n_0 ,\idx_fu_84_reg[40]_i_1_n_1 ,\idx_fu_84_reg[40]_i_1_n_2 ,\idx_fu_84_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] }),
        .O({\idx_fu_84_reg[40]_i_1_n_4 ,\idx_fu_84_reg[40]_i_1_n_5 ,\idx_fu_84_reg[40]_i_1_n_6 ,\idx_fu_84_reg[40]_i_1_n_7 }),
        .S({\idx_fu_84[40]_i_2_n_0 ,\idx_fu_84[40]_i_3_n_0 ,\idx_fu_84[40]_i_4_n_0 ,\idx_fu_84[40]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[41] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[40]_i_1_n_6 ),
        .Q(idx_fu_84_reg[41]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[42] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[40]_i_1_n_5 ),
        .Q(idx_fu_84_reg[42]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[43] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[40]_i_1_n_4 ),
        .Q(idx_fu_84_reg[43]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[44] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[44]_i_1_n_7 ),
        .Q(idx_fu_84_reg[44]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[44]_i_1 
       (.CI(\idx_fu_84_reg[40]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[44]_i_1_n_0 ,\idx_fu_84_reg[44]_i_1_n_1 ,\idx_fu_84_reg[44]_i_1_n_2 ,\idx_fu_84_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] }),
        .O({\idx_fu_84_reg[44]_i_1_n_4 ,\idx_fu_84_reg[44]_i_1_n_5 ,\idx_fu_84_reg[44]_i_1_n_6 ,\idx_fu_84_reg[44]_i_1_n_7 }),
        .S({\idx_fu_84[44]_i_2_n_0 ,\idx_fu_84[44]_i_3_n_0 ,\idx_fu_84[44]_i_4_n_0 ,\idx_fu_84[44]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[45] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[44]_i_1_n_6 ),
        .Q(idx_fu_84_reg[45]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[46] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[44]_i_1_n_5 ),
        .Q(idx_fu_84_reg[46]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[47] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[44]_i_1_n_4 ),
        .Q(idx_fu_84_reg[47]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[48] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[48]_i_1_n_7 ),
        .Q(idx_fu_84_reg[48]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[48]_i_1 
       (.CI(\idx_fu_84_reg[44]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[48]_i_1_n_0 ,\idx_fu_84_reg[48]_i_1_n_1 ,\idx_fu_84_reg[48]_i_1_n_2 ,\idx_fu_84_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] }),
        .O({\idx_fu_84_reg[48]_i_1_n_4 ,\idx_fu_84_reg[48]_i_1_n_5 ,\idx_fu_84_reg[48]_i_1_n_6 ,\idx_fu_84_reg[48]_i_1_n_7 }),
        .S({\idx_fu_84[48]_i_2_n_0 ,\idx_fu_84[48]_i_3_n_0 ,\idx_fu_84[48]_i_4_n_0 ,\idx_fu_84[48]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[49] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[48]_i_1_n_6 ),
        .Q(idx_fu_84_reg[49]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[4] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[4]_i_1_n_7 ),
        .Q(idx_fu_84_reg[4]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[4]_i_1 
       (.CI(\idx_fu_84_reg[0]_i_2_n_0 ),
        .CO({\idx_fu_84_reg[4]_i_1_n_0 ,\idx_fu_84_reg[4]_i_1_n_1 ,\idx_fu_84_reg[4]_i_1_n_2 ,\idx_fu_84_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[7] ,\tmp_reg_267_reg_n_0_[6] ,\tmp_reg_267_reg_n_0_[5] ,\tmp_reg_267_reg_n_0_[4] }),
        .O({\idx_fu_84_reg[4]_i_1_n_4 ,\idx_fu_84_reg[4]_i_1_n_5 ,\idx_fu_84_reg[4]_i_1_n_6 ,\idx_fu_84_reg[4]_i_1_n_7 }),
        .S({\idx_fu_84[4]_i_2_n_0 ,\idx_fu_84[4]_i_3_n_0 ,\idx_fu_84[4]_i_4_n_0 ,\idx_fu_84[4]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[50] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[48]_i_1_n_5 ),
        .Q(idx_fu_84_reg[50]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[51] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[48]_i_1_n_4 ),
        .Q(idx_fu_84_reg[51]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[52] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[52]_i_1_n_7 ),
        .Q(idx_fu_84_reg[52]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[52]_i_1 
       (.CI(\idx_fu_84_reg[48]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[52]_i_1_n_0 ,\idx_fu_84_reg[52]_i_1_n_1 ,\idx_fu_84_reg[52]_i_1_n_2 ,\idx_fu_84_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] }),
        .O({\idx_fu_84_reg[52]_i_1_n_4 ,\idx_fu_84_reg[52]_i_1_n_5 ,\idx_fu_84_reg[52]_i_1_n_6 ,\idx_fu_84_reg[52]_i_1_n_7 }),
        .S({\idx_fu_84[52]_i_2_n_0 ,\idx_fu_84[52]_i_3_n_0 ,\idx_fu_84[52]_i_4_n_0 ,\idx_fu_84[52]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[53] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[52]_i_1_n_6 ),
        .Q(idx_fu_84_reg[53]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[54] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[52]_i_1_n_5 ),
        .Q(idx_fu_84_reg[54]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[55] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[52]_i_1_n_4 ),
        .Q(idx_fu_84_reg[55]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[56] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[56]_i_1_n_7 ),
        .Q(idx_fu_84_reg[56]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[56]_i_1 
       (.CI(\idx_fu_84_reg[52]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[56]_i_1_n_0 ,\idx_fu_84_reg[56]_i_1_n_1 ,\idx_fu_84_reg[56]_i_1_n_2 ,\idx_fu_84_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] ,\tmp_reg_267_reg_n_0_[31] }),
        .O({\idx_fu_84_reg[56]_i_1_n_4 ,\idx_fu_84_reg[56]_i_1_n_5 ,\idx_fu_84_reg[56]_i_1_n_6 ,\idx_fu_84_reg[56]_i_1_n_7 }),
        .S({\idx_fu_84[56]_i_2_n_0 ,\idx_fu_84[56]_i_3_n_0 ,\idx_fu_84[56]_i_4_n_0 ,\idx_fu_84[56]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[57] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[56]_i_1_n_6 ),
        .Q(idx_fu_84_reg[57]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[58] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[56]_i_1_n_5 ),
        .Q(idx_fu_84_reg[58]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[59] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[56]_i_1_n_4 ),
        .Q(idx_fu_84_reg[59]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[5] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[4]_i_1_n_6 ),
        .Q(idx_fu_84_reg[5]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[60] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[60]_i_1_n_7 ),
        .Q(idx_fu_84_reg[60]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[60]_i_1 
       (.CI(\idx_fu_84_reg[56]_i_1_n_0 ),
        .CO({\NLW_idx_fu_84_reg[60]_i_1_CO_UNCONNECTED [3:1],\idx_fu_84_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_reg_267_reg_n_0_[31] }),
        .O({\NLW_idx_fu_84_reg[60]_i_1_O_UNCONNECTED [3:2],\idx_fu_84_reg[60]_i_1_n_6 ,\idx_fu_84_reg[60]_i_1_n_7 }),
        .S({1'b0,1'b0,\idx_fu_84[60]_i_2_n_0 ,\idx_fu_84[60]_i_3_n_0 }));
  FDRE \idx_fu_84_reg[61] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[60]_i_1_n_6 ),
        .Q(idx_fu_84_reg[61]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[6] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[4]_i_1_n_5 ),
        .Q(idx_fu_84_reg[6]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[7] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[4]_i_1_n_4 ),
        .Q(idx_fu_84_reg[7]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \idx_fu_84_reg[8] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[8]_i_1_n_7 ),
        .Q(idx_fu_84_reg[8]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  CARRY4 \idx_fu_84_reg[8]_i_1 
       (.CI(\idx_fu_84_reg[4]_i_1_n_0 ),
        .CO({\idx_fu_84_reg[8]_i_1_n_0 ,\idx_fu_84_reg[8]_i_1_n_1 ,\idx_fu_84_reg[8]_i_1_n_2 ,\idx_fu_84_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_reg_267_reg_n_0_[11] ,\tmp_reg_267_reg_n_0_[10] ,\tmp_reg_267_reg_n_0_[9] ,\tmp_reg_267_reg_n_0_[8] }),
        .O({\idx_fu_84_reg[8]_i_1_n_4 ,\idx_fu_84_reg[8]_i_1_n_5 ,\idx_fu_84_reg[8]_i_1_n_6 ,\idx_fu_84_reg[8]_i_1_n_7 }),
        .S({\idx_fu_84[8]_i_2_n_0 ,\idx_fu_84[8]_i_3_n_0 ,\idx_fu_84[8]_i_4_n_0 ,\idx_fu_84[8]_i_5_n_0 }));
  FDRE \idx_fu_84_reg[9] 
       (.C(axi_clk_m),
        .CE(p_6_in),
        .D(\idx_fu_84_reg[8]_i_1_n_6 ),
        .Q(idx_fu_84_reg[9]),
        .R(streamtoparallelwithburst_U0_out_memory_read));
  FDRE \in_s2m_len_read_reg_250_reg[0] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [0]),
        .Q(in_s2m_len_read_reg_250[0]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[10] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [10]),
        .Q(in_s2m_len_read_reg_250[10]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[11] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [11]),
        .Q(in_s2m_len_read_reg_250[11]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[12] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [12]),
        .Q(in_s2m_len_read_reg_250[12]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[13] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [13]),
        .Q(in_s2m_len_read_reg_250[13]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[14] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [14]),
        .Q(in_s2m_len_read_reg_250[14]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[15] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [15]),
        .Q(in_s2m_len_read_reg_250[15]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[16] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [16]),
        .Q(in_s2m_len_read_reg_250[16]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[17] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [17]),
        .Q(in_s2m_len_read_reg_250[17]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[18] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [18]),
        .Q(in_s2m_len_read_reg_250[18]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[19] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [19]),
        .Q(in_s2m_len_read_reg_250[19]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[1] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [1]),
        .Q(in_s2m_len_read_reg_250[1]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[20] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [20]),
        .Q(in_s2m_len_read_reg_250[20]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[21] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [21]),
        .Q(in_s2m_len_read_reg_250[21]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[22] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [22]),
        .Q(in_s2m_len_read_reg_250[22]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[23] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [23]),
        .Q(in_s2m_len_read_reg_250[23]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[24] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [24]),
        .Q(in_s2m_len_read_reg_250[24]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[25] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [25]),
        .Q(in_s2m_len_read_reg_250[25]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[26] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [26]),
        .Q(in_s2m_len_read_reg_250[26]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[27] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [27]),
        .Q(in_s2m_len_read_reg_250[27]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[28] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [28]),
        .Q(in_s2m_len_read_reg_250[28]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[29] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [29]),
        .Q(in_s2m_len_read_reg_250[29]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[2] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [2]),
        .Q(in_s2m_len_read_reg_250[2]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[30] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [30]),
        .Q(in_s2m_len_read_reg_250[30]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[31] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [31]),
        .Q(in_s2m_len_read_reg_250[31]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[3] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [3]),
        .Q(in_s2m_len_read_reg_250[3]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[4] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [4]),
        .Q(in_s2m_len_read_reg_250[4]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[5] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [5]),
        .Q(in_s2m_len_read_reg_250[5]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[6] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [6]),
        .Q(in_s2m_len_read_reg_250[6]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[7] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [7]),
        .Q(in_s2m_len_read_reg_250[7]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[8] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [8]),
        .Q(in_s2m_len_read_reg_250[8]),
        .R(1'b0));
  FDRE \in_s2m_len_read_reg_250_reg[9] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\in_s2m_len_read_reg_250_reg[31]_0 [9]),
        .Q(in_s2m_len_read_reg_250[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_buf_sts[0]_i_1 
       (.I0(empty_32_reg_126),
        .I1(Q[4]),
        .I2(\int_out_buf_sts_reg[0] ),
        .O(\empty_32_reg_126_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[3]_i_1__8 
       (.I0(mOutPtr110_out),
        .I1(\mOutPtr_reg[3] ),
        .O(E));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[3]_i_3 
       (.I0(Q[1]),
        .I1(count_empty_n),
        .I2(\mOutPtr_reg[3]_0 ),
        .O(mOutPtr110_out));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][0]_srl14_i_2 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][10]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][11]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][12]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][13]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][14]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][15]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][16]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][17]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][18]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][19]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][1]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][20]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][21]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][22]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][23]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][24]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][25]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][26]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][27]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][28]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][29]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][2]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][30]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][31]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][32]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][33]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][34]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][35]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][36]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][37]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[37]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][38]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][39]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][3]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][40]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[40]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][41]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[41]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][42]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[42]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][43]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[43]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][44]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[44]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][45]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[45]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][46]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[46]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][47]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[47]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][48]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[48]),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][49]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[49]),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][4]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][50]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[50]),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][51]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[51]),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][52]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[52]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][53]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[53]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][54]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[54]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][55]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[55]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][56]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[56]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][57]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[57]),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][58]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[58]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][59]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[59]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][5]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][60]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[60]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][61]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[61]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][64]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[0] ),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][65]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[1] ),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][66]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[2] ),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][67]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[3] ),
        .O(in[65]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][68]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[4] ),
        .O(in[66]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][69]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[5] ),
        .O(in[67]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][6]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][70]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[6] ),
        .O(in[68]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][71]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[7] ),
        .O(in[69]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][72]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[8] ),
        .O(in[70]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][73]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[9] ),
        .O(in[71]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][74]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[10] ),
        .O(in[72]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][75]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[11] ),
        .O(in[73]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][76]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[12] ),
        .O(in[74]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][77]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[13] ),
        .O(in[75]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][78]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[14] ),
        .O(in[76]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][79]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[15] ),
        .O(in[77]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][7]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][80]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[16] ),
        .O(in[78]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][81]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[17] ),
        .O(in[79]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][82]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[18] ),
        .O(in[80]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][83]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[19] ),
        .O(in[81]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][84]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[20] ),
        .O(in[82]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][85]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[21] ),
        .O(in[83]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][86]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[22] ),
        .O(in[84]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][87]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[23] ),
        .O(in[85]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][88]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[24] ),
        .O(in[86]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][89]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[25] ),
        .O(in[87]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][8]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][90]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[26] ),
        .O(in[88]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][91]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[27] ),
        .O(in[89]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][92]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[28] ),
        .O(in[90]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][93]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[29] ),
        .O(in[91]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][94]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[30] ),
        .O(in[92]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][95]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(\tmp_reg_267_reg_n_0_[31] ),
        .O(in[93]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[13][9]_srl14_i_1 
       (.I0(Q[2]),
        .I1(gmem0_AWREADY),
        .I2(trunc_ln_reg_279[9]),
        .O(in[9]));
  FDRE \out_memory_read_reg_245_reg[10] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [9]),
        .Q(out_memory_read_reg_245[10]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[11] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [10]),
        .Q(out_memory_read_reg_245[11]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[12] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [11]),
        .Q(out_memory_read_reg_245[12]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[13] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [12]),
        .Q(out_memory_read_reg_245[13]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[14] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [13]),
        .Q(out_memory_read_reg_245[14]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[15] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [14]),
        .Q(out_memory_read_reg_245[15]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[16] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [15]),
        .Q(out_memory_read_reg_245[16]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[17] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [16]),
        .Q(out_memory_read_reg_245[17]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[18] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [17]),
        .Q(out_memory_read_reg_245[18]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[19] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [18]),
        .Q(out_memory_read_reg_245[19]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[1] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [0]),
        .Q(out_memory_read_reg_245[1]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[20] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [19]),
        .Q(out_memory_read_reg_245[20]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[21] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [20]),
        .Q(out_memory_read_reg_245[21]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[22] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [21]),
        .Q(out_memory_read_reg_245[22]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[23] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [22]),
        .Q(out_memory_read_reg_245[23]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[24] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [23]),
        .Q(out_memory_read_reg_245[24]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[25] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [24]),
        .Q(out_memory_read_reg_245[25]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[26] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [25]),
        .Q(out_memory_read_reg_245[26]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[27] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [26]),
        .Q(out_memory_read_reg_245[27]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[28] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [27]),
        .Q(out_memory_read_reg_245[28]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[29] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [28]),
        .Q(out_memory_read_reg_245[29]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[2] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [1]),
        .Q(out_memory_read_reg_245[2]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[30] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [29]),
        .Q(out_memory_read_reg_245[30]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[31] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [30]),
        .Q(out_memory_read_reg_245[31]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[32] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [31]),
        .Q(out_memory_read_reg_245[32]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[33] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [32]),
        .Q(out_memory_read_reg_245[33]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[34] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [33]),
        .Q(out_memory_read_reg_245[34]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[35] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [34]),
        .Q(out_memory_read_reg_245[35]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[36] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [35]),
        .Q(out_memory_read_reg_245[36]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[37] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [36]),
        .Q(out_memory_read_reg_245[37]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[38] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [37]),
        .Q(out_memory_read_reg_245[38]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[39] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [38]),
        .Q(out_memory_read_reg_245[39]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[3] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [2]),
        .Q(out_memory_read_reg_245[3]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[40] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [39]),
        .Q(out_memory_read_reg_245[40]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[41] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [40]),
        .Q(out_memory_read_reg_245[41]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[42] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [41]),
        .Q(out_memory_read_reg_245[42]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[43] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [42]),
        .Q(out_memory_read_reg_245[43]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[44] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [43]),
        .Q(out_memory_read_reg_245[44]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[45] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [44]),
        .Q(out_memory_read_reg_245[45]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[46] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [45]),
        .Q(out_memory_read_reg_245[46]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[47] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [46]),
        .Q(out_memory_read_reg_245[47]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[48] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [47]),
        .Q(out_memory_read_reg_245[48]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[49] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [48]),
        .Q(out_memory_read_reg_245[49]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[4] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [3]),
        .Q(out_memory_read_reg_245[4]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[50] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [49]),
        .Q(out_memory_read_reg_245[50]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[51] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [50]),
        .Q(out_memory_read_reg_245[51]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[52] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [51]),
        .Q(out_memory_read_reg_245[52]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[53] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [52]),
        .Q(out_memory_read_reg_245[53]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[54] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [53]),
        .Q(out_memory_read_reg_245[54]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[55] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [54]),
        .Q(out_memory_read_reg_245[55]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[56] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [55]),
        .Q(out_memory_read_reg_245[56]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[57] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [56]),
        .Q(out_memory_read_reg_245[57]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[58] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [57]),
        .Q(out_memory_read_reg_245[58]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[59] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [58]),
        .Q(out_memory_read_reg_245[59]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[5] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [4]),
        .Q(out_memory_read_reg_245[5]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[60] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [59]),
        .Q(out_memory_read_reg_245[60]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[61] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [60]),
        .Q(out_memory_read_reg_245[61]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[62] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [61]),
        .Q(out_memory_read_reg_245[62]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[63] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [62]),
        .Q(out_memory_read_reg_245[63]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[6] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [5]),
        .Q(out_memory_read_reg_245[6]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[7] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [6]),
        .Q(out_memory_read_reg_245[7]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[8] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [7]),
        .Q(out_memory_read_reg_245[8]),
        .R(1'b0));
  FDRE \out_memory_read_reg_245_reg[9] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(\out_memory_read_reg_245_reg[63]_0 [8]),
        .Q(out_memory_read_reg_245[9]),
        .R(1'b0));
  FDRE \sts_clear_read_reg_255_reg[0] 
       (.C(axi_clk_m),
        .CE(Q[0]),
        .D(sts_clear_c_dout),
        .Q(sts_clear_read_reg_255),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[0] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [0]),
        .Q(\tmp_reg_267_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[10] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [10]),
        .Q(\tmp_reg_267_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[11] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [11]),
        .Q(\tmp_reg_267_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[12] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [12]),
        .Q(\tmp_reg_267_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[13] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [13]),
        .Q(\tmp_reg_267_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[14] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [14]),
        .Q(\tmp_reg_267_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[15] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [15]),
        .Q(\tmp_reg_267_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[16] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [16]),
        .Q(\tmp_reg_267_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[17] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [17]),
        .Q(\tmp_reg_267_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[18] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [18]),
        .Q(\tmp_reg_267_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[19] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [19]),
        .Q(\tmp_reg_267_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[1] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [1]),
        .Q(\tmp_reg_267_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[20] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [20]),
        .Q(\tmp_reg_267_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[21] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [21]),
        .Q(\tmp_reg_267_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[22] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [22]),
        .Q(\tmp_reg_267_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[23] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [23]),
        .Q(\tmp_reg_267_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[24] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [24]),
        .Q(\tmp_reg_267_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[25] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [25]),
        .Q(\tmp_reg_267_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[26] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [26]),
        .Q(\tmp_reg_267_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[27] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [27]),
        .Q(\tmp_reg_267_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[28] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [28]),
        .Q(\tmp_reg_267_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[29] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [29]),
        .Q(\tmp_reg_267_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[2] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [2]),
        .Q(\tmp_reg_267_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[30] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [30]),
        .Q(\tmp_reg_267_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[31] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [31]),
        .Q(\tmp_reg_267_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[3] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [3]),
        .Q(\tmp_reg_267_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[4] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [4]),
        .Q(\tmp_reg_267_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[5] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [5]),
        .Q(\tmp_reg_267_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[6] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [6]),
        .Q(\tmp_reg_267_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[7] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [7]),
        .Q(\tmp_reg_267_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[8] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [8]),
        .Q(\tmp_reg_267_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_reg_267_reg[9] 
       (.C(axi_clk_m),
        .CE(Q[1]),
        .D(\tmp_reg_267_reg[31]_0 [9]),
        .Q(\tmp_reg_267_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[0] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[0] ),
        .Q(trunc_ln15_reg_290[0]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[10] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[10] ),
        .Q(trunc_ln15_reg_290[10]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[11] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[11] ),
        .Q(trunc_ln15_reg_290[11]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[12] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[12] ),
        .Q(trunc_ln15_reg_290[12]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[13] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[13] ),
        .Q(trunc_ln15_reg_290[13]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[14] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[14] ),
        .Q(trunc_ln15_reg_290[14]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[15] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[15] ),
        .Q(trunc_ln15_reg_290[15]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[16] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[16] ),
        .Q(trunc_ln15_reg_290[16]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[17] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[17] ),
        .Q(trunc_ln15_reg_290[17]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[18] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[18] ),
        .Q(trunc_ln15_reg_290[18]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[19] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[19] ),
        .Q(trunc_ln15_reg_290[19]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[1] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[1] ),
        .Q(trunc_ln15_reg_290[1]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[20] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[20] ),
        .Q(trunc_ln15_reg_290[20]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[21] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[21] ),
        .Q(trunc_ln15_reg_290[21]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[22] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[22] ),
        .Q(trunc_ln15_reg_290[22]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[23] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[23] ),
        .Q(trunc_ln15_reg_290[23]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[24] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[24] ),
        .Q(trunc_ln15_reg_290[24]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[25] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[25] ),
        .Q(trunc_ln15_reg_290[25]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[26] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[26] ),
        .Q(trunc_ln15_reg_290[26]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[27] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[27] ),
        .Q(trunc_ln15_reg_290[27]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[28] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[28] ),
        .Q(trunc_ln15_reg_290[28]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[29] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[29] ),
        .Q(trunc_ln15_reg_290[29]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[2] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[2] ),
        .Q(trunc_ln15_reg_290[2]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[30] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[30] ),
        .Q(trunc_ln15_reg_290[30]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[3] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[3] ),
        .Q(trunc_ln15_reg_290[3]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[4] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[4] ),
        .Q(trunc_ln15_reg_290[4]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[5] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[5] ),
        .Q(trunc_ln15_reg_290[5]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[6] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[6] ),
        .Q(trunc_ln15_reg_290[6]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[7] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[7] ),
        .Q(trunc_ln15_reg_290[7]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[8] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[8] ),
        .Q(trunc_ln15_reg_290[8]),
        .R(1'b0));
  FDRE \trunc_ln15_reg_290_reg[9] 
       (.C(axi_clk_m),
        .CE(ap_CS_fsm_state5),
        .D(\tmp_reg_267_reg_n_0_[9] ),
        .Q(trunc_ln15_reg_290[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[10]_i_2 
       (.I0(out_memory_read_reg_245[12]),
        .I1(idx_fu_84_reg[10]),
        .O(\trunc_ln_reg_279[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[10]_i_3 
       (.I0(out_memory_read_reg_245[11]),
        .I1(idx_fu_84_reg[9]),
        .O(\trunc_ln_reg_279[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[10]_i_4 
       (.I0(out_memory_read_reg_245[10]),
        .I1(idx_fu_84_reg[8]),
        .O(\trunc_ln_reg_279[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[10]_i_5 
       (.I0(out_memory_read_reg_245[9]),
        .I1(idx_fu_84_reg[7]),
        .O(\trunc_ln_reg_279[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[14]_i_2 
       (.I0(out_memory_read_reg_245[16]),
        .I1(idx_fu_84_reg[14]),
        .O(\trunc_ln_reg_279[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[14]_i_3 
       (.I0(out_memory_read_reg_245[15]),
        .I1(idx_fu_84_reg[13]),
        .O(\trunc_ln_reg_279[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[14]_i_4 
       (.I0(out_memory_read_reg_245[14]),
        .I1(idx_fu_84_reg[12]),
        .O(\trunc_ln_reg_279[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[14]_i_5 
       (.I0(out_memory_read_reg_245[13]),
        .I1(idx_fu_84_reg[11]),
        .O(\trunc_ln_reg_279[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[18]_i_2 
       (.I0(out_memory_read_reg_245[20]),
        .I1(idx_fu_84_reg[18]),
        .O(\trunc_ln_reg_279[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[18]_i_3 
       (.I0(out_memory_read_reg_245[19]),
        .I1(idx_fu_84_reg[17]),
        .O(\trunc_ln_reg_279[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[18]_i_4 
       (.I0(out_memory_read_reg_245[18]),
        .I1(idx_fu_84_reg[16]),
        .O(\trunc_ln_reg_279[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[18]_i_5 
       (.I0(out_memory_read_reg_245[17]),
        .I1(idx_fu_84_reg[15]),
        .O(\trunc_ln_reg_279[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[22]_i_2 
       (.I0(out_memory_read_reg_245[24]),
        .I1(idx_fu_84_reg[22]),
        .O(\trunc_ln_reg_279[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[22]_i_3 
       (.I0(out_memory_read_reg_245[23]),
        .I1(idx_fu_84_reg[21]),
        .O(\trunc_ln_reg_279[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[22]_i_4 
       (.I0(out_memory_read_reg_245[22]),
        .I1(idx_fu_84_reg[20]),
        .O(\trunc_ln_reg_279[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[22]_i_5 
       (.I0(out_memory_read_reg_245[21]),
        .I1(idx_fu_84_reg[19]),
        .O(\trunc_ln_reg_279[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[26]_i_2 
       (.I0(out_memory_read_reg_245[28]),
        .I1(idx_fu_84_reg[26]),
        .O(\trunc_ln_reg_279[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[26]_i_3 
       (.I0(out_memory_read_reg_245[27]),
        .I1(idx_fu_84_reg[25]),
        .O(\trunc_ln_reg_279[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[26]_i_4 
       (.I0(out_memory_read_reg_245[26]),
        .I1(idx_fu_84_reg[24]),
        .O(\trunc_ln_reg_279[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[26]_i_5 
       (.I0(out_memory_read_reg_245[25]),
        .I1(idx_fu_84_reg[23]),
        .O(\trunc_ln_reg_279[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[2]_i_2 
       (.I0(out_memory_read_reg_245[4]),
        .I1(idx_fu_84_reg[2]),
        .O(\trunc_ln_reg_279[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[2]_i_3 
       (.I0(out_memory_read_reg_245[3]),
        .I1(idx_fu_84_reg[1]),
        .O(\trunc_ln_reg_279[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[2]_i_4 
       (.I0(out_memory_read_reg_245[2]),
        .I1(idx_fu_84_reg[0]),
        .O(\trunc_ln_reg_279[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[30]_i_2 
       (.I0(out_memory_read_reg_245[32]),
        .I1(idx_fu_84_reg[30]),
        .O(\trunc_ln_reg_279[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[30]_i_3 
       (.I0(out_memory_read_reg_245[31]),
        .I1(idx_fu_84_reg[29]),
        .O(\trunc_ln_reg_279[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[30]_i_4 
       (.I0(out_memory_read_reg_245[30]),
        .I1(idx_fu_84_reg[28]),
        .O(\trunc_ln_reg_279[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[30]_i_5 
       (.I0(out_memory_read_reg_245[29]),
        .I1(idx_fu_84_reg[27]),
        .O(\trunc_ln_reg_279[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[34]_i_2 
       (.I0(out_memory_read_reg_245[36]),
        .I1(idx_fu_84_reg[34]),
        .O(\trunc_ln_reg_279[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[34]_i_3 
       (.I0(out_memory_read_reg_245[35]),
        .I1(idx_fu_84_reg[33]),
        .O(\trunc_ln_reg_279[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[34]_i_4 
       (.I0(out_memory_read_reg_245[34]),
        .I1(idx_fu_84_reg[32]),
        .O(\trunc_ln_reg_279[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[34]_i_5 
       (.I0(out_memory_read_reg_245[33]),
        .I1(idx_fu_84_reg[31]),
        .O(\trunc_ln_reg_279[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[38]_i_2 
       (.I0(out_memory_read_reg_245[40]),
        .I1(idx_fu_84_reg[38]),
        .O(\trunc_ln_reg_279[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[38]_i_3 
       (.I0(out_memory_read_reg_245[39]),
        .I1(idx_fu_84_reg[37]),
        .O(\trunc_ln_reg_279[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[38]_i_4 
       (.I0(out_memory_read_reg_245[38]),
        .I1(idx_fu_84_reg[36]),
        .O(\trunc_ln_reg_279[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[38]_i_5 
       (.I0(out_memory_read_reg_245[37]),
        .I1(idx_fu_84_reg[35]),
        .O(\trunc_ln_reg_279[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[42]_i_2 
       (.I0(out_memory_read_reg_245[44]),
        .I1(idx_fu_84_reg[42]),
        .O(\trunc_ln_reg_279[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[42]_i_3 
       (.I0(out_memory_read_reg_245[43]),
        .I1(idx_fu_84_reg[41]),
        .O(\trunc_ln_reg_279[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[42]_i_4 
       (.I0(out_memory_read_reg_245[42]),
        .I1(idx_fu_84_reg[40]),
        .O(\trunc_ln_reg_279[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[42]_i_5 
       (.I0(out_memory_read_reg_245[41]),
        .I1(idx_fu_84_reg[39]),
        .O(\trunc_ln_reg_279[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[46]_i_2 
       (.I0(out_memory_read_reg_245[48]),
        .I1(idx_fu_84_reg[46]),
        .O(\trunc_ln_reg_279[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[46]_i_3 
       (.I0(out_memory_read_reg_245[47]),
        .I1(idx_fu_84_reg[45]),
        .O(\trunc_ln_reg_279[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[46]_i_4 
       (.I0(out_memory_read_reg_245[46]),
        .I1(idx_fu_84_reg[44]),
        .O(\trunc_ln_reg_279[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[46]_i_5 
       (.I0(out_memory_read_reg_245[45]),
        .I1(idx_fu_84_reg[43]),
        .O(\trunc_ln_reg_279[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[50]_i_2 
       (.I0(out_memory_read_reg_245[52]),
        .I1(idx_fu_84_reg[50]),
        .O(\trunc_ln_reg_279[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[50]_i_3 
       (.I0(out_memory_read_reg_245[51]),
        .I1(idx_fu_84_reg[49]),
        .O(\trunc_ln_reg_279[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[50]_i_4 
       (.I0(out_memory_read_reg_245[50]),
        .I1(idx_fu_84_reg[48]),
        .O(\trunc_ln_reg_279[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[50]_i_5 
       (.I0(out_memory_read_reg_245[49]),
        .I1(idx_fu_84_reg[47]),
        .O(\trunc_ln_reg_279[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[54]_i_2 
       (.I0(out_memory_read_reg_245[56]),
        .I1(idx_fu_84_reg[54]),
        .O(\trunc_ln_reg_279[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[54]_i_3 
       (.I0(out_memory_read_reg_245[55]),
        .I1(idx_fu_84_reg[53]),
        .O(\trunc_ln_reg_279[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[54]_i_4 
       (.I0(out_memory_read_reg_245[54]),
        .I1(idx_fu_84_reg[52]),
        .O(\trunc_ln_reg_279[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[54]_i_5 
       (.I0(out_memory_read_reg_245[53]),
        .I1(idx_fu_84_reg[51]),
        .O(\trunc_ln_reg_279[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[58]_i_2 
       (.I0(out_memory_read_reg_245[60]),
        .I1(idx_fu_84_reg[58]),
        .O(\trunc_ln_reg_279[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[58]_i_3 
       (.I0(out_memory_read_reg_245[59]),
        .I1(idx_fu_84_reg[57]),
        .O(\trunc_ln_reg_279[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[58]_i_4 
       (.I0(out_memory_read_reg_245[58]),
        .I1(idx_fu_84_reg[56]),
        .O(\trunc_ln_reg_279[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[58]_i_5 
       (.I0(out_memory_read_reg_245[57]),
        .I1(idx_fu_84_reg[55]),
        .O(\trunc_ln_reg_279[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln_reg_279[61]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(trunc_ln_reg_2790));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[61]_i_3 
       (.I0(out_memory_read_reg_245[63]),
        .I1(idx_fu_84_reg[61]),
        .O(\trunc_ln_reg_279[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[61]_i_4 
       (.I0(out_memory_read_reg_245[62]),
        .I1(idx_fu_84_reg[60]),
        .O(\trunc_ln_reg_279[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[61]_i_5 
       (.I0(out_memory_read_reg_245[61]),
        .I1(idx_fu_84_reg[59]),
        .O(\trunc_ln_reg_279[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[6]_i_2 
       (.I0(out_memory_read_reg_245[8]),
        .I1(idx_fu_84_reg[6]),
        .O(\trunc_ln_reg_279[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[6]_i_3 
       (.I0(out_memory_read_reg_245[7]),
        .I1(idx_fu_84_reg[5]),
        .O(\trunc_ln_reg_279[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[6]_i_4 
       (.I0(out_memory_read_reg_245[6]),
        .I1(idx_fu_84_reg[4]),
        .O(\trunc_ln_reg_279[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln_reg_279[6]_i_5 
       (.I0(out_memory_read_reg_245[5]),
        .I1(idx_fu_84_reg[3]),
        .O(\trunc_ln_reg_279[6]_i_5_n_0 ));
  FDRE \trunc_ln_reg_279_reg[0] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[0]),
        .Q(trunc_ln_reg_279[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[10] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[10]),
        .Q(trunc_ln_reg_279[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[10]_i_1 
       (.CI(\trunc_ln_reg_279_reg[6]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[10]_i_1_n_0 ,\trunc_ln_reg_279_reg[10]_i_1_n_1 ,\trunc_ln_reg_279_reg[10]_i_1_n_2 ,\trunc_ln_reg_279_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[12:9]),
        .O(p_0_in__0[10:7]),
        .S({\trunc_ln_reg_279[10]_i_2_n_0 ,\trunc_ln_reg_279[10]_i_3_n_0 ,\trunc_ln_reg_279[10]_i_4_n_0 ,\trunc_ln_reg_279[10]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[11] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[11]),
        .Q(trunc_ln_reg_279[11]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[12] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[12]),
        .Q(trunc_ln_reg_279[12]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[13] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[13]),
        .Q(trunc_ln_reg_279[13]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[14] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[14]),
        .Q(trunc_ln_reg_279[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[14]_i_1 
       (.CI(\trunc_ln_reg_279_reg[10]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[14]_i_1_n_0 ,\trunc_ln_reg_279_reg[14]_i_1_n_1 ,\trunc_ln_reg_279_reg[14]_i_1_n_2 ,\trunc_ln_reg_279_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[16:13]),
        .O(p_0_in__0[14:11]),
        .S({\trunc_ln_reg_279[14]_i_2_n_0 ,\trunc_ln_reg_279[14]_i_3_n_0 ,\trunc_ln_reg_279[14]_i_4_n_0 ,\trunc_ln_reg_279[14]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[15] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[15]),
        .Q(trunc_ln_reg_279[15]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[16] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[16]),
        .Q(trunc_ln_reg_279[16]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[17] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[17]),
        .Q(trunc_ln_reg_279[17]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[18] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[18]),
        .Q(trunc_ln_reg_279[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[18]_i_1 
       (.CI(\trunc_ln_reg_279_reg[14]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[18]_i_1_n_0 ,\trunc_ln_reg_279_reg[18]_i_1_n_1 ,\trunc_ln_reg_279_reg[18]_i_1_n_2 ,\trunc_ln_reg_279_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[20:17]),
        .O(p_0_in__0[18:15]),
        .S({\trunc_ln_reg_279[18]_i_2_n_0 ,\trunc_ln_reg_279[18]_i_3_n_0 ,\trunc_ln_reg_279[18]_i_4_n_0 ,\trunc_ln_reg_279[18]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[19] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[19]),
        .Q(trunc_ln_reg_279[19]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[1] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[1]),
        .Q(trunc_ln_reg_279[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[20] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[20]),
        .Q(trunc_ln_reg_279[20]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[21] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[21]),
        .Q(trunc_ln_reg_279[21]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[22] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[22]),
        .Q(trunc_ln_reg_279[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[22]_i_1 
       (.CI(\trunc_ln_reg_279_reg[18]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[22]_i_1_n_0 ,\trunc_ln_reg_279_reg[22]_i_1_n_1 ,\trunc_ln_reg_279_reg[22]_i_1_n_2 ,\trunc_ln_reg_279_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[24:21]),
        .O(p_0_in__0[22:19]),
        .S({\trunc_ln_reg_279[22]_i_2_n_0 ,\trunc_ln_reg_279[22]_i_3_n_0 ,\trunc_ln_reg_279[22]_i_4_n_0 ,\trunc_ln_reg_279[22]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[23] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[23]),
        .Q(trunc_ln_reg_279[23]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[24] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[24]),
        .Q(trunc_ln_reg_279[24]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[25] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[25]),
        .Q(trunc_ln_reg_279[25]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[26] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[26]),
        .Q(trunc_ln_reg_279[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[26]_i_1 
       (.CI(\trunc_ln_reg_279_reg[22]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[26]_i_1_n_0 ,\trunc_ln_reg_279_reg[26]_i_1_n_1 ,\trunc_ln_reg_279_reg[26]_i_1_n_2 ,\trunc_ln_reg_279_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[28:25]),
        .O(p_0_in__0[26:23]),
        .S({\trunc_ln_reg_279[26]_i_2_n_0 ,\trunc_ln_reg_279[26]_i_3_n_0 ,\trunc_ln_reg_279[26]_i_4_n_0 ,\trunc_ln_reg_279[26]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[27] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[27]),
        .Q(trunc_ln_reg_279[27]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[28] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[28]),
        .Q(trunc_ln_reg_279[28]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[29] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[29]),
        .Q(trunc_ln_reg_279[29]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[2] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[2]),
        .Q(trunc_ln_reg_279[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln_reg_279_reg[2]_i_1_n_0 ,\trunc_ln_reg_279_reg[2]_i_1_n_1 ,\trunc_ln_reg_279_reg[2]_i_1_n_2 ,\trunc_ln_reg_279_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({out_memory_read_reg_245[4:2],1'b0}),
        .O({p_0_in__0[2:0],\NLW_trunc_ln_reg_279_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\trunc_ln_reg_279[2]_i_2_n_0 ,\trunc_ln_reg_279[2]_i_3_n_0 ,\trunc_ln_reg_279[2]_i_4_n_0 ,out_memory_read_reg_245[1]}));
  FDRE \trunc_ln_reg_279_reg[30] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[30]),
        .Q(trunc_ln_reg_279[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[30]_i_1 
       (.CI(\trunc_ln_reg_279_reg[26]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[30]_i_1_n_0 ,\trunc_ln_reg_279_reg[30]_i_1_n_1 ,\trunc_ln_reg_279_reg[30]_i_1_n_2 ,\trunc_ln_reg_279_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[32:29]),
        .O(p_0_in__0[30:27]),
        .S({\trunc_ln_reg_279[30]_i_2_n_0 ,\trunc_ln_reg_279[30]_i_3_n_0 ,\trunc_ln_reg_279[30]_i_4_n_0 ,\trunc_ln_reg_279[30]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[31] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[31]),
        .Q(trunc_ln_reg_279[31]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[32] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[32]),
        .Q(trunc_ln_reg_279[32]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[33] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[33]),
        .Q(trunc_ln_reg_279[33]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[34] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[34]),
        .Q(trunc_ln_reg_279[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[34]_i_1 
       (.CI(\trunc_ln_reg_279_reg[30]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[34]_i_1_n_0 ,\trunc_ln_reg_279_reg[34]_i_1_n_1 ,\trunc_ln_reg_279_reg[34]_i_1_n_2 ,\trunc_ln_reg_279_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[36:33]),
        .O(p_0_in__0[34:31]),
        .S({\trunc_ln_reg_279[34]_i_2_n_0 ,\trunc_ln_reg_279[34]_i_3_n_0 ,\trunc_ln_reg_279[34]_i_4_n_0 ,\trunc_ln_reg_279[34]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[35] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[35]),
        .Q(trunc_ln_reg_279[35]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[36] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[36]),
        .Q(trunc_ln_reg_279[36]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[37] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[37]),
        .Q(trunc_ln_reg_279[37]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[38] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[38]),
        .Q(trunc_ln_reg_279[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[38]_i_1 
       (.CI(\trunc_ln_reg_279_reg[34]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[38]_i_1_n_0 ,\trunc_ln_reg_279_reg[38]_i_1_n_1 ,\trunc_ln_reg_279_reg[38]_i_1_n_2 ,\trunc_ln_reg_279_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[40:37]),
        .O(p_0_in__0[38:35]),
        .S({\trunc_ln_reg_279[38]_i_2_n_0 ,\trunc_ln_reg_279[38]_i_3_n_0 ,\trunc_ln_reg_279[38]_i_4_n_0 ,\trunc_ln_reg_279[38]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[39] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[39]),
        .Q(trunc_ln_reg_279[39]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[3] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[3]),
        .Q(trunc_ln_reg_279[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[40] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[40]),
        .Q(trunc_ln_reg_279[40]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[41] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[41]),
        .Q(trunc_ln_reg_279[41]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[42] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[42]),
        .Q(trunc_ln_reg_279[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[42]_i_1 
       (.CI(\trunc_ln_reg_279_reg[38]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[42]_i_1_n_0 ,\trunc_ln_reg_279_reg[42]_i_1_n_1 ,\trunc_ln_reg_279_reg[42]_i_1_n_2 ,\trunc_ln_reg_279_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[44:41]),
        .O(p_0_in__0[42:39]),
        .S({\trunc_ln_reg_279[42]_i_2_n_0 ,\trunc_ln_reg_279[42]_i_3_n_0 ,\trunc_ln_reg_279[42]_i_4_n_0 ,\trunc_ln_reg_279[42]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[43] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[43]),
        .Q(trunc_ln_reg_279[43]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[44] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[44]),
        .Q(trunc_ln_reg_279[44]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[45] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[45]),
        .Q(trunc_ln_reg_279[45]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[46] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[46]),
        .Q(trunc_ln_reg_279[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[46]_i_1 
       (.CI(\trunc_ln_reg_279_reg[42]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[46]_i_1_n_0 ,\trunc_ln_reg_279_reg[46]_i_1_n_1 ,\trunc_ln_reg_279_reg[46]_i_1_n_2 ,\trunc_ln_reg_279_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[48:45]),
        .O(p_0_in__0[46:43]),
        .S({\trunc_ln_reg_279[46]_i_2_n_0 ,\trunc_ln_reg_279[46]_i_3_n_0 ,\trunc_ln_reg_279[46]_i_4_n_0 ,\trunc_ln_reg_279[46]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[47] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[47]),
        .Q(trunc_ln_reg_279[47]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[48] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[48]),
        .Q(trunc_ln_reg_279[48]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[49] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[49]),
        .Q(trunc_ln_reg_279[49]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[4] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[4]),
        .Q(trunc_ln_reg_279[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[50] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[50]),
        .Q(trunc_ln_reg_279[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[50]_i_1 
       (.CI(\trunc_ln_reg_279_reg[46]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[50]_i_1_n_0 ,\trunc_ln_reg_279_reg[50]_i_1_n_1 ,\trunc_ln_reg_279_reg[50]_i_1_n_2 ,\trunc_ln_reg_279_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[52:49]),
        .O(p_0_in__0[50:47]),
        .S({\trunc_ln_reg_279[50]_i_2_n_0 ,\trunc_ln_reg_279[50]_i_3_n_0 ,\trunc_ln_reg_279[50]_i_4_n_0 ,\trunc_ln_reg_279[50]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[51] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[51]),
        .Q(trunc_ln_reg_279[51]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[52] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[52]),
        .Q(trunc_ln_reg_279[52]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[53] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[53]),
        .Q(trunc_ln_reg_279[53]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[54] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[54]),
        .Q(trunc_ln_reg_279[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[54]_i_1 
       (.CI(\trunc_ln_reg_279_reg[50]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[54]_i_1_n_0 ,\trunc_ln_reg_279_reg[54]_i_1_n_1 ,\trunc_ln_reg_279_reg[54]_i_1_n_2 ,\trunc_ln_reg_279_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[56:53]),
        .O(p_0_in__0[54:51]),
        .S({\trunc_ln_reg_279[54]_i_2_n_0 ,\trunc_ln_reg_279[54]_i_3_n_0 ,\trunc_ln_reg_279[54]_i_4_n_0 ,\trunc_ln_reg_279[54]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[55] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[55]),
        .Q(trunc_ln_reg_279[55]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[56] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[56]),
        .Q(trunc_ln_reg_279[56]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[57] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[57]),
        .Q(trunc_ln_reg_279[57]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[58] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[58]),
        .Q(trunc_ln_reg_279[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[58]_i_1 
       (.CI(\trunc_ln_reg_279_reg[54]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[58]_i_1_n_0 ,\trunc_ln_reg_279_reg[58]_i_1_n_1 ,\trunc_ln_reg_279_reg[58]_i_1_n_2 ,\trunc_ln_reg_279_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[60:57]),
        .O(p_0_in__0[58:55]),
        .S({\trunc_ln_reg_279[58]_i_2_n_0 ,\trunc_ln_reg_279[58]_i_3_n_0 ,\trunc_ln_reg_279[58]_i_4_n_0 ,\trunc_ln_reg_279[58]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[59] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[59]),
        .Q(trunc_ln_reg_279[59]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[5] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[5]),
        .Q(trunc_ln_reg_279[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[60] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[60]),
        .Q(trunc_ln_reg_279[60]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[61] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[61]),
        .Q(trunc_ln_reg_279[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[61]_i_2 
       (.CI(\trunc_ln_reg_279_reg[58]_i_1_n_0 ),
        .CO({\NLW_trunc_ln_reg_279_reg[61]_i_2_CO_UNCONNECTED [3:2],\trunc_ln_reg_279_reg[61]_i_2_n_2 ,\trunc_ln_reg_279_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out_memory_read_reg_245[62:61]}),
        .O({\NLW_trunc_ln_reg_279_reg[61]_i_2_O_UNCONNECTED [3],p_0_in__0[61:59]}),
        .S({1'b0,\trunc_ln_reg_279[61]_i_3_n_0 ,\trunc_ln_reg_279[61]_i_4_n_0 ,\trunc_ln_reg_279[61]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[6] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[6]),
        .Q(trunc_ln_reg_279[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln_reg_279_reg[6]_i_1 
       (.CI(\trunc_ln_reg_279_reg[2]_i_1_n_0 ),
        .CO({\trunc_ln_reg_279_reg[6]_i_1_n_0 ,\trunc_ln_reg_279_reg[6]_i_1_n_1 ,\trunc_ln_reg_279_reg[6]_i_1_n_2 ,\trunc_ln_reg_279_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out_memory_read_reg_245[8:5]),
        .O(p_0_in__0[6:3]),
        .S({\trunc_ln_reg_279[6]_i_2_n_0 ,\trunc_ln_reg_279[6]_i_3_n_0 ,\trunc_ln_reg_279[6]_i_4_n_0 ,\trunc_ln_reg_279[6]_i_5_n_0 }));
  FDRE \trunc_ln_reg_279_reg[7] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[7]),
        .Q(trunc_ln_reg_279[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[8] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[8]),
        .Q(trunc_ln_reg_279[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_279_reg[9] 
       (.C(axi_clk_m),
        .CE(trunc_ln_reg_2790),
        .D(p_0_in__0[9]),
        .Q(trunc_ln_reg_279[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2" *) 
module design_1_ps_axil_0_0_ladmatr_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2
   (axi_reset_m_n_0,
    dout_vld_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    dout_vld_reg_0,
    mOutPtr18_out,
    WEBWE,
    full_n_reg,
    full_n_reg_0,
    D,
    \ap_CS_fsm_reg[4] ,
    SS,
    axi_clk_m,
    Q,
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg,
    axi_reset_m_n,
    gmem0_WREADY,
    buf_empty_n,
    \ap_CS_fsm_reg[6] ,
    empty_n,
    pop);
  output axi_reset_m_n_0;
  output dout_vld_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output dout_vld_reg_0;
  output mOutPtr18_out;
  output [0:0]WEBWE;
  output full_n_reg;
  output [0:0]full_n_reg_0;
  output [1:0]D;
  output \ap_CS_fsm_reg[4] ;
  input [0:0]SS;
  input axi_clk_m;
  input [30:0]Q;
  input grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg;
  input axi_reset_m_n;
  input gmem0_WREADY;
  input buf_empty_n;
  input [1:0]\ap_CS_fsm_reg[6] ;
  input empty_n;
  input pop;

  wire [1:0]D;
  wire [30:0]Q;
  wire [0:0]SS;
  wire [0:0]WEBWE;
  wire [30:0]add_ln15_fu_110_p2;
  wire add_ln15_fu_110_p2_carry__0_n_0;
  wire add_ln15_fu_110_p2_carry__0_n_1;
  wire add_ln15_fu_110_p2_carry__0_n_2;
  wire add_ln15_fu_110_p2_carry__0_n_3;
  wire add_ln15_fu_110_p2_carry__1_n_0;
  wire add_ln15_fu_110_p2_carry__1_n_1;
  wire add_ln15_fu_110_p2_carry__1_n_2;
  wire add_ln15_fu_110_p2_carry__1_n_3;
  wire add_ln15_fu_110_p2_carry__2_n_0;
  wire add_ln15_fu_110_p2_carry__2_n_1;
  wire add_ln15_fu_110_p2_carry__2_n_2;
  wire add_ln15_fu_110_p2_carry__2_n_3;
  wire add_ln15_fu_110_p2_carry__3_n_0;
  wire add_ln15_fu_110_p2_carry__3_n_1;
  wire add_ln15_fu_110_p2_carry__3_n_2;
  wire add_ln15_fu_110_p2_carry__3_n_3;
  wire add_ln15_fu_110_p2_carry__4_n_0;
  wire add_ln15_fu_110_p2_carry__4_n_1;
  wire add_ln15_fu_110_p2_carry__4_n_2;
  wire add_ln15_fu_110_p2_carry__4_n_3;
  wire add_ln15_fu_110_p2_carry__5_n_0;
  wire add_ln15_fu_110_p2_carry__5_n_1;
  wire add_ln15_fu_110_p2_carry__5_n_2;
  wire add_ln15_fu_110_p2_carry__5_n_3;
  wire add_ln15_fu_110_p2_carry__6_n_3;
  wire add_ln15_fu_110_p2_carry_n_0;
  wire add_ln15_fu_110_p2_carry_n_1;
  wire add_ln15_fu_110_p2_carry_n_2;
  wire add_ln15_fu_110_p2_carry_n_3;
  wire \ap_CS_fsm_reg[4] ;
  wire [1:0]\ap_CS_fsm_reg[6] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1__0_n_0;
  wire [30:0]ap_sig_allocacmp_i_1;
  wire axi_clk_m;
  wire axi_reset_m_n;
  wire axi_reset_m_n_0;
  wire buf_empty_n;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire empty_n;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_1;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire full_n_reg;
  wire [0:0]full_n_reg_0;
  wire gmem0_WREADY;
  wire grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg;
  wire \i_fu_62[30]_i_2_n_0 ;
  wire \i_fu_62_reg_n_0_[0] ;
  wire \i_fu_62_reg_n_0_[10] ;
  wire \i_fu_62_reg_n_0_[11] ;
  wire \i_fu_62_reg_n_0_[12] ;
  wire \i_fu_62_reg_n_0_[13] ;
  wire \i_fu_62_reg_n_0_[14] ;
  wire \i_fu_62_reg_n_0_[15] ;
  wire \i_fu_62_reg_n_0_[16] ;
  wire \i_fu_62_reg_n_0_[17] ;
  wire \i_fu_62_reg_n_0_[18] ;
  wire \i_fu_62_reg_n_0_[19] ;
  wire \i_fu_62_reg_n_0_[1] ;
  wire \i_fu_62_reg_n_0_[20] ;
  wire \i_fu_62_reg_n_0_[21] ;
  wire \i_fu_62_reg_n_0_[22] ;
  wire \i_fu_62_reg_n_0_[23] ;
  wire \i_fu_62_reg_n_0_[24] ;
  wire \i_fu_62_reg_n_0_[25] ;
  wire \i_fu_62_reg_n_0_[26] ;
  wire \i_fu_62_reg_n_0_[27] ;
  wire \i_fu_62_reg_n_0_[28] ;
  wire \i_fu_62_reg_n_0_[29] ;
  wire \i_fu_62_reg_n_0_[2] ;
  wire \i_fu_62_reg_n_0_[30] ;
  wire \i_fu_62_reg_n_0_[3] ;
  wire \i_fu_62_reg_n_0_[4] ;
  wire \i_fu_62_reg_n_0_[5] ;
  wire \i_fu_62_reg_n_0_[6] ;
  wire \i_fu_62_reg_n_0_[7] ;
  wire \i_fu_62_reg_n_0_[8] ;
  wire \i_fu_62_reg_n_0_[9] ;
  wire icmp_ln15_fu_104_p2;
  wire icmp_ln15_fu_104_p2_carry__0_n_0;
  wire icmp_ln15_fu_104_p2_carry__0_n_1;
  wire icmp_ln15_fu_104_p2_carry__0_n_2;
  wire icmp_ln15_fu_104_p2_carry__0_n_3;
  wire icmp_ln15_fu_104_p2_carry__1_n_2;
  wire icmp_ln15_fu_104_p2_carry__1_n_3;
  wire icmp_ln15_fu_104_p2_carry_n_0;
  wire icmp_ln15_fu_104_p2_carry_n_1;
  wire icmp_ln15_fu_104_p2_carry_n_2;
  wire icmp_ln15_fu_104_p2_carry_n_3;
  wire \icmp_ln15_reg_142[0]_i_1_n_0 ;
  wire \icmp_ln15_reg_142_reg_n_0_[0] ;
  wire mOutPtr18_out;
  wire pop;
  wire [3:1]NLW_add_ln15_fu_110_p2_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_add_ln15_fu_110_p2_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln15_fu_104_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln15_fu_104_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln15_fu_104_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln15_fu_104_p2_carry__1_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln15_fu_110_p2_carry
       (.CI(1'b0),
        .CO({add_ln15_fu_110_p2_carry_n_0,add_ln15_fu_110_p2_carry_n_1,add_ln15_fu_110_p2_carry_n_2,add_ln15_fu_110_p2_carry_n_3}),
        .CYINIT(ap_sig_allocacmp_i_1[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln15_fu_110_p2[4:1]),
        .S(ap_sig_allocacmp_i_1[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln15_fu_110_p2_carry__0
       (.CI(add_ln15_fu_110_p2_carry_n_0),
        .CO({add_ln15_fu_110_p2_carry__0_n_0,add_ln15_fu_110_p2_carry__0_n_1,add_ln15_fu_110_p2_carry__0_n_2,add_ln15_fu_110_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln15_fu_110_p2[8:5]),
        .S(ap_sig_allocacmp_i_1[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln15_fu_110_p2_carry__1
       (.CI(add_ln15_fu_110_p2_carry__0_n_0),
        .CO({add_ln15_fu_110_p2_carry__1_n_0,add_ln15_fu_110_p2_carry__1_n_1,add_ln15_fu_110_p2_carry__1_n_2,add_ln15_fu_110_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln15_fu_110_p2[12:9]),
        .S(ap_sig_allocacmp_i_1[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln15_fu_110_p2_carry__2
       (.CI(add_ln15_fu_110_p2_carry__1_n_0),
        .CO({add_ln15_fu_110_p2_carry__2_n_0,add_ln15_fu_110_p2_carry__2_n_1,add_ln15_fu_110_p2_carry__2_n_2,add_ln15_fu_110_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln15_fu_110_p2[16:13]),
        .S(ap_sig_allocacmp_i_1[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln15_fu_110_p2_carry__3
       (.CI(add_ln15_fu_110_p2_carry__2_n_0),
        .CO({add_ln15_fu_110_p2_carry__3_n_0,add_ln15_fu_110_p2_carry__3_n_1,add_ln15_fu_110_p2_carry__3_n_2,add_ln15_fu_110_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln15_fu_110_p2[20:17]),
        .S(ap_sig_allocacmp_i_1[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln15_fu_110_p2_carry__4
       (.CI(add_ln15_fu_110_p2_carry__3_n_0),
        .CO({add_ln15_fu_110_p2_carry__4_n_0,add_ln15_fu_110_p2_carry__4_n_1,add_ln15_fu_110_p2_carry__4_n_2,add_ln15_fu_110_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln15_fu_110_p2[24:21]),
        .S(ap_sig_allocacmp_i_1[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln15_fu_110_p2_carry__5
       (.CI(add_ln15_fu_110_p2_carry__4_n_0),
        .CO({add_ln15_fu_110_p2_carry__5_n_0,add_ln15_fu_110_p2_carry__5_n_1,add_ln15_fu_110_p2_carry__5_n_2,add_ln15_fu_110_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln15_fu_110_p2[28:25]),
        .S(ap_sig_allocacmp_i_1[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 add_ln15_fu_110_p2_carry__6
       (.CI(add_ln15_fu_110_p2_carry__5_n_0),
        .CO({NLW_add_ln15_fu_110_p2_carry__6_CO_UNCONNECTED[3:1],add_ln15_fu_110_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln15_fu_110_p2_carry__6_O_UNCONNECTED[3:2],add_ln15_fu_110_p2[30:29]}),
        .S({1'b0,1'b0,ap_sig_allocacmp_i_1[30:29]}));
  LUT6 #(
    .INIT(64'hAEAEA2A2AEFFA2A2)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(gmem0_WREADY),
        .I3(buf_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln15_reg_142_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT6 #(
    .INIT(64'h08080808AA880808)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(axi_reset_m_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(gmem0_WREADY),
        .I3(buf_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln15_reg_142_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I1(icmp_ln15_fu_104_p2),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1__0_n_0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1__0_n_0),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEECEEEEEEEEEE)) 
    dout_vld_i_1__7
       (.I0(buf_empty_n),
        .I1(empty_n),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_142_reg_n_0_[0] ),
        .I5(\ap_CS_fsm_reg[6] [1]),
        .O(dout_vld_reg_0));
  design_1_ps_axil_0_0_ladmatr_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln15_fu_104_p2),
        .D(D),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_0,flow_control_loop_pipe_sequential_init_U_n_1,flow_control_loop_pipe_sequential_init_U_n_2}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_3),
        .SS(SS),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_done_cache_reg_0(\icmp_ln15_reg_142_reg_n_0_[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(add_ln15_fu_110_p2[0]),
        .ap_sig_allocacmp_i_1(ap_sig_allocacmp_i_1),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .buf_empty_n(buf_empty_n),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .\i_fu_62_reg[21] ({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .\i_fu_62_reg[30] ({\i_fu_62_reg_n_0_[30] ,\i_fu_62_reg_n_0_[29] ,\i_fu_62_reg_n_0_[28] ,\i_fu_62_reg_n_0_[27] ,\i_fu_62_reg_n_0_[26] ,\i_fu_62_reg_n_0_[25] ,\i_fu_62_reg_n_0_[24] ,\i_fu_62_reg_n_0_[23] ,\i_fu_62_reg_n_0_[22] ,\i_fu_62_reg_n_0_[21] ,\i_fu_62_reg_n_0_[20] ,\i_fu_62_reg_n_0_[19] ,\i_fu_62_reg_n_0_[18] ,\i_fu_62_reg_n_0_[17] ,\i_fu_62_reg_n_0_[16] ,\i_fu_62_reg_n_0_[15] ,\i_fu_62_reg_n_0_[14] ,\i_fu_62_reg_n_0_[13] ,\i_fu_62_reg_n_0_[12] ,\i_fu_62_reg_n_0_[11] ,\i_fu_62_reg_n_0_[10] ,\i_fu_62_reg_n_0_[9] ,\i_fu_62_reg_n_0_[8] ,\i_fu_62_reg_n_0_[7] ,\i_fu_62_reg_n_0_[6] ,\i_fu_62_reg_n_0_[5] ,\i_fu_62_reg_n_0_[4] ,\i_fu_62_reg_n_0_[3] ,\i_fu_62_reg_n_0_[2] ,\i_fu_62_reg_n_0_[1] ,\i_fu_62_reg_n_0_[0] }),
        .\i_fu_62_reg[9] ({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8}));
  LUT5 #(
    .INIT(32'hF7F7F7FF)) 
    full_n_i_3
       (.I0(gmem0_WREADY),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(\ap_CS_fsm_reg[6] [1]),
        .I4(\ap_CS_fsm_reg[6] [0]),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[6] [0]),
        .I1(icmp_ln15_fu_104_p2),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .O(\ap_CS_fsm_reg[4] ));
  LUT3 #(
    .INIT(8'h04)) 
    \i_fu_62[30]_i_2 
       (.I0(icmp_ln15_fu_104_p2),
        .I1(grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(\i_fu_62[30]_i_2_n_0 ));
  FDRE \i_fu_62_reg[0] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[0]),
        .Q(\i_fu_62_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[10] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[10]),
        .Q(\i_fu_62_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[11] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[11]),
        .Q(\i_fu_62_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[12] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[12]),
        .Q(\i_fu_62_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[13] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[13]),
        .Q(\i_fu_62_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[14] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[14]),
        .Q(\i_fu_62_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[15] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[15]),
        .Q(\i_fu_62_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[16] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[16]),
        .Q(\i_fu_62_reg_n_0_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[17] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[17]),
        .Q(\i_fu_62_reg_n_0_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[18] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[18]),
        .Q(\i_fu_62_reg_n_0_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[19] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[19]),
        .Q(\i_fu_62_reg_n_0_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[1] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[1]),
        .Q(\i_fu_62_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[20] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[20]),
        .Q(\i_fu_62_reg_n_0_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[21] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[21]),
        .Q(\i_fu_62_reg_n_0_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[22] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[22]),
        .Q(\i_fu_62_reg_n_0_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[23] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[23]),
        .Q(\i_fu_62_reg_n_0_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[24] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[24]),
        .Q(\i_fu_62_reg_n_0_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[25] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[25]),
        .Q(\i_fu_62_reg_n_0_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[26] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[26]),
        .Q(\i_fu_62_reg_n_0_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[27] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[27]),
        .Q(\i_fu_62_reg_n_0_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[28] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[28]),
        .Q(\i_fu_62_reg_n_0_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[29] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[29]),
        .Q(\i_fu_62_reg_n_0_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[2] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[2]),
        .Q(\i_fu_62_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[30] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[30]),
        .Q(\i_fu_62_reg_n_0_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[3] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[3]),
        .Q(\i_fu_62_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[4] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[4]),
        .Q(\i_fu_62_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[5] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[5]),
        .Q(\i_fu_62_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[6] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[6]),
        .Q(\i_fu_62_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[7] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[7]),
        .Q(\i_fu_62_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[8] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[8]),
        .Q(\i_fu_62_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  FDRE \i_fu_62_reg[9] 
       (.C(axi_clk_m),
        .CE(\i_fu_62[30]_i_2_n_0 ),
        .D(add_ln15_fu_110_p2[9]),
        .Q(\i_fu_62_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_3));
  CARRY4 icmp_ln15_fu_104_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln15_fu_104_p2_carry_n_0,icmp_ln15_fu_104_p2_carry_n_1,icmp_ln15_fu_104_p2_carry_n_2,icmp_ln15_fu_104_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln15_fu_104_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_5,flow_control_loop_pipe_sequential_init_U_n_6,flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8}));
  CARRY4 icmp_ln15_fu_104_p2_carry__0
       (.CI(icmp_ln15_fu_104_p2_carry_n_0),
        .CO({icmp_ln15_fu_104_p2_carry__0_n_0,icmp_ln15_fu_104_p2_carry__0_n_1,icmp_ln15_fu_104_p2_carry__0_n_2,icmp_ln15_fu_104_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln15_fu_104_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}));
  CARRY4 icmp_ln15_fu_104_p2_carry__1
       (.CI(icmp_ln15_fu_104_p2_carry__0_n_0),
        .CO({NLW_icmp_ln15_fu_104_p2_carry__1_CO_UNCONNECTED[3],icmp_ln15_fu_104_p2,icmp_ln15_fu_104_p2_carry__1_n_2,icmp_ln15_fu_104_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln15_fu_104_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,flow_control_loop_pipe_sequential_init_U_n_0,flow_control_loop_pipe_sequential_init_U_n_1,flow_control_loop_pipe_sequential_init_U_n_2}));
  LUT6 #(
    .INIT(64'hAEAEAEAEA200A2A2)) 
    \icmp_ln15_reg_142[0]_i_1 
       (.I0(icmp_ln15_fu_104_p2),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(gmem0_WREADY),
        .I3(buf_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln15_reg_142_reg_n_0_[0] ),
        .O(\icmp_ln15_reg_142[0]_i_1_n_0 ));
  FDRE \icmp_ln15_reg_142_reg[0] 
       (.C(axi_clk_m),
        .CE(1'b1),
        .D(\icmp_ln15_reg_142[0]_i_1_n_0 ),
        .Q(\icmp_ln15_reg_142_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA6AAA6AAA6AAAAA)) 
    \mOutPtr[6]_i_1__1 
       (.I0(pop),
        .I1(gmem0_WREADY),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[6] [1]),
        .I5(\ap_CS_fsm_reg[6] [0]),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h000000000E000000)) 
    \mOutPtr[6]_i_4 
       (.I0(\ap_CS_fsm_reg[6] [0]),
        .I1(\ap_CS_fsm_reg[6] [1]),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(gmem0_WREADY),
        .I5(pop),
        .O(mOutPtr18_out));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_1__0
       (.I0(axi_reset_m_n),
        .I1(dout_vld_reg),
        .O(axi_reset_m_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    mem_reg_i_2__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(gmem0_WREADY),
        .I2(buf_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln15_reg_142_reg_n_0_[0] ),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT5 #(
    .INIT(32'h0E000000)) 
    mem_reg_i_4
       (.I0(\ap_CS_fsm_reg[6] [0]),
        .I1(\ap_CS_fsm_reg[6] [1]),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(gmem0_WREADY),
        .O(WEBWE));
  LUT6 #(
    .INIT(64'hAAAAA2AAFFFFFFFF)) 
    mem_reg_i_4__0
       (.I0(buf_empty_n),
        .I1(\ap_CS_fsm_reg[6] [1]),
        .I2(\icmp_ln15_reg_142_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(empty_n),
        .O(dout_vld_reg));
endmodule

(* ORIG_REF_NAME = "ps_axil" *) 
module design_1_ps_axil_0_0_ps_axil
   (\FSM_onehot_rstate_reg[1] ,
    ladma_mm_awvalid,
    updma_si_tready,
    updma_so_tdata,
    updma_so_tuser,
    updma_so_tstrb,
    updma_so_tkeep,
    updma_so_tlast,
    updma_so_tvalid,
    aa_mb_irq,
    ladma_s_bvalid,
    \FSM_onehot_wstate_reg[2] ,
    \FSM_onehot_wstate_reg[1] ,
    ladma_s_rvalid,
    ladma_s_rdata,
    ladma_interrupt,
    ladma_mm_awlen,
    ladma_mm_awaddr,
    ladma_mm_wlast,
    ladma_mm_wstrb,
    ladma_mm_wdata,
    ladma_mm_wvalid,
    s_ready_t_reg,
    s_ready_t_reg_0,
    s_axi_rdata,
    caravel_mprj_out,
    s_axi_rvalid,
    s_axi_arready,
    s_axi_awready,
    s_axi_bvalid,
    s_axi_wready,
    ladma_s_araddr,
    ladma_s_arvalid,
    axi_reset_m_n,
    ladma_mm_bvalid,
    ladma_mm_rvalid,
    axis_rst_n,
    ladma_mm_awready,
    axi_reset_n,
    axis_clk,
    updma_si_tdata,
    updma_si_tuser,
    updma_si_tstrb,
    updma_si_tkeep,
    updma_si_tlast,
    updma_si_tvalid,
    updma_so_tready,
    axi_clk,
    axi_clk_m,
    ladma_s_awaddr,
    ladma_s_wdata,
    ladma_s_rready,
    ladma_s_wstrb,
    ladma_s_wvalid,
    ladma_s_bready,
    ladma_s_awvalid,
    ladma_mm_wready,
    s_axi_awvalid,
    caravel_mprj_in,
    is_ioclk,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_bready,
    s_axi_arvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_wstrb,
    s_axi_wdata);
  output \FSM_onehot_rstate_reg[1] ;
  output ladma_mm_awvalid;
  output updma_si_tready;
  output [31:0]updma_so_tdata;
  output [6:0]updma_so_tuser;
  output [3:0]updma_so_tstrb;
  output [3:0]updma_so_tkeep;
  output updma_so_tlast;
  output updma_so_tvalid;
  output aa_mb_irq;
  output ladma_s_bvalid;
  output \FSM_onehot_wstate_reg[2] ;
  output \FSM_onehot_wstate_reg[1] ;
  output ladma_s_rvalid;
  output [31:0]ladma_s_rdata;
  output ladma_interrupt;
  output [5:0]ladma_mm_awlen;
  output [61:0]ladma_mm_awaddr;
  output ladma_mm_wlast;
  output [3:0]ladma_mm_wstrb;
  output [31:0]ladma_mm_wdata;
  output ladma_mm_wvalid;
  output s_ready_t_reg;
  output s_ready_t_reg_0;
  output [31:0]s_axi_rdata;
  output [13:0]caravel_mprj_out;
  output s_axi_rvalid;
  output s_axi_arready;
  output s_axi_awready;
  output s_axi_bvalid;
  output s_axi_wready;
  input [6:0]ladma_s_araddr;
  input ladma_s_arvalid;
  input axi_reset_m_n;
  input ladma_mm_bvalid;
  input ladma_mm_rvalid;
  input axis_rst_n;
  input ladma_mm_awready;
  input axi_reset_n;
  input axis_clk;
  input [31:0]updma_si_tdata;
  input [6:0]updma_si_tuser;
  input [3:0]updma_si_tstrb;
  input [3:0]updma_si_tkeep;
  input updma_si_tlast;
  input updma_si_tvalid;
  input updma_so_tready;
  input axi_clk;
  input axi_clk_m;
  input [6:0]ladma_s_awaddr;
  input [31:0]ladma_s_wdata;
  input ladma_s_rready;
  input [3:0]ladma_s_wstrb;
  input ladma_s_wvalid;
  input ladma_s_bready;
  input ladma_s_awvalid;
  input ladma_mm_wready;
  input s_axi_awvalid;
  input [13:0]caravel_mprj_in;
  input is_ioclk;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_bready;
  input s_axi_arvalid;
  input [31:0]s_axi_awaddr;
  input [31:0]s_axi_araddr;
  input [3:0]s_axi_wstrb;
  input [31:0]s_axi_wdata;

  wire \FSM_onehot_rstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[2] ;
  wire \FSM_sequential_axi_fsm_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_axi_fsm_reg[0]_i_2_n_0 ;
  wire \FSM_sequential_axi_fsm_reg[0]_i_3_n_0 ;
  wire \FSM_sequential_axi_fsm_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_axi_fsm_reg[1]_i_3_n_0 ;
  wire \FSM_sequential_axi_fsm_reg[1]_i_4_n_0 ;
  wire \FSM_sequential_axi_fsm_reg[2]_i_1_n_0 ;
  wire \FSM_sequential_axi_fsm_reg[2]_i_2_n_0 ;
  wire \FSM_sequential_axi_fsm_reg[2]_i_3_n_0 ;
  wire \FSM_sequential_axi_fsm_reg[2]_i_4_n_0 ;
  wire \FSM_sequential_axi_fsm_reg[2]_i_5_n_0 ;
  wire \FSM_sequential_ps_axi_fsm_reg[0]_i_1_n_0 ;
  wire \FSM_sequential_ps_axi_fsm_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_ps_axi_fsm_reg[2]_i_1_n_0 ;
  wire \FSM_sequential_ps_axi_fsm_reg[2]_i_2_n_0 ;
  wire \FSM_sequential_ps_axi_fsm_reg[2]_i_3_n_0 ;
  wire LA_DMA_n_1;
  wire LA_DMA_n_14;
  wire LA_DMA_n_2;
  wire LA_DMA_n_6;
  wire PL_IS_n_0;
  wire \SRL_SIG[0][0]_i_1_n_0 ;
  wire \SRL_SIG[1][0]_i_1_n_0 ;
  wire [31:0]aa_as_tdata;
  wire [3:0]aa_as_tkeep;
  wire aa_as_tlast;
  wire aa_as_tready;
  wire [3:0]aa_as_tstrb;
  wire [1:0]aa_as_tuser;
  wire aa_as_tvalid;
  wire aa_enable_o;
  wire aa_enable_o0;
  wire aa_enable_o_i_2_n_0;
  wire aa_mb_irq;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_i_1_n_0;
  wire ap_sync_reg_getinstream_U0_ap_ready_i_1_n_0;
  wire [31:0]as_aa_tdata;
  wire [3:0]as_aa_tkeep;
  wire as_aa_tlast;
  wire as_aa_tready;
  wire [3:0]as_aa_tstrb;
  wire [1:0]as_aa_tuser;
  wire as_aa_tvalid;
  wire as_enable_o;
  wire as_enable_o0;
  wire as_enable_o_i_2_n_0;
  wire as_enable_o_i_3_n_0;
  wire as_enable_o_i_4_n_0;
  wire as_enable_o_i_5_n_0;
  wire as_enable_o_i_6_n_0;
  wire as_enable_o_i_7_n_0;
  wire [31:0]as_is_tdata;
  wire [1:0]as_is_tid;
  wire [3:0]as_is_tkeep;
  wire as_is_tlast;
  wire as_is_tready;
  wire [3:0]as_is_tstrb;
  wire [4:0]as_is_tupsb;
  wire [1:0]as_is_tuser;
  wire as_is_tvalid;
  wire [14:0]axi_araddr_o0_in;
  wire \axi_araddr_o[14]_i_1_n_0 ;
  wire \axi_araddr_o_reg_n_0_[0] ;
  wire \axi_araddr_o_reg_n_0_[10] ;
  wire \axi_araddr_o_reg_n_0_[11] ;
  wire \axi_araddr_o_reg_n_0_[12] ;
  wire \axi_araddr_o_reg_n_0_[13] ;
  wire \axi_araddr_o_reg_n_0_[14] ;
  wire \axi_araddr_o_reg_n_0_[1] ;
  wire \axi_araddr_o_reg_n_0_[2] ;
  wire \axi_araddr_o_reg_n_0_[3] ;
  wire \axi_araddr_o_reg_n_0_[4] ;
  wire \axi_araddr_o_reg_n_0_[5] ;
  wire \axi_araddr_o_reg_n_0_[6] ;
  wire \axi_araddr_o_reg_n_0_[7] ;
  wire \axi_araddr_o_reg_n_0_[8] ;
  wire \axi_araddr_o_reg_n_0_[9] ;
  wire axi_arready0;
  wire axi_arready1;
  wire axi_arvalid_o;
  wire axi_arvalid_o_reg_n_0;
  wire [14:0]axi_awaddr_o0_in;
  wire \axi_awaddr_o[14]_i_1_n_0 ;
  wire \axi_awaddr_o_reg_n_0_[0] ;
  wire \axi_awaddr_o_reg_n_0_[10] ;
  wire \axi_awaddr_o_reg_n_0_[11] ;
  wire \axi_awaddr_o_reg_n_0_[12] ;
  wire \axi_awaddr_o_reg_n_0_[13] ;
  wire \axi_awaddr_o_reg_n_0_[14] ;
  wire \axi_awaddr_o_reg_n_0_[1] ;
  wire \axi_awaddr_o_reg_n_0_[2] ;
  wire \axi_awaddr_o_reg_n_0_[3] ;
  wire \axi_awaddr_o_reg_n_0_[4] ;
  wire \axi_awaddr_o_reg_n_0_[5] ;
  wire \axi_awaddr_o_reg_n_0_[6] ;
  wire \axi_awaddr_o_reg_n_0_[7] ;
  wire \axi_awaddr_o_reg_n_0_[8] ;
  wire \axi_awaddr_o_reg_n_0_[9] ;
  wire axi_awready0;
  wire axi_awready1;
  wire axi_awready__3;
  wire axi_awvalid_o;
  wire axi_awvalid_o_reg_n_0;
  wire axi_clk;
  wire axi_clk_m;
  wire [2:0]axi_fsm_reg__0;
  wire [1:1]axi_fsm_reg__1;
  wire [31:0]axi_rdata;
  wire [31:0]axi_rdata0;
  wire [31:0]axi_rdata1;
  wire axi_reset_m_n;
  wire axi_reset_n;
  wire axi_rready_o_i_1_n_0;
  wire axi_rready_o_i_2_n_0;
  wire axi_rready_o_i_3_n_0;
  wire axi_rready_o_reg_n_0;
  wire axi_rvalid0;
  wire axi_rvalid1;
  wire axi_rvalid__3;
  wire [31:0]axi_wdata_o0_in;
  wire \axi_wdata_o[31]_i_1_n_0 ;
  wire \axi_wdata_o[31]_i_3_n_0 ;
  wire \axi_wdata_o[31]_i_4_n_0 ;
  wire \axi_wdata_o_reg_n_0_[0] ;
  wire \axi_wdata_o_reg_n_0_[10] ;
  wire \axi_wdata_o_reg_n_0_[11] ;
  wire \axi_wdata_o_reg_n_0_[12] ;
  wire \axi_wdata_o_reg_n_0_[13] ;
  wire \axi_wdata_o_reg_n_0_[14] ;
  wire \axi_wdata_o_reg_n_0_[15] ;
  wire \axi_wdata_o_reg_n_0_[16] ;
  wire \axi_wdata_o_reg_n_0_[17] ;
  wire \axi_wdata_o_reg_n_0_[18] ;
  wire \axi_wdata_o_reg_n_0_[19] ;
  wire \axi_wdata_o_reg_n_0_[1] ;
  wire \axi_wdata_o_reg_n_0_[20] ;
  wire \axi_wdata_o_reg_n_0_[21] ;
  wire \axi_wdata_o_reg_n_0_[22] ;
  wire \axi_wdata_o_reg_n_0_[23] ;
  wire \axi_wdata_o_reg_n_0_[24] ;
  wire \axi_wdata_o_reg_n_0_[25] ;
  wire \axi_wdata_o_reg_n_0_[26] ;
  wire \axi_wdata_o_reg_n_0_[27] ;
  wire \axi_wdata_o_reg_n_0_[28] ;
  wire \axi_wdata_o_reg_n_0_[29] ;
  wire \axi_wdata_o_reg_n_0_[2] ;
  wire \axi_wdata_o_reg_n_0_[30] ;
  wire \axi_wdata_o_reg_n_0_[31] ;
  wire \axi_wdata_o_reg_n_0_[3] ;
  wire \axi_wdata_o_reg_n_0_[4] ;
  wire \axi_wdata_o_reg_n_0_[5] ;
  wire \axi_wdata_o_reg_n_0_[6] ;
  wire \axi_wdata_o_reg_n_0_[7] ;
  wire \axi_wdata_o_reg_n_0_[8] ;
  wire \axi_wdata_o_reg_n_0_[9] ;
  wire axi_wready0;
  wire axi_wready1;
  wire axi_wready__3;
  wire [3:0]axi_wstrb_o;
  wire \axi_wstrb_o_reg_n_0_[0] ;
  wire \axi_wstrb_o_reg_n_0_[1] ;
  wire \axi_wstrb_o_reg_n_0_[2] ;
  wire \axi_wstrb_o_reg_n_0_[3] ;
  wire axi_wvalid_o;
  wire axi_wvalid_o_reg_n_0;
  wire axis_clk;
  wire axis_rst_n;
  wire [13:0]caravel_mprj_in;
  wire [13:0]caravel_mprj_out;
  wire \getinstream_U0/ap_CS_fsm_state4 ;
  wire \getinstream_U0/inStreamTop_TVALID_int_regslice ;
  wire getinstream_U0_ap_ready;
  wire getinstream_U0_sts_clear;
  wire getinstream_U0_sts_clear_c_write;
  wire [31:0]is_as_tdata;
  wire [1:0]is_as_tid;
  wire [3:0]is_as_tkeep;
  wire is_as_tlast;
  wire is_as_tready;
  wire [3:0]is_as_tstrb;
  wire [4:0]is_as_tupsb;
  wire [1:0]is_as_tuser;
  wire is_as_tvalid;
  wire is_enable_o;
  wire is_enable_o0;
  wire is_enable_o_i_2_n_0;
  wire is_ioclk;
  wire ladma_interrupt;
  wire [61:0]ladma_mm_awaddr;
  wire [5:0]ladma_mm_awlen;
  wire ladma_mm_awready;
  wire ladma_mm_awvalid;
  wire ladma_mm_bvalid;
  wire ladma_mm_rvalid;
  wire [31:0]ladma_mm_wdata;
  wire ladma_mm_wlast;
  wire ladma_mm_wready;
  wire [3:0]ladma_mm_wstrb;
  wire ladma_mm_wvalid;
  wire [6:0]ladma_s_araddr;
  wire ladma_s_arvalid;
  wire [6:0]ladma_s_awaddr;
  wire ladma_s_awvalid;
  wire ladma_s_bready;
  wire ladma_s_bvalid;
  wire [31:0]ladma_s_rdata;
  wire ladma_s_rready;
  wire ladma_s_rvalid;
  wire [31:0]ladma_s_wdata;
  wire [3:0]ladma_s_wstrb;
  wire ladma_s_wvalid;
  wire [31:0]outStream_tdata;
  wire [3:0]outStream_tkeep;
  wire outStream_tlast;
  wire outStream_tready;
  wire [3:0]outStream_tstrb;
  wire [1:0]outStream_tuser;
  wire outStream_tvalid;
  wire outbuf_c_full_n;
  wire [2:0]ps_axi_fsm_reg;
  wire [31:0]ps_axi_rdata;
  wire ps_axi_rdata_2;
  wire [31:0]ps_axi_request_add;
  wire \ps_axi_request_add[31]_i_1_n_0 ;
  wire \ps_axi_request_add[31]_i_3_n_0 ;
  wire \ps_axi_request_add_reg_n_0_[0] ;
  wire \ps_axi_request_add_reg_n_0_[10] ;
  wire \ps_axi_request_add_reg_n_0_[11] ;
  wire \ps_axi_request_add_reg_n_0_[1] ;
  wire \ps_axi_request_add_reg_n_0_[2] ;
  wire \ps_axi_request_add_reg_n_0_[3] ;
  wire \ps_axi_request_add_reg_n_0_[4] ;
  wire \ps_axi_request_add_reg_n_0_[5] ;
  wire \ps_axi_request_add_reg_n_0_[6] ;
  wire \ps_axi_request_add_reg_n_0_[7] ;
  wire \ps_axi_request_add_reg_n_0_[8] ;
  wire \ps_axi_request_add_reg_n_0_[9] ;
  wire ps_axi_request_done018_out;
  wire ps_axi_request_done_i_1_n_0;
  wire ps_axi_request_done_i_2_n_0;
  wire ps_axi_request_done_i_3_n_0;
  wire ps_axi_request_done_i_5_n_0;
  wire ps_axi_request_done_i_6_n_0;
  wire ps_axi_request_done_reg_n_0;
  wire ps_axi_request_i_1_n_0;
  wire ps_axi_request_i_2_n_0;
  wire ps_axi_request_i_3_n_0;
  wire ps_axi_request_i_4_n_0;
  wire ps_axi_request_i_5_n_0;
  wire ps_axi_request_reg_n_0;
  wire ps_axi_request_rw_i_1_n_0;
  wire ps_axi_request_rw_reg_n_0;
  wire [31:0]ps_axi_wdata;
  wire \ps_axi_wdata[31]_i_1_n_0 ;
  wire \ps_axi_wdata_reg_n_0_[0] ;
  wire \ps_axi_wdata_reg_n_0_[10] ;
  wire \ps_axi_wdata_reg_n_0_[11] ;
  wire \ps_axi_wdata_reg_n_0_[12] ;
  wire \ps_axi_wdata_reg_n_0_[13] ;
  wire \ps_axi_wdata_reg_n_0_[14] ;
  wire \ps_axi_wdata_reg_n_0_[15] ;
  wire \ps_axi_wdata_reg_n_0_[16] ;
  wire \ps_axi_wdata_reg_n_0_[17] ;
  wire \ps_axi_wdata_reg_n_0_[18] ;
  wire \ps_axi_wdata_reg_n_0_[19] ;
  wire \ps_axi_wdata_reg_n_0_[1] ;
  wire \ps_axi_wdata_reg_n_0_[20] ;
  wire \ps_axi_wdata_reg_n_0_[21] ;
  wire \ps_axi_wdata_reg_n_0_[22] ;
  wire \ps_axi_wdata_reg_n_0_[23] ;
  wire \ps_axi_wdata_reg_n_0_[24] ;
  wire \ps_axi_wdata_reg_n_0_[25] ;
  wire \ps_axi_wdata_reg_n_0_[26] ;
  wire \ps_axi_wdata_reg_n_0_[27] ;
  wire \ps_axi_wdata_reg_n_0_[28] ;
  wire \ps_axi_wdata_reg_n_0_[29] ;
  wire \ps_axi_wdata_reg_n_0_[2] ;
  wire \ps_axi_wdata_reg_n_0_[30] ;
  wire \ps_axi_wdata_reg_n_0_[31] ;
  wire \ps_axi_wdata_reg_n_0_[3] ;
  wire \ps_axi_wdata_reg_n_0_[4] ;
  wire \ps_axi_wdata_reg_n_0_[5] ;
  wire \ps_axi_wdata_reg_n_0_[6] ;
  wire \ps_axi_wdata_reg_n_0_[7] ;
  wire \ps_axi_wdata_reg_n_0_[8] ;
  wire \ps_axi_wdata_reg_n_0_[9] ;
  wire [3:0]ps_axi_wstrb;
  wire \ps_axi_wstrb_reg_n_0_[0] ;
  wire \ps_axi_wstrb_reg_n_0_[1] ;
  wire \ps_axi_wstrb_reg_n_0_[2] ;
  wire \ps_axi_wstrb_reg_n_0_[3] ;
  wire [31:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arready_o_i_1_n_0;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awready_o_i_1_n_0;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_bvalid_o_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire [31:0]s_axi_rdata_o0_in;
  wire \s_axi_rdata_o[31]_i_1_n_0 ;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_o;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wready_o_i_1_n_0;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [19:0]sel0;
  wire start_for_streamtoparallelwithburst_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire sts_clear_c_full_n;
  wire [31:0]updma_si_tdata;
  wire [3:0]updma_si_tkeep;
  wire updma_si_tlast;
  wire updma_si_tready;
  wire [3:0]updma_si_tstrb;
  wire [6:0]updma_si_tuser;
  wire updma_si_tvalid;
  wire [31:0]updma_so_tdata;
  wire [3:0]updma_so_tkeep;
  wire updma_so_tlast;
  wire updma_so_tready;
  wire [3:0]updma_so_tstrb;
  wire [6:0]updma_so_tuser;
  wire updma_so_tvalid;
  wire NLW_PL_AA_m_arvalid_UNCONNECTED;
  wire NLW_PL_AA_m_awvalid_UNCONNECTED;
  wire NLW_PL_AA_m_rready_UNCONNECTED;
  wire NLW_PL_AA_m_wvalid_UNCONNECTED;
  wire [31:0]NLW_PL_AA_m_araddr_UNCONNECTED;
  wire [31:0]NLW_PL_AA_m_awaddr_UNCONNECTED;
  wire [31:0]NLW_PL_AA_m_wdata_UNCONNECTED;
  wire [3:0]NLW_PL_AA_m_wstrb_UNCONNECTED;
  wire NLW_PL_AS_as_la_tready_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0003030300005454)) 
    \FSM_sequential_axi_fsm_reg[0]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(\FSM_sequential_axi_fsm_reg[0]_i_2_n_0 ),
        .I2(\FSM_sequential_axi_fsm_reg[2]_i_5_n_0 ),
        .I3(axi_rvalid__3),
        .I4(axi_fsm_reg__0[2]),
        .I5(axi_fsm_reg__0[0]),
        .O(\FSM_sequential_axi_fsm_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEAAAA)) 
    \FSM_sequential_axi_fsm_reg[0]_i_2 
       (.I0(\FSM_sequential_axi_fsm_reg[0]_i_3_n_0 ),
        .I1(axi_fsm_reg__0[1]),
        .I2(axi_fsm_reg__0[0]),
        .I3(axi_fsm_reg__0[2]),
        .I4(axi_wready__3),
        .I5(\FSM_sequential_axi_fsm_reg[1]_i_3_n_0 ),
        .O(\FSM_sequential_axi_fsm_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \FSM_sequential_axi_fsm_reg[0]_i_3 
       (.I0(ps_axi_request_done_reg_n_0),
        .I1(ps_axi_request_reg_n_0),
        .I2(axi_fsm_reg__0[2]),
        .I3(axi_fsm_reg__0[0]),
        .I4(axi_fsm_reg__0[1]),
        .O(\FSM_sequential_axi_fsm_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \FSM_sequential_axi_fsm_reg[1]_i_1 
       (.I0(axi_fsm_reg__1),
        .I1(\FSM_sequential_axi_fsm_reg[1]_i_3_n_0 ),
        .I2(\FSM_sequential_axi_fsm_reg[2]_i_4_n_0 ),
        .I3(\FSM_sequential_axi_fsm_reg[2]_i_5_n_0 ),
        .I4(\FSM_sequential_axi_fsm_reg[1]_i_4_n_0 ),
        .I5(axi_fsm_reg__0[1]),
        .O(\FSM_sequential_axi_fsm_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000077000F)) 
    \FSM_sequential_axi_fsm_reg[1]_i_2 
       (.I0(axi_wready__3),
        .I1(axi_awready__3),
        .I2(ps_axi_request_rw_reg_n_0),
        .I3(axi_fsm_reg__0[1]),
        .I4(axi_fsm_reg__0[0]),
        .I5(axi_fsm_reg__0[2]),
        .O(axi_fsm_reg__1));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \FSM_sequential_axi_fsm_reg[1]_i_3 
       (.I0(axi_fsm_reg__0[0]),
        .I1(axi_fsm_reg__0[1]),
        .I2(axi_fsm_reg__0[2]),
        .I3(\FSM_sequential_axi_fsm_reg[2]_i_3_n_0 ),
        .O(\FSM_sequential_axi_fsm_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF88800000000)) 
    \FSM_sequential_axi_fsm_reg[1]_i_4 
       (.I0(as_enable_o),
        .I1(axi_rvalid0),
        .I2(axi_rvalid1),
        .I3(aa_enable_o),
        .I4(is_enable_o),
        .I5(axi_fsm_reg__0[2]),
        .O(\FSM_sequential_axi_fsm_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h2222AAAF2220AAA8)) 
    \FSM_sequential_axi_fsm_reg[2]_i_1 
       (.I0(\FSM_sequential_axi_fsm_reg[2]_i_2_n_0 ),
        .I1(\FSM_sequential_axi_fsm_reg[2]_i_3_n_0 ),
        .I2(\FSM_sequential_axi_fsm_reg[2]_i_4_n_0 ),
        .I3(\FSM_sequential_axi_fsm_reg[2]_i_5_n_0 ),
        .I4(axi_rvalid__3),
        .I5(axi_fsm_reg__0[2]),
        .O(\FSM_sequential_axi_fsm_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_axi_fsm_reg[2]_i_2 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(axi_fsm_reg__0[0]),
        .O(\FSM_sequential_axi_fsm_reg[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \FSM_sequential_axi_fsm_reg[2]_i_3 
       (.I0(axi_arready1),
        .I1(aa_enable_o),
        .I2(axi_arready0),
        .I3(as_enable_o),
        .I4(is_enable_o),
        .O(\FSM_sequential_axi_fsm_reg[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00080008000B0008)) 
    \FSM_sequential_axi_fsm_reg[2]_i_4 
       (.I0(axi_wready__3),
        .I1(axi_fsm_reg__0[1]),
        .I2(axi_fsm_reg__0[0]),
        .I3(axi_fsm_reg__0[2]),
        .I4(ps_axi_request_reg_n_0),
        .I5(ps_axi_request_done_reg_n_0),
        .O(\FSM_sequential_axi_fsm_reg[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \FSM_sequential_axi_fsm_reg[2]_i_5 
       (.I0(axi_fsm_reg__0[0]),
        .I1(axi_fsm_reg__0[1]),
        .I2(axi_fsm_reg__0[2]),
        .I3(axi_awready__3),
        .O(\FSM_sequential_axi_fsm_reg[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \FSM_sequential_axi_fsm_reg[2]_i_6 
       (.I0(is_enable_o),
        .I1(aa_enable_o),
        .I2(axi_rvalid1),
        .I3(axi_rvalid0),
        .I4(as_enable_o),
        .O(axi_rvalid__3));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \FSM_sequential_axi_fsm_reg[2]_i_7 
       (.I0(aa_enable_o),
        .I1(axi_awready1),
        .I2(as_enable_o),
        .I3(axi_awready0),
        .I4(ps_axi_request_done_i_6_n_0),
        .O(axi_awready__3));
  (* FSM_ENCODED_STATES = "axi_fsm_read_data:011,axi_fsm_write_data:001,axi_fsm_read_complete:100,axi_fsm_write_complete:010,axi_fsm_idle:000" *) 
  FDCE \FSM_sequential_axi_fsm_reg_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(\FSM_sequential_axi_fsm_reg[0]_i_1_n_0 ),
        .Q(axi_fsm_reg__0[0]));
  (* FSM_ENCODED_STATES = "axi_fsm_read_data:011,axi_fsm_write_data:001,axi_fsm_read_complete:100,axi_fsm_write_complete:010,axi_fsm_idle:000" *) 
  FDCE \FSM_sequential_axi_fsm_reg_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(\FSM_sequential_axi_fsm_reg[1]_i_1_n_0 ),
        .Q(axi_fsm_reg__0[1]));
  (* FSM_ENCODED_STATES = "axi_fsm_read_data:011,axi_fsm_write_data:001,axi_fsm_read_complete:100,axi_fsm_write_complete:010,axi_fsm_idle:000" *) 
  FDCE \FSM_sequential_axi_fsm_reg_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(\FSM_sequential_axi_fsm_reg[2]_i_1_n_0 ),
        .Q(axi_fsm_reg__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'h00FF5E00)) 
    \FSM_sequential_ps_axi_fsm_reg[0]_i_1 
       (.I0(ps_axi_fsm_reg[1]),
        .I1(s_axi_awvalid),
        .I2(ps_axi_fsm_reg[2]),
        .I3(\FSM_sequential_ps_axi_fsm_reg[2]_i_2_n_0 ),
        .I4(ps_axi_fsm_reg[0]),
        .O(\FSM_sequential_ps_axi_fsm_reg[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1F40)) 
    \FSM_sequential_ps_axi_fsm_reg[1]_i_1 
       (.I0(ps_axi_fsm_reg[2]),
        .I1(ps_axi_fsm_reg[0]),
        .I2(\FSM_sequential_ps_axi_fsm_reg[2]_i_2_n_0 ),
        .I3(ps_axi_fsm_reg[1]),
        .O(\FSM_sequential_ps_axi_fsm_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'h03FF0100)) 
    \FSM_sequential_ps_axi_fsm_reg[2]_i_1 
       (.I0(s_axi_awvalid),
        .I1(ps_axi_fsm_reg[1]),
        .I2(ps_axi_fsm_reg[0]),
        .I3(\FSM_sequential_ps_axi_fsm_reg[2]_i_2_n_0 ),
        .I4(ps_axi_fsm_reg[2]),
        .O(\FSM_sequential_ps_axi_fsm_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFA808)) 
    \FSM_sequential_ps_axi_fsm_reg[2]_i_2 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(s_axi_wvalid),
        .I2(ps_axi_fsm_reg[1]),
        .I3(s_axi_bready),
        .I4(\ps_axi_request_add[31]_i_3_n_0 ),
        .I5(\FSM_sequential_ps_axi_fsm_reg[2]_i_3_n_0 ),
        .O(\FSM_sequential_ps_axi_fsm_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \FSM_sequential_ps_axi_fsm_reg[2]_i_3 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(s_axi_rready),
        .I2(ps_axi_request_done_reg_n_0),
        .I3(ps_axi_fsm_reg[2]),
        .O(\FSM_sequential_ps_axi_fsm_reg[2]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "axi_fsm_idle:000,axi_fsm_read_complete:101,axi_fsm_write_complete:010,axi_fsm_write_response:011,axi_fsm_read_data:100,axi_fsm_write_data:001" *) 
  FDCE \FSM_sequential_ps_axi_fsm_reg_reg[0] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(\FSM_sequential_ps_axi_fsm_reg[0]_i_1_n_0 ),
        .Q(ps_axi_fsm_reg[0]));
  (* FSM_ENCODED_STATES = "axi_fsm_idle:000,axi_fsm_read_complete:101,axi_fsm_write_complete:010,axi_fsm_write_response:011,axi_fsm_read_data:100,axi_fsm_write_data:001" *) 
  FDCE \FSM_sequential_ps_axi_fsm_reg_reg[1] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(\FSM_sequential_ps_axi_fsm_reg[1]_i_1_n_0 ),
        .Q(ps_axi_fsm_reg[1]));
  (* FSM_ENCODED_STATES = "axi_fsm_idle:000,axi_fsm_read_complete:101,axi_fsm_write_complete:010,axi_fsm_write_response:011,axi_fsm_read_data:100,axi_fsm_write_data:001" *) 
  FDCE \FSM_sequential_ps_axi_fsm_reg_reg[2] 
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(\FSM_sequential_ps_axi_fsm_reg[2]_i_1_n_0 ),
        .Q(ps_axi_fsm_reg[2]));
  design_1_ps_axil_0_0_ladmatr LA_DMA
       (.D(outStream_tdata),
        .\FSM_onehot_rstate_reg[1] (\FSM_onehot_rstate_reg[1] ),
        .\FSM_onehot_wstate_reg[1] (\FSM_onehot_wstate_reg[1] ),
        .\FSM_onehot_wstate_reg[2] (\FSM_onehot_wstate_reg[2] ),
        .Q(\getinstream_U0/ap_CS_fsm_state4 ),
        .\SRL_SIG_reg[0][0] (LA_DMA_n_1),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG[0][0]_i_1_n_0 ),
        .\SRL_SIG_reg[1][0] (LA_DMA_n_2),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG[1][0]_i_1_n_0 ),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_0(ap_sync_reg_entry_proc_U0_ap_ready_i_1_n_0),
        .ap_sync_reg_getinstream_U0_ap_ready_reg_0(LA_DMA_n_6),
        .ap_sync_reg_getinstream_U0_ap_ready_reg_1(ap_sync_reg_getinstream_U0_ap_ready_i_1_n_0),
        .as_ad_tlast(outStream_tlast),
        .as_ad_tvalid(outStream_tvalid),
        .axi_clk_m(axi_clk_m),
        .axi_reset_m_n(axi_reset_m_n),
        .\data_p1_reg[69] ({ladma_mm_awlen,ladma_mm_awaddr}),
        .\dout_reg[36] ({ladma_mm_wlast,ladma_mm_wstrb,ladma_mm_wdata}),
        .getinstream_U0_ap_ready(getinstream_U0_ap_ready),
        .getinstream_U0_sts_clear(getinstream_U0_sts_clear),
        .getinstream_U0_sts_clear_c_write(getinstream_U0_sts_clear_c_write),
        .inStreamTop_TREADY(outStream_tready),
        .inStreamTop_TVALID_int_regslice(\getinstream_U0/inStreamTop_TVALID_int_regslice ),
        .internal_full_n_reg(LA_DMA_n_14),
        .ladma_interrupt(ladma_interrupt),
        .ladma_mm_awready(ladma_mm_awready),
        .ladma_mm_awvalid(ladma_mm_awvalid),
        .ladma_mm_bvalid(ladma_mm_bvalid),
        .ladma_mm_rvalid(ladma_mm_rvalid),
        .ladma_mm_wready(ladma_mm_wready),
        .ladma_mm_wvalid(ladma_mm_wvalid),
        .ladma_s_araddr(ladma_s_araddr),
        .ladma_s_arvalid(ladma_s_arvalid),
        .ladma_s_awaddr(ladma_s_awaddr),
        .ladma_s_awvalid(ladma_s_awvalid),
        .ladma_s_bready(ladma_s_bready),
        .ladma_s_bvalid(ladma_s_bvalid),
        .ladma_s_rdata(ladma_s_rdata),
        .ladma_s_rready(ladma_s_rready),
        .ladma_s_rvalid(ladma_s_rvalid),
        .ladma_s_wdata(ladma_s_wdata),
        .ladma_s_wstrb(ladma_s_wstrb),
        .ladma_s_wvalid(ladma_s_wvalid),
        .outbuf_c_full_n(outbuf_c_full_n),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .start_for_streamtoparallelwithburst_U0_full_n(start_for_streamtoparallelwithburst_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_once_reg_i_1_n_0),
        .sts_clear_c_full_n(sts_clear_c_full_n));
  (* DONT_TOUCH *) 
  (* pADDR_WIDTH = "15" *) 
  (* pDATA_WIDTH = "32" *) 
  design_1_ps_axil_0_0_AXIL_AXIS PL_AA
       (.aa_as_tdata(aa_as_tdata),
        .aa_as_tkeep(aa_as_tkeep),
        .aa_as_tlast(aa_as_tlast),
        .aa_as_tready(aa_as_tready),
        .aa_as_tstrb(aa_as_tstrb),
        .aa_as_tuser(aa_as_tuser),
        .aa_as_tvalid(aa_as_tvalid),
        .as_aa_tdata(as_aa_tdata),
        .as_aa_tkeep(as_aa_tkeep),
        .as_aa_tlast(as_aa_tlast),
        .as_aa_tready(as_aa_tready),
        .as_aa_tstrb(as_aa_tstrb),
        .as_aa_tuser(as_aa_tuser),
        .as_aa_tvalid(as_aa_tvalid),
        .axi_clk(axi_clk),
        .axi_reset_n(axi_reset_n),
        .axis_clk(axis_clk),
        .axis_rst_n(axis_rst_n),
        .cc_aa_enable(aa_enable_o),
        .m_araddr(NLW_PL_AA_m_araddr_UNCONNECTED[31:0]),
        .m_arready(1'b0),
        .m_arvalid(NLW_PL_AA_m_arvalid_UNCONNECTED),
        .m_awaddr(NLW_PL_AA_m_awaddr_UNCONNECTED[31:0]),
        .m_awready(1'b0),
        .m_awvalid(NLW_PL_AA_m_awvalid_UNCONNECTED),
        .m_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_rready(NLW_PL_AA_m_rready_UNCONNECTED),
        .m_rvalid(1'b0),
        .m_wdata(NLW_PL_AA_m_wdata_UNCONNECTED[31:0]),
        .m_wready(1'b0),
        .m_wstrb(NLW_PL_AA_m_wstrb_UNCONNECTED[3:0]),
        .m_wvalid(NLW_PL_AA_m_wvalid_UNCONNECTED),
        .mb_irq(aa_mb_irq),
        .s_araddr({\axi_araddr_o_reg_n_0_[14] ,\axi_araddr_o_reg_n_0_[13] ,\axi_araddr_o_reg_n_0_[12] ,\axi_araddr_o_reg_n_0_[11] ,\axi_araddr_o_reg_n_0_[10] ,\axi_araddr_o_reg_n_0_[9] ,\axi_araddr_o_reg_n_0_[8] ,\axi_araddr_o_reg_n_0_[7] ,\axi_araddr_o_reg_n_0_[6] ,\axi_araddr_o_reg_n_0_[5] ,\axi_araddr_o_reg_n_0_[4] ,\axi_araddr_o_reg_n_0_[3] ,\axi_araddr_o_reg_n_0_[2] ,\axi_araddr_o_reg_n_0_[1] ,\axi_araddr_o_reg_n_0_[0] }),
        .s_arready(axi_arready1),
        .s_arvalid(axi_arvalid_o_reg_n_0),
        .s_awaddr({\axi_awaddr_o_reg_n_0_[14] ,\axi_awaddr_o_reg_n_0_[13] ,\axi_awaddr_o_reg_n_0_[12] ,\axi_awaddr_o_reg_n_0_[11] ,\axi_awaddr_o_reg_n_0_[10] ,\axi_awaddr_o_reg_n_0_[9] ,\axi_awaddr_o_reg_n_0_[8] ,\axi_awaddr_o_reg_n_0_[7] ,\axi_awaddr_o_reg_n_0_[6] ,\axi_awaddr_o_reg_n_0_[5] ,\axi_awaddr_o_reg_n_0_[4] ,\axi_awaddr_o_reg_n_0_[3] ,\axi_awaddr_o_reg_n_0_[2] ,\axi_awaddr_o_reg_n_0_[1] ,\axi_awaddr_o_reg_n_0_[0] }),
        .s_awready(axi_awready1),
        .s_awvalid(axi_awvalid_o_reg_n_0),
        .s_rdata(axi_rdata1),
        .s_rready(axi_rready_o_reg_n_0),
        .s_rvalid(axi_rvalid1),
        .s_wdata({\axi_wdata_o_reg_n_0_[31] ,\axi_wdata_o_reg_n_0_[30] ,\axi_wdata_o_reg_n_0_[29] ,\axi_wdata_o_reg_n_0_[28] ,\axi_wdata_o_reg_n_0_[27] ,\axi_wdata_o_reg_n_0_[26] ,\axi_wdata_o_reg_n_0_[25] ,\axi_wdata_o_reg_n_0_[24] ,\axi_wdata_o_reg_n_0_[23] ,\axi_wdata_o_reg_n_0_[22] ,\axi_wdata_o_reg_n_0_[21] ,\axi_wdata_o_reg_n_0_[20] ,\axi_wdata_o_reg_n_0_[19] ,\axi_wdata_o_reg_n_0_[18] ,\axi_wdata_o_reg_n_0_[17] ,\axi_wdata_o_reg_n_0_[16] ,\axi_wdata_o_reg_n_0_[15] ,\axi_wdata_o_reg_n_0_[14] ,\axi_wdata_o_reg_n_0_[13] ,\axi_wdata_o_reg_n_0_[12] ,\axi_wdata_o_reg_n_0_[11] ,\axi_wdata_o_reg_n_0_[10] ,\axi_wdata_o_reg_n_0_[9] ,\axi_wdata_o_reg_n_0_[8] ,\axi_wdata_o_reg_n_0_[7] ,\axi_wdata_o_reg_n_0_[6] ,\axi_wdata_o_reg_n_0_[5] ,\axi_wdata_o_reg_n_0_[4] ,\axi_wdata_o_reg_n_0_[3] ,\axi_wdata_o_reg_n_0_[2] ,\axi_wdata_o_reg_n_0_[1] ,\axi_wdata_o_reg_n_0_[0] }),
        .s_wready(axi_wready1),
        .s_wstrb({\axi_wstrb_o_reg_n_0_[3] ,\axi_wstrb_o_reg_n_0_[2] ,\axi_wstrb_o_reg_n_0_[1] ,\axi_wstrb_o_reg_n_0_[0] }),
        .s_wvalid(axi_wvalid_o_reg_n_0));
  (* ADDR_WIDTH = "4" *) 
  (* DONT_TOUCH *) 
  (* FIFO_DEPTH = "16" *) 
  (* KEEP_OFFSET = "41" *) 
  (* LAST_OFFSET = "45" *) 
  (* N = "3" *) 
  (* STRB_OFFSET = "37" *) 
  (* TID_OFFSET = "46" *) 
  (* TID_WIDTH = "2" *) 
  (* UPSB_OFFSET = "32" *) 
  (* USER_OFFSET = "48" *) 
  (* USER_WIDTH = "2" *) 
  (* WIDTH = "50" *) 
  (* hi_req_mask = "3'b000" *) 
  (* last_support = "3'b000" *) 
  (* pADDR_WIDTH = "15" *) 
  (* pDATA_WIDTH = "32" *) 
  (* pUSER_PROJECT_SIDEBAND_WIDTH = "5" *) 
  (* req_mask = "3'b011" *) 
  design_1_ps_axil_0_0_AXIS_SWz PL_AS
       (.aa_as_tdata(aa_as_tdata),
        .aa_as_tkeep(aa_as_tkeep),
        .aa_as_tlast(aa_as_tlast),
        .aa_as_tready(aa_as_tready),
        .aa_as_tstrb(aa_as_tstrb),
        .aa_as_tuser(aa_as_tuser),
        .aa_as_tvalid(aa_as_tvalid),
        .ad_as_tready(outStream_tready),
        .as_aa_tdata(as_aa_tdata),
        .as_aa_tkeep(as_aa_tkeep),
        .as_aa_tlast(as_aa_tlast),
        .as_aa_tready(as_aa_tready),
        .as_aa_tstrb(as_aa_tstrb),
        .as_aa_tuser(as_aa_tuser),
        .as_aa_tvalid(as_aa_tvalid),
        .as_ad_tdata(outStream_tdata),
        .as_ad_tkeep(outStream_tkeep),
        .as_ad_tlast(outStream_tlast),
        .as_ad_tstrb(outStream_tstrb),
        .as_ad_tuser(outStream_tuser),
        .as_ad_tvalid(outStream_tvalid),
        .as_is_tdata(as_is_tdata),
        .as_is_tid(as_is_tid),
        .as_is_tkeep(as_is_tkeep),
        .as_is_tlast(as_is_tlast),
        .as_is_tready(as_is_tready),
        .as_is_tstrb(as_is_tstrb),
        .as_is_tupsb(as_is_tupsb),
        .as_is_tuser(as_is_tuser),
        .as_is_tvalid(as_is_tvalid),
        .as_la_tready(NLW_PL_AS_as_la_tready_UNCONNECTED),
        .as_up_tdata(updma_so_tdata),
        .as_up_tkeep(updma_so_tkeep),
        .as_up_tlast(updma_so_tlast),
        .as_up_tready(updma_si_tready),
        .as_up_tstrb(updma_so_tstrb),
        .as_up_tupsb(updma_so_tuser[6:2]),
        .as_up_tuser(updma_so_tuser[1:0]),
        .as_up_tvalid(updma_so_tvalid),
        .axi_araddr({\axi_araddr_o_reg_n_0_[14] ,\axi_araddr_o_reg_n_0_[13] ,\axi_araddr_o_reg_n_0_[12] ,\axi_araddr_o_reg_n_0_[11] ,\axi_araddr_o_reg_n_0_[10] ,\axi_araddr_o_reg_n_0_[9] ,\axi_araddr_o_reg_n_0_[8] ,\axi_araddr_o_reg_n_0_[7] ,\axi_araddr_o_reg_n_0_[6] ,\axi_araddr_o_reg_n_0_[5] ,\axi_araddr_o_reg_n_0_[4] ,\axi_araddr_o_reg_n_0_[3] ,\axi_araddr_o_reg_n_0_[2] ,\axi_araddr_o_reg_n_0_[1] ,\axi_araddr_o_reg_n_0_[0] }),
        .axi_arready(axi_arready0),
        .axi_arvalid(axi_arvalid_o_reg_n_0),
        .axi_awaddr({\axi_awaddr_o_reg_n_0_[14] ,\axi_awaddr_o_reg_n_0_[13] ,\axi_awaddr_o_reg_n_0_[12] ,\axi_awaddr_o_reg_n_0_[11] ,\axi_awaddr_o_reg_n_0_[10] ,\axi_awaddr_o_reg_n_0_[9] ,\axi_awaddr_o_reg_n_0_[8] ,\axi_awaddr_o_reg_n_0_[7] ,\axi_awaddr_o_reg_n_0_[6] ,\axi_awaddr_o_reg_n_0_[5] ,\axi_awaddr_o_reg_n_0_[4] ,\axi_awaddr_o_reg_n_0_[3] ,\axi_awaddr_o_reg_n_0_[2] ,\axi_awaddr_o_reg_n_0_[1] ,\axi_awaddr_o_reg_n_0_[0] }),
        .axi_awready(axi_awready0),
        .axi_awvalid(axi_awvalid_o_reg_n_0),
        .axi_rdata(axi_rdata0),
        .axi_reset_n(axi_reset_n),
        .axi_rready(axi_rready_o_reg_n_0),
        .axi_rvalid(axi_rvalid0),
        .axi_wdata({\axi_wdata_o_reg_n_0_[31] ,\axi_wdata_o_reg_n_0_[30] ,\axi_wdata_o_reg_n_0_[29] ,\axi_wdata_o_reg_n_0_[28] ,\axi_wdata_o_reg_n_0_[27] ,\axi_wdata_o_reg_n_0_[26] ,\axi_wdata_o_reg_n_0_[25] ,\axi_wdata_o_reg_n_0_[24] ,\axi_wdata_o_reg_n_0_[23] ,\axi_wdata_o_reg_n_0_[22] ,\axi_wdata_o_reg_n_0_[21] ,\axi_wdata_o_reg_n_0_[20] ,\axi_wdata_o_reg_n_0_[19] ,\axi_wdata_o_reg_n_0_[18] ,\axi_wdata_o_reg_n_0_[17] ,\axi_wdata_o_reg_n_0_[16] ,\axi_wdata_o_reg_n_0_[15] ,\axi_wdata_o_reg_n_0_[14] ,\axi_wdata_o_reg_n_0_[13] ,\axi_wdata_o_reg_n_0_[12] ,\axi_wdata_o_reg_n_0_[11] ,\axi_wdata_o_reg_n_0_[10] ,\axi_wdata_o_reg_n_0_[9] ,\axi_wdata_o_reg_n_0_[8] ,\axi_wdata_o_reg_n_0_[7] ,\axi_wdata_o_reg_n_0_[6] ,\axi_wdata_o_reg_n_0_[5] ,\axi_wdata_o_reg_n_0_[4] ,\axi_wdata_o_reg_n_0_[3] ,\axi_wdata_o_reg_n_0_[2] ,\axi_wdata_o_reg_n_0_[1] ,\axi_wdata_o_reg_n_0_[0] }),
        .axi_wready(axi_wready0),
        .axi_wstrb({\axi_wstrb_o_reg_n_0_[3] ,\axi_wstrb_o_reg_n_0_[2] ,\axi_wstrb_o_reg_n_0_[1] ,\axi_wstrb_o_reg_n_0_[0] }),
        .axi_wvalid(axi_wvalid_o_reg_n_0),
        .axis_clk(axis_clk),
        .axis_rst_n(axis_rst_n),
        .cc_as_enable(as_enable_o),
        .is_as_tdata(is_as_tdata),
        .is_as_tid(is_as_tid),
        .is_as_tkeep(is_as_tkeep),
        .is_as_tlast(is_as_tlast),
        .is_as_tready(is_as_tready),
        .is_as_tstrb(is_as_tstrb),
        .is_as_tupsb(is_as_tupsb),
        .is_as_tuser(is_as_tuser),
        .is_as_tvalid(is_as_tvalid),
        .la_as_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .la_as_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .la_as_tlast(1'b0),
        .la_as_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .la_as_tuser({1'b0,1'b0}),
        .la_as_tvalid(1'b0),
        .la_hpri_req(1'b0),
        .up_as_tdata(updma_si_tdata),
        .up_as_tkeep(updma_si_tkeep),
        .up_as_tlast(updma_si_tlast),
        .up_as_tready(updma_so_tready),
        .up_as_tstrb(updma_si_tstrb),
        .up_as_tupsb(updma_si_tuser[6:2]),
        .up_as_tuser(updma_si_tuser[1:0]),
        .up_as_tvalid(updma_si_tvalid),
        .up_hpri_req(1'b0));
  design_1_ps_axil_0_0_IO_SERDES PL_IS
       (.D(axi_rdata[1:0]),
        .Q({\axi_awaddr_o_reg_n_0_[11] ,\axi_awaddr_o_reg_n_0_[10] ,\axi_awaddr_o_reg_n_0_[9] ,\axi_awaddr_o_reg_n_0_[8] ,\axi_awaddr_o_reg_n_0_[7] ,\axi_awaddr_o_reg_n_0_[6] ,\axi_awaddr_o_reg_n_0_[5] ,\axi_awaddr_o_reg_n_0_[4] ,\axi_awaddr_o_reg_n_0_[3] ,\axi_awaddr_o_reg_n_0_[2] }),
        .aa_enable_o(aa_enable_o),
        .as_enable_o(as_enable_o),
        .as_is_tupsb(as_is_tupsb),
        .as_is_tvalid(as_is_tvalid),
        .axi_clk(axi_clk),
        .axi_rdata(axi_rdata0[1:0]),
        .axi_reset_n(axi_reset_n),
        .axi_reset_n_0(PL_IS_n_0),
        .axis_clk(axis_clk),
        .axis_rst_n(axis_rst_n),
        .caravel_mprj_in(caravel_mprj_in),
        .caravel_mprj_out(caravel_mprj_out),
        .is_as_tdata(is_as_tdata),
        .\is_as_tready_out_reg[0]_0 (is_as_tready),
        .is_as_tupsb(is_as_tupsb),
        .is_enable_o(is_enable_o),
        .is_ioclk(is_ioclk),
        .\pre_as_is_tdata_buf_reg[31]_0 (as_is_tdata),
        .\pre_as_is_tid_tuser_buf_reg[3]_0 ({as_is_tid,as_is_tuser}),
        .\pre_as_is_tkeep_buf_reg[3]_0 (as_is_tkeep),
        .\pre_as_is_tstrb_buf_reg[3]_0 (as_is_tstrb),
        .\pre_as_is_tupsb_tlast_tvalid_tready_buf_reg[2]_0 ({as_is_tlast,as_is_tready}),
        .\rx_sync_fifo_reg[2] ({is_as_tlast,is_as_tvalid}),
        .\rx_sync_fifo_reg[3] (is_as_tstrb),
        .\rx_sync_fifo_reg[3]_0 (is_as_tkeep),
        .\rx_sync_fifo_reg[3]_1 ({is_as_tid,is_as_tuser}),
        .rxen_ctl_reg_0(\axi_wstrb_o_reg_n_0_[0] ),
        .s_awvalid(axi_awvalid_o_reg_n_0),
        .s_rdata(axi_rdata1[1:0]),
        .s_wvalid(axi_wvalid_o_reg_n_0),
        .txen_ctl_reg_0({\axi_wdata_o_reg_n_0_[1] ,\axi_wdata_o_reg_n_0_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(getinstream_U0_sts_clear),
        .I1(sts_clear_c_full_n),
        .I2(getinstream_U0_sts_clear_c_write),
        .I3(LA_DMA_n_1),
        .O(\SRL_SIG[0][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(LA_DMA_n_1),
        .I1(sts_clear_c_full_n),
        .I2(getinstream_U0_sts_clear_c_write),
        .I3(LA_DMA_n_2),
        .O(\SRL_SIG[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000007000000)) 
    aa_enable_o_i_1
       (.I0(sel0[2]),
        .I1(sel0[1]),
        .I2(sel0[19]),
        .I3(sel0[18]),
        .I4(sel0[17]),
        .I5(aa_enable_o_i_2_n_0),
        .O(aa_enable_o0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    aa_enable_o_i_2
       (.I0(sel0[6]),
        .I1(sel0[3]),
        .I2(sel0[15]),
        .I3(sel0[12]),
        .I4(as_enable_o_i_2_n_0),
        .I5(sel0[9]),
        .O(aa_enable_o_i_2_n_0));
  FDCE aa_enable_o_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(aa_enable_o0),
        .Q(aa_enable_o));
  LUT6 #(
    .INIT(64'h0000008A8A8A8A8A)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(axi_reset_m_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(LA_DMA_n_14),
        .I3(getinstream_U0_ap_ready),
        .I4(LA_DMA_n_6),
        .I5(ap_start),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_sync_reg_getinstream_U0_ap_ready_i_1
       (.I0(LA_DMA_n_6),
        .I1(\getinstream_U0/ap_CS_fsm_state4 ),
        .I2(\getinstream_U0/inStreamTop_TVALID_int_regslice ),
        .I3(axi_reset_m_n),
        .I4(ap_sync_ready),
        .I5(ap_start),
        .O(ap_sync_reg_getinstream_U0_ap_ready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    as_enable_o_i_1
       (.I0(as_enable_o_i_2_n_0),
        .I1(as_enable_o_i_3_n_0),
        .I2(as_enable_o_i_4_n_0),
        .I3(sel0[19]),
        .O(as_enable_o0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    as_enable_o_i_2
       (.I0(as_enable_o_i_5_n_0),
        .I1(sel0[8]),
        .I2(sel0[7]),
        .I3(sel0[11]),
        .I4(sel0[10]),
        .O(as_enable_o_i_2_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    as_enable_o_i_3
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[18]),
        .I4(sel0[17]),
        .I5(as_enable_o_i_6_n_0),
        .O(as_enable_o_i_3_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    as_enable_o_i_4
       (.I0(as_enable_o_i_7_n_0),
        .I1(sel0[17]),
        .I2(sel0[16]),
        .I3(sel0[15]),
        .O(as_enable_o_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    as_enable_o_i_5
       (.I0(sel0[16]),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(sel0[13]),
        .I4(sel0[14]),
        .O(as_enable_o_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    as_enable_o_i_6
       (.I0(sel0[7]),
        .I1(sel0[8]),
        .I2(sel0[6]),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(sel0[3]),
        .O(as_enable_o_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    as_enable_o_i_7
       (.I0(sel0[13]),
        .I1(sel0[14]),
        .I2(sel0[12]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(sel0[9]),
        .O(as_enable_o_i_7_n_0));
  FDCE as_enable_o_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(as_enable_o0),
        .Q(as_enable_o));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[0]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[0] ),
        .O(axi_araddr_o0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[10]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[10] ),
        .O(axi_araddr_o0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[11]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[11] ),
        .O(axi_araddr_o0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[12]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(sel0[0]),
        .O(axi_araddr_o0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[13]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(sel0[1]),
        .O(axi_araddr_o0_in[13]));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \axi_araddr_o[14]_i_1 
       (.I0(\FSM_sequential_axi_fsm_reg[1]_i_3_n_0 ),
        .I1(ps_axi_request_rw_reg_n_0),
        .I2(ps_axi_request_done_reg_n_0),
        .I3(ps_axi_request_reg_n_0),
        .I4(axi_fsm_reg__0[2]),
        .I5(\axi_wdata_o[31]_i_4_n_0 ),
        .O(\axi_araddr_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[14]_i_2 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(sel0[2]),
        .O(axi_araddr_o0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[1]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[1] ),
        .O(axi_araddr_o0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[2]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[2] ),
        .O(axi_araddr_o0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[3]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[3] ),
        .O(axi_araddr_o0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[4]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[4] ),
        .O(axi_araddr_o0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[5]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[5] ),
        .O(axi_araddr_o0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[6]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[6] ),
        .O(axi_araddr_o0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[7]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[7] ),
        .O(axi_araddr_o0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[8]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[8] ),
        .O(axi_araddr_o0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_araddr_o[9]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[1]),
        .I2(\ps_axi_request_add_reg_n_0_[9] ),
        .O(axi_araddr_o0_in[9]));
  FDCE \axi_araddr_o_reg[0] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[0]),
        .Q(\axi_araddr_o_reg_n_0_[0] ));
  FDCE \axi_araddr_o_reg[10] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[10]),
        .Q(\axi_araddr_o_reg_n_0_[10] ));
  FDCE \axi_araddr_o_reg[11] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[11]),
        .Q(\axi_araddr_o_reg_n_0_[11] ));
  FDCE \axi_araddr_o_reg[12] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[12]),
        .Q(\axi_araddr_o_reg_n_0_[12] ));
  FDCE \axi_araddr_o_reg[13] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[13]),
        .Q(\axi_araddr_o_reg_n_0_[13] ));
  FDCE \axi_araddr_o_reg[14] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[14]),
        .Q(\axi_araddr_o_reg_n_0_[14] ));
  FDCE \axi_araddr_o_reg[1] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[1]),
        .Q(\axi_araddr_o_reg_n_0_[1] ));
  FDCE \axi_araddr_o_reg[2] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[2]),
        .Q(\axi_araddr_o_reg_n_0_[2] ));
  FDCE \axi_araddr_o_reg[3] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[3]),
        .Q(\axi_araddr_o_reg_n_0_[3] ));
  FDCE \axi_araddr_o_reg[4] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[4]),
        .Q(\axi_araddr_o_reg_n_0_[4] ));
  FDCE \axi_araddr_o_reg[5] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[5]),
        .Q(\axi_araddr_o_reg_n_0_[5] ));
  FDCE \axi_araddr_o_reg[6] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[6]),
        .Q(\axi_araddr_o_reg_n_0_[6] ));
  FDCE \axi_araddr_o_reg[7] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[7]),
        .Q(\axi_araddr_o_reg_n_0_[7] ));
  FDCE \axi_araddr_o_reg[8] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[8]),
        .Q(\axi_araddr_o_reg_n_0_[8] ));
  FDCE \axi_araddr_o_reg[9] 
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_araddr_o0_in[9]),
        .Q(\axi_araddr_o_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    axi_arvalid_o_i_1
       (.I0(ps_axi_request_done_reg_n_0),
        .I1(ps_axi_request_reg_n_0),
        .I2(axi_fsm_reg__0[2]),
        .I3(axi_fsm_reg__0[1]),
        .O(axi_arvalid_o));
  FDCE axi_arvalid_o_reg
       (.C(axi_clk),
        .CE(\axi_araddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_arvalid_o),
        .Q(axi_arvalid_o_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[0]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[0] ),
        .O(axi_awaddr_o0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[10]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[10] ),
        .O(axi_awaddr_o0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[11]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[11] ),
        .O(axi_awaddr_o0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[12]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(sel0[0]),
        .O(axi_awaddr_o0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[13]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(sel0[1]),
        .O(axi_awaddr_o0_in[13]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \axi_awaddr_o[14]_i_1 
       (.I0(\FSM_sequential_axi_fsm_reg[2]_i_5_n_0 ),
        .I1(ps_axi_request_rw_reg_n_0),
        .I2(ps_axi_request_done_reg_n_0),
        .I3(ps_axi_request_reg_n_0),
        .I4(axi_fsm_reg__0[2]),
        .I5(\axi_wdata_o[31]_i_4_n_0 ),
        .O(\axi_awaddr_o[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[14]_i_2 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(sel0[2]),
        .O(axi_awaddr_o0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[1]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[1] ),
        .O(axi_awaddr_o0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[2]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[2] ),
        .O(axi_awaddr_o0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[3]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[3] ),
        .O(axi_awaddr_o0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[4]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[4] ),
        .O(axi_awaddr_o0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[5]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[5] ),
        .O(axi_awaddr_o0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[6]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[6] ),
        .O(axi_awaddr_o0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[7]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[7] ),
        .O(axi_awaddr_o0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[8]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[8] ),
        .O(axi_awaddr_o0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_awaddr_o[9]_i_1 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_request_add_reg_n_0_[9] ),
        .O(axi_awaddr_o0_in[9]));
  FDCE \axi_awaddr_o_reg[0] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[0]),
        .Q(\axi_awaddr_o_reg_n_0_[0] ));
  FDCE \axi_awaddr_o_reg[10] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[10]),
        .Q(\axi_awaddr_o_reg_n_0_[10] ));
  FDCE \axi_awaddr_o_reg[11] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[11]),
        .Q(\axi_awaddr_o_reg_n_0_[11] ));
  FDCE \axi_awaddr_o_reg[12] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[12]),
        .Q(\axi_awaddr_o_reg_n_0_[12] ));
  FDCE \axi_awaddr_o_reg[13] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[13]),
        .Q(\axi_awaddr_o_reg_n_0_[13] ));
  FDCE \axi_awaddr_o_reg[14] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[14]),
        .Q(\axi_awaddr_o_reg_n_0_[14] ));
  FDCE \axi_awaddr_o_reg[1] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[1]),
        .Q(\axi_awaddr_o_reg_n_0_[1] ));
  FDCE \axi_awaddr_o_reg[2] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[2]),
        .Q(\axi_awaddr_o_reg_n_0_[2] ));
  FDCE \axi_awaddr_o_reg[3] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[3]),
        .Q(\axi_awaddr_o_reg_n_0_[3] ));
  FDCE \axi_awaddr_o_reg[4] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[4]),
        .Q(\axi_awaddr_o_reg_n_0_[4] ));
  FDCE \axi_awaddr_o_reg[5] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[5]),
        .Q(\axi_awaddr_o_reg_n_0_[5] ));
  FDCE \axi_awaddr_o_reg[6] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[6]),
        .Q(\axi_awaddr_o_reg_n_0_[6] ));
  FDCE \axi_awaddr_o_reg[7] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[7]),
        .Q(\axi_awaddr_o_reg_n_0_[7] ));
  FDCE \axi_awaddr_o_reg[8] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[8]),
        .Q(\axi_awaddr_o_reg_n_0_[8] ));
  FDCE \axi_awaddr_o_reg[9] 
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awaddr_o0_in[9]),
        .Q(\axi_awaddr_o_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'h10)) 
    axi_awvalid_o_i_1
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(ps_axi_request_rw_reg_n_0),
        .O(axi_awvalid_o));
  FDCE axi_awvalid_o_reg
       (.C(axi_clk),
        .CE(\axi_awaddr_o[14]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_awvalid_o),
        .Q(axi_awvalid_o_reg_n_0));
  LUT6 #(
    .INIT(64'h404040FF40404000)) 
    axi_rready_o_i_1
       (.I0(ps_axi_request_done_reg_n_0),
        .I1(ps_axi_request_reg_n_0),
        .I2(axi_rready_o_i_2_n_0),
        .I3(axi_rready_o_i_3_n_0),
        .I4(ps_axi_rdata_2),
        .I5(axi_rready_o_reg_n_0),
        .O(axi_rready_o_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT2 #(
    .INIT(4'h1)) 
    axi_rready_o_i_2
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[2]),
        .O(axi_rready_o_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    axi_rready_o_i_3
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(axi_fsm_reg__0[2]),
        .I3(ps_axi_request_reg_n_0),
        .I4(ps_axi_request_done_reg_n_0),
        .I5(ps_axi_request_rw_reg_n_0),
        .O(axi_rready_o_i_3_n_0));
  FDCE axi_rready_o_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(axi_rready_o_i_1_n_0),
        .Q(axi_rready_o_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[0]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[0] ),
        .O(axi_wdata_o0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[10]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[10] ),
        .O(axi_wdata_o0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[11]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[11] ),
        .O(axi_wdata_o0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[12]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[12] ),
        .O(axi_wdata_o0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[13]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[13] ),
        .O(axi_wdata_o0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[14]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[14] ),
        .O(axi_wdata_o0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[15]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[15] ),
        .O(axi_wdata_o0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[16]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[16] ),
        .O(axi_wdata_o0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[17]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[17] ),
        .O(axi_wdata_o0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[18]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[18] ),
        .O(axi_wdata_o0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[19]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[19] ),
        .O(axi_wdata_o0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[1]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[1] ),
        .O(axi_wdata_o0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[20]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[20] ),
        .O(axi_wdata_o0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[21]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[21] ),
        .O(axi_wdata_o0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[22]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[22] ),
        .O(axi_wdata_o0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[23]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[23] ),
        .O(axi_wdata_o0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[24]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[24] ),
        .O(axi_wdata_o0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[25]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[25] ),
        .O(axi_wdata_o0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[26]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[26] ),
        .O(axi_wdata_o0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[27]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[27] ),
        .O(axi_wdata_o0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[28]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[28] ),
        .O(axi_wdata_o0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[29]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[29] ),
        .O(axi_wdata_o0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[2]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[2] ),
        .O(axi_wdata_o0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[30]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[30] ),
        .O(axi_wdata_o0_in[30]));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \axi_wdata_o[31]_i_1 
       (.I0(\axi_wdata_o[31]_i_3_n_0 ),
        .I1(ps_axi_request_rw_reg_n_0),
        .I2(ps_axi_request_done_reg_n_0),
        .I3(ps_axi_request_reg_n_0),
        .I4(axi_fsm_reg__0[2]),
        .I5(\axi_wdata_o[31]_i_4_n_0 ),
        .O(\axi_wdata_o[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[31]_i_2 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[31] ),
        .O(axi_wdata_o0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'h14100000)) 
    \axi_wdata_o[31]_i_3 
       (.I0(axi_fsm_reg__0[2]),
        .I1(axi_fsm_reg__0[0]),
        .I2(axi_fsm_reg__0[1]),
        .I3(axi_awready__3),
        .I4(axi_wready__3),
        .O(\axi_wdata_o[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi_wdata_o[31]_i_4 
       (.I0(axi_fsm_reg__0[0]),
        .I1(axi_fsm_reg__0[1]),
        .O(\axi_wdata_o[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[3]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[3] ),
        .O(axi_wdata_o0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[4]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[4] ),
        .O(axi_wdata_o0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[5]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[5] ),
        .O(axi_wdata_o0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[6]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[6] ),
        .O(axi_wdata_o0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[7]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[7] ),
        .O(axi_wdata_o0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[8]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[8] ),
        .O(axi_wdata_o0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wdata_o[9]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wdata_reg_n_0_[9] ),
        .O(axi_wdata_o0_in[9]));
  FDCE \axi_wdata_o_reg[0] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[0]),
        .Q(\axi_wdata_o_reg_n_0_[0] ));
  FDCE \axi_wdata_o_reg[10] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[10]),
        .Q(\axi_wdata_o_reg_n_0_[10] ));
  FDCE \axi_wdata_o_reg[11] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[11]),
        .Q(\axi_wdata_o_reg_n_0_[11] ));
  FDCE \axi_wdata_o_reg[12] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[12]),
        .Q(\axi_wdata_o_reg_n_0_[12] ));
  FDCE \axi_wdata_o_reg[13] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[13]),
        .Q(\axi_wdata_o_reg_n_0_[13] ));
  FDCE \axi_wdata_o_reg[14] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[14]),
        .Q(\axi_wdata_o_reg_n_0_[14] ));
  FDCE \axi_wdata_o_reg[15] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[15]),
        .Q(\axi_wdata_o_reg_n_0_[15] ));
  FDCE \axi_wdata_o_reg[16] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[16]),
        .Q(\axi_wdata_o_reg_n_0_[16] ));
  FDCE \axi_wdata_o_reg[17] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[17]),
        .Q(\axi_wdata_o_reg_n_0_[17] ));
  FDCE \axi_wdata_o_reg[18] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[18]),
        .Q(\axi_wdata_o_reg_n_0_[18] ));
  FDCE \axi_wdata_o_reg[19] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[19]),
        .Q(\axi_wdata_o_reg_n_0_[19] ));
  FDCE \axi_wdata_o_reg[1] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[1]),
        .Q(\axi_wdata_o_reg_n_0_[1] ));
  FDCE \axi_wdata_o_reg[20] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[20]),
        .Q(\axi_wdata_o_reg_n_0_[20] ));
  FDCE \axi_wdata_o_reg[21] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[21]),
        .Q(\axi_wdata_o_reg_n_0_[21] ));
  FDCE \axi_wdata_o_reg[22] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[22]),
        .Q(\axi_wdata_o_reg_n_0_[22] ));
  FDCE \axi_wdata_o_reg[23] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[23]),
        .Q(\axi_wdata_o_reg_n_0_[23] ));
  FDCE \axi_wdata_o_reg[24] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[24]),
        .Q(\axi_wdata_o_reg_n_0_[24] ));
  FDCE \axi_wdata_o_reg[25] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[25]),
        .Q(\axi_wdata_o_reg_n_0_[25] ));
  FDCE \axi_wdata_o_reg[26] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[26]),
        .Q(\axi_wdata_o_reg_n_0_[26] ));
  FDCE \axi_wdata_o_reg[27] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[27]),
        .Q(\axi_wdata_o_reg_n_0_[27] ));
  FDCE \axi_wdata_o_reg[28] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[28]),
        .Q(\axi_wdata_o_reg_n_0_[28] ));
  FDCE \axi_wdata_o_reg[29] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[29]),
        .Q(\axi_wdata_o_reg_n_0_[29] ));
  FDCE \axi_wdata_o_reg[2] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[2]),
        .Q(\axi_wdata_o_reg_n_0_[2] ));
  FDCE \axi_wdata_o_reg[30] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[30]),
        .Q(\axi_wdata_o_reg_n_0_[30] ));
  FDCE \axi_wdata_o_reg[31] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[31]),
        .Q(\axi_wdata_o_reg_n_0_[31] ));
  FDCE \axi_wdata_o_reg[3] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[3]),
        .Q(\axi_wdata_o_reg_n_0_[3] ));
  FDCE \axi_wdata_o_reg[4] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[4]),
        .Q(\axi_wdata_o_reg_n_0_[4] ));
  FDCE \axi_wdata_o_reg[5] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[5]),
        .Q(\axi_wdata_o_reg_n_0_[5] ));
  FDCE \axi_wdata_o_reg[6] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[6]),
        .Q(\axi_wdata_o_reg_n_0_[6] ));
  FDCE \axi_wdata_o_reg[7] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[7]),
        .Q(\axi_wdata_o_reg_n_0_[7] ));
  FDCE \axi_wdata_o_reg[8] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[8]),
        .Q(\axi_wdata_o_reg_n_0_[8] ));
  FDCE \axi_wdata_o_reg[9] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wdata_o0_in[9]),
        .Q(\axi_wdata_o_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wstrb_o[0]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wstrb_reg_n_0_[0] ),
        .O(axi_wstrb_o[0]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wstrb_o[1]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wstrb_reg_n_0_[1] ),
        .O(axi_wstrb_o[1]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wstrb_o[2]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wstrb_reg_n_0_[2] ),
        .O(axi_wstrb_o[2]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_wstrb_o[3]_i_1 
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(\ps_axi_wstrb_reg_n_0_[3] ),
        .O(axi_wstrb_o[3]));
  FDCE \axi_wstrb_o_reg[0] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wstrb_o[0]),
        .Q(\axi_wstrb_o_reg_n_0_[0] ));
  FDCE \axi_wstrb_o_reg[1] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wstrb_o[1]),
        .Q(\axi_wstrb_o_reg_n_0_[1] ));
  FDCE \axi_wstrb_o_reg[2] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wstrb_o[2]),
        .Q(\axi_wstrb_o_reg_n_0_[2] ));
  FDCE \axi_wstrb_o_reg[3] 
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wstrb_o[3]),
        .Q(\axi_wstrb_o_reg_n_0_[3] ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'h10)) 
    axi_wvalid_o_i_1
       (.I0(axi_fsm_reg__0[1]),
        .I1(axi_fsm_reg__0[0]),
        .I2(ps_axi_request_rw_reg_n_0),
        .O(axi_wvalid_o));
  FDCE axi_wvalid_o_reg
       (.C(axi_clk),
        .CE(\axi_wdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(axi_wvalid_o),
        .Q(axi_wvalid_o_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    is_enable_o_i_1
       (.I0(as_enable_o_i_2_n_0),
        .I1(is_enable_o_i_2_n_0),
        .I2(as_enable_o_i_4_n_0),
        .I3(sel0[19]),
        .O(is_enable_o0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    is_enable_o_i_2
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[18]),
        .I4(sel0[17]),
        .I5(as_enable_o_i_6_n_0),
        .O(is_enable_o_i_2_n_0));
  FDCE is_enable_o_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(is_enable_o0),
        .Q(is_enable_o));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[10]_i_1 
       (.I0(axi_rdata0[10]),
        .I1(as_enable_o),
        .I2(axi_rdata1[10]),
        .I3(aa_enable_o),
        .O(axi_rdata[10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[11]_i_1 
       (.I0(axi_rdata0[11]),
        .I1(as_enable_o),
        .I2(axi_rdata1[11]),
        .I3(aa_enable_o),
        .O(axi_rdata[11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[12]_i_1 
       (.I0(axi_rdata0[12]),
        .I1(as_enable_o),
        .I2(axi_rdata1[12]),
        .I3(aa_enable_o),
        .O(axi_rdata[12]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[13]_i_1 
       (.I0(axi_rdata0[13]),
        .I1(as_enable_o),
        .I2(axi_rdata1[13]),
        .I3(aa_enable_o),
        .O(axi_rdata[13]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[14]_i_1 
       (.I0(axi_rdata0[14]),
        .I1(as_enable_o),
        .I2(axi_rdata1[14]),
        .I3(aa_enable_o),
        .O(axi_rdata[14]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[15]_i_1 
       (.I0(axi_rdata0[15]),
        .I1(as_enable_o),
        .I2(axi_rdata1[15]),
        .I3(aa_enable_o),
        .O(axi_rdata[15]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[16]_i_1 
       (.I0(axi_rdata0[16]),
        .I1(as_enable_o),
        .I2(axi_rdata1[16]),
        .I3(aa_enable_o),
        .O(axi_rdata[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[17]_i_1 
       (.I0(axi_rdata0[17]),
        .I1(as_enable_o),
        .I2(axi_rdata1[17]),
        .I3(aa_enable_o),
        .O(axi_rdata[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[18]_i_1 
       (.I0(axi_rdata0[18]),
        .I1(as_enable_o),
        .I2(axi_rdata1[18]),
        .I3(aa_enable_o),
        .O(axi_rdata[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[19]_i_1 
       (.I0(axi_rdata0[19]),
        .I1(as_enable_o),
        .I2(axi_rdata1[19]),
        .I3(aa_enable_o),
        .O(axi_rdata[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[20]_i_1 
       (.I0(axi_rdata0[20]),
        .I1(as_enable_o),
        .I2(axi_rdata1[20]),
        .I3(aa_enable_o),
        .O(axi_rdata[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[21]_i_1 
       (.I0(axi_rdata0[21]),
        .I1(as_enable_o),
        .I2(axi_rdata1[21]),
        .I3(aa_enable_o),
        .O(axi_rdata[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[22]_i_1 
       (.I0(axi_rdata0[22]),
        .I1(as_enable_o),
        .I2(axi_rdata1[22]),
        .I3(aa_enable_o),
        .O(axi_rdata[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[23]_i_1 
       (.I0(axi_rdata0[23]),
        .I1(as_enable_o),
        .I2(axi_rdata1[23]),
        .I3(aa_enable_o),
        .O(axi_rdata[23]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[24]_i_1 
       (.I0(axi_rdata0[24]),
        .I1(as_enable_o),
        .I2(axi_rdata1[24]),
        .I3(aa_enable_o),
        .O(axi_rdata[24]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[25]_i_1 
       (.I0(axi_rdata0[25]),
        .I1(as_enable_o),
        .I2(axi_rdata1[25]),
        .I3(aa_enable_o),
        .O(axi_rdata[25]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[26]_i_1 
       (.I0(axi_rdata0[26]),
        .I1(as_enable_o),
        .I2(axi_rdata1[26]),
        .I3(aa_enable_o),
        .O(axi_rdata[26]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[27]_i_1 
       (.I0(axi_rdata0[27]),
        .I1(as_enable_o),
        .I2(axi_rdata1[27]),
        .I3(aa_enable_o),
        .O(axi_rdata[27]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[28]_i_1 
       (.I0(axi_rdata0[28]),
        .I1(as_enable_o),
        .I2(axi_rdata1[28]),
        .I3(aa_enable_o),
        .O(axi_rdata[28]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[29]_i_1 
       (.I0(axi_rdata0[29]),
        .I1(as_enable_o),
        .I2(axi_rdata1[29]),
        .I3(aa_enable_o),
        .O(axi_rdata[29]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[2]_i_1 
       (.I0(axi_rdata0[2]),
        .I1(as_enable_o),
        .I2(axi_rdata1[2]),
        .I3(aa_enable_o),
        .O(axi_rdata[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[30]_i_1 
       (.I0(axi_rdata0[30]),
        .I1(as_enable_o),
        .I2(axi_rdata1[30]),
        .I3(aa_enable_o),
        .O(axi_rdata[30]));
  LUT5 #(
    .INIT(32'h000CA000)) 
    \ps_axi_rdata[31]_i_1 
       (.I0(ps_axi_request_done018_out),
        .I1(axi_rvalid__3),
        .I2(axi_fsm_reg__0[1]),
        .I3(axi_fsm_reg__0[0]),
        .I4(axi_fsm_reg__0[2]),
        .O(ps_axi_rdata_2));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[31]_i_2 
       (.I0(axi_rdata0[31]),
        .I1(as_enable_o),
        .I2(axi_rdata1[31]),
        .I3(aa_enable_o),
        .O(axi_rdata[31]));
  LUT6 #(
    .INIT(64'hFFEAEAEA00000000)) 
    \ps_axi_rdata[31]_i_3 
       (.I0(is_enable_o),
        .I1(as_enable_o),
        .I2(axi_arready0),
        .I3(aa_enable_o),
        .I4(axi_arready1),
        .I5(axi_rvalid__3),
        .O(ps_axi_request_done018_out));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[3]_i_1 
       (.I0(axi_rdata0[3]),
        .I1(as_enable_o),
        .I2(axi_rdata1[3]),
        .I3(aa_enable_o),
        .O(axi_rdata[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[4]_i_1 
       (.I0(axi_rdata0[4]),
        .I1(as_enable_o),
        .I2(axi_rdata1[4]),
        .I3(aa_enable_o),
        .O(axi_rdata[4]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[5]_i_1 
       (.I0(axi_rdata0[5]),
        .I1(as_enable_o),
        .I2(axi_rdata1[5]),
        .I3(aa_enable_o),
        .O(axi_rdata[5]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[6]_i_1 
       (.I0(axi_rdata0[6]),
        .I1(as_enable_o),
        .I2(axi_rdata1[6]),
        .I3(aa_enable_o),
        .O(axi_rdata[6]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[7]_i_1 
       (.I0(axi_rdata0[7]),
        .I1(as_enable_o),
        .I2(axi_rdata1[7]),
        .I3(aa_enable_o),
        .O(axi_rdata[7]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[8]_i_1 
       (.I0(axi_rdata0[8]),
        .I1(as_enable_o),
        .I2(axi_rdata1[8]),
        .I3(aa_enable_o),
        .O(axi_rdata[8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ps_axi_rdata[9]_i_1 
       (.I0(axi_rdata0[9]),
        .I1(as_enable_o),
        .I2(axi_rdata1[9]),
        .I3(aa_enable_o),
        .O(axi_rdata[9]));
  FDCE \ps_axi_rdata_reg[0] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[0]),
        .Q(ps_axi_rdata[0]));
  FDCE \ps_axi_rdata_reg[10] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[10]),
        .Q(ps_axi_rdata[10]));
  FDCE \ps_axi_rdata_reg[11] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[11]),
        .Q(ps_axi_rdata[11]));
  FDCE \ps_axi_rdata_reg[12] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[12]),
        .Q(ps_axi_rdata[12]));
  FDCE \ps_axi_rdata_reg[13] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[13]),
        .Q(ps_axi_rdata[13]));
  FDCE \ps_axi_rdata_reg[14] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[14]),
        .Q(ps_axi_rdata[14]));
  FDCE \ps_axi_rdata_reg[15] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[15]),
        .Q(ps_axi_rdata[15]));
  FDCE \ps_axi_rdata_reg[16] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[16]),
        .Q(ps_axi_rdata[16]));
  FDCE \ps_axi_rdata_reg[17] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[17]),
        .Q(ps_axi_rdata[17]));
  FDCE \ps_axi_rdata_reg[18] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[18]),
        .Q(ps_axi_rdata[18]));
  FDCE \ps_axi_rdata_reg[19] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[19]),
        .Q(ps_axi_rdata[19]));
  FDCE \ps_axi_rdata_reg[1] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[1]),
        .Q(ps_axi_rdata[1]));
  FDCE \ps_axi_rdata_reg[20] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[20]),
        .Q(ps_axi_rdata[20]));
  FDCE \ps_axi_rdata_reg[21] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[21]),
        .Q(ps_axi_rdata[21]));
  FDCE \ps_axi_rdata_reg[22] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[22]),
        .Q(ps_axi_rdata[22]));
  FDCE \ps_axi_rdata_reg[23] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[23]),
        .Q(ps_axi_rdata[23]));
  FDCE \ps_axi_rdata_reg[24] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[24]),
        .Q(ps_axi_rdata[24]));
  FDCE \ps_axi_rdata_reg[25] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[25]),
        .Q(ps_axi_rdata[25]));
  FDCE \ps_axi_rdata_reg[26] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[26]),
        .Q(ps_axi_rdata[26]));
  FDCE \ps_axi_rdata_reg[27] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[27]),
        .Q(ps_axi_rdata[27]));
  FDCE \ps_axi_rdata_reg[28] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[28]),
        .Q(ps_axi_rdata[28]));
  FDCE \ps_axi_rdata_reg[29] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[29]),
        .Q(ps_axi_rdata[29]));
  FDCE \ps_axi_rdata_reg[2] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[2]),
        .Q(ps_axi_rdata[2]));
  FDCE \ps_axi_rdata_reg[30] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[30]),
        .Q(ps_axi_rdata[30]));
  FDCE \ps_axi_rdata_reg[31] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[31]),
        .Q(ps_axi_rdata[31]));
  FDCE \ps_axi_rdata_reg[3] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[3]),
        .Q(ps_axi_rdata[3]));
  FDCE \ps_axi_rdata_reg[4] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[4]),
        .Q(ps_axi_rdata[4]));
  FDCE \ps_axi_rdata_reg[5] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[5]),
        .Q(ps_axi_rdata[5]));
  FDCE \ps_axi_rdata_reg[6] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[6]),
        .Q(ps_axi_rdata[6]));
  FDCE \ps_axi_rdata_reg[7] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[7]),
        .Q(ps_axi_rdata[7]));
  FDCE \ps_axi_rdata_reg[8] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[8]),
        .Q(ps_axi_rdata[8]));
  FDCE \ps_axi_rdata_reg[9] 
       (.C(axi_clk),
        .CE(ps_axi_rdata_2),
        .CLR(PL_IS_n_0),
        .D(axi_rdata[9]),
        .Q(ps_axi_rdata[9]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_araddr[0]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[0]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_axi_araddr[10]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[10]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(s_axi_araddr[11]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[11]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(s_axi_araddr[12]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[12]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[13]_i_1 
       (.I0(s_axi_awaddr[13]),
        .I1(s_axi_araddr[13]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[13]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(s_axi_araddr[14]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[14]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(s_axi_araddr[15]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[15]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(s_axi_araddr[16]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[16]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(s_axi_araddr[17]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[17]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(s_axi_araddr[18]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[18]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(s_axi_araddr[19]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[19]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_araddr[1]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[1]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(s_axi_araddr[20]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[20]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(s_axi_araddr[21]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[21]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(s_axi_araddr[22]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[22]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(s_axi_araddr[23]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[23]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(s_axi_araddr[24]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[24]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(s_axi_araddr[25]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[25]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(s_axi_araddr[26]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[26]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(s_axi_araddr[27]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[27]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(s_axi_araddr[28]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[28]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(s_axi_araddr[29]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[29]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(s_axi_araddr[2]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[2]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(s_axi_araddr[30]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \ps_axi_request_add[31]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_fsm_reg[1]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(s_axi_rready),
        .I4(ps_axi_request_done_reg_n_0),
        .I5(\ps_axi_request_add[31]_i_3_n_0 ),
        .O(\ps_axi_request_add[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[31]_i_2 
       (.I0(s_axi_awaddr[31]),
        .I1(s_axi_araddr[31]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[31]));
  LUT6 #(
    .INIT(64'h000000F0000000EE)) 
    \ps_axi_request_add[31]_i_3 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(ps_axi_request_done_reg_n_0),
        .I3(ps_axi_fsm_reg[0]),
        .I4(ps_axi_fsm_reg[2]),
        .I5(ps_axi_fsm_reg[1]),
        .O(\ps_axi_request_add[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_axi_araddr[3]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[3]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(s_axi_araddr[4]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[4]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(s_axi_araddr[5]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[5]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(s_axi_araddr[6]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[6]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(s_axi_araddr[7]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[7]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(s_axi_araddr[8]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[8]));
  LUT5 #(
    .INIT(32'h000A000C)) 
    \ps_axi_request_add[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(s_axi_araddr[9]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(s_axi_awvalid),
        .O(ps_axi_request_add[9]));
  FDCE \ps_axi_request_add_reg[0] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[0]),
        .Q(\ps_axi_request_add_reg_n_0_[0] ));
  FDCE \ps_axi_request_add_reg[10] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[10]),
        .Q(\ps_axi_request_add_reg_n_0_[10] ));
  FDCE \ps_axi_request_add_reg[11] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[11]),
        .Q(\ps_axi_request_add_reg_n_0_[11] ));
  FDCE \ps_axi_request_add_reg[12] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[12]),
        .Q(sel0[0]));
  FDCE \ps_axi_request_add_reg[13] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[13]),
        .Q(sel0[1]));
  FDCE \ps_axi_request_add_reg[14] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[14]),
        .Q(sel0[2]));
  FDCE \ps_axi_request_add_reg[15] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[15]),
        .Q(sel0[3]));
  FDCE \ps_axi_request_add_reg[16] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[16]),
        .Q(sel0[4]));
  FDCE \ps_axi_request_add_reg[17] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[17]),
        .Q(sel0[5]));
  FDCE \ps_axi_request_add_reg[18] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[18]),
        .Q(sel0[6]));
  FDCE \ps_axi_request_add_reg[19] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[19]),
        .Q(sel0[7]));
  FDCE \ps_axi_request_add_reg[1] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[1]),
        .Q(\ps_axi_request_add_reg_n_0_[1] ));
  FDCE \ps_axi_request_add_reg[20] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[20]),
        .Q(sel0[8]));
  FDCE \ps_axi_request_add_reg[21] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[21]),
        .Q(sel0[9]));
  FDCE \ps_axi_request_add_reg[22] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[22]),
        .Q(sel0[10]));
  FDCE \ps_axi_request_add_reg[23] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[23]),
        .Q(sel0[11]));
  FDCE \ps_axi_request_add_reg[24] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[24]),
        .Q(sel0[12]));
  FDCE \ps_axi_request_add_reg[25] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[25]),
        .Q(sel0[13]));
  FDCE \ps_axi_request_add_reg[26] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[26]),
        .Q(sel0[14]));
  FDCE \ps_axi_request_add_reg[27] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[27]),
        .Q(sel0[15]));
  FDCE \ps_axi_request_add_reg[28] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[28]),
        .Q(sel0[16]));
  FDCE \ps_axi_request_add_reg[29] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[29]),
        .Q(sel0[17]));
  FDCE \ps_axi_request_add_reg[2] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[2]),
        .Q(\ps_axi_request_add_reg_n_0_[2] ));
  FDCE \ps_axi_request_add_reg[30] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[30]),
        .Q(sel0[18]));
  FDCE \ps_axi_request_add_reg[31] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[31]),
        .Q(sel0[19]));
  FDCE \ps_axi_request_add_reg[3] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[3]),
        .Q(\ps_axi_request_add_reg_n_0_[3] ));
  FDCE \ps_axi_request_add_reg[4] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[4]),
        .Q(\ps_axi_request_add_reg_n_0_[4] ));
  FDCE \ps_axi_request_add_reg[5] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[5]),
        .Q(\ps_axi_request_add_reg_n_0_[5] ));
  FDCE \ps_axi_request_add_reg[6] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[6]),
        .Q(\ps_axi_request_add_reg_n_0_[6] ));
  FDCE \ps_axi_request_add_reg[7] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[7]),
        .Q(\ps_axi_request_add_reg_n_0_[7] ));
  FDCE \ps_axi_request_add_reg[8] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[8]),
        .Q(\ps_axi_request_add_reg_n_0_[8] ));
  FDCE \ps_axi_request_add_reg[9] 
       (.C(axi_clk),
        .CE(\ps_axi_request_add[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_add[9]),
        .Q(\ps_axi_request_add_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hEEEEEFFFEEEEECCC)) 
    ps_axi_request_done_i_1
       (.I0(\axi_wdata_o[31]_i_3_n_0 ),
        .I1(ps_axi_request_done_i_2_n_0),
        .I2(ps_axi_request_done_i_3_n_0),
        .I3(axi_wready__3),
        .I4(ps_axi_request_done_i_5_n_0),
        .I5(ps_axi_request_done_reg_n_0),
        .O(ps_axi_request_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT5 #(
    .INIT(32'hFF800080)) 
    ps_axi_request_done_i_2
       (.I0(ps_axi_request_done018_out),
        .I1(axi_fsm_reg__0[1]),
        .I2(axi_fsm_reg__0[0]),
        .I3(axi_fsm_reg__0[2]),
        .I4(axi_rvalid__3),
        .O(ps_axi_request_done_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ps_axi_request_done_i_3
       (.I0(axi_fsm_reg__0[0]),
        .I1(axi_fsm_reg__0[2]),
        .O(ps_axi_request_done_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ps_axi_request_done_i_4
       (.I0(aa_enable_o),
        .I1(axi_wready1),
        .I2(as_enable_o),
        .I3(axi_wready0),
        .I4(ps_axi_request_done_i_6_n_0),
        .O(axi_wready__3));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'h0000080F)) 
    ps_axi_request_done_i_5
       (.I0(axi_wready__3),
        .I1(axi_awready__3),
        .I2(axi_fsm_reg__0[2]),
        .I3(axi_fsm_reg__0[0]),
        .I4(axi_fsm_reg__0[1]),
        .O(ps_axi_request_done_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ps_axi_request_done_i_6
       (.I0(is_enable_o),
        .I1(axi_wvalid_o_reg_n_0),
        .I2(axi_awvalid_o_reg_n_0),
        .O(ps_axi_request_done_i_6_n_0));
  FDCE ps_axi_request_done_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_done_i_1_n_0),
        .Q(ps_axi_request_done_reg_n_0));
  LUT6 #(
    .INIT(64'hAAEAFFFFAAEA0000)) 
    ps_axi_request_i_1
       (.I0(ps_axi_request_i_2_n_0),
        .I1(ps_axi_request_i_3_n_0),
        .I2(s_axi_arvalid),
        .I3(ps_axi_fsm_reg[2]),
        .I4(ps_axi_request_i_4_n_0),
        .I5(ps_axi_request_reg_n_0),
        .O(ps_axi_request_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ps_axi_request_i_2
       (.I0(ps_axi_fsm_reg[0]),
        .I1(s_axi_wvalid),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .O(ps_axi_request_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ps_axi_request_i_3
       (.I0(ps_axi_fsm_reg[1]),
        .I1(ps_axi_fsm_reg[0]),
        .O(ps_axi_request_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0800)) 
    ps_axi_request_i_4
       (.I0(ps_axi_request_done_reg_n_0),
        .I1(ps_axi_fsm_reg[2]),
        .I2(ps_axi_fsm_reg[0]),
        .I3(s_axi_rready),
        .I4(ps_axi_request_i_2_n_0),
        .I5(ps_axi_request_i_5_n_0),
        .O(ps_axi_request_i_4_n_0));
  LUT6 #(
    .INIT(64'h00000000080B0808)) 
    ps_axi_request_i_5
       (.I0(ps_axi_request_done_reg_n_0),
        .I1(ps_axi_fsm_reg[1]),
        .I2(ps_axi_fsm_reg[0]),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .I5(ps_axi_fsm_reg[2]),
        .O(ps_axi_request_i_5_n_0));
  FDCE ps_axi_request_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_i_1_n_0),
        .Q(ps_axi_request_reg_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000044)) 
    ps_axi_request_rw_i_1
       (.I0(ps_axi_fsm_reg[2]),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(ps_axi_fsm_reg[0]),
        .I4(ps_axi_fsm_reg[1]),
        .I5(ps_axi_request_rw_reg_n_0),
        .O(ps_axi_request_rw_i_1_n_0));
  FDCE ps_axi_request_rw_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(ps_axi_request_rw_i_1_n_0),
        .Q(ps_axi_request_rw_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[10]_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[11]_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[12]_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[13]_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[14]_i_1 
       (.I0(s_axi_wdata[14]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[15]_i_1 
       (.I0(s_axi_wdata[15]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[16]_i_1 
       (.I0(s_axi_wdata[16]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[17]_i_1 
       (.I0(s_axi_wdata[17]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[18]_i_1 
       (.I0(s_axi_wdata[18]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[19]_i_1 
       (.I0(s_axi_wdata[19]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[20]_i_1 
       (.I0(s_axi_wdata[20]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[21]_i_1 
       (.I0(s_axi_wdata[21]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[22]_i_1 
       (.I0(s_axi_wdata[22]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[23]_i_1 
       (.I0(s_axi_wdata[23]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[24]_i_1 
       (.I0(s_axi_wdata[24]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[25]_i_1 
       (.I0(s_axi_wdata[25]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[26]_i_1 
       (.I0(s_axi_wdata[26]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[27]_i_1 
       (.I0(s_axi_wdata[27]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[28]_i_1 
       (.I0(s_axi_wdata[28]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[29]_i_1 
       (.I0(s_axi_wdata[29]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[30]_i_1 
       (.I0(s_axi_wdata[30]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[30]));
  LUT5 #(
    .INIT(32'h000C00A0)) 
    \ps_axi_wdata[31]_i_1 
       (.I0(s_axi_wvalid),
        .I1(ps_axi_request_done_reg_n_0),
        .I2(ps_axi_fsm_reg[0]),
        .I3(ps_axi_fsm_reg[2]),
        .I4(ps_axi_fsm_reg[1]),
        .O(\ps_axi_wdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[31]_i_2 
       (.I0(s_axi_wdata[31]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[3]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[4]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[5]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[6]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[7]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[8]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wdata[9]_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wdata[9]));
  FDCE \ps_axi_wdata_reg[0] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[0]),
        .Q(\ps_axi_wdata_reg_n_0_[0] ));
  FDCE \ps_axi_wdata_reg[10] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[10]),
        .Q(\ps_axi_wdata_reg_n_0_[10] ));
  FDCE \ps_axi_wdata_reg[11] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[11]),
        .Q(\ps_axi_wdata_reg_n_0_[11] ));
  FDCE \ps_axi_wdata_reg[12] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[12]),
        .Q(\ps_axi_wdata_reg_n_0_[12] ));
  FDCE \ps_axi_wdata_reg[13] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[13]),
        .Q(\ps_axi_wdata_reg_n_0_[13] ));
  FDCE \ps_axi_wdata_reg[14] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[14]),
        .Q(\ps_axi_wdata_reg_n_0_[14] ));
  FDCE \ps_axi_wdata_reg[15] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[15]),
        .Q(\ps_axi_wdata_reg_n_0_[15] ));
  FDCE \ps_axi_wdata_reg[16] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[16]),
        .Q(\ps_axi_wdata_reg_n_0_[16] ));
  FDCE \ps_axi_wdata_reg[17] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[17]),
        .Q(\ps_axi_wdata_reg_n_0_[17] ));
  FDCE \ps_axi_wdata_reg[18] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[18]),
        .Q(\ps_axi_wdata_reg_n_0_[18] ));
  FDCE \ps_axi_wdata_reg[19] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[19]),
        .Q(\ps_axi_wdata_reg_n_0_[19] ));
  FDCE \ps_axi_wdata_reg[1] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[1]),
        .Q(\ps_axi_wdata_reg_n_0_[1] ));
  FDCE \ps_axi_wdata_reg[20] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[20]),
        .Q(\ps_axi_wdata_reg_n_0_[20] ));
  FDCE \ps_axi_wdata_reg[21] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[21]),
        .Q(\ps_axi_wdata_reg_n_0_[21] ));
  FDCE \ps_axi_wdata_reg[22] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[22]),
        .Q(\ps_axi_wdata_reg_n_0_[22] ));
  FDCE \ps_axi_wdata_reg[23] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[23]),
        .Q(\ps_axi_wdata_reg_n_0_[23] ));
  FDCE \ps_axi_wdata_reg[24] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[24]),
        .Q(\ps_axi_wdata_reg_n_0_[24] ));
  FDCE \ps_axi_wdata_reg[25] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[25]),
        .Q(\ps_axi_wdata_reg_n_0_[25] ));
  FDCE \ps_axi_wdata_reg[26] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[26]),
        .Q(\ps_axi_wdata_reg_n_0_[26] ));
  FDCE \ps_axi_wdata_reg[27] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[27]),
        .Q(\ps_axi_wdata_reg_n_0_[27] ));
  FDCE \ps_axi_wdata_reg[28] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[28]),
        .Q(\ps_axi_wdata_reg_n_0_[28] ));
  FDCE \ps_axi_wdata_reg[29] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[29]),
        .Q(\ps_axi_wdata_reg_n_0_[29] ));
  FDCE \ps_axi_wdata_reg[2] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[2]),
        .Q(\ps_axi_wdata_reg_n_0_[2] ));
  FDCE \ps_axi_wdata_reg[30] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[30]),
        .Q(\ps_axi_wdata_reg_n_0_[30] ));
  FDCE \ps_axi_wdata_reg[31] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[31]),
        .Q(\ps_axi_wdata_reg_n_0_[31] ));
  FDCE \ps_axi_wdata_reg[3] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[3]),
        .Q(\ps_axi_wdata_reg_n_0_[3] ));
  FDCE \ps_axi_wdata_reg[4] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[4]),
        .Q(\ps_axi_wdata_reg_n_0_[4] ));
  FDCE \ps_axi_wdata_reg[5] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[5]),
        .Q(\ps_axi_wdata_reg_n_0_[5] ));
  FDCE \ps_axi_wdata_reg[6] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[6]),
        .Q(\ps_axi_wdata_reg_n_0_[6] ));
  FDCE \ps_axi_wdata_reg[7] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[7]),
        .Q(\ps_axi_wdata_reg_n_0_[7] ));
  FDCE \ps_axi_wdata_reg[8] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[8]),
        .Q(\ps_axi_wdata_reg_n_0_[8] ));
  FDCE \ps_axi_wdata_reg[9] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wdata[9]),
        .Q(\ps_axi_wdata_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wstrb[0]_i_1 
       (.I0(s_axi_wstrb[0]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wstrb[0]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wstrb[1]_i_1 
       (.I0(s_axi_wstrb[1]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wstrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wstrb[2]_i_1 
       (.I0(s_axi_wstrb[2]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wstrb[2]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ps_axi_wstrb[3]_i_1 
       (.I0(s_axi_wstrb[3]),
        .I1(ps_axi_fsm_reg[1]),
        .O(ps_axi_wstrb[3]));
  FDCE \ps_axi_wstrb_reg[0] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wstrb[0]),
        .Q(\ps_axi_wstrb_reg_n_0_[0] ));
  FDCE \ps_axi_wstrb_reg[1] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wstrb[1]),
        .Q(\ps_axi_wstrb_reg_n_0_[1] ));
  FDCE \ps_axi_wstrb_reg[2] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wstrb[2]),
        .Q(\ps_axi_wstrb_reg_n_0_[2] ));
  FDCE \ps_axi_wstrb_reg[3] 
       (.C(axi_clk),
        .CE(\ps_axi_wdata[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(ps_axi_wstrb[3]),
        .Q(\ps_axi_wstrb_reg_n_0_[3] ));
  LUT6 #(
    .INIT(64'hFFFFFF0F00000002)) 
    s_axi_arready_o_i_1
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[1]),
        .I4(ps_axi_fsm_reg[0]),
        .I5(s_axi_arready),
        .O(s_axi_arready_o_i_1_n_0));
  FDCE s_axi_arready_o_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(s_axi_arready_o_i_1_n_0),
        .Q(s_axi_arready));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT5 #(
    .INIT(32'hFFF50004)) 
    s_axi_awready_o_i_1
       (.I0(ps_axi_fsm_reg[0]),
        .I1(s_axi_awvalid),
        .I2(ps_axi_fsm_reg[1]),
        .I3(ps_axi_fsm_reg[2]),
        .I4(s_axi_awready),
        .O(s_axi_awready_o_i_1_n_0));
  FDCE s_axi_awready_o_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(s_axi_awready_o_i_1_n_0),
        .Q(s_axi_awready));
  LUT6 #(
    .INIT(64'hFF5FFFFF000C0000)) 
    s_axi_bvalid_o_i_1
       (.I0(s_axi_bready),
        .I1(ps_axi_request_done_reg_n_0),
        .I2(ps_axi_fsm_reg[0]),
        .I3(ps_axi_fsm_reg[2]),
        .I4(ps_axi_fsm_reg[1]),
        .I5(s_axi_bvalid),
        .O(s_axi_bvalid_o_i_1_n_0));
  FDCE s_axi_bvalid_o_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(s_axi_bvalid_o_i_1_n_0),
        .Q(s_axi_bvalid));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[0]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[0]),
        .O(s_axi_rdata_o0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[10]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[10]),
        .O(s_axi_rdata_o0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[11]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[11]),
        .O(s_axi_rdata_o0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[12]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[12]),
        .O(s_axi_rdata_o0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[13]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[13]),
        .O(s_axi_rdata_o0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[14]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[14]),
        .O(s_axi_rdata_o0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[15]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[15]),
        .O(s_axi_rdata_o0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[16]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[16]),
        .O(s_axi_rdata_o0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[17]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[17]),
        .O(s_axi_rdata_o0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[18]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[18]),
        .O(s_axi_rdata_o0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[19]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[19]),
        .O(s_axi_rdata_o0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[1]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[1]),
        .O(s_axi_rdata_o0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[20]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[20]),
        .O(s_axi_rdata_o0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[21]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[21]),
        .O(s_axi_rdata_o0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[22]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[22]),
        .O(s_axi_rdata_o0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[23]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[23]),
        .O(s_axi_rdata_o0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[24]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[24]),
        .O(s_axi_rdata_o0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[25]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[25]),
        .O(s_axi_rdata_o0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[26]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[26]),
        .O(s_axi_rdata_o0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[27]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[27]),
        .O(s_axi_rdata_o0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[28]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[28]),
        .O(s_axi_rdata_o0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[29]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[29]),
        .O(s_axi_rdata_o0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[2]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[2]),
        .O(s_axi_rdata_o0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[30]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[30]),
        .O(s_axi_rdata_o0_in[30]));
  LUT5 #(
    .INIT(32'h44404040)) 
    \s_axi_rdata_o[31]_i_1 
       (.I0(ps_axi_fsm_reg[1]),
        .I1(ps_axi_fsm_reg[2]),
        .I2(ps_axi_fsm_reg[0]),
        .I3(s_axi_rready),
        .I4(ps_axi_request_done_reg_n_0),
        .O(\s_axi_rdata_o[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[31]_i_2 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[31]),
        .O(s_axi_rdata_o0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[3]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[3]),
        .O(s_axi_rdata_o0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[4]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[4]),
        .O(s_axi_rdata_o0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[5]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[5]),
        .O(s_axi_rdata_o0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[6]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[6]),
        .O(s_axi_rdata_o0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[7]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[7]),
        .O(s_axi_rdata_o0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[8]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[8]),
        .O(s_axi_rdata_o0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \s_axi_rdata_o[9]_i_1 
       (.I0(ps_axi_fsm_reg[0]),
        .I1(ps_axi_rdata[9]),
        .O(s_axi_rdata_o0_in[9]));
  FDCE \s_axi_rdata_o_reg[0] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[0]),
        .Q(s_axi_rdata[0]));
  FDCE \s_axi_rdata_o_reg[10] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[10]),
        .Q(s_axi_rdata[10]));
  FDCE \s_axi_rdata_o_reg[11] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[11]),
        .Q(s_axi_rdata[11]));
  FDCE \s_axi_rdata_o_reg[12] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[12]),
        .Q(s_axi_rdata[12]));
  FDCE \s_axi_rdata_o_reg[13] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[13]),
        .Q(s_axi_rdata[13]));
  FDCE \s_axi_rdata_o_reg[14] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[14]),
        .Q(s_axi_rdata[14]));
  FDCE \s_axi_rdata_o_reg[15] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[15]),
        .Q(s_axi_rdata[15]));
  FDCE \s_axi_rdata_o_reg[16] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[16]),
        .Q(s_axi_rdata[16]));
  FDCE \s_axi_rdata_o_reg[17] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[17]),
        .Q(s_axi_rdata[17]));
  FDCE \s_axi_rdata_o_reg[18] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[18]),
        .Q(s_axi_rdata[18]));
  FDCE \s_axi_rdata_o_reg[19] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[19]),
        .Q(s_axi_rdata[19]));
  FDCE \s_axi_rdata_o_reg[1] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[1]),
        .Q(s_axi_rdata[1]));
  FDCE \s_axi_rdata_o_reg[20] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[20]),
        .Q(s_axi_rdata[20]));
  FDCE \s_axi_rdata_o_reg[21] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[21]),
        .Q(s_axi_rdata[21]));
  FDCE \s_axi_rdata_o_reg[22] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[22]),
        .Q(s_axi_rdata[22]));
  FDCE \s_axi_rdata_o_reg[23] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[23]),
        .Q(s_axi_rdata[23]));
  FDCE \s_axi_rdata_o_reg[24] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[24]),
        .Q(s_axi_rdata[24]));
  FDCE \s_axi_rdata_o_reg[25] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[25]),
        .Q(s_axi_rdata[25]));
  FDCE \s_axi_rdata_o_reg[26] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[26]),
        .Q(s_axi_rdata[26]));
  FDCE \s_axi_rdata_o_reg[27] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[27]),
        .Q(s_axi_rdata[27]));
  FDCE \s_axi_rdata_o_reg[28] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[28]),
        .Q(s_axi_rdata[28]));
  FDCE \s_axi_rdata_o_reg[29] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[29]),
        .Q(s_axi_rdata[29]));
  FDCE \s_axi_rdata_o_reg[2] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[2]),
        .Q(s_axi_rdata[2]));
  FDCE \s_axi_rdata_o_reg[30] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[30]),
        .Q(s_axi_rdata[30]));
  FDCE \s_axi_rdata_o_reg[31] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[31]),
        .Q(s_axi_rdata[31]));
  FDCE \s_axi_rdata_o_reg[3] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[3]),
        .Q(s_axi_rdata[3]));
  FDCE \s_axi_rdata_o_reg[4] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[4]),
        .Q(s_axi_rdata[4]));
  FDCE \s_axi_rdata_o_reg[5] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[5]),
        .Q(s_axi_rdata[5]));
  FDCE \s_axi_rdata_o_reg[6] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[6]),
        .Q(s_axi_rdata[6]));
  FDCE \s_axi_rdata_o_reg[7] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[7]),
        .Q(s_axi_rdata[7]));
  FDCE \s_axi_rdata_o_reg[8] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[8]),
        .Q(s_axi_rdata[8]));
  FDCE \s_axi_rdata_o_reg[9] 
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rdata_o0_in[9]),
        .Q(s_axi_rdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'h08)) 
    s_axi_rvalid_o_i_1
       (.I0(ps_axi_request_done_reg_n_0),
        .I1(s_axi_rready),
        .I2(ps_axi_fsm_reg[0]),
        .O(s_axi_rvalid_o));
  FDCE s_axi_rvalid_o_reg
       (.C(axi_clk),
        .CE(\s_axi_rdata_o[31]_i_1_n_0 ),
        .CLR(PL_IS_n_0),
        .D(s_axi_rvalid_o),
        .Q(s_axi_rvalid));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT5 #(
    .INIT(32'hFFF30200)) 
    s_axi_wready_o_i_1
       (.I0(s_axi_wvalid),
        .I1(ps_axi_fsm_reg[1]),
        .I2(ps_axi_fsm_reg[2]),
        .I3(ps_axi_fsm_reg[0]),
        .I4(s_axi_wready),
        .O(s_axi_wready_o_i_1_n_0));
  FDCE s_axi_wready_o_reg
       (.C(axi_clk),
        .CE(1'b1),
        .CLR(PL_IS_n_0),
        .D(s_axi_wready_o_i_1_n_0),
        .Q(s_axi_wready));
  LUT5 #(
    .INIT(32'hDF10DF00)) 
    start_once_reg_i_1
       (.I0(outbuf_c_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_streamtoparallelwithburst_U0_full_n),
        .O(start_once_reg_i_1_n_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
